<!DOCTYPE Board_Memory_Definition_File>
<Root name="MK60FX512xxx15">
  <MemorySegment size="0x80000" access="ReadOnly" start="0x00000000" name="FLASH"/>
  <MemorySegment size="$(DDR_CODE_SIZE:0)" access="Read/Write" start="$(DDR_CODE_START:0x08000000)" name="DDR_CODE"/>
  <MemorySegment size="0x80000" access="ReadOnly" start="0x10000000" name="FlexNVM"/>
  <MemorySegment size="0x4000" access="ReadOnly" start="0x14000000" name="FlexRAM"/>
  <MemorySegment size="0x20000" access="Read/Write" start="0x20000000-0x20000/2" name="SRAM"/>
  <MemorySegment size="0x20000/2" access="Read/Write" start="0x20000000-0x20000/2" name="SRAM_L"/>
  <MemorySegment size="0x20000/2" access="Read/Write" start="0x20000000" name="SRAM_H"/>
  <MemorySegment size="0x100000" access="Read/Write" start="0x40000000" name="PERIPHERALS"/>
  <MemorySegment size="$(DDR_DATA_WB_SIZE:0)" access="Read/Write" start="$(DDR_DATA_WB_START:0x70000000)" name="$(DDR_DATA_WB_NAME:DDR_DATA_WB)"/>
  <MemorySegment size="$(DDR_DATA_WT_SIZE:0)" access="Read/Write" start="$(DDR_DATA_WT_START:0x80000000)" name="$(DDR_DATA_WT_NAME:DDR_DATA_WT)"/>
  <RegisterGroup name="FTFE_FlashConfig" start="0x400">
    <Register start="+0" size="1" name="NV_BACKKEY3" access="ReadOnly" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="KEY"/>
    </Register>
    <Register start="+0x1" size="1" name="NV_BACKKEY2" access="ReadOnly" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="KEY"/>
    </Register>
    <Register start="+0x2" size="1" name="NV_BACKKEY1" access="ReadOnly" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="KEY"/>
    </Register>
    <Register start="+0x3" size="1" name="NV_BACKKEY0" access="ReadOnly" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="KEY"/>
    </Register>
    <Register start="+0x4" size="1" name="NV_BACKKEY7" access="ReadOnly" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="KEY"/>
    </Register>
    <Register start="+0x5" size="1" name="NV_BACKKEY6" access="ReadOnly" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="KEY"/>
    </Register>
    <Register start="+0x6" size="1" name="NV_BACKKEY5" access="ReadOnly" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="KEY"/>
    </Register>
    <Register start="+0x7" size="1" name="NV_BACKKEY4" access="ReadOnly" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="KEY"/>
    </Register>
    <Register start="+0x8" size="1" name="NV_FPROT3" access="ReadOnly" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="PROT"/>
    </Register>
    <Register start="+0x9" size="1" name="NV_FPROT2" access="ReadOnly" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="PROT"/>
    </Register>
    <Register start="+0xA" size="1" name="NV_FPROT1" access="ReadOnly" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="PROT"/>
    </Register>
    <Register start="+0xB" size="1" name="NV_FPROT0" access="ReadOnly" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="PROT"/>
    </Register>
    <Register start="+0xC" size="1" name="NV_FSEC" access="ReadOnly" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="2" name="SEC"/>
      <BitField start="2" size="2" name="FSLACC"/>
      <BitField start="4" size="2" name="MEEN"/>
      <BitField start="6" size="2" name="KEYEN"/>
    </Register>
    <Register start="+0xD" size="1" name="NV_FOPT" access="ReadOnly" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="1" name="LPBOOT"/>
      <BitField start="1" size="1" name="EZPORT_DIS"/>
    </Register>
    <Register start="+0xE" size="1" name="NV_FEPROT" access="ReadOnly" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="EPROT"/>
    </Register>
    <Register start="+0xF" size="1" name="NV_FDPROT" access="ReadOnly" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="DPROT"/>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="AIPS0" start="0x40000000">
    <Register start="+0" size="4" name="AIPS0_MPRA" access="Read/Write" reset_value="0x77700000" reset_mask="0x77777777">
      <BitField start="0" size="1" name="MPL7">
        <Enum name="0" start="0b0" description="Accesses from this master are forced to user-mode."/>
        <Enum name="1" start="0b1" description="Accesses from this master are not forced to user-mode."/>
      </BitField>
      <BitField start="1" size="1" name="MTW7">
        <Enum name="0" start="0b0" description="This master is not trusted for write accesses."/>
        <Enum name="1" start="0b1" description="This master is trusted for write accesses."/>
      </BitField>
      <BitField start="2" size="1" name="MTR7">
        <Enum name="0" start="0b0" description="This master is not trusted for read accesses."/>
        <Enum name="1" start="0b1" description="This master is trusted for read accesses."/>
      </BitField>
      <BitField start="4" size="1" name="MPL6">
        <Enum name="0" start="0b0" description="Accesses from this master are forced to user-mode."/>
        <Enum name="1" start="0b1" description="Accesses from this master are not forced to user-mode."/>
      </BitField>
      <BitField start="5" size="1" name="MTW6">
        <Enum name="0" start="0b0" description="This master is not trusted for write accesses."/>
        <Enum name="1" start="0b1" description="This master is trusted for write accesses."/>
      </BitField>
      <BitField start="6" size="1" name="MTR6">
        <Enum name="0" start="0b0" description="This master is not trusted for read accesses."/>
        <Enum name="1" start="0b1" description="This master is trusted for read accesses."/>
      </BitField>
      <BitField start="8" size="1" name="MPL5">
        <Enum name="0" start="0b0" description="Accesses from this master are forced to user-mode."/>
        <Enum name="1" start="0b1" description="Accesses from this master are not forced to user-mode."/>
      </BitField>
      <BitField start="9" size="1" name="MTW5">
        <Enum name="0" start="0b0" description="This master is not trusted for write accesses."/>
        <Enum name="1" start="0b1" description="This master is trusted for write accesses."/>
      </BitField>
      <BitField start="10" size="1" name="MTR5">
        <Enum name="0" start="0b0" description="This master is not trusted for read accesses."/>
        <Enum name="1" start="0b1" description="This master is trusted for read accesses."/>
      </BitField>
      <BitField start="12" size="1" name="MPL4">
        <Enum name="0" start="0b0" description="Accesses from this master are forced to user-mode."/>
        <Enum name="1" start="0b1" description="Accesses from this master are not forced to user-mode."/>
      </BitField>
      <BitField start="13" size="1" name="MTW4">
        <Enum name="0" start="0b0" description="This master is not trusted for write accesses."/>
        <Enum name="1" start="0b1" description="This master is trusted for write accesses."/>
      </BitField>
      <BitField start="14" size="1" name="MTR4">
        <Enum name="0" start="0b0" description="This master is not trusted for read accesses."/>
        <Enum name="1" start="0b1" description="This master is trusted for read accesses."/>
      </BitField>
      <BitField start="16" size="1" name="MPL3">
        <Enum name="0" start="0b0" description="Accesses from this master are forced to user-mode."/>
        <Enum name="1" start="0b1" description="Accesses from this master are not forced to user-mode."/>
      </BitField>
      <BitField start="17" size="1" name="MTW3">
        <Enum name="0" start="0b0" description="This master is not trusted for write accesses."/>
        <Enum name="1" start="0b1" description="This master is trusted for write accesses."/>
      </BitField>
      <BitField start="18" size="1" name="MTR3">
        <Enum name="0" start="0b0" description="This master is not trusted for read accesses."/>
        <Enum name="1" start="0b1" description="This master is trusted for read accesses."/>
      </BitField>
      <BitField start="20" size="1" name="MPL2">
        <Enum name="0" start="0b0" description="Accesses from this master are forced to user-mode."/>
        <Enum name="1" start="0b1" description="Accesses from this master are not forced to user-mode."/>
      </BitField>
      <BitField start="21" size="1" name="MTW2">
        <Enum name="0" start="0b0" description="This master is not trusted for write accesses."/>
        <Enum name="1" start="0b1" description="This master is trusted for write accesses."/>
      </BitField>
      <BitField start="22" size="1" name="MTR2">
        <Enum name="0" start="0b0" description="This master is not trusted for read accesses."/>
        <Enum name="1" start="0b1" description="This master is trusted for read accesses."/>
      </BitField>
      <BitField start="24" size="1" name="MPL1">
        <Enum name="0" start="0b0" description="Accesses from this master are forced to user-mode."/>
        <Enum name="1" start="0b1" description="Accesses from this master are not forced to user-mode."/>
      </BitField>
      <BitField start="25" size="1" name="MTW1">
        <Enum name="0" start="0b0" description="This master is not trusted for write accesses."/>
        <Enum name="1" start="0b1" description="This master is trusted for write accesses."/>
      </BitField>
      <BitField start="26" size="1" name="MTR1">
        <Enum name="0" start="0b0" description="This master is not trusted for read accesses."/>
        <Enum name="1" start="0b1" description="This master is trusted for read accesses."/>
      </BitField>
      <BitField start="28" size="1" name="MPL0">
        <Enum name="0" start="0b0" description="Accesses from this master are forced to user-mode."/>
        <Enum name="1" start="0b1" description="Accesses from this master are not forced to user-mode."/>
      </BitField>
      <BitField start="29" size="1" name="MTW0">
        <Enum name="0" start="0b0" description="This master is not trusted for write accesses."/>
        <Enum name="1" start="0b1" description="This master is trusted for write accesses."/>
      </BitField>
      <BitField start="30" size="1" name="MTR0">
        <Enum name="0" start="0b0" description="This master is not trusted for read accesses."/>
        <Enum name="1" start="0b1" description="This master is trusted for read accesses."/>
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="AIPS0_PACRA" access="Read/Write" reset_value="0x44444444" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TP7">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="1" size="1" name="WP7">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="2" size="1" name="SP7">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="4" size="1" name="TP6">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="5" size="1" name="WP6">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="6" size="1" name="SP6">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="8" size="1" name="TP5">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="9" size="1" name="WP5">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="10" size="1" name="SP5">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="12" size="1" name="TP4">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="13" size="1" name="WP4">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="14" size="1" name="SP4">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="16" size="1" name="TP3">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="17" size="1" name="WP3">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="18" size="1" name="SP3">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="20" size="1" name="TP2">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="21" size="1" name="WP2">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="22" size="1" name="SP2">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="24" size="1" name="TP1">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="25" size="1" name="WP1">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="26" size="1" name="SP1">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="28" size="1" name="TP0">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="29" size="1" name="WP0">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="30" size="1" name="SP0">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="AIPS0_PACRB" access="Read/Write" reset_value="0x44444444" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TP7">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="1" size="1" name="WP7">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="2" size="1" name="SP7">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="4" size="1" name="TP6">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="5" size="1" name="WP6">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="6" size="1" name="SP6">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="8" size="1" name="TP5">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="9" size="1" name="WP5">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="10" size="1" name="SP5">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="12" size="1" name="TP4">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="13" size="1" name="WP4">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="14" size="1" name="SP4">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="16" size="1" name="TP3">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="17" size="1" name="WP3">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="18" size="1" name="SP3">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="20" size="1" name="TP2">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="21" size="1" name="WP2">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="22" size="1" name="SP2">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="24" size="1" name="TP1">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="25" size="1" name="WP1">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="26" size="1" name="SP1">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="28" size="1" name="TP0">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="29" size="1" name="WP0">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="30" size="1" name="SP0">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
    </Register>
    <Register start="+0x28" size="4" name="AIPS0_PACRC" access="Read/Write" reset_value="0x44444444" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TP7">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="1" size="1" name="WP7">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="2" size="1" name="SP7">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="4" size="1" name="TP6">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="5" size="1" name="WP6">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="6" size="1" name="SP6">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="8" size="1" name="TP5">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="9" size="1" name="WP5">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="10" size="1" name="SP5">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="12" size="1" name="TP4">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="13" size="1" name="WP4">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="14" size="1" name="SP4">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="16" size="1" name="TP3">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="17" size="1" name="WP3">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="18" size="1" name="SP3">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="20" size="1" name="TP2">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="21" size="1" name="WP2">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="22" size="1" name="SP2">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="24" size="1" name="TP1">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="25" size="1" name="WP1">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="26" size="1" name="SP1">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="28" size="1" name="TP0">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="29" size="1" name="WP0">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="30" size="1" name="SP0">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
    </Register>
    <Register start="+0x2C" size="4" name="AIPS0_PACRD" access="Read/Write" reset_value="0x44444444" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TP7">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="1" size="1" name="WP7">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="2" size="1" name="SP7">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="4" size="1" name="TP6">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="5" size="1" name="WP6">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="6" size="1" name="SP6">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="8" size="1" name="TP5">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="9" size="1" name="WP5">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="10" size="1" name="SP5">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="12" size="1" name="TP4">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="13" size="1" name="WP4">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="14" size="1" name="SP4">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="16" size="1" name="TP3">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="17" size="1" name="WP3">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="18" size="1" name="SP3">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="20" size="1" name="TP2">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="21" size="1" name="WP2">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="22" size="1" name="SP2">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="24" size="1" name="TP1">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="25" size="1" name="WP1">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="26" size="1" name="SP1">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="28" size="1" name="TP0">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="29" size="1" name="WP0">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="30" size="1" name="SP0">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
    </Register>
    <Register start="+0x40" size="4" name="AIPS0_PACRE" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="TP7">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="1" size="1" name="WP7">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="2" size="1" name="SP7">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="4" size="1" name="TP6">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="5" size="1" name="WP6">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="6" size="1" name="SP6">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="8" size="1" name="TP5">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="9" size="1" name="WP5">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="10" size="1" name="SP5">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="12" size="1" name="TP4">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="13" size="1" name="WP4">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="14" size="1" name="SP4">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="16" size="1" name="TP3">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="17" size="1" name="WP3">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="18" size="1" name="SP3">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="20" size="1" name="TP2">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="21" size="1" name="WP2">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="22" size="1" name="SP2">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="24" size="1" name="TP1">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="25" size="1" name="WP1">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="26" size="1" name="SP1">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="28" size="1" name="TP0">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="29" size="1" name="WP0">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="30" size="1" name="SP0">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
    </Register>
    <Register start="+0x44" size="4" name="AIPS0_PACRF" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="TP7">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="1" size="1" name="WP7">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="2" size="1" name="SP7">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="4" size="1" name="TP6">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="5" size="1" name="WP6">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="6" size="1" name="SP6">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="8" size="1" name="TP5">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="9" size="1" name="WP5">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="10" size="1" name="SP5">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="12" size="1" name="TP4">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="13" size="1" name="WP4">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="14" size="1" name="SP4">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="16" size="1" name="TP3">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="17" size="1" name="WP3">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="18" size="1" name="SP3">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="20" size="1" name="TP2">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="21" size="1" name="WP2">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="22" size="1" name="SP2">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="24" size="1" name="TP1">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="25" size="1" name="WP1">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="26" size="1" name="SP1">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="28" size="1" name="TP0">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="29" size="1" name="WP0">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="30" size="1" name="SP0">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
    </Register>
    <Register start="+0x48" size="4" name="AIPS0_PACRG" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="TP7">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="1" size="1" name="WP7">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="2" size="1" name="SP7">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="4" size="1" name="TP6">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="5" size="1" name="WP6">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="6" size="1" name="SP6">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="8" size="1" name="TP5">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="9" size="1" name="WP5">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="10" size="1" name="SP5">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="12" size="1" name="TP4">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="13" size="1" name="WP4">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="14" size="1" name="SP4">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="16" size="1" name="TP3">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="17" size="1" name="WP3">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="18" size="1" name="SP3">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="20" size="1" name="TP2">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="21" size="1" name="WP2">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="22" size="1" name="SP2">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="24" size="1" name="TP1">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="25" size="1" name="WP1">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="26" size="1" name="SP1">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="28" size="1" name="TP0">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="29" size="1" name="WP0">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="30" size="1" name="SP0">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
    </Register>
    <Register start="+0x4C" size="4" name="AIPS0_PACRH" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="TP7">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="1" size="1" name="WP7">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="2" size="1" name="SP7">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="4" size="1" name="TP6">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="5" size="1" name="WP6">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="6" size="1" name="SP6">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="8" size="1" name="TP5">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="9" size="1" name="WP5">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="10" size="1" name="SP5">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="12" size="1" name="TP4">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="13" size="1" name="WP4">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="14" size="1" name="SP4">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="16" size="1" name="TP3">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="17" size="1" name="WP3">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="18" size="1" name="SP3">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="20" size="1" name="TP2">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="21" size="1" name="WP2">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="22" size="1" name="SP2">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="24" size="1" name="TP1">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="25" size="1" name="WP1">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="26" size="1" name="SP1">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="28" size="1" name="TP0">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="29" size="1" name="WP0">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="30" size="1" name="SP0">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
    </Register>
    <Register start="+0x50" size="4" name="AIPS0_PACRI" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="TP7">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="1" size="1" name="WP7">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="2" size="1" name="SP7">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="4" size="1" name="TP6">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="5" size="1" name="WP6">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="6" size="1" name="SP6">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="8" size="1" name="TP5">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="9" size="1" name="WP5">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="10" size="1" name="SP5">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="12" size="1" name="TP4">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="13" size="1" name="WP4">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="14" size="1" name="SP4">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="16" size="1" name="TP3">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="17" size="1" name="WP3">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="18" size="1" name="SP3">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="20" size="1" name="TP2">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="21" size="1" name="WP2">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="22" size="1" name="SP2">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="24" size="1" name="TP1">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="25" size="1" name="WP1">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="26" size="1" name="SP1">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="28" size="1" name="TP0">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="29" size="1" name="WP0">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="30" size="1" name="SP0">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
    </Register>
    <Register start="+0x54" size="4" name="AIPS0_PACRJ" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="TP7">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="1" size="1" name="WP7">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="2" size="1" name="SP7">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="4" size="1" name="TP6">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="5" size="1" name="WP6">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="6" size="1" name="SP6">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="8" size="1" name="TP5">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="9" size="1" name="WP5">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="10" size="1" name="SP5">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="12" size="1" name="TP4">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="13" size="1" name="WP4">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="14" size="1" name="SP4">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="16" size="1" name="TP3">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="17" size="1" name="WP3">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="18" size="1" name="SP3">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="20" size="1" name="TP2">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="21" size="1" name="WP2">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="22" size="1" name="SP2">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="24" size="1" name="TP1">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="25" size="1" name="WP1">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="26" size="1" name="SP1">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="28" size="1" name="TP0">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="29" size="1" name="WP0">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="30" size="1" name="SP0">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
    </Register>
    <Register start="+0x58" size="4" name="AIPS0_PACRK" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="TP7">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="1" size="1" name="WP7">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="2" size="1" name="SP7">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="4" size="1" name="TP6">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="5" size="1" name="WP6">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="6" size="1" name="SP6">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="8" size="1" name="TP5">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="9" size="1" name="WP5">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="10" size="1" name="SP5">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="12" size="1" name="TP4">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="13" size="1" name="WP4">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="14" size="1" name="SP4">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="16" size="1" name="TP3">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="17" size="1" name="WP3">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="18" size="1" name="SP3">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="20" size="1" name="TP2">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="21" size="1" name="WP2">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="22" size="1" name="SP2">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="24" size="1" name="TP1">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="25" size="1" name="WP1">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="26" size="1" name="SP1">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="28" size="1" name="TP0">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="29" size="1" name="WP0">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="30" size="1" name="SP0">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
    </Register>
    <Register start="+0x5C" size="4" name="AIPS0_PACRL" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="TP7">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="1" size="1" name="WP7">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="2" size="1" name="SP7">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="4" size="1" name="TP6">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="5" size="1" name="WP6">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="6" size="1" name="SP6">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="8" size="1" name="TP5">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="9" size="1" name="WP5">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="10" size="1" name="SP5">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="12" size="1" name="TP4">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="13" size="1" name="WP4">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="14" size="1" name="SP4">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="16" size="1" name="TP3">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="17" size="1" name="WP3">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="18" size="1" name="SP3">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="20" size="1" name="TP2">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="21" size="1" name="WP2">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="22" size="1" name="SP2">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="24" size="1" name="TP1">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="25" size="1" name="WP1">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="26" size="1" name="SP1">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="28" size="1" name="TP0">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="29" size="1" name="WP0">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="30" size="1" name="SP0">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
    </Register>
    <Register start="+0x60" size="4" name="AIPS0_PACRM" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="TP7">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="1" size="1" name="WP7">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="2" size="1" name="SP7">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="4" size="1" name="TP6">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="5" size="1" name="WP6">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="6" size="1" name="SP6">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="8" size="1" name="TP5">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="9" size="1" name="WP5">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="10" size="1" name="SP5">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="12" size="1" name="TP4">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="13" size="1" name="WP4">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="14" size="1" name="SP4">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="16" size="1" name="TP3">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="17" size="1" name="WP3">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="18" size="1" name="SP3">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="20" size="1" name="TP2">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="21" size="1" name="WP2">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="22" size="1" name="SP2">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="24" size="1" name="TP1">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="25" size="1" name="WP1">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="26" size="1" name="SP1">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="28" size="1" name="TP0">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="29" size="1" name="WP0">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="30" size="1" name="SP0">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
    </Register>
    <Register start="+0x64" size="4" name="AIPS0_PACRN" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="TP7">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="1" size="1" name="WP7">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="2" size="1" name="SP7">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="4" size="1" name="TP6">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="5" size="1" name="WP6">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="6" size="1" name="SP6">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="8" size="1" name="TP5">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="9" size="1" name="WP5">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="10" size="1" name="SP5">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="12" size="1" name="TP4">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="13" size="1" name="WP4">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="14" size="1" name="SP4">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="16" size="1" name="TP3">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="17" size="1" name="WP3">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="18" size="1" name="SP3">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="20" size="1" name="TP2">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="21" size="1" name="WP2">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="22" size="1" name="SP2">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="24" size="1" name="TP1">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="25" size="1" name="WP1">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="26" size="1" name="SP1">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="28" size="1" name="TP0">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="29" size="1" name="WP0">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="30" size="1" name="SP0">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
    </Register>
    <Register start="+0x68" size="4" name="AIPS0_PACRO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="TP7">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="1" size="1" name="WP7">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="2" size="1" name="SP7">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="4" size="1" name="TP6">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="5" size="1" name="WP6">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="6" size="1" name="SP6">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="8" size="1" name="TP5">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="9" size="1" name="WP5">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="10" size="1" name="SP5">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="12" size="1" name="TP4">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="13" size="1" name="WP4">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="14" size="1" name="SP4">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="16" size="1" name="TP3">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="17" size="1" name="WP3">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="18" size="1" name="SP3">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="20" size="1" name="TP2">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="21" size="1" name="WP2">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="22" size="1" name="SP2">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="24" size="1" name="TP1">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="25" size="1" name="WP1">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="26" size="1" name="SP1">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="28" size="1" name="TP0">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="29" size="1" name="WP0">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="30" size="1" name="SP0">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
    </Register>
    <Register start="+0x6C" size="4" name="AIPS0_PACRP" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="TP7">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="1" size="1" name="WP7">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="2" size="1" name="SP7">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="4" size="1" name="TP6">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="5" size="1" name="WP6">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="6" size="1" name="SP6">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="8" size="1" name="TP5">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="9" size="1" name="WP5">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="10" size="1" name="SP5">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="12" size="1" name="TP4">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="13" size="1" name="WP4">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="14" size="1" name="SP4">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="16" size="1" name="TP3">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="17" size="1" name="WP3">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="18" size="1" name="SP3">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="20" size="1" name="TP2">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="21" size="1" name="WP2">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="22" size="1" name="SP2">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="24" size="1" name="TP1">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="25" size="1" name="WP1">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="26" size="1" name="SP1">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="28" size="1" name="TP0">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="29" size="1" name="WP0">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="30" size="1" name="SP0">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="AIPS1" start="0x40080000">
    <Register start="+0" size="4" name="AIPS1_MPRA" access="Read/Write" reset_value="0x77700000" reset_mask="0x77777777">
      <BitField start="0" size="1" name="MPL7">
        <Enum name="0" start="0b0" description="Accesses from this master are forced to user-mode."/>
        <Enum name="1" start="0b1" description="Accesses from this master are not forced to user-mode."/>
      </BitField>
      <BitField start="1" size="1" name="MTW7">
        <Enum name="0" start="0b0" description="This master is not trusted for write accesses."/>
        <Enum name="1" start="0b1" description="This master is trusted for write accesses."/>
      </BitField>
      <BitField start="2" size="1" name="MTR7">
        <Enum name="0" start="0b0" description="This master is not trusted for read accesses."/>
        <Enum name="1" start="0b1" description="This master is trusted for read accesses."/>
      </BitField>
      <BitField start="4" size="1" name="MPL6">
        <Enum name="0" start="0b0" description="Accesses from this master are forced to user-mode."/>
        <Enum name="1" start="0b1" description="Accesses from this master are not forced to user-mode."/>
      </BitField>
      <BitField start="5" size="1" name="MTW6">
        <Enum name="0" start="0b0" description="This master is not trusted for write accesses."/>
        <Enum name="1" start="0b1" description="This master is trusted for write accesses."/>
      </BitField>
      <BitField start="6" size="1" name="MTR6">
        <Enum name="0" start="0b0" description="This master is not trusted for read accesses."/>
        <Enum name="1" start="0b1" description="This master is trusted for read accesses."/>
      </BitField>
      <BitField start="8" size="1" name="MPL5">
        <Enum name="0" start="0b0" description="Accesses from this master are forced to user-mode."/>
        <Enum name="1" start="0b1" description="Accesses from this master are not forced to user-mode."/>
      </BitField>
      <BitField start="9" size="1" name="MTW5">
        <Enum name="0" start="0b0" description="This master is not trusted for write accesses."/>
        <Enum name="1" start="0b1" description="This master is trusted for write accesses."/>
      </BitField>
      <BitField start="10" size="1" name="MTR5">
        <Enum name="0" start="0b0" description="This master is not trusted for read accesses."/>
        <Enum name="1" start="0b1" description="This master is trusted for read accesses."/>
      </BitField>
      <BitField start="12" size="1" name="MPL4">
        <Enum name="0" start="0b0" description="Accesses from this master are forced to user-mode."/>
        <Enum name="1" start="0b1" description="Accesses from this master are not forced to user-mode."/>
      </BitField>
      <BitField start="13" size="1" name="MTW4">
        <Enum name="0" start="0b0" description="This master is not trusted for write accesses."/>
        <Enum name="1" start="0b1" description="This master is trusted for write accesses."/>
      </BitField>
      <BitField start="14" size="1" name="MTR4">
        <Enum name="0" start="0b0" description="This master is not trusted for read accesses."/>
        <Enum name="1" start="0b1" description="This master is trusted for read accesses."/>
      </BitField>
      <BitField start="16" size="1" name="MPL3">
        <Enum name="0" start="0b0" description="Accesses from this master are forced to user-mode."/>
        <Enum name="1" start="0b1" description="Accesses from this master are not forced to user-mode."/>
      </BitField>
      <BitField start="17" size="1" name="MTW3">
        <Enum name="0" start="0b0" description="This master is not trusted for write accesses."/>
        <Enum name="1" start="0b1" description="This master is trusted for write accesses."/>
      </BitField>
      <BitField start="18" size="1" name="MTR3">
        <Enum name="0" start="0b0" description="This master is not trusted for read accesses."/>
        <Enum name="1" start="0b1" description="This master is trusted for read accesses."/>
      </BitField>
      <BitField start="20" size="1" name="MPL2">
        <Enum name="0" start="0b0" description="Accesses from this master are forced to user-mode."/>
        <Enum name="1" start="0b1" description="Accesses from this master are not forced to user-mode."/>
      </BitField>
      <BitField start="21" size="1" name="MTW2">
        <Enum name="0" start="0b0" description="This master is not trusted for write accesses."/>
        <Enum name="1" start="0b1" description="This master is trusted for write accesses."/>
      </BitField>
      <BitField start="22" size="1" name="MTR2">
        <Enum name="0" start="0b0" description="This master is not trusted for read accesses."/>
        <Enum name="1" start="0b1" description="This master is trusted for read accesses."/>
      </BitField>
      <BitField start="24" size="1" name="MPL1">
        <Enum name="0" start="0b0" description="Accesses from this master are forced to user-mode."/>
        <Enum name="1" start="0b1" description="Accesses from this master are not forced to user-mode."/>
      </BitField>
      <BitField start="25" size="1" name="MTW1">
        <Enum name="0" start="0b0" description="This master is not trusted for write accesses."/>
        <Enum name="1" start="0b1" description="This master is trusted for write accesses."/>
      </BitField>
      <BitField start="26" size="1" name="MTR1">
        <Enum name="0" start="0b0" description="This master is not trusted for read accesses."/>
        <Enum name="1" start="0b1" description="This master is trusted for read accesses."/>
      </BitField>
      <BitField start="28" size="1" name="MPL0">
        <Enum name="0" start="0b0" description="Accesses from this master are forced to user-mode."/>
        <Enum name="1" start="0b1" description="Accesses from this master are not forced to user-mode."/>
      </BitField>
      <BitField start="29" size="1" name="MTW0">
        <Enum name="0" start="0b0" description="This master is not trusted for write accesses."/>
        <Enum name="1" start="0b1" description="This master is trusted for write accesses."/>
      </BitField>
      <BitField start="30" size="1" name="MTR0">
        <Enum name="0" start="0b0" description="This master is not trusted for read accesses."/>
        <Enum name="1" start="0b1" description="This master is trusted for read accesses."/>
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="AIPS1_PACRA" access="Read/Write" reset_value="0x44444444" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TP7">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="1" size="1" name="WP7">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="2" size="1" name="SP7">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="4" size="1" name="TP6">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="5" size="1" name="WP6">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="6" size="1" name="SP6">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="8" size="1" name="TP5">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="9" size="1" name="WP5">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="10" size="1" name="SP5">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="12" size="1" name="TP4">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="13" size="1" name="WP4">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="14" size="1" name="SP4">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="16" size="1" name="TP3">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="17" size="1" name="WP3">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="18" size="1" name="SP3">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="20" size="1" name="TP2">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="21" size="1" name="WP2">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="22" size="1" name="SP2">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="24" size="1" name="TP1">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="25" size="1" name="WP1">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="26" size="1" name="SP1">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="28" size="1" name="TP0">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="29" size="1" name="WP0">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="30" size="1" name="SP0">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="AIPS1_PACRB" access="Read/Write" reset_value="0x44444444" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TP7">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="1" size="1" name="WP7">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="2" size="1" name="SP7">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="4" size="1" name="TP6">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="5" size="1" name="WP6">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="6" size="1" name="SP6">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="8" size="1" name="TP5">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="9" size="1" name="WP5">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="10" size="1" name="SP5">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="12" size="1" name="TP4">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="13" size="1" name="WP4">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="14" size="1" name="SP4">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="16" size="1" name="TP3">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="17" size="1" name="WP3">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="18" size="1" name="SP3">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="20" size="1" name="TP2">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="21" size="1" name="WP2">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="22" size="1" name="SP2">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="24" size="1" name="TP1">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="25" size="1" name="WP1">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="26" size="1" name="SP1">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="28" size="1" name="TP0">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="29" size="1" name="WP0">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="30" size="1" name="SP0">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
    </Register>
    <Register start="+0x28" size="4" name="AIPS1_PACRC" access="Read/Write" reset_value="0x44444444" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TP7">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="1" size="1" name="WP7">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="2" size="1" name="SP7">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="4" size="1" name="TP6">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="5" size="1" name="WP6">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="6" size="1" name="SP6">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="8" size="1" name="TP5">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="9" size="1" name="WP5">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="10" size="1" name="SP5">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="12" size="1" name="TP4">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="13" size="1" name="WP4">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="14" size="1" name="SP4">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="16" size="1" name="TP3">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="17" size="1" name="WP3">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="18" size="1" name="SP3">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="20" size="1" name="TP2">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="21" size="1" name="WP2">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="22" size="1" name="SP2">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="24" size="1" name="TP1">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="25" size="1" name="WP1">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="26" size="1" name="SP1">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="28" size="1" name="TP0">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="29" size="1" name="WP0">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="30" size="1" name="SP0">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
    </Register>
    <Register start="+0x2C" size="4" name="AIPS1_PACRD" access="Read/Write" reset_value="0x44444444" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TP7">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="1" size="1" name="WP7">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="2" size="1" name="SP7">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="4" size="1" name="TP6">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="5" size="1" name="WP6">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="6" size="1" name="SP6">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="8" size="1" name="TP5">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="9" size="1" name="WP5">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="10" size="1" name="SP5">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="12" size="1" name="TP4">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="13" size="1" name="WP4">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="14" size="1" name="SP4">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="16" size="1" name="TP3">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="17" size="1" name="WP3">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="18" size="1" name="SP3">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="20" size="1" name="TP2">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="21" size="1" name="WP2">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="22" size="1" name="SP2">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="24" size="1" name="TP1">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="25" size="1" name="WP1">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="26" size="1" name="SP1">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="28" size="1" name="TP0">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="29" size="1" name="WP0">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="30" size="1" name="SP0">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
    </Register>
    <Register start="+0x40" size="4" name="AIPS1_PACRE" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="TP7">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="1" size="1" name="WP7">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="2" size="1" name="SP7">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="4" size="1" name="TP6">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="5" size="1" name="WP6">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="6" size="1" name="SP6">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="8" size="1" name="TP5">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="9" size="1" name="WP5">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="10" size="1" name="SP5">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="12" size="1" name="TP4">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="13" size="1" name="WP4">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="14" size="1" name="SP4">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="16" size="1" name="TP3">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="17" size="1" name="WP3">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="18" size="1" name="SP3">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="20" size="1" name="TP2">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="21" size="1" name="WP2">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="22" size="1" name="SP2">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="24" size="1" name="TP1">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="25" size="1" name="WP1">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="26" size="1" name="SP1">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="28" size="1" name="TP0">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="29" size="1" name="WP0">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="30" size="1" name="SP0">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
    </Register>
    <Register start="+0x44" size="4" name="AIPS1_PACRF" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="TP7">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="1" size="1" name="WP7">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="2" size="1" name="SP7">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="4" size="1" name="TP6">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="5" size="1" name="WP6">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="6" size="1" name="SP6">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="8" size="1" name="TP5">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="9" size="1" name="WP5">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="10" size="1" name="SP5">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="12" size="1" name="TP4">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="13" size="1" name="WP4">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="14" size="1" name="SP4">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="16" size="1" name="TP3">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="17" size="1" name="WP3">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="18" size="1" name="SP3">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="20" size="1" name="TP2">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="21" size="1" name="WP2">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="22" size="1" name="SP2">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="24" size="1" name="TP1">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="25" size="1" name="WP1">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="26" size="1" name="SP1">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="28" size="1" name="TP0">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="29" size="1" name="WP0">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="30" size="1" name="SP0">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
    </Register>
    <Register start="+0x48" size="4" name="AIPS1_PACRG" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="TP7">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="1" size="1" name="WP7">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="2" size="1" name="SP7">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="4" size="1" name="TP6">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="5" size="1" name="WP6">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="6" size="1" name="SP6">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="8" size="1" name="TP5">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="9" size="1" name="WP5">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="10" size="1" name="SP5">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="12" size="1" name="TP4">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="13" size="1" name="WP4">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="14" size="1" name="SP4">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="16" size="1" name="TP3">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="17" size="1" name="WP3">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="18" size="1" name="SP3">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="20" size="1" name="TP2">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="21" size="1" name="WP2">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="22" size="1" name="SP2">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="24" size="1" name="TP1">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="25" size="1" name="WP1">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="26" size="1" name="SP1">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="28" size="1" name="TP0">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="29" size="1" name="WP0">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="30" size="1" name="SP0">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
    </Register>
    <Register start="+0x4C" size="4" name="AIPS1_PACRH" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="TP7">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="1" size="1" name="WP7">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="2" size="1" name="SP7">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="4" size="1" name="TP6">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="5" size="1" name="WP6">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="6" size="1" name="SP6">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="8" size="1" name="TP5">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="9" size="1" name="WP5">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="10" size="1" name="SP5">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="12" size="1" name="TP4">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="13" size="1" name="WP4">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="14" size="1" name="SP4">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="16" size="1" name="TP3">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="17" size="1" name="WP3">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="18" size="1" name="SP3">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="20" size="1" name="TP2">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="21" size="1" name="WP2">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="22" size="1" name="SP2">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="24" size="1" name="TP1">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="25" size="1" name="WP1">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="26" size="1" name="SP1">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="28" size="1" name="TP0">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="29" size="1" name="WP0">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="30" size="1" name="SP0">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
    </Register>
    <Register start="+0x50" size="4" name="AIPS1_PACRI" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="TP7">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="1" size="1" name="WP7">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="2" size="1" name="SP7">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="4" size="1" name="TP6">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="5" size="1" name="WP6">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="6" size="1" name="SP6">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="8" size="1" name="TP5">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="9" size="1" name="WP5">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="10" size="1" name="SP5">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="12" size="1" name="TP4">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="13" size="1" name="WP4">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="14" size="1" name="SP4">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="16" size="1" name="TP3">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="17" size="1" name="WP3">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="18" size="1" name="SP3">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="20" size="1" name="TP2">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="21" size="1" name="WP2">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="22" size="1" name="SP2">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="24" size="1" name="TP1">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="25" size="1" name="WP1">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="26" size="1" name="SP1">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="28" size="1" name="TP0">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="29" size="1" name="WP0">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="30" size="1" name="SP0">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
    </Register>
    <Register start="+0x54" size="4" name="AIPS1_PACRJ" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="TP7">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="1" size="1" name="WP7">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="2" size="1" name="SP7">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="4" size="1" name="TP6">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="5" size="1" name="WP6">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="6" size="1" name="SP6">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="8" size="1" name="TP5">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="9" size="1" name="WP5">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="10" size="1" name="SP5">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="12" size="1" name="TP4">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="13" size="1" name="WP4">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="14" size="1" name="SP4">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="16" size="1" name="TP3">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="17" size="1" name="WP3">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="18" size="1" name="SP3">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="20" size="1" name="TP2">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="21" size="1" name="WP2">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="22" size="1" name="SP2">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="24" size="1" name="TP1">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="25" size="1" name="WP1">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="26" size="1" name="SP1">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="28" size="1" name="TP0">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="29" size="1" name="WP0">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="30" size="1" name="SP0">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
    </Register>
    <Register start="+0x58" size="4" name="AIPS1_PACRK" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="TP7">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="1" size="1" name="WP7">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="2" size="1" name="SP7">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="4" size="1" name="TP6">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="5" size="1" name="WP6">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="6" size="1" name="SP6">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="8" size="1" name="TP5">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="9" size="1" name="WP5">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="10" size="1" name="SP5">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="12" size="1" name="TP4">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="13" size="1" name="WP4">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="14" size="1" name="SP4">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="16" size="1" name="TP3">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="17" size="1" name="WP3">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="18" size="1" name="SP3">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="20" size="1" name="TP2">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="21" size="1" name="WP2">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="22" size="1" name="SP2">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="24" size="1" name="TP1">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="25" size="1" name="WP1">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="26" size="1" name="SP1">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="28" size="1" name="TP0">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="29" size="1" name="WP0">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="30" size="1" name="SP0">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
    </Register>
    <Register start="+0x5C" size="4" name="AIPS1_PACRL" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="TP7">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="1" size="1" name="WP7">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="2" size="1" name="SP7">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="4" size="1" name="TP6">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="5" size="1" name="WP6">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="6" size="1" name="SP6">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="8" size="1" name="TP5">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="9" size="1" name="WP5">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="10" size="1" name="SP5">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="12" size="1" name="TP4">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="13" size="1" name="WP4">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="14" size="1" name="SP4">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="16" size="1" name="TP3">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="17" size="1" name="WP3">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="18" size="1" name="SP3">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="20" size="1" name="TP2">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="21" size="1" name="WP2">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="22" size="1" name="SP2">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="24" size="1" name="TP1">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="25" size="1" name="WP1">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="26" size="1" name="SP1">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="28" size="1" name="TP0">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="29" size="1" name="WP0">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="30" size="1" name="SP0">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
    </Register>
    <Register start="+0x60" size="4" name="AIPS1_PACRM" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="TP7">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="1" size="1" name="WP7">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="2" size="1" name="SP7">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="4" size="1" name="TP6">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="5" size="1" name="WP6">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="6" size="1" name="SP6">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="8" size="1" name="TP5">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="9" size="1" name="WP5">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="10" size="1" name="SP5">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="12" size="1" name="TP4">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="13" size="1" name="WP4">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="14" size="1" name="SP4">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="16" size="1" name="TP3">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="17" size="1" name="WP3">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="18" size="1" name="SP3">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="20" size="1" name="TP2">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="21" size="1" name="WP2">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="22" size="1" name="SP2">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="24" size="1" name="TP1">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="25" size="1" name="WP1">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="26" size="1" name="SP1">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="28" size="1" name="TP0">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="29" size="1" name="WP0">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="30" size="1" name="SP0">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
    </Register>
    <Register start="+0x64" size="4" name="AIPS1_PACRN" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="TP7">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="1" size="1" name="WP7">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="2" size="1" name="SP7">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="4" size="1" name="TP6">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="5" size="1" name="WP6">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="6" size="1" name="SP6">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="8" size="1" name="TP5">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="9" size="1" name="WP5">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="10" size="1" name="SP5">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="12" size="1" name="TP4">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="13" size="1" name="WP4">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="14" size="1" name="SP4">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="16" size="1" name="TP3">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="17" size="1" name="WP3">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="18" size="1" name="SP3">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="20" size="1" name="TP2">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="21" size="1" name="WP2">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="22" size="1" name="SP2">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="24" size="1" name="TP1">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="25" size="1" name="WP1">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="26" size="1" name="SP1">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="28" size="1" name="TP0">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="29" size="1" name="WP0">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="30" size="1" name="SP0">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
    </Register>
    <Register start="+0x68" size="4" name="AIPS1_PACRO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="TP7">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="1" size="1" name="WP7">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="2" size="1" name="SP7">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="4" size="1" name="TP6">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="5" size="1" name="WP6">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="6" size="1" name="SP6">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="8" size="1" name="TP5">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="9" size="1" name="WP5">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="10" size="1" name="SP5">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="12" size="1" name="TP4">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="13" size="1" name="WP4">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="14" size="1" name="SP4">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="16" size="1" name="TP3">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="17" size="1" name="WP3">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="18" size="1" name="SP3">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="20" size="1" name="TP2">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="21" size="1" name="WP2">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="22" size="1" name="SP2">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="24" size="1" name="TP1">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="25" size="1" name="WP1">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="26" size="1" name="SP1">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="28" size="1" name="TP0">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="29" size="1" name="WP0">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="30" size="1" name="SP0">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
    </Register>
    <Register start="+0x6C" size="4" name="AIPS1_PACRP" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="TP7">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="1" size="1" name="WP7">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="2" size="1" name="SP7">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="4" size="1" name="TP6">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="5" size="1" name="WP6">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="6" size="1" name="SP6">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="8" size="1" name="TP5">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="9" size="1" name="WP5">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="10" size="1" name="SP5">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="12" size="1" name="TP4">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="13" size="1" name="WP4">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="14" size="1" name="SP4">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="16" size="1" name="TP3">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="17" size="1" name="WP3">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="18" size="1" name="SP3">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="20" size="1" name="TP2">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="21" size="1" name="WP2">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="22" size="1" name="SP2">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="24" size="1" name="TP1">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="25" size="1" name="WP1">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="26" size="1" name="SP1">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
      <BitField start="28" size="1" name="TP0">
        <Enum name="0" start="0b0" description="Accesses from an untrusted master are allowed."/>
        <Enum name="1" start="0b1" description="Accesses from an untrusted master are not allowed."/>
      </BitField>
      <BitField start="29" size="1" name="WP0">
        <Enum name="0" start="0b0" description="This peripheral allows write accesses."/>
        <Enum name="1" start="0b1" description="This peripheral is write protected."/>
      </BitField>
      <BitField start="30" size="1" name="SP0">
        <Enum name="0" start="0b0" description="This peripheral does not require supervisor privilege level for accesses."/>
        <Enum name="1" start="0b1" description="This peripheral requires supervisor privilege level for accesses."/>
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="AXBS" start="0x40004000">
    <Register start="+0+0" size="4" name="AXBS_PRS0" access="Read/Write" reset_value="0x76543210" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0">
        <Enum name="000" start="0b000" description="This master has level 1, or highest, priority when accessing the slave port."/>
        <Enum name="001" start="0b001" description="This master has level 2 priority when accessing the slave port."/>
        <Enum name="010" start="0b010" description="This master has level 3 priority when accessing the slave port."/>
        <Enum name="011" start="0b011" description="This master has level 4 priority when accessing the slave port."/>
        <Enum name="100" start="0b100" description="This master has level 5 priority when accessing the slave port."/>
        <Enum name="101" start="0b101" description="This master has level 6 priority when accessing the slave port."/>
        <Enum name="110" start="0b110" description="This master has level 7 priority when accessing the slave port."/>
        <Enum name="111" start="0b111" description="This master has level 8, or lowest, priority when accessing the slave port."/>
      </BitField>
      <BitField start="4" size="3" name="M1">
        <Enum name="000" start="0b000" description="This master has level 1, or highest, priority when accessing the slave port."/>
        <Enum name="001" start="0b001" description="This master has level 2 priority when accessing the slave port."/>
        <Enum name="010" start="0b010" description="This master has level 3 priority when accessing the slave port."/>
        <Enum name="011" start="0b011" description="This master has level 4 priority when accessing the slave port."/>
        <Enum name="100" start="0b100" description="This master has level 5 priority when accessing the slave port."/>
        <Enum name="101" start="0b101" description="This master has level 6 priority when accessing the slave port."/>
        <Enum name="110" start="0b110" description="This master has level 7 priority when accessing the slave port."/>
        <Enum name="111" start="0b111" description="This master has level 8, or lowest, priority when accessing the slave port."/>
      </BitField>
      <BitField start="8" size="3" name="M2">
        <Enum name="000" start="0b000" description="This master has level 1, or highest, priority when accessing the slave port."/>
        <Enum name="001" start="0b001" description="This master has level 2 priority when accessing the slave port."/>
        <Enum name="010" start="0b010" description="This master has level 3 priority when accessing the slave port."/>
        <Enum name="011" start="0b011" description="This master has level 4 priority when accessing the slave port."/>
        <Enum name="100" start="0b100" description="This master has level 5 priority when accessing the slave port."/>
        <Enum name="101" start="0b101" description="This master has level 6 priority when accessing the slave port."/>
        <Enum name="110" start="0b110" description="This master has level 7 priority when accessing the slave port."/>
        <Enum name="111" start="0b111" description="This master has level 8, or lowest, priority when accessing the slave port."/>
      </BitField>
      <BitField start="12" size="3" name="M3">
        <Enum name="000" start="0b000" description="This master has level 1, or highest, priority when accessing the slave port."/>
        <Enum name="001" start="0b001" description="This master has level 2 priority when accessing the slave port."/>
        <Enum name="010" start="0b010" description="This master has level 3 priority when accessing the slave port."/>
        <Enum name="011" start="0b011" description="This master has level 4 priority when accessing the slave port."/>
        <Enum name="100" start="0b100" description="This master has level 5 priority when accessing the slave port."/>
        <Enum name="101" start="0b101" description="This master has level 6 priority when accessing the slave port."/>
        <Enum name="110" start="0b110" description="This master has level 7 priority when accessing the slave port."/>
        <Enum name="111" start="0b111" description="This master has level 8, or lowest, priority when accessing the slave port."/>
      </BitField>
      <BitField start="16" size="3" name="M4">
        <Enum name="000" start="0b000" description="This master has level 1, or highest, priority when accessing the slave port."/>
        <Enum name="001" start="0b001" description="This master has level 2 priority when accessing the slave port."/>
        <Enum name="010" start="0b010" description="This master has level 3 priority when accessing the slave port."/>
        <Enum name="011" start="0b011" description="This master has level 4 priority when accessing the slave port."/>
        <Enum name="100" start="0b100" description="This master has level 5 priority when accessing the slave port."/>
        <Enum name="101" start="0b101" description="This master has level 6 priority when accessing the slave port."/>
        <Enum name="110" start="0b110" description="This master has level 7 priority when accessing the slave port."/>
        <Enum name="111" start="0b111" description="This master has level 8, or lowest, priority when accessing the slave port."/>
      </BitField>
      <BitField start="20" size="3" name="M5">
        <Enum name="000" start="0b000" description="This master has level 1, or highest, priority when accessing the slave port."/>
        <Enum name="001" start="0b001" description="This master has level 2 priority when accessing the slave port."/>
        <Enum name="010" start="0b010" description="This master has level 3 priority when accessing the slave port."/>
        <Enum name="011" start="0b011" description="This master has level 4 priority when accessing the slave port."/>
        <Enum name="100" start="0b100" description="This master has level 5 priority when accessing the slave port."/>
        <Enum name="101" start="0b101" description="This master has level 6 priority when accessing the slave port."/>
        <Enum name="110" start="0b110" description="This master has level 7 priority when accessing the slave port."/>
        <Enum name="111" start="0b111" description="This master has level 8, or lowest, priority when accessing the slave port."/>
      </BitField>
      <BitField start="24" size="3" name="M6">
        <Enum name="000" start="0b000" description="This master has level 1, or highest, priority when accessing the slave port."/>
        <Enum name="001" start="0b001" description="This master has level 2 priority when accessing the slave port."/>
        <Enum name="010" start="0b010" description="This master has level 3 priority when accessing the slave port."/>
        <Enum name="011" start="0b011" description="This master has level 4 priority when accessing the slave port."/>
        <Enum name="100" start="0b100" description="This master has level 5 priority when accessing the slave port."/>
        <Enum name="101" start="0b101" description="This master has level 6 priority when accessing the slave port."/>
        <Enum name="110" start="0b110" description="This master has level 7 priority when accessing the slave port."/>
        <Enum name="111" start="0b111" description="This master has level 8, or lowest, priority when accessing the slave port."/>
      </BitField>
      <BitField start="28" size="3" name="M7">
        <Enum name="000" start="0b000" description="This master has level 1, or highest, priority when accessing the slave port."/>
        <Enum name="001" start="0b001" description="This master has level 2 priority when accessing the slave port."/>
        <Enum name="010" start="0b010" description="This master has level 3 priority when accessing the slave port."/>
        <Enum name="011" start="0b011" description="This master has level 4 priority when accessing the slave port."/>
        <Enum name="100" start="0b100" description="This master has level 5 priority when accessing the slave port."/>
        <Enum name="101" start="0b101" description="This master has level 6 priority when accessing the slave port."/>
        <Enum name="110" start="0b110" description="This master has level 7 priority when accessing the slave port."/>
        <Enum name="111" start="0b111" description="This master has level 8, or lowest, priority when accessing the slave port."/>
      </BitField>
    </Register>
    <Register start="+0+256" size="4" name="AXBS_PRS1" access="Read/Write" reset_value="0x76543210" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0">
        <Enum name="000" start="0b000" description="This master has level 1, or highest, priority when accessing the slave port."/>
        <Enum name="001" start="0b001" description="This master has level 2 priority when accessing the slave port."/>
        <Enum name="010" start="0b010" description="This master has level 3 priority when accessing the slave port."/>
        <Enum name="011" start="0b011" description="This master has level 4 priority when accessing the slave port."/>
        <Enum name="100" start="0b100" description="This master has level 5 priority when accessing the slave port."/>
        <Enum name="101" start="0b101" description="This master has level 6 priority when accessing the slave port."/>
        <Enum name="110" start="0b110" description="This master has level 7 priority when accessing the slave port."/>
        <Enum name="111" start="0b111" description="This master has level 8, or lowest, priority when accessing the slave port."/>
      </BitField>
      <BitField start="4" size="3" name="M1">
        <Enum name="000" start="0b000" description="This master has level 1, or highest, priority when accessing the slave port."/>
        <Enum name="001" start="0b001" description="This master has level 2 priority when accessing the slave port."/>
        <Enum name="010" start="0b010" description="This master has level 3 priority when accessing the slave port."/>
        <Enum name="011" start="0b011" description="This master has level 4 priority when accessing the slave port."/>
        <Enum name="100" start="0b100" description="This master has level 5 priority when accessing the slave port."/>
        <Enum name="101" start="0b101" description="This master has level 6 priority when accessing the slave port."/>
        <Enum name="110" start="0b110" description="This master has level 7 priority when accessing the slave port."/>
        <Enum name="111" start="0b111" description="This master has level 8, or lowest, priority when accessing the slave port."/>
      </BitField>
      <BitField start="8" size="3" name="M2">
        <Enum name="000" start="0b000" description="This master has level 1, or highest, priority when accessing the slave port."/>
        <Enum name="001" start="0b001" description="This master has level 2 priority when accessing the slave port."/>
        <Enum name="010" start="0b010" description="This master has level 3 priority when accessing the slave port."/>
        <Enum name="011" start="0b011" description="This master has level 4 priority when accessing the slave port."/>
        <Enum name="100" start="0b100" description="This master has level 5 priority when accessing the slave port."/>
        <Enum name="101" start="0b101" description="This master has level 6 priority when accessing the slave port."/>
        <Enum name="110" start="0b110" description="This master has level 7 priority when accessing the slave port."/>
        <Enum name="111" start="0b111" description="This master has level 8, or lowest, priority when accessing the slave port."/>
      </BitField>
      <BitField start="12" size="3" name="M3">
        <Enum name="000" start="0b000" description="This master has level 1, or highest, priority when accessing the slave port."/>
        <Enum name="001" start="0b001" description="This master has level 2 priority when accessing the slave port."/>
        <Enum name="010" start="0b010" description="This master has level 3 priority when accessing the slave port."/>
        <Enum name="011" start="0b011" description="This master has level 4 priority when accessing the slave port."/>
        <Enum name="100" start="0b100" description="This master has level 5 priority when accessing the slave port."/>
        <Enum name="101" start="0b101" description="This master has level 6 priority when accessing the slave port."/>
        <Enum name="110" start="0b110" description="This master has level 7 priority when accessing the slave port."/>
        <Enum name="111" start="0b111" description="This master has level 8, or lowest, priority when accessing the slave port."/>
      </BitField>
      <BitField start="16" size="3" name="M4">
        <Enum name="000" start="0b000" description="This master has level 1, or highest, priority when accessing the slave port."/>
        <Enum name="001" start="0b001" description="This master has level 2 priority when accessing the slave port."/>
        <Enum name="010" start="0b010" description="This master has level 3 priority when accessing the slave port."/>
        <Enum name="011" start="0b011" description="This master has level 4 priority when accessing the slave port."/>
        <Enum name="100" start="0b100" description="This master has level 5 priority when accessing the slave port."/>
        <Enum name="101" start="0b101" description="This master has level 6 priority when accessing the slave port."/>
        <Enum name="110" start="0b110" description="This master has level 7 priority when accessing the slave port."/>
        <Enum name="111" start="0b111" description="This master has level 8, or lowest, priority when accessing the slave port."/>
      </BitField>
      <BitField start="20" size="3" name="M5">
        <Enum name="000" start="0b000" description="This master has level 1, or highest, priority when accessing the slave port."/>
        <Enum name="001" start="0b001" description="This master has level 2 priority when accessing the slave port."/>
        <Enum name="010" start="0b010" description="This master has level 3 priority when accessing the slave port."/>
        <Enum name="011" start="0b011" description="This master has level 4 priority when accessing the slave port."/>
        <Enum name="100" start="0b100" description="This master has level 5 priority when accessing the slave port."/>
        <Enum name="101" start="0b101" description="This master has level 6 priority when accessing the slave port."/>
        <Enum name="110" start="0b110" description="This master has level 7 priority when accessing the slave port."/>
        <Enum name="111" start="0b111" description="This master has level 8, or lowest, priority when accessing the slave port."/>
      </BitField>
      <BitField start="24" size="3" name="M6">
        <Enum name="000" start="0b000" description="This master has level 1, or highest, priority when accessing the slave port."/>
        <Enum name="001" start="0b001" description="This master has level 2 priority when accessing the slave port."/>
        <Enum name="010" start="0b010" description="This master has level 3 priority when accessing the slave port."/>
        <Enum name="011" start="0b011" description="This master has level 4 priority when accessing the slave port."/>
        <Enum name="100" start="0b100" description="This master has level 5 priority when accessing the slave port."/>
        <Enum name="101" start="0b101" description="This master has level 6 priority when accessing the slave port."/>
        <Enum name="110" start="0b110" description="This master has level 7 priority when accessing the slave port."/>
        <Enum name="111" start="0b111" description="This master has level 8, or lowest, priority when accessing the slave port."/>
      </BitField>
      <BitField start="28" size="3" name="M7">
        <Enum name="000" start="0b000" description="This master has level 1, or highest, priority when accessing the slave port."/>
        <Enum name="001" start="0b001" description="This master has level 2 priority when accessing the slave port."/>
        <Enum name="010" start="0b010" description="This master has level 3 priority when accessing the slave port."/>
        <Enum name="011" start="0b011" description="This master has level 4 priority when accessing the slave port."/>
        <Enum name="100" start="0b100" description="This master has level 5 priority when accessing the slave port."/>
        <Enum name="101" start="0b101" description="This master has level 6 priority when accessing the slave port."/>
        <Enum name="110" start="0b110" description="This master has level 7 priority when accessing the slave port."/>
        <Enum name="111" start="0b111" description="This master has level 8, or lowest, priority when accessing the slave port."/>
      </BitField>
    </Register>
    <Register start="+0+512" size="4" name="AXBS_PRS2" access="Read/Write" reset_value="0x76543210" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0">
        <Enum name="000" start="0b000" description="This master has level 1, or highest, priority when accessing the slave port."/>
        <Enum name="001" start="0b001" description="This master has level 2 priority when accessing the slave port."/>
        <Enum name="010" start="0b010" description="This master has level 3 priority when accessing the slave port."/>
        <Enum name="011" start="0b011" description="This master has level 4 priority when accessing the slave port."/>
        <Enum name="100" start="0b100" description="This master has level 5 priority when accessing the slave port."/>
        <Enum name="101" start="0b101" description="This master has level 6 priority when accessing the slave port."/>
        <Enum name="110" start="0b110" description="This master has level 7 priority when accessing the slave port."/>
        <Enum name="111" start="0b111" description="This master has level 8, or lowest, priority when accessing the slave port."/>
      </BitField>
      <BitField start="4" size="3" name="M1">
        <Enum name="000" start="0b000" description="This master has level 1, or highest, priority when accessing the slave port."/>
        <Enum name="001" start="0b001" description="This master has level 2 priority when accessing the slave port."/>
        <Enum name="010" start="0b010" description="This master has level 3 priority when accessing the slave port."/>
        <Enum name="011" start="0b011" description="This master has level 4 priority when accessing the slave port."/>
        <Enum name="100" start="0b100" description="This master has level 5 priority when accessing the slave port."/>
        <Enum name="101" start="0b101" description="This master has level 6 priority when accessing the slave port."/>
        <Enum name="110" start="0b110" description="This master has level 7 priority when accessing the slave port."/>
        <Enum name="111" start="0b111" description="This master has level 8, or lowest, priority when accessing the slave port."/>
      </BitField>
      <BitField start="8" size="3" name="M2">
        <Enum name="000" start="0b000" description="This master has level 1, or highest, priority when accessing the slave port."/>
        <Enum name="001" start="0b001" description="This master has level 2 priority when accessing the slave port."/>
        <Enum name="010" start="0b010" description="This master has level 3 priority when accessing the slave port."/>
        <Enum name="011" start="0b011" description="This master has level 4 priority when accessing the slave port."/>
        <Enum name="100" start="0b100" description="This master has level 5 priority when accessing the slave port."/>
        <Enum name="101" start="0b101" description="This master has level 6 priority when accessing the slave port."/>
        <Enum name="110" start="0b110" description="This master has level 7 priority when accessing the slave port."/>
        <Enum name="111" start="0b111" description="This master has level 8, or lowest, priority when accessing the slave port."/>
      </BitField>
      <BitField start="12" size="3" name="M3">
        <Enum name="000" start="0b000" description="This master has level 1, or highest, priority when accessing the slave port."/>
        <Enum name="001" start="0b001" description="This master has level 2 priority when accessing the slave port."/>
        <Enum name="010" start="0b010" description="This master has level 3 priority when accessing the slave port."/>
        <Enum name="011" start="0b011" description="This master has level 4 priority when accessing the slave port."/>
        <Enum name="100" start="0b100" description="This master has level 5 priority when accessing the slave port."/>
        <Enum name="101" start="0b101" description="This master has level 6 priority when accessing the slave port."/>
        <Enum name="110" start="0b110" description="This master has level 7 priority when accessing the slave port."/>
        <Enum name="111" start="0b111" description="This master has level 8, or lowest, priority when accessing the slave port."/>
      </BitField>
      <BitField start="16" size="3" name="M4">
        <Enum name="000" start="0b000" description="This master has level 1, or highest, priority when accessing the slave port."/>
        <Enum name="001" start="0b001" description="This master has level 2 priority when accessing the slave port."/>
        <Enum name="010" start="0b010" description="This master has level 3 priority when accessing the slave port."/>
        <Enum name="011" start="0b011" description="This master has level 4 priority when accessing the slave port."/>
        <Enum name="100" start="0b100" description="This master has level 5 priority when accessing the slave port."/>
        <Enum name="101" start="0b101" description="This master has level 6 priority when accessing the slave port."/>
        <Enum name="110" start="0b110" description="This master has level 7 priority when accessing the slave port."/>
        <Enum name="111" start="0b111" description="This master has level 8, or lowest, priority when accessing the slave port."/>
      </BitField>
      <BitField start="20" size="3" name="M5">
        <Enum name="000" start="0b000" description="This master has level 1, or highest, priority when accessing the slave port."/>
        <Enum name="001" start="0b001" description="This master has level 2 priority when accessing the slave port."/>
        <Enum name="010" start="0b010" description="This master has level 3 priority when accessing the slave port."/>
        <Enum name="011" start="0b011" description="This master has level 4 priority when accessing the slave port."/>
        <Enum name="100" start="0b100" description="This master has level 5 priority when accessing the slave port."/>
        <Enum name="101" start="0b101" description="This master has level 6 priority when accessing the slave port."/>
        <Enum name="110" start="0b110" description="This master has level 7 priority when accessing the slave port."/>
        <Enum name="111" start="0b111" description="This master has level 8, or lowest, priority when accessing the slave port."/>
      </BitField>
      <BitField start="24" size="3" name="M6">
        <Enum name="000" start="0b000" description="This master has level 1, or highest, priority when accessing the slave port."/>
        <Enum name="001" start="0b001" description="This master has level 2 priority when accessing the slave port."/>
        <Enum name="010" start="0b010" description="This master has level 3 priority when accessing the slave port."/>
        <Enum name="011" start="0b011" description="This master has level 4 priority when accessing the slave port."/>
        <Enum name="100" start="0b100" description="This master has level 5 priority when accessing the slave port."/>
        <Enum name="101" start="0b101" description="This master has level 6 priority when accessing the slave port."/>
        <Enum name="110" start="0b110" description="This master has level 7 priority when accessing the slave port."/>
        <Enum name="111" start="0b111" description="This master has level 8, or lowest, priority when accessing the slave port."/>
      </BitField>
      <BitField start="28" size="3" name="M7">
        <Enum name="000" start="0b000" description="This master has level 1, or highest, priority when accessing the slave port."/>
        <Enum name="001" start="0b001" description="This master has level 2 priority when accessing the slave port."/>
        <Enum name="010" start="0b010" description="This master has level 3 priority when accessing the slave port."/>
        <Enum name="011" start="0b011" description="This master has level 4 priority when accessing the slave port."/>
        <Enum name="100" start="0b100" description="This master has level 5 priority when accessing the slave port."/>
        <Enum name="101" start="0b101" description="This master has level 6 priority when accessing the slave port."/>
        <Enum name="110" start="0b110" description="This master has level 7 priority when accessing the slave port."/>
        <Enum name="111" start="0b111" description="This master has level 8, or lowest, priority when accessing the slave port."/>
      </BitField>
    </Register>
    <Register start="+0+768" size="4" name="AXBS_PRS3" access="Read/Write" reset_value="0x76543210" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0">
        <Enum name="000" start="0b000" description="This master has level 1, or highest, priority when accessing the slave port."/>
        <Enum name="001" start="0b001" description="This master has level 2 priority when accessing the slave port."/>
        <Enum name="010" start="0b010" description="This master has level 3 priority when accessing the slave port."/>
        <Enum name="011" start="0b011" description="This master has level 4 priority when accessing the slave port."/>
        <Enum name="100" start="0b100" description="This master has level 5 priority when accessing the slave port."/>
        <Enum name="101" start="0b101" description="This master has level 6 priority when accessing the slave port."/>
        <Enum name="110" start="0b110" description="This master has level 7 priority when accessing the slave port."/>
        <Enum name="111" start="0b111" description="This master has level 8, or lowest, priority when accessing the slave port."/>
      </BitField>
      <BitField start="4" size="3" name="M1">
        <Enum name="000" start="0b000" description="This master has level 1, or highest, priority when accessing the slave port."/>
        <Enum name="001" start="0b001" description="This master has level 2 priority when accessing the slave port."/>
        <Enum name="010" start="0b010" description="This master has level 3 priority when accessing the slave port."/>
        <Enum name="011" start="0b011" description="This master has level 4 priority when accessing the slave port."/>
        <Enum name="100" start="0b100" description="This master has level 5 priority when accessing the slave port."/>
        <Enum name="101" start="0b101" description="This master has level 6 priority when accessing the slave port."/>
        <Enum name="110" start="0b110" description="This master has level 7 priority when accessing the slave port."/>
        <Enum name="111" start="0b111" description="This master has level 8, or lowest, priority when accessing the slave port."/>
      </BitField>
      <BitField start="8" size="3" name="M2">
        <Enum name="000" start="0b000" description="This master has level 1, or highest, priority when accessing the slave port."/>
        <Enum name="001" start="0b001" description="This master has level 2 priority when accessing the slave port."/>
        <Enum name="010" start="0b010" description="This master has level 3 priority when accessing the slave port."/>
        <Enum name="011" start="0b011" description="This master has level 4 priority when accessing the slave port."/>
        <Enum name="100" start="0b100" description="This master has level 5 priority when accessing the slave port."/>
        <Enum name="101" start="0b101" description="This master has level 6 priority when accessing the slave port."/>
        <Enum name="110" start="0b110" description="This master has level 7 priority when accessing the slave port."/>
        <Enum name="111" start="0b111" description="This master has level 8, or lowest, priority when accessing the slave port."/>
      </BitField>
      <BitField start="12" size="3" name="M3">
        <Enum name="000" start="0b000" description="This master has level 1, or highest, priority when accessing the slave port."/>
        <Enum name="001" start="0b001" description="This master has level 2 priority when accessing the slave port."/>
        <Enum name="010" start="0b010" description="This master has level 3 priority when accessing the slave port."/>
        <Enum name="011" start="0b011" description="This master has level 4 priority when accessing the slave port."/>
        <Enum name="100" start="0b100" description="This master has level 5 priority when accessing the slave port."/>
        <Enum name="101" start="0b101" description="This master has level 6 priority when accessing the slave port."/>
        <Enum name="110" start="0b110" description="This master has level 7 priority when accessing the slave port."/>
        <Enum name="111" start="0b111" description="This master has level 8, or lowest, priority when accessing the slave port."/>
      </BitField>
      <BitField start="16" size="3" name="M4">
        <Enum name="000" start="0b000" description="This master has level 1, or highest, priority when accessing the slave port."/>
        <Enum name="001" start="0b001" description="This master has level 2 priority when accessing the slave port."/>
        <Enum name="010" start="0b010" description="This master has level 3 priority when accessing the slave port."/>
        <Enum name="011" start="0b011" description="This master has level 4 priority when accessing the slave port."/>
        <Enum name="100" start="0b100" description="This master has level 5 priority when accessing the slave port."/>
        <Enum name="101" start="0b101" description="This master has level 6 priority when accessing the slave port."/>
        <Enum name="110" start="0b110" description="This master has level 7 priority when accessing the slave port."/>
        <Enum name="111" start="0b111" description="This master has level 8, or lowest, priority when accessing the slave port."/>
      </BitField>
      <BitField start="20" size="3" name="M5">
        <Enum name="000" start="0b000" description="This master has level 1, or highest, priority when accessing the slave port."/>
        <Enum name="001" start="0b001" description="This master has level 2 priority when accessing the slave port."/>
        <Enum name="010" start="0b010" description="This master has level 3 priority when accessing the slave port."/>
        <Enum name="011" start="0b011" description="This master has level 4 priority when accessing the slave port."/>
        <Enum name="100" start="0b100" description="This master has level 5 priority when accessing the slave port."/>
        <Enum name="101" start="0b101" description="This master has level 6 priority when accessing the slave port."/>
        <Enum name="110" start="0b110" description="This master has level 7 priority when accessing the slave port."/>
        <Enum name="111" start="0b111" description="This master has level 8, or lowest, priority when accessing the slave port."/>
      </BitField>
      <BitField start="24" size="3" name="M6">
        <Enum name="000" start="0b000" description="This master has level 1, or highest, priority when accessing the slave port."/>
        <Enum name="001" start="0b001" description="This master has level 2 priority when accessing the slave port."/>
        <Enum name="010" start="0b010" description="This master has level 3 priority when accessing the slave port."/>
        <Enum name="011" start="0b011" description="This master has level 4 priority when accessing the slave port."/>
        <Enum name="100" start="0b100" description="This master has level 5 priority when accessing the slave port."/>
        <Enum name="101" start="0b101" description="This master has level 6 priority when accessing the slave port."/>
        <Enum name="110" start="0b110" description="This master has level 7 priority when accessing the slave port."/>
        <Enum name="111" start="0b111" description="This master has level 8, or lowest, priority when accessing the slave port."/>
      </BitField>
      <BitField start="28" size="3" name="M7">
        <Enum name="000" start="0b000" description="This master has level 1, or highest, priority when accessing the slave port."/>
        <Enum name="001" start="0b001" description="This master has level 2 priority when accessing the slave port."/>
        <Enum name="010" start="0b010" description="This master has level 3 priority when accessing the slave port."/>
        <Enum name="011" start="0b011" description="This master has level 4 priority when accessing the slave port."/>
        <Enum name="100" start="0b100" description="This master has level 5 priority when accessing the slave port."/>
        <Enum name="101" start="0b101" description="This master has level 6 priority when accessing the slave port."/>
        <Enum name="110" start="0b110" description="This master has level 7 priority when accessing the slave port."/>
        <Enum name="111" start="0b111" description="This master has level 8, or lowest, priority when accessing the slave port."/>
      </BitField>
    </Register>
    <Register start="+0+1024" size="4" name="AXBS_PRS4" access="Read/Write" reset_value="0x76543210" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0">
        <Enum name="000" start="0b000" description="This master has level 1, or highest, priority when accessing the slave port."/>
        <Enum name="001" start="0b001" description="This master has level 2 priority when accessing the slave port."/>
        <Enum name="010" start="0b010" description="This master has level 3 priority when accessing the slave port."/>
        <Enum name="011" start="0b011" description="This master has level 4 priority when accessing the slave port."/>
        <Enum name="100" start="0b100" description="This master has level 5 priority when accessing the slave port."/>
        <Enum name="101" start="0b101" description="This master has level 6 priority when accessing the slave port."/>
        <Enum name="110" start="0b110" description="This master has level 7 priority when accessing the slave port."/>
        <Enum name="111" start="0b111" description="This master has level 8, or lowest, priority when accessing the slave port."/>
      </BitField>
      <BitField start="4" size="3" name="M1">
        <Enum name="000" start="0b000" description="This master has level 1, or highest, priority when accessing the slave port."/>
        <Enum name="001" start="0b001" description="This master has level 2 priority when accessing the slave port."/>
        <Enum name="010" start="0b010" description="This master has level 3 priority when accessing the slave port."/>
        <Enum name="011" start="0b011" description="This master has level 4 priority when accessing the slave port."/>
        <Enum name="100" start="0b100" description="This master has level 5 priority when accessing the slave port."/>
        <Enum name="101" start="0b101" description="This master has level 6 priority when accessing the slave port."/>
        <Enum name="110" start="0b110" description="This master has level 7 priority when accessing the slave port."/>
        <Enum name="111" start="0b111" description="This master has level 8, or lowest, priority when accessing the slave port."/>
      </BitField>
      <BitField start="8" size="3" name="M2">
        <Enum name="000" start="0b000" description="This master has level 1, or highest, priority when accessing the slave port."/>
        <Enum name="001" start="0b001" description="This master has level 2 priority when accessing the slave port."/>
        <Enum name="010" start="0b010" description="This master has level 3 priority when accessing the slave port."/>
        <Enum name="011" start="0b011" description="This master has level 4 priority when accessing the slave port."/>
        <Enum name="100" start="0b100" description="This master has level 5 priority when accessing the slave port."/>
        <Enum name="101" start="0b101" description="This master has level 6 priority when accessing the slave port."/>
        <Enum name="110" start="0b110" description="This master has level 7 priority when accessing the slave port."/>
        <Enum name="111" start="0b111" description="This master has level 8, or lowest, priority when accessing the slave port."/>
      </BitField>
      <BitField start="12" size="3" name="M3">
        <Enum name="000" start="0b000" description="This master has level 1, or highest, priority when accessing the slave port."/>
        <Enum name="001" start="0b001" description="This master has level 2 priority when accessing the slave port."/>
        <Enum name="010" start="0b010" description="This master has level 3 priority when accessing the slave port."/>
        <Enum name="011" start="0b011" description="This master has level 4 priority when accessing the slave port."/>
        <Enum name="100" start="0b100" description="This master has level 5 priority when accessing the slave port."/>
        <Enum name="101" start="0b101" description="This master has level 6 priority when accessing the slave port."/>
        <Enum name="110" start="0b110" description="This master has level 7 priority when accessing the slave port."/>
        <Enum name="111" start="0b111" description="This master has level 8, or lowest, priority when accessing the slave port."/>
      </BitField>
      <BitField start="16" size="3" name="M4">
        <Enum name="000" start="0b000" description="This master has level 1, or highest, priority when accessing the slave port."/>
        <Enum name="001" start="0b001" description="This master has level 2 priority when accessing the slave port."/>
        <Enum name="010" start="0b010" description="This master has level 3 priority when accessing the slave port."/>
        <Enum name="011" start="0b011" description="This master has level 4 priority when accessing the slave port."/>
        <Enum name="100" start="0b100" description="This master has level 5 priority when accessing the slave port."/>
        <Enum name="101" start="0b101" description="This master has level 6 priority when accessing the slave port."/>
        <Enum name="110" start="0b110" description="This master has level 7 priority when accessing the slave port."/>
        <Enum name="111" start="0b111" description="This master has level 8, or lowest, priority when accessing the slave port."/>
      </BitField>
      <BitField start="20" size="3" name="M5">
        <Enum name="000" start="0b000" description="This master has level 1, or highest, priority when accessing the slave port."/>
        <Enum name="001" start="0b001" description="This master has level 2 priority when accessing the slave port."/>
        <Enum name="010" start="0b010" description="This master has level 3 priority when accessing the slave port."/>
        <Enum name="011" start="0b011" description="This master has level 4 priority when accessing the slave port."/>
        <Enum name="100" start="0b100" description="This master has level 5 priority when accessing the slave port."/>
        <Enum name="101" start="0b101" description="This master has level 6 priority when accessing the slave port."/>
        <Enum name="110" start="0b110" description="This master has level 7 priority when accessing the slave port."/>
        <Enum name="111" start="0b111" description="This master has level 8, or lowest, priority when accessing the slave port."/>
      </BitField>
      <BitField start="24" size="3" name="M6">
        <Enum name="000" start="0b000" description="This master has level 1, or highest, priority when accessing the slave port."/>
        <Enum name="001" start="0b001" description="This master has level 2 priority when accessing the slave port."/>
        <Enum name="010" start="0b010" description="This master has level 3 priority when accessing the slave port."/>
        <Enum name="011" start="0b011" description="This master has level 4 priority when accessing the slave port."/>
        <Enum name="100" start="0b100" description="This master has level 5 priority when accessing the slave port."/>
        <Enum name="101" start="0b101" description="This master has level 6 priority when accessing the slave port."/>
        <Enum name="110" start="0b110" description="This master has level 7 priority when accessing the slave port."/>
        <Enum name="111" start="0b111" description="This master has level 8, or lowest, priority when accessing the slave port."/>
      </BitField>
      <BitField start="28" size="3" name="M7">
        <Enum name="000" start="0b000" description="This master has level 1, or highest, priority when accessing the slave port."/>
        <Enum name="001" start="0b001" description="This master has level 2 priority when accessing the slave port."/>
        <Enum name="010" start="0b010" description="This master has level 3 priority when accessing the slave port."/>
        <Enum name="011" start="0b011" description="This master has level 4 priority when accessing the slave port."/>
        <Enum name="100" start="0b100" description="This master has level 5 priority when accessing the slave port."/>
        <Enum name="101" start="0b101" description="This master has level 6 priority when accessing the slave port."/>
        <Enum name="110" start="0b110" description="This master has level 7 priority when accessing the slave port."/>
        <Enum name="111" start="0b111" description="This master has level 8, or lowest, priority when accessing the slave port."/>
      </BitField>
    </Register>
    <Register start="+0x10+0" size="4" name="AXBS_CRS0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="PARK">
        <Enum name="000" start="0b000" description="Park on master port M0"/>
        <Enum name="001" start="0b001" description="Park on master port M1"/>
        <Enum name="010" start="0b010" description="Park on master port M2"/>
        <Enum name="011" start="0b011" description="Park on master port M3"/>
        <Enum name="100" start="0b100" description="Park on master port M4"/>
        <Enum name="101" start="0b101" description="Park on master port M5"/>
        <Enum name="110" start="0b110" description="Park on master port M6"/>
        <Enum name="111" start="0b111" description="Park on master port M7"/>
      </BitField>
      <BitField start="4" size="2" name="PCTL">
        <Enum name="00" start="0b00" description="When no master makes a request, the arbiter parks the slave port on the master port defined by the PARK field"/>
        <Enum name="01" start="0b01" description="When no master makes a request, the arbiter parks the slave port on the last master to be in control of the slave port"/>
        <Enum name="10" start="0b10" description="When no master makes a request, the slave port is not parked on a master and the arbiter drives all outputs to a constant safe state"/>
        <Enum name="11" start="0b11" description="Reserved"/>
      </BitField>
      <BitField start="8" size="2" name="ARB">
        <Enum name="00" start="0b00" description="Fixed priority"/>
        <Enum name="01" start="0b01" description="Round-robin, or rotating, priority"/>
        <Enum name="10" start="0b10" description="Reserved"/>
        <Enum name="11" start="0b11" description="Reserved"/>
      </BitField>
      <BitField start="30" size="1" name="HLP">
        <Enum name="0" start="0b0" description="The low power mode request has the highest priority for arbitration on this slave port"/>
        <Enum name="1" start="0b1" description="The low power mode request has the lowest initial priority for arbitration on this slave port"/>
      </BitField>
      <BitField start="31" size="1" name="RO">
        <Enum name="0" start="0b0" description="The slave port's registers are writeable"/>
        <Enum name="1" start="0b1" description="The slave port's registers are read-only and cannot be written. Attempted writes have no effect on the registers and result in a bus error response."/>
      </BitField>
    </Register>
    <Register start="+0x10+256" size="4" name="AXBS_CRS1" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="PARK">
        <Enum name="000" start="0b000" description="Park on master port M0"/>
        <Enum name="001" start="0b001" description="Park on master port M1"/>
        <Enum name="010" start="0b010" description="Park on master port M2"/>
        <Enum name="011" start="0b011" description="Park on master port M3"/>
        <Enum name="100" start="0b100" description="Park on master port M4"/>
        <Enum name="101" start="0b101" description="Park on master port M5"/>
        <Enum name="110" start="0b110" description="Park on master port M6"/>
        <Enum name="111" start="0b111" description="Park on master port M7"/>
      </BitField>
      <BitField start="4" size="2" name="PCTL">
        <Enum name="00" start="0b00" description="When no master makes a request, the arbiter parks the slave port on the master port defined by the PARK field"/>
        <Enum name="01" start="0b01" description="When no master makes a request, the arbiter parks the slave port on the last master to be in control of the slave port"/>
        <Enum name="10" start="0b10" description="When no master makes a request, the slave port is not parked on a master and the arbiter drives all outputs to a constant safe state"/>
        <Enum name="11" start="0b11" description="Reserved"/>
      </BitField>
      <BitField start="8" size="2" name="ARB">
        <Enum name="00" start="0b00" description="Fixed priority"/>
        <Enum name="01" start="0b01" description="Round-robin, or rotating, priority"/>
        <Enum name="10" start="0b10" description="Reserved"/>
        <Enum name="11" start="0b11" description="Reserved"/>
      </BitField>
      <BitField start="30" size="1" name="HLP">
        <Enum name="0" start="0b0" description="The low power mode request has the highest priority for arbitration on this slave port"/>
        <Enum name="1" start="0b1" description="The low power mode request has the lowest initial priority for arbitration on this slave port"/>
      </BitField>
      <BitField start="31" size="1" name="RO">
        <Enum name="0" start="0b0" description="The slave port's registers are writeable"/>
        <Enum name="1" start="0b1" description="The slave port's registers are read-only and cannot be written. Attempted writes have no effect on the registers and result in a bus error response."/>
      </BitField>
    </Register>
    <Register start="+0x10+512" size="4" name="AXBS_CRS2" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="PARK">
        <Enum name="000" start="0b000" description="Park on master port M0"/>
        <Enum name="001" start="0b001" description="Park on master port M1"/>
        <Enum name="010" start="0b010" description="Park on master port M2"/>
        <Enum name="011" start="0b011" description="Park on master port M3"/>
        <Enum name="100" start="0b100" description="Park on master port M4"/>
        <Enum name="101" start="0b101" description="Park on master port M5"/>
        <Enum name="110" start="0b110" description="Park on master port M6"/>
        <Enum name="111" start="0b111" description="Park on master port M7"/>
      </BitField>
      <BitField start="4" size="2" name="PCTL">
        <Enum name="00" start="0b00" description="When no master makes a request, the arbiter parks the slave port on the master port defined by the PARK field"/>
        <Enum name="01" start="0b01" description="When no master makes a request, the arbiter parks the slave port on the last master to be in control of the slave port"/>
        <Enum name="10" start="0b10" description="When no master makes a request, the slave port is not parked on a master and the arbiter drives all outputs to a constant safe state"/>
        <Enum name="11" start="0b11" description="Reserved"/>
      </BitField>
      <BitField start="8" size="2" name="ARB">
        <Enum name="00" start="0b00" description="Fixed priority"/>
        <Enum name="01" start="0b01" description="Round-robin, or rotating, priority"/>
        <Enum name="10" start="0b10" description="Reserved"/>
        <Enum name="11" start="0b11" description="Reserved"/>
      </BitField>
      <BitField start="30" size="1" name="HLP">
        <Enum name="0" start="0b0" description="The low power mode request has the highest priority for arbitration on this slave port"/>
        <Enum name="1" start="0b1" description="The low power mode request has the lowest initial priority for arbitration on this slave port"/>
      </BitField>
      <BitField start="31" size="1" name="RO">
        <Enum name="0" start="0b0" description="The slave port's registers are writeable"/>
        <Enum name="1" start="0b1" description="The slave port's registers are read-only and cannot be written. Attempted writes have no effect on the registers and result in a bus error response."/>
      </BitField>
    </Register>
    <Register start="+0x10+768" size="4" name="AXBS_CRS3" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="PARK">
        <Enum name="000" start="0b000" description="Park on master port M0"/>
        <Enum name="001" start="0b001" description="Park on master port M1"/>
        <Enum name="010" start="0b010" description="Park on master port M2"/>
        <Enum name="011" start="0b011" description="Park on master port M3"/>
        <Enum name="100" start="0b100" description="Park on master port M4"/>
        <Enum name="101" start="0b101" description="Park on master port M5"/>
        <Enum name="110" start="0b110" description="Park on master port M6"/>
        <Enum name="111" start="0b111" description="Park on master port M7"/>
      </BitField>
      <BitField start="4" size="2" name="PCTL">
        <Enum name="00" start="0b00" description="When no master makes a request, the arbiter parks the slave port on the master port defined by the PARK field"/>
        <Enum name="01" start="0b01" description="When no master makes a request, the arbiter parks the slave port on the last master to be in control of the slave port"/>
        <Enum name="10" start="0b10" description="When no master makes a request, the slave port is not parked on a master and the arbiter drives all outputs to a constant safe state"/>
        <Enum name="11" start="0b11" description="Reserved"/>
      </BitField>
      <BitField start="8" size="2" name="ARB">
        <Enum name="00" start="0b00" description="Fixed priority"/>
        <Enum name="01" start="0b01" description="Round-robin, or rotating, priority"/>
        <Enum name="10" start="0b10" description="Reserved"/>
        <Enum name="11" start="0b11" description="Reserved"/>
      </BitField>
      <BitField start="30" size="1" name="HLP">
        <Enum name="0" start="0b0" description="The low power mode request has the highest priority for arbitration on this slave port"/>
        <Enum name="1" start="0b1" description="The low power mode request has the lowest initial priority for arbitration on this slave port"/>
      </BitField>
      <BitField start="31" size="1" name="RO">
        <Enum name="0" start="0b0" description="The slave port's registers are writeable"/>
        <Enum name="1" start="0b1" description="The slave port's registers are read-only and cannot be written. Attempted writes have no effect on the registers and result in a bus error response."/>
      </BitField>
    </Register>
    <Register start="+0x10+1024" size="4" name="AXBS_CRS4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="PARK">
        <Enum name="000" start="0b000" description="Park on master port M0"/>
        <Enum name="001" start="0b001" description="Park on master port M1"/>
        <Enum name="010" start="0b010" description="Park on master port M2"/>
        <Enum name="011" start="0b011" description="Park on master port M3"/>
        <Enum name="100" start="0b100" description="Park on master port M4"/>
        <Enum name="101" start="0b101" description="Park on master port M5"/>
        <Enum name="110" start="0b110" description="Park on master port M6"/>
        <Enum name="111" start="0b111" description="Park on master port M7"/>
      </BitField>
      <BitField start="4" size="2" name="PCTL">
        <Enum name="00" start="0b00" description="When no master makes a request, the arbiter parks the slave port on the master port defined by the PARK field"/>
        <Enum name="01" start="0b01" description="When no master makes a request, the arbiter parks the slave port on the last master to be in control of the slave port"/>
        <Enum name="10" start="0b10" description="When no master makes a request, the slave port is not parked on a master and the arbiter drives all outputs to a constant safe state"/>
        <Enum name="11" start="0b11" description="Reserved"/>
      </BitField>
      <BitField start="8" size="2" name="ARB">
        <Enum name="00" start="0b00" description="Fixed priority"/>
        <Enum name="01" start="0b01" description="Round-robin, or rotating, priority"/>
        <Enum name="10" start="0b10" description="Reserved"/>
        <Enum name="11" start="0b11" description="Reserved"/>
      </BitField>
      <BitField start="30" size="1" name="HLP">
        <Enum name="0" start="0b0" description="The low power mode request has the highest priority for arbitration on this slave port"/>
        <Enum name="1" start="0b1" description="The low power mode request has the lowest initial priority for arbitration on this slave port"/>
      </BitField>
      <BitField start="31" size="1" name="RO">
        <Enum name="0" start="0b0" description="The slave port's registers are writeable"/>
        <Enum name="1" start="0b1" description="The slave port's registers are read-only and cannot be written. Attempted writes have no effect on the registers and result in a bus error response."/>
      </BitField>
    </Register>
    <Register start="+0x800" size="4" name="AXBS_MGPCR0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="AULB">
        <Enum name="000" start="0b000" description="No arbitration is allowed during an undefined length burst"/>
        <Enum name="001" start="0b001" description="Arbitration is allowed at any time during an undefined length burst"/>
        <Enum name="010" start="0b010" description="Arbitration is allowed after four beats of an undefined length burst"/>
        <Enum name="011" start="0b011" description="Arbitration is allowed after eight beats of an undefined length burst"/>
        <Enum name="100" start="0b100" description="Arbitration is allowed after 16 beats of an undefined length burst"/>
        <Enum name="101" start="0b101" description="Reserved"/>
        <Enum name="110" start="0b110" description="Reserved"/>
        <Enum name="111" start="0b111" description="Reserved"/>
      </BitField>
    </Register>
    <Register start="+0x900" size="4" name="AXBS_MGPCR1" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="AULB">
        <Enum name="000" start="0b000" description="No arbitration is allowed during an undefined length burst"/>
        <Enum name="001" start="0b001" description="Arbitration is allowed at any time during an undefined length burst"/>
        <Enum name="010" start="0b010" description="Arbitration is allowed after four beats of an undefined length burst"/>
        <Enum name="011" start="0b011" description="Arbitration is allowed after eight beats of an undefined length burst"/>
        <Enum name="100" start="0b100" description="Arbitration is allowed after 16 beats of an undefined length burst"/>
        <Enum name="101" start="0b101" description="Reserved"/>
        <Enum name="110" start="0b110" description="Reserved"/>
        <Enum name="111" start="0b111" description="Reserved"/>
      </BitField>
    </Register>
    <Register start="+0xA00" size="4" name="AXBS_MGPCR2" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="AULB">
        <Enum name="000" start="0b000" description="No arbitration is allowed during an undefined length burst"/>
        <Enum name="001" start="0b001" description="Arbitration is allowed at any time during an undefined length burst"/>
        <Enum name="010" start="0b010" description="Arbitration is allowed after four beats of an undefined length burst"/>
        <Enum name="011" start="0b011" description="Arbitration is allowed after eight beats of an undefined length burst"/>
        <Enum name="100" start="0b100" description="Arbitration is allowed after 16 beats of an undefined length burst"/>
        <Enum name="101" start="0b101" description="Reserved"/>
        <Enum name="110" start="0b110" description="Reserved"/>
        <Enum name="111" start="0b111" description="Reserved"/>
      </BitField>
    </Register>
    <Register start="+0xB00" size="4" name="AXBS_MGPCR3" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="AULB">
        <Enum name="000" start="0b000" description="No arbitration is allowed during an undefined length burst"/>
        <Enum name="001" start="0b001" description="Arbitration is allowed at any time during an undefined length burst"/>
        <Enum name="010" start="0b010" description="Arbitration is allowed after four beats of an undefined length burst"/>
        <Enum name="011" start="0b011" description="Arbitration is allowed after eight beats of an undefined length burst"/>
        <Enum name="100" start="0b100" description="Arbitration is allowed after 16 beats of an undefined length burst"/>
        <Enum name="101" start="0b101" description="Reserved"/>
        <Enum name="110" start="0b110" description="Reserved"/>
        <Enum name="111" start="0b111" description="Reserved"/>
      </BitField>
    </Register>
    <Register start="+0xE00" size="4" name="AXBS_MGPCR6" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="AULB">
        <Enum name="000" start="0b000" description="No arbitration is allowed during an undefined length burst"/>
        <Enum name="001" start="0b001" description="Arbitration is allowed at any time during an undefined length burst"/>
        <Enum name="010" start="0b010" description="Arbitration is allowed after four beats of an undefined length burst"/>
        <Enum name="011" start="0b011" description="Arbitration is allowed after eight beats of an undefined length burst"/>
        <Enum name="100" start="0b100" description="Arbitration is allowed after 16 beats of an undefined length burst"/>
        <Enum name="101" start="0b101" description="Reserved"/>
        <Enum name="110" start="0b110" description="Reserved"/>
        <Enum name="111" start="0b111" description="Reserved"/>
      </BitField>
    </Register>
    <Register start="+0xF00" size="4" name="AXBS_MGPCR7" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="AULB">
        <Enum name="000" start="0b000" description="No arbitration is allowed during an undefined length burst"/>
        <Enum name="001" start="0b001" description="Arbitration is allowed at any time during an undefined length burst"/>
        <Enum name="010" start="0b010" description="Arbitration is allowed after four beats of an undefined length burst"/>
        <Enum name="011" start="0b011" description="Arbitration is allowed after eight beats of an undefined length burst"/>
        <Enum name="100" start="0b100" description="Arbitration is allowed after 16 beats of an undefined length burst"/>
        <Enum name="101" start="0b101" description="Reserved"/>
        <Enum name="110" start="0b110" description="Reserved"/>
        <Enum name="111" start="0b111" description="Reserved"/>
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="DMA" start="0x40008000">
    <Register start="+0" size="4" name="DMA_CR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="EDBG">
        <Enum name="0" start="0b0" description="When in debug mode, the DMA continues to operate."/>
        <Enum name="1" start="0b1" description="When in debug mode, the DMA stalls the start of a new channel. Executing channels are allowed to complete. Channel execution resumes when the system exits debug mode or the EDBG bit is cleared."/>
      </BitField>
      <BitField start="2" size="1" name="ERCA">
        <Enum name="0" start="0b0" description="Fixed priority arbitration is used for channel selection within each group."/>
        <Enum name="1" start="0b1" description="Round robin arbitration is used for channel selection within each group."/>
      </BitField>
      <BitField start="3" size="1" name="ERGA">
        <Enum name="0" start="0b0" description="Fixed priority arbitration is used for selection among the groups."/>
        <Enum name="1" start="0b1" description="Round robin arbitration is used for selection among the groups."/>
      </BitField>
      <BitField start="4" size="1" name="HOE">
        <Enum name="0" start="0b0" description="Normal operation"/>
        <Enum name="1" start="0b1" description="Any error causes the HALT bit to set. Subsequently, all service requests are ignored until the HALT bit is cleared."/>
      </BitField>
      <BitField start="5" size="1" name="HALT">
        <Enum name="0" start="0b0" description="Normal operation"/>
        <Enum name="1" start="0b1" description="Stall the start of any new channels. Executing channels are allowed to complete. Channel execution resumes when this bit is cleared."/>
      </BitField>
      <BitField start="6" size="1" name="CLM">
        <Enum name="0" start="0b0" description="A minor loop channel link made to itself goes through channel arbitration before being activated again."/>
        <Enum name="1" start="0b1" description="A minor loop channel link made to itself does not go through channel arbitration before being activated again. Upon minor loop completion, the channel activates again if that channel has a minor loop channel link enabled and the link channel is itself. This effectively applies the minor loop offsets and restarts the next minor loop."/>
      </BitField>
      <BitField start="7" size="1" name="EMLM">
        <Enum name="0" start="0b0" description="Disabled. TCDn.word2 is defined as a 32-bit NBYTES field."/>
        <Enum name="1" start="0b1" description="Enabled. TCDn.word2 is redefined to include individual enable fields, an offset field, and the NBYTES field. The individual enable fields allow the minor loop offset to be applied to the source address, the destination address, or both. The NBYTES field is reduced when either offset is enabled."/>
      </BitField>
      <BitField start="8" size="2" name="GRP0PRI"/>
      <BitField start="10" size="2" name="GRP1PRI"/>
      <BitField start="16" size="1" name="ECX">
        <Enum name="0" start="0b0" description="Normal operation"/>
        <Enum name="1" start="0b1" description="Cancel the remaining data transfer in the same fashion as the CX bit. Stop the executing channel and force the minor loop to finish. The cancel takes effect after the last write of the current read/write sequence. The ECX bit clears itself after the cancel is honored. In addition to cancelling the transfer, ECX treats the cancel as an error condition, thus updating the ES register and generating an optional error interrupt."/>
      </BitField>
      <BitField start="17" size="1" name="CX">
        <Enum name="0" start="0b0" description="Normal operation"/>
        <Enum name="1" start="0b1" description="Cancel the remaining data transfer. Stop the executing channel and force the minor loop to finish. The cancel takes effect after the last write of the current read/write sequence. The CX bit clears itself after the cancel has been honored. This cancel retires the channel normally as if the minor loop was completed."/>
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="DMA_ES" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DBE">
        <Enum name="0" start="0b0" description="No destination bus error"/>
        <Enum name="1" start="0b1" description="The last recorded error was a bus error on a destination write"/>
      </BitField>
      <BitField start="1" size="1" name="SBE">
        <Enum name="0" start="0b0" description="No source bus error"/>
        <Enum name="1" start="0b1" description="The last recorded error was a bus error on a source read"/>
      </BitField>
      <BitField start="2" size="1" name="SGE">
        <Enum name="0" start="0b0" description="No scatter/gather configuration error"/>
        <Enum name="1" start="0b1" description="The last recorded error was a configuration error detected in the TCDn_DLASTSGA field. This field is checked at the beginning of a scatter/gather operation after major loop completion if TCDn_CSR[ESG] is enabled. TCDn_DLASTSGA is not on a 32 byte boundary."/>
      </BitField>
      <BitField start="3" size="1" name="NCE">
        <Enum name="0" start="0b0" description="No NBYTES/CITER configuration error"/>
        <Enum name="1" start="0b1" description="The last recorded error was a configuration error detected in the TCDn_NBYTES or TCDn_CITER fields. TCDn_NBYTES is not a multiple of TCDn_ATTR[SSIZE] and TCDn_ATTR[DSIZE], or TCDn_CITER[CITER] is equal to zero, or TCDn_CITER[ELINK] is not equal to TCDn_BITER[ELINK]"/>
      </BitField>
      <BitField start="4" size="1" name="DOE">
        <Enum name="0" start="0b0" description="No destination offset configuration error"/>
        <Enum name="1" start="0b1" description="The last recorded error was a configuration error detected in the TCDn_DOFF field. TCDn_DOFF is inconsistent with TCDn_ATTR[DSIZE]."/>
      </BitField>
      <BitField start="5" size="1" name="DAE">
        <Enum name="0" start="0b0" description="No destination address configuration error"/>
        <Enum name="1" start="0b1" description="The last recorded error was a configuration error detected in the TCDn_DADDR field. TCDn_DADDR is inconsistent with TCDn_ATTR[DSIZE]."/>
      </BitField>
      <BitField start="6" size="1" name="SOE">
        <Enum name="0" start="0b0" description="No source offset configuration error"/>
        <Enum name="1" start="0b1" description="The last recorded error was a configuration error detected in the TCDn_SOFF field. TCDn_SOFF is inconsistent with TCDn_ATTR[SSIZE]."/>
      </BitField>
      <BitField start="7" size="1" name="SAE">
        <Enum name="0" start="0b0" description="No source address configuration error."/>
        <Enum name="1" start="0b1" description="The last recorded error was a configuration error detected in the TCDn_SADDR field. TCDn_SADDR is inconsistent with TCDn_ATTR[SSIZE]."/>
      </BitField>
      <BitField start="8" size="5" name="ERRCHN"/>
      <BitField start="14" size="1" name="CPE">
        <Enum name="0" start="0b0" description="No channel priority error"/>
        <Enum name="1" start="0b1" description="The last recorded error was a configuration error in the channel priorities within a group. Channel priorities within a group are not unique."/>
      </BitField>
      <BitField start="15" size="1" name="GPE">
        <Enum name="0" start="0b0" description="No group priority error"/>
        <Enum name="1" start="0b1" description="The last recorded error was a configuration error among the group priorities. All group priorities are not unique."/>
      </BitField>
      <BitField start="16" size="1" name="ECX">
        <Enum name="0" start="0b0" description="No cancelled transfers"/>
        <Enum name="1" start="0b1" description="The last recorded entry was a cancelled transfer by the error cancel transfer input"/>
      </BitField>
      <BitField start="31" size="1" name="VLD">
        <Enum name="0" start="0b0" description="No ERR bits are set"/>
        <Enum name="1" start="0b1" description="At least one ERR bit is set indicating a valid error exists that has not been cleared"/>
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="DMA_ERQ" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ERQ0">
        <Enum name="0" start="0b0" description="The DMA request signal for the corresponding channel is disabled"/>
        <Enum name="1" start="0b1" description="The DMA request signal for the corresponding channel is enabled"/>
      </BitField>
      <BitField start="1" size="1" name="ERQ1">
        <Enum name="0" start="0b0" description="The DMA request signal for the corresponding channel is disabled"/>
        <Enum name="1" start="0b1" description="The DMA request signal for the corresponding channel is enabled"/>
      </BitField>
      <BitField start="2" size="1" name="ERQ2">
        <Enum name="0" start="0b0" description="The DMA request signal for the corresponding channel is disabled"/>
        <Enum name="1" start="0b1" description="The DMA request signal for the corresponding channel is enabled"/>
      </BitField>
      <BitField start="3" size="1" name="ERQ3">
        <Enum name="0" start="0b0" description="The DMA request signal for the corresponding channel is disabled"/>
        <Enum name="1" start="0b1" description="The DMA request signal for the corresponding channel is enabled"/>
      </BitField>
      <BitField start="4" size="1" name="ERQ4">
        <Enum name="0" start="0b0" description="The DMA request signal for the corresponding channel is disabled"/>
        <Enum name="1" start="0b1" description="The DMA request signal for the corresponding channel is enabled"/>
      </BitField>
      <BitField start="5" size="1" name="ERQ5">
        <Enum name="0" start="0b0" description="The DMA request signal for the corresponding channel is disabled"/>
        <Enum name="1" start="0b1" description="The DMA request signal for the corresponding channel is enabled"/>
      </BitField>
      <BitField start="6" size="1" name="ERQ6">
        <Enum name="0" start="0b0" description="The DMA request signal for the corresponding channel is disabled"/>
        <Enum name="1" start="0b1" description="The DMA request signal for the corresponding channel is enabled"/>
      </BitField>
      <BitField start="7" size="1" name="ERQ7">
        <Enum name="0" start="0b0" description="The DMA request signal for the corresponding channel is disabled"/>
        <Enum name="1" start="0b1" description="The DMA request signal for the corresponding channel is enabled"/>
      </BitField>
      <BitField start="8" size="1" name="ERQ8">
        <Enum name="0" start="0b0" description="The DMA request signal for the corresponding channel is disabled"/>
        <Enum name="1" start="0b1" description="The DMA request signal for the corresponding channel is enabled"/>
      </BitField>
      <BitField start="9" size="1" name="ERQ9">
        <Enum name="0" start="0b0" description="The DMA request signal for the corresponding channel is disabled"/>
        <Enum name="1" start="0b1" description="The DMA request signal for the corresponding channel is enabled"/>
      </BitField>
      <BitField start="10" size="1" name="ERQ10">
        <Enum name="0" start="0b0" description="The DMA request signal for the corresponding channel is disabled"/>
        <Enum name="1" start="0b1" description="The DMA request signal for the corresponding channel is enabled"/>
      </BitField>
      <BitField start="11" size="1" name="ERQ11">
        <Enum name="0" start="0b0" description="The DMA request signal for the corresponding channel is disabled"/>
        <Enum name="1" start="0b1" description="The DMA request signal for the corresponding channel is enabled"/>
      </BitField>
      <BitField start="12" size="1" name="ERQ12">
        <Enum name="0" start="0b0" description="The DMA request signal for the corresponding channel is disabled"/>
        <Enum name="1" start="0b1" description="The DMA request signal for the corresponding channel is enabled"/>
      </BitField>
      <BitField start="13" size="1" name="ERQ13">
        <Enum name="0" start="0b0" description="The DMA request signal for the corresponding channel is disabled"/>
        <Enum name="1" start="0b1" description="The DMA request signal for the corresponding channel is enabled"/>
      </BitField>
      <BitField start="14" size="1" name="ERQ14">
        <Enum name="0" start="0b0" description="The DMA request signal for the corresponding channel is disabled"/>
        <Enum name="1" start="0b1" description="The DMA request signal for the corresponding channel is enabled"/>
      </BitField>
      <BitField start="15" size="1" name="ERQ15">
        <Enum name="0" start="0b0" description="The DMA request signal for the corresponding channel is disabled"/>
        <Enum name="1" start="0b1" description="The DMA request signal for the corresponding channel is enabled"/>
      </BitField>
      <BitField start="16" size="1" name="ERQ16">
        <Enum name="0" start="0b0" description="The DMA request signal for the corresponding channel is disabled"/>
        <Enum name="1" start="0b1" description="The DMA request signal for the corresponding channel is enabled"/>
      </BitField>
      <BitField start="17" size="1" name="ERQ17">
        <Enum name="0" start="0b0" description="The DMA request signal for the corresponding channel is disabled"/>
        <Enum name="1" start="0b1" description="The DMA request signal for the corresponding channel is enabled"/>
      </BitField>
      <BitField start="18" size="1" name="ERQ18">
        <Enum name="0" start="0b0" description="The DMA request signal for the corresponding channel is disabled"/>
        <Enum name="1" start="0b1" description="The DMA request signal for the corresponding channel is enabled"/>
      </BitField>
      <BitField start="19" size="1" name="ERQ19">
        <Enum name="0" start="0b0" description="The DMA request signal for the corresponding channel is disabled"/>
        <Enum name="1" start="0b1" description="The DMA request signal for the corresponding channel is enabled"/>
      </BitField>
      <BitField start="20" size="1" name="ERQ20">
        <Enum name="0" start="0b0" description="The DMA request signal for the corresponding channel is disabled"/>
        <Enum name="1" start="0b1" description="The DMA request signal for the corresponding channel is enabled"/>
      </BitField>
      <BitField start="21" size="1" name="ERQ21">
        <Enum name="0" start="0b0" description="The DMA request signal for the corresponding channel is disabled"/>
        <Enum name="1" start="0b1" description="The DMA request signal for the corresponding channel is enabled"/>
      </BitField>
      <BitField start="22" size="1" name="ERQ22">
        <Enum name="0" start="0b0" description="The DMA request signal for the corresponding channel is disabled"/>
        <Enum name="1" start="0b1" description="The DMA request signal for the corresponding channel is enabled"/>
      </BitField>
      <BitField start="23" size="1" name="ERQ23">
        <Enum name="0" start="0b0" description="The DMA request signal for the corresponding channel is disabled"/>
        <Enum name="1" start="0b1" description="The DMA request signal for the corresponding channel is enabled"/>
      </BitField>
      <BitField start="24" size="1" name="ERQ24">
        <Enum name="0" start="0b0" description="The DMA request signal for the corresponding channel is disabled"/>
        <Enum name="1" start="0b1" description="The DMA request signal for the corresponding channel is enabled"/>
      </BitField>
      <BitField start="25" size="1" name="ERQ25">
        <Enum name="0" start="0b0" description="The DMA request signal for the corresponding channel is disabled"/>
        <Enum name="1" start="0b1" description="The DMA request signal for the corresponding channel is enabled"/>
      </BitField>
      <BitField start="26" size="1" name="ERQ26">
        <Enum name="0" start="0b0" description="The DMA request signal for the corresponding channel is disabled"/>
        <Enum name="1" start="0b1" description="The DMA request signal for the corresponding channel is enabled"/>
      </BitField>
      <BitField start="27" size="1" name="ERQ27">
        <Enum name="0" start="0b0" description="The DMA request signal for the corresponding channel is disabled"/>
        <Enum name="1" start="0b1" description="The DMA request signal for the corresponding channel is enabled"/>
      </BitField>
      <BitField start="28" size="1" name="ERQ28">
        <Enum name="0" start="0b0" description="The DMA request signal for the corresponding channel is disabled"/>
        <Enum name="1" start="0b1" description="The DMA request signal for the corresponding channel is enabled"/>
      </BitField>
      <BitField start="29" size="1" name="ERQ29">
        <Enum name="0" start="0b0" description="The DMA request signal for the corresponding channel is disabled"/>
        <Enum name="1" start="0b1" description="The DMA request signal for the corresponding channel is enabled"/>
      </BitField>
      <BitField start="30" size="1" name="ERQ30">
        <Enum name="0" start="0b0" description="The DMA request signal for the corresponding channel is disabled"/>
        <Enum name="1" start="0b1" description="The DMA request signal for the corresponding channel is enabled"/>
      </BitField>
      <BitField start="31" size="1" name="ERQ31">
        <Enum name="0" start="0b0" description="The DMA request signal for the corresponding channel is disabled"/>
        <Enum name="1" start="0b1" description="The DMA request signal for the corresponding channel is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="DMA_EEI" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EEI0">
        <Enum name="0" start="0b0" description="The error signal for corresponding channel does not generate an error interrupt"/>
        <Enum name="1" start="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request"/>
      </BitField>
      <BitField start="1" size="1" name="EEI1">
        <Enum name="0" start="0b0" description="The error signal for corresponding channel does not generate an error interrupt"/>
        <Enum name="1" start="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request"/>
      </BitField>
      <BitField start="2" size="1" name="EEI2">
        <Enum name="0" start="0b0" description="The error signal for corresponding channel does not generate an error interrupt"/>
        <Enum name="1" start="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request"/>
      </BitField>
      <BitField start="3" size="1" name="EEI3">
        <Enum name="0" start="0b0" description="The error signal for corresponding channel does not generate an error interrupt"/>
        <Enum name="1" start="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request"/>
      </BitField>
      <BitField start="4" size="1" name="EEI4">
        <Enum name="0" start="0b0" description="The error signal for corresponding channel does not generate an error interrupt"/>
        <Enum name="1" start="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request"/>
      </BitField>
      <BitField start="5" size="1" name="EEI5">
        <Enum name="0" start="0b0" description="The error signal for corresponding channel does not generate an error interrupt"/>
        <Enum name="1" start="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request"/>
      </BitField>
      <BitField start="6" size="1" name="EEI6">
        <Enum name="0" start="0b0" description="The error signal for corresponding channel does not generate an error interrupt"/>
        <Enum name="1" start="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request"/>
      </BitField>
      <BitField start="7" size="1" name="EEI7">
        <Enum name="0" start="0b0" description="The error signal for corresponding channel does not generate an error interrupt"/>
        <Enum name="1" start="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request"/>
      </BitField>
      <BitField start="8" size="1" name="EEI8">
        <Enum name="0" start="0b0" description="The error signal for corresponding channel does not generate an error interrupt"/>
        <Enum name="1" start="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request"/>
      </BitField>
      <BitField start="9" size="1" name="EEI9">
        <Enum name="0" start="0b0" description="The error signal for corresponding channel does not generate an error interrupt"/>
        <Enum name="1" start="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request"/>
      </BitField>
      <BitField start="10" size="1" name="EEI10">
        <Enum name="0" start="0b0" description="The error signal for corresponding channel does not generate an error interrupt"/>
        <Enum name="1" start="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request"/>
      </BitField>
      <BitField start="11" size="1" name="EEI11">
        <Enum name="0" start="0b0" description="The error signal for corresponding channel does not generate an error interrupt"/>
        <Enum name="1" start="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request"/>
      </BitField>
      <BitField start="12" size="1" name="EEI12">
        <Enum name="0" start="0b0" description="The error signal for corresponding channel does not generate an error interrupt"/>
        <Enum name="1" start="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request"/>
      </BitField>
      <BitField start="13" size="1" name="EEI13">
        <Enum name="0" start="0b0" description="The error signal for corresponding channel does not generate an error interrupt"/>
        <Enum name="1" start="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request"/>
      </BitField>
      <BitField start="14" size="1" name="EEI14">
        <Enum name="0" start="0b0" description="The error signal for corresponding channel does not generate an error interrupt"/>
        <Enum name="1" start="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request"/>
      </BitField>
      <BitField start="15" size="1" name="EEI15">
        <Enum name="0" start="0b0" description="The error signal for corresponding channel does not generate an error interrupt"/>
        <Enum name="1" start="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request"/>
      </BitField>
      <BitField start="16" size="1" name="EEI16">
        <Enum name="0" start="0b0" description="The error signal for corresponding channel does not generate an error interrupt"/>
        <Enum name="1" start="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request"/>
      </BitField>
      <BitField start="17" size="1" name="EEI17">
        <Enum name="0" start="0b0" description="The error signal for corresponding channel does not generate an error interrupt"/>
        <Enum name="1" start="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request"/>
      </BitField>
      <BitField start="18" size="1" name="EEI18">
        <Enum name="0" start="0b0" description="The error signal for corresponding channel does not generate an error interrupt"/>
        <Enum name="1" start="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request"/>
      </BitField>
      <BitField start="19" size="1" name="EEI19">
        <Enum name="0" start="0b0" description="The error signal for corresponding channel does not generate an error interrupt"/>
        <Enum name="1" start="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request"/>
      </BitField>
      <BitField start="20" size="1" name="EEI20">
        <Enum name="0" start="0b0" description="The error signal for corresponding channel does not generate an error interrupt"/>
        <Enum name="1" start="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request"/>
      </BitField>
      <BitField start="21" size="1" name="EEI21">
        <Enum name="0" start="0b0" description="The error signal for corresponding channel does not generate an error interrupt"/>
        <Enum name="1" start="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request"/>
      </BitField>
      <BitField start="22" size="1" name="EEI22">
        <Enum name="0" start="0b0" description="The error signal for corresponding channel does not generate an error interrupt"/>
        <Enum name="1" start="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request"/>
      </BitField>
      <BitField start="23" size="1" name="EEI23">
        <Enum name="0" start="0b0" description="The error signal for corresponding channel does not generate an error interrupt"/>
        <Enum name="1" start="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request"/>
      </BitField>
      <BitField start="24" size="1" name="EEI24">
        <Enum name="0" start="0b0" description="The error signal for corresponding channel does not generate an error interrupt"/>
        <Enum name="1" start="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request"/>
      </BitField>
      <BitField start="25" size="1" name="EEI25">
        <Enum name="0" start="0b0" description="The error signal for corresponding channel does not generate an error interrupt"/>
        <Enum name="1" start="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request"/>
      </BitField>
      <BitField start="26" size="1" name="EEI26">
        <Enum name="0" start="0b0" description="The error signal for corresponding channel does not generate an error interrupt"/>
        <Enum name="1" start="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request"/>
      </BitField>
      <BitField start="27" size="1" name="EEI27">
        <Enum name="0" start="0b0" description="The error signal for corresponding channel does not generate an error interrupt"/>
        <Enum name="1" start="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request"/>
      </BitField>
      <BitField start="28" size="1" name="EEI28">
        <Enum name="0" start="0b0" description="The error signal for corresponding channel does not generate an error interrupt"/>
        <Enum name="1" start="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request"/>
      </BitField>
      <BitField start="29" size="1" name="EEI29">
        <Enum name="0" start="0b0" description="The error signal for corresponding channel does not generate an error interrupt"/>
        <Enum name="1" start="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request"/>
      </BitField>
      <BitField start="30" size="1" name="EEI30">
        <Enum name="0" start="0b0" description="The error signal for corresponding channel does not generate an error interrupt"/>
        <Enum name="1" start="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request"/>
      </BitField>
      <BitField start="31" size="1" name="EEI31">
        <Enum name="0" start="0b0" description="The error signal for corresponding channel does not generate an error interrupt"/>
        <Enum name="1" start="0b1" description="The assertion of the error signal for corresponding channel generates an error interrupt request"/>
      </BitField>
    </Register>
    <Register start="+0x18" size="1" name="DMA_CEEI" access="WriteOnly" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="5" name="CEEI"/>
      <BitField start="6" size="1" name="CAEE">
        <Enum name="0" start="0b0" description="Clear only the EEI bit specified in the CEEI field"/>
        <Enum name="1" start="0b1" description="Clear all bits in EEI"/>
      </BitField>
      <BitField start="7" size="1" name="NOP">
        <Enum name="0" start="0b0" description="Normal operation"/>
        <Enum name="1" start="0b1" description="No operation, ignore the other bits in this register"/>
      </BitField>
    </Register>
    <Register start="+0x19" size="1" name="DMA_SEEI" access="WriteOnly" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="5" name="SEEI"/>
      <BitField start="6" size="1" name="SAEE">
        <Enum name="0" start="0b0" description="Set only the EEI bit specified in the SEEI field."/>
        <Enum name="1" start="0b1" description="Sets all bits in EEI"/>
      </BitField>
      <BitField start="7" size="1" name="NOP">
        <Enum name="0" start="0b0" description="Normal operation"/>
        <Enum name="1" start="0b1" description="No operation, ignore the other bits in this register"/>
      </BitField>
    </Register>
    <Register start="+0x1A" size="1" name="DMA_CERQ" access="WriteOnly" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="5" name="CERQ"/>
      <BitField start="6" size="1" name="CAER">
        <Enum name="0" start="0b0" description="Clear only the ERQ bit specified in the CERQ field"/>
        <Enum name="1" start="0b1" description="Clear all bits in ERQ"/>
      </BitField>
      <BitField start="7" size="1" name="NOP">
        <Enum name="0" start="0b0" description="Normal operation"/>
        <Enum name="1" start="0b1" description="No operation, ignore the other bits in this register"/>
      </BitField>
    </Register>
    <Register start="+0x1B" size="1" name="DMA_SERQ" access="WriteOnly" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="5" name="SERQ"/>
      <BitField start="6" size="1" name="SAER">
        <Enum name="0" start="0b0" description="Set only the ERQ bit specified in the SERQ field"/>
        <Enum name="1" start="0b1" description="Set all bits in ERQ"/>
      </BitField>
      <BitField start="7" size="1" name="NOP">
        <Enum name="0" start="0b0" description="Normal operation"/>
        <Enum name="1" start="0b1" description="No operation, ignore the other bits in this register"/>
      </BitField>
    </Register>
    <Register start="+0x1C" size="1" name="DMA_CDNE" access="WriteOnly" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="5" name="CDNE"/>
      <BitField start="6" size="1" name="CADN">
        <Enum name="0" start="0b0" description="Clears only the TCDn_CSR[DONE] bit specified in the CDNE field"/>
        <Enum name="1" start="0b1" description="Clears all bits in TCDn_CSR[DONE]"/>
      </BitField>
      <BitField start="7" size="1" name="NOP">
        <Enum name="0" start="0b0" description="Normal operation"/>
        <Enum name="1" start="0b1" description="No operation, ignore the other bits in this register"/>
      </BitField>
    </Register>
    <Register start="+0x1D" size="1" name="DMA_SSRT" access="WriteOnly" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="5" name="SSRT"/>
      <BitField start="6" size="1" name="SAST">
        <Enum name="0" start="0b0" description="Set only the TCDn_CSR[START] bit specified in the SSRT field"/>
        <Enum name="1" start="0b1" description="Set all bits in TCDn_CSR[START]"/>
      </BitField>
      <BitField start="7" size="1" name="NOP">
        <Enum name="0" start="0b0" description="Normal operation"/>
        <Enum name="1" start="0b1" description="No operation, ignore the other bits in this register"/>
      </BitField>
    </Register>
    <Register start="+0x1E" size="1" name="DMA_CERR" access="WriteOnly" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="5" name="CERR"/>
      <BitField start="6" size="1" name="CAEI">
        <Enum name="0" start="0b0" description="Clear only the ERR bit specified in the CERR field"/>
        <Enum name="1" start="0b1" description="Clear all bits in ERR"/>
      </BitField>
      <BitField start="7" size="1" name="NOP">
        <Enum name="0" start="0b0" description="Normal operation"/>
        <Enum name="1" start="0b1" description="No operation, ignore the other bits in this register"/>
      </BitField>
    </Register>
    <Register start="+0x1F" size="1" name="DMA_CINT" access="WriteOnly" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="5" name="CINT"/>
      <BitField start="6" size="1" name="CAIR">
        <Enum name="0" start="0b0" description="Clear only the INT bit specified in the CINT field"/>
        <Enum name="1" start="0b1" description="Clear all bits in INT"/>
      </BitField>
      <BitField start="7" size="1" name="NOP">
        <Enum name="0" start="0b0" description="Normal operation"/>
        <Enum name="1" start="0b1" description="No operation, ignore the other bits in this register"/>
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="DMA_INT" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="INT0">
        <Enum name="0" start="0b0" description="The interrupt request for corresponding channel is cleared"/>
        <Enum name="1" start="0b1" description="The interrupt request for corresponding channel is active"/>
      </BitField>
      <BitField start="1" size="1" name="INT1">
        <Enum name="0" start="0b0" description="The interrupt request for corresponding channel is cleared"/>
        <Enum name="1" start="0b1" description="The interrupt request for corresponding channel is active"/>
      </BitField>
      <BitField start="2" size="1" name="INT2">
        <Enum name="0" start="0b0" description="The interrupt request for corresponding channel is cleared"/>
        <Enum name="1" start="0b1" description="The interrupt request for corresponding channel is active"/>
      </BitField>
      <BitField start="3" size="1" name="INT3">
        <Enum name="0" start="0b0" description="The interrupt request for corresponding channel is cleared"/>
        <Enum name="1" start="0b1" description="The interrupt request for corresponding channel is active"/>
      </BitField>
      <BitField start="4" size="1" name="INT4">
        <Enum name="0" start="0b0" description="The interrupt request for corresponding channel is cleared"/>
        <Enum name="1" start="0b1" description="The interrupt request for corresponding channel is active"/>
      </BitField>
      <BitField start="5" size="1" name="INT5">
        <Enum name="0" start="0b0" description="The interrupt request for corresponding channel is cleared"/>
        <Enum name="1" start="0b1" description="The interrupt request for corresponding channel is active"/>
      </BitField>
      <BitField start="6" size="1" name="INT6">
        <Enum name="0" start="0b0" description="The interrupt request for corresponding channel is cleared"/>
        <Enum name="1" start="0b1" description="The interrupt request for corresponding channel is active"/>
      </BitField>
      <BitField start="7" size="1" name="INT7">
        <Enum name="0" start="0b0" description="The interrupt request for corresponding channel is cleared"/>
        <Enum name="1" start="0b1" description="The interrupt request for corresponding channel is active"/>
      </BitField>
      <BitField start="8" size="1" name="INT8">
        <Enum name="0" start="0b0" description="The interrupt request for corresponding channel is cleared"/>
        <Enum name="1" start="0b1" description="The interrupt request for corresponding channel is active"/>
      </BitField>
      <BitField start="9" size="1" name="INT9">
        <Enum name="0" start="0b0" description="The interrupt request for corresponding channel is cleared"/>
        <Enum name="1" start="0b1" description="The interrupt request for corresponding channel is active"/>
      </BitField>
      <BitField start="10" size="1" name="INT10">
        <Enum name="0" start="0b0" description="The interrupt request for corresponding channel is cleared"/>
        <Enum name="1" start="0b1" description="The interrupt request for corresponding channel is active"/>
      </BitField>
      <BitField start="11" size="1" name="INT11">
        <Enum name="0" start="0b0" description="The interrupt request for corresponding channel is cleared"/>
        <Enum name="1" start="0b1" description="The interrupt request for corresponding channel is active"/>
      </BitField>
      <BitField start="12" size="1" name="INT12">
        <Enum name="0" start="0b0" description="The interrupt request for corresponding channel is cleared"/>
        <Enum name="1" start="0b1" description="The interrupt request for corresponding channel is active"/>
      </BitField>
      <BitField start="13" size="1" name="INT13">
        <Enum name="0" start="0b0" description="The interrupt request for corresponding channel is cleared"/>
        <Enum name="1" start="0b1" description="The interrupt request for corresponding channel is active"/>
      </BitField>
      <BitField start="14" size="1" name="INT14">
        <Enum name="0" start="0b0" description="The interrupt request for corresponding channel is cleared"/>
        <Enum name="1" start="0b1" description="The interrupt request for corresponding channel is active"/>
      </BitField>
      <BitField start="15" size="1" name="INT15">
        <Enum name="0" start="0b0" description="The interrupt request for corresponding channel is cleared"/>
        <Enum name="1" start="0b1" description="The interrupt request for corresponding channel is active"/>
      </BitField>
      <BitField start="16" size="1" name="INT16">
        <Enum name="0" start="0b0" description="The interrupt request for corresponding channel is cleared"/>
        <Enum name="1" start="0b1" description="The interrupt request for corresponding channel is active"/>
      </BitField>
      <BitField start="17" size="1" name="INT17">
        <Enum name="0" start="0b0" description="The interrupt request for corresponding channel is cleared"/>
        <Enum name="1" start="0b1" description="The interrupt request for corresponding channel is active"/>
      </BitField>
      <BitField start="18" size="1" name="INT18">
        <Enum name="0" start="0b0" description="The interrupt request for corresponding channel is cleared"/>
        <Enum name="1" start="0b1" description="The interrupt request for corresponding channel is active"/>
      </BitField>
      <BitField start="19" size="1" name="INT19">
        <Enum name="0" start="0b0" description="The interrupt request for corresponding channel is cleared"/>
        <Enum name="1" start="0b1" description="The interrupt request for corresponding channel is active"/>
      </BitField>
      <BitField start="20" size="1" name="INT20">
        <Enum name="0" start="0b0" description="The interrupt request for corresponding channel is cleared"/>
        <Enum name="1" start="0b1" description="The interrupt request for corresponding channel is active"/>
      </BitField>
      <BitField start="21" size="1" name="INT21">
        <Enum name="0" start="0b0" description="The interrupt request for corresponding channel is cleared"/>
        <Enum name="1" start="0b1" description="The interrupt request for corresponding channel is active"/>
      </BitField>
      <BitField start="22" size="1" name="INT22">
        <Enum name="0" start="0b0" description="The interrupt request for corresponding channel is cleared"/>
        <Enum name="1" start="0b1" description="The interrupt request for corresponding channel is active"/>
      </BitField>
      <BitField start="23" size="1" name="INT23">
        <Enum name="0" start="0b0" description="The interrupt request for corresponding channel is cleared"/>
        <Enum name="1" start="0b1" description="The interrupt request for corresponding channel is active"/>
      </BitField>
      <BitField start="24" size="1" name="INT24">
        <Enum name="0" start="0b0" description="The interrupt request for corresponding channel is cleared"/>
        <Enum name="1" start="0b1" description="The interrupt request for corresponding channel is active"/>
      </BitField>
      <BitField start="25" size="1" name="INT25">
        <Enum name="0" start="0b0" description="The interrupt request for corresponding channel is cleared"/>
        <Enum name="1" start="0b1" description="The interrupt request for corresponding channel is active"/>
      </BitField>
      <BitField start="26" size="1" name="INT26">
        <Enum name="0" start="0b0" description="The interrupt request for corresponding channel is cleared"/>
        <Enum name="1" start="0b1" description="The interrupt request for corresponding channel is active"/>
      </BitField>
      <BitField start="27" size="1" name="INT27">
        <Enum name="0" start="0b0" description="The interrupt request for corresponding channel is cleared"/>
        <Enum name="1" start="0b1" description="The interrupt request for corresponding channel is active"/>
      </BitField>
      <BitField start="28" size="1" name="INT28">
        <Enum name="0" start="0b0" description="The interrupt request for corresponding channel is cleared"/>
        <Enum name="1" start="0b1" description="The interrupt request for corresponding channel is active"/>
      </BitField>
      <BitField start="29" size="1" name="INT29">
        <Enum name="0" start="0b0" description="The interrupt request for corresponding channel is cleared"/>
        <Enum name="1" start="0b1" description="The interrupt request for corresponding channel is active"/>
      </BitField>
      <BitField start="30" size="1" name="INT30">
        <Enum name="0" start="0b0" description="The interrupt request for corresponding channel is cleared"/>
        <Enum name="1" start="0b1" description="The interrupt request for corresponding channel is active"/>
      </BitField>
      <BitField start="31" size="1" name="INT31">
        <Enum name="0" start="0b0" description="The interrupt request for corresponding channel is cleared"/>
        <Enum name="1" start="0b1" description="The interrupt request for corresponding channel is active"/>
      </BitField>
    </Register>
    <Register start="+0x2C" size="4" name="DMA_ERR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ERR0">
        <Enum name="0" start="0b0" description="An error in the corresponding channel has not occurred"/>
        <Enum name="1" start="0b1" description="An error in the corresponding channel has occurred"/>
      </BitField>
      <BitField start="1" size="1" name="ERR1">
        <Enum name="0" start="0b0" description="An error in the corresponding channel has not occurred"/>
        <Enum name="1" start="0b1" description="An error in the corresponding channel has occurred"/>
      </BitField>
      <BitField start="2" size="1" name="ERR2">
        <Enum name="0" start="0b0" description="An error in the corresponding channel has not occurred"/>
        <Enum name="1" start="0b1" description="An error in the corresponding channel has occurred"/>
      </BitField>
      <BitField start="3" size="1" name="ERR3">
        <Enum name="0" start="0b0" description="An error in the corresponding channel has not occurred"/>
        <Enum name="1" start="0b1" description="An error in the corresponding channel has occurred"/>
      </BitField>
      <BitField start="4" size="1" name="ERR4">
        <Enum name="0" start="0b0" description="An error in the corresponding channel has not occurred"/>
        <Enum name="1" start="0b1" description="An error in the corresponding channel has occurred"/>
      </BitField>
      <BitField start="5" size="1" name="ERR5">
        <Enum name="0" start="0b0" description="An error in the corresponding channel has not occurred"/>
        <Enum name="1" start="0b1" description="An error in the corresponding channel has occurred"/>
      </BitField>
      <BitField start="6" size="1" name="ERR6">
        <Enum name="0" start="0b0" description="An error in the corresponding channel has not occurred"/>
        <Enum name="1" start="0b1" description="An error in the corresponding channel has occurred"/>
      </BitField>
      <BitField start="7" size="1" name="ERR7">
        <Enum name="0" start="0b0" description="An error in the corresponding channel has not occurred"/>
        <Enum name="1" start="0b1" description="An error in the corresponding channel has occurred"/>
      </BitField>
      <BitField start="8" size="1" name="ERR8">
        <Enum name="0" start="0b0" description="An error in the corresponding channel has not occurred"/>
        <Enum name="1" start="0b1" description="An error in the corresponding channel has occurred"/>
      </BitField>
      <BitField start="9" size="1" name="ERR9">
        <Enum name="0" start="0b0" description="An error in the corresponding channel has not occurred"/>
        <Enum name="1" start="0b1" description="An error in the corresponding channel has occurred"/>
      </BitField>
      <BitField start="10" size="1" name="ERR10">
        <Enum name="0" start="0b0" description="An error in the corresponding channel has not occurred"/>
        <Enum name="1" start="0b1" description="An error in the corresponding channel has occurred"/>
      </BitField>
      <BitField start="11" size="1" name="ERR11">
        <Enum name="0" start="0b0" description="An error in the corresponding channel has not occurred"/>
        <Enum name="1" start="0b1" description="An error in the corresponding channel has occurred"/>
      </BitField>
      <BitField start="12" size="1" name="ERR12">
        <Enum name="0" start="0b0" description="An error in the corresponding channel has not occurred"/>
        <Enum name="1" start="0b1" description="An error in the corresponding channel has occurred"/>
      </BitField>
      <BitField start="13" size="1" name="ERR13">
        <Enum name="0" start="0b0" description="An error in the corresponding channel has not occurred"/>
        <Enum name="1" start="0b1" description="An error in the corresponding channel has occurred"/>
      </BitField>
      <BitField start="14" size="1" name="ERR14">
        <Enum name="0" start="0b0" description="An error in the corresponding channel has not occurred"/>
        <Enum name="1" start="0b1" description="An error in the corresponding channel has occurred"/>
      </BitField>
      <BitField start="15" size="1" name="ERR15">
        <Enum name="0" start="0b0" description="An error in the corresponding channel has not occurred"/>
        <Enum name="1" start="0b1" description="An error in the corresponding channel has occurred"/>
      </BitField>
      <BitField start="16" size="1" name="ERR16">
        <Enum name="0" start="0b0" description="An error in the corresponding channel has not occurred"/>
        <Enum name="1" start="0b1" description="An error in the corresponding channel has occurred"/>
      </BitField>
      <BitField start="17" size="1" name="ERR17">
        <Enum name="0" start="0b0" description="An error in the corresponding channel has not occurred"/>
        <Enum name="1" start="0b1" description="An error in the corresponding channel has occurred"/>
      </BitField>
      <BitField start="18" size="1" name="ERR18">
        <Enum name="0" start="0b0" description="An error in the corresponding channel has not occurred"/>
        <Enum name="1" start="0b1" description="An error in the corresponding channel has occurred"/>
      </BitField>
      <BitField start="19" size="1" name="ERR19">
        <Enum name="0" start="0b0" description="An error in the corresponding channel has not occurred"/>
        <Enum name="1" start="0b1" description="An error in the corresponding channel has occurred"/>
      </BitField>
      <BitField start="20" size="1" name="ERR20">
        <Enum name="0" start="0b0" description="An error in the corresponding channel has not occurred"/>
        <Enum name="1" start="0b1" description="An error in the corresponding channel has occurred"/>
      </BitField>
      <BitField start="21" size="1" name="ERR21">
        <Enum name="0" start="0b0" description="An error in the corresponding channel has not occurred"/>
        <Enum name="1" start="0b1" description="An error in the corresponding channel has occurred"/>
      </BitField>
      <BitField start="22" size="1" name="ERR22">
        <Enum name="0" start="0b0" description="An error in the corresponding channel has not occurred"/>
        <Enum name="1" start="0b1" description="An error in the corresponding channel has occurred"/>
      </BitField>
      <BitField start="23" size="1" name="ERR23">
        <Enum name="0" start="0b0" description="An error in the corresponding channel has not occurred"/>
        <Enum name="1" start="0b1" description="An error in the corresponding channel has occurred"/>
      </BitField>
      <BitField start="24" size="1" name="ERR24">
        <Enum name="0" start="0b0" description="An error in the corresponding channel has not occurred"/>
        <Enum name="1" start="0b1" description="An error in the corresponding channel has occurred"/>
      </BitField>
      <BitField start="25" size="1" name="ERR25">
        <Enum name="0" start="0b0" description="An error in the corresponding channel has not occurred"/>
        <Enum name="1" start="0b1" description="An error in the corresponding channel has occurred"/>
      </BitField>
      <BitField start="26" size="1" name="ERR26">
        <Enum name="0" start="0b0" description="An error in the corresponding channel has not occurred"/>
        <Enum name="1" start="0b1" description="An error in the corresponding channel has occurred"/>
      </BitField>
      <BitField start="27" size="1" name="ERR27">
        <Enum name="0" start="0b0" description="An error in the corresponding channel has not occurred"/>
        <Enum name="1" start="0b1" description="An error in the corresponding channel has occurred"/>
      </BitField>
      <BitField start="28" size="1" name="ERR28">
        <Enum name="0" start="0b0" description="An error in the corresponding channel has not occurred"/>
        <Enum name="1" start="0b1" description="An error in the corresponding channel has occurred"/>
      </BitField>
      <BitField start="29" size="1" name="ERR29">
        <Enum name="0" start="0b0" description="An error in the corresponding channel has not occurred"/>
        <Enum name="1" start="0b1" description="An error in the corresponding channel has occurred"/>
      </BitField>
      <BitField start="30" size="1" name="ERR30">
        <Enum name="0" start="0b0" description="An error in the corresponding channel has not occurred"/>
        <Enum name="1" start="0b1" description="An error in the corresponding channel has occurred"/>
      </BitField>
      <BitField start="31" size="1" name="ERR31">
        <Enum name="0" start="0b0" description="An error in the corresponding channel has not occurred"/>
        <Enum name="1" start="0b1" description="An error in the corresponding channel has occurred"/>
      </BitField>
    </Register>
    <Register start="+0x34" size="4" name="DMA_HRS" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HRS0">
        <Enum name="0" start="0b0" description="A hardware service request for the corresponding channel is not present"/>
        <Enum name="1" start="0b1" description="A hardware service request for the corresponding channel is present"/>
      </BitField>
      <BitField start="1" size="1" name="HRS1">
        <Enum name="0" start="0b0" description="A hardware service request for the corresponding channel is not present"/>
        <Enum name="1" start="0b1" description="A hardware service request for the corresponding channel is present"/>
      </BitField>
      <BitField start="2" size="1" name="HRS2">
        <Enum name="0" start="0b0" description="A hardware service request for the corresponding channel is not present"/>
        <Enum name="1" start="0b1" description="A hardware service request for the corresponding channel is present"/>
      </BitField>
      <BitField start="3" size="1" name="HRS3">
        <Enum name="0" start="0b0" description="A hardware service request for the corresponding channel is not present"/>
        <Enum name="1" start="0b1" description="A hardware service request for the corresponding channel is present"/>
      </BitField>
      <BitField start="4" size="1" name="HRS4">
        <Enum name="0" start="0b0" description="A hardware service request for the corresponding channel is not present"/>
        <Enum name="1" start="0b1" description="A hardware service request for the corresponding channel is present"/>
      </BitField>
      <BitField start="5" size="1" name="HRS5">
        <Enum name="0" start="0b0" description="A hardware service request for the corresponding channel is not present"/>
        <Enum name="1" start="0b1" description="A hardware service request for the corresponding channel is present"/>
      </BitField>
      <BitField start="6" size="1" name="HRS6">
        <Enum name="0" start="0b0" description="A hardware service request for the corresponding channel is not present"/>
        <Enum name="1" start="0b1" description="A hardware service request for the corresponding channel is present"/>
      </BitField>
      <BitField start="7" size="1" name="HRS7">
        <Enum name="0" start="0b0" description="A hardware service request for the corresponding channel is not present"/>
        <Enum name="1" start="0b1" description="A hardware service request for the corresponding channel is present"/>
      </BitField>
      <BitField start="8" size="1" name="HRS8">
        <Enum name="0" start="0b0" description="A hardware service request for the corresponding channel is not present"/>
        <Enum name="1" start="0b1" description="A hardware service request for the corresponding channel is present"/>
      </BitField>
      <BitField start="9" size="1" name="HRS9">
        <Enum name="0" start="0b0" description="A hardware service request for the corresponding channel is not present"/>
        <Enum name="1" start="0b1" description="A hardware service request for the corresponding channel is present"/>
      </BitField>
      <BitField start="10" size="1" name="HRS10">
        <Enum name="0" start="0b0" description="A hardware service request for the corresponding channel is not present"/>
        <Enum name="1" start="0b1" description="A hardware service request for the corresponding channel is present"/>
      </BitField>
      <BitField start="11" size="1" name="HRS11">
        <Enum name="0" start="0b0" description="A hardware service request for the corresponding channel is not present"/>
        <Enum name="1" start="0b1" description="A hardware service request for the corresponding channel is present"/>
      </BitField>
      <BitField start="12" size="1" name="HRS12">
        <Enum name="0" start="0b0" description="A hardware service request for the corresponding channel is not present"/>
        <Enum name="1" start="0b1" description="A hardware service request for the corresponding channel is present"/>
      </BitField>
      <BitField start="13" size="1" name="HRS13">
        <Enum name="0" start="0b0" description="A hardware service request for the corresponding channel is not present"/>
        <Enum name="1" start="0b1" description="A hardware service request for the corresponding channel is present"/>
      </BitField>
      <BitField start="14" size="1" name="HRS14">
        <Enum name="0" start="0b0" description="A hardware service request for the corresponding channel is not present"/>
        <Enum name="1" start="0b1" description="A hardware service request for the corresponding channel is present"/>
      </BitField>
      <BitField start="15" size="1" name="HRS15">
        <Enum name="0" start="0b0" description="A hardware service request for the corresponding channel is not present"/>
        <Enum name="1" start="0b1" description="A hardware service request for the corresponding channel is present"/>
      </BitField>
      <BitField start="16" size="1" name="HRS16">
        <Enum name="0" start="0b0" description="A hardware service request for the corresponding channel is not present"/>
        <Enum name="1" start="0b1" description="A hardware service request for the corresponding channel is present"/>
      </BitField>
      <BitField start="17" size="1" name="HRS17">
        <Enum name="0" start="0b0" description="A hardware service request for the corresponding channel is not present"/>
        <Enum name="1" start="0b1" description="A hardware service request for the corresponding channel is present"/>
      </BitField>
      <BitField start="18" size="1" name="HRS18">
        <Enum name="0" start="0b0" description="A hardware service request for the corresponding channel is not present"/>
        <Enum name="1" start="0b1" description="A hardware service request for the corresponding channel is present"/>
      </BitField>
      <BitField start="19" size="1" name="HRS19">
        <Enum name="0" start="0b0" description="A hardware service request for the corresponding channel is not present"/>
        <Enum name="1" start="0b1" description="A hardware service request for the corresponding channel is present"/>
      </BitField>
      <BitField start="20" size="1" name="HRS20">
        <Enum name="0" start="0b0" description="A hardware service request for the corresponding channel is not present"/>
        <Enum name="1" start="0b1" description="A hardware service request for the corresponding channel is present"/>
      </BitField>
      <BitField start="21" size="1" name="HRS21">
        <Enum name="0" start="0b0" description="A hardware service request for the corresponding channel is not present"/>
        <Enum name="1" start="0b1" description="A hardware service request for the corresponding channel is present"/>
      </BitField>
      <BitField start="22" size="1" name="HRS22">
        <Enum name="0" start="0b0" description="A hardware service request for the corresponding channel is not present"/>
        <Enum name="1" start="0b1" description="A hardware service request for the corresponding channel is present"/>
      </BitField>
      <BitField start="23" size="1" name="HRS23">
        <Enum name="0" start="0b0" description="A hardware service request for the corresponding channel is not present"/>
        <Enum name="1" start="0b1" description="A hardware service request for the corresponding channel is present"/>
      </BitField>
      <BitField start="24" size="1" name="HRS24">
        <Enum name="0" start="0b0" description="A hardware service request for the corresponding channel is not present"/>
        <Enum name="1" start="0b1" description="A hardware service request for the corresponding channel is present"/>
      </BitField>
      <BitField start="25" size="1" name="HRS25">
        <Enum name="0" start="0b0" description="A hardware service request for the corresponding channel is not present"/>
        <Enum name="1" start="0b1" description="A hardware service request for the corresponding channel is present"/>
      </BitField>
      <BitField start="26" size="1" name="HRS26">
        <Enum name="0" start="0b0" description="A hardware service request for the corresponding channel is not present"/>
        <Enum name="1" start="0b1" description="A hardware service request for the corresponding channel is present"/>
      </BitField>
      <BitField start="27" size="1" name="HRS27">
        <Enum name="0" start="0b0" description="A hardware service request for the corresponding channel is not present"/>
        <Enum name="1" start="0b1" description="A hardware service request for the corresponding channel is present"/>
      </BitField>
      <BitField start="28" size="1" name="HRS28">
        <Enum name="0" start="0b0" description="A hardware service request for the corresponding channel is not present"/>
        <Enum name="1" start="0b1" description="A hardware service request for the corresponding channel is present"/>
      </BitField>
      <BitField start="29" size="1" name="HRS29">
        <Enum name="0" start="0b0" description="A hardware service request for the corresponding channel is not present"/>
        <Enum name="1" start="0b1" description="A hardware service request for the corresponding channel is present"/>
      </BitField>
      <BitField start="30" size="1" name="HRS30">
        <Enum name="0" start="0b0" description="A hardware service request for the corresponding channel is not present"/>
        <Enum name="1" start="0b1" description="A hardware service request for the corresponding channel is present"/>
      </BitField>
      <BitField start="31" size="1" name="HRS31">
        <Enum name="0" start="0b0" description="A hardware service request for the corresponding channel is not present"/>
        <Enum name="1" start="0b1" description="A hardware service request for the corresponding channel is present"/>
      </BitField>
    </Register>
    <Register start="+0x100+0" size="1" name="DMA_DCHPRI3" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="4" name="CHPRI"/>
      <BitField start="4" size="2" name="GRPPRI"/>
      <BitField start="6" size="1" name="DPA">
        <Enum name="0" start="0b0" description="Channel n can suspend a lower priority channel"/>
        <Enum name="1" start="0b1" description="Channel n cannot suspend any channel, regardless of channel priority"/>
      </BitField>
      <BitField start="7" size="1" name="ECP">
        <Enum name="0" start="0b0" description="Channel n cannot be suspended by a higher priority channel's service request"/>
        <Enum name="1" start="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel"/>
      </BitField>
    </Register>
    <Register start="+0x100+1" size="1" name="DMA_DCHPRI2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="4" name="CHPRI"/>
      <BitField start="4" size="2" name="GRPPRI"/>
      <BitField start="6" size="1" name="DPA">
        <Enum name="0" start="0b0" description="Channel n can suspend a lower priority channel"/>
        <Enum name="1" start="0b1" description="Channel n cannot suspend any channel, regardless of channel priority"/>
      </BitField>
      <BitField start="7" size="1" name="ECP">
        <Enum name="0" start="0b0" description="Channel n cannot be suspended by a higher priority channel's service request"/>
        <Enum name="1" start="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel"/>
      </BitField>
    </Register>
    <Register start="+0x100+2" size="1" name="DMA_DCHPRI1" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="4" name="CHPRI"/>
      <BitField start="4" size="2" name="GRPPRI"/>
      <BitField start="6" size="1" name="DPA">
        <Enum name="0" start="0b0" description="Channel n can suspend a lower priority channel"/>
        <Enum name="1" start="0b1" description="Channel n cannot suspend any channel, regardless of channel priority"/>
      </BitField>
      <BitField start="7" size="1" name="ECP">
        <Enum name="0" start="0b0" description="Channel n cannot be suspended by a higher priority channel's service request"/>
        <Enum name="1" start="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel"/>
      </BitField>
    </Register>
    <Register start="+0x100+3" size="1" name="DMA_DCHPRI0" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="4" name="CHPRI"/>
      <BitField start="4" size="2" name="GRPPRI"/>
      <BitField start="6" size="1" name="DPA">
        <Enum name="0" start="0b0" description="Channel n can suspend a lower priority channel"/>
        <Enum name="1" start="0b1" description="Channel n cannot suspend any channel, regardless of channel priority"/>
      </BitField>
      <BitField start="7" size="1" name="ECP">
        <Enum name="0" start="0b0" description="Channel n cannot be suspended by a higher priority channel's service request"/>
        <Enum name="1" start="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel"/>
      </BitField>
    </Register>
    <Register start="+0x100+4" size="1" name="DMA_DCHPRI7" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="4" name="CHPRI"/>
      <BitField start="4" size="2" name="GRPPRI"/>
      <BitField start="6" size="1" name="DPA">
        <Enum name="0" start="0b0" description="Channel n can suspend a lower priority channel"/>
        <Enum name="1" start="0b1" description="Channel n cannot suspend any channel, regardless of channel priority"/>
      </BitField>
      <BitField start="7" size="1" name="ECP">
        <Enum name="0" start="0b0" description="Channel n cannot be suspended by a higher priority channel's service request"/>
        <Enum name="1" start="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel"/>
      </BitField>
    </Register>
    <Register start="+0x100+5" size="1" name="DMA_DCHPRI6" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="4" name="CHPRI"/>
      <BitField start="4" size="2" name="GRPPRI"/>
      <BitField start="6" size="1" name="DPA">
        <Enum name="0" start="0b0" description="Channel n can suspend a lower priority channel"/>
        <Enum name="1" start="0b1" description="Channel n cannot suspend any channel, regardless of channel priority"/>
      </BitField>
      <BitField start="7" size="1" name="ECP">
        <Enum name="0" start="0b0" description="Channel n cannot be suspended by a higher priority channel's service request"/>
        <Enum name="1" start="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel"/>
      </BitField>
    </Register>
    <Register start="+0x100+6" size="1" name="DMA_DCHPRI5" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="4" name="CHPRI"/>
      <BitField start="4" size="2" name="GRPPRI"/>
      <BitField start="6" size="1" name="DPA">
        <Enum name="0" start="0b0" description="Channel n can suspend a lower priority channel"/>
        <Enum name="1" start="0b1" description="Channel n cannot suspend any channel, regardless of channel priority"/>
      </BitField>
      <BitField start="7" size="1" name="ECP">
        <Enum name="0" start="0b0" description="Channel n cannot be suspended by a higher priority channel's service request"/>
        <Enum name="1" start="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel"/>
      </BitField>
    </Register>
    <Register start="+0x100+7" size="1" name="DMA_DCHPRI4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="4" name="CHPRI"/>
      <BitField start="4" size="2" name="GRPPRI"/>
      <BitField start="6" size="1" name="DPA">
        <Enum name="0" start="0b0" description="Channel n can suspend a lower priority channel"/>
        <Enum name="1" start="0b1" description="Channel n cannot suspend any channel, regardless of channel priority"/>
      </BitField>
      <BitField start="7" size="1" name="ECP">
        <Enum name="0" start="0b0" description="Channel n cannot be suspended by a higher priority channel's service request"/>
        <Enum name="1" start="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel"/>
      </BitField>
    </Register>
    <Register start="+0x100+8" size="1" name="DMA_DCHPRI11" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="4" name="CHPRI"/>
      <BitField start="4" size="2" name="GRPPRI"/>
      <BitField start="6" size="1" name="DPA">
        <Enum name="0" start="0b0" description="Channel n can suspend a lower priority channel"/>
        <Enum name="1" start="0b1" description="Channel n cannot suspend any channel, regardless of channel priority"/>
      </BitField>
      <BitField start="7" size="1" name="ECP">
        <Enum name="0" start="0b0" description="Channel n cannot be suspended by a higher priority channel's service request"/>
        <Enum name="1" start="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel"/>
      </BitField>
    </Register>
    <Register start="+0x100+9" size="1" name="DMA_DCHPRI10" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="4" name="CHPRI"/>
      <BitField start="4" size="2" name="GRPPRI"/>
      <BitField start="6" size="1" name="DPA">
        <Enum name="0" start="0b0" description="Channel n can suspend a lower priority channel"/>
        <Enum name="1" start="0b1" description="Channel n cannot suspend any channel, regardless of channel priority"/>
      </BitField>
      <BitField start="7" size="1" name="ECP">
        <Enum name="0" start="0b0" description="Channel n cannot be suspended by a higher priority channel's service request"/>
        <Enum name="1" start="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel"/>
      </BitField>
    </Register>
    <Register start="+0x100+10" size="1" name="DMA_DCHPRI9" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="4" name="CHPRI"/>
      <BitField start="4" size="2" name="GRPPRI"/>
      <BitField start="6" size="1" name="DPA">
        <Enum name="0" start="0b0" description="Channel n can suspend a lower priority channel"/>
        <Enum name="1" start="0b1" description="Channel n cannot suspend any channel, regardless of channel priority"/>
      </BitField>
      <BitField start="7" size="1" name="ECP">
        <Enum name="0" start="0b0" description="Channel n cannot be suspended by a higher priority channel's service request"/>
        <Enum name="1" start="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel"/>
      </BitField>
    </Register>
    <Register start="+0x100+11" size="1" name="DMA_DCHPRI8" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="4" name="CHPRI"/>
      <BitField start="4" size="2" name="GRPPRI"/>
      <BitField start="6" size="1" name="DPA">
        <Enum name="0" start="0b0" description="Channel n can suspend a lower priority channel"/>
        <Enum name="1" start="0b1" description="Channel n cannot suspend any channel, regardless of channel priority"/>
      </BitField>
      <BitField start="7" size="1" name="ECP">
        <Enum name="0" start="0b0" description="Channel n cannot be suspended by a higher priority channel's service request"/>
        <Enum name="1" start="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel"/>
      </BitField>
    </Register>
    <Register start="+0x100+12" size="1" name="DMA_DCHPRI15" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="4" name="CHPRI"/>
      <BitField start="4" size="2" name="GRPPRI"/>
      <BitField start="6" size="1" name="DPA">
        <Enum name="0" start="0b0" description="Channel n can suspend a lower priority channel"/>
        <Enum name="1" start="0b1" description="Channel n cannot suspend any channel, regardless of channel priority"/>
      </BitField>
      <BitField start="7" size="1" name="ECP">
        <Enum name="0" start="0b0" description="Channel n cannot be suspended by a higher priority channel's service request"/>
        <Enum name="1" start="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel"/>
      </BitField>
    </Register>
    <Register start="+0x100+13" size="1" name="DMA_DCHPRI14" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="4" name="CHPRI"/>
      <BitField start="4" size="2" name="GRPPRI"/>
      <BitField start="6" size="1" name="DPA">
        <Enum name="0" start="0b0" description="Channel n can suspend a lower priority channel"/>
        <Enum name="1" start="0b1" description="Channel n cannot suspend any channel, regardless of channel priority"/>
      </BitField>
      <BitField start="7" size="1" name="ECP">
        <Enum name="0" start="0b0" description="Channel n cannot be suspended by a higher priority channel's service request"/>
        <Enum name="1" start="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel"/>
      </BitField>
    </Register>
    <Register start="+0x100+14" size="1" name="DMA_DCHPRI13" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="4" name="CHPRI"/>
      <BitField start="4" size="2" name="GRPPRI"/>
      <BitField start="6" size="1" name="DPA">
        <Enum name="0" start="0b0" description="Channel n can suspend a lower priority channel"/>
        <Enum name="1" start="0b1" description="Channel n cannot suspend any channel, regardless of channel priority"/>
      </BitField>
      <BitField start="7" size="1" name="ECP">
        <Enum name="0" start="0b0" description="Channel n cannot be suspended by a higher priority channel's service request"/>
        <Enum name="1" start="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel"/>
      </BitField>
    </Register>
    <Register start="+0x100+15" size="1" name="DMA_DCHPRI12" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="4" name="CHPRI"/>
      <BitField start="4" size="2" name="GRPPRI"/>
      <BitField start="6" size="1" name="DPA">
        <Enum name="0" start="0b0" description="Channel n can suspend a lower priority channel"/>
        <Enum name="1" start="0b1" description="Channel n cannot suspend any channel, regardless of channel priority"/>
      </BitField>
      <BitField start="7" size="1" name="ECP">
        <Enum name="0" start="0b0" description="Channel n cannot be suspended by a higher priority channel's service request"/>
        <Enum name="1" start="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel"/>
      </BitField>
    </Register>
    <Register start="+0x100+16" size="1" name="DMA_DCHPRI19" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="4" name="CHPRI"/>
      <BitField start="4" size="2" name="GRPPRI"/>
      <BitField start="6" size="1" name="DPA">
        <Enum name="0" start="0b0" description="Channel n can suspend a lower priority channel"/>
        <Enum name="1" start="0b1" description="Channel n cannot suspend any channel, regardless of channel priority"/>
      </BitField>
      <BitField start="7" size="1" name="ECP">
        <Enum name="0" start="0b0" description="Channel n cannot be suspended by a higher priority channel's service request"/>
        <Enum name="1" start="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel"/>
      </BitField>
    </Register>
    <Register start="+0x100+17" size="1" name="DMA_DCHPRI18" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="4" name="CHPRI"/>
      <BitField start="4" size="2" name="GRPPRI"/>
      <BitField start="6" size="1" name="DPA">
        <Enum name="0" start="0b0" description="Channel n can suspend a lower priority channel"/>
        <Enum name="1" start="0b1" description="Channel n cannot suspend any channel, regardless of channel priority"/>
      </BitField>
      <BitField start="7" size="1" name="ECP">
        <Enum name="0" start="0b0" description="Channel n cannot be suspended by a higher priority channel's service request"/>
        <Enum name="1" start="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel"/>
      </BitField>
    </Register>
    <Register start="+0x100+18" size="1" name="DMA_DCHPRI17" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="4" name="CHPRI"/>
      <BitField start="4" size="2" name="GRPPRI"/>
      <BitField start="6" size="1" name="DPA">
        <Enum name="0" start="0b0" description="Channel n can suspend a lower priority channel"/>
        <Enum name="1" start="0b1" description="Channel n cannot suspend any channel, regardless of channel priority"/>
      </BitField>
      <BitField start="7" size="1" name="ECP">
        <Enum name="0" start="0b0" description="Channel n cannot be suspended by a higher priority channel's service request"/>
        <Enum name="1" start="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel"/>
      </BitField>
    </Register>
    <Register start="+0x100+19" size="1" name="DMA_DCHPRI16" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="4" name="CHPRI"/>
      <BitField start="4" size="2" name="GRPPRI"/>
      <BitField start="6" size="1" name="DPA">
        <Enum name="0" start="0b0" description="Channel n can suspend a lower priority channel"/>
        <Enum name="1" start="0b1" description="Channel n cannot suspend any channel, regardless of channel priority"/>
      </BitField>
      <BitField start="7" size="1" name="ECP">
        <Enum name="0" start="0b0" description="Channel n cannot be suspended by a higher priority channel's service request"/>
        <Enum name="1" start="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel"/>
      </BitField>
    </Register>
    <Register start="+0x100+20" size="1" name="DMA_DCHPRI23" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="4" name="CHPRI"/>
      <BitField start="4" size="2" name="GRPPRI"/>
      <BitField start="6" size="1" name="DPA">
        <Enum name="0" start="0b0" description="Channel n can suspend a lower priority channel"/>
        <Enum name="1" start="0b1" description="Channel n cannot suspend any channel, regardless of channel priority"/>
      </BitField>
      <BitField start="7" size="1" name="ECP">
        <Enum name="0" start="0b0" description="Channel n cannot be suspended by a higher priority channel's service request"/>
        <Enum name="1" start="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel"/>
      </BitField>
    </Register>
    <Register start="+0x100+21" size="1" name="DMA_DCHPRI22" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="4" name="CHPRI"/>
      <BitField start="4" size="2" name="GRPPRI"/>
      <BitField start="6" size="1" name="DPA">
        <Enum name="0" start="0b0" description="Channel n can suspend a lower priority channel"/>
        <Enum name="1" start="0b1" description="Channel n cannot suspend any channel, regardless of channel priority"/>
      </BitField>
      <BitField start="7" size="1" name="ECP">
        <Enum name="0" start="0b0" description="Channel n cannot be suspended by a higher priority channel's service request"/>
        <Enum name="1" start="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel"/>
      </BitField>
    </Register>
    <Register start="+0x100+22" size="1" name="DMA_DCHPRI21" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="4" name="CHPRI"/>
      <BitField start="4" size="2" name="GRPPRI"/>
      <BitField start="6" size="1" name="DPA">
        <Enum name="0" start="0b0" description="Channel n can suspend a lower priority channel"/>
        <Enum name="1" start="0b1" description="Channel n cannot suspend any channel, regardless of channel priority"/>
      </BitField>
      <BitField start="7" size="1" name="ECP">
        <Enum name="0" start="0b0" description="Channel n cannot be suspended by a higher priority channel's service request"/>
        <Enum name="1" start="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel"/>
      </BitField>
    </Register>
    <Register start="+0x100+23" size="1" name="DMA_DCHPRI20" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="4" name="CHPRI"/>
      <BitField start="4" size="2" name="GRPPRI"/>
      <BitField start="6" size="1" name="DPA">
        <Enum name="0" start="0b0" description="Channel n can suspend a lower priority channel"/>
        <Enum name="1" start="0b1" description="Channel n cannot suspend any channel, regardless of channel priority"/>
      </BitField>
      <BitField start="7" size="1" name="ECP">
        <Enum name="0" start="0b0" description="Channel n cannot be suspended by a higher priority channel's service request"/>
        <Enum name="1" start="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel"/>
      </BitField>
    </Register>
    <Register start="+0x100+24" size="1" name="DMA_DCHPRI27" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="4" name="CHPRI"/>
      <BitField start="4" size="2" name="GRPPRI"/>
      <BitField start="6" size="1" name="DPA">
        <Enum name="0" start="0b0" description="Channel n can suspend a lower priority channel"/>
        <Enum name="1" start="0b1" description="Channel n cannot suspend any channel, regardless of channel priority"/>
      </BitField>
      <BitField start="7" size="1" name="ECP">
        <Enum name="0" start="0b0" description="Channel n cannot be suspended by a higher priority channel's service request"/>
        <Enum name="1" start="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel"/>
      </BitField>
    </Register>
    <Register start="+0x100+25" size="1" name="DMA_DCHPRI26" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="4" name="CHPRI"/>
      <BitField start="4" size="2" name="GRPPRI"/>
      <BitField start="6" size="1" name="DPA">
        <Enum name="0" start="0b0" description="Channel n can suspend a lower priority channel"/>
        <Enum name="1" start="0b1" description="Channel n cannot suspend any channel, regardless of channel priority"/>
      </BitField>
      <BitField start="7" size="1" name="ECP">
        <Enum name="0" start="0b0" description="Channel n cannot be suspended by a higher priority channel's service request"/>
        <Enum name="1" start="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel"/>
      </BitField>
    </Register>
    <Register start="+0x100+26" size="1" name="DMA_DCHPRI25" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="4" name="CHPRI"/>
      <BitField start="4" size="2" name="GRPPRI"/>
      <BitField start="6" size="1" name="DPA">
        <Enum name="0" start="0b0" description="Channel n can suspend a lower priority channel"/>
        <Enum name="1" start="0b1" description="Channel n cannot suspend any channel, regardless of channel priority"/>
      </BitField>
      <BitField start="7" size="1" name="ECP">
        <Enum name="0" start="0b0" description="Channel n cannot be suspended by a higher priority channel's service request"/>
        <Enum name="1" start="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel"/>
      </BitField>
    </Register>
    <Register start="+0x100+27" size="1" name="DMA_DCHPRI24" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="4" name="CHPRI"/>
      <BitField start="4" size="2" name="GRPPRI"/>
      <BitField start="6" size="1" name="DPA">
        <Enum name="0" start="0b0" description="Channel n can suspend a lower priority channel"/>
        <Enum name="1" start="0b1" description="Channel n cannot suspend any channel, regardless of channel priority"/>
      </BitField>
      <BitField start="7" size="1" name="ECP">
        <Enum name="0" start="0b0" description="Channel n cannot be suspended by a higher priority channel's service request"/>
        <Enum name="1" start="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel"/>
      </BitField>
    </Register>
    <Register start="+0x100+28" size="1" name="DMA_DCHPRI31" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="4" name="CHPRI"/>
      <BitField start="4" size="2" name="GRPPRI"/>
      <BitField start="6" size="1" name="DPA">
        <Enum name="0" start="0b0" description="Channel n can suspend a lower priority channel"/>
        <Enum name="1" start="0b1" description="Channel n cannot suspend any channel, regardless of channel priority"/>
      </BitField>
      <BitField start="7" size="1" name="ECP">
        <Enum name="0" start="0b0" description="Channel n cannot be suspended by a higher priority channel's service request"/>
        <Enum name="1" start="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel"/>
      </BitField>
    </Register>
    <Register start="+0x100+29" size="1" name="DMA_DCHPRI30" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="4" name="CHPRI"/>
      <BitField start="4" size="2" name="GRPPRI"/>
      <BitField start="6" size="1" name="DPA">
        <Enum name="0" start="0b0" description="Channel n can suspend a lower priority channel"/>
        <Enum name="1" start="0b1" description="Channel n cannot suspend any channel, regardless of channel priority"/>
      </BitField>
      <BitField start="7" size="1" name="ECP">
        <Enum name="0" start="0b0" description="Channel n cannot be suspended by a higher priority channel's service request"/>
        <Enum name="1" start="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel"/>
      </BitField>
    </Register>
    <Register start="+0x100+30" size="1" name="DMA_DCHPRI29" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="4" name="CHPRI"/>
      <BitField start="4" size="2" name="GRPPRI"/>
      <BitField start="6" size="1" name="DPA">
        <Enum name="0" start="0b0" description="Channel n can suspend a lower priority channel"/>
        <Enum name="1" start="0b1" description="Channel n cannot suspend any channel, regardless of channel priority"/>
      </BitField>
      <BitField start="7" size="1" name="ECP">
        <Enum name="0" start="0b0" description="Channel n cannot be suspended by a higher priority channel's service request"/>
        <Enum name="1" start="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel"/>
      </BitField>
    </Register>
    <Register start="+0x100+31" size="1" name="DMA_DCHPRI28" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="4" name="CHPRI"/>
      <BitField start="4" size="2" name="GRPPRI"/>
      <BitField start="6" size="1" name="DPA">
        <Enum name="0" start="0b0" description="Channel n can suspend a lower priority channel"/>
        <Enum name="1" start="0b1" description="Channel n cannot suspend any channel, regardless of channel priority"/>
      </BitField>
      <BitField start="7" size="1" name="ECP">
        <Enum name="0" start="0b0" description="Channel n cannot be suspended by a higher priority channel's service request"/>
        <Enum name="1" start="0b1" description="Channel n can be temporarily suspended by the service request of a higher priority channel"/>
      </BitField>
    </Register>
    <Register start="+0x1000+0" size="4" name="DMA_TCD0_SADDR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR"/>
    </Register>
    <Register start="+0x1000+32" size="4" name="DMA_TCD1_SADDR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR"/>
    </Register>
    <Register start="+0x1000+64" size="4" name="DMA_TCD2_SADDR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR"/>
    </Register>
    <Register start="+0x1000+96" size="4" name="DMA_TCD3_SADDR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR"/>
    </Register>
    <Register start="+0x1000+128" size="4" name="DMA_TCD4_SADDR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR"/>
    </Register>
    <Register start="+0x1000+160" size="4" name="DMA_TCD5_SADDR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR"/>
    </Register>
    <Register start="+0x1000+192" size="4" name="DMA_TCD6_SADDR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR"/>
    </Register>
    <Register start="+0x1000+224" size="4" name="DMA_TCD7_SADDR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR"/>
    </Register>
    <Register start="+0x1000+256" size="4" name="DMA_TCD8_SADDR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR"/>
    </Register>
    <Register start="+0x1000+288" size="4" name="DMA_TCD9_SADDR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR"/>
    </Register>
    <Register start="+0x1000+320" size="4" name="DMA_TCD10_SADDR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR"/>
    </Register>
    <Register start="+0x1000+352" size="4" name="DMA_TCD11_SADDR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR"/>
    </Register>
    <Register start="+0x1000+384" size="4" name="DMA_TCD12_SADDR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR"/>
    </Register>
    <Register start="+0x1000+416" size="4" name="DMA_TCD13_SADDR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR"/>
    </Register>
    <Register start="+0x1000+448" size="4" name="DMA_TCD14_SADDR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR"/>
    </Register>
    <Register start="+0x1000+480" size="4" name="DMA_TCD15_SADDR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR"/>
    </Register>
    <Register start="+0x1000+512" size="4" name="DMA_TCD16_SADDR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR"/>
    </Register>
    <Register start="+0x1000+544" size="4" name="DMA_TCD17_SADDR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR"/>
    </Register>
    <Register start="+0x1000+576" size="4" name="DMA_TCD18_SADDR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR"/>
    </Register>
    <Register start="+0x1000+608" size="4" name="DMA_TCD19_SADDR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR"/>
    </Register>
    <Register start="+0x1000+640" size="4" name="DMA_TCD20_SADDR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR"/>
    </Register>
    <Register start="+0x1000+672" size="4" name="DMA_TCD21_SADDR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR"/>
    </Register>
    <Register start="+0x1000+704" size="4" name="DMA_TCD22_SADDR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR"/>
    </Register>
    <Register start="+0x1000+736" size="4" name="DMA_TCD23_SADDR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR"/>
    </Register>
    <Register start="+0x1000+768" size="4" name="DMA_TCD24_SADDR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR"/>
    </Register>
    <Register start="+0x1000+800" size="4" name="DMA_TCD25_SADDR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR"/>
    </Register>
    <Register start="+0x1000+832" size="4" name="DMA_TCD26_SADDR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR"/>
    </Register>
    <Register start="+0x1000+864" size="4" name="DMA_TCD27_SADDR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR"/>
    </Register>
    <Register start="+0x1000+896" size="4" name="DMA_TCD28_SADDR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR"/>
    </Register>
    <Register start="+0x1000+928" size="4" name="DMA_TCD29_SADDR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR"/>
    </Register>
    <Register start="+0x1000+960" size="4" name="DMA_TCD30_SADDR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR"/>
    </Register>
    <Register start="+0x1000+992" size="4" name="DMA_TCD31_SADDR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SADDR"/>
    </Register>
    <Register start="+0x1004+0" size="2" name="DMA_TCD0_SOFF" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF"/>
    </Register>
    <Register start="+0x1004+32" size="2" name="DMA_TCD1_SOFF" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF"/>
    </Register>
    <Register start="+0x1004+64" size="2" name="DMA_TCD2_SOFF" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF"/>
    </Register>
    <Register start="+0x1004+96" size="2" name="DMA_TCD3_SOFF" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF"/>
    </Register>
    <Register start="+0x1004+128" size="2" name="DMA_TCD4_SOFF" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF"/>
    </Register>
    <Register start="+0x1004+160" size="2" name="DMA_TCD5_SOFF" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF"/>
    </Register>
    <Register start="+0x1004+192" size="2" name="DMA_TCD6_SOFF" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF"/>
    </Register>
    <Register start="+0x1004+224" size="2" name="DMA_TCD7_SOFF" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF"/>
    </Register>
    <Register start="+0x1004+256" size="2" name="DMA_TCD8_SOFF" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF"/>
    </Register>
    <Register start="+0x1004+288" size="2" name="DMA_TCD9_SOFF" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF"/>
    </Register>
    <Register start="+0x1004+320" size="2" name="DMA_TCD10_SOFF" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF"/>
    </Register>
    <Register start="+0x1004+352" size="2" name="DMA_TCD11_SOFF" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF"/>
    </Register>
    <Register start="+0x1004+384" size="2" name="DMA_TCD12_SOFF" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF"/>
    </Register>
    <Register start="+0x1004+416" size="2" name="DMA_TCD13_SOFF" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF"/>
    </Register>
    <Register start="+0x1004+448" size="2" name="DMA_TCD14_SOFF" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF"/>
    </Register>
    <Register start="+0x1004+480" size="2" name="DMA_TCD15_SOFF" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF"/>
    </Register>
    <Register start="+0x1004+512" size="2" name="DMA_TCD16_SOFF" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF"/>
    </Register>
    <Register start="+0x1004+544" size="2" name="DMA_TCD17_SOFF" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF"/>
    </Register>
    <Register start="+0x1004+576" size="2" name="DMA_TCD18_SOFF" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF"/>
    </Register>
    <Register start="+0x1004+608" size="2" name="DMA_TCD19_SOFF" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF"/>
    </Register>
    <Register start="+0x1004+640" size="2" name="DMA_TCD20_SOFF" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF"/>
    </Register>
    <Register start="+0x1004+672" size="2" name="DMA_TCD21_SOFF" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF"/>
    </Register>
    <Register start="+0x1004+704" size="2" name="DMA_TCD22_SOFF" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF"/>
    </Register>
    <Register start="+0x1004+736" size="2" name="DMA_TCD23_SOFF" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF"/>
    </Register>
    <Register start="+0x1004+768" size="2" name="DMA_TCD24_SOFF" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF"/>
    </Register>
    <Register start="+0x1004+800" size="2" name="DMA_TCD25_SOFF" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF"/>
    </Register>
    <Register start="+0x1004+832" size="2" name="DMA_TCD26_SOFF" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF"/>
    </Register>
    <Register start="+0x1004+864" size="2" name="DMA_TCD27_SOFF" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF"/>
    </Register>
    <Register start="+0x1004+896" size="2" name="DMA_TCD28_SOFF" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF"/>
    </Register>
    <Register start="+0x1004+928" size="2" name="DMA_TCD29_SOFF" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF"/>
    </Register>
    <Register start="+0x1004+960" size="2" name="DMA_TCD30_SOFF" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF"/>
    </Register>
    <Register start="+0x1004+992" size="2" name="DMA_TCD31_SOFF" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="SOFF"/>
    </Register>
    <Register start="+0x1006+0" size="2" name="DMA_TCD0_ATTR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE"/>
      <BitField start="3" size="5" name="DMOD"/>
      <BitField start="8" size="3" name="SSIZE">
        <Enum name="000" start="0b000" description="8-bit"/>
        <Enum name="001" start="0b001" description="16-bit"/>
        <Enum name="010" start="0b010" description="32-bit"/>
        <Enum name="011" start="0b011" description="Reserved"/>
        <Enum name="100" start="0b100" description="16-byte burst"/>
        <Enum name="101" start="0b101" description="Reserved"/>
        <Enum name="110" start="0b110" description="Reserved"/>
        <Enum name="111" start="0b111" description="Reserved"/>
      </BitField>
      <BitField start="11" size="5" name="SMOD">
        <Enum name="0" start="0b0" description="Source address modulo feature is disabled"/>
      </BitField>
    </Register>
    <Register start="+0x1006+32" size="2" name="DMA_TCD1_ATTR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE"/>
      <BitField start="3" size="5" name="DMOD"/>
      <BitField start="8" size="3" name="SSIZE">
        <Enum name="000" start="0b000" description="8-bit"/>
        <Enum name="001" start="0b001" description="16-bit"/>
        <Enum name="010" start="0b010" description="32-bit"/>
        <Enum name="011" start="0b011" description="Reserved"/>
        <Enum name="100" start="0b100" description="16-byte burst"/>
        <Enum name="101" start="0b101" description="Reserved"/>
        <Enum name="110" start="0b110" description="Reserved"/>
        <Enum name="111" start="0b111" description="Reserved"/>
      </BitField>
      <BitField start="11" size="5" name="SMOD">
        <Enum name="0" start="0b0" description="Source address modulo feature is disabled"/>
      </BitField>
    </Register>
    <Register start="+0x1006+64" size="2" name="DMA_TCD2_ATTR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE"/>
      <BitField start="3" size="5" name="DMOD"/>
      <BitField start="8" size="3" name="SSIZE">
        <Enum name="000" start="0b000" description="8-bit"/>
        <Enum name="001" start="0b001" description="16-bit"/>
        <Enum name="010" start="0b010" description="32-bit"/>
        <Enum name="011" start="0b011" description="Reserved"/>
        <Enum name="100" start="0b100" description="16-byte burst"/>
        <Enum name="101" start="0b101" description="Reserved"/>
        <Enum name="110" start="0b110" description="Reserved"/>
        <Enum name="111" start="0b111" description="Reserved"/>
      </BitField>
      <BitField start="11" size="5" name="SMOD">
        <Enum name="0" start="0b0" description="Source address modulo feature is disabled"/>
      </BitField>
    </Register>
    <Register start="+0x1006+96" size="2" name="DMA_TCD3_ATTR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE"/>
      <BitField start="3" size="5" name="DMOD"/>
      <BitField start="8" size="3" name="SSIZE">
        <Enum name="000" start="0b000" description="8-bit"/>
        <Enum name="001" start="0b001" description="16-bit"/>
        <Enum name="010" start="0b010" description="32-bit"/>
        <Enum name="011" start="0b011" description="Reserved"/>
        <Enum name="100" start="0b100" description="16-byte burst"/>
        <Enum name="101" start="0b101" description="Reserved"/>
        <Enum name="110" start="0b110" description="Reserved"/>
        <Enum name="111" start="0b111" description="Reserved"/>
      </BitField>
      <BitField start="11" size="5" name="SMOD">
        <Enum name="0" start="0b0" description="Source address modulo feature is disabled"/>
      </BitField>
    </Register>
    <Register start="+0x1006+128" size="2" name="DMA_TCD4_ATTR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE"/>
      <BitField start="3" size="5" name="DMOD"/>
      <BitField start="8" size="3" name="SSIZE">
        <Enum name="000" start="0b000" description="8-bit"/>
        <Enum name="001" start="0b001" description="16-bit"/>
        <Enum name="010" start="0b010" description="32-bit"/>
        <Enum name="011" start="0b011" description="Reserved"/>
        <Enum name="100" start="0b100" description="16-byte burst"/>
        <Enum name="101" start="0b101" description="Reserved"/>
        <Enum name="110" start="0b110" description="Reserved"/>
        <Enum name="111" start="0b111" description="Reserved"/>
      </BitField>
      <BitField start="11" size="5" name="SMOD">
        <Enum name="0" start="0b0" description="Source address modulo feature is disabled"/>
      </BitField>
    </Register>
    <Register start="+0x1006+160" size="2" name="DMA_TCD5_ATTR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE"/>
      <BitField start="3" size="5" name="DMOD"/>
      <BitField start="8" size="3" name="SSIZE">
        <Enum name="000" start="0b000" description="8-bit"/>
        <Enum name="001" start="0b001" description="16-bit"/>
        <Enum name="010" start="0b010" description="32-bit"/>
        <Enum name="011" start="0b011" description="Reserved"/>
        <Enum name="100" start="0b100" description="16-byte burst"/>
        <Enum name="101" start="0b101" description="Reserved"/>
        <Enum name="110" start="0b110" description="Reserved"/>
        <Enum name="111" start="0b111" description="Reserved"/>
      </BitField>
      <BitField start="11" size="5" name="SMOD">
        <Enum name="0" start="0b0" description="Source address modulo feature is disabled"/>
      </BitField>
    </Register>
    <Register start="+0x1006+192" size="2" name="DMA_TCD6_ATTR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE"/>
      <BitField start="3" size="5" name="DMOD"/>
      <BitField start="8" size="3" name="SSIZE">
        <Enum name="000" start="0b000" description="8-bit"/>
        <Enum name="001" start="0b001" description="16-bit"/>
        <Enum name="010" start="0b010" description="32-bit"/>
        <Enum name="011" start="0b011" description="Reserved"/>
        <Enum name="100" start="0b100" description="16-byte burst"/>
        <Enum name="101" start="0b101" description="Reserved"/>
        <Enum name="110" start="0b110" description="Reserved"/>
        <Enum name="111" start="0b111" description="Reserved"/>
      </BitField>
      <BitField start="11" size="5" name="SMOD">
        <Enum name="0" start="0b0" description="Source address modulo feature is disabled"/>
      </BitField>
    </Register>
    <Register start="+0x1006+224" size="2" name="DMA_TCD7_ATTR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE"/>
      <BitField start="3" size="5" name="DMOD"/>
      <BitField start="8" size="3" name="SSIZE">
        <Enum name="000" start="0b000" description="8-bit"/>
        <Enum name="001" start="0b001" description="16-bit"/>
        <Enum name="010" start="0b010" description="32-bit"/>
        <Enum name="011" start="0b011" description="Reserved"/>
        <Enum name="100" start="0b100" description="16-byte burst"/>
        <Enum name="101" start="0b101" description="Reserved"/>
        <Enum name="110" start="0b110" description="Reserved"/>
        <Enum name="111" start="0b111" description="Reserved"/>
      </BitField>
      <BitField start="11" size="5" name="SMOD">
        <Enum name="0" start="0b0" description="Source address modulo feature is disabled"/>
      </BitField>
    </Register>
    <Register start="+0x1006+256" size="2" name="DMA_TCD8_ATTR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE"/>
      <BitField start="3" size="5" name="DMOD"/>
      <BitField start="8" size="3" name="SSIZE">
        <Enum name="000" start="0b000" description="8-bit"/>
        <Enum name="001" start="0b001" description="16-bit"/>
        <Enum name="010" start="0b010" description="32-bit"/>
        <Enum name="011" start="0b011" description="Reserved"/>
        <Enum name="100" start="0b100" description="16-byte burst"/>
        <Enum name="101" start="0b101" description="Reserved"/>
        <Enum name="110" start="0b110" description="Reserved"/>
        <Enum name="111" start="0b111" description="Reserved"/>
      </BitField>
      <BitField start="11" size="5" name="SMOD">
        <Enum name="0" start="0b0" description="Source address modulo feature is disabled"/>
      </BitField>
    </Register>
    <Register start="+0x1006+288" size="2" name="DMA_TCD9_ATTR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE"/>
      <BitField start="3" size="5" name="DMOD"/>
      <BitField start="8" size="3" name="SSIZE">
        <Enum name="000" start="0b000" description="8-bit"/>
        <Enum name="001" start="0b001" description="16-bit"/>
        <Enum name="010" start="0b010" description="32-bit"/>
        <Enum name="011" start="0b011" description="Reserved"/>
        <Enum name="100" start="0b100" description="16-byte burst"/>
        <Enum name="101" start="0b101" description="Reserved"/>
        <Enum name="110" start="0b110" description="Reserved"/>
        <Enum name="111" start="0b111" description="Reserved"/>
      </BitField>
      <BitField start="11" size="5" name="SMOD">
        <Enum name="0" start="0b0" description="Source address modulo feature is disabled"/>
      </BitField>
    </Register>
    <Register start="+0x1006+320" size="2" name="DMA_TCD10_ATTR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE"/>
      <BitField start="3" size="5" name="DMOD"/>
      <BitField start="8" size="3" name="SSIZE">
        <Enum name="000" start="0b000" description="8-bit"/>
        <Enum name="001" start="0b001" description="16-bit"/>
        <Enum name="010" start="0b010" description="32-bit"/>
        <Enum name="011" start="0b011" description="Reserved"/>
        <Enum name="100" start="0b100" description="16-byte burst"/>
        <Enum name="101" start="0b101" description="Reserved"/>
        <Enum name="110" start="0b110" description="Reserved"/>
        <Enum name="111" start="0b111" description="Reserved"/>
      </BitField>
      <BitField start="11" size="5" name="SMOD">
        <Enum name="0" start="0b0" description="Source address modulo feature is disabled"/>
      </BitField>
    </Register>
    <Register start="+0x1006+352" size="2" name="DMA_TCD11_ATTR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE"/>
      <BitField start="3" size="5" name="DMOD"/>
      <BitField start="8" size="3" name="SSIZE">
        <Enum name="000" start="0b000" description="8-bit"/>
        <Enum name="001" start="0b001" description="16-bit"/>
        <Enum name="010" start="0b010" description="32-bit"/>
        <Enum name="011" start="0b011" description="Reserved"/>
        <Enum name="100" start="0b100" description="16-byte burst"/>
        <Enum name="101" start="0b101" description="Reserved"/>
        <Enum name="110" start="0b110" description="Reserved"/>
        <Enum name="111" start="0b111" description="Reserved"/>
      </BitField>
      <BitField start="11" size="5" name="SMOD">
        <Enum name="0" start="0b0" description="Source address modulo feature is disabled"/>
      </BitField>
    </Register>
    <Register start="+0x1006+384" size="2" name="DMA_TCD12_ATTR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE"/>
      <BitField start="3" size="5" name="DMOD"/>
      <BitField start="8" size="3" name="SSIZE">
        <Enum name="000" start="0b000" description="8-bit"/>
        <Enum name="001" start="0b001" description="16-bit"/>
        <Enum name="010" start="0b010" description="32-bit"/>
        <Enum name="011" start="0b011" description="Reserved"/>
        <Enum name="100" start="0b100" description="16-byte burst"/>
        <Enum name="101" start="0b101" description="Reserved"/>
        <Enum name="110" start="0b110" description="Reserved"/>
        <Enum name="111" start="0b111" description="Reserved"/>
      </BitField>
      <BitField start="11" size="5" name="SMOD">
        <Enum name="0" start="0b0" description="Source address modulo feature is disabled"/>
      </BitField>
    </Register>
    <Register start="+0x1006+416" size="2" name="DMA_TCD13_ATTR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE"/>
      <BitField start="3" size="5" name="DMOD"/>
      <BitField start="8" size="3" name="SSIZE">
        <Enum name="000" start="0b000" description="8-bit"/>
        <Enum name="001" start="0b001" description="16-bit"/>
        <Enum name="010" start="0b010" description="32-bit"/>
        <Enum name="011" start="0b011" description="Reserved"/>
        <Enum name="100" start="0b100" description="16-byte burst"/>
        <Enum name="101" start="0b101" description="Reserved"/>
        <Enum name="110" start="0b110" description="Reserved"/>
        <Enum name="111" start="0b111" description="Reserved"/>
      </BitField>
      <BitField start="11" size="5" name="SMOD">
        <Enum name="0" start="0b0" description="Source address modulo feature is disabled"/>
      </BitField>
    </Register>
    <Register start="+0x1006+448" size="2" name="DMA_TCD14_ATTR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE"/>
      <BitField start="3" size="5" name="DMOD"/>
      <BitField start="8" size="3" name="SSIZE">
        <Enum name="000" start="0b000" description="8-bit"/>
        <Enum name="001" start="0b001" description="16-bit"/>
        <Enum name="010" start="0b010" description="32-bit"/>
        <Enum name="011" start="0b011" description="Reserved"/>
        <Enum name="100" start="0b100" description="16-byte burst"/>
        <Enum name="101" start="0b101" description="Reserved"/>
        <Enum name="110" start="0b110" description="Reserved"/>
        <Enum name="111" start="0b111" description="Reserved"/>
      </BitField>
      <BitField start="11" size="5" name="SMOD">
        <Enum name="0" start="0b0" description="Source address modulo feature is disabled"/>
      </BitField>
    </Register>
    <Register start="+0x1006+480" size="2" name="DMA_TCD15_ATTR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE"/>
      <BitField start="3" size="5" name="DMOD"/>
      <BitField start="8" size="3" name="SSIZE">
        <Enum name="000" start="0b000" description="8-bit"/>
        <Enum name="001" start="0b001" description="16-bit"/>
        <Enum name="010" start="0b010" description="32-bit"/>
        <Enum name="011" start="0b011" description="Reserved"/>
        <Enum name="100" start="0b100" description="16-byte burst"/>
        <Enum name="101" start="0b101" description="Reserved"/>
        <Enum name="110" start="0b110" description="Reserved"/>
        <Enum name="111" start="0b111" description="Reserved"/>
      </BitField>
      <BitField start="11" size="5" name="SMOD">
        <Enum name="0" start="0b0" description="Source address modulo feature is disabled"/>
      </BitField>
    </Register>
    <Register start="+0x1006+512" size="2" name="DMA_TCD16_ATTR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE"/>
      <BitField start="3" size="5" name="DMOD"/>
      <BitField start="8" size="3" name="SSIZE">
        <Enum name="000" start="0b000" description="8-bit"/>
        <Enum name="001" start="0b001" description="16-bit"/>
        <Enum name="010" start="0b010" description="32-bit"/>
        <Enum name="011" start="0b011" description="Reserved"/>
        <Enum name="100" start="0b100" description="16-byte burst"/>
        <Enum name="101" start="0b101" description="Reserved"/>
        <Enum name="110" start="0b110" description="Reserved"/>
        <Enum name="111" start="0b111" description="Reserved"/>
      </BitField>
      <BitField start="11" size="5" name="SMOD">
        <Enum name="0" start="0b0" description="Source address modulo feature is disabled"/>
      </BitField>
    </Register>
    <Register start="+0x1006+544" size="2" name="DMA_TCD17_ATTR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE"/>
      <BitField start="3" size="5" name="DMOD"/>
      <BitField start="8" size="3" name="SSIZE">
        <Enum name="000" start="0b000" description="8-bit"/>
        <Enum name="001" start="0b001" description="16-bit"/>
        <Enum name="010" start="0b010" description="32-bit"/>
        <Enum name="011" start="0b011" description="Reserved"/>
        <Enum name="100" start="0b100" description="16-byte burst"/>
        <Enum name="101" start="0b101" description="Reserved"/>
        <Enum name="110" start="0b110" description="Reserved"/>
        <Enum name="111" start="0b111" description="Reserved"/>
      </BitField>
      <BitField start="11" size="5" name="SMOD">
        <Enum name="0" start="0b0" description="Source address modulo feature is disabled"/>
      </BitField>
    </Register>
    <Register start="+0x1006+576" size="2" name="DMA_TCD18_ATTR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE"/>
      <BitField start="3" size="5" name="DMOD"/>
      <BitField start="8" size="3" name="SSIZE">
        <Enum name="000" start="0b000" description="8-bit"/>
        <Enum name="001" start="0b001" description="16-bit"/>
        <Enum name="010" start="0b010" description="32-bit"/>
        <Enum name="011" start="0b011" description="Reserved"/>
        <Enum name="100" start="0b100" description="16-byte burst"/>
        <Enum name="101" start="0b101" description="Reserved"/>
        <Enum name="110" start="0b110" description="Reserved"/>
        <Enum name="111" start="0b111" description="Reserved"/>
      </BitField>
      <BitField start="11" size="5" name="SMOD">
        <Enum name="0" start="0b0" description="Source address modulo feature is disabled"/>
      </BitField>
    </Register>
    <Register start="+0x1006+608" size="2" name="DMA_TCD19_ATTR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE"/>
      <BitField start="3" size="5" name="DMOD"/>
      <BitField start="8" size="3" name="SSIZE">
        <Enum name="000" start="0b000" description="8-bit"/>
        <Enum name="001" start="0b001" description="16-bit"/>
        <Enum name="010" start="0b010" description="32-bit"/>
        <Enum name="011" start="0b011" description="Reserved"/>
        <Enum name="100" start="0b100" description="16-byte burst"/>
        <Enum name="101" start="0b101" description="Reserved"/>
        <Enum name="110" start="0b110" description="Reserved"/>
        <Enum name="111" start="0b111" description="Reserved"/>
      </BitField>
      <BitField start="11" size="5" name="SMOD">
        <Enum name="0" start="0b0" description="Source address modulo feature is disabled"/>
      </BitField>
    </Register>
    <Register start="+0x1006+640" size="2" name="DMA_TCD20_ATTR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE"/>
      <BitField start="3" size="5" name="DMOD"/>
      <BitField start="8" size="3" name="SSIZE">
        <Enum name="000" start="0b000" description="8-bit"/>
        <Enum name="001" start="0b001" description="16-bit"/>
        <Enum name="010" start="0b010" description="32-bit"/>
        <Enum name="011" start="0b011" description="Reserved"/>
        <Enum name="100" start="0b100" description="16-byte burst"/>
        <Enum name="101" start="0b101" description="Reserved"/>
        <Enum name="110" start="0b110" description="Reserved"/>
        <Enum name="111" start="0b111" description="Reserved"/>
      </BitField>
      <BitField start="11" size="5" name="SMOD">
        <Enum name="0" start="0b0" description="Source address modulo feature is disabled"/>
      </BitField>
    </Register>
    <Register start="+0x1006+672" size="2" name="DMA_TCD21_ATTR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE"/>
      <BitField start="3" size="5" name="DMOD"/>
      <BitField start="8" size="3" name="SSIZE">
        <Enum name="000" start="0b000" description="8-bit"/>
        <Enum name="001" start="0b001" description="16-bit"/>
        <Enum name="010" start="0b010" description="32-bit"/>
        <Enum name="011" start="0b011" description="Reserved"/>
        <Enum name="100" start="0b100" description="16-byte burst"/>
        <Enum name="101" start="0b101" description="Reserved"/>
        <Enum name="110" start="0b110" description="Reserved"/>
        <Enum name="111" start="0b111" description="Reserved"/>
      </BitField>
      <BitField start="11" size="5" name="SMOD">
        <Enum name="0" start="0b0" description="Source address modulo feature is disabled"/>
      </BitField>
    </Register>
    <Register start="+0x1006+704" size="2" name="DMA_TCD22_ATTR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE"/>
      <BitField start="3" size="5" name="DMOD"/>
      <BitField start="8" size="3" name="SSIZE">
        <Enum name="000" start="0b000" description="8-bit"/>
        <Enum name="001" start="0b001" description="16-bit"/>
        <Enum name="010" start="0b010" description="32-bit"/>
        <Enum name="011" start="0b011" description="Reserved"/>
        <Enum name="100" start="0b100" description="16-byte burst"/>
        <Enum name="101" start="0b101" description="Reserved"/>
        <Enum name="110" start="0b110" description="Reserved"/>
        <Enum name="111" start="0b111" description="Reserved"/>
      </BitField>
      <BitField start="11" size="5" name="SMOD">
        <Enum name="0" start="0b0" description="Source address modulo feature is disabled"/>
      </BitField>
    </Register>
    <Register start="+0x1006+736" size="2" name="DMA_TCD23_ATTR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE"/>
      <BitField start="3" size="5" name="DMOD"/>
      <BitField start="8" size="3" name="SSIZE">
        <Enum name="000" start="0b000" description="8-bit"/>
        <Enum name="001" start="0b001" description="16-bit"/>
        <Enum name="010" start="0b010" description="32-bit"/>
        <Enum name="011" start="0b011" description="Reserved"/>
        <Enum name="100" start="0b100" description="16-byte burst"/>
        <Enum name="101" start="0b101" description="Reserved"/>
        <Enum name="110" start="0b110" description="Reserved"/>
        <Enum name="111" start="0b111" description="Reserved"/>
      </BitField>
      <BitField start="11" size="5" name="SMOD">
        <Enum name="0" start="0b0" description="Source address modulo feature is disabled"/>
      </BitField>
    </Register>
    <Register start="+0x1006+768" size="2" name="DMA_TCD24_ATTR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE"/>
      <BitField start="3" size="5" name="DMOD"/>
      <BitField start="8" size="3" name="SSIZE">
        <Enum name="000" start="0b000" description="8-bit"/>
        <Enum name="001" start="0b001" description="16-bit"/>
        <Enum name="010" start="0b010" description="32-bit"/>
        <Enum name="011" start="0b011" description="Reserved"/>
        <Enum name="100" start="0b100" description="16-byte burst"/>
        <Enum name="101" start="0b101" description="Reserved"/>
        <Enum name="110" start="0b110" description="Reserved"/>
        <Enum name="111" start="0b111" description="Reserved"/>
      </BitField>
      <BitField start="11" size="5" name="SMOD">
        <Enum name="0" start="0b0" description="Source address modulo feature is disabled"/>
      </BitField>
    </Register>
    <Register start="+0x1006+800" size="2" name="DMA_TCD25_ATTR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE"/>
      <BitField start="3" size="5" name="DMOD"/>
      <BitField start="8" size="3" name="SSIZE">
        <Enum name="000" start="0b000" description="8-bit"/>
        <Enum name="001" start="0b001" description="16-bit"/>
        <Enum name="010" start="0b010" description="32-bit"/>
        <Enum name="011" start="0b011" description="Reserved"/>
        <Enum name="100" start="0b100" description="16-byte burst"/>
        <Enum name="101" start="0b101" description="Reserved"/>
        <Enum name="110" start="0b110" description="Reserved"/>
        <Enum name="111" start="0b111" description="Reserved"/>
      </BitField>
      <BitField start="11" size="5" name="SMOD">
        <Enum name="0" start="0b0" description="Source address modulo feature is disabled"/>
      </BitField>
    </Register>
    <Register start="+0x1006+832" size="2" name="DMA_TCD26_ATTR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE"/>
      <BitField start="3" size="5" name="DMOD"/>
      <BitField start="8" size="3" name="SSIZE">
        <Enum name="000" start="0b000" description="8-bit"/>
        <Enum name="001" start="0b001" description="16-bit"/>
        <Enum name="010" start="0b010" description="32-bit"/>
        <Enum name="011" start="0b011" description="Reserved"/>
        <Enum name="100" start="0b100" description="16-byte burst"/>
        <Enum name="101" start="0b101" description="Reserved"/>
        <Enum name="110" start="0b110" description="Reserved"/>
        <Enum name="111" start="0b111" description="Reserved"/>
      </BitField>
      <BitField start="11" size="5" name="SMOD">
        <Enum name="0" start="0b0" description="Source address modulo feature is disabled"/>
      </BitField>
    </Register>
    <Register start="+0x1006+864" size="2" name="DMA_TCD27_ATTR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE"/>
      <BitField start="3" size="5" name="DMOD"/>
      <BitField start="8" size="3" name="SSIZE">
        <Enum name="000" start="0b000" description="8-bit"/>
        <Enum name="001" start="0b001" description="16-bit"/>
        <Enum name="010" start="0b010" description="32-bit"/>
        <Enum name="011" start="0b011" description="Reserved"/>
        <Enum name="100" start="0b100" description="16-byte burst"/>
        <Enum name="101" start="0b101" description="Reserved"/>
        <Enum name="110" start="0b110" description="Reserved"/>
        <Enum name="111" start="0b111" description="Reserved"/>
      </BitField>
      <BitField start="11" size="5" name="SMOD">
        <Enum name="0" start="0b0" description="Source address modulo feature is disabled"/>
      </BitField>
    </Register>
    <Register start="+0x1006+896" size="2" name="DMA_TCD28_ATTR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE"/>
      <BitField start="3" size="5" name="DMOD"/>
      <BitField start="8" size="3" name="SSIZE">
        <Enum name="000" start="0b000" description="8-bit"/>
        <Enum name="001" start="0b001" description="16-bit"/>
        <Enum name="010" start="0b010" description="32-bit"/>
        <Enum name="011" start="0b011" description="Reserved"/>
        <Enum name="100" start="0b100" description="16-byte burst"/>
        <Enum name="101" start="0b101" description="Reserved"/>
        <Enum name="110" start="0b110" description="Reserved"/>
        <Enum name="111" start="0b111" description="Reserved"/>
      </BitField>
      <BitField start="11" size="5" name="SMOD">
        <Enum name="0" start="0b0" description="Source address modulo feature is disabled"/>
      </BitField>
    </Register>
    <Register start="+0x1006+928" size="2" name="DMA_TCD29_ATTR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE"/>
      <BitField start="3" size="5" name="DMOD"/>
      <BitField start="8" size="3" name="SSIZE">
        <Enum name="000" start="0b000" description="8-bit"/>
        <Enum name="001" start="0b001" description="16-bit"/>
        <Enum name="010" start="0b010" description="32-bit"/>
        <Enum name="011" start="0b011" description="Reserved"/>
        <Enum name="100" start="0b100" description="16-byte burst"/>
        <Enum name="101" start="0b101" description="Reserved"/>
        <Enum name="110" start="0b110" description="Reserved"/>
        <Enum name="111" start="0b111" description="Reserved"/>
      </BitField>
      <BitField start="11" size="5" name="SMOD">
        <Enum name="0" start="0b0" description="Source address modulo feature is disabled"/>
      </BitField>
    </Register>
    <Register start="+0x1006+960" size="2" name="DMA_TCD30_ATTR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE"/>
      <BitField start="3" size="5" name="DMOD"/>
      <BitField start="8" size="3" name="SSIZE">
        <Enum name="000" start="0b000" description="8-bit"/>
        <Enum name="001" start="0b001" description="16-bit"/>
        <Enum name="010" start="0b010" description="32-bit"/>
        <Enum name="011" start="0b011" description="Reserved"/>
        <Enum name="100" start="0b100" description="16-byte burst"/>
        <Enum name="101" start="0b101" description="Reserved"/>
        <Enum name="110" start="0b110" description="Reserved"/>
        <Enum name="111" start="0b111" description="Reserved"/>
      </BitField>
      <BitField start="11" size="5" name="SMOD">
        <Enum name="0" start="0b0" description="Source address modulo feature is disabled"/>
      </BitField>
    </Register>
    <Register start="+0x1006+992" size="2" name="DMA_TCD31_ATTR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="3" name="DSIZE"/>
      <BitField start="3" size="5" name="DMOD"/>
      <BitField start="8" size="3" name="SSIZE">
        <Enum name="000" start="0b000" description="8-bit"/>
        <Enum name="001" start="0b001" description="16-bit"/>
        <Enum name="010" start="0b010" description="32-bit"/>
        <Enum name="011" start="0b011" description="Reserved"/>
        <Enum name="100" start="0b100" description="16-byte burst"/>
        <Enum name="101" start="0b101" description="Reserved"/>
        <Enum name="110" start="0b110" description="Reserved"/>
        <Enum name="111" start="0b111" description="Reserved"/>
      </BitField>
      <BitField start="11" size="5" name="SMOD">
        <Enum name="0" start="0b0" description="Source address modulo feature is disabled"/>
      </BitField>
    </Register>
    <Register start="+0x1008+0" size="4" name="DMA_TCD0_NBYTES_MLOFFYES" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES"/>
      <BitField start="10" size="20" name="MLOFF"/>
      <BitField start="30" size="1" name="DMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR"/>
      </BitField>
      <BitField start="31" size="1" name="SMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR"/>
      </BitField>
    </Register>
    <Register start="+0x1008+32" size="4" name="DMA_TCD1_NBYTES_MLOFFYES" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES"/>
      <BitField start="10" size="20" name="MLOFF"/>
      <BitField start="30" size="1" name="DMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR"/>
      </BitField>
      <BitField start="31" size="1" name="SMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR"/>
      </BitField>
    </Register>
    <Register start="+0x1008+64" size="4" name="DMA_TCD2_NBYTES_MLOFFYES" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES"/>
      <BitField start="10" size="20" name="MLOFF"/>
      <BitField start="30" size="1" name="DMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR"/>
      </BitField>
      <BitField start="31" size="1" name="SMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR"/>
      </BitField>
    </Register>
    <Register start="+0x1008+96" size="4" name="DMA_TCD3_NBYTES_MLOFFYES" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES"/>
      <BitField start="10" size="20" name="MLOFF"/>
      <BitField start="30" size="1" name="DMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR"/>
      </BitField>
      <BitField start="31" size="1" name="SMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR"/>
      </BitField>
    </Register>
    <Register start="+0x1008+128" size="4" name="DMA_TCD4_NBYTES_MLOFFYES" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES"/>
      <BitField start="10" size="20" name="MLOFF"/>
      <BitField start="30" size="1" name="DMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR"/>
      </BitField>
      <BitField start="31" size="1" name="SMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR"/>
      </BitField>
    </Register>
    <Register start="+0x1008+160" size="4" name="DMA_TCD5_NBYTES_MLOFFYES" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES"/>
      <BitField start="10" size="20" name="MLOFF"/>
      <BitField start="30" size="1" name="DMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR"/>
      </BitField>
      <BitField start="31" size="1" name="SMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR"/>
      </BitField>
    </Register>
    <Register start="+0x1008+192" size="4" name="DMA_TCD6_NBYTES_MLOFFYES" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES"/>
      <BitField start="10" size="20" name="MLOFF"/>
      <BitField start="30" size="1" name="DMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR"/>
      </BitField>
      <BitField start="31" size="1" name="SMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR"/>
      </BitField>
    </Register>
    <Register start="+0x1008+224" size="4" name="DMA_TCD7_NBYTES_MLOFFYES" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES"/>
      <BitField start="10" size="20" name="MLOFF"/>
      <BitField start="30" size="1" name="DMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR"/>
      </BitField>
      <BitField start="31" size="1" name="SMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR"/>
      </BitField>
    </Register>
    <Register start="+0x1008+256" size="4" name="DMA_TCD8_NBYTES_MLOFFYES" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES"/>
      <BitField start="10" size="20" name="MLOFF"/>
      <BitField start="30" size="1" name="DMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR"/>
      </BitField>
      <BitField start="31" size="1" name="SMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR"/>
      </BitField>
    </Register>
    <Register start="+0x1008+288" size="4" name="DMA_TCD9_NBYTES_MLOFFYES" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES"/>
      <BitField start="10" size="20" name="MLOFF"/>
      <BitField start="30" size="1" name="DMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR"/>
      </BitField>
      <BitField start="31" size="1" name="SMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR"/>
      </BitField>
    </Register>
    <Register start="+0x1008+320" size="4" name="DMA_TCD10_NBYTES_MLOFFYES" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES"/>
      <BitField start="10" size="20" name="MLOFF"/>
      <BitField start="30" size="1" name="DMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR"/>
      </BitField>
      <BitField start="31" size="1" name="SMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR"/>
      </BitField>
    </Register>
    <Register start="+0x1008+352" size="4" name="DMA_TCD11_NBYTES_MLOFFYES" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES"/>
      <BitField start="10" size="20" name="MLOFF"/>
      <BitField start="30" size="1" name="DMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR"/>
      </BitField>
      <BitField start="31" size="1" name="SMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR"/>
      </BitField>
    </Register>
    <Register start="+0x1008+384" size="4" name="DMA_TCD12_NBYTES_MLOFFYES" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES"/>
      <BitField start="10" size="20" name="MLOFF"/>
      <BitField start="30" size="1" name="DMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR"/>
      </BitField>
      <BitField start="31" size="1" name="SMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR"/>
      </BitField>
    </Register>
    <Register start="+0x1008+416" size="4" name="DMA_TCD13_NBYTES_MLOFFYES" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES"/>
      <BitField start="10" size="20" name="MLOFF"/>
      <BitField start="30" size="1" name="DMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR"/>
      </BitField>
      <BitField start="31" size="1" name="SMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR"/>
      </BitField>
    </Register>
    <Register start="+0x1008+448" size="4" name="DMA_TCD14_NBYTES_MLOFFYES" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES"/>
      <BitField start="10" size="20" name="MLOFF"/>
      <BitField start="30" size="1" name="DMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR"/>
      </BitField>
      <BitField start="31" size="1" name="SMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR"/>
      </BitField>
    </Register>
    <Register start="+0x1008+480" size="4" name="DMA_TCD15_NBYTES_MLOFFYES" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES"/>
      <BitField start="10" size="20" name="MLOFF"/>
      <BitField start="30" size="1" name="DMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR"/>
      </BitField>
      <BitField start="31" size="1" name="SMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR"/>
      </BitField>
    </Register>
    <Register start="+0x1008+512" size="4" name="DMA_TCD16_NBYTES_MLOFFYES" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES"/>
      <BitField start="10" size="20" name="MLOFF"/>
      <BitField start="30" size="1" name="DMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR"/>
      </BitField>
      <BitField start="31" size="1" name="SMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR"/>
      </BitField>
    </Register>
    <Register start="+0x1008+544" size="4" name="DMA_TCD17_NBYTES_MLOFFYES" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES"/>
      <BitField start="10" size="20" name="MLOFF"/>
      <BitField start="30" size="1" name="DMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR"/>
      </BitField>
      <BitField start="31" size="1" name="SMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR"/>
      </BitField>
    </Register>
    <Register start="+0x1008+576" size="4" name="DMA_TCD18_NBYTES_MLOFFYES" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES"/>
      <BitField start="10" size="20" name="MLOFF"/>
      <BitField start="30" size="1" name="DMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR"/>
      </BitField>
      <BitField start="31" size="1" name="SMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR"/>
      </BitField>
    </Register>
    <Register start="+0x1008+608" size="4" name="DMA_TCD19_NBYTES_MLOFFYES" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES"/>
      <BitField start="10" size="20" name="MLOFF"/>
      <BitField start="30" size="1" name="DMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR"/>
      </BitField>
      <BitField start="31" size="1" name="SMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR"/>
      </BitField>
    </Register>
    <Register start="+0x1008+640" size="4" name="DMA_TCD20_NBYTES_MLOFFYES" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES"/>
      <BitField start="10" size="20" name="MLOFF"/>
      <BitField start="30" size="1" name="DMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR"/>
      </BitField>
      <BitField start="31" size="1" name="SMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR"/>
      </BitField>
    </Register>
    <Register start="+0x1008+672" size="4" name="DMA_TCD21_NBYTES_MLOFFYES" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES"/>
      <BitField start="10" size="20" name="MLOFF"/>
      <BitField start="30" size="1" name="DMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR"/>
      </BitField>
      <BitField start="31" size="1" name="SMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR"/>
      </BitField>
    </Register>
    <Register start="+0x1008+704" size="4" name="DMA_TCD22_NBYTES_MLOFFYES" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES"/>
      <BitField start="10" size="20" name="MLOFF"/>
      <BitField start="30" size="1" name="DMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR"/>
      </BitField>
      <BitField start="31" size="1" name="SMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR"/>
      </BitField>
    </Register>
    <Register start="+0x1008+736" size="4" name="DMA_TCD23_NBYTES_MLOFFYES" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES"/>
      <BitField start="10" size="20" name="MLOFF"/>
      <BitField start="30" size="1" name="DMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR"/>
      </BitField>
      <BitField start="31" size="1" name="SMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR"/>
      </BitField>
    </Register>
    <Register start="+0x1008+768" size="4" name="DMA_TCD24_NBYTES_MLOFFYES" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES"/>
      <BitField start="10" size="20" name="MLOFF"/>
      <BitField start="30" size="1" name="DMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR"/>
      </BitField>
      <BitField start="31" size="1" name="SMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR"/>
      </BitField>
    </Register>
    <Register start="+0x1008+800" size="4" name="DMA_TCD25_NBYTES_MLOFFYES" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES"/>
      <BitField start="10" size="20" name="MLOFF"/>
      <BitField start="30" size="1" name="DMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR"/>
      </BitField>
      <BitField start="31" size="1" name="SMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR"/>
      </BitField>
    </Register>
    <Register start="+0x1008+832" size="4" name="DMA_TCD26_NBYTES_MLOFFYES" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES"/>
      <BitField start="10" size="20" name="MLOFF"/>
      <BitField start="30" size="1" name="DMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR"/>
      </BitField>
      <BitField start="31" size="1" name="SMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR"/>
      </BitField>
    </Register>
    <Register start="+0x1008+864" size="4" name="DMA_TCD27_NBYTES_MLOFFYES" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES"/>
      <BitField start="10" size="20" name="MLOFF"/>
      <BitField start="30" size="1" name="DMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR"/>
      </BitField>
      <BitField start="31" size="1" name="SMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR"/>
      </BitField>
    </Register>
    <Register start="+0x1008+896" size="4" name="DMA_TCD28_NBYTES_MLOFFYES" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES"/>
      <BitField start="10" size="20" name="MLOFF"/>
      <BitField start="30" size="1" name="DMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR"/>
      </BitField>
      <BitField start="31" size="1" name="SMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR"/>
      </BitField>
    </Register>
    <Register start="+0x1008+928" size="4" name="DMA_TCD29_NBYTES_MLOFFYES" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES"/>
      <BitField start="10" size="20" name="MLOFF"/>
      <BitField start="30" size="1" name="DMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR"/>
      </BitField>
      <BitField start="31" size="1" name="SMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR"/>
      </BitField>
    </Register>
    <Register start="+0x1008+960" size="4" name="DMA_TCD30_NBYTES_MLOFFYES" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES"/>
      <BitField start="10" size="20" name="MLOFF"/>
      <BitField start="30" size="1" name="DMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR"/>
      </BitField>
      <BitField start="31" size="1" name="SMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR"/>
      </BitField>
    </Register>
    <Register start="+0x1008+992" size="4" name="DMA_TCD31_NBYTES_MLOFFYES" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="10" name="NBYTES"/>
      <BitField start="10" size="20" name="MLOFF"/>
      <BitField start="30" size="1" name="DMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR"/>
      </BitField>
      <BitField start="31" size="1" name="SMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR"/>
      </BitField>
    </Register>
    <Register start="+0x1008+0" size="4" name="DMA_TCD0_NBYTES_MLOFFNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES"/>
      <BitField start="30" size="1" name="DMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR"/>
      </BitField>
      <BitField start="31" size="1" name="SMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR"/>
      </BitField>
    </Register>
    <Register start="+0x1008+32" size="4" name="DMA_TCD1_NBYTES_MLOFFNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES"/>
      <BitField start="30" size="1" name="DMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR"/>
      </BitField>
      <BitField start="31" size="1" name="SMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR"/>
      </BitField>
    </Register>
    <Register start="+0x1008+64" size="4" name="DMA_TCD2_NBYTES_MLOFFNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES"/>
      <BitField start="30" size="1" name="DMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR"/>
      </BitField>
      <BitField start="31" size="1" name="SMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR"/>
      </BitField>
    </Register>
    <Register start="+0x1008+96" size="4" name="DMA_TCD3_NBYTES_MLOFFNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES"/>
      <BitField start="30" size="1" name="DMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR"/>
      </BitField>
      <BitField start="31" size="1" name="SMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR"/>
      </BitField>
    </Register>
    <Register start="+0x1008+128" size="4" name="DMA_TCD4_NBYTES_MLOFFNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES"/>
      <BitField start="30" size="1" name="DMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR"/>
      </BitField>
      <BitField start="31" size="1" name="SMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR"/>
      </BitField>
    </Register>
    <Register start="+0x1008+160" size="4" name="DMA_TCD5_NBYTES_MLOFFNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES"/>
      <BitField start="30" size="1" name="DMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR"/>
      </BitField>
      <BitField start="31" size="1" name="SMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR"/>
      </BitField>
    </Register>
    <Register start="+0x1008+192" size="4" name="DMA_TCD6_NBYTES_MLOFFNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES"/>
      <BitField start="30" size="1" name="DMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR"/>
      </BitField>
      <BitField start="31" size="1" name="SMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR"/>
      </BitField>
    </Register>
    <Register start="+0x1008+224" size="4" name="DMA_TCD7_NBYTES_MLOFFNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES"/>
      <BitField start="30" size="1" name="DMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR"/>
      </BitField>
      <BitField start="31" size="1" name="SMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR"/>
      </BitField>
    </Register>
    <Register start="+0x1008+256" size="4" name="DMA_TCD8_NBYTES_MLOFFNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES"/>
      <BitField start="30" size="1" name="DMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR"/>
      </BitField>
      <BitField start="31" size="1" name="SMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR"/>
      </BitField>
    </Register>
    <Register start="+0x1008+288" size="4" name="DMA_TCD9_NBYTES_MLOFFNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES"/>
      <BitField start="30" size="1" name="DMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR"/>
      </BitField>
      <BitField start="31" size="1" name="SMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR"/>
      </BitField>
    </Register>
    <Register start="+0x1008+320" size="4" name="DMA_TCD10_NBYTES_MLOFFNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES"/>
      <BitField start="30" size="1" name="DMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR"/>
      </BitField>
      <BitField start="31" size="1" name="SMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR"/>
      </BitField>
    </Register>
    <Register start="+0x1008+352" size="4" name="DMA_TCD11_NBYTES_MLOFFNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES"/>
      <BitField start="30" size="1" name="DMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR"/>
      </BitField>
      <BitField start="31" size="1" name="SMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR"/>
      </BitField>
    </Register>
    <Register start="+0x1008+384" size="4" name="DMA_TCD12_NBYTES_MLOFFNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES"/>
      <BitField start="30" size="1" name="DMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR"/>
      </BitField>
      <BitField start="31" size="1" name="SMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR"/>
      </BitField>
    </Register>
    <Register start="+0x1008+416" size="4" name="DMA_TCD13_NBYTES_MLOFFNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES"/>
      <BitField start="30" size="1" name="DMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR"/>
      </BitField>
      <BitField start="31" size="1" name="SMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR"/>
      </BitField>
    </Register>
    <Register start="+0x1008+448" size="4" name="DMA_TCD14_NBYTES_MLOFFNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES"/>
      <BitField start="30" size="1" name="DMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR"/>
      </BitField>
      <BitField start="31" size="1" name="SMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR"/>
      </BitField>
    </Register>
    <Register start="+0x1008+480" size="4" name="DMA_TCD15_NBYTES_MLOFFNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES"/>
      <BitField start="30" size="1" name="DMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR"/>
      </BitField>
      <BitField start="31" size="1" name="SMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR"/>
      </BitField>
    </Register>
    <Register start="+0x1008+512" size="4" name="DMA_TCD16_NBYTES_MLOFFNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES"/>
      <BitField start="30" size="1" name="DMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR"/>
      </BitField>
      <BitField start="31" size="1" name="SMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR"/>
      </BitField>
    </Register>
    <Register start="+0x1008+544" size="4" name="DMA_TCD17_NBYTES_MLOFFNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES"/>
      <BitField start="30" size="1" name="DMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR"/>
      </BitField>
      <BitField start="31" size="1" name="SMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR"/>
      </BitField>
    </Register>
    <Register start="+0x1008+576" size="4" name="DMA_TCD18_NBYTES_MLOFFNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES"/>
      <BitField start="30" size="1" name="DMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR"/>
      </BitField>
      <BitField start="31" size="1" name="SMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR"/>
      </BitField>
    </Register>
    <Register start="+0x1008+608" size="4" name="DMA_TCD19_NBYTES_MLOFFNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES"/>
      <BitField start="30" size="1" name="DMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR"/>
      </BitField>
      <BitField start="31" size="1" name="SMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR"/>
      </BitField>
    </Register>
    <Register start="+0x1008+640" size="4" name="DMA_TCD20_NBYTES_MLOFFNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES"/>
      <BitField start="30" size="1" name="DMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR"/>
      </BitField>
      <BitField start="31" size="1" name="SMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR"/>
      </BitField>
    </Register>
    <Register start="+0x1008+672" size="4" name="DMA_TCD21_NBYTES_MLOFFNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES"/>
      <BitField start="30" size="1" name="DMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR"/>
      </BitField>
      <BitField start="31" size="1" name="SMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR"/>
      </BitField>
    </Register>
    <Register start="+0x1008+704" size="4" name="DMA_TCD22_NBYTES_MLOFFNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES"/>
      <BitField start="30" size="1" name="DMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR"/>
      </BitField>
      <BitField start="31" size="1" name="SMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR"/>
      </BitField>
    </Register>
    <Register start="+0x1008+736" size="4" name="DMA_TCD23_NBYTES_MLOFFNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES"/>
      <BitField start="30" size="1" name="DMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR"/>
      </BitField>
      <BitField start="31" size="1" name="SMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR"/>
      </BitField>
    </Register>
    <Register start="+0x1008+768" size="4" name="DMA_TCD24_NBYTES_MLOFFNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES"/>
      <BitField start="30" size="1" name="DMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR"/>
      </BitField>
      <BitField start="31" size="1" name="SMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR"/>
      </BitField>
    </Register>
    <Register start="+0x1008+800" size="4" name="DMA_TCD25_NBYTES_MLOFFNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES"/>
      <BitField start="30" size="1" name="DMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR"/>
      </BitField>
      <BitField start="31" size="1" name="SMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR"/>
      </BitField>
    </Register>
    <Register start="+0x1008+832" size="4" name="DMA_TCD26_NBYTES_MLOFFNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES"/>
      <BitField start="30" size="1" name="DMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR"/>
      </BitField>
      <BitField start="31" size="1" name="SMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR"/>
      </BitField>
    </Register>
    <Register start="+0x1008+864" size="4" name="DMA_TCD27_NBYTES_MLOFFNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES"/>
      <BitField start="30" size="1" name="DMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR"/>
      </BitField>
      <BitField start="31" size="1" name="SMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR"/>
      </BitField>
    </Register>
    <Register start="+0x1008+896" size="4" name="DMA_TCD28_NBYTES_MLOFFNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES"/>
      <BitField start="30" size="1" name="DMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR"/>
      </BitField>
      <BitField start="31" size="1" name="SMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR"/>
      </BitField>
    </Register>
    <Register start="+0x1008+928" size="4" name="DMA_TCD29_NBYTES_MLOFFNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES"/>
      <BitField start="30" size="1" name="DMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR"/>
      </BitField>
      <BitField start="31" size="1" name="SMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR"/>
      </BitField>
    </Register>
    <Register start="+0x1008+960" size="4" name="DMA_TCD30_NBYTES_MLOFFNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES"/>
      <BitField start="30" size="1" name="DMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR"/>
      </BitField>
      <BitField start="31" size="1" name="SMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR"/>
      </BitField>
    </Register>
    <Register start="+0x1008+992" size="4" name="DMA_TCD31_NBYTES_MLOFFNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="30" name="NBYTES"/>
      <BitField start="30" size="1" name="DMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the DADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the DADDR"/>
      </BitField>
      <BitField start="31" size="1" name="SMLOE">
        <Enum name="0" start="0b0" description="The minor loop offset is not applied to the SADDR"/>
        <Enum name="1" start="0b1" description="The minor loop offset is applied to the SADDR"/>
      </BitField>
    </Register>
    <Register start="+0x1008+0" size="4" name="DMA_TCD0_NBYTES_MLNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES"/>
    </Register>
    <Register start="+0x1008+32" size="4" name="DMA_TCD1_NBYTES_MLNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES"/>
    </Register>
    <Register start="+0x1008+64" size="4" name="DMA_TCD2_NBYTES_MLNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES"/>
    </Register>
    <Register start="+0x1008+96" size="4" name="DMA_TCD3_NBYTES_MLNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES"/>
    </Register>
    <Register start="+0x1008+128" size="4" name="DMA_TCD4_NBYTES_MLNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES"/>
    </Register>
    <Register start="+0x1008+160" size="4" name="DMA_TCD5_NBYTES_MLNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES"/>
    </Register>
    <Register start="+0x1008+192" size="4" name="DMA_TCD6_NBYTES_MLNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES"/>
    </Register>
    <Register start="+0x1008+224" size="4" name="DMA_TCD7_NBYTES_MLNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES"/>
    </Register>
    <Register start="+0x1008+256" size="4" name="DMA_TCD8_NBYTES_MLNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES"/>
    </Register>
    <Register start="+0x1008+288" size="4" name="DMA_TCD9_NBYTES_MLNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES"/>
    </Register>
    <Register start="+0x1008+320" size="4" name="DMA_TCD10_NBYTES_MLNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES"/>
    </Register>
    <Register start="+0x1008+352" size="4" name="DMA_TCD11_NBYTES_MLNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES"/>
    </Register>
    <Register start="+0x1008+384" size="4" name="DMA_TCD12_NBYTES_MLNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES"/>
    </Register>
    <Register start="+0x1008+416" size="4" name="DMA_TCD13_NBYTES_MLNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES"/>
    </Register>
    <Register start="+0x1008+448" size="4" name="DMA_TCD14_NBYTES_MLNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES"/>
    </Register>
    <Register start="+0x1008+480" size="4" name="DMA_TCD15_NBYTES_MLNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES"/>
    </Register>
    <Register start="+0x1008+512" size="4" name="DMA_TCD16_NBYTES_MLNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES"/>
    </Register>
    <Register start="+0x1008+544" size="4" name="DMA_TCD17_NBYTES_MLNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES"/>
    </Register>
    <Register start="+0x1008+576" size="4" name="DMA_TCD18_NBYTES_MLNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES"/>
    </Register>
    <Register start="+0x1008+608" size="4" name="DMA_TCD19_NBYTES_MLNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES"/>
    </Register>
    <Register start="+0x1008+640" size="4" name="DMA_TCD20_NBYTES_MLNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES"/>
    </Register>
    <Register start="+0x1008+672" size="4" name="DMA_TCD21_NBYTES_MLNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES"/>
    </Register>
    <Register start="+0x1008+704" size="4" name="DMA_TCD22_NBYTES_MLNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES"/>
    </Register>
    <Register start="+0x1008+736" size="4" name="DMA_TCD23_NBYTES_MLNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES"/>
    </Register>
    <Register start="+0x1008+768" size="4" name="DMA_TCD24_NBYTES_MLNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES"/>
    </Register>
    <Register start="+0x1008+800" size="4" name="DMA_TCD25_NBYTES_MLNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES"/>
    </Register>
    <Register start="+0x1008+832" size="4" name="DMA_TCD26_NBYTES_MLNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES"/>
    </Register>
    <Register start="+0x1008+864" size="4" name="DMA_TCD27_NBYTES_MLNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES"/>
    </Register>
    <Register start="+0x1008+896" size="4" name="DMA_TCD28_NBYTES_MLNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES"/>
    </Register>
    <Register start="+0x1008+928" size="4" name="DMA_TCD29_NBYTES_MLNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES"/>
    </Register>
    <Register start="+0x1008+960" size="4" name="DMA_TCD30_NBYTES_MLNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES"/>
    </Register>
    <Register start="+0x1008+992" size="4" name="DMA_TCD31_NBYTES_MLNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="NBYTES"/>
    </Register>
    <Register start="+0x100C+0" size="4" name="DMA_TCD0_SLAST" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST"/>
    </Register>
    <Register start="+0x100C+32" size="4" name="DMA_TCD1_SLAST" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST"/>
    </Register>
    <Register start="+0x100C+64" size="4" name="DMA_TCD2_SLAST" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST"/>
    </Register>
    <Register start="+0x100C+96" size="4" name="DMA_TCD3_SLAST" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST"/>
    </Register>
    <Register start="+0x100C+128" size="4" name="DMA_TCD4_SLAST" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST"/>
    </Register>
    <Register start="+0x100C+160" size="4" name="DMA_TCD5_SLAST" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST"/>
    </Register>
    <Register start="+0x100C+192" size="4" name="DMA_TCD6_SLAST" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST"/>
    </Register>
    <Register start="+0x100C+224" size="4" name="DMA_TCD7_SLAST" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST"/>
    </Register>
    <Register start="+0x100C+256" size="4" name="DMA_TCD8_SLAST" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST"/>
    </Register>
    <Register start="+0x100C+288" size="4" name="DMA_TCD9_SLAST" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST"/>
    </Register>
    <Register start="+0x100C+320" size="4" name="DMA_TCD10_SLAST" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST"/>
    </Register>
    <Register start="+0x100C+352" size="4" name="DMA_TCD11_SLAST" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST"/>
    </Register>
    <Register start="+0x100C+384" size="4" name="DMA_TCD12_SLAST" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST"/>
    </Register>
    <Register start="+0x100C+416" size="4" name="DMA_TCD13_SLAST" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST"/>
    </Register>
    <Register start="+0x100C+448" size="4" name="DMA_TCD14_SLAST" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST"/>
    </Register>
    <Register start="+0x100C+480" size="4" name="DMA_TCD15_SLAST" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST"/>
    </Register>
    <Register start="+0x100C+512" size="4" name="DMA_TCD16_SLAST" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST"/>
    </Register>
    <Register start="+0x100C+544" size="4" name="DMA_TCD17_SLAST" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST"/>
    </Register>
    <Register start="+0x100C+576" size="4" name="DMA_TCD18_SLAST" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST"/>
    </Register>
    <Register start="+0x100C+608" size="4" name="DMA_TCD19_SLAST" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST"/>
    </Register>
    <Register start="+0x100C+640" size="4" name="DMA_TCD20_SLAST" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST"/>
    </Register>
    <Register start="+0x100C+672" size="4" name="DMA_TCD21_SLAST" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST"/>
    </Register>
    <Register start="+0x100C+704" size="4" name="DMA_TCD22_SLAST" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST"/>
    </Register>
    <Register start="+0x100C+736" size="4" name="DMA_TCD23_SLAST" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST"/>
    </Register>
    <Register start="+0x100C+768" size="4" name="DMA_TCD24_SLAST" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST"/>
    </Register>
    <Register start="+0x100C+800" size="4" name="DMA_TCD25_SLAST" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST"/>
    </Register>
    <Register start="+0x100C+832" size="4" name="DMA_TCD26_SLAST" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST"/>
    </Register>
    <Register start="+0x100C+864" size="4" name="DMA_TCD27_SLAST" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST"/>
    </Register>
    <Register start="+0x100C+896" size="4" name="DMA_TCD28_SLAST" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST"/>
    </Register>
    <Register start="+0x100C+928" size="4" name="DMA_TCD29_SLAST" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST"/>
    </Register>
    <Register start="+0x100C+960" size="4" name="DMA_TCD30_SLAST" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST"/>
    </Register>
    <Register start="+0x100C+992" size="4" name="DMA_TCD31_SLAST" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="SLAST"/>
    </Register>
    <Register start="+0x1010+0" size="4" name="DMA_TCD0_DADDR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR"/>
    </Register>
    <Register start="+0x1010+32" size="4" name="DMA_TCD1_DADDR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR"/>
    </Register>
    <Register start="+0x1010+64" size="4" name="DMA_TCD2_DADDR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR"/>
    </Register>
    <Register start="+0x1010+96" size="4" name="DMA_TCD3_DADDR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR"/>
    </Register>
    <Register start="+0x1010+128" size="4" name="DMA_TCD4_DADDR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR"/>
    </Register>
    <Register start="+0x1010+160" size="4" name="DMA_TCD5_DADDR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR"/>
    </Register>
    <Register start="+0x1010+192" size="4" name="DMA_TCD6_DADDR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR"/>
    </Register>
    <Register start="+0x1010+224" size="4" name="DMA_TCD7_DADDR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR"/>
    </Register>
    <Register start="+0x1010+256" size="4" name="DMA_TCD8_DADDR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR"/>
    </Register>
    <Register start="+0x1010+288" size="4" name="DMA_TCD9_DADDR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR"/>
    </Register>
    <Register start="+0x1010+320" size="4" name="DMA_TCD10_DADDR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR"/>
    </Register>
    <Register start="+0x1010+352" size="4" name="DMA_TCD11_DADDR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR"/>
    </Register>
    <Register start="+0x1010+384" size="4" name="DMA_TCD12_DADDR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR"/>
    </Register>
    <Register start="+0x1010+416" size="4" name="DMA_TCD13_DADDR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR"/>
    </Register>
    <Register start="+0x1010+448" size="4" name="DMA_TCD14_DADDR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR"/>
    </Register>
    <Register start="+0x1010+480" size="4" name="DMA_TCD15_DADDR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR"/>
    </Register>
    <Register start="+0x1010+512" size="4" name="DMA_TCD16_DADDR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR"/>
    </Register>
    <Register start="+0x1010+544" size="4" name="DMA_TCD17_DADDR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR"/>
    </Register>
    <Register start="+0x1010+576" size="4" name="DMA_TCD18_DADDR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR"/>
    </Register>
    <Register start="+0x1010+608" size="4" name="DMA_TCD19_DADDR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR"/>
    </Register>
    <Register start="+0x1010+640" size="4" name="DMA_TCD20_DADDR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR"/>
    </Register>
    <Register start="+0x1010+672" size="4" name="DMA_TCD21_DADDR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR"/>
    </Register>
    <Register start="+0x1010+704" size="4" name="DMA_TCD22_DADDR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR"/>
    </Register>
    <Register start="+0x1010+736" size="4" name="DMA_TCD23_DADDR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR"/>
    </Register>
    <Register start="+0x1010+768" size="4" name="DMA_TCD24_DADDR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR"/>
    </Register>
    <Register start="+0x1010+800" size="4" name="DMA_TCD25_DADDR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR"/>
    </Register>
    <Register start="+0x1010+832" size="4" name="DMA_TCD26_DADDR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR"/>
    </Register>
    <Register start="+0x1010+864" size="4" name="DMA_TCD27_DADDR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR"/>
    </Register>
    <Register start="+0x1010+896" size="4" name="DMA_TCD28_DADDR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR"/>
    </Register>
    <Register start="+0x1010+928" size="4" name="DMA_TCD29_DADDR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR"/>
    </Register>
    <Register start="+0x1010+960" size="4" name="DMA_TCD30_DADDR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR"/>
    </Register>
    <Register start="+0x1010+992" size="4" name="DMA_TCD31_DADDR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DADDR"/>
    </Register>
    <Register start="+0x1014+0" size="2" name="DMA_TCD0_DOFF" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF"/>
    </Register>
    <Register start="+0x1014+32" size="2" name="DMA_TCD1_DOFF" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF"/>
    </Register>
    <Register start="+0x1014+64" size="2" name="DMA_TCD2_DOFF" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF"/>
    </Register>
    <Register start="+0x1014+96" size="2" name="DMA_TCD3_DOFF" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF"/>
    </Register>
    <Register start="+0x1014+128" size="2" name="DMA_TCD4_DOFF" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF"/>
    </Register>
    <Register start="+0x1014+160" size="2" name="DMA_TCD5_DOFF" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF"/>
    </Register>
    <Register start="+0x1014+192" size="2" name="DMA_TCD6_DOFF" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF"/>
    </Register>
    <Register start="+0x1014+224" size="2" name="DMA_TCD7_DOFF" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF"/>
    </Register>
    <Register start="+0x1014+256" size="2" name="DMA_TCD8_DOFF" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF"/>
    </Register>
    <Register start="+0x1014+288" size="2" name="DMA_TCD9_DOFF" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF"/>
    </Register>
    <Register start="+0x1014+320" size="2" name="DMA_TCD10_DOFF" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF"/>
    </Register>
    <Register start="+0x1014+352" size="2" name="DMA_TCD11_DOFF" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF"/>
    </Register>
    <Register start="+0x1014+384" size="2" name="DMA_TCD12_DOFF" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF"/>
    </Register>
    <Register start="+0x1014+416" size="2" name="DMA_TCD13_DOFF" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF"/>
    </Register>
    <Register start="+0x1014+448" size="2" name="DMA_TCD14_DOFF" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF"/>
    </Register>
    <Register start="+0x1014+480" size="2" name="DMA_TCD15_DOFF" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF"/>
    </Register>
    <Register start="+0x1014+512" size="2" name="DMA_TCD16_DOFF" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF"/>
    </Register>
    <Register start="+0x1014+544" size="2" name="DMA_TCD17_DOFF" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF"/>
    </Register>
    <Register start="+0x1014+576" size="2" name="DMA_TCD18_DOFF" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF"/>
    </Register>
    <Register start="+0x1014+608" size="2" name="DMA_TCD19_DOFF" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF"/>
    </Register>
    <Register start="+0x1014+640" size="2" name="DMA_TCD20_DOFF" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF"/>
    </Register>
    <Register start="+0x1014+672" size="2" name="DMA_TCD21_DOFF" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF"/>
    </Register>
    <Register start="+0x1014+704" size="2" name="DMA_TCD22_DOFF" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF"/>
    </Register>
    <Register start="+0x1014+736" size="2" name="DMA_TCD23_DOFF" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF"/>
    </Register>
    <Register start="+0x1014+768" size="2" name="DMA_TCD24_DOFF" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF"/>
    </Register>
    <Register start="+0x1014+800" size="2" name="DMA_TCD25_DOFF" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF"/>
    </Register>
    <Register start="+0x1014+832" size="2" name="DMA_TCD26_DOFF" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF"/>
    </Register>
    <Register start="+0x1014+864" size="2" name="DMA_TCD27_DOFF" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF"/>
    </Register>
    <Register start="+0x1014+896" size="2" name="DMA_TCD28_DOFF" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF"/>
    </Register>
    <Register start="+0x1014+928" size="2" name="DMA_TCD29_DOFF" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF"/>
    </Register>
    <Register start="+0x1014+960" size="2" name="DMA_TCD30_DOFF" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF"/>
    </Register>
    <Register start="+0x1014+992" size="2" name="DMA_TCD31_DOFF" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="16" name="DOFF"/>
    </Register>
    <Register start="+0x1016+0" size="2" name="DMA_TCD0_CITER_ELINKYES" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER"/>
      <BitField start="9" size="5" name="LINKCH"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x1016+32" size="2" name="DMA_TCD1_CITER_ELINKYES" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER"/>
      <BitField start="9" size="5" name="LINKCH"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x1016+64" size="2" name="DMA_TCD2_CITER_ELINKYES" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER"/>
      <BitField start="9" size="5" name="LINKCH"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x1016+96" size="2" name="DMA_TCD3_CITER_ELINKYES" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER"/>
      <BitField start="9" size="5" name="LINKCH"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x1016+128" size="2" name="DMA_TCD4_CITER_ELINKYES" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER"/>
      <BitField start="9" size="5" name="LINKCH"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x1016+160" size="2" name="DMA_TCD5_CITER_ELINKYES" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER"/>
      <BitField start="9" size="5" name="LINKCH"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x1016+192" size="2" name="DMA_TCD6_CITER_ELINKYES" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER"/>
      <BitField start="9" size="5" name="LINKCH"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x1016+224" size="2" name="DMA_TCD7_CITER_ELINKYES" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER"/>
      <BitField start="9" size="5" name="LINKCH"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x1016+256" size="2" name="DMA_TCD8_CITER_ELINKYES" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER"/>
      <BitField start="9" size="5" name="LINKCH"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x1016+288" size="2" name="DMA_TCD9_CITER_ELINKYES" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER"/>
      <BitField start="9" size="5" name="LINKCH"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x1016+320" size="2" name="DMA_TCD10_CITER_ELINKYES" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER"/>
      <BitField start="9" size="5" name="LINKCH"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x1016+352" size="2" name="DMA_TCD11_CITER_ELINKYES" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER"/>
      <BitField start="9" size="5" name="LINKCH"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x1016+384" size="2" name="DMA_TCD12_CITER_ELINKYES" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER"/>
      <BitField start="9" size="5" name="LINKCH"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x1016+416" size="2" name="DMA_TCD13_CITER_ELINKYES" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER"/>
      <BitField start="9" size="5" name="LINKCH"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x1016+448" size="2" name="DMA_TCD14_CITER_ELINKYES" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER"/>
      <BitField start="9" size="5" name="LINKCH"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x1016+480" size="2" name="DMA_TCD15_CITER_ELINKYES" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER"/>
      <BitField start="9" size="5" name="LINKCH"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x1016+512" size="2" name="DMA_TCD16_CITER_ELINKYES" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER"/>
      <BitField start="9" size="5" name="LINKCH"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x1016+544" size="2" name="DMA_TCD17_CITER_ELINKYES" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER"/>
      <BitField start="9" size="5" name="LINKCH"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x1016+576" size="2" name="DMA_TCD18_CITER_ELINKYES" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER"/>
      <BitField start="9" size="5" name="LINKCH"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x1016+608" size="2" name="DMA_TCD19_CITER_ELINKYES" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER"/>
      <BitField start="9" size="5" name="LINKCH"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x1016+640" size="2" name="DMA_TCD20_CITER_ELINKYES" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER"/>
      <BitField start="9" size="5" name="LINKCH"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x1016+672" size="2" name="DMA_TCD21_CITER_ELINKYES" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER"/>
      <BitField start="9" size="5" name="LINKCH"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x1016+704" size="2" name="DMA_TCD22_CITER_ELINKYES" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER"/>
      <BitField start="9" size="5" name="LINKCH"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x1016+736" size="2" name="DMA_TCD23_CITER_ELINKYES" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER"/>
      <BitField start="9" size="5" name="LINKCH"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x1016+768" size="2" name="DMA_TCD24_CITER_ELINKYES" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER"/>
      <BitField start="9" size="5" name="LINKCH"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x1016+800" size="2" name="DMA_TCD25_CITER_ELINKYES" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER"/>
      <BitField start="9" size="5" name="LINKCH"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x1016+832" size="2" name="DMA_TCD26_CITER_ELINKYES" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER"/>
      <BitField start="9" size="5" name="LINKCH"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x1016+864" size="2" name="DMA_TCD27_CITER_ELINKYES" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER"/>
      <BitField start="9" size="5" name="LINKCH"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x1016+896" size="2" name="DMA_TCD28_CITER_ELINKYES" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER"/>
      <BitField start="9" size="5" name="LINKCH"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x1016+928" size="2" name="DMA_TCD29_CITER_ELINKYES" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER"/>
      <BitField start="9" size="5" name="LINKCH"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x1016+960" size="2" name="DMA_TCD30_CITER_ELINKYES" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER"/>
      <BitField start="9" size="5" name="LINKCH"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x1016+992" size="2" name="DMA_TCD31_CITER_ELINKYES" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="CITER"/>
      <BitField start="9" size="5" name="LINKCH"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x1016+0" size="2" name="DMA_TCD0_CITER_ELINKNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x1016+32" size="2" name="DMA_TCD1_CITER_ELINKNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x1016+64" size="2" name="DMA_TCD2_CITER_ELINKNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x1016+96" size="2" name="DMA_TCD3_CITER_ELINKNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x1016+128" size="2" name="DMA_TCD4_CITER_ELINKNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x1016+160" size="2" name="DMA_TCD5_CITER_ELINKNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x1016+192" size="2" name="DMA_TCD6_CITER_ELINKNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x1016+224" size="2" name="DMA_TCD7_CITER_ELINKNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x1016+256" size="2" name="DMA_TCD8_CITER_ELINKNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x1016+288" size="2" name="DMA_TCD9_CITER_ELINKNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x1016+320" size="2" name="DMA_TCD10_CITER_ELINKNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x1016+352" size="2" name="DMA_TCD11_CITER_ELINKNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x1016+384" size="2" name="DMA_TCD12_CITER_ELINKNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x1016+416" size="2" name="DMA_TCD13_CITER_ELINKNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x1016+448" size="2" name="DMA_TCD14_CITER_ELINKNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x1016+480" size="2" name="DMA_TCD15_CITER_ELINKNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x1016+512" size="2" name="DMA_TCD16_CITER_ELINKNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x1016+544" size="2" name="DMA_TCD17_CITER_ELINKNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x1016+576" size="2" name="DMA_TCD18_CITER_ELINKNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x1016+608" size="2" name="DMA_TCD19_CITER_ELINKNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x1016+640" size="2" name="DMA_TCD20_CITER_ELINKNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x1016+672" size="2" name="DMA_TCD21_CITER_ELINKNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x1016+704" size="2" name="DMA_TCD22_CITER_ELINKNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x1016+736" size="2" name="DMA_TCD23_CITER_ELINKNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x1016+768" size="2" name="DMA_TCD24_CITER_ELINKNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x1016+800" size="2" name="DMA_TCD25_CITER_ELINKNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x1016+832" size="2" name="DMA_TCD26_CITER_ELINKNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x1016+864" size="2" name="DMA_TCD27_CITER_ELINKNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x1016+896" size="2" name="DMA_TCD28_CITER_ELINKNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x1016+928" size="2" name="DMA_TCD29_CITER_ELINKNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x1016+960" size="2" name="DMA_TCD30_CITER_ELINKNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x1016+992" size="2" name="DMA_TCD31_CITER_ELINKNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="CITER"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x1018+0" size="4" name="DMA_TCD0_DLASTSGA" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA"/>
    </Register>
    <Register start="+0x1018+32" size="4" name="DMA_TCD1_DLASTSGA" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA"/>
    </Register>
    <Register start="+0x1018+64" size="4" name="DMA_TCD2_DLASTSGA" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA"/>
    </Register>
    <Register start="+0x1018+96" size="4" name="DMA_TCD3_DLASTSGA" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA"/>
    </Register>
    <Register start="+0x1018+128" size="4" name="DMA_TCD4_DLASTSGA" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA"/>
    </Register>
    <Register start="+0x1018+160" size="4" name="DMA_TCD5_DLASTSGA" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA"/>
    </Register>
    <Register start="+0x1018+192" size="4" name="DMA_TCD6_DLASTSGA" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA"/>
    </Register>
    <Register start="+0x1018+224" size="4" name="DMA_TCD7_DLASTSGA" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA"/>
    </Register>
    <Register start="+0x1018+256" size="4" name="DMA_TCD8_DLASTSGA" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA"/>
    </Register>
    <Register start="+0x1018+288" size="4" name="DMA_TCD9_DLASTSGA" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA"/>
    </Register>
    <Register start="+0x1018+320" size="4" name="DMA_TCD10_DLASTSGA" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA"/>
    </Register>
    <Register start="+0x1018+352" size="4" name="DMA_TCD11_DLASTSGA" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA"/>
    </Register>
    <Register start="+0x1018+384" size="4" name="DMA_TCD12_DLASTSGA" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA"/>
    </Register>
    <Register start="+0x1018+416" size="4" name="DMA_TCD13_DLASTSGA" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA"/>
    </Register>
    <Register start="+0x1018+448" size="4" name="DMA_TCD14_DLASTSGA" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA"/>
    </Register>
    <Register start="+0x1018+480" size="4" name="DMA_TCD15_DLASTSGA" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA"/>
    </Register>
    <Register start="+0x1018+512" size="4" name="DMA_TCD16_DLASTSGA" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA"/>
    </Register>
    <Register start="+0x1018+544" size="4" name="DMA_TCD17_DLASTSGA" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA"/>
    </Register>
    <Register start="+0x1018+576" size="4" name="DMA_TCD18_DLASTSGA" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA"/>
    </Register>
    <Register start="+0x1018+608" size="4" name="DMA_TCD19_DLASTSGA" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA"/>
    </Register>
    <Register start="+0x1018+640" size="4" name="DMA_TCD20_DLASTSGA" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA"/>
    </Register>
    <Register start="+0x1018+672" size="4" name="DMA_TCD21_DLASTSGA" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA"/>
    </Register>
    <Register start="+0x1018+704" size="4" name="DMA_TCD22_DLASTSGA" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA"/>
    </Register>
    <Register start="+0x1018+736" size="4" name="DMA_TCD23_DLASTSGA" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA"/>
    </Register>
    <Register start="+0x1018+768" size="4" name="DMA_TCD24_DLASTSGA" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA"/>
    </Register>
    <Register start="+0x1018+800" size="4" name="DMA_TCD25_DLASTSGA" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA"/>
    </Register>
    <Register start="+0x1018+832" size="4" name="DMA_TCD26_DLASTSGA" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA"/>
    </Register>
    <Register start="+0x1018+864" size="4" name="DMA_TCD27_DLASTSGA" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA"/>
    </Register>
    <Register start="+0x1018+896" size="4" name="DMA_TCD28_DLASTSGA" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA"/>
    </Register>
    <Register start="+0x1018+928" size="4" name="DMA_TCD29_DLASTSGA" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA"/>
    </Register>
    <Register start="+0x1018+960" size="4" name="DMA_TCD30_DLASTSGA" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA"/>
    </Register>
    <Register start="+0x1018+992" size="4" name="DMA_TCD31_DLASTSGA" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DLASTSGA"/>
    </Register>
    <Register start="+0x101C+0" size="2" name="DMA_TCD0_CSR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START">
        <Enum name="0" start="0b0" description="The channel is not explicitly started"/>
        <Enum name="1" start="0b1" description="The channel is explicitly started via a software initiated service request"/>
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR">
        <Enum name="0" start="0b0" description="The end-of-major loop interrupt is disabled"/>
        <Enum name="1" start="0b1" description="The end-of-major loop interrupt is enabled"/>
      </BitField>
      <BitField start="2" size="1" name="INTHALF">
        <Enum name="0" start="0b0" description="The half-point interrupt is disabled"/>
        <Enum name="1" start="0b1" description="The half-point interrupt is enabled"/>
      </BitField>
      <BitField start="3" size="1" name="DREQ">
        <Enum name="0" start="0b0" description="The channel's ERQ bit is not affected"/>
        <Enum name="1" start="0b1" description="The channel's ERQ bit is cleared when the major loop is complete"/>
      </BitField>
      <BitField start="4" size="1" name="ESG">
        <Enum name="0" start="0b0" description="The current channel's TCD is normal format."/>
        <Enum name="1" start="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution."/>
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
      <BitField start="6" size="1" name="ACTIVE"/>
      <BitField start="7" size="1" name="DONE"/>
      <BitField start="8" size="5" name="MAJORLINKCH"/>
      <BitField start="14" size="2" name="BWC">
        <Enum name="00" start="0b00" description="No eDMA engine stalls"/>
        <Enum name="01" start="0b01" description="Reserved"/>
        <Enum name="10" start="0b10" description="eDMA engine stalls for 4 cycles after each r/w"/>
        <Enum name="11" start="0b11" description="eDMA engine stalls for 8 cycles after each r/w"/>
      </BitField>
    </Register>
    <Register start="+0x101C+32" size="2" name="DMA_TCD1_CSR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START">
        <Enum name="0" start="0b0" description="The channel is not explicitly started"/>
        <Enum name="1" start="0b1" description="The channel is explicitly started via a software initiated service request"/>
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR">
        <Enum name="0" start="0b0" description="The end-of-major loop interrupt is disabled"/>
        <Enum name="1" start="0b1" description="The end-of-major loop interrupt is enabled"/>
      </BitField>
      <BitField start="2" size="1" name="INTHALF">
        <Enum name="0" start="0b0" description="The half-point interrupt is disabled"/>
        <Enum name="1" start="0b1" description="The half-point interrupt is enabled"/>
      </BitField>
      <BitField start="3" size="1" name="DREQ">
        <Enum name="0" start="0b0" description="The channel's ERQ bit is not affected"/>
        <Enum name="1" start="0b1" description="The channel's ERQ bit is cleared when the major loop is complete"/>
      </BitField>
      <BitField start="4" size="1" name="ESG">
        <Enum name="0" start="0b0" description="The current channel's TCD is normal format."/>
        <Enum name="1" start="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution."/>
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
      <BitField start="6" size="1" name="ACTIVE"/>
      <BitField start="7" size="1" name="DONE"/>
      <BitField start="8" size="5" name="MAJORLINKCH"/>
      <BitField start="14" size="2" name="BWC">
        <Enum name="00" start="0b00" description="No eDMA engine stalls"/>
        <Enum name="01" start="0b01" description="Reserved"/>
        <Enum name="10" start="0b10" description="eDMA engine stalls for 4 cycles after each r/w"/>
        <Enum name="11" start="0b11" description="eDMA engine stalls for 8 cycles after each r/w"/>
      </BitField>
    </Register>
    <Register start="+0x101C+64" size="2" name="DMA_TCD2_CSR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START">
        <Enum name="0" start="0b0" description="The channel is not explicitly started"/>
        <Enum name="1" start="0b1" description="The channel is explicitly started via a software initiated service request"/>
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR">
        <Enum name="0" start="0b0" description="The end-of-major loop interrupt is disabled"/>
        <Enum name="1" start="0b1" description="The end-of-major loop interrupt is enabled"/>
      </BitField>
      <BitField start="2" size="1" name="INTHALF">
        <Enum name="0" start="0b0" description="The half-point interrupt is disabled"/>
        <Enum name="1" start="0b1" description="The half-point interrupt is enabled"/>
      </BitField>
      <BitField start="3" size="1" name="DREQ">
        <Enum name="0" start="0b0" description="The channel's ERQ bit is not affected"/>
        <Enum name="1" start="0b1" description="The channel's ERQ bit is cleared when the major loop is complete"/>
      </BitField>
      <BitField start="4" size="1" name="ESG">
        <Enum name="0" start="0b0" description="The current channel's TCD is normal format."/>
        <Enum name="1" start="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution."/>
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
      <BitField start="6" size="1" name="ACTIVE"/>
      <BitField start="7" size="1" name="DONE"/>
      <BitField start="8" size="5" name="MAJORLINKCH"/>
      <BitField start="14" size="2" name="BWC">
        <Enum name="00" start="0b00" description="No eDMA engine stalls"/>
        <Enum name="01" start="0b01" description="Reserved"/>
        <Enum name="10" start="0b10" description="eDMA engine stalls for 4 cycles after each r/w"/>
        <Enum name="11" start="0b11" description="eDMA engine stalls for 8 cycles after each r/w"/>
      </BitField>
    </Register>
    <Register start="+0x101C+96" size="2" name="DMA_TCD3_CSR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START">
        <Enum name="0" start="0b0" description="The channel is not explicitly started"/>
        <Enum name="1" start="0b1" description="The channel is explicitly started via a software initiated service request"/>
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR">
        <Enum name="0" start="0b0" description="The end-of-major loop interrupt is disabled"/>
        <Enum name="1" start="0b1" description="The end-of-major loop interrupt is enabled"/>
      </BitField>
      <BitField start="2" size="1" name="INTHALF">
        <Enum name="0" start="0b0" description="The half-point interrupt is disabled"/>
        <Enum name="1" start="0b1" description="The half-point interrupt is enabled"/>
      </BitField>
      <BitField start="3" size="1" name="DREQ">
        <Enum name="0" start="0b0" description="The channel's ERQ bit is not affected"/>
        <Enum name="1" start="0b1" description="The channel's ERQ bit is cleared when the major loop is complete"/>
      </BitField>
      <BitField start="4" size="1" name="ESG">
        <Enum name="0" start="0b0" description="The current channel's TCD is normal format."/>
        <Enum name="1" start="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution."/>
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
      <BitField start="6" size="1" name="ACTIVE"/>
      <BitField start="7" size="1" name="DONE"/>
      <BitField start="8" size="5" name="MAJORLINKCH"/>
      <BitField start="14" size="2" name="BWC">
        <Enum name="00" start="0b00" description="No eDMA engine stalls"/>
        <Enum name="01" start="0b01" description="Reserved"/>
        <Enum name="10" start="0b10" description="eDMA engine stalls for 4 cycles after each r/w"/>
        <Enum name="11" start="0b11" description="eDMA engine stalls for 8 cycles after each r/w"/>
      </BitField>
    </Register>
    <Register start="+0x101C+128" size="2" name="DMA_TCD4_CSR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START">
        <Enum name="0" start="0b0" description="The channel is not explicitly started"/>
        <Enum name="1" start="0b1" description="The channel is explicitly started via a software initiated service request"/>
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR">
        <Enum name="0" start="0b0" description="The end-of-major loop interrupt is disabled"/>
        <Enum name="1" start="0b1" description="The end-of-major loop interrupt is enabled"/>
      </BitField>
      <BitField start="2" size="1" name="INTHALF">
        <Enum name="0" start="0b0" description="The half-point interrupt is disabled"/>
        <Enum name="1" start="0b1" description="The half-point interrupt is enabled"/>
      </BitField>
      <BitField start="3" size="1" name="DREQ">
        <Enum name="0" start="0b0" description="The channel's ERQ bit is not affected"/>
        <Enum name="1" start="0b1" description="The channel's ERQ bit is cleared when the major loop is complete"/>
      </BitField>
      <BitField start="4" size="1" name="ESG">
        <Enum name="0" start="0b0" description="The current channel's TCD is normal format."/>
        <Enum name="1" start="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution."/>
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
      <BitField start="6" size="1" name="ACTIVE"/>
      <BitField start="7" size="1" name="DONE"/>
      <BitField start="8" size="5" name="MAJORLINKCH"/>
      <BitField start="14" size="2" name="BWC">
        <Enum name="00" start="0b00" description="No eDMA engine stalls"/>
        <Enum name="01" start="0b01" description="Reserved"/>
        <Enum name="10" start="0b10" description="eDMA engine stalls for 4 cycles after each r/w"/>
        <Enum name="11" start="0b11" description="eDMA engine stalls for 8 cycles after each r/w"/>
      </BitField>
    </Register>
    <Register start="+0x101C+160" size="2" name="DMA_TCD5_CSR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START">
        <Enum name="0" start="0b0" description="The channel is not explicitly started"/>
        <Enum name="1" start="0b1" description="The channel is explicitly started via a software initiated service request"/>
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR">
        <Enum name="0" start="0b0" description="The end-of-major loop interrupt is disabled"/>
        <Enum name="1" start="0b1" description="The end-of-major loop interrupt is enabled"/>
      </BitField>
      <BitField start="2" size="1" name="INTHALF">
        <Enum name="0" start="0b0" description="The half-point interrupt is disabled"/>
        <Enum name="1" start="0b1" description="The half-point interrupt is enabled"/>
      </BitField>
      <BitField start="3" size="1" name="DREQ">
        <Enum name="0" start="0b0" description="The channel's ERQ bit is not affected"/>
        <Enum name="1" start="0b1" description="The channel's ERQ bit is cleared when the major loop is complete"/>
      </BitField>
      <BitField start="4" size="1" name="ESG">
        <Enum name="0" start="0b0" description="The current channel's TCD is normal format."/>
        <Enum name="1" start="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution."/>
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
      <BitField start="6" size="1" name="ACTIVE"/>
      <BitField start="7" size="1" name="DONE"/>
      <BitField start="8" size="5" name="MAJORLINKCH"/>
      <BitField start="14" size="2" name="BWC">
        <Enum name="00" start="0b00" description="No eDMA engine stalls"/>
        <Enum name="01" start="0b01" description="Reserved"/>
        <Enum name="10" start="0b10" description="eDMA engine stalls for 4 cycles after each r/w"/>
        <Enum name="11" start="0b11" description="eDMA engine stalls for 8 cycles after each r/w"/>
      </BitField>
    </Register>
    <Register start="+0x101C+192" size="2" name="DMA_TCD6_CSR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START">
        <Enum name="0" start="0b0" description="The channel is not explicitly started"/>
        <Enum name="1" start="0b1" description="The channel is explicitly started via a software initiated service request"/>
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR">
        <Enum name="0" start="0b0" description="The end-of-major loop interrupt is disabled"/>
        <Enum name="1" start="0b1" description="The end-of-major loop interrupt is enabled"/>
      </BitField>
      <BitField start="2" size="1" name="INTHALF">
        <Enum name="0" start="0b0" description="The half-point interrupt is disabled"/>
        <Enum name="1" start="0b1" description="The half-point interrupt is enabled"/>
      </BitField>
      <BitField start="3" size="1" name="DREQ">
        <Enum name="0" start="0b0" description="The channel's ERQ bit is not affected"/>
        <Enum name="1" start="0b1" description="The channel's ERQ bit is cleared when the major loop is complete"/>
      </BitField>
      <BitField start="4" size="1" name="ESG">
        <Enum name="0" start="0b0" description="The current channel's TCD is normal format."/>
        <Enum name="1" start="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution."/>
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
      <BitField start="6" size="1" name="ACTIVE"/>
      <BitField start="7" size="1" name="DONE"/>
      <BitField start="8" size="5" name="MAJORLINKCH"/>
      <BitField start="14" size="2" name="BWC">
        <Enum name="00" start="0b00" description="No eDMA engine stalls"/>
        <Enum name="01" start="0b01" description="Reserved"/>
        <Enum name="10" start="0b10" description="eDMA engine stalls for 4 cycles after each r/w"/>
        <Enum name="11" start="0b11" description="eDMA engine stalls for 8 cycles after each r/w"/>
      </BitField>
    </Register>
    <Register start="+0x101C+224" size="2" name="DMA_TCD7_CSR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START">
        <Enum name="0" start="0b0" description="The channel is not explicitly started"/>
        <Enum name="1" start="0b1" description="The channel is explicitly started via a software initiated service request"/>
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR">
        <Enum name="0" start="0b0" description="The end-of-major loop interrupt is disabled"/>
        <Enum name="1" start="0b1" description="The end-of-major loop interrupt is enabled"/>
      </BitField>
      <BitField start="2" size="1" name="INTHALF">
        <Enum name="0" start="0b0" description="The half-point interrupt is disabled"/>
        <Enum name="1" start="0b1" description="The half-point interrupt is enabled"/>
      </BitField>
      <BitField start="3" size="1" name="DREQ">
        <Enum name="0" start="0b0" description="The channel's ERQ bit is not affected"/>
        <Enum name="1" start="0b1" description="The channel's ERQ bit is cleared when the major loop is complete"/>
      </BitField>
      <BitField start="4" size="1" name="ESG">
        <Enum name="0" start="0b0" description="The current channel's TCD is normal format."/>
        <Enum name="1" start="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution."/>
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
      <BitField start="6" size="1" name="ACTIVE"/>
      <BitField start="7" size="1" name="DONE"/>
      <BitField start="8" size="5" name="MAJORLINKCH"/>
      <BitField start="14" size="2" name="BWC">
        <Enum name="00" start="0b00" description="No eDMA engine stalls"/>
        <Enum name="01" start="0b01" description="Reserved"/>
        <Enum name="10" start="0b10" description="eDMA engine stalls for 4 cycles after each r/w"/>
        <Enum name="11" start="0b11" description="eDMA engine stalls for 8 cycles after each r/w"/>
      </BitField>
    </Register>
    <Register start="+0x101C+256" size="2" name="DMA_TCD8_CSR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START">
        <Enum name="0" start="0b0" description="The channel is not explicitly started"/>
        <Enum name="1" start="0b1" description="The channel is explicitly started via a software initiated service request"/>
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR">
        <Enum name="0" start="0b0" description="The end-of-major loop interrupt is disabled"/>
        <Enum name="1" start="0b1" description="The end-of-major loop interrupt is enabled"/>
      </BitField>
      <BitField start="2" size="1" name="INTHALF">
        <Enum name="0" start="0b0" description="The half-point interrupt is disabled"/>
        <Enum name="1" start="0b1" description="The half-point interrupt is enabled"/>
      </BitField>
      <BitField start="3" size="1" name="DREQ">
        <Enum name="0" start="0b0" description="The channel's ERQ bit is not affected"/>
        <Enum name="1" start="0b1" description="The channel's ERQ bit is cleared when the major loop is complete"/>
      </BitField>
      <BitField start="4" size="1" name="ESG">
        <Enum name="0" start="0b0" description="The current channel's TCD is normal format."/>
        <Enum name="1" start="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution."/>
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
      <BitField start="6" size="1" name="ACTIVE"/>
      <BitField start="7" size="1" name="DONE"/>
      <BitField start="8" size="5" name="MAJORLINKCH"/>
      <BitField start="14" size="2" name="BWC">
        <Enum name="00" start="0b00" description="No eDMA engine stalls"/>
        <Enum name="01" start="0b01" description="Reserved"/>
        <Enum name="10" start="0b10" description="eDMA engine stalls for 4 cycles after each r/w"/>
        <Enum name="11" start="0b11" description="eDMA engine stalls for 8 cycles after each r/w"/>
      </BitField>
    </Register>
    <Register start="+0x101C+288" size="2" name="DMA_TCD9_CSR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START">
        <Enum name="0" start="0b0" description="The channel is not explicitly started"/>
        <Enum name="1" start="0b1" description="The channel is explicitly started via a software initiated service request"/>
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR">
        <Enum name="0" start="0b0" description="The end-of-major loop interrupt is disabled"/>
        <Enum name="1" start="0b1" description="The end-of-major loop interrupt is enabled"/>
      </BitField>
      <BitField start="2" size="1" name="INTHALF">
        <Enum name="0" start="0b0" description="The half-point interrupt is disabled"/>
        <Enum name="1" start="0b1" description="The half-point interrupt is enabled"/>
      </BitField>
      <BitField start="3" size="1" name="DREQ">
        <Enum name="0" start="0b0" description="The channel's ERQ bit is not affected"/>
        <Enum name="1" start="0b1" description="The channel's ERQ bit is cleared when the major loop is complete"/>
      </BitField>
      <BitField start="4" size="1" name="ESG">
        <Enum name="0" start="0b0" description="The current channel's TCD is normal format."/>
        <Enum name="1" start="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution."/>
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
      <BitField start="6" size="1" name="ACTIVE"/>
      <BitField start="7" size="1" name="DONE"/>
      <BitField start="8" size="5" name="MAJORLINKCH"/>
      <BitField start="14" size="2" name="BWC">
        <Enum name="00" start="0b00" description="No eDMA engine stalls"/>
        <Enum name="01" start="0b01" description="Reserved"/>
        <Enum name="10" start="0b10" description="eDMA engine stalls for 4 cycles after each r/w"/>
        <Enum name="11" start="0b11" description="eDMA engine stalls for 8 cycles after each r/w"/>
      </BitField>
    </Register>
    <Register start="+0x101C+320" size="2" name="DMA_TCD10_CSR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START">
        <Enum name="0" start="0b0" description="The channel is not explicitly started"/>
        <Enum name="1" start="0b1" description="The channel is explicitly started via a software initiated service request"/>
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR">
        <Enum name="0" start="0b0" description="The end-of-major loop interrupt is disabled"/>
        <Enum name="1" start="0b1" description="The end-of-major loop interrupt is enabled"/>
      </BitField>
      <BitField start="2" size="1" name="INTHALF">
        <Enum name="0" start="0b0" description="The half-point interrupt is disabled"/>
        <Enum name="1" start="0b1" description="The half-point interrupt is enabled"/>
      </BitField>
      <BitField start="3" size="1" name="DREQ">
        <Enum name="0" start="0b0" description="The channel's ERQ bit is not affected"/>
        <Enum name="1" start="0b1" description="The channel's ERQ bit is cleared when the major loop is complete"/>
      </BitField>
      <BitField start="4" size="1" name="ESG">
        <Enum name="0" start="0b0" description="The current channel's TCD is normal format."/>
        <Enum name="1" start="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution."/>
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
      <BitField start="6" size="1" name="ACTIVE"/>
      <BitField start="7" size="1" name="DONE"/>
      <BitField start="8" size="5" name="MAJORLINKCH"/>
      <BitField start="14" size="2" name="BWC">
        <Enum name="00" start="0b00" description="No eDMA engine stalls"/>
        <Enum name="01" start="0b01" description="Reserved"/>
        <Enum name="10" start="0b10" description="eDMA engine stalls for 4 cycles after each r/w"/>
        <Enum name="11" start="0b11" description="eDMA engine stalls for 8 cycles after each r/w"/>
      </BitField>
    </Register>
    <Register start="+0x101C+352" size="2" name="DMA_TCD11_CSR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START">
        <Enum name="0" start="0b0" description="The channel is not explicitly started"/>
        <Enum name="1" start="0b1" description="The channel is explicitly started via a software initiated service request"/>
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR">
        <Enum name="0" start="0b0" description="The end-of-major loop interrupt is disabled"/>
        <Enum name="1" start="0b1" description="The end-of-major loop interrupt is enabled"/>
      </BitField>
      <BitField start="2" size="1" name="INTHALF">
        <Enum name="0" start="0b0" description="The half-point interrupt is disabled"/>
        <Enum name="1" start="0b1" description="The half-point interrupt is enabled"/>
      </BitField>
      <BitField start="3" size="1" name="DREQ">
        <Enum name="0" start="0b0" description="The channel's ERQ bit is not affected"/>
        <Enum name="1" start="0b1" description="The channel's ERQ bit is cleared when the major loop is complete"/>
      </BitField>
      <BitField start="4" size="1" name="ESG">
        <Enum name="0" start="0b0" description="The current channel's TCD is normal format."/>
        <Enum name="1" start="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution."/>
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
      <BitField start="6" size="1" name="ACTIVE"/>
      <BitField start="7" size="1" name="DONE"/>
      <BitField start="8" size="5" name="MAJORLINKCH"/>
      <BitField start="14" size="2" name="BWC">
        <Enum name="00" start="0b00" description="No eDMA engine stalls"/>
        <Enum name="01" start="0b01" description="Reserved"/>
        <Enum name="10" start="0b10" description="eDMA engine stalls for 4 cycles after each r/w"/>
        <Enum name="11" start="0b11" description="eDMA engine stalls for 8 cycles after each r/w"/>
      </BitField>
    </Register>
    <Register start="+0x101C+384" size="2" name="DMA_TCD12_CSR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START">
        <Enum name="0" start="0b0" description="The channel is not explicitly started"/>
        <Enum name="1" start="0b1" description="The channel is explicitly started via a software initiated service request"/>
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR">
        <Enum name="0" start="0b0" description="The end-of-major loop interrupt is disabled"/>
        <Enum name="1" start="0b1" description="The end-of-major loop interrupt is enabled"/>
      </BitField>
      <BitField start="2" size="1" name="INTHALF">
        <Enum name="0" start="0b0" description="The half-point interrupt is disabled"/>
        <Enum name="1" start="0b1" description="The half-point interrupt is enabled"/>
      </BitField>
      <BitField start="3" size="1" name="DREQ">
        <Enum name="0" start="0b0" description="The channel's ERQ bit is not affected"/>
        <Enum name="1" start="0b1" description="The channel's ERQ bit is cleared when the major loop is complete"/>
      </BitField>
      <BitField start="4" size="1" name="ESG">
        <Enum name="0" start="0b0" description="The current channel's TCD is normal format."/>
        <Enum name="1" start="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution."/>
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
      <BitField start="6" size="1" name="ACTIVE"/>
      <BitField start="7" size="1" name="DONE"/>
      <BitField start="8" size="5" name="MAJORLINKCH"/>
      <BitField start="14" size="2" name="BWC">
        <Enum name="00" start="0b00" description="No eDMA engine stalls"/>
        <Enum name="01" start="0b01" description="Reserved"/>
        <Enum name="10" start="0b10" description="eDMA engine stalls for 4 cycles after each r/w"/>
        <Enum name="11" start="0b11" description="eDMA engine stalls for 8 cycles after each r/w"/>
      </BitField>
    </Register>
    <Register start="+0x101C+416" size="2" name="DMA_TCD13_CSR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START">
        <Enum name="0" start="0b0" description="The channel is not explicitly started"/>
        <Enum name="1" start="0b1" description="The channel is explicitly started via a software initiated service request"/>
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR">
        <Enum name="0" start="0b0" description="The end-of-major loop interrupt is disabled"/>
        <Enum name="1" start="0b1" description="The end-of-major loop interrupt is enabled"/>
      </BitField>
      <BitField start="2" size="1" name="INTHALF">
        <Enum name="0" start="0b0" description="The half-point interrupt is disabled"/>
        <Enum name="1" start="0b1" description="The half-point interrupt is enabled"/>
      </BitField>
      <BitField start="3" size="1" name="DREQ">
        <Enum name="0" start="0b0" description="The channel's ERQ bit is not affected"/>
        <Enum name="1" start="0b1" description="The channel's ERQ bit is cleared when the major loop is complete"/>
      </BitField>
      <BitField start="4" size="1" name="ESG">
        <Enum name="0" start="0b0" description="The current channel's TCD is normal format."/>
        <Enum name="1" start="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution."/>
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
      <BitField start="6" size="1" name="ACTIVE"/>
      <BitField start="7" size="1" name="DONE"/>
      <BitField start="8" size="5" name="MAJORLINKCH"/>
      <BitField start="14" size="2" name="BWC">
        <Enum name="00" start="0b00" description="No eDMA engine stalls"/>
        <Enum name="01" start="0b01" description="Reserved"/>
        <Enum name="10" start="0b10" description="eDMA engine stalls for 4 cycles after each r/w"/>
        <Enum name="11" start="0b11" description="eDMA engine stalls for 8 cycles after each r/w"/>
      </BitField>
    </Register>
    <Register start="+0x101C+448" size="2" name="DMA_TCD14_CSR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START">
        <Enum name="0" start="0b0" description="The channel is not explicitly started"/>
        <Enum name="1" start="0b1" description="The channel is explicitly started via a software initiated service request"/>
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR">
        <Enum name="0" start="0b0" description="The end-of-major loop interrupt is disabled"/>
        <Enum name="1" start="0b1" description="The end-of-major loop interrupt is enabled"/>
      </BitField>
      <BitField start="2" size="1" name="INTHALF">
        <Enum name="0" start="0b0" description="The half-point interrupt is disabled"/>
        <Enum name="1" start="0b1" description="The half-point interrupt is enabled"/>
      </BitField>
      <BitField start="3" size="1" name="DREQ">
        <Enum name="0" start="0b0" description="The channel's ERQ bit is not affected"/>
        <Enum name="1" start="0b1" description="The channel's ERQ bit is cleared when the major loop is complete"/>
      </BitField>
      <BitField start="4" size="1" name="ESG">
        <Enum name="0" start="0b0" description="The current channel's TCD is normal format."/>
        <Enum name="1" start="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution."/>
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
      <BitField start="6" size="1" name="ACTIVE"/>
      <BitField start="7" size="1" name="DONE"/>
      <BitField start="8" size="5" name="MAJORLINKCH"/>
      <BitField start="14" size="2" name="BWC">
        <Enum name="00" start="0b00" description="No eDMA engine stalls"/>
        <Enum name="01" start="0b01" description="Reserved"/>
        <Enum name="10" start="0b10" description="eDMA engine stalls for 4 cycles after each r/w"/>
        <Enum name="11" start="0b11" description="eDMA engine stalls for 8 cycles after each r/w"/>
      </BitField>
    </Register>
    <Register start="+0x101C+480" size="2" name="DMA_TCD15_CSR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START">
        <Enum name="0" start="0b0" description="The channel is not explicitly started"/>
        <Enum name="1" start="0b1" description="The channel is explicitly started via a software initiated service request"/>
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR">
        <Enum name="0" start="0b0" description="The end-of-major loop interrupt is disabled"/>
        <Enum name="1" start="0b1" description="The end-of-major loop interrupt is enabled"/>
      </BitField>
      <BitField start="2" size="1" name="INTHALF">
        <Enum name="0" start="0b0" description="The half-point interrupt is disabled"/>
        <Enum name="1" start="0b1" description="The half-point interrupt is enabled"/>
      </BitField>
      <BitField start="3" size="1" name="DREQ">
        <Enum name="0" start="0b0" description="The channel's ERQ bit is not affected"/>
        <Enum name="1" start="0b1" description="The channel's ERQ bit is cleared when the major loop is complete"/>
      </BitField>
      <BitField start="4" size="1" name="ESG">
        <Enum name="0" start="0b0" description="The current channel's TCD is normal format."/>
        <Enum name="1" start="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution."/>
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
      <BitField start="6" size="1" name="ACTIVE"/>
      <BitField start="7" size="1" name="DONE"/>
      <BitField start="8" size="5" name="MAJORLINKCH"/>
      <BitField start="14" size="2" name="BWC">
        <Enum name="00" start="0b00" description="No eDMA engine stalls"/>
        <Enum name="01" start="0b01" description="Reserved"/>
        <Enum name="10" start="0b10" description="eDMA engine stalls for 4 cycles after each r/w"/>
        <Enum name="11" start="0b11" description="eDMA engine stalls for 8 cycles after each r/w"/>
      </BitField>
    </Register>
    <Register start="+0x101C+512" size="2" name="DMA_TCD16_CSR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START">
        <Enum name="0" start="0b0" description="The channel is not explicitly started"/>
        <Enum name="1" start="0b1" description="The channel is explicitly started via a software initiated service request"/>
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR">
        <Enum name="0" start="0b0" description="The end-of-major loop interrupt is disabled"/>
        <Enum name="1" start="0b1" description="The end-of-major loop interrupt is enabled"/>
      </BitField>
      <BitField start="2" size="1" name="INTHALF">
        <Enum name="0" start="0b0" description="The half-point interrupt is disabled"/>
        <Enum name="1" start="0b1" description="The half-point interrupt is enabled"/>
      </BitField>
      <BitField start="3" size="1" name="DREQ">
        <Enum name="0" start="0b0" description="The channel's ERQ bit is not affected"/>
        <Enum name="1" start="0b1" description="The channel's ERQ bit is cleared when the major loop is complete"/>
      </BitField>
      <BitField start="4" size="1" name="ESG">
        <Enum name="0" start="0b0" description="The current channel's TCD is normal format."/>
        <Enum name="1" start="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution."/>
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
      <BitField start="6" size="1" name="ACTIVE"/>
      <BitField start="7" size="1" name="DONE"/>
      <BitField start="8" size="5" name="MAJORLINKCH"/>
      <BitField start="14" size="2" name="BWC">
        <Enum name="00" start="0b00" description="No eDMA engine stalls"/>
        <Enum name="01" start="0b01" description="Reserved"/>
        <Enum name="10" start="0b10" description="eDMA engine stalls for 4 cycles after each r/w"/>
        <Enum name="11" start="0b11" description="eDMA engine stalls for 8 cycles after each r/w"/>
      </BitField>
    </Register>
    <Register start="+0x101C+544" size="2" name="DMA_TCD17_CSR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START">
        <Enum name="0" start="0b0" description="The channel is not explicitly started"/>
        <Enum name="1" start="0b1" description="The channel is explicitly started via a software initiated service request"/>
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR">
        <Enum name="0" start="0b0" description="The end-of-major loop interrupt is disabled"/>
        <Enum name="1" start="0b1" description="The end-of-major loop interrupt is enabled"/>
      </BitField>
      <BitField start="2" size="1" name="INTHALF">
        <Enum name="0" start="0b0" description="The half-point interrupt is disabled"/>
        <Enum name="1" start="0b1" description="The half-point interrupt is enabled"/>
      </BitField>
      <BitField start="3" size="1" name="DREQ">
        <Enum name="0" start="0b0" description="The channel's ERQ bit is not affected"/>
        <Enum name="1" start="0b1" description="The channel's ERQ bit is cleared when the major loop is complete"/>
      </BitField>
      <BitField start="4" size="1" name="ESG">
        <Enum name="0" start="0b0" description="The current channel's TCD is normal format."/>
        <Enum name="1" start="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution."/>
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
      <BitField start="6" size="1" name="ACTIVE"/>
      <BitField start="7" size="1" name="DONE"/>
      <BitField start="8" size="5" name="MAJORLINKCH"/>
      <BitField start="14" size="2" name="BWC">
        <Enum name="00" start="0b00" description="No eDMA engine stalls"/>
        <Enum name="01" start="0b01" description="Reserved"/>
        <Enum name="10" start="0b10" description="eDMA engine stalls for 4 cycles after each r/w"/>
        <Enum name="11" start="0b11" description="eDMA engine stalls for 8 cycles after each r/w"/>
      </BitField>
    </Register>
    <Register start="+0x101C+576" size="2" name="DMA_TCD18_CSR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START">
        <Enum name="0" start="0b0" description="The channel is not explicitly started"/>
        <Enum name="1" start="0b1" description="The channel is explicitly started via a software initiated service request"/>
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR">
        <Enum name="0" start="0b0" description="The end-of-major loop interrupt is disabled"/>
        <Enum name="1" start="0b1" description="The end-of-major loop interrupt is enabled"/>
      </BitField>
      <BitField start="2" size="1" name="INTHALF">
        <Enum name="0" start="0b0" description="The half-point interrupt is disabled"/>
        <Enum name="1" start="0b1" description="The half-point interrupt is enabled"/>
      </BitField>
      <BitField start="3" size="1" name="DREQ">
        <Enum name="0" start="0b0" description="The channel's ERQ bit is not affected"/>
        <Enum name="1" start="0b1" description="The channel's ERQ bit is cleared when the major loop is complete"/>
      </BitField>
      <BitField start="4" size="1" name="ESG">
        <Enum name="0" start="0b0" description="The current channel's TCD is normal format."/>
        <Enum name="1" start="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution."/>
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
      <BitField start="6" size="1" name="ACTIVE"/>
      <BitField start="7" size="1" name="DONE"/>
      <BitField start="8" size="5" name="MAJORLINKCH"/>
      <BitField start="14" size="2" name="BWC">
        <Enum name="00" start="0b00" description="No eDMA engine stalls"/>
        <Enum name="01" start="0b01" description="Reserved"/>
        <Enum name="10" start="0b10" description="eDMA engine stalls for 4 cycles after each r/w"/>
        <Enum name="11" start="0b11" description="eDMA engine stalls for 8 cycles after each r/w"/>
      </BitField>
    </Register>
    <Register start="+0x101C+608" size="2" name="DMA_TCD19_CSR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START">
        <Enum name="0" start="0b0" description="The channel is not explicitly started"/>
        <Enum name="1" start="0b1" description="The channel is explicitly started via a software initiated service request"/>
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR">
        <Enum name="0" start="0b0" description="The end-of-major loop interrupt is disabled"/>
        <Enum name="1" start="0b1" description="The end-of-major loop interrupt is enabled"/>
      </BitField>
      <BitField start="2" size="1" name="INTHALF">
        <Enum name="0" start="0b0" description="The half-point interrupt is disabled"/>
        <Enum name="1" start="0b1" description="The half-point interrupt is enabled"/>
      </BitField>
      <BitField start="3" size="1" name="DREQ">
        <Enum name="0" start="0b0" description="The channel's ERQ bit is not affected"/>
        <Enum name="1" start="0b1" description="The channel's ERQ bit is cleared when the major loop is complete"/>
      </BitField>
      <BitField start="4" size="1" name="ESG">
        <Enum name="0" start="0b0" description="The current channel's TCD is normal format."/>
        <Enum name="1" start="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution."/>
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
      <BitField start="6" size="1" name="ACTIVE"/>
      <BitField start="7" size="1" name="DONE"/>
      <BitField start="8" size="5" name="MAJORLINKCH"/>
      <BitField start="14" size="2" name="BWC">
        <Enum name="00" start="0b00" description="No eDMA engine stalls"/>
        <Enum name="01" start="0b01" description="Reserved"/>
        <Enum name="10" start="0b10" description="eDMA engine stalls for 4 cycles after each r/w"/>
        <Enum name="11" start="0b11" description="eDMA engine stalls for 8 cycles after each r/w"/>
      </BitField>
    </Register>
    <Register start="+0x101C+640" size="2" name="DMA_TCD20_CSR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START">
        <Enum name="0" start="0b0" description="The channel is not explicitly started"/>
        <Enum name="1" start="0b1" description="The channel is explicitly started via a software initiated service request"/>
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR">
        <Enum name="0" start="0b0" description="The end-of-major loop interrupt is disabled"/>
        <Enum name="1" start="0b1" description="The end-of-major loop interrupt is enabled"/>
      </BitField>
      <BitField start="2" size="1" name="INTHALF">
        <Enum name="0" start="0b0" description="The half-point interrupt is disabled"/>
        <Enum name="1" start="0b1" description="The half-point interrupt is enabled"/>
      </BitField>
      <BitField start="3" size="1" name="DREQ">
        <Enum name="0" start="0b0" description="The channel's ERQ bit is not affected"/>
        <Enum name="1" start="0b1" description="The channel's ERQ bit is cleared when the major loop is complete"/>
      </BitField>
      <BitField start="4" size="1" name="ESG">
        <Enum name="0" start="0b0" description="The current channel's TCD is normal format."/>
        <Enum name="1" start="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution."/>
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
      <BitField start="6" size="1" name="ACTIVE"/>
      <BitField start="7" size="1" name="DONE"/>
      <BitField start="8" size="5" name="MAJORLINKCH"/>
      <BitField start="14" size="2" name="BWC">
        <Enum name="00" start="0b00" description="No eDMA engine stalls"/>
        <Enum name="01" start="0b01" description="Reserved"/>
        <Enum name="10" start="0b10" description="eDMA engine stalls for 4 cycles after each r/w"/>
        <Enum name="11" start="0b11" description="eDMA engine stalls for 8 cycles after each r/w"/>
      </BitField>
    </Register>
    <Register start="+0x101C+672" size="2" name="DMA_TCD21_CSR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START">
        <Enum name="0" start="0b0" description="The channel is not explicitly started"/>
        <Enum name="1" start="0b1" description="The channel is explicitly started via a software initiated service request"/>
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR">
        <Enum name="0" start="0b0" description="The end-of-major loop interrupt is disabled"/>
        <Enum name="1" start="0b1" description="The end-of-major loop interrupt is enabled"/>
      </BitField>
      <BitField start="2" size="1" name="INTHALF">
        <Enum name="0" start="0b0" description="The half-point interrupt is disabled"/>
        <Enum name="1" start="0b1" description="The half-point interrupt is enabled"/>
      </BitField>
      <BitField start="3" size="1" name="DREQ">
        <Enum name="0" start="0b0" description="The channel's ERQ bit is not affected"/>
        <Enum name="1" start="0b1" description="The channel's ERQ bit is cleared when the major loop is complete"/>
      </BitField>
      <BitField start="4" size="1" name="ESG">
        <Enum name="0" start="0b0" description="The current channel's TCD is normal format."/>
        <Enum name="1" start="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution."/>
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
      <BitField start="6" size="1" name="ACTIVE"/>
      <BitField start="7" size="1" name="DONE"/>
      <BitField start="8" size="5" name="MAJORLINKCH"/>
      <BitField start="14" size="2" name="BWC">
        <Enum name="00" start="0b00" description="No eDMA engine stalls"/>
        <Enum name="01" start="0b01" description="Reserved"/>
        <Enum name="10" start="0b10" description="eDMA engine stalls for 4 cycles after each r/w"/>
        <Enum name="11" start="0b11" description="eDMA engine stalls for 8 cycles after each r/w"/>
      </BitField>
    </Register>
    <Register start="+0x101C+704" size="2" name="DMA_TCD22_CSR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START">
        <Enum name="0" start="0b0" description="The channel is not explicitly started"/>
        <Enum name="1" start="0b1" description="The channel is explicitly started via a software initiated service request"/>
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR">
        <Enum name="0" start="0b0" description="The end-of-major loop interrupt is disabled"/>
        <Enum name="1" start="0b1" description="The end-of-major loop interrupt is enabled"/>
      </BitField>
      <BitField start="2" size="1" name="INTHALF">
        <Enum name="0" start="0b0" description="The half-point interrupt is disabled"/>
        <Enum name="1" start="0b1" description="The half-point interrupt is enabled"/>
      </BitField>
      <BitField start="3" size="1" name="DREQ">
        <Enum name="0" start="0b0" description="The channel's ERQ bit is not affected"/>
        <Enum name="1" start="0b1" description="The channel's ERQ bit is cleared when the major loop is complete"/>
      </BitField>
      <BitField start="4" size="1" name="ESG">
        <Enum name="0" start="0b0" description="The current channel's TCD is normal format."/>
        <Enum name="1" start="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution."/>
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
      <BitField start="6" size="1" name="ACTIVE"/>
      <BitField start="7" size="1" name="DONE"/>
      <BitField start="8" size="5" name="MAJORLINKCH"/>
      <BitField start="14" size="2" name="BWC">
        <Enum name="00" start="0b00" description="No eDMA engine stalls"/>
        <Enum name="01" start="0b01" description="Reserved"/>
        <Enum name="10" start="0b10" description="eDMA engine stalls for 4 cycles after each r/w"/>
        <Enum name="11" start="0b11" description="eDMA engine stalls for 8 cycles after each r/w"/>
      </BitField>
    </Register>
    <Register start="+0x101C+736" size="2" name="DMA_TCD23_CSR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START">
        <Enum name="0" start="0b0" description="The channel is not explicitly started"/>
        <Enum name="1" start="0b1" description="The channel is explicitly started via a software initiated service request"/>
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR">
        <Enum name="0" start="0b0" description="The end-of-major loop interrupt is disabled"/>
        <Enum name="1" start="0b1" description="The end-of-major loop interrupt is enabled"/>
      </BitField>
      <BitField start="2" size="1" name="INTHALF">
        <Enum name="0" start="0b0" description="The half-point interrupt is disabled"/>
        <Enum name="1" start="0b1" description="The half-point interrupt is enabled"/>
      </BitField>
      <BitField start="3" size="1" name="DREQ">
        <Enum name="0" start="0b0" description="The channel's ERQ bit is not affected"/>
        <Enum name="1" start="0b1" description="The channel's ERQ bit is cleared when the major loop is complete"/>
      </BitField>
      <BitField start="4" size="1" name="ESG">
        <Enum name="0" start="0b0" description="The current channel's TCD is normal format."/>
        <Enum name="1" start="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution."/>
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
      <BitField start="6" size="1" name="ACTIVE"/>
      <BitField start="7" size="1" name="DONE"/>
      <BitField start="8" size="5" name="MAJORLINKCH"/>
      <BitField start="14" size="2" name="BWC">
        <Enum name="00" start="0b00" description="No eDMA engine stalls"/>
        <Enum name="01" start="0b01" description="Reserved"/>
        <Enum name="10" start="0b10" description="eDMA engine stalls for 4 cycles after each r/w"/>
        <Enum name="11" start="0b11" description="eDMA engine stalls for 8 cycles after each r/w"/>
      </BitField>
    </Register>
    <Register start="+0x101C+768" size="2" name="DMA_TCD24_CSR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START">
        <Enum name="0" start="0b0" description="The channel is not explicitly started"/>
        <Enum name="1" start="0b1" description="The channel is explicitly started via a software initiated service request"/>
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR">
        <Enum name="0" start="0b0" description="The end-of-major loop interrupt is disabled"/>
        <Enum name="1" start="0b1" description="The end-of-major loop interrupt is enabled"/>
      </BitField>
      <BitField start="2" size="1" name="INTHALF">
        <Enum name="0" start="0b0" description="The half-point interrupt is disabled"/>
        <Enum name="1" start="0b1" description="The half-point interrupt is enabled"/>
      </BitField>
      <BitField start="3" size="1" name="DREQ">
        <Enum name="0" start="0b0" description="The channel's ERQ bit is not affected"/>
        <Enum name="1" start="0b1" description="The channel's ERQ bit is cleared when the major loop is complete"/>
      </BitField>
      <BitField start="4" size="1" name="ESG">
        <Enum name="0" start="0b0" description="The current channel's TCD is normal format."/>
        <Enum name="1" start="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution."/>
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
      <BitField start="6" size="1" name="ACTIVE"/>
      <BitField start="7" size="1" name="DONE"/>
      <BitField start="8" size="5" name="MAJORLINKCH"/>
      <BitField start="14" size="2" name="BWC">
        <Enum name="00" start="0b00" description="No eDMA engine stalls"/>
        <Enum name="01" start="0b01" description="Reserved"/>
        <Enum name="10" start="0b10" description="eDMA engine stalls for 4 cycles after each r/w"/>
        <Enum name="11" start="0b11" description="eDMA engine stalls for 8 cycles after each r/w"/>
      </BitField>
    </Register>
    <Register start="+0x101C+800" size="2" name="DMA_TCD25_CSR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START">
        <Enum name="0" start="0b0" description="The channel is not explicitly started"/>
        <Enum name="1" start="0b1" description="The channel is explicitly started via a software initiated service request"/>
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR">
        <Enum name="0" start="0b0" description="The end-of-major loop interrupt is disabled"/>
        <Enum name="1" start="0b1" description="The end-of-major loop interrupt is enabled"/>
      </BitField>
      <BitField start="2" size="1" name="INTHALF">
        <Enum name="0" start="0b0" description="The half-point interrupt is disabled"/>
        <Enum name="1" start="0b1" description="The half-point interrupt is enabled"/>
      </BitField>
      <BitField start="3" size="1" name="DREQ">
        <Enum name="0" start="0b0" description="The channel's ERQ bit is not affected"/>
        <Enum name="1" start="0b1" description="The channel's ERQ bit is cleared when the major loop is complete"/>
      </BitField>
      <BitField start="4" size="1" name="ESG">
        <Enum name="0" start="0b0" description="The current channel's TCD is normal format."/>
        <Enum name="1" start="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution."/>
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
      <BitField start="6" size="1" name="ACTIVE"/>
      <BitField start="7" size="1" name="DONE"/>
      <BitField start="8" size="5" name="MAJORLINKCH"/>
      <BitField start="14" size="2" name="BWC">
        <Enum name="00" start="0b00" description="No eDMA engine stalls"/>
        <Enum name="01" start="0b01" description="Reserved"/>
        <Enum name="10" start="0b10" description="eDMA engine stalls for 4 cycles after each r/w"/>
        <Enum name="11" start="0b11" description="eDMA engine stalls for 8 cycles after each r/w"/>
      </BitField>
    </Register>
    <Register start="+0x101C+832" size="2" name="DMA_TCD26_CSR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START">
        <Enum name="0" start="0b0" description="The channel is not explicitly started"/>
        <Enum name="1" start="0b1" description="The channel is explicitly started via a software initiated service request"/>
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR">
        <Enum name="0" start="0b0" description="The end-of-major loop interrupt is disabled"/>
        <Enum name="1" start="0b1" description="The end-of-major loop interrupt is enabled"/>
      </BitField>
      <BitField start="2" size="1" name="INTHALF">
        <Enum name="0" start="0b0" description="The half-point interrupt is disabled"/>
        <Enum name="1" start="0b1" description="The half-point interrupt is enabled"/>
      </BitField>
      <BitField start="3" size="1" name="DREQ">
        <Enum name="0" start="0b0" description="The channel's ERQ bit is not affected"/>
        <Enum name="1" start="0b1" description="The channel's ERQ bit is cleared when the major loop is complete"/>
      </BitField>
      <BitField start="4" size="1" name="ESG">
        <Enum name="0" start="0b0" description="The current channel's TCD is normal format."/>
        <Enum name="1" start="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution."/>
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
      <BitField start="6" size="1" name="ACTIVE"/>
      <BitField start="7" size="1" name="DONE"/>
      <BitField start="8" size="5" name="MAJORLINKCH"/>
      <BitField start="14" size="2" name="BWC">
        <Enum name="00" start="0b00" description="No eDMA engine stalls"/>
        <Enum name="01" start="0b01" description="Reserved"/>
        <Enum name="10" start="0b10" description="eDMA engine stalls for 4 cycles after each r/w"/>
        <Enum name="11" start="0b11" description="eDMA engine stalls for 8 cycles after each r/w"/>
      </BitField>
    </Register>
    <Register start="+0x101C+864" size="2" name="DMA_TCD27_CSR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START">
        <Enum name="0" start="0b0" description="The channel is not explicitly started"/>
        <Enum name="1" start="0b1" description="The channel is explicitly started via a software initiated service request"/>
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR">
        <Enum name="0" start="0b0" description="The end-of-major loop interrupt is disabled"/>
        <Enum name="1" start="0b1" description="The end-of-major loop interrupt is enabled"/>
      </BitField>
      <BitField start="2" size="1" name="INTHALF">
        <Enum name="0" start="0b0" description="The half-point interrupt is disabled"/>
        <Enum name="1" start="0b1" description="The half-point interrupt is enabled"/>
      </BitField>
      <BitField start="3" size="1" name="DREQ">
        <Enum name="0" start="0b0" description="The channel's ERQ bit is not affected"/>
        <Enum name="1" start="0b1" description="The channel's ERQ bit is cleared when the major loop is complete"/>
      </BitField>
      <BitField start="4" size="1" name="ESG">
        <Enum name="0" start="0b0" description="The current channel's TCD is normal format."/>
        <Enum name="1" start="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution."/>
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
      <BitField start="6" size="1" name="ACTIVE"/>
      <BitField start="7" size="1" name="DONE"/>
      <BitField start="8" size="5" name="MAJORLINKCH"/>
      <BitField start="14" size="2" name="BWC">
        <Enum name="00" start="0b00" description="No eDMA engine stalls"/>
        <Enum name="01" start="0b01" description="Reserved"/>
        <Enum name="10" start="0b10" description="eDMA engine stalls for 4 cycles after each r/w"/>
        <Enum name="11" start="0b11" description="eDMA engine stalls for 8 cycles after each r/w"/>
      </BitField>
    </Register>
    <Register start="+0x101C+896" size="2" name="DMA_TCD28_CSR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START">
        <Enum name="0" start="0b0" description="The channel is not explicitly started"/>
        <Enum name="1" start="0b1" description="The channel is explicitly started via a software initiated service request"/>
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR">
        <Enum name="0" start="0b0" description="The end-of-major loop interrupt is disabled"/>
        <Enum name="1" start="0b1" description="The end-of-major loop interrupt is enabled"/>
      </BitField>
      <BitField start="2" size="1" name="INTHALF">
        <Enum name="0" start="0b0" description="The half-point interrupt is disabled"/>
        <Enum name="1" start="0b1" description="The half-point interrupt is enabled"/>
      </BitField>
      <BitField start="3" size="1" name="DREQ">
        <Enum name="0" start="0b0" description="The channel's ERQ bit is not affected"/>
        <Enum name="1" start="0b1" description="The channel's ERQ bit is cleared when the major loop is complete"/>
      </BitField>
      <BitField start="4" size="1" name="ESG">
        <Enum name="0" start="0b0" description="The current channel's TCD is normal format."/>
        <Enum name="1" start="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution."/>
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
      <BitField start="6" size="1" name="ACTIVE"/>
      <BitField start="7" size="1" name="DONE"/>
      <BitField start="8" size="5" name="MAJORLINKCH"/>
      <BitField start="14" size="2" name="BWC">
        <Enum name="00" start="0b00" description="No eDMA engine stalls"/>
        <Enum name="01" start="0b01" description="Reserved"/>
        <Enum name="10" start="0b10" description="eDMA engine stalls for 4 cycles after each r/w"/>
        <Enum name="11" start="0b11" description="eDMA engine stalls for 8 cycles after each r/w"/>
      </BitField>
    </Register>
    <Register start="+0x101C+928" size="2" name="DMA_TCD29_CSR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START">
        <Enum name="0" start="0b0" description="The channel is not explicitly started"/>
        <Enum name="1" start="0b1" description="The channel is explicitly started via a software initiated service request"/>
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR">
        <Enum name="0" start="0b0" description="The end-of-major loop interrupt is disabled"/>
        <Enum name="1" start="0b1" description="The end-of-major loop interrupt is enabled"/>
      </BitField>
      <BitField start="2" size="1" name="INTHALF">
        <Enum name="0" start="0b0" description="The half-point interrupt is disabled"/>
        <Enum name="1" start="0b1" description="The half-point interrupt is enabled"/>
      </BitField>
      <BitField start="3" size="1" name="DREQ">
        <Enum name="0" start="0b0" description="The channel's ERQ bit is not affected"/>
        <Enum name="1" start="0b1" description="The channel's ERQ bit is cleared when the major loop is complete"/>
      </BitField>
      <BitField start="4" size="1" name="ESG">
        <Enum name="0" start="0b0" description="The current channel's TCD is normal format."/>
        <Enum name="1" start="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution."/>
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
      <BitField start="6" size="1" name="ACTIVE"/>
      <BitField start="7" size="1" name="DONE"/>
      <BitField start="8" size="5" name="MAJORLINKCH"/>
      <BitField start="14" size="2" name="BWC">
        <Enum name="00" start="0b00" description="No eDMA engine stalls"/>
        <Enum name="01" start="0b01" description="Reserved"/>
        <Enum name="10" start="0b10" description="eDMA engine stalls for 4 cycles after each r/w"/>
        <Enum name="11" start="0b11" description="eDMA engine stalls for 8 cycles after each r/w"/>
      </BitField>
    </Register>
    <Register start="+0x101C+960" size="2" name="DMA_TCD30_CSR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START">
        <Enum name="0" start="0b0" description="The channel is not explicitly started"/>
        <Enum name="1" start="0b1" description="The channel is explicitly started via a software initiated service request"/>
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR">
        <Enum name="0" start="0b0" description="The end-of-major loop interrupt is disabled"/>
        <Enum name="1" start="0b1" description="The end-of-major loop interrupt is enabled"/>
      </BitField>
      <BitField start="2" size="1" name="INTHALF">
        <Enum name="0" start="0b0" description="The half-point interrupt is disabled"/>
        <Enum name="1" start="0b1" description="The half-point interrupt is enabled"/>
      </BitField>
      <BitField start="3" size="1" name="DREQ">
        <Enum name="0" start="0b0" description="The channel's ERQ bit is not affected"/>
        <Enum name="1" start="0b1" description="The channel's ERQ bit is cleared when the major loop is complete"/>
      </BitField>
      <BitField start="4" size="1" name="ESG">
        <Enum name="0" start="0b0" description="The current channel's TCD is normal format."/>
        <Enum name="1" start="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution."/>
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
      <BitField start="6" size="1" name="ACTIVE"/>
      <BitField start="7" size="1" name="DONE"/>
      <BitField start="8" size="5" name="MAJORLINKCH"/>
      <BitField start="14" size="2" name="BWC">
        <Enum name="00" start="0b00" description="No eDMA engine stalls"/>
        <Enum name="01" start="0b01" description="Reserved"/>
        <Enum name="10" start="0b10" description="eDMA engine stalls for 4 cycles after each r/w"/>
        <Enum name="11" start="0b11" description="eDMA engine stalls for 8 cycles after each r/w"/>
      </BitField>
    </Register>
    <Register start="+0x101C+992" size="2" name="DMA_TCD31_CSR" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="START">
        <Enum name="0" start="0b0" description="The channel is not explicitly started"/>
        <Enum name="1" start="0b1" description="The channel is explicitly started via a software initiated service request"/>
      </BitField>
      <BitField start="1" size="1" name="INTMAJOR">
        <Enum name="0" start="0b0" description="The end-of-major loop interrupt is disabled"/>
        <Enum name="1" start="0b1" description="The end-of-major loop interrupt is enabled"/>
      </BitField>
      <BitField start="2" size="1" name="INTHALF">
        <Enum name="0" start="0b0" description="The half-point interrupt is disabled"/>
        <Enum name="1" start="0b1" description="The half-point interrupt is enabled"/>
      </BitField>
      <BitField start="3" size="1" name="DREQ">
        <Enum name="0" start="0b0" description="The channel's ERQ bit is not affected"/>
        <Enum name="1" start="0b1" description="The channel's ERQ bit is cleared when the major loop is complete"/>
      </BitField>
      <BitField start="4" size="1" name="ESG">
        <Enum name="0" start="0b0" description="The current channel's TCD is normal format."/>
        <Enum name="1" start="0b1" description="The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution."/>
      </BitField>
      <BitField start="5" size="1" name="MAJORELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
      <BitField start="6" size="1" name="ACTIVE"/>
      <BitField start="7" size="1" name="DONE"/>
      <BitField start="8" size="5" name="MAJORLINKCH"/>
      <BitField start="14" size="2" name="BWC">
        <Enum name="00" start="0b00" description="No eDMA engine stalls"/>
        <Enum name="01" start="0b01" description="Reserved"/>
        <Enum name="10" start="0b10" description="eDMA engine stalls for 4 cycles after each r/w"/>
        <Enum name="11" start="0b11" description="eDMA engine stalls for 8 cycles after each r/w"/>
      </BitField>
    </Register>
    <Register start="+0x101E+0" size="2" name="DMA_TCD0_BITER_ELINKYES" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER"/>
      <BitField start="9" size="5" name="LINKCH"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x101E+32" size="2" name="DMA_TCD1_BITER_ELINKYES" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER"/>
      <BitField start="9" size="5" name="LINKCH"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x101E+64" size="2" name="DMA_TCD2_BITER_ELINKYES" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER"/>
      <BitField start="9" size="5" name="LINKCH"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x101E+96" size="2" name="DMA_TCD3_BITER_ELINKYES" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER"/>
      <BitField start="9" size="5" name="LINKCH"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x101E+128" size="2" name="DMA_TCD4_BITER_ELINKYES" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER"/>
      <BitField start="9" size="5" name="LINKCH"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x101E+160" size="2" name="DMA_TCD5_BITER_ELINKYES" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER"/>
      <BitField start="9" size="5" name="LINKCH"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x101E+192" size="2" name="DMA_TCD6_BITER_ELINKYES" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER"/>
      <BitField start="9" size="5" name="LINKCH"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x101E+224" size="2" name="DMA_TCD7_BITER_ELINKYES" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER"/>
      <BitField start="9" size="5" name="LINKCH"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x101E+256" size="2" name="DMA_TCD8_BITER_ELINKYES" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER"/>
      <BitField start="9" size="5" name="LINKCH"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x101E+288" size="2" name="DMA_TCD9_BITER_ELINKYES" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER"/>
      <BitField start="9" size="5" name="LINKCH"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x101E+320" size="2" name="DMA_TCD10_BITER_ELINKYES" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER"/>
      <BitField start="9" size="5" name="LINKCH"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x101E+352" size="2" name="DMA_TCD11_BITER_ELINKYES" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER"/>
      <BitField start="9" size="5" name="LINKCH"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x101E+384" size="2" name="DMA_TCD12_BITER_ELINKYES" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER"/>
      <BitField start="9" size="5" name="LINKCH"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x101E+416" size="2" name="DMA_TCD13_BITER_ELINKYES" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER"/>
      <BitField start="9" size="5" name="LINKCH"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x101E+448" size="2" name="DMA_TCD14_BITER_ELINKYES" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER"/>
      <BitField start="9" size="5" name="LINKCH"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x101E+480" size="2" name="DMA_TCD15_BITER_ELINKYES" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER"/>
      <BitField start="9" size="5" name="LINKCH"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x101E+512" size="2" name="DMA_TCD16_BITER_ELINKYES" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER"/>
      <BitField start="9" size="5" name="LINKCH"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x101E+544" size="2" name="DMA_TCD17_BITER_ELINKYES" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER"/>
      <BitField start="9" size="5" name="LINKCH"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x101E+576" size="2" name="DMA_TCD18_BITER_ELINKYES" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER"/>
      <BitField start="9" size="5" name="LINKCH"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x101E+608" size="2" name="DMA_TCD19_BITER_ELINKYES" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER"/>
      <BitField start="9" size="5" name="LINKCH"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x101E+640" size="2" name="DMA_TCD20_BITER_ELINKYES" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER"/>
      <BitField start="9" size="5" name="LINKCH"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x101E+672" size="2" name="DMA_TCD21_BITER_ELINKYES" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER"/>
      <BitField start="9" size="5" name="LINKCH"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x101E+704" size="2" name="DMA_TCD22_BITER_ELINKYES" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER"/>
      <BitField start="9" size="5" name="LINKCH"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x101E+736" size="2" name="DMA_TCD23_BITER_ELINKYES" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER"/>
      <BitField start="9" size="5" name="LINKCH"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x101E+768" size="2" name="DMA_TCD24_BITER_ELINKYES" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER"/>
      <BitField start="9" size="5" name="LINKCH"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x101E+800" size="2" name="DMA_TCD25_BITER_ELINKYES" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER"/>
      <BitField start="9" size="5" name="LINKCH"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x101E+832" size="2" name="DMA_TCD26_BITER_ELINKYES" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER"/>
      <BitField start="9" size="5" name="LINKCH"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x101E+864" size="2" name="DMA_TCD27_BITER_ELINKYES" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER"/>
      <BitField start="9" size="5" name="LINKCH"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x101E+896" size="2" name="DMA_TCD28_BITER_ELINKYES" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER"/>
      <BitField start="9" size="5" name="LINKCH"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x101E+928" size="2" name="DMA_TCD29_BITER_ELINKYES" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER"/>
      <BitField start="9" size="5" name="LINKCH"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x101E+960" size="2" name="DMA_TCD30_BITER_ELINKYES" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER"/>
      <BitField start="9" size="5" name="LINKCH"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x101E+992" size="2" name="DMA_TCD31_BITER_ELINKYES" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="BITER"/>
      <BitField start="9" size="5" name="LINKCH"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x101E+0" size="2" name="DMA_TCD0_BITER_ELINKNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x101E+32" size="2" name="DMA_TCD1_BITER_ELINKNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x101E+64" size="2" name="DMA_TCD2_BITER_ELINKNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x101E+96" size="2" name="DMA_TCD3_BITER_ELINKNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x101E+128" size="2" name="DMA_TCD4_BITER_ELINKNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x101E+160" size="2" name="DMA_TCD5_BITER_ELINKNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x101E+192" size="2" name="DMA_TCD6_BITER_ELINKNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x101E+224" size="2" name="DMA_TCD7_BITER_ELINKNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x101E+256" size="2" name="DMA_TCD8_BITER_ELINKNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x101E+288" size="2" name="DMA_TCD9_BITER_ELINKNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x101E+320" size="2" name="DMA_TCD10_BITER_ELINKNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x101E+352" size="2" name="DMA_TCD11_BITER_ELINKNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x101E+384" size="2" name="DMA_TCD12_BITER_ELINKNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x101E+416" size="2" name="DMA_TCD13_BITER_ELINKNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x101E+448" size="2" name="DMA_TCD14_BITER_ELINKNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x101E+480" size="2" name="DMA_TCD15_BITER_ELINKNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x101E+512" size="2" name="DMA_TCD16_BITER_ELINKNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x101E+544" size="2" name="DMA_TCD17_BITER_ELINKNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x101E+576" size="2" name="DMA_TCD18_BITER_ELINKNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x101E+608" size="2" name="DMA_TCD19_BITER_ELINKNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x101E+640" size="2" name="DMA_TCD20_BITER_ELINKNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x101E+672" size="2" name="DMA_TCD21_BITER_ELINKNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x101E+704" size="2" name="DMA_TCD22_BITER_ELINKNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x101E+736" size="2" name="DMA_TCD23_BITER_ELINKNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x101E+768" size="2" name="DMA_TCD24_BITER_ELINKNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x101E+800" size="2" name="DMA_TCD25_BITER_ELINKNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x101E+832" size="2" name="DMA_TCD26_BITER_ELINKNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x101E+864" size="2" name="DMA_TCD27_BITER_ELINKNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x101E+896" size="2" name="DMA_TCD28_BITER_ELINKNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x101E+928" size="2" name="DMA_TCD29_BITER_ELINKNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x101E+960" size="2" name="DMA_TCD30_BITER_ELINKNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x101E+992" size="2" name="DMA_TCD31_BITER_ELINKNO" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="15" name="BITER"/>
      <BitField start="15" size="1" name="ELINK">
        <Enum name="0" start="0b0" description="The channel-to-channel linking is disabled"/>
        <Enum name="1" start="0b1" description="The channel-to-channel linking is enabled"/>
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="FB" start="0x4000C000">
    <Register start="+0+0" size="4" name="FB_CSAR0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="16" name="BA"/>
    </Register>
    <Register start="+0+12" size="4" name="FB_CSAR1" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="16" name="BA"/>
    </Register>
    <Register start="+0+24" size="4" name="FB_CSAR2" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="16" name="BA"/>
    </Register>
    <Register start="+0+36" size="4" name="FB_CSAR3" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="16" name="BA"/>
    </Register>
    <Register start="+0+48" size="4" name="FB_CSAR4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="16" name="BA"/>
    </Register>
    <Register start="+0+60" size="4" name="FB_CSAR5" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="16" name="BA"/>
    </Register>
    <Register start="+0x4+0" size="4" name="FB_CSMR0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="V">
        <Enum name="0" start="0b0" description="Chip select invalid"/>
        <Enum name="1" start="0b1" description="Chip select valid"/>
      </BitField>
      <BitField start="8" size="1" name="WP">
        <Enum name="0" start="0b0" description="Read and write accesses are allowed"/>
        <Enum name="1" start="0b1" description="Only read accesses are allowed"/>
      </BitField>
      <BitField start="16" size="16" name="BAM">
        <Enum name="0" start="0b0" description="Corresponding address bit is used in chip-select decode"/>
        <Enum name="1" start="0b1" description="Corresponding address bit is a don't care in chip-select decode."/>
      </BitField>
    </Register>
    <Register start="+0x4+12" size="4" name="FB_CSMR1" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="V">
        <Enum name="0" start="0b0" description="Chip select invalid"/>
        <Enum name="1" start="0b1" description="Chip select valid"/>
      </BitField>
      <BitField start="8" size="1" name="WP">
        <Enum name="0" start="0b0" description="Read and write accesses are allowed"/>
        <Enum name="1" start="0b1" description="Only read accesses are allowed"/>
      </BitField>
      <BitField start="16" size="16" name="BAM">
        <Enum name="0" start="0b0" description="Corresponding address bit is used in chip-select decode"/>
        <Enum name="1" start="0b1" description="Corresponding address bit is a don't care in chip-select decode."/>
      </BitField>
    </Register>
    <Register start="+0x4+24" size="4" name="FB_CSMR2" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="V">
        <Enum name="0" start="0b0" description="Chip select invalid"/>
        <Enum name="1" start="0b1" description="Chip select valid"/>
      </BitField>
      <BitField start="8" size="1" name="WP">
        <Enum name="0" start="0b0" description="Read and write accesses are allowed"/>
        <Enum name="1" start="0b1" description="Only read accesses are allowed"/>
      </BitField>
      <BitField start="16" size="16" name="BAM">
        <Enum name="0" start="0b0" description="Corresponding address bit is used in chip-select decode"/>
        <Enum name="1" start="0b1" description="Corresponding address bit is a don't care in chip-select decode."/>
      </BitField>
    </Register>
    <Register start="+0x4+36" size="4" name="FB_CSMR3" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="V">
        <Enum name="0" start="0b0" description="Chip select invalid"/>
        <Enum name="1" start="0b1" description="Chip select valid"/>
      </BitField>
      <BitField start="8" size="1" name="WP">
        <Enum name="0" start="0b0" description="Read and write accesses are allowed"/>
        <Enum name="1" start="0b1" description="Only read accesses are allowed"/>
      </BitField>
      <BitField start="16" size="16" name="BAM">
        <Enum name="0" start="0b0" description="Corresponding address bit is used in chip-select decode"/>
        <Enum name="1" start="0b1" description="Corresponding address bit is a don't care in chip-select decode."/>
      </BitField>
    </Register>
    <Register start="+0x4+48" size="4" name="FB_CSMR4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="V">
        <Enum name="0" start="0b0" description="Chip select invalid"/>
        <Enum name="1" start="0b1" description="Chip select valid"/>
      </BitField>
      <BitField start="8" size="1" name="WP">
        <Enum name="0" start="0b0" description="Read and write accesses are allowed"/>
        <Enum name="1" start="0b1" description="Only read accesses are allowed"/>
      </BitField>
      <BitField start="16" size="16" name="BAM">
        <Enum name="0" start="0b0" description="Corresponding address bit is used in chip-select decode"/>
        <Enum name="1" start="0b1" description="Corresponding address bit is a don't care in chip-select decode."/>
      </BitField>
    </Register>
    <Register start="+0x4+60" size="4" name="FB_CSMR5" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="V">
        <Enum name="0" start="0b0" description="Chip select invalid"/>
        <Enum name="1" start="0b1" description="Chip select valid"/>
      </BitField>
      <BitField start="8" size="1" name="WP">
        <Enum name="0" start="0b0" description="Read and write accesses are allowed"/>
        <Enum name="1" start="0b1" description="Only read accesses are allowed"/>
      </BitField>
      <BitField start="16" size="16" name="BAM">
        <Enum name="0" start="0b0" description="Corresponding address bit is used in chip-select decode"/>
        <Enum name="1" start="0b1" description="Corresponding address bit is a don't care in chip-select decode."/>
      </BitField>
    </Register>
    <Register start="+0x8+0" size="4" name="FB_CSCR0" access="Read/Write" reset_value="0x3FFC00" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="BSTW">
        <Enum name="0" start="0b0" description="Break data larger than the specified port size into individual, port-sized, non-burst writes. For example, a longword write to an 8-bit port takes four byte writes."/>
        <Enum name="1" start="0b1" description="Enables burst write of data larger than the specified port size, including longword writes to 8 and 16-bit ports, word writes to 8-bit ports, and line writes to 8-, 16-, and 32-bit ports."/>
      </BitField>
      <BitField start="4" size="1" name="BSTR">
        <Enum name="0" start="0b0" description="Data exceeding the specified port size is broken into individual, port-sized, non-burst reads. For example, a longword read from an 8-bit port is broken into four 8-bit reads."/>
        <Enum name="1" start="0b1" description="Enables data burst reads larger than the specified port size, including longword reads from 8- and 16-bit ports, word reads from 8-bit ports, and line reads from 8, 16-, and 32-bit ports."/>
      </BitField>
      <BitField start="5" size="1" name="BEM">
        <Enum name="0" start="0b0" description="The FB_BE n signals are not asserted for reads. The FB_BE n signals are asserted for data write only."/>
        <Enum name="1" start="0b1" description="The FB_BE n signals are asserted for read and write accesses"/>
      </BitField>
      <BitField start="6" size="2" name="PS">
        <Enum name="00" start="0b00" description="32-bit port size. Valid data sampled and driven on FB_D[31:0]"/>
        <Enum name="01" start="0b01" description="8-bit port size. Valid data sampled and driven on FB_D[31:24] if BLS = 0 or FB_D[7:0] if BLS = 1"/>
        <Enum name="10" start="0b10" description="16-bit port size. Valid data sampled and driven on FB_D[31:16] if BLS = 0 or FB_D[15:0] if BLS = 1"/>
        <Enum name="11" start="0b11" description="16-bit port size. Valid data sampled and driven on FB_D[31:16] if BLS = 0 or FB_D[15:0] if BLS = 1"/>
      </BitField>
      <BitField start="8" size="1" name="AA">
        <Enum name="0" start="0b0" description="No internal FB_TA is asserted. Cycle is terminated externally"/>
        <Enum name="1" start="0b1" description="Internal transfer acknowledge is asserted as specified by WS"/>
      </BitField>
      <BitField start="9" size="1" name="BLS">
        <Enum name="0" start="0b0" description="Not shifted. Data is left-justfied on FB_AD."/>
        <Enum name="1" start="0b1" description="Shifted. Data is right justified on FB_AD."/>
      </BitField>
      <BitField start="10" size="6" name="WS"/>
      <BitField start="16" size="2" name="WRAH">
        <Enum name="00" start="0b00" description="Hold address and attributes one cycle after FB_CSn negates on writes. (Default FB_CSn)"/>
        <Enum name="01" start="0b01" description="Hold address and attributes two cycles after FB_CSn negates on writes."/>
        <Enum name="10" start="0b10" description="Hold address and attributes three cycles after FB_CSn negates on writes."/>
        <Enum name="11" start="0b11" description="Hold address and attributes four cycles after FB_CSn negates on writes. (Default FB_CS0)"/>
      </BitField>
      <BitField start="18" size="2" name="RDAH">
        <Enum name="00" start="0b00" description="If AA is cleared, 1 cycle. If AA is set, 0 cycles."/>
        <Enum name="01" start="0b01" description="If AA is cleared, 2 cycles. If AA is set, 1 cycle."/>
        <Enum name="10" start="0b10" description="If AA is cleared, 3 cycles. If AA is set, 2 cycles."/>
        <Enum name="11" start="0b11" description="If AA is cleared, 4 cycles. If AA is set, 3 cycles."/>
      </BitField>
      <BitField start="20" size="2" name="ASET">
        <Enum name="00" start="0b00" description="Assert FB_CSn on first rising clock edge after address is asserted. (Default FB_CSn)"/>
        <Enum name="01" start="0b01" description="Assert FB_CSn on second rising clock edge after address is asserted."/>
        <Enum name="10" start="0b10" description="Assert FB_CSn on third rising clock edge after address is asserted."/>
        <Enum name="11" start="0b11" description="Assert FB_CSn on fourth rising clock edge after address is asserted. (Default FB_CS0)"/>
      </BitField>
      <BitField start="22" size="1" name="EXTS">
        <Enum name="0" start="0b0" description="FB_TS /FB_ALE asserts for one bus clock cycle"/>
        <Enum name="1" start="0b1" description="FB_TS /FB_ALE remains asserted until the first positive clock edge after FB_CSn asserts"/>
      </BitField>
      <BitField start="23" size="1" name="SWSEN">
        <Enum name="0" start="0b0" description="The WS value inserts wait states before an internal transfer acknowledge is generated for all transfers"/>
        <Enum name="1" start="0b1" description="The SWS value inserts wait states before an internal transfer acknowledge is generated for burst transfer secondary terminations"/>
      </BitField>
      <BitField start="26" size="6" name="SWS"/>
    </Register>
    <Register start="+0x8+12" size="4" name="FB_CSCR1" access="Read/Write" reset_value="0x3FFC00" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="BSTW">
        <Enum name="0" start="0b0" description="Break data larger than the specified port size into individual, port-sized, non-burst writes. For example, a longword write to an 8-bit port takes four byte writes."/>
        <Enum name="1" start="0b1" description="Enables burst write of data larger than the specified port size, including longword writes to 8 and 16-bit ports, word writes to 8-bit ports, and line writes to 8-, 16-, and 32-bit ports."/>
      </BitField>
      <BitField start="4" size="1" name="BSTR">
        <Enum name="0" start="0b0" description="Data exceeding the specified port size is broken into individual, port-sized, non-burst reads. For example, a longword read from an 8-bit port is broken into four 8-bit reads."/>
        <Enum name="1" start="0b1" description="Enables data burst reads larger than the specified port size, including longword reads from 8- and 16-bit ports, word reads from 8-bit ports, and line reads from 8, 16-, and 32-bit ports."/>
      </BitField>
      <BitField start="5" size="1" name="BEM">
        <Enum name="0" start="0b0" description="The FB_BE n signals are not asserted for reads. The FB_BE n signals are asserted for data write only."/>
        <Enum name="1" start="0b1" description="The FB_BE n signals are asserted for read and write accesses"/>
      </BitField>
      <BitField start="6" size="2" name="PS">
        <Enum name="00" start="0b00" description="32-bit port size. Valid data sampled and driven on FB_D[31:0]"/>
        <Enum name="01" start="0b01" description="8-bit port size. Valid data sampled and driven on FB_D[31:24] if BLS = 0 or FB_D[7:0] if BLS = 1"/>
        <Enum name="10" start="0b10" description="16-bit port size. Valid data sampled and driven on FB_D[31:16] if BLS = 0 or FB_D[15:0] if BLS = 1"/>
        <Enum name="11" start="0b11" description="16-bit port size. Valid data sampled and driven on FB_D[31:16] if BLS = 0 or FB_D[15:0] if BLS = 1"/>
      </BitField>
      <BitField start="8" size="1" name="AA">
        <Enum name="0" start="0b0" description="No internal FB_TA is asserted. Cycle is terminated externally"/>
        <Enum name="1" start="0b1" description="Internal transfer acknowledge is asserted as specified by WS"/>
      </BitField>
      <BitField start="9" size="1" name="BLS">
        <Enum name="0" start="0b0" description="Not shifted. Data is left-justfied on FB_AD."/>
        <Enum name="1" start="0b1" description="Shifted. Data is right justified on FB_AD."/>
      </BitField>
      <BitField start="10" size="6" name="WS"/>
      <BitField start="16" size="2" name="WRAH">
        <Enum name="00" start="0b00" description="Hold address and attributes one cycle after FB_CSn negates on writes. (Default FB_CSn)"/>
        <Enum name="01" start="0b01" description="Hold address and attributes two cycles after FB_CSn negates on writes."/>
        <Enum name="10" start="0b10" description="Hold address and attributes three cycles after FB_CSn negates on writes."/>
        <Enum name="11" start="0b11" description="Hold address and attributes four cycles after FB_CSn negates on writes. (Default FB_CS0)"/>
      </BitField>
      <BitField start="18" size="2" name="RDAH">
        <Enum name="00" start="0b00" description="If AA is cleared, 1 cycle. If AA is set, 0 cycles."/>
        <Enum name="01" start="0b01" description="If AA is cleared, 2 cycles. If AA is set, 1 cycle."/>
        <Enum name="10" start="0b10" description="If AA is cleared, 3 cycles. If AA is set, 2 cycles."/>
        <Enum name="11" start="0b11" description="If AA is cleared, 4 cycles. If AA is set, 3 cycles."/>
      </BitField>
      <BitField start="20" size="2" name="ASET">
        <Enum name="00" start="0b00" description="Assert FB_CSn on first rising clock edge after address is asserted. (Default FB_CSn)"/>
        <Enum name="01" start="0b01" description="Assert FB_CSn on second rising clock edge after address is asserted."/>
        <Enum name="10" start="0b10" description="Assert FB_CSn on third rising clock edge after address is asserted."/>
        <Enum name="11" start="0b11" description="Assert FB_CSn on fourth rising clock edge after address is asserted. (Default FB_CS0)"/>
      </BitField>
      <BitField start="22" size="1" name="EXTS">
        <Enum name="0" start="0b0" description="FB_TS /FB_ALE asserts for one bus clock cycle"/>
        <Enum name="1" start="0b1" description="FB_TS /FB_ALE remains asserted until the first positive clock edge after FB_CSn asserts"/>
      </BitField>
      <BitField start="23" size="1" name="SWSEN">
        <Enum name="0" start="0b0" description="The WS value inserts wait states before an internal transfer acknowledge is generated for all transfers"/>
        <Enum name="1" start="0b1" description="The SWS value inserts wait states before an internal transfer acknowledge is generated for burst transfer secondary terminations"/>
      </BitField>
      <BitField start="26" size="6" name="SWS"/>
    </Register>
    <Register start="+0x8+24" size="4" name="FB_CSCR2" access="Read/Write" reset_value="0x3FFC00" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="BSTW">
        <Enum name="0" start="0b0" description="Break data larger than the specified port size into individual, port-sized, non-burst writes. For example, a longword write to an 8-bit port takes four byte writes."/>
        <Enum name="1" start="0b1" description="Enables burst write of data larger than the specified port size, including longword writes to 8 and 16-bit ports, word writes to 8-bit ports, and line writes to 8-, 16-, and 32-bit ports."/>
      </BitField>
      <BitField start="4" size="1" name="BSTR">
        <Enum name="0" start="0b0" description="Data exceeding the specified port size is broken into individual, port-sized, non-burst reads. For example, a longword read from an 8-bit port is broken into four 8-bit reads."/>
        <Enum name="1" start="0b1" description="Enables data burst reads larger than the specified port size, including longword reads from 8- and 16-bit ports, word reads from 8-bit ports, and line reads from 8, 16-, and 32-bit ports."/>
      </BitField>
      <BitField start="5" size="1" name="BEM">
        <Enum name="0" start="0b0" description="The FB_BE n signals are not asserted for reads. The FB_BE n signals are asserted for data write only."/>
        <Enum name="1" start="0b1" description="The FB_BE n signals are asserted for read and write accesses"/>
      </BitField>
      <BitField start="6" size="2" name="PS">
        <Enum name="00" start="0b00" description="32-bit port size. Valid data sampled and driven on FB_D[31:0]"/>
        <Enum name="01" start="0b01" description="8-bit port size. Valid data sampled and driven on FB_D[31:24] if BLS = 0 or FB_D[7:0] if BLS = 1"/>
        <Enum name="10" start="0b10" description="16-bit port size. Valid data sampled and driven on FB_D[31:16] if BLS = 0 or FB_D[15:0] if BLS = 1"/>
        <Enum name="11" start="0b11" description="16-bit port size. Valid data sampled and driven on FB_D[31:16] if BLS = 0 or FB_D[15:0] if BLS = 1"/>
      </BitField>
      <BitField start="8" size="1" name="AA">
        <Enum name="0" start="0b0" description="No internal FB_TA is asserted. Cycle is terminated externally"/>
        <Enum name="1" start="0b1" description="Internal transfer acknowledge is asserted as specified by WS"/>
      </BitField>
      <BitField start="9" size="1" name="BLS">
        <Enum name="0" start="0b0" description="Not shifted. Data is left-justfied on FB_AD."/>
        <Enum name="1" start="0b1" description="Shifted. Data is right justified on FB_AD."/>
      </BitField>
      <BitField start="10" size="6" name="WS"/>
      <BitField start="16" size="2" name="WRAH">
        <Enum name="00" start="0b00" description="Hold address and attributes one cycle after FB_CSn negates on writes. (Default FB_CSn)"/>
        <Enum name="01" start="0b01" description="Hold address and attributes two cycles after FB_CSn negates on writes."/>
        <Enum name="10" start="0b10" description="Hold address and attributes three cycles after FB_CSn negates on writes."/>
        <Enum name="11" start="0b11" description="Hold address and attributes four cycles after FB_CSn negates on writes. (Default FB_CS0)"/>
      </BitField>
      <BitField start="18" size="2" name="RDAH">
        <Enum name="00" start="0b00" description="If AA is cleared, 1 cycle. If AA is set, 0 cycles."/>
        <Enum name="01" start="0b01" description="If AA is cleared, 2 cycles. If AA is set, 1 cycle."/>
        <Enum name="10" start="0b10" description="If AA is cleared, 3 cycles. If AA is set, 2 cycles."/>
        <Enum name="11" start="0b11" description="If AA is cleared, 4 cycles. If AA is set, 3 cycles."/>
      </BitField>
      <BitField start="20" size="2" name="ASET">
        <Enum name="00" start="0b00" description="Assert FB_CSn on first rising clock edge after address is asserted. (Default FB_CSn)"/>
        <Enum name="01" start="0b01" description="Assert FB_CSn on second rising clock edge after address is asserted."/>
        <Enum name="10" start="0b10" description="Assert FB_CSn on third rising clock edge after address is asserted."/>
        <Enum name="11" start="0b11" description="Assert FB_CSn on fourth rising clock edge after address is asserted. (Default FB_CS0)"/>
      </BitField>
      <BitField start="22" size="1" name="EXTS">
        <Enum name="0" start="0b0" description="FB_TS /FB_ALE asserts for one bus clock cycle"/>
        <Enum name="1" start="0b1" description="FB_TS /FB_ALE remains asserted until the first positive clock edge after FB_CSn asserts"/>
      </BitField>
      <BitField start="23" size="1" name="SWSEN">
        <Enum name="0" start="0b0" description="The WS value inserts wait states before an internal transfer acknowledge is generated for all transfers"/>
        <Enum name="1" start="0b1" description="The SWS value inserts wait states before an internal transfer acknowledge is generated for burst transfer secondary terminations"/>
      </BitField>
      <BitField start="26" size="6" name="SWS"/>
    </Register>
    <Register start="+0x8+36" size="4" name="FB_CSCR3" access="Read/Write" reset_value="0x3FFC00" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="BSTW">
        <Enum name="0" start="0b0" description="Break data larger than the specified port size into individual, port-sized, non-burst writes. For example, a longword write to an 8-bit port takes four byte writes."/>
        <Enum name="1" start="0b1" description="Enables burst write of data larger than the specified port size, including longword writes to 8 and 16-bit ports, word writes to 8-bit ports, and line writes to 8-, 16-, and 32-bit ports."/>
      </BitField>
      <BitField start="4" size="1" name="BSTR">
        <Enum name="0" start="0b0" description="Data exceeding the specified port size is broken into individual, port-sized, non-burst reads. For example, a longword read from an 8-bit port is broken into four 8-bit reads."/>
        <Enum name="1" start="0b1" description="Enables data burst reads larger than the specified port size, including longword reads from 8- and 16-bit ports, word reads from 8-bit ports, and line reads from 8, 16-, and 32-bit ports."/>
      </BitField>
      <BitField start="5" size="1" name="BEM">
        <Enum name="0" start="0b0" description="The FB_BE n signals are not asserted for reads. The FB_BE n signals are asserted for data write only."/>
        <Enum name="1" start="0b1" description="The FB_BE n signals are asserted for read and write accesses"/>
      </BitField>
      <BitField start="6" size="2" name="PS">
        <Enum name="00" start="0b00" description="32-bit port size. Valid data sampled and driven on FB_D[31:0]"/>
        <Enum name="01" start="0b01" description="8-bit port size. Valid data sampled and driven on FB_D[31:24] if BLS = 0 or FB_D[7:0] if BLS = 1"/>
        <Enum name="10" start="0b10" description="16-bit port size. Valid data sampled and driven on FB_D[31:16] if BLS = 0 or FB_D[15:0] if BLS = 1"/>
        <Enum name="11" start="0b11" description="16-bit port size. Valid data sampled and driven on FB_D[31:16] if BLS = 0 or FB_D[15:0] if BLS = 1"/>
      </BitField>
      <BitField start="8" size="1" name="AA">
        <Enum name="0" start="0b0" description="No internal FB_TA is asserted. Cycle is terminated externally"/>
        <Enum name="1" start="0b1" description="Internal transfer acknowledge is asserted as specified by WS"/>
      </BitField>
      <BitField start="9" size="1" name="BLS">
        <Enum name="0" start="0b0" description="Not shifted. Data is left-justfied on FB_AD."/>
        <Enum name="1" start="0b1" description="Shifted. Data is right justified on FB_AD."/>
      </BitField>
      <BitField start="10" size="6" name="WS"/>
      <BitField start="16" size="2" name="WRAH">
        <Enum name="00" start="0b00" description="Hold address and attributes one cycle after FB_CSn negates on writes. (Default FB_CSn)"/>
        <Enum name="01" start="0b01" description="Hold address and attributes two cycles after FB_CSn negates on writes."/>
        <Enum name="10" start="0b10" description="Hold address and attributes three cycles after FB_CSn negates on writes."/>
        <Enum name="11" start="0b11" description="Hold address and attributes four cycles after FB_CSn negates on writes. (Default FB_CS0)"/>
      </BitField>
      <BitField start="18" size="2" name="RDAH">
        <Enum name="00" start="0b00" description="If AA is cleared, 1 cycle. If AA is set, 0 cycles."/>
        <Enum name="01" start="0b01" description="If AA is cleared, 2 cycles. If AA is set, 1 cycle."/>
        <Enum name="10" start="0b10" description="If AA is cleared, 3 cycles. If AA is set, 2 cycles."/>
        <Enum name="11" start="0b11" description="If AA is cleared, 4 cycles. If AA is set, 3 cycles."/>
      </BitField>
      <BitField start="20" size="2" name="ASET">
        <Enum name="00" start="0b00" description="Assert FB_CSn on first rising clock edge after address is asserted. (Default FB_CSn)"/>
        <Enum name="01" start="0b01" description="Assert FB_CSn on second rising clock edge after address is asserted."/>
        <Enum name="10" start="0b10" description="Assert FB_CSn on third rising clock edge after address is asserted."/>
        <Enum name="11" start="0b11" description="Assert FB_CSn on fourth rising clock edge after address is asserted. (Default FB_CS0)"/>
      </BitField>
      <BitField start="22" size="1" name="EXTS">
        <Enum name="0" start="0b0" description="FB_TS /FB_ALE asserts for one bus clock cycle"/>
        <Enum name="1" start="0b1" description="FB_TS /FB_ALE remains asserted until the first positive clock edge after FB_CSn asserts"/>
      </BitField>
      <BitField start="23" size="1" name="SWSEN">
        <Enum name="0" start="0b0" description="The WS value inserts wait states before an internal transfer acknowledge is generated for all transfers"/>
        <Enum name="1" start="0b1" description="The SWS value inserts wait states before an internal transfer acknowledge is generated for burst transfer secondary terminations"/>
      </BitField>
      <BitField start="26" size="6" name="SWS"/>
    </Register>
    <Register start="+0x8+48" size="4" name="FB_CSCR4" access="Read/Write" reset_value="0x3FFC00" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="BSTW">
        <Enum name="0" start="0b0" description="Break data larger than the specified port size into individual, port-sized, non-burst writes. For example, a longword write to an 8-bit port takes four byte writes."/>
        <Enum name="1" start="0b1" description="Enables burst write of data larger than the specified port size, including longword writes to 8 and 16-bit ports, word writes to 8-bit ports, and line writes to 8-, 16-, and 32-bit ports."/>
      </BitField>
      <BitField start="4" size="1" name="BSTR">
        <Enum name="0" start="0b0" description="Data exceeding the specified port size is broken into individual, port-sized, non-burst reads. For example, a longword read from an 8-bit port is broken into four 8-bit reads."/>
        <Enum name="1" start="0b1" description="Enables data burst reads larger than the specified port size, including longword reads from 8- and 16-bit ports, word reads from 8-bit ports, and line reads from 8, 16-, and 32-bit ports."/>
      </BitField>
      <BitField start="5" size="1" name="BEM">
        <Enum name="0" start="0b0" description="The FB_BE n signals are not asserted for reads. The FB_BE n signals are asserted for data write only."/>
        <Enum name="1" start="0b1" description="The FB_BE n signals are asserted for read and write accesses"/>
      </BitField>
      <BitField start="6" size="2" name="PS">
        <Enum name="00" start="0b00" description="32-bit port size. Valid data sampled and driven on FB_D[31:0]"/>
        <Enum name="01" start="0b01" description="8-bit port size. Valid data sampled and driven on FB_D[31:24] if BLS = 0 or FB_D[7:0] if BLS = 1"/>
        <Enum name="10" start="0b10" description="16-bit port size. Valid data sampled and driven on FB_D[31:16] if BLS = 0 or FB_D[15:0] if BLS = 1"/>
        <Enum name="11" start="0b11" description="16-bit port size. Valid data sampled and driven on FB_D[31:16] if BLS = 0 or FB_D[15:0] if BLS = 1"/>
      </BitField>
      <BitField start="8" size="1" name="AA">
        <Enum name="0" start="0b0" description="No internal FB_TA is asserted. Cycle is terminated externally"/>
        <Enum name="1" start="0b1" description="Internal transfer acknowledge is asserted as specified by WS"/>
      </BitField>
      <BitField start="9" size="1" name="BLS">
        <Enum name="0" start="0b0" description="Not shifted. Data is left-justfied on FB_AD."/>
        <Enum name="1" start="0b1" description="Shifted. Data is right justified on FB_AD."/>
      </BitField>
      <BitField start="10" size="6" name="WS"/>
      <BitField start="16" size="2" name="WRAH">
        <Enum name="00" start="0b00" description="Hold address and attributes one cycle after FB_CSn negates on writes. (Default FB_CSn)"/>
        <Enum name="01" start="0b01" description="Hold address and attributes two cycles after FB_CSn negates on writes."/>
        <Enum name="10" start="0b10" description="Hold address and attributes three cycles after FB_CSn negates on writes."/>
        <Enum name="11" start="0b11" description="Hold address and attributes four cycles after FB_CSn negates on writes. (Default FB_CS0)"/>
      </BitField>
      <BitField start="18" size="2" name="RDAH">
        <Enum name="00" start="0b00" description="If AA is cleared, 1 cycle. If AA is set, 0 cycles."/>
        <Enum name="01" start="0b01" description="If AA is cleared, 2 cycles. If AA is set, 1 cycle."/>
        <Enum name="10" start="0b10" description="If AA is cleared, 3 cycles. If AA is set, 2 cycles."/>
        <Enum name="11" start="0b11" description="If AA is cleared, 4 cycles. If AA is set, 3 cycles."/>
      </BitField>
      <BitField start="20" size="2" name="ASET">
        <Enum name="00" start="0b00" description="Assert FB_CSn on first rising clock edge after address is asserted. (Default FB_CSn)"/>
        <Enum name="01" start="0b01" description="Assert FB_CSn on second rising clock edge after address is asserted."/>
        <Enum name="10" start="0b10" description="Assert FB_CSn on third rising clock edge after address is asserted."/>
        <Enum name="11" start="0b11" description="Assert FB_CSn on fourth rising clock edge after address is asserted. (Default FB_CS0)"/>
      </BitField>
      <BitField start="22" size="1" name="EXTS">
        <Enum name="0" start="0b0" description="FB_TS /FB_ALE asserts for one bus clock cycle"/>
        <Enum name="1" start="0b1" description="FB_TS /FB_ALE remains asserted until the first positive clock edge after FB_CSn asserts"/>
      </BitField>
      <BitField start="23" size="1" name="SWSEN">
        <Enum name="0" start="0b0" description="The WS value inserts wait states before an internal transfer acknowledge is generated for all transfers"/>
        <Enum name="1" start="0b1" description="The SWS value inserts wait states before an internal transfer acknowledge is generated for burst transfer secondary terminations"/>
      </BitField>
      <BitField start="26" size="6" name="SWS"/>
    </Register>
    <Register start="+0x8+60" size="4" name="FB_CSCR5" access="Read/Write" reset_value="0x3FFC00" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="BSTW">
        <Enum name="0" start="0b0" description="Break data larger than the specified port size into individual, port-sized, non-burst writes. For example, a longword write to an 8-bit port takes four byte writes."/>
        <Enum name="1" start="0b1" description="Enables burst write of data larger than the specified port size, including longword writes to 8 and 16-bit ports, word writes to 8-bit ports, and line writes to 8-, 16-, and 32-bit ports."/>
      </BitField>
      <BitField start="4" size="1" name="BSTR">
        <Enum name="0" start="0b0" description="Data exceeding the specified port size is broken into individual, port-sized, non-burst reads. For example, a longword read from an 8-bit port is broken into four 8-bit reads."/>
        <Enum name="1" start="0b1" description="Enables data burst reads larger than the specified port size, including longword reads from 8- and 16-bit ports, word reads from 8-bit ports, and line reads from 8, 16-, and 32-bit ports."/>
      </BitField>
      <BitField start="5" size="1" name="BEM">
        <Enum name="0" start="0b0" description="The FB_BE n signals are not asserted for reads. The FB_BE n signals are asserted for data write only."/>
        <Enum name="1" start="0b1" description="The FB_BE n signals are asserted for read and write accesses"/>
      </BitField>
      <BitField start="6" size="2" name="PS">
        <Enum name="00" start="0b00" description="32-bit port size. Valid data sampled and driven on FB_D[31:0]"/>
        <Enum name="01" start="0b01" description="8-bit port size. Valid data sampled and driven on FB_D[31:24] if BLS = 0 or FB_D[7:0] if BLS = 1"/>
        <Enum name="10" start="0b10" description="16-bit port size. Valid data sampled and driven on FB_D[31:16] if BLS = 0 or FB_D[15:0] if BLS = 1"/>
        <Enum name="11" start="0b11" description="16-bit port size. Valid data sampled and driven on FB_D[31:16] if BLS = 0 or FB_D[15:0] if BLS = 1"/>
      </BitField>
      <BitField start="8" size="1" name="AA">
        <Enum name="0" start="0b0" description="No internal FB_TA is asserted. Cycle is terminated externally"/>
        <Enum name="1" start="0b1" description="Internal transfer acknowledge is asserted as specified by WS"/>
      </BitField>
      <BitField start="9" size="1" name="BLS">
        <Enum name="0" start="0b0" description="Not shifted. Data is left-justfied on FB_AD."/>
        <Enum name="1" start="0b1" description="Shifted. Data is right justified on FB_AD."/>
      </BitField>
      <BitField start="10" size="6" name="WS"/>
      <BitField start="16" size="2" name="WRAH">
        <Enum name="00" start="0b00" description="Hold address and attributes one cycle after FB_CSn negates on writes. (Default FB_CSn)"/>
        <Enum name="01" start="0b01" description="Hold address and attributes two cycles after FB_CSn negates on writes."/>
        <Enum name="10" start="0b10" description="Hold address and attributes three cycles after FB_CSn negates on writes."/>
        <Enum name="11" start="0b11" description="Hold address and attributes four cycles after FB_CSn negates on writes. (Default FB_CS0)"/>
      </BitField>
      <BitField start="18" size="2" name="RDAH">
        <Enum name="00" start="0b00" description="If AA is cleared, 1 cycle. If AA is set, 0 cycles."/>
        <Enum name="01" start="0b01" description="If AA is cleared, 2 cycles. If AA is set, 1 cycle."/>
        <Enum name="10" start="0b10" description="If AA is cleared, 3 cycles. If AA is set, 2 cycles."/>
        <Enum name="11" start="0b11" description="If AA is cleared, 4 cycles. If AA is set, 3 cycles."/>
      </BitField>
      <BitField start="20" size="2" name="ASET">
        <Enum name="00" start="0b00" description="Assert FB_CSn on first rising clock edge after address is asserted. (Default FB_CSn)"/>
        <Enum name="01" start="0b01" description="Assert FB_CSn on second rising clock edge after address is asserted."/>
        <Enum name="10" start="0b10" description="Assert FB_CSn on third rising clock edge after address is asserted."/>
        <Enum name="11" start="0b11" description="Assert FB_CSn on fourth rising clock edge after address is asserted. (Default FB_CS0)"/>
      </BitField>
      <BitField start="22" size="1" name="EXTS">
        <Enum name="0" start="0b0" description="FB_TS /FB_ALE asserts for one bus clock cycle"/>
        <Enum name="1" start="0b1" description="FB_TS /FB_ALE remains asserted until the first positive clock edge after FB_CSn asserts"/>
      </BitField>
      <BitField start="23" size="1" name="SWSEN">
        <Enum name="0" start="0b0" description="The WS value inserts wait states before an internal transfer acknowledge is generated for all transfers"/>
        <Enum name="1" start="0b1" description="The SWS value inserts wait states before an internal transfer acknowledge is generated for burst transfer secondary terminations"/>
      </BitField>
      <BitField start="26" size="6" name="SWS"/>
    </Register>
    <Register start="+0x60" size="4" name="FB_CSPMCR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="12" size="4" name="GROUP5">
        <Enum name="0000" start="0b0000" description="FB_TA"/>
        <Enum name="0001" start="0b0001" description="FB_CS3. You must also set CSCRn[AA]."/>
        <Enum name="0010" start="0b0010" description="FB_BE_7_0. You must also set CSCRn[AA]."/>
      </BitField>
      <BitField start="16" size="4" name="GROUP4">
        <Enum name="0000" start="0b0000" description="FB_TBST"/>
        <Enum name="0001" start="0b0001" description="FB_CS2"/>
        <Enum name="0010" start="0b0010" description="FB_BE_15_8"/>
      </BitField>
      <BitField start="20" size="4" name="GROUP3">
        <Enum name="0000" start="0b0000" description="FB_CS5"/>
        <Enum name="0001" start="0b0001" description="FB_TSIZ1"/>
        <Enum name="0010" start="0b0010" description="FB_BE_23_16"/>
      </BitField>
      <BitField start="24" size="4" name="GROUP2">
        <Enum name="0000" start="0b0000" description="FB_CS4"/>
        <Enum name="0001" start="0b0001" description="FB_TSIZ0"/>
        <Enum name="0010" start="0b0010" description="FB_BE_31_24"/>
      </BitField>
      <BitField start="28" size="4" name="GROUP1">
        <Enum name="0000" start="0b0000" description="FB_ALE"/>
        <Enum name="0001" start="0b0001" description="FB_CS1"/>
        <Enum name="0010" start="0b0010" description="FB_TS"/>
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="MPU" start="0x4000D000">
    <Register start="+0" size="4" name="MPU_CESR" access="Read/Write" reset_value="0x818201" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="VLD">
        <Enum name="0" start="0b0" description="MPU is disabled. All accesses from all bus masters are allowed."/>
        <Enum name="1" start="0b1" description="MPU is enabled"/>
      </BitField>
      <BitField start="8" size="4" name="NRGD">
        <Enum name="0000" start="0b0000" description="8 region descriptors"/>
        <Enum name="0001" start="0b0001" description="12 region descriptors"/>
        <Enum name="0010" start="0b0010" description="16 region descriptors"/>
      </BitField>
      <BitField start="12" size="4" name="NSP"/>
      <BitField start="16" size="4" name="HRL"/>
      <BitField start="24" size="8" name="SPERR">
        <Enum name="0" start="0b0" description="No error has occurred for slave port n."/>
        <Enum name="1" start="0b1" description="An error has occurred for slave port n."/>
      </BitField>
    </Register>
    <Register start="+0x10+0" size="4" name="MPU_EAR0" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="EADDR"/>
    </Register>
    <Register start="+0x10+8" size="4" name="MPU_EAR1" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="EADDR"/>
    </Register>
    <Register start="+0x10+16" size="4" name="MPU_EAR2" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="EADDR"/>
    </Register>
    <Register start="+0x10+24" size="4" name="MPU_EAR3" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="EADDR"/>
    </Register>
    <Register start="+0x10+32" size="4" name="MPU_EAR4" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="EADDR"/>
    </Register>
    <Register start="+0x14+0" size="4" name="MPU_EDR0" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="ERW">
        <Enum name="0" start="0b0" description="Read"/>
        <Enum name="1" start="0b1" description="Write"/>
      </BitField>
      <BitField start="1" size="3" name="EATTR">
        <Enum name="000" start="0b000" description="User mode, instruction access"/>
        <Enum name="001" start="0b001" description="User mode, data access"/>
        <Enum name="010" start="0b010" description="Supervisor mode, instruction access"/>
        <Enum name="011" start="0b011" description="Supervisor mode, data access"/>
      </BitField>
      <BitField start="4" size="4" name="EMN"/>
      <BitField start="8" size="8" name="EPID"/>
      <BitField start="16" size="16" name="EACD"/>
    </Register>
    <Register start="+0x14+8" size="4" name="MPU_EDR1" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="ERW">
        <Enum name="0" start="0b0" description="Read"/>
        <Enum name="1" start="0b1" description="Write"/>
      </BitField>
      <BitField start="1" size="3" name="EATTR">
        <Enum name="000" start="0b000" description="User mode, instruction access"/>
        <Enum name="001" start="0b001" description="User mode, data access"/>
        <Enum name="010" start="0b010" description="Supervisor mode, instruction access"/>
        <Enum name="011" start="0b011" description="Supervisor mode, data access"/>
      </BitField>
      <BitField start="4" size="4" name="EMN"/>
      <BitField start="8" size="8" name="EPID"/>
      <BitField start="16" size="16" name="EACD"/>
    </Register>
    <Register start="+0x14+16" size="4" name="MPU_EDR2" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="ERW">
        <Enum name="0" start="0b0" description="Read"/>
        <Enum name="1" start="0b1" description="Write"/>
      </BitField>
      <BitField start="1" size="3" name="EATTR">
        <Enum name="000" start="0b000" description="User mode, instruction access"/>
        <Enum name="001" start="0b001" description="User mode, data access"/>
        <Enum name="010" start="0b010" description="Supervisor mode, instruction access"/>
        <Enum name="011" start="0b011" description="Supervisor mode, data access"/>
      </BitField>
      <BitField start="4" size="4" name="EMN"/>
      <BitField start="8" size="8" name="EPID"/>
      <BitField start="16" size="16" name="EACD"/>
    </Register>
    <Register start="+0x14+24" size="4" name="MPU_EDR3" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="ERW">
        <Enum name="0" start="0b0" description="Read"/>
        <Enum name="1" start="0b1" description="Write"/>
      </BitField>
      <BitField start="1" size="3" name="EATTR">
        <Enum name="000" start="0b000" description="User mode, instruction access"/>
        <Enum name="001" start="0b001" description="User mode, data access"/>
        <Enum name="010" start="0b010" description="Supervisor mode, instruction access"/>
        <Enum name="011" start="0b011" description="Supervisor mode, data access"/>
      </BitField>
      <BitField start="4" size="4" name="EMN"/>
      <BitField start="8" size="8" name="EPID"/>
      <BitField start="16" size="16" name="EACD"/>
    </Register>
    <Register start="+0x14+32" size="4" name="MPU_EDR4" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="ERW">
        <Enum name="0" start="0b0" description="Read"/>
        <Enum name="1" start="0b1" description="Write"/>
      </BitField>
      <BitField start="1" size="3" name="EATTR">
        <Enum name="000" start="0b000" description="User mode, instruction access"/>
        <Enum name="001" start="0b001" description="User mode, data access"/>
        <Enum name="010" start="0b010" description="Supervisor mode, instruction access"/>
        <Enum name="011" start="0b011" description="Supervisor mode, data access"/>
      </BitField>
      <BitField start="4" size="4" name="EMN"/>
      <BitField start="8" size="8" name="EPID"/>
      <BitField start="16" size="16" name="EACD"/>
    </Register>
    <Register start="+0x400+0" size="4" name="MPU_RGD0_WORD0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="SRTADDR"/>
    </Register>
    <Register start="+0x400+16" size="4" name="MPU_RGD1_WORD0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="SRTADDR"/>
    </Register>
    <Register start="+0x400+32" size="4" name="MPU_RGD2_WORD0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="SRTADDR"/>
    </Register>
    <Register start="+0x400+48" size="4" name="MPU_RGD3_WORD0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="SRTADDR"/>
    </Register>
    <Register start="+0x400+64" size="4" name="MPU_RGD4_WORD0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="SRTADDR"/>
    </Register>
    <Register start="+0x400+80" size="4" name="MPU_RGD5_WORD0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="SRTADDR"/>
    </Register>
    <Register start="+0x400+96" size="4" name="MPU_RGD6_WORD0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="SRTADDR"/>
    </Register>
    <Register start="+0x400+112" size="4" name="MPU_RGD7_WORD0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="SRTADDR"/>
    </Register>
    <Register start="+0x400+128" size="4" name="MPU_RGD8_WORD0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="SRTADDR"/>
    </Register>
    <Register start="+0x400+144" size="4" name="MPU_RGD9_WORD0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="SRTADDR"/>
    </Register>
    <Register start="+0x400+160" size="4" name="MPU_RGD10_WORD0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="SRTADDR"/>
    </Register>
    <Register start="+0x400+176" size="4" name="MPU_RGD11_WORD0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="SRTADDR"/>
    </Register>
    <Register start="+0x400+192" size="4" name="MPU_RGD12_WORD0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="SRTADDR"/>
    </Register>
    <Register start="+0x400+208" size="4" name="MPU_RGD13_WORD0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="SRTADDR"/>
    </Register>
    <Register start="+0x400+224" size="4" name="MPU_RGD14_WORD0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="SRTADDR"/>
    </Register>
    <Register start="+0x400+240" size="4" name="MPU_RGD15_WORD0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="SRTADDR"/>
    </Register>
    <Register start="+0x404+0" size="4" name="MPU_RGD0_WORD1" access="Read/Write" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="ENDADDR"/>
    </Register>
    <Register start="+0x404+16" size="4" name="MPU_RGD1_WORD1" access="Read/Write" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="ENDADDR"/>
    </Register>
    <Register start="+0x404+32" size="4" name="MPU_RGD2_WORD1" access="Read/Write" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="ENDADDR"/>
    </Register>
    <Register start="+0x404+48" size="4" name="MPU_RGD3_WORD1" access="Read/Write" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="ENDADDR"/>
    </Register>
    <Register start="+0x404+64" size="4" name="MPU_RGD4_WORD1" access="Read/Write" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="ENDADDR"/>
    </Register>
    <Register start="+0x404+80" size="4" name="MPU_RGD5_WORD1" access="Read/Write" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="ENDADDR"/>
    </Register>
    <Register start="+0x404+96" size="4" name="MPU_RGD6_WORD1" access="Read/Write" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="ENDADDR"/>
    </Register>
    <Register start="+0x404+112" size="4" name="MPU_RGD7_WORD1" access="Read/Write" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="ENDADDR"/>
    </Register>
    <Register start="+0x404+128" size="4" name="MPU_RGD8_WORD1" access="Read/Write" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="ENDADDR"/>
    </Register>
    <Register start="+0x404+144" size="4" name="MPU_RGD9_WORD1" access="Read/Write" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="ENDADDR"/>
    </Register>
    <Register start="+0x404+160" size="4" name="MPU_RGD10_WORD1" access="Read/Write" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="ENDADDR"/>
    </Register>
    <Register start="+0x404+176" size="4" name="MPU_RGD11_WORD1" access="Read/Write" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="ENDADDR"/>
    </Register>
    <Register start="+0x404+192" size="4" name="MPU_RGD12_WORD1" access="Read/Write" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="ENDADDR"/>
    </Register>
    <Register start="+0x404+208" size="4" name="MPU_RGD13_WORD1" access="Read/Write" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="ENDADDR"/>
    </Register>
    <Register start="+0x404+224" size="4" name="MPU_RGD14_WORD1" access="Read/Write" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="ENDADDR"/>
    </Register>
    <Register start="+0x404+240" size="4" name="MPU_RGD15_WORD1" access="Read/Write" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="ENDADDR"/>
    </Register>
    <Register start="+0x408+0" size="4" name="MPU_RGD0_WORD2" access="Read/Write" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM"/>
      <BitField start="3" size="2" name="M0SM"/>
      <BitField start="5" size="1" name="M0PE"/>
      <BitField start="6" size="3" name="M1UM"/>
      <BitField start="9" size="2" name="M1SM"/>
      <BitField start="11" size="1" name="M1PE"/>
      <BitField start="12" size="3" name="M2UM"/>
      <BitField start="15" size="2" name="M2SM"/>
      <BitField start="17" size="1" name="M2PE"/>
      <BitField start="18" size="3" name="M3UM">
        <Enum name="0" start="0b0" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed."/>
        <Enum name="1" start="0b1" description="Allows the given access type to occur"/>
      </BitField>
      <BitField start="21" size="2" name="M3SM">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed"/>
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write"/>
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute"/>
        <Enum name="11" start="0b11" description="Same as user mode defined in M3UM"/>
      </BitField>
      <BitField start="23" size="1" name="M3PE">
        <Enum name="0" start="0b0" description="Do not include the process identifier in the evaluation"/>
        <Enum name="1" start="0b1" description="Include the process identifier and mask (RGDn_WORD3) in the region hit evaluation"/>
      </BitField>
      <BitField start="24" size="1" name="M4WE">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed"/>
      </BitField>
      <BitField start="25" size="1" name="M4RE">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed"/>
      </BitField>
      <BitField start="26" size="1" name="M5WE">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed"/>
      </BitField>
      <BitField start="27" size="1" name="M5RE">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed"/>
      </BitField>
      <BitField start="28" size="1" name="M6WE">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed"/>
      </BitField>
      <BitField start="29" size="1" name="M6RE">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed"/>
      </BitField>
      <BitField start="30" size="1" name="M7WE">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed"/>
      </BitField>
      <BitField start="31" size="1" name="M7RE">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed"/>
      </BitField>
    </Register>
    <Register start="+0x408+16" size="4" name="MPU_RGD1_WORD2" access="Read/Write" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM"/>
      <BitField start="3" size="2" name="M0SM"/>
      <BitField start="5" size="1" name="M0PE"/>
      <BitField start="6" size="3" name="M1UM"/>
      <BitField start="9" size="2" name="M1SM"/>
      <BitField start="11" size="1" name="M1PE"/>
      <BitField start="12" size="3" name="M2UM"/>
      <BitField start="15" size="2" name="M2SM"/>
      <BitField start="17" size="1" name="M2PE"/>
      <BitField start="18" size="3" name="M3UM">
        <Enum name="0" start="0b0" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed."/>
        <Enum name="1" start="0b1" description="Allows the given access type to occur"/>
      </BitField>
      <BitField start="21" size="2" name="M3SM">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed"/>
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write"/>
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute"/>
        <Enum name="11" start="0b11" description="Same as user mode defined in M3UM"/>
      </BitField>
      <BitField start="23" size="1" name="M3PE">
        <Enum name="0" start="0b0" description="Do not include the process identifier in the evaluation"/>
        <Enum name="1" start="0b1" description="Include the process identifier and mask (RGDn_WORD3) in the region hit evaluation"/>
      </BitField>
      <BitField start="24" size="1" name="M4WE">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed"/>
      </BitField>
      <BitField start="25" size="1" name="M4RE">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed"/>
      </BitField>
      <BitField start="26" size="1" name="M5WE">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed"/>
      </BitField>
      <BitField start="27" size="1" name="M5RE">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed"/>
      </BitField>
      <BitField start="28" size="1" name="M6WE">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed"/>
      </BitField>
      <BitField start="29" size="1" name="M6RE">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed"/>
      </BitField>
      <BitField start="30" size="1" name="M7WE">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed"/>
      </BitField>
      <BitField start="31" size="1" name="M7RE">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed"/>
      </BitField>
    </Register>
    <Register start="+0x408+32" size="4" name="MPU_RGD2_WORD2" access="Read/Write" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM"/>
      <BitField start="3" size="2" name="M0SM"/>
      <BitField start="5" size="1" name="M0PE"/>
      <BitField start="6" size="3" name="M1UM"/>
      <BitField start="9" size="2" name="M1SM"/>
      <BitField start="11" size="1" name="M1PE"/>
      <BitField start="12" size="3" name="M2UM"/>
      <BitField start="15" size="2" name="M2SM"/>
      <BitField start="17" size="1" name="M2PE"/>
      <BitField start="18" size="3" name="M3UM">
        <Enum name="0" start="0b0" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed."/>
        <Enum name="1" start="0b1" description="Allows the given access type to occur"/>
      </BitField>
      <BitField start="21" size="2" name="M3SM">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed"/>
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write"/>
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute"/>
        <Enum name="11" start="0b11" description="Same as user mode defined in M3UM"/>
      </BitField>
      <BitField start="23" size="1" name="M3PE">
        <Enum name="0" start="0b0" description="Do not include the process identifier in the evaluation"/>
        <Enum name="1" start="0b1" description="Include the process identifier and mask (RGDn_WORD3) in the region hit evaluation"/>
      </BitField>
      <BitField start="24" size="1" name="M4WE">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed"/>
      </BitField>
      <BitField start="25" size="1" name="M4RE">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed"/>
      </BitField>
      <BitField start="26" size="1" name="M5WE">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed"/>
      </BitField>
      <BitField start="27" size="1" name="M5RE">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed"/>
      </BitField>
      <BitField start="28" size="1" name="M6WE">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed"/>
      </BitField>
      <BitField start="29" size="1" name="M6RE">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed"/>
      </BitField>
      <BitField start="30" size="1" name="M7WE">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed"/>
      </BitField>
      <BitField start="31" size="1" name="M7RE">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed"/>
      </BitField>
    </Register>
    <Register start="+0x408+48" size="4" name="MPU_RGD3_WORD2" access="Read/Write" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM"/>
      <BitField start="3" size="2" name="M0SM"/>
      <BitField start="5" size="1" name="M0PE"/>
      <BitField start="6" size="3" name="M1UM"/>
      <BitField start="9" size="2" name="M1SM"/>
      <BitField start="11" size="1" name="M1PE"/>
      <BitField start="12" size="3" name="M2UM"/>
      <BitField start="15" size="2" name="M2SM"/>
      <BitField start="17" size="1" name="M2PE"/>
      <BitField start="18" size="3" name="M3UM">
        <Enum name="0" start="0b0" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed."/>
        <Enum name="1" start="0b1" description="Allows the given access type to occur"/>
      </BitField>
      <BitField start="21" size="2" name="M3SM">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed"/>
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write"/>
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute"/>
        <Enum name="11" start="0b11" description="Same as user mode defined in M3UM"/>
      </BitField>
      <BitField start="23" size="1" name="M3PE">
        <Enum name="0" start="0b0" description="Do not include the process identifier in the evaluation"/>
        <Enum name="1" start="0b1" description="Include the process identifier and mask (RGDn_WORD3) in the region hit evaluation"/>
      </BitField>
      <BitField start="24" size="1" name="M4WE">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed"/>
      </BitField>
      <BitField start="25" size="1" name="M4RE">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed"/>
      </BitField>
      <BitField start="26" size="1" name="M5WE">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed"/>
      </BitField>
      <BitField start="27" size="1" name="M5RE">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed"/>
      </BitField>
      <BitField start="28" size="1" name="M6WE">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed"/>
      </BitField>
      <BitField start="29" size="1" name="M6RE">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed"/>
      </BitField>
      <BitField start="30" size="1" name="M7WE">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed"/>
      </BitField>
      <BitField start="31" size="1" name="M7RE">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed"/>
      </BitField>
    </Register>
    <Register start="+0x408+64" size="4" name="MPU_RGD4_WORD2" access="Read/Write" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM"/>
      <BitField start="3" size="2" name="M0SM"/>
      <BitField start="5" size="1" name="M0PE"/>
      <BitField start="6" size="3" name="M1UM"/>
      <BitField start="9" size="2" name="M1SM"/>
      <BitField start="11" size="1" name="M1PE"/>
      <BitField start="12" size="3" name="M2UM"/>
      <BitField start="15" size="2" name="M2SM"/>
      <BitField start="17" size="1" name="M2PE"/>
      <BitField start="18" size="3" name="M3UM">
        <Enum name="0" start="0b0" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed."/>
        <Enum name="1" start="0b1" description="Allows the given access type to occur"/>
      </BitField>
      <BitField start="21" size="2" name="M3SM">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed"/>
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write"/>
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute"/>
        <Enum name="11" start="0b11" description="Same as user mode defined in M3UM"/>
      </BitField>
      <BitField start="23" size="1" name="M3PE">
        <Enum name="0" start="0b0" description="Do not include the process identifier in the evaluation"/>
        <Enum name="1" start="0b1" description="Include the process identifier and mask (RGDn_WORD3) in the region hit evaluation"/>
      </BitField>
      <BitField start="24" size="1" name="M4WE">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed"/>
      </BitField>
      <BitField start="25" size="1" name="M4RE">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed"/>
      </BitField>
      <BitField start="26" size="1" name="M5WE">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed"/>
      </BitField>
      <BitField start="27" size="1" name="M5RE">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed"/>
      </BitField>
      <BitField start="28" size="1" name="M6WE">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed"/>
      </BitField>
      <BitField start="29" size="1" name="M6RE">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed"/>
      </BitField>
      <BitField start="30" size="1" name="M7WE">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed"/>
      </BitField>
      <BitField start="31" size="1" name="M7RE">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed"/>
      </BitField>
    </Register>
    <Register start="+0x408+80" size="4" name="MPU_RGD5_WORD2" access="Read/Write" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM"/>
      <BitField start="3" size="2" name="M0SM"/>
      <BitField start="5" size="1" name="M0PE"/>
      <BitField start="6" size="3" name="M1UM"/>
      <BitField start="9" size="2" name="M1SM"/>
      <BitField start="11" size="1" name="M1PE"/>
      <BitField start="12" size="3" name="M2UM"/>
      <BitField start="15" size="2" name="M2SM"/>
      <BitField start="17" size="1" name="M2PE"/>
      <BitField start="18" size="3" name="M3UM">
        <Enum name="0" start="0b0" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed."/>
        <Enum name="1" start="0b1" description="Allows the given access type to occur"/>
      </BitField>
      <BitField start="21" size="2" name="M3SM">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed"/>
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write"/>
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute"/>
        <Enum name="11" start="0b11" description="Same as user mode defined in M3UM"/>
      </BitField>
      <BitField start="23" size="1" name="M3PE">
        <Enum name="0" start="0b0" description="Do not include the process identifier in the evaluation"/>
        <Enum name="1" start="0b1" description="Include the process identifier and mask (RGDn_WORD3) in the region hit evaluation"/>
      </BitField>
      <BitField start="24" size="1" name="M4WE">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed"/>
      </BitField>
      <BitField start="25" size="1" name="M4RE">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed"/>
      </BitField>
      <BitField start="26" size="1" name="M5WE">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed"/>
      </BitField>
      <BitField start="27" size="1" name="M5RE">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed"/>
      </BitField>
      <BitField start="28" size="1" name="M6WE">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed"/>
      </BitField>
      <BitField start="29" size="1" name="M6RE">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed"/>
      </BitField>
      <BitField start="30" size="1" name="M7WE">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed"/>
      </BitField>
      <BitField start="31" size="1" name="M7RE">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed"/>
      </BitField>
    </Register>
    <Register start="+0x408+96" size="4" name="MPU_RGD6_WORD2" access="Read/Write" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM"/>
      <BitField start="3" size="2" name="M0SM"/>
      <BitField start="5" size="1" name="M0PE"/>
      <BitField start="6" size="3" name="M1UM"/>
      <BitField start="9" size="2" name="M1SM"/>
      <BitField start="11" size="1" name="M1PE"/>
      <BitField start="12" size="3" name="M2UM"/>
      <BitField start="15" size="2" name="M2SM"/>
      <BitField start="17" size="1" name="M2PE"/>
      <BitField start="18" size="3" name="M3UM">
        <Enum name="0" start="0b0" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed."/>
        <Enum name="1" start="0b1" description="Allows the given access type to occur"/>
      </BitField>
      <BitField start="21" size="2" name="M3SM">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed"/>
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write"/>
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute"/>
        <Enum name="11" start="0b11" description="Same as user mode defined in M3UM"/>
      </BitField>
      <BitField start="23" size="1" name="M3PE">
        <Enum name="0" start="0b0" description="Do not include the process identifier in the evaluation"/>
        <Enum name="1" start="0b1" description="Include the process identifier and mask (RGDn_WORD3) in the region hit evaluation"/>
      </BitField>
      <BitField start="24" size="1" name="M4WE">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed"/>
      </BitField>
      <BitField start="25" size="1" name="M4RE">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed"/>
      </BitField>
      <BitField start="26" size="1" name="M5WE">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed"/>
      </BitField>
      <BitField start="27" size="1" name="M5RE">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed"/>
      </BitField>
      <BitField start="28" size="1" name="M6WE">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed"/>
      </BitField>
      <BitField start="29" size="1" name="M6RE">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed"/>
      </BitField>
      <BitField start="30" size="1" name="M7WE">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed"/>
      </BitField>
      <BitField start="31" size="1" name="M7RE">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed"/>
      </BitField>
    </Register>
    <Register start="+0x408+112" size="4" name="MPU_RGD7_WORD2" access="Read/Write" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM"/>
      <BitField start="3" size="2" name="M0SM"/>
      <BitField start="5" size="1" name="M0PE"/>
      <BitField start="6" size="3" name="M1UM"/>
      <BitField start="9" size="2" name="M1SM"/>
      <BitField start="11" size="1" name="M1PE"/>
      <BitField start="12" size="3" name="M2UM"/>
      <BitField start="15" size="2" name="M2SM"/>
      <BitField start="17" size="1" name="M2PE"/>
      <BitField start="18" size="3" name="M3UM">
        <Enum name="0" start="0b0" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed."/>
        <Enum name="1" start="0b1" description="Allows the given access type to occur"/>
      </BitField>
      <BitField start="21" size="2" name="M3SM">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed"/>
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write"/>
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute"/>
        <Enum name="11" start="0b11" description="Same as user mode defined in M3UM"/>
      </BitField>
      <BitField start="23" size="1" name="M3PE">
        <Enum name="0" start="0b0" description="Do not include the process identifier in the evaluation"/>
        <Enum name="1" start="0b1" description="Include the process identifier and mask (RGDn_WORD3) in the region hit evaluation"/>
      </BitField>
      <BitField start="24" size="1" name="M4WE">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed"/>
      </BitField>
      <BitField start="25" size="1" name="M4RE">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed"/>
      </BitField>
      <BitField start="26" size="1" name="M5WE">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed"/>
      </BitField>
      <BitField start="27" size="1" name="M5RE">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed"/>
      </BitField>
      <BitField start="28" size="1" name="M6WE">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed"/>
      </BitField>
      <BitField start="29" size="1" name="M6RE">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed"/>
      </BitField>
      <BitField start="30" size="1" name="M7WE">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed"/>
      </BitField>
      <BitField start="31" size="1" name="M7RE">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed"/>
      </BitField>
    </Register>
    <Register start="+0x408+128" size="4" name="MPU_RGD8_WORD2" access="Read/Write" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM"/>
      <BitField start="3" size="2" name="M0SM"/>
      <BitField start="5" size="1" name="M0PE"/>
      <BitField start="6" size="3" name="M1UM"/>
      <BitField start="9" size="2" name="M1SM"/>
      <BitField start="11" size="1" name="M1PE"/>
      <BitField start="12" size="3" name="M2UM"/>
      <BitField start="15" size="2" name="M2SM"/>
      <BitField start="17" size="1" name="M2PE"/>
      <BitField start="18" size="3" name="M3UM">
        <Enum name="0" start="0b0" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed."/>
        <Enum name="1" start="0b1" description="Allows the given access type to occur"/>
      </BitField>
      <BitField start="21" size="2" name="M3SM">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed"/>
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write"/>
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute"/>
        <Enum name="11" start="0b11" description="Same as user mode defined in M3UM"/>
      </BitField>
      <BitField start="23" size="1" name="M3PE">
        <Enum name="0" start="0b0" description="Do not include the process identifier in the evaluation"/>
        <Enum name="1" start="0b1" description="Include the process identifier and mask (RGDn_WORD3) in the region hit evaluation"/>
      </BitField>
      <BitField start="24" size="1" name="M4WE">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed"/>
      </BitField>
      <BitField start="25" size="1" name="M4RE">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed"/>
      </BitField>
      <BitField start="26" size="1" name="M5WE">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed"/>
      </BitField>
      <BitField start="27" size="1" name="M5RE">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed"/>
      </BitField>
      <BitField start="28" size="1" name="M6WE">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed"/>
      </BitField>
      <BitField start="29" size="1" name="M6RE">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed"/>
      </BitField>
      <BitField start="30" size="1" name="M7WE">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed"/>
      </BitField>
      <BitField start="31" size="1" name="M7RE">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed"/>
      </BitField>
    </Register>
    <Register start="+0x408+144" size="4" name="MPU_RGD9_WORD2" access="Read/Write" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM"/>
      <BitField start="3" size="2" name="M0SM"/>
      <BitField start="5" size="1" name="M0PE"/>
      <BitField start="6" size="3" name="M1UM"/>
      <BitField start="9" size="2" name="M1SM"/>
      <BitField start="11" size="1" name="M1PE"/>
      <BitField start="12" size="3" name="M2UM"/>
      <BitField start="15" size="2" name="M2SM"/>
      <BitField start="17" size="1" name="M2PE"/>
      <BitField start="18" size="3" name="M3UM">
        <Enum name="0" start="0b0" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed."/>
        <Enum name="1" start="0b1" description="Allows the given access type to occur"/>
      </BitField>
      <BitField start="21" size="2" name="M3SM">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed"/>
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write"/>
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute"/>
        <Enum name="11" start="0b11" description="Same as user mode defined in M3UM"/>
      </BitField>
      <BitField start="23" size="1" name="M3PE">
        <Enum name="0" start="0b0" description="Do not include the process identifier in the evaluation"/>
        <Enum name="1" start="0b1" description="Include the process identifier and mask (RGDn_WORD3) in the region hit evaluation"/>
      </BitField>
      <BitField start="24" size="1" name="M4WE">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed"/>
      </BitField>
      <BitField start="25" size="1" name="M4RE">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed"/>
      </BitField>
      <BitField start="26" size="1" name="M5WE">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed"/>
      </BitField>
      <BitField start="27" size="1" name="M5RE">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed"/>
      </BitField>
      <BitField start="28" size="1" name="M6WE">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed"/>
      </BitField>
      <BitField start="29" size="1" name="M6RE">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed"/>
      </BitField>
      <BitField start="30" size="1" name="M7WE">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed"/>
      </BitField>
      <BitField start="31" size="1" name="M7RE">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed"/>
      </BitField>
    </Register>
    <Register start="+0x408+160" size="4" name="MPU_RGD10_WORD2" access="Read/Write" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM"/>
      <BitField start="3" size="2" name="M0SM"/>
      <BitField start="5" size="1" name="M0PE"/>
      <BitField start="6" size="3" name="M1UM"/>
      <BitField start="9" size="2" name="M1SM"/>
      <BitField start="11" size="1" name="M1PE"/>
      <BitField start="12" size="3" name="M2UM"/>
      <BitField start="15" size="2" name="M2SM"/>
      <BitField start="17" size="1" name="M2PE"/>
      <BitField start="18" size="3" name="M3UM">
        <Enum name="0" start="0b0" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed."/>
        <Enum name="1" start="0b1" description="Allows the given access type to occur"/>
      </BitField>
      <BitField start="21" size="2" name="M3SM">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed"/>
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write"/>
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute"/>
        <Enum name="11" start="0b11" description="Same as user mode defined in M3UM"/>
      </BitField>
      <BitField start="23" size="1" name="M3PE">
        <Enum name="0" start="0b0" description="Do not include the process identifier in the evaluation"/>
        <Enum name="1" start="0b1" description="Include the process identifier and mask (RGDn_WORD3) in the region hit evaluation"/>
      </BitField>
      <BitField start="24" size="1" name="M4WE">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed"/>
      </BitField>
      <BitField start="25" size="1" name="M4RE">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed"/>
      </BitField>
      <BitField start="26" size="1" name="M5WE">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed"/>
      </BitField>
      <BitField start="27" size="1" name="M5RE">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed"/>
      </BitField>
      <BitField start="28" size="1" name="M6WE">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed"/>
      </BitField>
      <BitField start="29" size="1" name="M6RE">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed"/>
      </BitField>
      <BitField start="30" size="1" name="M7WE">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed"/>
      </BitField>
      <BitField start="31" size="1" name="M7RE">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed"/>
      </BitField>
    </Register>
    <Register start="+0x408+176" size="4" name="MPU_RGD11_WORD2" access="Read/Write" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM"/>
      <BitField start="3" size="2" name="M0SM"/>
      <BitField start="5" size="1" name="M0PE"/>
      <BitField start="6" size="3" name="M1UM"/>
      <BitField start="9" size="2" name="M1SM"/>
      <BitField start="11" size="1" name="M1PE"/>
      <BitField start="12" size="3" name="M2UM"/>
      <BitField start="15" size="2" name="M2SM"/>
      <BitField start="17" size="1" name="M2PE"/>
      <BitField start="18" size="3" name="M3UM">
        <Enum name="0" start="0b0" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed."/>
        <Enum name="1" start="0b1" description="Allows the given access type to occur"/>
      </BitField>
      <BitField start="21" size="2" name="M3SM">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed"/>
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write"/>
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute"/>
        <Enum name="11" start="0b11" description="Same as user mode defined in M3UM"/>
      </BitField>
      <BitField start="23" size="1" name="M3PE">
        <Enum name="0" start="0b0" description="Do not include the process identifier in the evaluation"/>
        <Enum name="1" start="0b1" description="Include the process identifier and mask (RGDn_WORD3) in the region hit evaluation"/>
      </BitField>
      <BitField start="24" size="1" name="M4WE">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed"/>
      </BitField>
      <BitField start="25" size="1" name="M4RE">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed"/>
      </BitField>
      <BitField start="26" size="1" name="M5WE">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed"/>
      </BitField>
      <BitField start="27" size="1" name="M5RE">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed"/>
      </BitField>
      <BitField start="28" size="1" name="M6WE">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed"/>
      </BitField>
      <BitField start="29" size="1" name="M6RE">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed"/>
      </BitField>
      <BitField start="30" size="1" name="M7WE">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed"/>
      </BitField>
      <BitField start="31" size="1" name="M7RE">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed"/>
      </BitField>
    </Register>
    <Register start="+0x408+192" size="4" name="MPU_RGD12_WORD2" access="Read/Write" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM"/>
      <BitField start="3" size="2" name="M0SM"/>
      <BitField start="5" size="1" name="M0PE"/>
      <BitField start="6" size="3" name="M1UM"/>
      <BitField start="9" size="2" name="M1SM"/>
      <BitField start="11" size="1" name="M1PE"/>
      <BitField start="12" size="3" name="M2UM"/>
      <BitField start="15" size="2" name="M2SM"/>
      <BitField start="17" size="1" name="M2PE"/>
      <BitField start="18" size="3" name="M3UM">
        <Enum name="0" start="0b0" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed."/>
        <Enum name="1" start="0b1" description="Allows the given access type to occur"/>
      </BitField>
      <BitField start="21" size="2" name="M3SM">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed"/>
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write"/>
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute"/>
        <Enum name="11" start="0b11" description="Same as user mode defined in M3UM"/>
      </BitField>
      <BitField start="23" size="1" name="M3PE">
        <Enum name="0" start="0b0" description="Do not include the process identifier in the evaluation"/>
        <Enum name="1" start="0b1" description="Include the process identifier and mask (RGDn_WORD3) in the region hit evaluation"/>
      </BitField>
      <BitField start="24" size="1" name="M4WE">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed"/>
      </BitField>
      <BitField start="25" size="1" name="M4RE">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed"/>
      </BitField>
      <BitField start="26" size="1" name="M5WE">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed"/>
      </BitField>
      <BitField start="27" size="1" name="M5RE">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed"/>
      </BitField>
      <BitField start="28" size="1" name="M6WE">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed"/>
      </BitField>
      <BitField start="29" size="1" name="M6RE">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed"/>
      </BitField>
      <BitField start="30" size="1" name="M7WE">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed"/>
      </BitField>
      <BitField start="31" size="1" name="M7RE">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed"/>
      </BitField>
    </Register>
    <Register start="+0x408+208" size="4" name="MPU_RGD13_WORD2" access="Read/Write" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM"/>
      <BitField start="3" size="2" name="M0SM"/>
      <BitField start="5" size="1" name="M0PE"/>
      <BitField start="6" size="3" name="M1UM"/>
      <BitField start="9" size="2" name="M1SM"/>
      <BitField start="11" size="1" name="M1PE"/>
      <BitField start="12" size="3" name="M2UM"/>
      <BitField start="15" size="2" name="M2SM"/>
      <BitField start="17" size="1" name="M2PE"/>
      <BitField start="18" size="3" name="M3UM">
        <Enum name="0" start="0b0" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed."/>
        <Enum name="1" start="0b1" description="Allows the given access type to occur"/>
      </BitField>
      <BitField start="21" size="2" name="M3SM">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed"/>
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write"/>
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute"/>
        <Enum name="11" start="0b11" description="Same as user mode defined in M3UM"/>
      </BitField>
      <BitField start="23" size="1" name="M3PE">
        <Enum name="0" start="0b0" description="Do not include the process identifier in the evaluation"/>
        <Enum name="1" start="0b1" description="Include the process identifier and mask (RGDn_WORD3) in the region hit evaluation"/>
      </BitField>
      <BitField start="24" size="1" name="M4WE">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed"/>
      </BitField>
      <BitField start="25" size="1" name="M4RE">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed"/>
      </BitField>
      <BitField start="26" size="1" name="M5WE">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed"/>
      </BitField>
      <BitField start="27" size="1" name="M5RE">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed"/>
      </BitField>
      <BitField start="28" size="1" name="M6WE">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed"/>
      </BitField>
      <BitField start="29" size="1" name="M6RE">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed"/>
      </BitField>
      <BitField start="30" size="1" name="M7WE">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed"/>
      </BitField>
      <BitField start="31" size="1" name="M7RE">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed"/>
      </BitField>
    </Register>
    <Register start="+0x408+224" size="4" name="MPU_RGD14_WORD2" access="Read/Write" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM"/>
      <BitField start="3" size="2" name="M0SM"/>
      <BitField start="5" size="1" name="M0PE"/>
      <BitField start="6" size="3" name="M1UM"/>
      <BitField start="9" size="2" name="M1SM"/>
      <BitField start="11" size="1" name="M1PE"/>
      <BitField start="12" size="3" name="M2UM"/>
      <BitField start="15" size="2" name="M2SM"/>
      <BitField start="17" size="1" name="M2PE"/>
      <BitField start="18" size="3" name="M3UM">
        <Enum name="0" start="0b0" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed."/>
        <Enum name="1" start="0b1" description="Allows the given access type to occur"/>
      </BitField>
      <BitField start="21" size="2" name="M3SM">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed"/>
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write"/>
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute"/>
        <Enum name="11" start="0b11" description="Same as user mode defined in M3UM"/>
      </BitField>
      <BitField start="23" size="1" name="M3PE">
        <Enum name="0" start="0b0" description="Do not include the process identifier in the evaluation"/>
        <Enum name="1" start="0b1" description="Include the process identifier and mask (RGDn_WORD3) in the region hit evaluation"/>
      </BitField>
      <BitField start="24" size="1" name="M4WE">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed"/>
      </BitField>
      <BitField start="25" size="1" name="M4RE">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed"/>
      </BitField>
      <BitField start="26" size="1" name="M5WE">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed"/>
      </BitField>
      <BitField start="27" size="1" name="M5RE">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed"/>
      </BitField>
      <BitField start="28" size="1" name="M6WE">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed"/>
      </BitField>
      <BitField start="29" size="1" name="M6RE">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed"/>
      </BitField>
      <BitField start="30" size="1" name="M7WE">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed"/>
      </BitField>
      <BitField start="31" size="1" name="M7RE">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed"/>
      </BitField>
    </Register>
    <Register start="+0x408+240" size="4" name="MPU_RGD15_WORD2" access="Read/Write" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM"/>
      <BitField start="3" size="2" name="M0SM"/>
      <BitField start="5" size="1" name="M0PE"/>
      <BitField start="6" size="3" name="M1UM"/>
      <BitField start="9" size="2" name="M1SM"/>
      <BitField start="11" size="1" name="M1PE"/>
      <BitField start="12" size="3" name="M2UM"/>
      <BitField start="15" size="2" name="M2SM"/>
      <BitField start="17" size="1" name="M2PE"/>
      <BitField start="18" size="3" name="M3UM">
        <Enum name="0" start="0b0" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed."/>
        <Enum name="1" start="0b1" description="Allows the given access type to occur"/>
      </BitField>
      <BitField start="21" size="2" name="M3SM">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed"/>
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write"/>
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute"/>
        <Enum name="11" start="0b11" description="Same as user mode defined in M3UM"/>
      </BitField>
      <BitField start="23" size="1" name="M3PE">
        <Enum name="0" start="0b0" description="Do not include the process identifier in the evaluation"/>
        <Enum name="1" start="0b1" description="Include the process identifier and mask (RGDn_WORD3) in the region hit evaluation"/>
      </BitField>
      <BitField start="24" size="1" name="M4WE">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed"/>
      </BitField>
      <BitField start="25" size="1" name="M4RE">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed"/>
      </BitField>
      <BitField start="26" size="1" name="M5WE">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed"/>
      </BitField>
      <BitField start="27" size="1" name="M5RE">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed"/>
      </BitField>
      <BitField start="28" size="1" name="M6WE">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed"/>
      </BitField>
      <BitField start="29" size="1" name="M6RE">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed"/>
      </BitField>
      <BitField start="30" size="1" name="M7WE">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed"/>
      </BitField>
      <BitField start="31" size="1" name="M7RE">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed"/>
      </BitField>
    </Register>
    <Register start="+0x40C+0" size="4" name="MPU_RGD0_WORD3" access="Read/Write" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="VLD">
        <Enum name="0" start="0b0" description="Region descriptor is invalid"/>
        <Enum name="1" start="0b1" description="Region descriptor is valid"/>
      </BitField>
      <BitField start="16" size="8" name="PIDMASK"/>
      <BitField start="24" size="8" name="PID"/>
    </Register>
    <Register start="+0x40C+16" size="4" name="MPU_RGD1_WORD3" access="Read/Write" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="VLD">
        <Enum name="0" start="0b0" description="Region descriptor is invalid"/>
        <Enum name="1" start="0b1" description="Region descriptor is valid"/>
      </BitField>
      <BitField start="16" size="8" name="PIDMASK"/>
      <BitField start="24" size="8" name="PID"/>
    </Register>
    <Register start="+0x40C+32" size="4" name="MPU_RGD2_WORD3" access="Read/Write" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="VLD">
        <Enum name="0" start="0b0" description="Region descriptor is invalid"/>
        <Enum name="1" start="0b1" description="Region descriptor is valid"/>
      </BitField>
      <BitField start="16" size="8" name="PIDMASK"/>
      <BitField start="24" size="8" name="PID"/>
    </Register>
    <Register start="+0x40C+48" size="4" name="MPU_RGD3_WORD3" access="Read/Write" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="VLD">
        <Enum name="0" start="0b0" description="Region descriptor is invalid"/>
        <Enum name="1" start="0b1" description="Region descriptor is valid"/>
      </BitField>
      <BitField start="16" size="8" name="PIDMASK"/>
      <BitField start="24" size="8" name="PID"/>
    </Register>
    <Register start="+0x40C+64" size="4" name="MPU_RGD4_WORD3" access="Read/Write" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="VLD">
        <Enum name="0" start="0b0" description="Region descriptor is invalid"/>
        <Enum name="1" start="0b1" description="Region descriptor is valid"/>
      </BitField>
      <BitField start="16" size="8" name="PIDMASK"/>
      <BitField start="24" size="8" name="PID"/>
    </Register>
    <Register start="+0x40C+80" size="4" name="MPU_RGD5_WORD3" access="Read/Write" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="VLD">
        <Enum name="0" start="0b0" description="Region descriptor is invalid"/>
        <Enum name="1" start="0b1" description="Region descriptor is valid"/>
      </BitField>
      <BitField start="16" size="8" name="PIDMASK"/>
      <BitField start="24" size="8" name="PID"/>
    </Register>
    <Register start="+0x40C+96" size="4" name="MPU_RGD6_WORD3" access="Read/Write" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="VLD">
        <Enum name="0" start="0b0" description="Region descriptor is invalid"/>
        <Enum name="1" start="0b1" description="Region descriptor is valid"/>
      </BitField>
      <BitField start="16" size="8" name="PIDMASK"/>
      <BitField start="24" size="8" name="PID"/>
    </Register>
    <Register start="+0x40C+112" size="4" name="MPU_RGD7_WORD3" access="Read/Write" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="VLD">
        <Enum name="0" start="0b0" description="Region descriptor is invalid"/>
        <Enum name="1" start="0b1" description="Region descriptor is valid"/>
      </BitField>
      <BitField start="16" size="8" name="PIDMASK"/>
      <BitField start="24" size="8" name="PID"/>
    </Register>
    <Register start="+0x40C+128" size="4" name="MPU_RGD8_WORD3" access="Read/Write" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="VLD">
        <Enum name="0" start="0b0" description="Region descriptor is invalid"/>
        <Enum name="1" start="0b1" description="Region descriptor is valid"/>
      </BitField>
      <BitField start="16" size="8" name="PIDMASK"/>
      <BitField start="24" size="8" name="PID"/>
    </Register>
    <Register start="+0x40C+144" size="4" name="MPU_RGD9_WORD3" access="Read/Write" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="VLD">
        <Enum name="0" start="0b0" description="Region descriptor is invalid"/>
        <Enum name="1" start="0b1" description="Region descriptor is valid"/>
      </BitField>
      <BitField start="16" size="8" name="PIDMASK"/>
      <BitField start="24" size="8" name="PID"/>
    </Register>
    <Register start="+0x40C+160" size="4" name="MPU_RGD10_WORD3" access="Read/Write" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="VLD">
        <Enum name="0" start="0b0" description="Region descriptor is invalid"/>
        <Enum name="1" start="0b1" description="Region descriptor is valid"/>
      </BitField>
      <BitField start="16" size="8" name="PIDMASK"/>
      <BitField start="24" size="8" name="PID"/>
    </Register>
    <Register start="+0x40C+176" size="4" name="MPU_RGD11_WORD3" access="Read/Write" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="VLD">
        <Enum name="0" start="0b0" description="Region descriptor is invalid"/>
        <Enum name="1" start="0b1" description="Region descriptor is valid"/>
      </BitField>
      <BitField start="16" size="8" name="PIDMASK"/>
      <BitField start="24" size="8" name="PID"/>
    </Register>
    <Register start="+0x40C+192" size="4" name="MPU_RGD12_WORD3" access="Read/Write" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="VLD">
        <Enum name="0" start="0b0" description="Region descriptor is invalid"/>
        <Enum name="1" start="0b1" description="Region descriptor is valid"/>
      </BitField>
      <BitField start="16" size="8" name="PIDMASK"/>
      <BitField start="24" size="8" name="PID"/>
    </Register>
    <Register start="+0x40C+208" size="4" name="MPU_RGD13_WORD3" access="Read/Write" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="VLD">
        <Enum name="0" start="0b0" description="Region descriptor is invalid"/>
        <Enum name="1" start="0b1" description="Region descriptor is valid"/>
      </BitField>
      <BitField start="16" size="8" name="PIDMASK"/>
      <BitField start="24" size="8" name="PID"/>
    </Register>
    <Register start="+0x40C+224" size="4" name="MPU_RGD14_WORD3" access="Read/Write" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="VLD">
        <Enum name="0" start="0b0" description="Region descriptor is invalid"/>
        <Enum name="1" start="0b1" description="Region descriptor is valid"/>
      </BitField>
      <BitField start="16" size="8" name="PIDMASK"/>
      <BitField start="24" size="8" name="PID"/>
    </Register>
    <Register start="+0x40C+240" size="4" name="MPU_RGD15_WORD3" access="Read/Write" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="VLD">
        <Enum name="0" start="0b0" description="Region descriptor is invalid"/>
        <Enum name="1" start="0b1" description="Region descriptor is valid"/>
      </BitField>
      <BitField start="16" size="8" name="PIDMASK"/>
      <BitField start="24" size="8" name="PID"/>
    </Register>
    <Register start="+0x800+0" size="4" name="MPU_RGDAAC0" access="Read/Write" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM"/>
      <BitField start="3" size="2" name="M0SM"/>
      <BitField start="5" size="1" name="M0PE"/>
      <BitField start="6" size="3" name="M1UM"/>
      <BitField start="9" size="2" name="M1SM"/>
      <BitField start="11" size="1" name="M1PE"/>
      <BitField start="12" size="3" name="M2UM"/>
      <BitField start="15" size="2" name="M2SM"/>
      <BitField start="17" size="1" name="M2PE"/>
      <BitField start="18" size="3" name="M3UM">
        <Enum name="0" start="0b0" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed."/>
        <Enum name="1" start="0b1" description="Allows the given access type to occur"/>
      </BitField>
      <BitField start="21" size="2" name="M3SM">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed"/>
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write"/>
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute"/>
        <Enum name="11" start="0b11" description="Same as user mode defined in M3UM"/>
      </BitField>
      <BitField start="23" size="1" name="M3PE">
        <Enum name="0" start="0b0" description="Do not include the process identifier in the evaluation"/>
        <Enum name="1" start="0b1" description="Include the process identifier and mask (RGDn.RGDAAC) in the region hit evaluation"/>
      </BitField>
      <BitField start="24" size="1" name="M4WE">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed"/>
      </BitField>
      <BitField start="25" size="1" name="M4RE">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed"/>
      </BitField>
      <BitField start="26" size="1" name="M5WE">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed"/>
      </BitField>
      <BitField start="27" size="1" name="M5RE">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed"/>
      </BitField>
      <BitField start="28" size="1" name="M6WE">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed"/>
      </BitField>
      <BitField start="29" size="1" name="M6RE">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed"/>
      </BitField>
      <BitField start="30" size="1" name="M7WE">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed"/>
      </BitField>
      <BitField start="31" size="1" name="M7RE">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed"/>
      </BitField>
    </Register>
    <Register start="+0x800+4" size="4" name="MPU_RGDAAC1" access="Read/Write" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM"/>
      <BitField start="3" size="2" name="M0SM"/>
      <BitField start="5" size="1" name="M0PE"/>
      <BitField start="6" size="3" name="M1UM"/>
      <BitField start="9" size="2" name="M1SM"/>
      <BitField start="11" size="1" name="M1PE"/>
      <BitField start="12" size="3" name="M2UM"/>
      <BitField start="15" size="2" name="M2SM"/>
      <BitField start="17" size="1" name="M2PE"/>
      <BitField start="18" size="3" name="M3UM">
        <Enum name="0" start="0b0" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed."/>
        <Enum name="1" start="0b1" description="Allows the given access type to occur"/>
      </BitField>
      <BitField start="21" size="2" name="M3SM">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed"/>
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write"/>
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute"/>
        <Enum name="11" start="0b11" description="Same as user mode defined in M3UM"/>
      </BitField>
      <BitField start="23" size="1" name="M3PE">
        <Enum name="0" start="0b0" description="Do not include the process identifier in the evaluation"/>
        <Enum name="1" start="0b1" description="Include the process identifier and mask (RGDn.RGDAAC) in the region hit evaluation"/>
      </BitField>
      <BitField start="24" size="1" name="M4WE">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed"/>
      </BitField>
      <BitField start="25" size="1" name="M4RE">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed"/>
      </BitField>
      <BitField start="26" size="1" name="M5WE">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed"/>
      </BitField>
      <BitField start="27" size="1" name="M5RE">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed"/>
      </BitField>
      <BitField start="28" size="1" name="M6WE">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed"/>
      </BitField>
      <BitField start="29" size="1" name="M6RE">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed"/>
      </BitField>
      <BitField start="30" size="1" name="M7WE">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed"/>
      </BitField>
      <BitField start="31" size="1" name="M7RE">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed"/>
      </BitField>
    </Register>
    <Register start="+0x800+8" size="4" name="MPU_RGDAAC2" access="Read/Write" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM"/>
      <BitField start="3" size="2" name="M0SM"/>
      <BitField start="5" size="1" name="M0PE"/>
      <BitField start="6" size="3" name="M1UM"/>
      <BitField start="9" size="2" name="M1SM"/>
      <BitField start="11" size="1" name="M1PE"/>
      <BitField start="12" size="3" name="M2UM"/>
      <BitField start="15" size="2" name="M2SM"/>
      <BitField start="17" size="1" name="M2PE"/>
      <BitField start="18" size="3" name="M3UM">
        <Enum name="0" start="0b0" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed."/>
        <Enum name="1" start="0b1" description="Allows the given access type to occur"/>
      </BitField>
      <BitField start="21" size="2" name="M3SM">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed"/>
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write"/>
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute"/>
        <Enum name="11" start="0b11" description="Same as user mode defined in M3UM"/>
      </BitField>
      <BitField start="23" size="1" name="M3PE">
        <Enum name="0" start="0b0" description="Do not include the process identifier in the evaluation"/>
        <Enum name="1" start="0b1" description="Include the process identifier and mask (RGDn.RGDAAC) in the region hit evaluation"/>
      </BitField>
      <BitField start="24" size="1" name="M4WE">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed"/>
      </BitField>
      <BitField start="25" size="1" name="M4RE">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed"/>
      </BitField>
      <BitField start="26" size="1" name="M5WE">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed"/>
      </BitField>
      <BitField start="27" size="1" name="M5RE">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed"/>
      </BitField>
      <BitField start="28" size="1" name="M6WE">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed"/>
      </BitField>
      <BitField start="29" size="1" name="M6RE">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed"/>
      </BitField>
      <BitField start="30" size="1" name="M7WE">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed"/>
      </BitField>
      <BitField start="31" size="1" name="M7RE">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed"/>
      </BitField>
    </Register>
    <Register start="+0x800+12" size="4" name="MPU_RGDAAC3" access="Read/Write" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM"/>
      <BitField start="3" size="2" name="M0SM"/>
      <BitField start="5" size="1" name="M0PE"/>
      <BitField start="6" size="3" name="M1UM"/>
      <BitField start="9" size="2" name="M1SM"/>
      <BitField start="11" size="1" name="M1PE"/>
      <BitField start="12" size="3" name="M2UM"/>
      <BitField start="15" size="2" name="M2SM"/>
      <BitField start="17" size="1" name="M2PE"/>
      <BitField start="18" size="3" name="M3UM">
        <Enum name="0" start="0b0" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed."/>
        <Enum name="1" start="0b1" description="Allows the given access type to occur"/>
      </BitField>
      <BitField start="21" size="2" name="M3SM">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed"/>
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write"/>
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute"/>
        <Enum name="11" start="0b11" description="Same as user mode defined in M3UM"/>
      </BitField>
      <BitField start="23" size="1" name="M3PE">
        <Enum name="0" start="0b0" description="Do not include the process identifier in the evaluation"/>
        <Enum name="1" start="0b1" description="Include the process identifier and mask (RGDn.RGDAAC) in the region hit evaluation"/>
      </BitField>
      <BitField start="24" size="1" name="M4WE">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed"/>
      </BitField>
      <BitField start="25" size="1" name="M4RE">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed"/>
      </BitField>
      <BitField start="26" size="1" name="M5WE">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed"/>
      </BitField>
      <BitField start="27" size="1" name="M5RE">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed"/>
      </BitField>
      <BitField start="28" size="1" name="M6WE">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed"/>
      </BitField>
      <BitField start="29" size="1" name="M6RE">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed"/>
      </BitField>
      <BitField start="30" size="1" name="M7WE">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed"/>
      </BitField>
      <BitField start="31" size="1" name="M7RE">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed"/>
      </BitField>
    </Register>
    <Register start="+0x800+16" size="4" name="MPU_RGDAAC4" access="Read/Write" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM"/>
      <BitField start="3" size="2" name="M0SM"/>
      <BitField start="5" size="1" name="M0PE"/>
      <BitField start="6" size="3" name="M1UM"/>
      <BitField start="9" size="2" name="M1SM"/>
      <BitField start="11" size="1" name="M1PE"/>
      <BitField start="12" size="3" name="M2UM"/>
      <BitField start="15" size="2" name="M2SM"/>
      <BitField start="17" size="1" name="M2PE"/>
      <BitField start="18" size="3" name="M3UM">
        <Enum name="0" start="0b0" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed."/>
        <Enum name="1" start="0b1" description="Allows the given access type to occur"/>
      </BitField>
      <BitField start="21" size="2" name="M3SM">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed"/>
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write"/>
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute"/>
        <Enum name="11" start="0b11" description="Same as user mode defined in M3UM"/>
      </BitField>
      <BitField start="23" size="1" name="M3PE">
        <Enum name="0" start="0b0" description="Do not include the process identifier in the evaluation"/>
        <Enum name="1" start="0b1" description="Include the process identifier and mask (RGDn.RGDAAC) in the region hit evaluation"/>
      </BitField>
      <BitField start="24" size="1" name="M4WE">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed"/>
      </BitField>
      <BitField start="25" size="1" name="M4RE">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed"/>
      </BitField>
      <BitField start="26" size="1" name="M5WE">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed"/>
      </BitField>
      <BitField start="27" size="1" name="M5RE">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed"/>
      </BitField>
      <BitField start="28" size="1" name="M6WE">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed"/>
      </BitField>
      <BitField start="29" size="1" name="M6RE">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed"/>
      </BitField>
      <BitField start="30" size="1" name="M7WE">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed"/>
      </BitField>
      <BitField start="31" size="1" name="M7RE">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed"/>
      </BitField>
    </Register>
    <Register start="+0x800+20" size="4" name="MPU_RGDAAC5" access="Read/Write" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM"/>
      <BitField start="3" size="2" name="M0SM"/>
      <BitField start="5" size="1" name="M0PE"/>
      <BitField start="6" size="3" name="M1UM"/>
      <BitField start="9" size="2" name="M1SM"/>
      <BitField start="11" size="1" name="M1PE"/>
      <BitField start="12" size="3" name="M2UM"/>
      <BitField start="15" size="2" name="M2SM"/>
      <BitField start="17" size="1" name="M2PE"/>
      <BitField start="18" size="3" name="M3UM">
        <Enum name="0" start="0b0" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed."/>
        <Enum name="1" start="0b1" description="Allows the given access type to occur"/>
      </BitField>
      <BitField start="21" size="2" name="M3SM">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed"/>
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write"/>
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute"/>
        <Enum name="11" start="0b11" description="Same as user mode defined in M3UM"/>
      </BitField>
      <BitField start="23" size="1" name="M3PE">
        <Enum name="0" start="0b0" description="Do not include the process identifier in the evaluation"/>
        <Enum name="1" start="0b1" description="Include the process identifier and mask (RGDn.RGDAAC) in the region hit evaluation"/>
      </BitField>
      <BitField start="24" size="1" name="M4WE">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed"/>
      </BitField>
      <BitField start="25" size="1" name="M4RE">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed"/>
      </BitField>
      <BitField start="26" size="1" name="M5WE">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed"/>
      </BitField>
      <BitField start="27" size="1" name="M5RE">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed"/>
      </BitField>
      <BitField start="28" size="1" name="M6WE">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed"/>
      </BitField>
      <BitField start="29" size="1" name="M6RE">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed"/>
      </BitField>
      <BitField start="30" size="1" name="M7WE">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed"/>
      </BitField>
      <BitField start="31" size="1" name="M7RE">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed"/>
      </BitField>
    </Register>
    <Register start="+0x800+24" size="4" name="MPU_RGDAAC6" access="Read/Write" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM"/>
      <BitField start="3" size="2" name="M0SM"/>
      <BitField start="5" size="1" name="M0PE"/>
      <BitField start="6" size="3" name="M1UM"/>
      <BitField start="9" size="2" name="M1SM"/>
      <BitField start="11" size="1" name="M1PE"/>
      <BitField start="12" size="3" name="M2UM"/>
      <BitField start="15" size="2" name="M2SM"/>
      <BitField start="17" size="1" name="M2PE"/>
      <BitField start="18" size="3" name="M3UM">
        <Enum name="0" start="0b0" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed."/>
        <Enum name="1" start="0b1" description="Allows the given access type to occur"/>
      </BitField>
      <BitField start="21" size="2" name="M3SM">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed"/>
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write"/>
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute"/>
        <Enum name="11" start="0b11" description="Same as user mode defined in M3UM"/>
      </BitField>
      <BitField start="23" size="1" name="M3PE">
        <Enum name="0" start="0b0" description="Do not include the process identifier in the evaluation"/>
        <Enum name="1" start="0b1" description="Include the process identifier and mask (RGDn.RGDAAC) in the region hit evaluation"/>
      </BitField>
      <BitField start="24" size="1" name="M4WE">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed"/>
      </BitField>
      <BitField start="25" size="1" name="M4RE">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed"/>
      </BitField>
      <BitField start="26" size="1" name="M5WE">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed"/>
      </BitField>
      <BitField start="27" size="1" name="M5RE">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed"/>
      </BitField>
      <BitField start="28" size="1" name="M6WE">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed"/>
      </BitField>
      <BitField start="29" size="1" name="M6RE">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed"/>
      </BitField>
      <BitField start="30" size="1" name="M7WE">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed"/>
      </BitField>
      <BitField start="31" size="1" name="M7RE">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed"/>
      </BitField>
    </Register>
    <Register start="+0x800+28" size="4" name="MPU_RGDAAC7" access="Read/Write" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM"/>
      <BitField start="3" size="2" name="M0SM"/>
      <BitField start="5" size="1" name="M0PE"/>
      <BitField start="6" size="3" name="M1UM"/>
      <BitField start="9" size="2" name="M1SM"/>
      <BitField start="11" size="1" name="M1PE"/>
      <BitField start="12" size="3" name="M2UM"/>
      <BitField start="15" size="2" name="M2SM"/>
      <BitField start="17" size="1" name="M2PE"/>
      <BitField start="18" size="3" name="M3UM">
        <Enum name="0" start="0b0" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed."/>
        <Enum name="1" start="0b1" description="Allows the given access type to occur"/>
      </BitField>
      <BitField start="21" size="2" name="M3SM">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed"/>
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write"/>
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute"/>
        <Enum name="11" start="0b11" description="Same as user mode defined in M3UM"/>
      </BitField>
      <BitField start="23" size="1" name="M3PE">
        <Enum name="0" start="0b0" description="Do not include the process identifier in the evaluation"/>
        <Enum name="1" start="0b1" description="Include the process identifier and mask (RGDn.RGDAAC) in the region hit evaluation"/>
      </BitField>
      <BitField start="24" size="1" name="M4WE">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed"/>
      </BitField>
      <BitField start="25" size="1" name="M4RE">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed"/>
      </BitField>
      <BitField start="26" size="1" name="M5WE">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed"/>
      </BitField>
      <BitField start="27" size="1" name="M5RE">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed"/>
      </BitField>
      <BitField start="28" size="1" name="M6WE">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed"/>
      </BitField>
      <BitField start="29" size="1" name="M6RE">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed"/>
      </BitField>
      <BitField start="30" size="1" name="M7WE">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed"/>
      </BitField>
      <BitField start="31" size="1" name="M7RE">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed"/>
      </BitField>
    </Register>
    <Register start="+0x800+32" size="4" name="MPU_RGDAAC8" access="Read/Write" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM"/>
      <BitField start="3" size="2" name="M0SM"/>
      <BitField start="5" size="1" name="M0PE"/>
      <BitField start="6" size="3" name="M1UM"/>
      <BitField start="9" size="2" name="M1SM"/>
      <BitField start="11" size="1" name="M1PE"/>
      <BitField start="12" size="3" name="M2UM"/>
      <BitField start="15" size="2" name="M2SM"/>
      <BitField start="17" size="1" name="M2PE"/>
      <BitField start="18" size="3" name="M3UM">
        <Enum name="0" start="0b0" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed."/>
        <Enum name="1" start="0b1" description="Allows the given access type to occur"/>
      </BitField>
      <BitField start="21" size="2" name="M3SM">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed"/>
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write"/>
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute"/>
        <Enum name="11" start="0b11" description="Same as user mode defined in M3UM"/>
      </BitField>
      <BitField start="23" size="1" name="M3PE">
        <Enum name="0" start="0b0" description="Do not include the process identifier in the evaluation"/>
        <Enum name="1" start="0b1" description="Include the process identifier and mask (RGDn.RGDAAC) in the region hit evaluation"/>
      </BitField>
      <BitField start="24" size="1" name="M4WE">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed"/>
      </BitField>
      <BitField start="25" size="1" name="M4RE">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed"/>
      </BitField>
      <BitField start="26" size="1" name="M5WE">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed"/>
      </BitField>
      <BitField start="27" size="1" name="M5RE">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed"/>
      </BitField>
      <BitField start="28" size="1" name="M6WE">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed"/>
      </BitField>
      <BitField start="29" size="1" name="M6RE">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed"/>
      </BitField>
      <BitField start="30" size="1" name="M7WE">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed"/>
      </BitField>
      <BitField start="31" size="1" name="M7RE">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed"/>
      </BitField>
    </Register>
    <Register start="+0x800+36" size="4" name="MPU_RGDAAC9" access="Read/Write" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM"/>
      <BitField start="3" size="2" name="M0SM"/>
      <BitField start="5" size="1" name="M0PE"/>
      <BitField start="6" size="3" name="M1UM"/>
      <BitField start="9" size="2" name="M1SM"/>
      <BitField start="11" size="1" name="M1PE"/>
      <BitField start="12" size="3" name="M2UM"/>
      <BitField start="15" size="2" name="M2SM"/>
      <BitField start="17" size="1" name="M2PE"/>
      <BitField start="18" size="3" name="M3UM">
        <Enum name="0" start="0b0" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed."/>
        <Enum name="1" start="0b1" description="Allows the given access type to occur"/>
      </BitField>
      <BitField start="21" size="2" name="M3SM">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed"/>
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write"/>
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute"/>
        <Enum name="11" start="0b11" description="Same as user mode defined in M3UM"/>
      </BitField>
      <BitField start="23" size="1" name="M3PE">
        <Enum name="0" start="0b0" description="Do not include the process identifier in the evaluation"/>
        <Enum name="1" start="0b1" description="Include the process identifier and mask (RGDn.RGDAAC) in the region hit evaluation"/>
      </BitField>
      <BitField start="24" size="1" name="M4WE">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed"/>
      </BitField>
      <BitField start="25" size="1" name="M4RE">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed"/>
      </BitField>
      <BitField start="26" size="1" name="M5WE">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed"/>
      </BitField>
      <BitField start="27" size="1" name="M5RE">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed"/>
      </BitField>
      <BitField start="28" size="1" name="M6WE">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed"/>
      </BitField>
      <BitField start="29" size="1" name="M6RE">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed"/>
      </BitField>
      <BitField start="30" size="1" name="M7WE">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed"/>
      </BitField>
      <BitField start="31" size="1" name="M7RE">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed"/>
      </BitField>
    </Register>
    <Register start="+0x800+40" size="4" name="MPU_RGDAAC10" access="Read/Write" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM"/>
      <BitField start="3" size="2" name="M0SM"/>
      <BitField start="5" size="1" name="M0PE"/>
      <BitField start="6" size="3" name="M1UM"/>
      <BitField start="9" size="2" name="M1SM"/>
      <BitField start="11" size="1" name="M1PE"/>
      <BitField start="12" size="3" name="M2UM"/>
      <BitField start="15" size="2" name="M2SM"/>
      <BitField start="17" size="1" name="M2PE"/>
      <BitField start="18" size="3" name="M3UM">
        <Enum name="0" start="0b0" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed."/>
        <Enum name="1" start="0b1" description="Allows the given access type to occur"/>
      </BitField>
      <BitField start="21" size="2" name="M3SM">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed"/>
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write"/>
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute"/>
        <Enum name="11" start="0b11" description="Same as user mode defined in M3UM"/>
      </BitField>
      <BitField start="23" size="1" name="M3PE">
        <Enum name="0" start="0b0" description="Do not include the process identifier in the evaluation"/>
        <Enum name="1" start="0b1" description="Include the process identifier and mask (RGDn.RGDAAC) in the region hit evaluation"/>
      </BitField>
      <BitField start="24" size="1" name="M4WE">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed"/>
      </BitField>
      <BitField start="25" size="1" name="M4RE">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed"/>
      </BitField>
      <BitField start="26" size="1" name="M5WE">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed"/>
      </BitField>
      <BitField start="27" size="1" name="M5RE">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed"/>
      </BitField>
      <BitField start="28" size="1" name="M6WE">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed"/>
      </BitField>
      <BitField start="29" size="1" name="M6RE">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed"/>
      </BitField>
      <BitField start="30" size="1" name="M7WE">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed"/>
      </BitField>
      <BitField start="31" size="1" name="M7RE">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed"/>
      </BitField>
    </Register>
    <Register start="+0x800+44" size="4" name="MPU_RGDAAC11" access="Read/Write" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM"/>
      <BitField start="3" size="2" name="M0SM"/>
      <BitField start="5" size="1" name="M0PE"/>
      <BitField start="6" size="3" name="M1UM"/>
      <BitField start="9" size="2" name="M1SM"/>
      <BitField start="11" size="1" name="M1PE"/>
      <BitField start="12" size="3" name="M2UM"/>
      <BitField start="15" size="2" name="M2SM"/>
      <BitField start="17" size="1" name="M2PE"/>
      <BitField start="18" size="3" name="M3UM">
        <Enum name="0" start="0b0" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed."/>
        <Enum name="1" start="0b1" description="Allows the given access type to occur"/>
      </BitField>
      <BitField start="21" size="2" name="M3SM">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed"/>
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write"/>
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute"/>
        <Enum name="11" start="0b11" description="Same as user mode defined in M3UM"/>
      </BitField>
      <BitField start="23" size="1" name="M3PE">
        <Enum name="0" start="0b0" description="Do not include the process identifier in the evaluation"/>
        <Enum name="1" start="0b1" description="Include the process identifier and mask (RGDn.RGDAAC) in the region hit evaluation"/>
      </BitField>
      <BitField start="24" size="1" name="M4WE">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed"/>
      </BitField>
      <BitField start="25" size="1" name="M4RE">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed"/>
      </BitField>
      <BitField start="26" size="1" name="M5WE">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed"/>
      </BitField>
      <BitField start="27" size="1" name="M5RE">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed"/>
      </BitField>
      <BitField start="28" size="1" name="M6WE">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed"/>
      </BitField>
      <BitField start="29" size="1" name="M6RE">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed"/>
      </BitField>
      <BitField start="30" size="1" name="M7WE">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed"/>
      </BitField>
      <BitField start="31" size="1" name="M7RE">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed"/>
      </BitField>
    </Register>
    <Register start="+0x800+48" size="4" name="MPU_RGDAAC12" access="Read/Write" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM"/>
      <BitField start="3" size="2" name="M0SM"/>
      <BitField start="5" size="1" name="M0PE"/>
      <BitField start="6" size="3" name="M1UM"/>
      <BitField start="9" size="2" name="M1SM"/>
      <BitField start="11" size="1" name="M1PE"/>
      <BitField start="12" size="3" name="M2UM"/>
      <BitField start="15" size="2" name="M2SM"/>
      <BitField start="17" size="1" name="M2PE"/>
      <BitField start="18" size="3" name="M3UM">
        <Enum name="0" start="0b0" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed."/>
        <Enum name="1" start="0b1" description="Allows the given access type to occur"/>
      </BitField>
      <BitField start="21" size="2" name="M3SM">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed"/>
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write"/>
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute"/>
        <Enum name="11" start="0b11" description="Same as user mode defined in M3UM"/>
      </BitField>
      <BitField start="23" size="1" name="M3PE">
        <Enum name="0" start="0b0" description="Do not include the process identifier in the evaluation"/>
        <Enum name="1" start="0b1" description="Include the process identifier and mask (RGDn.RGDAAC) in the region hit evaluation"/>
      </BitField>
      <BitField start="24" size="1" name="M4WE">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed"/>
      </BitField>
      <BitField start="25" size="1" name="M4RE">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed"/>
      </BitField>
      <BitField start="26" size="1" name="M5WE">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed"/>
      </BitField>
      <BitField start="27" size="1" name="M5RE">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed"/>
      </BitField>
      <BitField start="28" size="1" name="M6WE">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed"/>
      </BitField>
      <BitField start="29" size="1" name="M6RE">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed"/>
      </BitField>
      <BitField start="30" size="1" name="M7WE">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed"/>
      </BitField>
      <BitField start="31" size="1" name="M7RE">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed"/>
      </BitField>
    </Register>
    <Register start="+0x800+52" size="4" name="MPU_RGDAAC13" access="Read/Write" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM"/>
      <BitField start="3" size="2" name="M0SM"/>
      <BitField start="5" size="1" name="M0PE"/>
      <BitField start="6" size="3" name="M1UM"/>
      <BitField start="9" size="2" name="M1SM"/>
      <BitField start="11" size="1" name="M1PE"/>
      <BitField start="12" size="3" name="M2UM"/>
      <BitField start="15" size="2" name="M2SM"/>
      <BitField start="17" size="1" name="M2PE"/>
      <BitField start="18" size="3" name="M3UM">
        <Enum name="0" start="0b0" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed."/>
        <Enum name="1" start="0b1" description="Allows the given access type to occur"/>
      </BitField>
      <BitField start="21" size="2" name="M3SM">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed"/>
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write"/>
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute"/>
        <Enum name="11" start="0b11" description="Same as user mode defined in M3UM"/>
      </BitField>
      <BitField start="23" size="1" name="M3PE">
        <Enum name="0" start="0b0" description="Do not include the process identifier in the evaluation"/>
        <Enum name="1" start="0b1" description="Include the process identifier and mask (RGDn.RGDAAC) in the region hit evaluation"/>
      </BitField>
      <BitField start="24" size="1" name="M4WE">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed"/>
      </BitField>
      <BitField start="25" size="1" name="M4RE">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed"/>
      </BitField>
      <BitField start="26" size="1" name="M5WE">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed"/>
      </BitField>
      <BitField start="27" size="1" name="M5RE">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed"/>
      </BitField>
      <BitField start="28" size="1" name="M6WE">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed"/>
      </BitField>
      <BitField start="29" size="1" name="M6RE">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed"/>
      </BitField>
      <BitField start="30" size="1" name="M7WE">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed"/>
      </BitField>
      <BitField start="31" size="1" name="M7RE">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed"/>
      </BitField>
    </Register>
    <Register start="+0x800+56" size="4" name="MPU_RGDAAC14" access="Read/Write" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM"/>
      <BitField start="3" size="2" name="M0SM"/>
      <BitField start="5" size="1" name="M0PE"/>
      <BitField start="6" size="3" name="M1UM"/>
      <BitField start="9" size="2" name="M1SM"/>
      <BitField start="11" size="1" name="M1PE"/>
      <BitField start="12" size="3" name="M2UM"/>
      <BitField start="15" size="2" name="M2SM"/>
      <BitField start="17" size="1" name="M2PE"/>
      <BitField start="18" size="3" name="M3UM">
        <Enum name="0" start="0b0" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed."/>
        <Enum name="1" start="0b1" description="Allows the given access type to occur"/>
      </BitField>
      <BitField start="21" size="2" name="M3SM">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed"/>
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write"/>
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute"/>
        <Enum name="11" start="0b11" description="Same as user mode defined in M3UM"/>
      </BitField>
      <BitField start="23" size="1" name="M3PE">
        <Enum name="0" start="0b0" description="Do not include the process identifier in the evaluation"/>
        <Enum name="1" start="0b1" description="Include the process identifier and mask (RGDn.RGDAAC) in the region hit evaluation"/>
      </BitField>
      <BitField start="24" size="1" name="M4WE">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed"/>
      </BitField>
      <BitField start="25" size="1" name="M4RE">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed"/>
      </BitField>
      <BitField start="26" size="1" name="M5WE">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed"/>
      </BitField>
      <BitField start="27" size="1" name="M5RE">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed"/>
      </BitField>
      <BitField start="28" size="1" name="M6WE">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed"/>
      </BitField>
      <BitField start="29" size="1" name="M6RE">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed"/>
      </BitField>
      <BitField start="30" size="1" name="M7WE">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed"/>
      </BitField>
      <BitField start="31" size="1" name="M7RE">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed"/>
      </BitField>
    </Register>
    <Register start="+0x800+60" size="4" name="MPU_RGDAAC15" access="Read/Write" reset_value="0x61F7DF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="M0UM"/>
      <BitField start="3" size="2" name="M0SM"/>
      <BitField start="5" size="1" name="M0PE"/>
      <BitField start="6" size="3" name="M1UM"/>
      <BitField start="9" size="2" name="M1SM"/>
      <BitField start="11" size="1" name="M1PE"/>
      <BitField start="12" size="3" name="M2UM"/>
      <BitField start="15" size="2" name="M2SM"/>
      <BitField start="17" size="1" name="M2PE"/>
      <BitField start="18" size="3" name="M3UM">
        <Enum name="0" start="0b0" description="An attempted access of that mode may be terminated with an access error (if not allowed by another descriptor) and the access not performed."/>
        <Enum name="1" start="0b1" description="Allows the given access type to occur"/>
      </BitField>
      <BitField start="21" size="2" name="M3SM">
        <Enum name="00" start="0b00" description="r/w/x; read, write and execute allowed"/>
        <Enum name="01" start="0b01" description="r/x; read and execute allowed, but no write"/>
        <Enum name="10" start="0b10" description="r/w; read and write allowed, but no execute"/>
        <Enum name="11" start="0b11" description="Same as user mode defined in M3UM"/>
      </BitField>
      <BitField start="23" size="1" name="M3PE">
        <Enum name="0" start="0b0" description="Do not include the process identifier in the evaluation"/>
        <Enum name="1" start="0b1" description="Include the process identifier and mask (RGDn.RGDAAC) in the region hit evaluation"/>
      </BitField>
      <BitField start="24" size="1" name="M4WE">
        <Enum name="0" start="0b0" description="Bus master 4 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 4 writes allowed"/>
      </BitField>
      <BitField start="25" size="1" name="M4RE">
        <Enum name="0" start="0b0" description="Bus master 4 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 4 reads allowed"/>
      </BitField>
      <BitField start="26" size="1" name="M5WE">
        <Enum name="0" start="0b0" description="Bus master 5 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 5 writes allowed"/>
      </BitField>
      <BitField start="27" size="1" name="M5RE">
        <Enum name="0" start="0b0" description="Bus master 5 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 5 reads allowed"/>
      </BitField>
      <BitField start="28" size="1" name="M6WE">
        <Enum name="0" start="0b0" description="Bus master 6 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 6 writes allowed"/>
      </BitField>
      <BitField start="29" size="1" name="M6RE">
        <Enum name="0" start="0b0" description="Bus master 6 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 6 reads allowed"/>
      </BitField>
      <BitField start="30" size="1" name="M7WE">
        <Enum name="0" start="0b0" description="Bus master 7 writes terminate with an access error and the write is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 7 writes allowed"/>
      </BitField>
      <BitField start="31" size="1" name="M7RE">
        <Enum name="0" start="0b0" description="Bus master 7 reads terminate with an access error and the read is not performed"/>
        <Enum name="1" start="0b1" description="Bus master 7 reads allowed"/>
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="FMC" start="0x4001F000">
    <Register start="+0" size="4" name="FMC_PFAPR" access="Read/Write" reset_value="0xF8003F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="M0AP">
        <Enum name="00" start="0b00" description="No access may be performed by this master"/>
        <Enum name="01" start="0b01" description="Only read accesses may be performed by this master"/>
        <Enum name="10" start="0b10" description="Only write accesses may be performed by this master"/>
        <Enum name="11" start="0b11" description="Both read and write accesses may be performed by this master"/>
      </BitField>
      <BitField start="2" size="2" name="M1AP">
        <Enum name="00" start="0b00" description="No access may be performed by this master"/>
        <Enum name="01" start="0b01" description="Only read accesses may be performed by this master"/>
        <Enum name="10" start="0b10" description="Only write accesses may be performed by this master"/>
        <Enum name="11" start="0b11" description="Both read and write accesses may be performed by this master"/>
      </BitField>
      <BitField start="4" size="2" name="M2AP">
        <Enum name="00" start="0b00" description="No access may be performed by this master"/>
        <Enum name="01" start="0b01" description="Only read accesses may be performed by this master"/>
        <Enum name="10" start="0b10" description="Only write accesses may be performed by this master"/>
        <Enum name="11" start="0b11" description="Both read and write accesses may be performed by this master"/>
      </BitField>
      <BitField start="6" size="2" name="M3AP">
        <Enum name="00" start="0b00" description="No access may be performed by this master"/>
        <Enum name="01" start="0b01" description="Only read accesses may be performed by this master"/>
        <Enum name="10" start="0b10" description="Only write accesses may be performed by this master"/>
        <Enum name="11" start="0b11" description="Both read and write accesses may be performed by this master"/>
      </BitField>
      <BitField start="8" size="2" name="M4AP">
        <Enum name="00" start="0b00" description="No access may be performed by this master"/>
        <Enum name="01" start="0b01" description="Only read accesses may be performed by this master"/>
        <Enum name="10" start="0b10" description="Only write accesses may be performed by this master"/>
        <Enum name="11" start="0b11" description="Both read and write accesses may be performed by this master"/>
      </BitField>
      <BitField start="10" size="2" name="M5AP">
        <Enum name="00" start="0b00" description="No access may be performed by this master"/>
        <Enum name="01" start="0b01" description="Only read accesses may be performed by this master"/>
        <Enum name="10" start="0b10" description="Only write accesses may be performed by this master"/>
        <Enum name="11" start="0b11" description="Both read and write accesses may be performed by this master"/>
      </BitField>
      <BitField start="12" size="2" name="M6AP">
        <Enum name="00" start="0b00" description="No access may be performed by this master"/>
        <Enum name="01" start="0b01" description="Only read accesses may be performed by this master"/>
        <Enum name="10" start="0b10" description="Only write accesses may be performed by this master"/>
        <Enum name="11" start="0b11" description="Both read and write accesses may be performed by this master"/>
      </BitField>
      <BitField start="14" size="2" name="M7AP">
        <Enum name="00" start="0b00" description="No access may be performed by this master."/>
        <Enum name="01" start="0b01" description="Only read accesses may be performed by this master."/>
        <Enum name="10" start="0b10" description="Only write accesses may be performed by this master."/>
        <Enum name="11" start="0b11" description="Both read and write accesses may be performed by this master."/>
      </BitField>
      <BitField start="16" size="1" name="M0PFD">
        <Enum name="0" start="0b0" description="Prefetching for this master is enabled."/>
        <Enum name="1" start="0b1" description="Prefetching for this master is disabled."/>
      </BitField>
      <BitField start="17" size="1" name="M1PFD">
        <Enum name="0" start="0b0" description="Prefetching for this master is enabled."/>
        <Enum name="1" start="0b1" description="Prefetching for this master is disabled."/>
      </BitField>
      <BitField start="18" size="1" name="M2PFD">
        <Enum name="0" start="0b0" description="Prefetching for this master is enabled."/>
        <Enum name="1" start="0b1" description="Prefetching for this master is disabled."/>
      </BitField>
      <BitField start="19" size="1" name="M3PFD">
        <Enum name="0" start="0b0" description="Prefetching for this master is enabled."/>
        <Enum name="1" start="0b1" description="Prefetching for this master is disabled."/>
      </BitField>
      <BitField start="20" size="1" name="M4PFD">
        <Enum name="0" start="0b0" description="Prefetching for this master is enabled."/>
        <Enum name="1" start="0b1" description="Prefetching for this master is disabled."/>
      </BitField>
      <BitField start="21" size="1" name="M5PFD">
        <Enum name="0" start="0b0" description="Prefetching for this master is enabled."/>
        <Enum name="1" start="0b1" description="Prefetching for this master is disabled."/>
      </BitField>
      <BitField start="22" size="1" name="M6PFD">
        <Enum name="0" start="0b0" description="Prefetching for this master is enabled."/>
        <Enum name="1" start="0b1" description="Prefetching for this master is disabled."/>
      </BitField>
      <BitField start="23" size="1" name="M7PFD">
        <Enum name="0" start="0b0" description="Prefetching for this master is enabled."/>
        <Enum name="1" start="0b1" description="Prefetching for this master is disabled."/>
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="FMC_PFB01CR" access="Read/Write" reset_value="0x3004001F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="B01SEBE">
        <Enum name="0" start="0b0" description="Single entry buffer is disabled."/>
        <Enum name="1" start="0b1" description="Single entry buffer is enabled."/>
      </BitField>
      <BitField start="1" size="1" name="B01IPE">
        <Enum name="0" start="0b0" description="Do not prefetch in response to instruction fetches."/>
        <Enum name="1" start="0b1" description="Enable prefetches in response to instruction fetches."/>
      </BitField>
      <BitField start="2" size="1" name="B01DPE">
        <Enum name="0" start="0b0" description="Do not prefetch in response to data references."/>
        <Enum name="1" start="0b1" description="Enable prefetches in response to data references."/>
      </BitField>
      <BitField start="3" size="1" name="B01ICE">
        <Enum name="0" start="0b0" description="Do not cache instruction fetches."/>
        <Enum name="1" start="0b1" description="Cache instruction fetches."/>
      </BitField>
      <BitField start="4" size="1" name="B01DCE">
        <Enum name="0" start="0b0" description="Do not cache data references."/>
        <Enum name="1" start="0b1" description="Cache data references."/>
      </BitField>
      <BitField start="5" size="3" name="CRC">
        <Enum name="000" start="0b000" description="LRU replacement algorithm per set across all four ways"/>
        <Enum name="001" start="0b001" description="Reserved"/>
        <Enum name="010" start="0b010" description="Independent LRU with ways [0-1] for ifetches, [2-3] for data"/>
        <Enum name="011" start="0b011" description="Independent LRU with ways [0-2] for ifetches, [3] for data"/>
        <Enum name="1xx" start="0b1xx" description="Reserved"/>
      </BitField>
      <BitField start="17" size="2" name="B01MW">
        <Enum name="00" start="0b00" description="32 bits"/>
        <Enum name="01" start="0b01" description="64 bits"/>
        <Enum name="10" start="0b10" description="128 bits"/>
        <Enum name="11" start="0b11" description="Reserved"/>
      </BitField>
      <BitField start="19" size="1" name="S_B_INV">
        <Enum name="0" start="0b0" description="Speculation buffer and single entry buffer are not affected."/>
        <Enum name="1" start="0b1" description="Invalidate (clear) speculation buffer and single entry buffer."/>
      </BitField>
      <BitField start="20" size="4" name="CINV_WAY">
        <Enum name="0" start="0b0" description="No cache way invalidation for the corresponding cache"/>
        <Enum name="1" start="0b1" description="Invalidate cache way for the corresponding cache: clear the tag, data, and vld bits of ways selected"/>
      </BitField>
      <BitField start="24" size="4" name="CLCK_WAY">
        <Enum name="0" start="0b0" description="Cache way is unlocked and may be displaced"/>
        <Enum name="1" start="0b1" description="Cache way is locked and its contents are not displaced"/>
      </BitField>
      <BitField start="28" size="4" name="B01RWSC"/>
    </Register>
    <Register start="+0x8" size="4" name="FMC_PFB23CR" access="Read/Write" reset_value="0x3004001F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="B23SEBE">
        <Enum name="0" start="0b0" description="Single entry buffer is disabled."/>
        <Enum name="1" start="0b1" description="Single entry buffer is enabled."/>
      </BitField>
      <BitField start="1" size="1" name="B23IPE">
        <Enum name="0" start="0b0" description="Do not prefetch in response to instruction fetches."/>
        <Enum name="1" start="0b1" description="Enable prefetches in response to instruction fetches."/>
      </BitField>
      <BitField start="2" size="1" name="B23DPE">
        <Enum name="0" start="0b0" description="Do not prefetch in response to data references."/>
        <Enum name="1" start="0b1" description="Enable prefetches in response to data references."/>
      </BitField>
      <BitField start="3" size="1" name="B23ICE">
        <Enum name="0" start="0b0" description="Do not cache instruction fetches."/>
        <Enum name="1" start="0b1" description="Cache instruction fetches."/>
      </BitField>
      <BitField start="4" size="1" name="B23DCE">
        <Enum name="0" start="0b0" description="Do not cache data references."/>
        <Enum name="1" start="0b1" description="Cache data references."/>
      </BitField>
      <BitField start="17" size="2" name="B23MW">
        <Enum name="00" start="0b00" description="32 bits"/>
        <Enum name="01" start="0b01" description="64 bits"/>
        <Enum name="10" start="0b10" description="128 bits"/>
        <Enum name="11" start="0b11" description="Reserved"/>
      </BitField>
      <BitField start="28" size="4" name="B23RWSC"/>
    </Register>
    <Register start="+0x100+0" size="4" name="FMC_TAGVDW0S0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="valid"/>
      <BitField start="6" size="14" name="tag"/>
    </Register>
    <Register start="+0x100+4" size="4" name="FMC_TAGVDW0S1" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="valid"/>
      <BitField start="6" size="14" name="tag"/>
    </Register>
    <Register start="+0x100+8" size="4" name="FMC_TAGVDW0S2" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="valid"/>
      <BitField start="6" size="14" name="tag"/>
    </Register>
    <Register start="+0x100+12" size="4" name="FMC_TAGVDW0S3" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="valid"/>
      <BitField start="6" size="14" name="tag"/>
    </Register>
    <Register start="+0x110+0" size="4" name="FMC_TAGVDW1S0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="valid"/>
      <BitField start="6" size="14" name="tag"/>
    </Register>
    <Register start="+0x110+4" size="4" name="FMC_TAGVDW1S1" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="valid"/>
      <BitField start="6" size="14" name="tag"/>
    </Register>
    <Register start="+0x110+8" size="4" name="FMC_TAGVDW1S2" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="valid"/>
      <BitField start="6" size="14" name="tag"/>
    </Register>
    <Register start="+0x110+12" size="4" name="FMC_TAGVDW1S3" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="valid"/>
      <BitField start="6" size="14" name="tag"/>
    </Register>
    <Register start="+0x120+0" size="4" name="FMC_TAGVDW2S0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="valid"/>
      <BitField start="6" size="14" name="tag"/>
    </Register>
    <Register start="+0x120+4" size="4" name="FMC_TAGVDW2S1" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="valid"/>
      <BitField start="6" size="14" name="tag"/>
    </Register>
    <Register start="+0x120+8" size="4" name="FMC_TAGVDW2S2" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="valid"/>
      <BitField start="6" size="14" name="tag"/>
    </Register>
    <Register start="+0x120+12" size="4" name="FMC_TAGVDW2S3" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="valid"/>
      <BitField start="6" size="14" name="tag"/>
    </Register>
    <Register start="+0x130+0" size="4" name="FMC_TAGVDW3S0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="valid"/>
      <BitField start="6" size="14" name="tag"/>
    </Register>
    <Register start="+0x130+4" size="4" name="FMC_TAGVDW3S1" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="valid"/>
      <BitField start="6" size="14" name="tag"/>
    </Register>
    <Register start="+0x130+8" size="4" name="FMC_TAGVDW3S2" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="valid"/>
      <BitField start="6" size="14" name="tag"/>
    </Register>
    <Register start="+0x130+12" size="4" name="FMC_TAGVDW3S3" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="valid"/>
      <BitField start="6" size="14" name="tag"/>
    </Register>
    <Register start="+0x200+0" size="4" name="FMC_DATAW0S0UM" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data"/>
    </Register>
    <Register start="+0x200+16" size="4" name="FMC_DATAW0S1UM" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data"/>
    </Register>
    <Register start="+0x200+32" size="4" name="FMC_DATAW0S2UM" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data"/>
    </Register>
    <Register start="+0x200+48" size="4" name="FMC_DATAW0S3UM" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data"/>
    </Register>
    <Register start="+0x204+0" size="4" name="FMC_DATAW0S0MU" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data"/>
    </Register>
    <Register start="+0x204+16" size="4" name="FMC_DATAW0S1MU" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data"/>
    </Register>
    <Register start="+0x204+32" size="4" name="FMC_DATAW0S2MU" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data"/>
    </Register>
    <Register start="+0x204+48" size="4" name="FMC_DATAW0S3MU" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data"/>
    </Register>
    <Register start="+0x208+0" size="4" name="FMC_DATAW0S0ML" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data"/>
    </Register>
    <Register start="+0x208+16" size="4" name="FMC_DATAW0S1ML" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data"/>
    </Register>
    <Register start="+0x208+32" size="4" name="FMC_DATAW0S2ML" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data"/>
    </Register>
    <Register start="+0x208+48" size="4" name="FMC_DATAW0S3ML" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data"/>
    </Register>
    <Register start="+0x20C+0" size="4" name="FMC_DATAW0S0LM" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data"/>
    </Register>
    <Register start="+0x20C+16" size="4" name="FMC_DATAW0S1LM" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data"/>
    </Register>
    <Register start="+0x20C+32" size="4" name="FMC_DATAW0S2LM" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data"/>
    </Register>
    <Register start="+0x20C+48" size="4" name="FMC_DATAW0S3LM" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data"/>
    </Register>
    <Register start="+0x240+0" size="4" name="FMC_DATAW1S0UM" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data"/>
    </Register>
    <Register start="+0x240+16" size="4" name="FMC_DATAW1S1UM" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data"/>
    </Register>
    <Register start="+0x240+32" size="4" name="FMC_DATAW1S2UM" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data"/>
    </Register>
    <Register start="+0x240+48" size="4" name="FMC_DATAW1S3UM" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data"/>
    </Register>
    <Register start="+0x244+0" size="4" name="FMC_DATAW1S0MU" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data"/>
    </Register>
    <Register start="+0x244+16" size="4" name="FMC_DATAW1S1MU" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data"/>
    </Register>
    <Register start="+0x244+32" size="4" name="FMC_DATAW1S2MU" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data"/>
    </Register>
    <Register start="+0x244+48" size="4" name="FMC_DATAW1S3MU" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data"/>
    </Register>
    <Register start="+0x248+0" size="4" name="FMC_DATAW1S0ML" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data"/>
    </Register>
    <Register start="+0x248+16" size="4" name="FMC_DATAW1S1ML" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data"/>
    </Register>
    <Register start="+0x248+32" size="4" name="FMC_DATAW1S2ML" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data"/>
    </Register>
    <Register start="+0x248+48" size="4" name="FMC_DATAW1S3ML" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data"/>
    </Register>
    <Register start="+0x24C+0" size="4" name="FMC_DATAW1S0LM" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data"/>
    </Register>
    <Register start="+0x24C+16" size="4" name="FMC_DATAW1S1LM" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data"/>
    </Register>
    <Register start="+0x24C+32" size="4" name="FMC_DATAW1S2LM" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data"/>
    </Register>
    <Register start="+0x24C+48" size="4" name="FMC_DATAW1S3LM" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data"/>
    </Register>
    <Register start="+0x280+0" size="4" name="FMC_DATAW2S0UM" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data"/>
    </Register>
    <Register start="+0x280+16" size="4" name="FMC_DATAW2S1UM" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data"/>
    </Register>
    <Register start="+0x280+32" size="4" name="FMC_DATAW2S2UM" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data"/>
    </Register>
    <Register start="+0x280+48" size="4" name="FMC_DATAW2S3UM" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data"/>
    </Register>
    <Register start="+0x284+0" size="4" name="FMC_DATAW2S0MU" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data"/>
    </Register>
    <Register start="+0x284+16" size="4" name="FMC_DATAW2S1MU" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data"/>
    </Register>
    <Register start="+0x284+32" size="4" name="FMC_DATAW2S2MU" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data"/>
    </Register>
    <Register start="+0x284+48" size="4" name="FMC_DATAW2S3MU" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data"/>
    </Register>
    <Register start="+0x288+0" size="4" name="FMC_DATAW2S0ML" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data"/>
    </Register>
    <Register start="+0x288+16" size="4" name="FMC_DATAW2S1ML" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data"/>
    </Register>
    <Register start="+0x288+32" size="4" name="FMC_DATAW2S2ML" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data"/>
    </Register>
    <Register start="+0x288+48" size="4" name="FMC_DATAW2S3ML" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data"/>
    </Register>
    <Register start="+0x28C+0" size="4" name="FMC_DATAW2S0LM" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data"/>
    </Register>
    <Register start="+0x28C+16" size="4" name="FMC_DATAW2S1LM" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data"/>
    </Register>
    <Register start="+0x28C+32" size="4" name="FMC_DATAW2S2LM" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data"/>
    </Register>
    <Register start="+0x28C+48" size="4" name="FMC_DATAW2S3LM" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data"/>
    </Register>
    <Register start="+0x2C0+0" size="4" name="FMC_DATAW3S0UM" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data"/>
    </Register>
    <Register start="+0x2C0+16" size="4" name="FMC_DATAW3S1UM" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data"/>
    </Register>
    <Register start="+0x2C0+32" size="4" name="FMC_DATAW3S2UM" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data"/>
    </Register>
    <Register start="+0x2C0+48" size="4" name="FMC_DATAW3S3UM" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data"/>
    </Register>
    <Register start="+0x2C4+0" size="4" name="FMC_DATAW3S0MU" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data"/>
    </Register>
    <Register start="+0x2C4+16" size="4" name="FMC_DATAW3S1MU" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data"/>
    </Register>
    <Register start="+0x2C4+32" size="4" name="FMC_DATAW3S2MU" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data"/>
    </Register>
    <Register start="+0x2C4+48" size="4" name="FMC_DATAW3S3MU" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data"/>
    </Register>
    <Register start="+0x2C8+0" size="4" name="FMC_DATAW3S0ML" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data"/>
    </Register>
    <Register start="+0x2C8+16" size="4" name="FMC_DATAW3S1ML" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data"/>
    </Register>
    <Register start="+0x2C8+32" size="4" name="FMC_DATAW3S2ML" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data"/>
    </Register>
    <Register start="+0x2C8+48" size="4" name="FMC_DATAW3S3ML" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data"/>
    </Register>
    <Register start="+0x2CC+0" size="4" name="FMC_DATAW3S0LM" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data"/>
    </Register>
    <Register start="+0x2CC+16" size="4" name="FMC_DATAW3S1LM" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data"/>
    </Register>
    <Register start="+0x2CC+32" size="4" name="FMC_DATAW3S2LM" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data"/>
    </Register>
    <Register start="+0x2CC+48" size="4" name="FMC_DATAW3S3LM" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="data"/>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="FTFE" start="0x40020000">
    <Register start="+0" size="1" name="FTFE_FSTAT" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="MGSTAT0"/>
      <BitField start="4" size="1" name="FPVIOL">
        <Enum name="0" start="0b0" description="No protection violation detected"/>
        <Enum name="1" start="0b1" description="Protection violation detected"/>
      </BitField>
      <BitField start="5" size="1" name="ACCERR">
        <Enum name="0" start="0b0" description="No access error detected"/>
        <Enum name="1" start="0b1" description="Access error detected"/>
      </BitField>
      <BitField start="6" size="1" name="RDCOLERR">
        <Enum name="0" start="0b0" description="No collision error detected"/>
        <Enum name="1" start="0b1" description="Collision error detected"/>
      </BitField>
      <BitField start="7" size="1" name="CCIF">
        <Enum name="0" start="0b0" description="FTFE command or EEPROM file system operation in progress"/>
        <Enum name="1" start="0b1" description="FTFE command or EEPROM file system operation has completed"/>
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="FTFE_FCNFG" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EEERDY">
        <Enum name="0" start="0b0" description="For devices with FlexNVM: FlexRAM is not available for EEPROM operation."/>
        <Enum name="1" start="0b1" description="For devices with FlexNVM: FlexRAM is available for EEPROM operations where: reads from the FlexRAM return data previously written to the FlexRAM in EEPROM mode and writes launch an EEPROM operation to store the written data in the FlexRAM and EEPROM backup."/>
      </BitField>
      <BitField start="1" size="1" name="RAMRDY">
        <Enum name="0" start="0b0" description="For devices with FlexNVM: FlexRAM is not available for traditional RAM access. For devices without FlexNVM: Programming acceleration RAM is not available."/>
        <Enum name="1" start="0b1" description="For devices with FlexNVM: FlexRAM is available as traditional RAM only; writes to the FlexRAM do not trigger EEPROM operations. For devices without FlexNVM: Programming acceleration RAM is available."/>
      </BitField>
      <BitField start="2" size="1" name="PFLSH">
        <Enum name="0" start="0b0" description="For devices with FlexNVM: FTFE configuration supports two logical program flash blocks and two logical FlexNVM blocks For devices with program flash only: Reserved"/>
        <Enum name="1" start="0b1" description="For devices with FlexNVM: Reserved For devices with program flash only: FTFE configuration supports four logical program flash blocks"/>
      </BitField>
      <BitField start="3" size="1" name="SWAP">
        <Enum name="0" start="0b0" description="For devices with FlexNVM: Logical program flash 0 block is located at relative address 0x0000 For devices with program flash only: Logical program flash 0/1 blocks are located at relative address 0x0000"/>
        <Enum name="1" start="0b1" description="For devices with FlexNVM: Logical program flash 1 block is located at relative address 0x0000 For devices with program flash only: Logical program flash 2/3 blocks are located at relative address 0x0000"/>
      </BitField>
      <BitField start="4" size="1" name="ERSSUSP">
        <Enum name="0" start="0b0" description="No suspend requested"/>
        <Enum name="1" start="0b1" description="Suspend the current Erase Flash Sector command execution."/>
      </BitField>
      <BitField start="5" size="1" name="ERSAREQ">
        <Enum name="0" start="0b0" description="No request or request complete"/>
        <Enum name="1" start="0b1" description="Request to: run the Erase All Blocks command, verify the erased state, program the security byte in the Flash Configuration Field to the unsecure state, and release MCU security by setting the FSEC[SEC] field to the unsecure state."/>
      </BitField>
      <BitField start="6" size="1" name="RDCOLLIE">
        <Enum name="0" start="0b0" description="Read collision error interrupt disabled"/>
        <Enum name="1" start="0b1" description="Read collision error interrupt enabled. An interrupt request is generated whenever an FTFE read collision error is detected (see the description of FSTAT[RDCOLERR])."/>
      </BitField>
      <BitField start="7" size="1" name="CCIE">
        <Enum name="0" start="0b0" description="Command complete interrupt disabled"/>
        <Enum name="1" start="0b1" description="Command complete interrupt enabled. An interrupt request is generated whenever the FSTAT[CCIF] flag is set."/>
      </BitField>
    </Register>
    <Register start="+0x2" size="1" name="FTFE_FSEC" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="2" name="SEC">
        <Enum name="00" start="0b00" description="MCU security status is secure"/>
        <Enum name="01" start="0b01" description="MCU security status is secure"/>
        <Enum name="10" start="0b10" description="MCU security status is unsecure (The standard shipping condition of the FTFE is unsecure.)"/>
        <Enum name="11" start="0b11" description="MCU security status is secure"/>
      </BitField>
      <BitField start="2" size="2" name="FSLACC">
        <Enum name="00" start="0b00" description="Freescale factory access granted"/>
        <Enum name="01" start="0b01" description="Freescale factory access denied"/>
        <Enum name="10" start="0b10" description="Freescale factory access denied"/>
        <Enum name="11" start="0b11" description="Freescale factory access granted"/>
      </BitField>
      <BitField start="4" size="2" name="MEEN">
        <Enum name="00" start="0b00" description="Mass erase is enabled"/>
        <Enum name="01" start="0b01" description="Mass erase is enabled"/>
        <Enum name="10" start="0b10" description="Mass erase is disabled"/>
        <Enum name="11" start="0b11" description="Mass erase is enabled"/>
      </BitField>
      <BitField start="6" size="2" name="KEYEN">
        <Enum name="00" start="0b00" description="Backdoor key access disabled"/>
        <Enum name="01" start="0b01" description="Backdoor key access disabled (preferred KEYEN state to disable backdoor key access)"/>
        <Enum name="10" start="0b10" description="Backdoor key access enabled"/>
        <Enum name="11" start="0b11" description="Backdoor key access disabled"/>
      </BitField>
    </Register>
    <Register start="+0x3" size="1" name="FTFE_FOPT" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="OPT"/>
    </Register>
    <Register start="+0x4+0" size="1" name="FTFE_FCCOB3" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn"/>
    </Register>
    <Register start="+0x4+1" size="1" name="FTFE_FCCOB2" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn"/>
    </Register>
    <Register start="+0x4+2" size="1" name="FTFE_FCCOB1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn"/>
    </Register>
    <Register start="+0x4+3" size="1" name="FTFE_FCCOB0" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn"/>
    </Register>
    <Register start="+0x4+4" size="1" name="FTFE_FCCOB7" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn"/>
    </Register>
    <Register start="+0x4+5" size="1" name="FTFE_FCCOB6" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn"/>
    </Register>
    <Register start="+0x4+6" size="1" name="FTFE_FCCOB5" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn"/>
    </Register>
    <Register start="+0x4+7" size="1" name="FTFE_FCCOB4" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn"/>
    </Register>
    <Register start="+0x4+8" size="1" name="FTFE_FCCOBB" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn"/>
    </Register>
    <Register start="+0x4+9" size="1" name="FTFE_FCCOBA" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn"/>
    </Register>
    <Register start="+0x4+10" size="1" name="FTFE_FCCOB9" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn"/>
    </Register>
    <Register start="+0x4+11" size="1" name="FTFE_FCCOB8" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn"/>
    </Register>
    <Register start="+0x10+0" size="1" name="FTFE_FPROT3" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="PROT">
        <Enum name="0" start="0b0" description="Program flash region is protected."/>
        <Enum name="1" start="0b1" description="Program flash region is not protected"/>
      </BitField>
    </Register>
    <Register start="+0x10+1" size="1" name="FTFE_FPROT2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="PROT">
        <Enum name="0" start="0b0" description="Program flash region is protected."/>
        <Enum name="1" start="0b1" description="Program flash region is not protected"/>
      </BitField>
    </Register>
    <Register start="+0x10+2" size="1" name="FTFE_FPROT1" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="PROT">
        <Enum name="0" start="0b0" description="Program flash region is protected."/>
        <Enum name="1" start="0b1" description="Program flash region is not protected"/>
      </BitField>
    </Register>
    <Register start="+0x10+3" size="1" name="FTFE_FPROT0" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="PROT">
        <Enum name="0" start="0b0" description="Program flash region is protected."/>
        <Enum name="1" start="0b1" description="Program flash region is not protected"/>
      </BitField>
    </Register>
    <Register start="+0x16" size="1" name="FTFE_FEPROT" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="EPROT">
        <Enum name="0" start="0b0" description="For devices with program flash only: Reserved For devices with FlexNVM: EEPROM region is protected"/>
        <Enum name="1" start="0b1" description="For devices with program flash only: Reserved For devices with FlexNVM: EEPROM region is not protected"/>
      </BitField>
    </Register>
    <Register start="+0x17" size="1" name="FTFE_FDPROT" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="DPROT">
        <Enum name="0" start="0b0" description="Data Flash region is protected"/>
        <Enum name="1" start="0b1" description="Data Flash region is not protected"/>
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="DMAMUX0" start="0x40021000">
    <Register start="+0+0" size="1" name="DMAMUX0_CHCFG0" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE"/>
      <BitField start="6" size="1" name="TRIG">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled, and the ENBL bit is set, the DMA Channel will simply route the specified source to the DMA channel. (normal mode)"/>
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled, and the ENBL bit is set, the DMAMUX is in periodic trigger mode."/>
      </BitField>
      <BitField start="7" size="1" name="ENBL">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMA Mux. The DMA has separate channel enables/disables, which should be used to disable or re-configure a DMA channel."/>
        <Enum name="1" start="0b1" description="DMA channel is enabled"/>
      </BitField>
    </Register>
    <Register start="+0+1" size="1" name="DMAMUX0_CHCFG1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE"/>
      <BitField start="6" size="1" name="TRIG">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled, and the ENBL bit is set, the DMA Channel will simply route the specified source to the DMA channel. (normal mode)"/>
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled, and the ENBL bit is set, the DMAMUX is in periodic trigger mode."/>
      </BitField>
      <BitField start="7" size="1" name="ENBL">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMA Mux. The DMA has separate channel enables/disables, which should be used to disable or re-configure a DMA channel."/>
        <Enum name="1" start="0b1" description="DMA channel is enabled"/>
      </BitField>
    </Register>
    <Register start="+0+2" size="1" name="DMAMUX0_CHCFG2" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE"/>
      <BitField start="6" size="1" name="TRIG">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled, and the ENBL bit is set, the DMA Channel will simply route the specified source to the DMA channel. (normal mode)"/>
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled, and the ENBL bit is set, the DMAMUX is in periodic trigger mode."/>
      </BitField>
      <BitField start="7" size="1" name="ENBL">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMA Mux. The DMA has separate channel enables/disables, which should be used to disable or re-configure a DMA channel."/>
        <Enum name="1" start="0b1" description="DMA channel is enabled"/>
      </BitField>
    </Register>
    <Register start="+0+3" size="1" name="DMAMUX0_CHCFG3" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE"/>
      <BitField start="6" size="1" name="TRIG">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled, and the ENBL bit is set, the DMA Channel will simply route the specified source to the DMA channel. (normal mode)"/>
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled, and the ENBL bit is set, the DMAMUX is in periodic trigger mode."/>
      </BitField>
      <BitField start="7" size="1" name="ENBL">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMA Mux. The DMA has separate channel enables/disables, which should be used to disable or re-configure a DMA channel."/>
        <Enum name="1" start="0b1" description="DMA channel is enabled"/>
      </BitField>
    </Register>
    <Register start="+0+4" size="1" name="DMAMUX0_CHCFG4" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE"/>
      <BitField start="6" size="1" name="TRIG">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled, and the ENBL bit is set, the DMA Channel will simply route the specified source to the DMA channel. (normal mode)"/>
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled, and the ENBL bit is set, the DMAMUX is in periodic trigger mode."/>
      </BitField>
      <BitField start="7" size="1" name="ENBL">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMA Mux. The DMA has separate channel enables/disables, which should be used to disable or re-configure a DMA channel."/>
        <Enum name="1" start="0b1" description="DMA channel is enabled"/>
      </BitField>
    </Register>
    <Register start="+0+5" size="1" name="DMAMUX0_CHCFG5" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE"/>
      <BitField start="6" size="1" name="TRIG">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled, and the ENBL bit is set, the DMA Channel will simply route the specified source to the DMA channel. (normal mode)"/>
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled, and the ENBL bit is set, the DMAMUX is in periodic trigger mode."/>
      </BitField>
      <BitField start="7" size="1" name="ENBL">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMA Mux. The DMA has separate channel enables/disables, which should be used to disable or re-configure a DMA channel."/>
        <Enum name="1" start="0b1" description="DMA channel is enabled"/>
      </BitField>
    </Register>
    <Register start="+0+6" size="1" name="DMAMUX0_CHCFG6" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE"/>
      <BitField start="6" size="1" name="TRIG">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled, and the ENBL bit is set, the DMA Channel will simply route the specified source to the DMA channel. (normal mode)"/>
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled, and the ENBL bit is set, the DMAMUX is in periodic trigger mode."/>
      </BitField>
      <BitField start="7" size="1" name="ENBL">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMA Mux. The DMA has separate channel enables/disables, which should be used to disable or re-configure a DMA channel."/>
        <Enum name="1" start="0b1" description="DMA channel is enabled"/>
      </BitField>
    </Register>
    <Register start="+0+7" size="1" name="DMAMUX0_CHCFG7" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE"/>
      <BitField start="6" size="1" name="TRIG">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled, and the ENBL bit is set, the DMA Channel will simply route the specified source to the DMA channel. (normal mode)"/>
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled, and the ENBL bit is set, the DMAMUX is in periodic trigger mode."/>
      </BitField>
      <BitField start="7" size="1" name="ENBL">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMA Mux. The DMA has separate channel enables/disables, which should be used to disable or re-configure a DMA channel."/>
        <Enum name="1" start="0b1" description="DMA channel is enabled"/>
      </BitField>
    </Register>
    <Register start="+0+8" size="1" name="DMAMUX0_CHCFG8" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE"/>
      <BitField start="6" size="1" name="TRIG">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled, and the ENBL bit is set, the DMA Channel will simply route the specified source to the DMA channel. (normal mode)"/>
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled, and the ENBL bit is set, the DMAMUX is in periodic trigger mode."/>
      </BitField>
      <BitField start="7" size="1" name="ENBL">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMA Mux. The DMA has separate channel enables/disables, which should be used to disable or re-configure a DMA channel."/>
        <Enum name="1" start="0b1" description="DMA channel is enabled"/>
      </BitField>
    </Register>
    <Register start="+0+9" size="1" name="DMAMUX0_CHCFG9" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE"/>
      <BitField start="6" size="1" name="TRIG">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled, and the ENBL bit is set, the DMA Channel will simply route the specified source to the DMA channel. (normal mode)"/>
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled, and the ENBL bit is set, the DMAMUX is in periodic trigger mode."/>
      </BitField>
      <BitField start="7" size="1" name="ENBL">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMA Mux. The DMA has separate channel enables/disables, which should be used to disable or re-configure a DMA channel."/>
        <Enum name="1" start="0b1" description="DMA channel is enabled"/>
      </BitField>
    </Register>
    <Register start="+0+10" size="1" name="DMAMUX0_CHCFG10" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE"/>
      <BitField start="6" size="1" name="TRIG">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled, and the ENBL bit is set, the DMA Channel will simply route the specified source to the DMA channel. (normal mode)"/>
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled, and the ENBL bit is set, the DMAMUX is in periodic trigger mode."/>
      </BitField>
      <BitField start="7" size="1" name="ENBL">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMA Mux. The DMA has separate channel enables/disables, which should be used to disable or re-configure a DMA channel."/>
        <Enum name="1" start="0b1" description="DMA channel is enabled"/>
      </BitField>
    </Register>
    <Register start="+0+11" size="1" name="DMAMUX0_CHCFG11" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE"/>
      <BitField start="6" size="1" name="TRIG">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled, and the ENBL bit is set, the DMA Channel will simply route the specified source to the DMA channel. (normal mode)"/>
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled, and the ENBL bit is set, the DMAMUX is in periodic trigger mode."/>
      </BitField>
      <BitField start="7" size="1" name="ENBL">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMA Mux. The DMA has separate channel enables/disables, which should be used to disable or re-configure a DMA channel."/>
        <Enum name="1" start="0b1" description="DMA channel is enabled"/>
      </BitField>
    </Register>
    <Register start="+0+12" size="1" name="DMAMUX0_CHCFG12" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE"/>
      <BitField start="6" size="1" name="TRIG">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled, and the ENBL bit is set, the DMA Channel will simply route the specified source to the DMA channel. (normal mode)"/>
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled, and the ENBL bit is set, the DMAMUX is in periodic trigger mode."/>
      </BitField>
      <BitField start="7" size="1" name="ENBL">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMA Mux. The DMA has separate channel enables/disables, which should be used to disable or re-configure a DMA channel."/>
        <Enum name="1" start="0b1" description="DMA channel is enabled"/>
      </BitField>
    </Register>
    <Register start="+0+13" size="1" name="DMAMUX0_CHCFG13" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE"/>
      <BitField start="6" size="1" name="TRIG">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled, and the ENBL bit is set, the DMA Channel will simply route the specified source to the DMA channel. (normal mode)"/>
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled, and the ENBL bit is set, the DMAMUX is in periodic trigger mode."/>
      </BitField>
      <BitField start="7" size="1" name="ENBL">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMA Mux. The DMA has separate channel enables/disables, which should be used to disable or re-configure a DMA channel."/>
        <Enum name="1" start="0b1" description="DMA channel is enabled"/>
      </BitField>
    </Register>
    <Register start="+0+14" size="1" name="DMAMUX0_CHCFG14" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE"/>
      <BitField start="6" size="1" name="TRIG">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled, and the ENBL bit is set, the DMA Channel will simply route the specified source to the DMA channel. (normal mode)"/>
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled, and the ENBL bit is set, the DMAMUX is in periodic trigger mode."/>
      </BitField>
      <BitField start="7" size="1" name="ENBL">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMA Mux. The DMA has separate channel enables/disables, which should be used to disable or re-configure a DMA channel."/>
        <Enum name="1" start="0b1" description="DMA channel is enabled"/>
      </BitField>
    </Register>
    <Register start="+0+15" size="1" name="DMAMUX0_CHCFG15" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE"/>
      <BitField start="6" size="1" name="TRIG">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled, and the ENBL bit is set, the DMA Channel will simply route the specified source to the DMA channel. (normal mode)"/>
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled, and the ENBL bit is set, the DMAMUX is in periodic trigger mode."/>
      </BitField>
      <BitField start="7" size="1" name="ENBL">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMA Mux. The DMA has separate channel enables/disables, which should be used to disable or re-configure a DMA channel."/>
        <Enum name="1" start="0b1" description="DMA channel is enabled"/>
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="DMAMUX1" start="0x40022000">
    <Register start="+0+0" size="1" name="DMAMUX1_CHCFG0" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE"/>
      <BitField start="6" size="1" name="TRIG">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled, and the ENBL bit is set, the DMA Channel will simply route the specified source to the DMA channel. (normal mode)"/>
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled, and the ENBL bit is set, the DMAMUX is in periodic trigger mode."/>
      </BitField>
      <BitField start="7" size="1" name="ENBL">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMA Mux. The DMA has separate channel enables/disables, which should be used to disable or re-configure a DMA channel."/>
        <Enum name="1" start="0b1" description="DMA channel is enabled"/>
      </BitField>
    </Register>
    <Register start="+0+1" size="1" name="DMAMUX1_CHCFG1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE"/>
      <BitField start="6" size="1" name="TRIG">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled, and the ENBL bit is set, the DMA Channel will simply route the specified source to the DMA channel. (normal mode)"/>
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled, and the ENBL bit is set, the DMAMUX is in periodic trigger mode."/>
      </BitField>
      <BitField start="7" size="1" name="ENBL">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMA Mux. The DMA has separate channel enables/disables, which should be used to disable or re-configure a DMA channel."/>
        <Enum name="1" start="0b1" description="DMA channel is enabled"/>
      </BitField>
    </Register>
    <Register start="+0+2" size="1" name="DMAMUX1_CHCFG2" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE"/>
      <BitField start="6" size="1" name="TRIG">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled, and the ENBL bit is set, the DMA Channel will simply route the specified source to the DMA channel. (normal mode)"/>
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled, and the ENBL bit is set, the DMAMUX is in periodic trigger mode."/>
      </BitField>
      <BitField start="7" size="1" name="ENBL">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMA Mux. The DMA has separate channel enables/disables, which should be used to disable or re-configure a DMA channel."/>
        <Enum name="1" start="0b1" description="DMA channel is enabled"/>
      </BitField>
    </Register>
    <Register start="+0+3" size="1" name="DMAMUX1_CHCFG3" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE"/>
      <BitField start="6" size="1" name="TRIG">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled, and the ENBL bit is set, the DMA Channel will simply route the specified source to the DMA channel. (normal mode)"/>
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled, and the ENBL bit is set, the DMAMUX is in periodic trigger mode."/>
      </BitField>
      <BitField start="7" size="1" name="ENBL">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMA Mux. The DMA has separate channel enables/disables, which should be used to disable or re-configure a DMA channel."/>
        <Enum name="1" start="0b1" description="DMA channel is enabled"/>
      </BitField>
    </Register>
    <Register start="+0+4" size="1" name="DMAMUX1_CHCFG4" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE"/>
      <BitField start="6" size="1" name="TRIG">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled, and the ENBL bit is set, the DMA Channel will simply route the specified source to the DMA channel. (normal mode)"/>
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled, and the ENBL bit is set, the DMAMUX is in periodic trigger mode."/>
      </BitField>
      <BitField start="7" size="1" name="ENBL">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMA Mux. The DMA has separate channel enables/disables, which should be used to disable or re-configure a DMA channel."/>
        <Enum name="1" start="0b1" description="DMA channel is enabled"/>
      </BitField>
    </Register>
    <Register start="+0+5" size="1" name="DMAMUX1_CHCFG5" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE"/>
      <BitField start="6" size="1" name="TRIG">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled, and the ENBL bit is set, the DMA Channel will simply route the specified source to the DMA channel. (normal mode)"/>
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled, and the ENBL bit is set, the DMAMUX is in periodic trigger mode."/>
      </BitField>
      <BitField start="7" size="1" name="ENBL">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMA Mux. The DMA has separate channel enables/disables, which should be used to disable or re-configure a DMA channel."/>
        <Enum name="1" start="0b1" description="DMA channel is enabled"/>
      </BitField>
    </Register>
    <Register start="+0+6" size="1" name="DMAMUX1_CHCFG6" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE"/>
      <BitField start="6" size="1" name="TRIG">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled, and the ENBL bit is set, the DMA Channel will simply route the specified source to the DMA channel. (normal mode)"/>
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled, and the ENBL bit is set, the DMAMUX is in periodic trigger mode."/>
      </BitField>
      <BitField start="7" size="1" name="ENBL">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMA Mux. The DMA has separate channel enables/disables, which should be used to disable or re-configure a DMA channel."/>
        <Enum name="1" start="0b1" description="DMA channel is enabled"/>
      </BitField>
    </Register>
    <Register start="+0+7" size="1" name="DMAMUX1_CHCFG7" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE"/>
      <BitField start="6" size="1" name="TRIG">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled, and the ENBL bit is set, the DMA Channel will simply route the specified source to the DMA channel. (normal mode)"/>
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled, and the ENBL bit is set, the DMAMUX is in periodic trigger mode."/>
      </BitField>
      <BitField start="7" size="1" name="ENBL">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMA Mux. The DMA has separate channel enables/disables, which should be used to disable or re-configure a DMA channel."/>
        <Enum name="1" start="0b1" description="DMA channel is enabled"/>
      </BitField>
    </Register>
    <Register start="+0+8" size="1" name="DMAMUX1_CHCFG8" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE"/>
      <BitField start="6" size="1" name="TRIG">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled, and the ENBL bit is set, the DMA Channel will simply route the specified source to the DMA channel. (normal mode)"/>
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled, and the ENBL bit is set, the DMAMUX is in periodic trigger mode."/>
      </BitField>
      <BitField start="7" size="1" name="ENBL">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMA Mux. The DMA has separate channel enables/disables, which should be used to disable or re-configure a DMA channel."/>
        <Enum name="1" start="0b1" description="DMA channel is enabled"/>
      </BitField>
    </Register>
    <Register start="+0+9" size="1" name="DMAMUX1_CHCFG9" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE"/>
      <BitField start="6" size="1" name="TRIG">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled, and the ENBL bit is set, the DMA Channel will simply route the specified source to the DMA channel. (normal mode)"/>
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled, and the ENBL bit is set, the DMAMUX is in periodic trigger mode."/>
      </BitField>
      <BitField start="7" size="1" name="ENBL">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMA Mux. The DMA has separate channel enables/disables, which should be used to disable or re-configure a DMA channel."/>
        <Enum name="1" start="0b1" description="DMA channel is enabled"/>
      </BitField>
    </Register>
    <Register start="+0+10" size="1" name="DMAMUX1_CHCFG10" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE"/>
      <BitField start="6" size="1" name="TRIG">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled, and the ENBL bit is set, the DMA Channel will simply route the specified source to the DMA channel. (normal mode)"/>
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled, and the ENBL bit is set, the DMAMUX is in periodic trigger mode."/>
      </BitField>
      <BitField start="7" size="1" name="ENBL">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMA Mux. The DMA has separate channel enables/disables, which should be used to disable or re-configure a DMA channel."/>
        <Enum name="1" start="0b1" description="DMA channel is enabled"/>
      </BitField>
    </Register>
    <Register start="+0+11" size="1" name="DMAMUX1_CHCFG11" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE"/>
      <BitField start="6" size="1" name="TRIG">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled, and the ENBL bit is set, the DMA Channel will simply route the specified source to the DMA channel. (normal mode)"/>
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled, and the ENBL bit is set, the DMAMUX is in periodic trigger mode."/>
      </BitField>
      <BitField start="7" size="1" name="ENBL">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMA Mux. The DMA has separate channel enables/disables, which should be used to disable or re-configure a DMA channel."/>
        <Enum name="1" start="0b1" description="DMA channel is enabled"/>
      </BitField>
    </Register>
    <Register start="+0+12" size="1" name="DMAMUX1_CHCFG12" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE"/>
      <BitField start="6" size="1" name="TRIG">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled, and the ENBL bit is set, the DMA Channel will simply route the specified source to the DMA channel. (normal mode)"/>
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled, and the ENBL bit is set, the DMAMUX is in periodic trigger mode."/>
      </BitField>
      <BitField start="7" size="1" name="ENBL">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMA Mux. The DMA has separate channel enables/disables, which should be used to disable or re-configure a DMA channel."/>
        <Enum name="1" start="0b1" description="DMA channel is enabled"/>
      </BitField>
    </Register>
    <Register start="+0+13" size="1" name="DMAMUX1_CHCFG13" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE"/>
      <BitField start="6" size="1" name="TRIG">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled, and the ENBL bit is set, the DMA Channel will simply route the specified source to the DMA channel. (normal mode)"/>
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled, and the ENBL bit is set, the DMAMUX is in periodic trigger mode."/>
      </BitField>
      <BitField start="7" size="1" name="ENBL">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMA Mux. The DMA has separate channel enables/disables, which should be used to disable or re-configure a DMA channel."/>
        <Enum name="1" start="0b1" description="DMA channel is enabled"/>
      </BitField>
    </Register>
    <Register start="+0+14" size="1" name="DMAMUX1_CHCFG14" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE"/>
      <BitField start="6" size="1" name="TRIG">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled, and the ENBL bit is set, the DMA Channel will simply route the specified source to the DMA channel. (normal mode)"/>
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled, and the ENBL bit is set, the DMAMUX is in periodic trigger mode."/>
      </BitField>
      <BitField start="7" size="1" name="ENBL">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMA Mux. The DMA has separate channel enables/disables, which should be used to disable or re-configure a DMA channel."/>
        <Enum name="1" start="0b1" description="DMA channel is enabled"/>
      </BitField>
    </Register>
    <Register start="+0+15" size="1" name="DMAMUX1_CHCFG15" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE"/>
      <BitField start="6" size="1" name="TRIG">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled, and the ENBL bit is set, the DMA Channel will simply route the specified source to the DMA channel. (normal mode)"/>
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled, and the ENBL bit is set, the DMAMUX is in periodic trigger mode."/>
      </BitField>
      <BitField start="7" size="1" name="ENBL">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMA Mux. The DMA has separate channel enables/disables, which should be used to disable or re-configure a DMA channel."/>
        <Enum name="1" start="0b1" description="DMA channel is enabled"/>
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="CAN0" start="0x40024000">
    <Register start="+0" size="4" name="CAN0_MCR" access="Read/Write" reset_value="0xD890000F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="MAXMB"/>
      <BitField start="8" size="2" name="IDAM">
        <Enum name="00" start="0b00" description="Format A: One full ID (standard and extended) per ID Filter Table element."/>
        <Enum name="01" start="0b01" description="Format B: Two full standard IDs or two partial 14-bit (standard and extended) IDs per ID Filter Table element."/>
        <Enum name="10" start="0b10" description="Format C: Four partial 8-bit Standard IDs per ID Filter Table element."/>
        <Enum name="11" start="0b11" description="Format D: All frames rejected."/>
      </BitField>
      <BitField start="12" size="1" name="AEN">
        <Enum name="0" start="0b0" description="Abort disabled"/>
        <Enum name="1" start="0b1" description="Abort enabled"/>
      </BitField>
      <BitField start="13" size="1" name="LPRIOEN">
        <Enum name="0" start="0b0" description="Local Priority disabled"/>
        <Enum name="1" start="0b1" description="Local Priority enabled"/>
      </BitField>
      <BitField start="16" size="1" name="IRMQ">
        <Enum name="0" start="0b0" description="Individual Rx masking and queue feature are disabled. For backward compatibility, the reading of C/S word locks the MB even if it is EMPTY."/>
        <Enum name="1" start="0b1" description="Individual Rx masking and queue feature are enabled."/>
      </BitField>
      <BitField start="17" size="1" name="SRXDIS">
        <Enum name="0" start="0b0" description="Self reception enabled"/>
        <Enum name="1" start="0b1" description="Self reception disabled"/>
      </BitField>
      <BitField start="20" size="1" name="LPMACK">
        <Enum name="0" start="0b0" description="FlexCAN is not in a low power mode."/>
        <Enum name="1" start="0b1" description="FlexCAN is in a low power mode."/>
      </BitField>
      <BitField start="21" size="1" name="WRNEN">
        <Enum name="0" start="0b0" description="TWRNINT and RWRNINT bits are zero, independent of the values in the error counters."/>
        <Enum name="1" start="0b1" description="TWRNINT and RWRNINT bits are set when the respective error counter transitions from less than 96 to greater than or equal to 96."/>
      </BitField>
      <BitField start="22" size="1" name="SLFWAK">
        <Enum name="0" start="0b0" description="FlexCAN Self Wake Up feature is disabled."/>
        <Enum name="1" start="0b1" description="FlexCAN Self Wake Up feature is enabled."/>
      </BitField>
      <BitField start="23" size="1" name="SUPV">
        <Enum name="0" start="0b0" description="FlexCAN is in User Mode. Affected registers allow both Supervisor and Unrestricted accesses."/>
        <Enum name="1" start="0b1" description="FlexCAN is in Supervisor Mode. Affected registers allow only Supervisor access. Unrestricted access behaves as though the access was done to an unimplemented register location."/>
      </BitField>
      <BitField start="24" size="1" name="FRZACK">
        <Enum name="0" start="0b0" description="FlexCAN not in Freeze Mode, prescaler running"/>
        <Enum name="1" start="0b1" description="FlexCAN in Freeze Mode, prescaler stopped"/>
      </BitField>
      <BitField start="25" size="1" name="SOFTRST">
        <Enum name="0" start="0b0" description="No reset request"/>
        <Enum name="1" start="0b1" description="Resets the registers affected by soft reset."/>
      </BitField>
      <BitField start="26" size="1" name="WAKMSK">
        <Enum name="0" start="0b0" description="Wake Up Interrupt is disabled."/>
        <Enum name="1" start="0b1" description="Wake Up Interrupt is enabled."/>
      </BitField>
      <BitField start="27" size="1" name="NOTRDY">
        <Enum name="0" start="0b0" description="FlexCAN module is either in Normal Mode, Listen-Only Mode or Loop-Back Mode."/>
        <Enum name="1" start="0b1" description="FlexCAN module is either in Disable Mode, Stop Mode or Freeze Mode."/>
      </BitField>
      <BitField start="28" size="1" name="HALT">
        <Enum name="0" start="0b0" description="No Freeze Mode request."/>
        <Enum name="1" start="0b1" description="Enters Freeze Mode if the FRZ bit is asserted."/>
      </BitField>
      <BitField start="29" size="1" name="RFEN">
        <Enum name="0" start="0b0" description="Rx FIFO not enabled"/>
        <Enum name="1" start="0b1" description="Rx FIFO enabled"/>
      </BitField>
      <BitField start="30" size="1" name="FRZ">
        <Enum name="0" start="0b0" description="Not enabled to enter Freeze Mode"/>
        <Enum name="1" start="0b1" description="Enabled to enter Freeze Mode"/>
      </BitField>
      <BitField start="31" size="1" name="MDIS">
        <Enum name="0" start="0b0" description="Enable the FlexCAN module."/>
        <Enum name="1" start="0b1" description="Disable the FlexCAN module."/>
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="CAN0_CTRL1" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="PROPSEG"/>
      <BitField start="3" size="1" name="LOM">
        <Enum name="0" start="0b0" description="Listen-Only Mode is deactivated."/>
        <Enum name="1" start="0b1" description="FlexCAN module operates in Listen-Only Mode."/>
      </BitField>
      <BitField start="4" size="1" name="LBUF">
        <Enum name="0" start="0b0" description="Buffer with highest priority is transmitted first."/>
        <Enum name="1" start="0b1" description="Lowest number buffer is transmitted first."/>
      </BitField>
      <BitField start="5" size="1" name="TSYN">
        <Enum name="0" start="0b0" description="Timer Sync feature disabled"/>
        <Enum name="1" start="0b1" description="Timer Sync feature enabled"/>
      </BitField>
      <BitField start="6" size="1" name="BOFFREC">
        <Enum name="0" start="0b0" description="Automatic recovering from Bus Off state enabled, according to CAN Spec 2.0 part B"/>
        <Enum name="1" start="0b1" description="Automatic recovering from Bus Off state disabled"/>
      </BitField>
      <BitField start="7" size="1" name="SMP">
        <Enum name="0" start="0b0" description="Just one sample is used to determine the bit value."/>
        <Enum name="1" start="0b1" description="Three samples are used to determine the value of the received bit: the regular one (sample point) and 2 preceding samples; a majority rule is used."/>
      </BitField>
      <BitField start="10" size="1" name="RWRNMSK">
        <Enum name="0" start="0b0" description="Rx Warning Interrupt disabled"/>
        <Enum name="1" start="0b1" description="Rx Warning Interrupt enabled"/>
      </BitField>
      <BitField start="11" size="1" name="TWRNMSK">
        <Enum name="0" start="0b0" description="Tx Warning Interrupt disabled"/>
        <Enum name="1" start="0b1" description="Tx Warning Interrupt enabled"/>
      </BitField>
      <BitField start="12" size="1" name="LPB">
        <Enum name="0" start="0b0" description="Loop Back disabled"/>
        <Enum name="1" start="0b1" description="Loop Back enabled"/>
      </BitField>
      <BitField start="13" size="1" name="CLKSRC">
        <Enum name="0" start="0b0" description="The CAN engine clock source is the oscillator clock. Under this condition, the oscillator clock frequency must be lower than the bus clock."/>
        <Enum name="1" start="0b1" description="The CAN engine clock source is the peripheral clock."/>
      </BitField>
      <BitField start="14" size="1" name="ERRMSK">
        <Enum name="0" start="0b0" description="Error interrupt disabled"/>
        <Enum name="1" start="0b1" description="Error interrupt enabled"/>
      </BitField>
      <BitField start="15" size="1" name="BOFFMSK">
        <Enum name="0" start="0b0" description="Bus Off interrupt disabled"/>
        <Enum name="1" start="0b1" description="Bus Off interrupt enabled"/>
      </BitField>
      <BitField start="16" size="3" name="PSEG2"/>
      <BitField start="19" size="3" name="PSEG1"/>
      <BitField start="22" size="2" name="RJW"/>
      <BitField start="24" size="8" name="PRESDIV"/>
    </Register>
    <Register start="+0x8" size="4" name="CAN0_TIMER" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TIMER"/>
    </Register>
    <Register start="+0x10" size="4" name="CAN0_RXMGMASK" access="Read/Write" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MG">
        <Enum name="0" start="0b0" description="The corresponding bit in the filter is &quot;don't care.&quot;"/>
        <Enum name="1" start="0b1" description="The corresponding bit in the filter is checked."/>
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="CAN0_RX14MASK" access="Read/Write" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RX14M">
        <Enum name="0" start="0b0" description="The corresponding bit in the filter is &quot;don't care.&quot;"/>
        <Enum name="1" start="0b1" description="The corresponding bit in the filter is checked."/>
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="CAN0_RX15MASK" access="Read/Write" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RX15M">
        <Enum name="0" start="0b0" description="The corresponding bit in the filter is &quot;don't care.&quot;"/>
        <Enum name="1" start="0b1" description="The corresponding bit in the filter is checked."/>
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="CAN0_ECR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TXERRCNT"/>
      <BitField start="8" size="8" name="RXERRCNT"/>
    </Register>
    <Register start="+0x20" size="4" name="CAN0_ESR1" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="WAKINT">
        <Enum name="0" start="0b0" description="No such occurrence"/>
        <Enum name="1" start="0b1" description="Indicates a recessive to dominant transition was received on the CAN bus"/>
      </BitField>
      <BitField start="1" size="1" name="ERRINT">
        <Enum name="0" start="0b0" description="No such occurrence"/>
        <Enum name="1" start="0b1" description="Indicates setting of any Error Bit in the Error and Status Register"/>
      </BitField>
      <BitField start="2" size="1" name="BOFFINT">
        <Enum name="0" start="0b0" description="No such occurrence"/>
        <Enum name="1" start="0b1" description="FlexCAN module entered 'Bus Off' state"/>
      </BitField>
      <BitField start="3" size="1" name="RX">
        <Enum name="0" start="0b0" description="FlexCAN is not receiving a message."/>
        <Enum name="1" start="0b1" description="FlexCAN is receiving a message."/>
      </BitField>
      <BitField start="4" size="2" name="FLTCONF">
        <Enum name="00" start="0b00" description="Error Active"/>
        <Enum name="01" start="0b01" description="Error Passive"/>
        <Enum name="1x" start="0b1x" description="Bus Off"/>
      </BitField>
      <BitField start="6" size="1" name="TX">
        <Enum name="0" start="0b0" description="FlexCAN is not transmitting a message."/>
        <Enum name="1" start="0b1" description="FlexCAN is transmitting a message."/>
      </BitField>
      <BitField start="7" size="1" name="IDLE">
        <Enum name="0" start="0b0" description="No such occurrence"/>
        <Enum name="1" start="0b1" description="CAN bus is now IDLE."/>
      </BitField>
      <BitField start="8" size="1" name="RXWRN">
        <Enum name="0" start="0b0" description="No such occurrence"/>
        <Enum name="1" start="0b1" description="RXERRCNT is greater than or equal to 96."/>
      </BitField>
      <BitField start="9" size="1" name="TXWRN">
        <Enum name="0" start="0b0" description="No such occurrence"/>
        <Enum name="1" start="0b1" description="TXERRCNT is greater than or equal to 96."/>
      </BitField>
      <BitField start="10" size="1" name="STFERR">
        <Enum name="0" start="0b0" description="No such occurrence"/>
        <Enum name="1" start="0b1" description="A Stuffing Error occurred since last read of this register."/>
      </BitField>
      <BitField start="11" size="1" name="FRMERR">
        <Enum name="0" start="0b0" description="No such occurrence"/>
        <Enum name="1" start="0b1" description="A Form Error occurred since last read of this register."/>
      </BitField>
      <BitField start="12" size="1" name="CRCERR">
        <Enum name="0" start="0b0" description="No such occurrence"/>
        <Enum name="1" start="0b1" description="A CRC error occurred since last read of this register."/>
      </BitField>
      <BitField start="13" size="1" name="ACKERR">
        <Enum name="0" start="0b0" description="No such occurrence"/>
        <Enum name="1" start="0b1" description="An ACK error occurred since last read of this register."/>
      </BitField>
      <BitField start="14" size="1" name="BIT0ERR">
        <Enum name="0" start="0b0" description="No such occurrence"/>
        <Enum name="1" start="0b1" description="At least one bit sent as dominant is received as recessive."/>
      </BitField>
      <BitField start="15" size="1" name="BIT1ERR">
        <Enum name="0" start="0b0" description="No such occurrence"/>
        <Enum name="1" start="0b1" description="At least one bit sent as recessive is received as dominant."/>
      </BitField>
      <BitField start="16" size="1" name="RWRNINT">
        <Enum name="0" start="0b0" description="No such occurrence"/>
        <Enum name="1" start="0b1" description="The Rx error counter transitioned from less than 96 to greater than or equal to 96."/>
      </BitField>
      <BitField start="17" size="1" name="TWRNINT">
        <Enum name="0" start="0b0" description="No such occurrence"/>
        <Enum name="1" start="0b1" description="The Tx error counter transitioned from less than 96 to greater than or equal to 96."/>
      </BitField>
      <BitField start="18" size="1" name="SYNCH">
        <Enum name="0" start="0b0" description="FlexCAN is not synchronized to the CAN bus."/>
        <Enum name="1" start="0b1" description="FlexCAN is synchronized to the CAN bus."/>
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="CAN0_IMASK2" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BUFHM">
        <Enum name="0" start="0b0" description="The corresponding buffer Interrupt is disabled."/>
        <Enum name="1" start="0b1" description="The corresponding buffer Interrupt is enabled."/>
      </BitField>
    </Register>
    <Register start="+0x28" size="4" name="CAN0_IMASK1" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BUFLM">
        <Enum name="0" start="0b0" description="The corresponding buffer Interrupt is disabled."/>
        <Enum name="1" start="0b1" description="The corresponding buffer Interrupt is enabled."/>
      </BitField>
    </Register>
    <Register start="+0x2C" size="4" name="CAN0_IFLAG2" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BUFHI">
        <Enum name="0" start="0b0" description="The corresponding buffer has no occurrence of successfully completed transmission or reception."/>
        <Enum name="1" start="0b1" description="The corresponding buffer has successfully completed transmission or reception."/>
      </BitField>
    </Register>
    <Register start="+0x30" size="4" name="CAN0_IFLAG1" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="BUF4TO0I">
        <Enum name="0" start="0b0" description="The corresponding buffer has no occurrence of successfully completed transmission or reception (when MCR[RFEN]=0)."/>
        <Enum name="1" start="0b1" description="The corresponding buffer has successfully completed transmission or reception (when MCR[RFEN]=0)."/>
      </BitField>
      <BitField start="5" size="1" name="BUF5I">
        <Enum name="0" start="0b0" description="No occurrence of MB5 completing transmission/reception (when MCR[RFEN]=0) or of frame(s) available in the Rx FIFO (when MCR[RFEN]=1)"/>
        <Enum name="1" start="0b1" description="MB5 completed transmission/reception (when MCR[RFEN]=0) or frame(s) available in the Rx FIFO (when MCR[RFEN]=1)"/>
      </BitField>
      <BitField start="6" size="1" name="BUF6I">
        <Enum name="0" start="0b0" description="No occurrence of MB6 completing transmission/reception (when MCR[RFEN]=0) or of Rx FIFO almost full (when MCR[RFEN]=1)"/>
        <Enum name="1" start="0b1" description="MB6 completed transmission/reception (when MCR[RFEN]=0) or Rx FIFO almost full (when MCR[RFEN]=1)"/>
      </BitField>
      <BitField start="7" size="1" name="BUF7I">
        <Enum name="0" start="0b0" description="No occurrence of MB7 completing transmission/reception (when MCR[RFEN]=0) or of Rx FIFO overflow (when MCR[RFEN]=1)"/>
        <Enum name="1" start="0b1" description="MB7 completed transmission/reception (when MCR[RFEN]=0) or Rx FIFO overflow (when MCR[RFEN]=1)"/>
      </BitField>
      <BitField start="8" size="24" name="BUF31TO8I">
        <Enum name="0" start="0b0" description="The corresponding buffer has no occurrence of successfully completed transmission or reception."/>
        <Enum name="1" start="0b1" description="The corresponding buffer has successfully completed transmission or reception."/>
      </BitField>
    </Register>
    <Register start="+0x34" size="4" name="CAN0_CTRL2" access="Read/Write" reset_value="0xB00000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="1" name="EACEN">
        <Enum name="0" start="0b0" description="Rx Mailbox filter's IDE bit is always compared and RTR is never compared despite mask bits."/>
        <Enum name="1" start="0b1" description="Enables the comparison of both Rx Mailbox filter's IDE and RTR bit with their corresponding bits within the incoming frame. Mask bits do apply."/>
      </BitField>
      <BitField start="17" size="1" name="RRS">
        <Enum name="0" start="0b0" description="Remote Response Frame is generated."/>
        <Enum name="1" start="0b1" description="Remote Request Frame is stored."/>
      </BitField>
      <BitField start="18" size="1" name="MRP">
        <Enum name="0" start="0b0" description="Matching starts from Rx FIFO and continues on Mailboxes."/>
        <Enum name="1" start="0b1" description="Matching starts from Mailboxes and continues on Rx FIFO."/>
      </BitField>
      <BitField start="19" size="5" name="TASD"/>
      <BitField start="24" size="4" name="RFFN"/>
      <BitField start="28" size="1" name="WRMFRZ">
        <Enum name="0" start="0b0" description="Maintain the write access restrictions."/>
        <Enum name="1" start="0b1" description="Enable unrestricted write access to FlexCAN memory."/>
      </BitField>
    </Register>
    <Register start="+0x38" size="4" name="CAN0_ESR2" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="13" size="1" name="IMB">
        <Enum name="0" start="0b0" description="If ESR2[VPS] is asserted, the ESR2[LPTM] is not an inactive Mailbox."/>
        <Enum name="1" start="0b1" description="If ESR2[VPS] is asserted, there is at least one inactive Mailbox. LPTM content is the number of the first one."/>
      </BitField>
      <BitField start="14" size="1" name="VPS">
        <Enum name="0" start="0b0" description="Contents of IMB and LPTM are invalid."/>
        <Enum name="1" start="0b1" description="Contents of IMB and LPTM are valid."/>
      </BitField>
      <BitField start="16" size="7" name="LPTM"/>
    </Register>
    <Register start="+0x44" size="4" name="CAN0_CRCR" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="15" name="TXCRC"/>
      <BitField start="16" size="7" name="MBCRC"/>
    </Register>
    <Register start="+0x48" size="4" name="CAN0_RXFGMASK" access="Read/Write" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="FGM">
        <Enum name="0" start="0b0" description="The corresponding bit in the filter is &quot;don't care.&quot;"/>
        <Enum name="1" start="0b1" description="The corresponding bit in the filter is checked."/>
      </BitField>
    </Register>
    <Register start="+0x4C" size="4" name="CAN0_RXFIR" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="IDHIT"/>
    </Register>
    <Register start="+0x80" size="4" name="CAN0_CS0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TIME_STAMP"/>
      <BitField start="16" size="4" name="DLC"/>
      <BitField start="20" size="1" name="RTR"/>
      <BitField start="21" size="1" name="IDE"/>
      <BitField start="22" size="1" name="SRR"/>
      <BitField start="24" size="4" name="CODE"/>
    </Register>
    <Register start="+0x84" size="4" name="CAN0_ID0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="18" name="EXT"/>
      <BitField start="18" size="11" name="STD"/>
      <BitField start="29" size="3" name="PRIO"/>
    </Register>
    <Register start="+0x88" size="4" name="CAN0_WORD00" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_3"/>
      <BitField start="8" size="8" name="DATA_BYTE_2"/>
      <BitField start="16" size="8" name="DATA_BYTE_1"/>
      <BitField start="24" size="8" name="DATA_BYTE_0"/>
    </Register>
    <Register start="+0x8C" size="4" name="CAN0_WORD10" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_7"/>
      <BitField start="8" size="8" name="DATA_BYTE_6"/>
      <BitField start="16" size="8" name="DATA_BYTE_5"/>
      <BitField start="24" size="8" name="DATA_BYTE_4"/>
    </Register>
    <Register start="+0x90" size="4" name="CAN0_CS1" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TIME_STAMP"/>
      <BitField start="16" size="4" name="DLC"/>
      <BitField start="20" size="1" name="RTR"/>
      <BitField start="21" size="1" name="IDE"/>
      <BitField start="22" size="1" name="SRR"/>
      <BitField start="24" size="4" name="CODE"/>
    </Register>
    <Register start="+0x94" size="4" name="CAN0_ID1" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="18" name="EXT"/>
      <BitField start="18" size="11" name="STD"/>
      <BitField start="29" size="3" name="PRIO"/>
    </Register>
    <Register start="+0x98" size="4" name="CAN0_WORD01" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_3"/>
      <BitField start="8" size="8" name="DATA_BYTE_2"/>
      <BitField start="16" size="8" name="DATA_BYTE_1"/>
      <BitField start="24" size="8" name="DATA_BYTE_0"/>
    </Register>
    <Register start="+0x9C" size="4" name="CAN0_WORD11" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_7"/>
      <BitField start="8" size="8" name="DATA_BYTE_6"/>
      <BitField start="16" size="8" name="DATA_BYTE_5"/>
      <BitField start="24" size="8" name="DATA_BYTE_4"/>
    </Register>
    <Register start="+0xA0" size="4" name="CAN0_CS2" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TIME_STAMP"/>
      <BitField start="16" size="4" name="DLC"/>
      <BitField start="20" size="1" name="RTR"/>
      <BitField start="21" size="1" name="IDE"/>
      <BitField start="22" size="1" name="SRR"/>
      <BitField start="24" size="4" name="CODE"/>
    </Register>
    <Register start="+0xA4" size="4" name="CAN0_ID2" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="18" name="EXT"/>
      <BitField start="18" size="11" name="STD"/>
      <BitField start="29" size="3" name="PRIO"/>
    </Register>
    <Register start="+0xA8" size="4" name="CAN0_WORD02" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_3"/>
      <BitField start="8" size="8" name="DATA_BYTE_2"/>
      <BitField start="16" size="8" name="DATA_BYTE_1"/>
      <BitField start="24" size="8" name="DATA_BYTE_0"/>
    </Register>
    <Register start="+0xAC" size="4" name="CAN0_WORD12" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_7"/>
      <BitField start="8" size="8" name="DATA_BYTE_6"/>
      <BitField start="16" size="8" name="DATA_BYTE_5"/>
      <BitField start="24" size="8" name="DATA_BYTE_4"/>
    </Register>
    <Register start="+0xB0" size="4" name="CAN0_CS3" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TIME_STAMP"/>
      <BitField start="16" size="4" name="DLC"/>
      <BitField start="20" size="1" name="RTR"/>
      <BitField start="21" size="1" name="IDE"/>
      <BitField start="22" size="1" name="SRR"/>
      <BitField start="24" size="4" name="CODE"/>
    </Register>
    <Register start="+0xB4" size="4" name="CAN0_ID3" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="18" name="EXT"/>
      <BitField start="18" size="11" name="STD"/>
      <BitField start="29" size="3" name="PRIO"/>
    </Register>
    <Register start="+0xB8" size="4" name="CAN0_WORD03" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_3"/>
      <BitField start="8" size="8" name="DATA_BYTE_2"/>
      <BitField start="16" size="8" name="DATA_BYTE_1"/>
      <BitField start="24" size="8" name="DATA_BYTE_0"/>
    </Register>
    <Register start="+0xBC" size="4" name="CAN0_WORD13" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_7"/>
      <BitField start="8" size="8" name="DATA_BYTE_6"/>
      <BitField start="16" size="8" name="DATA_BYTE_5"/>
      <BitField start="24" size="8" name="DATA_BYTE_4"/>
    </Register>
    <Register start="+0xC0" size="4" name="CAN0_CS4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TIME_STAMP"/>
      <BitField start="16" size="4" name="DLC"/>
      <BitField start="20" size="1" name="RTR"/>
      <BitField start="21" size="1" name="IDE"/>
      <BitField start="22" size="1" name="SRR"/>
      <BitField start="24" size="4" name="CODE"/>
    </Register>
    <Register start="+0xC4" size="4" name="CAN0_ID4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="18" name="EXT"/>
      <BitField start="18" size="11" name="STD"/>
      <BitField start="29" size="3" name="PRIO"/>
    </Register>
    <Register start="+0xC8" size="4" name="CAN0_WORD04" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_3"/>
      <BitField start="8" size="8" name="DATA_BYTE_2"/>
      <BitField start="16" size="8" name="DATA_BYTE_1"/>
      <BitField start="24" size="8" name="DATA_BYTE_0"/>
    </Register>
    <Register start="+0xCC" size="4" name="CAN0_WORD14" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_7"/>
      <BitField start="8" size="8" name="DATA_BYTE_6"/>
      <BitField start="16" size="8" name="DATA_BYTE_5"/>
      <BitField start="24" size="8" name="DATA_BYTE_4"/>
    </Register>
    <Register start="+0xD0" size="4" name="CAN0_CS5" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TIME_STAMP"/>
      <BitField start="16" size="4" name="DLC"/>
      <BitField start="20" size="1" name="RTR"/>
      <BitField start="21" size="1" name="IDE"/>
      <BitField start="22" size="1" name="SRR"/>
      <BitField start="24" size="4" name="CODE"/>
    </Register>
    <Register start="+0xD4" size="4" name="CAN0_ID5" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="18" name="EXT"/>
      <BitField start="18" size="11" name="STD"/>
      <BitField start="29" size="3" name="PRIO"/>
    </Register>
    <Register start="+0xD8" size="4" name="CAN0_WORD05" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_3"/>
      <BitField start="8" size="8" name="DATA_BYTE_2"/>
      <BitField start="16" size="8" name="DATA_BYTE_1"/>
      <BitField start="24" size="8" name="DATA_BYTE_0"/>
    </Register>
    <Register start="+0xDC" size="4" name="CAN0_WORD15" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_7"/>
      <BitField start="8" size="8" name="DATA_BYTE_6"/>
      <BitField start="16" size="8" name="DATA_BYTE_5"/>
      <BitField start="24" size="8" name="DATA_BYTE_4"/>
    </Register>
    <Register start="+0xE0" size="4" name="CAN0_CS6" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TIME_STAMP"/>
      <BitField start="16" size="4" name="DLC"/>
      <BitField start="20" size="1" name="RTR"/>
      <BitField start="21" size="1" name="IDE"/>
      <BitField start="22" size="1" name="SRR"/>
      <BitField start="24" size="4" name="CODE"/>
    </Register>
    <Register start="+0xE4" size="4" name="CAN0_ID6" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="18" name="EXT"/>
      <BitField start="18" size="11" name="STD"/>
      <BitField start="29" size="3" name="PRIO"/>
    </Register>
    <Register start="+0xE8" size="4" name="CAN0_WORD06" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_3"/>
      <BitField start="8" size="8" name="DATA_BYTE_2"/>
      <BitField start="16" size="8" name="DATA_BYTE_1"/>
      <BitField start="24" size="8" name="DATA_BYTE_0"/>
    </Register>
    <Register start="+0xEC" size="4" name="CAN0_WORD16" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_7"/>
      <BitField start="8" size="8" name="DATA_BYTE_6"/>
      <BitField start="16" size="8" name="DATA_BYTE_5"/>
      <BitField start="24" size="8" name="DATA_BYTE_4"/>
    </Register>
    <Register start="+0xF0" size="4" name="CAN0_CS7" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TIME_STAMP"/>
      <BitField start="16" size="4" name="DLC"/>
      <BitField start="20" size="1" name="RTR"/>
      <BitField start="21" size="1" name="IDE"/>
      <BitField start="22" size="1" name="SRR"/>
      <BitField start="24" size="4" name="CODE"/>
    </Register>
    <Register start="+0xF4" size="4" name="CAN0_ID7" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="18" name="EXT"/>
      <BitField start="18" size="11" name="STD"/>
      <BitField start="29" size="3" name="PRIO"/>
    </Register>
    <Register start="+0xF8" size="4" name="CAN0_WORD07" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_3"/>
      <BitField start="8" size="8" name="DATA_BYTE_2"/>
      <BitField start="16" size="8" name="DATA_BYTE_1"/>
      <BitField start="24" size="8" name="DATA_BYTE_0"/>
    </Register>
    <Register start="+0xFC" size="4" name="CAN0_WORD17" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_7"/>
      <BitField start="8" size="8" name="DATA_BYTE_6"/>
      <BitField start="16" size="8" name="DATA_BYTE_5"/>
      <BitField start="24" size="8" name="DATA_BYTE_4"/>
    </Register>
    <Register start="+0x100" size="4" name="CAN0_CS8" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TIME_STAMP"/>
      <BitField start="16" size="4" name="DLC"/>
      <BitField start="20" size="1" name="RTR"/>
      <BitField start="21" size="1" name="IDE"/>
      <BitField start="22" size="1" name="SRR"/>
      <BitField start="24" size="4" name="CODE"/>
    </Register>
    <Register start="+0x104" size="4" name="CAN0_ID8" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="18" name="EXT"/>
      <BitField start="18" size="11" name="STD"/>
      <BitField start="29" size="3" name="PRIO"/>
    </Register>
    <Register start="+0x108" size="4" name="CAN0_WORD08" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_3"/>
      <BitField start="8" size="8" name="DATA_BYTE_2"/>
      <BitField start="16" size="8" name="DATA_BYTE_1"/>
      <BitField start="24" size="8" name="DATA_BYTE_0"/>
    </Register>
    <Register start="+0x10C" size="4" name="CAN0_WORD18" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_7"/>
      <BitField start="8" size="8" name="DATA_BYTE_6"/>
      <BitField start="16" size="8" name="DATA_BYTE_5"/>
      <BitField start="24" size="8" name="DATA_BYTE_4"/>
    </Register>
    <Register start="+0x110" size="4" name="CAN0_CS9" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TIME_STAMP"/>
      <BitField start="16" size="4" name="DLC"/>
      <BitField start="20" size="1" name="RTR"/>
      <BitField start="21" size="1" name="IDE"/>
      <BitField start="22" size="1" name="SRR"/>
      <BitField start="24" size="4" name="CODE"/>
    </Register>
    <Register start="+0x114" size="4" name="CAN0_ID9" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="18" name="EXT"/>
      <BitField start="18" size="11" name="STD"/>
      <BitField start="29" size="3" name="PRIO"/>
    </Register>
    <Register start="+0x118" size="4" name="CAN0_WORD09" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_3"/>
      <BitField start="8" size="8" name="DATA_BYTE_2"/>
      <BitField start="16" size="8" name="DATA_BYTE_1"/>
      <BitField start="24" size="8" name="DATA_BYTE_0"/>
    </Register>
    <Register start="+0x11C" size="4" name="CAN0_WORD19" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_7"/>
      <BitField start="8" size="8" name="DATA_BYTE_6"/>
      <BitField start="16" size="8" name="DATA_BYTE_5"/>
      <BitField start="24" size="8" name="DATA_BYTE_4"/>
    </Register>
    <Register start="+0x120" size="4" name="CAN0_CS10" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TIME_STAMP"/>
      <BitField start="16" size="4" name="DLC"/>
      <BitField start="20" size="1" name="RTR"/>
      <BitField start="21" size="1" name="IDE"/>
      <BitField start="22" size="1" name="SRR"/>
      <BitField start="24" size="4" name="CODE"/>
    </Register>
    <Register start="+0x124" size="4" name="CAN0_ID10" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="18" name="EXT"/>
      <BitField start="18" size="11" name="STD"/>
      <BitField start="29" size="3" name="PRIO"/>
    </Register>
    <Register start="+0x128" size="4" name="CAN0_WORD010" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_3"/>
      <BitField start="8" size="8" name="DATA_BYTE_2"/>
      <BitField start="16" size="8" name="DATA_BYTE_1"/>
      <BitField start="24" size="8" name="DATA_BYTE_0"/>
    </Register>
    <Register start="+0x12C" size="4" name="CAN0_WORD110" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_7"/>
      <BitField start="8" size="8" name="DATA_BYTE_6"/>
      <BitField start="16" size="8" name="DATA_BYTE_5"/>
      <BitField start="24" size="8" name="DATA_BYTE_4"/>
    </Register>
    <Register start="+0x130" size="4" name="CAN0_CS11" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TIME_STAMP"/>
      <BitField start="16" size="4" name="DLC"/>
      <BitField start="20" size="1" name="RTR"/>
      <BitField start="21" size="1" name="IDE"/>
      <BitField start="22" size="1" name="SRR"/>
      <BitField start="24" size="4" name="CODE"/>
    </Register>
    <Register start="+0x134" size="4" name="CAN0_ID11" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="18" name="EXT"/>
      <BitField start="18" size="11" name="STD"/>
      <BitField start="29" size="3" name="PRIO"/>
    </Register>
    <Register start="+0x138" size="4" name="CAN0_WORD011" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_3"/>
      <BitField start="8" size="8" name="DATA_BYTE_2"/>
      <BitField start="16" size="8" name="DATA_BYTE_1"/>
      <BitField start="24" size="8" name="DATA_BYTE_0"/>
    </Register>
    <Register start="+0x13C" size="4" name="CAN0_WORD111" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_7"/>
      <BitField start="8" size="8" name="DATA_BYTE_6"/>
      <BitField start="16" size="8" name="DATA_BYTE_5"/>
      <BitField start="24" size="8" name="DATA_BYTE_4"/>
    </Register>
    <Register start="+0x140" size="4" name="CAN0_CS12" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TIME_STAMP"/>
      <BitField start="16" size="4" name="DLC"/>
      <BitField start="20" size="1" name="RTR"/>
      <BitField start="21" size="1" name="IDE"/>
      <BitField start="22" size="1" name="SRR"/>
      <BitField start="24" size="4" name="CODE"/>
    </Register>
    <Register start="+0x144" size="4" name="CAN0_ID12" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="18" name="EXT"/>
      <BitField start="18" size="11" name="STD"/>
      <BitField start="29" size="3" name="PRIO"/>
    </Register>
    <Register start="+0x148" size="4" name="CAN0_WORD012" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_3"/>
      <BitField start="8" size="8" name="DATA_BYTE_2"/>
      <BitField start="16" size="8" name="DATA_BYTE_1"/>
      <BitField start="24" size="8" name="DATA_BYTE_0"/>
    </Register>
    <Register start="+0x14C" size="4" name="CAN0_WORD112" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_7"/>
      <BitField start="8" size="8" name="DATA_BYTE_6"/>
      <BitField start="16" size="8" name="DATA_BYTE_5"/>
      <BitField start="24" size="8" name="DATA_BYTE_4"/>
    </Register>
    <Register start="+0x150" size="4" name="CAN0_CS13" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TIME_STAMP"/>
      <BitField start="16" size="4" name="DLC"/>
      <BitField start="20" size="1" name="RTR"/>
      <BitField start="21" size="1" name="IDE"/>
      <BitField start="22" size="1" name="SRR"/>
      <BitField start="24" size="4" name="CODE"/>
    </Register>
    <Register start="+0x154" size="4" name="CAN0_ID13" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="18" name="EXT"/>
      <BitField start="18" size="11" name="STD"/>
      <BitField start="29" size="3" name="PRIO"/>
    </Register>
    <Register start="+0x158" size="4" name="CAN0_WORD013" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_3"/>
      <BitField start="8" size="8" name="DATA_BYTE_2"/>
      <BitField start="16" size="8" name="DATA_BYTE_1"/>
      <BitField start="24" size="8" name="DATA_BYTE_0"/>
    </Register>
    <Register start="+0x15C" size="4" name="CAN0_WORD113" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_7"/>
      <BitField start="8" size="8" name="DATA_BYTE_6"/>
      <BitField start="16" size="8" name="DATA_BYTE_5"/>
      <BitField start="24" size="8" name="DATA_BYTE_4"/>
    </Register>
    <Register start="+0x160" size="4" name="CAN0_CS14" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TIME_STAMP"/>
      <BitField start="16" size="4" name="DLC"/>
      <BitField start="20" size="1" name="RTR"/>
      <BitField start="21" size="1" name="IDE"/>
      <BitField start="22" size="1" name="SRR"/>
      <BitField start="24" size="4" name="CODE"/>
    </Register>
    <Register start="+0x164" size="4" name="CAN0_ID14" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="18" name="EXT"/>
      <BitField start="18" size="11" name="STD"/>
      <BitField start="29" size="3" name="PRIO"/>
    </Register>
    <Register start="+0x168" size="4" name="CAN0_WORD014" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_3"/>
      <BitField start="8" size="8" name="DATA_BYTE_2"/>
      <BitField start="16" size="8" name="DATA_BYTE_1"/>
      <BitField start="24" size="8" name="DATA_BYTE_0"/>
    </Register>
    <Register start="+0x16C" size="4" name="CAN0_WORD114" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_7"/>
      <BitField start="8" size="8" name="DATA_BYTE_6"/>
      <BitField start="16" size="8" name="DATA_BYTE_5"/>
      <BitField start="24" size="8" name="DATA_BYTE_4"/>
    </Register>
    <Register start="+0x170" size="4" name="CAN0_CS15" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TIME_STAMP"/>
      <BitField start="16" size="4" name="DLC"/>
      <BitField start="20" size="1" name="RTR"/>
      <BitField start="21" size="1" name="IDE"/>
      <BitField start="22" size="1" name="SRR"/>
      <BitField start="24" size="4" name="CODE"/>
    </Register>
    <Register start="+0x174" size="4" name="CAN0_ID15" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="18" name="EXT"/>
      <BitField start="18" size="11" name="STD"/>
      <BitField start="29" size="3" name="PRIO"/>
    </Register>
    <Register start="+0x178" size="4" name="CAN0_WORD015" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_3"/>
      <BitField start="8" size="8" name="DATA_BYTE_2"/>
      <BitField start="16" size="8" name="DATA_BYTE_1"/>
      <BitField start="24" size="8" name="DATA_BYTE_0"/>
    </Register>
    <Register start="+0x17C" size="4" name="CAN0_WORD115" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_7"/>
      <BitField start="8" size="8" name="DATA_BYTE_6"/>
      <BitField start="16" size="8" name="DATA_BYTE_5"/>
      <BitField start="24" size="8" name="DATA_BYTE_4"/>
    </Register>
    <Register start="+0x880+0" size="4" name="CAN0_RXIMR0" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="MI">
        <Enum name="0" start="0b0" description="The corresponding bit in the filter is &quot;don't care.&quot;"/>
        <Enum name="1" start="0b1" description="The corresponding bit in the filter is checked."/>
      </BitField>
    </Register>
    <Register start="+0x880+4" size="4" name="CAN0_RXIMR1" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="MI">
        <Enum name="0" start="0b0" description="The corresponding bit in the filter is &quot;don't care.&quot;"/>
        <Enum name="1" start="0b1" description="The corresponding bit in the filter is checked."/>
      </BitField>
    </Register>
    <Register start="+0x880+8" size="4" name="CAN0_RXIMR2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="MI">
        <Enum name="0" start="0b0" description="The corresponding bit in the filter is &quot;don't care.&quot;"/>
        <Enum name="1" start="0b1" description="The corresponding bit in the filter is checked."/>
      </BitField>
    </Register>
    <Register start="+0x880+12" size="4" name="CAN0_RXIMR3" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="MI">
        <Enum name="0" start="0b0" description="The corresponding bit in the filter is &quot;don't care.&quot;"/>
        <Enum name="1" start="0b1" description="The corresponding bit in the filter is checked."/>
      </BitField>
    </Register>
    <Register start="+0x880+16" size="4" name="CAN0_RXIMR4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="MI">
        <Enum name="0" start="0b0" description="The corresponding bit in the filter is &quot;don't care.&quot;"/>
        <Enum name="1" start="0b1" description="The corresponding bit in the filter is checked."/>
      </BitField>
    </Register>
    <Register start="+0x880+20" size="4" name="CAN0_RXIMR5" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="MI">
        <Enum name="0" start="0b0" description="The corresponding bit in the filter is &quot;don't care.&quot;"/>
        <Enum name="1" start="0b1" description="The corresponding bit in the filter is checked."/>
      </BitField>
    </Register>
    <Register start="+0x880+24" size="4" name="CAN0_RXIMR6" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="MI">
        <Enum name="0" start="0b0" description="The corresponding bit in the filter is &quot;don't care.&quot;"/>
        <Enum name="1" start="0b1" description="The corresponding bit in the filter is checked."/>
      </BitField>
    </Register>
    <Register start="+0x880+28" size="4" name="CAN0_RXIMR7" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="MI">
        <Enum name="0" start="0b0" description="The corresponding bit in the filter is &quot;don't care.&quot;"/>
        <Enum name="1" start="0b1" description="The corresponding bit in the filter is checked."/>
      </BitField>
    </Register>
    <Register start="+0x880+32" size="4" name="CAN0_RXIMR8" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="MI">
        <Enum name="0" start="0b0" description="The corresponding bit in the filter is &quot;don't care.&quot;"/>
        <Enum name="1" start="0b1" description="The corresponding bit in the filter is checked."/>
      </BitField>
    </Register>
    <Register start="+0x880+36" size="4" name="CAN0_RXIMR9" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="MI">
        <Enum name="0" start="0b0" description="The corresponding bit in the filter is &quot;don't care.&quot;"/>
        <Enum name="1" start="0b1" description="The corresponding bit in the filter is checked."/>
      </BitField>
    </Register>
    <Register start="+0x880+40" size="4" name="CAN0_RXIMR10" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="MI">
        <Enum name="0" start="0b0" description="The corresponding bit in the filter is &quot;don't care.&quot;"/>
        <Enum name="1" start="0b1" description="The corresponding bit in the filter is checked."/>
      </BitField>
    </Register>
    <Register start="+0x880+44" size="4" name="CAN0_RXIMR11" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="MI">
        <Enum name="0" start="0b0" description="The corresponding bit in the filter is &quot;don't care.&quot;"/>
        <Enum name="1" start="0b1" description="The corresponding bit in the filter is checked."/>
      </BitField>
    </Register>
    <Register start="+0x880+48" size="4" name="CAN0_RXIMR12" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="MI">
        <Enum name="0" start="0b0" description="The corresponding bit in the filter is &quot;don't care.&quot;"/>
        <Enum name="1" start="0b1" description="The corresponding bit in the filter is checked."/>
      </BitField>
    </Register>
    <Register start="+0x880+52" size="4" name="CAN0_RXIMR13" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="MI">
        <Enum name="0" start="0b0" description="The corresponding bit in the filter is &quot;don't care.&quot;"/>
        <Enum name="1" start="0b1" description="The corresponding bit in the filter is checked."/>
      </BitField>
    </Register>
    <Register start="+0x880+56" size="4" name="CAN0_RXIMR14" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="MI">
        <Enum name="0" start="0b0" description="The corresponding bit in the filter is &quot;don't care.&quot;"/>
        <Enum name="1" start="0b1" description="The corresponding bit in the filter is checked."/>
      </BitField>
    </Register>
    <Register start="+0x880+60" size="4" name="CAN0_RXIMR15" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="MI">
        <Enum name="0" start="0b0" description="The corresponding bit in the filter is &quot;don't care.&quot;"/>
        <Enum name="1" start="0b1" description="The corresponding bit in the filter is checked."/>
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="CAN1" start="0x400A4000">
    <Register start="+0" size="4" name="CAN1_MCR" access="Read/Write" reset_value="0xD890000F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="MAXMB"/>
      <BitField start="8" size="2" name="IDAM">
        <Enum name="00" start="0b00" description="Format A: One full ID (standard and extended) per ID Filter Table element."/>
        <Enum name="01" start="0b01" description="Format B: Two full standard IDs or two partial 14-bit (standard and extended) IDs per ID Filter Table element."/>
        <Enum name="10" start="0b10" description="Format C: Four partial 8-bit Standard IDs per ID Filter Table element."/>
        <Enum name="11" start="0b11" description="Format D: All frames rejected."/>
      </BitField>
      <BitField start="12" size="1" name="AEN">
        <Enum name="0" start="0b0" description="Abort disabled"/>
        <Enum name="1" start="0b1" description="Abort enabled"/>
      </BitField>
      <BitField start="13" size="1" name="LPRIOEN">
        <Enum name="0" start="0b0" description="Local Priority disabled"/>
        <Enum name="1" start="0b1" description="Local Priority enabled"/>
      </BitField>
      <BitField start="16" size="1" name="IRMQ">
        <Enum name="0" start="0b0" description="Individual Rx masking and queue feature are disabled. For backward compatibility, the reading of C/S word locks the MB even if it is EMPTY."/>
        <Enum name="1" start="0b1" description="Individual Rx masking and queue feature are enabled."/>
      </BitField>
      <BitField start="17" size="1" name="SRXDIS">
        <Enum name="0" start="0b0" description="Self reception enabled"/>
        <Enum name="1" start="0b1" description="Self reception disabled"/>
      </BitField>
      <BitField start="20" size="1" name="LPMACK">
        <Enum name="0" start="0b0" description="FlexCAN is not in a low power mode."/>
        <Enum name="1" start="0b1" description="FlexCAN is in a low power mode."/>
      </BitField>
      <BitField start="21" size="1" name="WRNEN">
        <Enum name="0" start="0b0" description="TWRNINT and RWRNINT bits are zero, independent of the values in the error counters."/>
        <Enum name="1" start="0b1" description="TWRNINT and RWRNINT bits are set when the respective error counter transitions from less than 96 to greater than or equal to 96."/>
      </BitField>
      <BitField start="22" size="1" name="SLFWAK">
        <Enum name="0" start="0b0" description="FlexCAN Self Wake Up feature is disabled."/>
        <Enum name="1" start="0b1" description="FlexCAN Self Wake Up feature is enabled."/>
      </BitField>
      <BitField start="23" size="1" name="SUPV">
        <Enum name="0" start="0b0" description="FlexCAN is in User Mode. Affected registers allow both Supervisor and Unrestricted accesses."/>
        <Enum name="1" start="0b1" description="FlexCAN is in Supervisor Mode. Affected registers allow only Supervisor access. Unrestricted access behaves as though the access was done to an unimplemented register location."/>
      </BitField>
      <BitField start="24" size="1" name="FRZACK">
        <Enum name="0" start="0b0" description="FlexCAN not in Freeze Mode, prescaler running"/>
        <Enum name="1" start="0b1" description="FlexCAN in Freeze Mode, prescaler stopped"/>
      </BitField>
      <BitField start="25" size="1" name="SOFTRST">
        <Enum name="0" start="0b0" description="No reset request"/>
        <Enum name="1" start="0b1" description="Resets the registers affected by soft reset."/>
      </BitField>
      <BitField start="26" size="1" name="WAKMSK">
        <Enum name="0" start="0b0" description="Wake Up Interrupt is disabled."/>
        <Enum name="1" start="0b1" description="Wake Up Interrupt is enabled."/>
      </BitField>
      <BitField start="27" size="1" name="NOTRDY">
        <Enum name="0" start="0b0" description="FlexCAN module is either in Normal Mode, Listen-Only Mode or Loop-Back Mode."/>
        <Enum name="1" start="0b1" description="FlexCAN module is either in Disable Mode, Stop Mode or Freeze Mode."/>
      </BitField>
      <BitField start="28" size="1" name="HALT">
        <Enum name="0" start="0b0" description="No Freeze Mode request."/>
        <Enum name="1" start="0b1" description="Enters Freeze Mode if the FRZ bit is asserted."/>
      </BitField>
      <BitField start="29" size="1" name="RFEN">
        <Enum name="0" start="0b0" description="Rx FIFO not enabled"/>
        <Enum name="1" start="0b1" description="Rx FIFO enabled"/>
      </BitField>
      <BitField start="30" size="1" name="FRZ">
        <Enum name="0" start="0b0" description="Not enabled to enter Freeze Mode"/>
        <Enum name="1" start="0b1" description="Enabled to enter Freeze Mode"/>
      </BitField>
      <BitField start="31" size="1" name="MDIS">
        <Enum name="0" start="0b0" description="Enable the FlexCAN module."/>
        <Enum name="1" start="0b1" description="Disable the FlexCAN module."/>
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="CAN1_CTRL1" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="PROPSEG"/>
      <BitField start="3" size="1" name="LOM">
        <Enum name="0" start="0b0" description="Listen-Only Mode is deactivated."/>
        <Enum name="1" start="0b1" description="FlexCAN module operates in Listen-Only Mode."/>
      </BitField>
      <BitField start="4" size="1" name="LBUF">
        <Enum name="0" start="0b0" description="Buffer with highest priority is transmitted first."/>
        <Enum name="1" start="0b1" description="Lowest number buffer is transmitted first."/>
      </BitField>
      <BitField start="5" size="1" name="TSYN">
        <Enum name="0" start="0b0" description="Timer Sync feature disabled"/>
        <Enum name="1" start="0b1" description="Timer Sync feature enabled"/>
      </BitField>
      <BitField start="6" size="1" name="BOFFREC">
        <Enum name="0" start="0b0" description="Automatic recovering from Bus Off state enabled, according to CAN Spec 2.0 part B"/>
        <Enum name="1" start="0b1" description="Automatic recovering from Bus Off state disabled"/>
      </BitField>
      <BitField start="7" size="1" name="SMP">
        <Enum name="0" start="0b0" description="Just one sample is used to determine the bit value."/>
        <Enum name="1" start="0b1" description="Three samples are used to determine the value of the received bit: the regular one (sample point) and 2 preceding samples; a majority rule is used."/>
      </BitField>
      <BitField start="10" size="1" name="RWRNMSK">
        <Enum name="0" start="0b0" description="Rx Warning Interrupt disabled"/>
        <Enum name="1" start="0b1" description="Rx Warning Interrupt enabled"/>
      </BitField>
      <BitField start="11" size="1" name="TWRNMSK">
        <Enum name="0" start="0b0" description="Tx Warning Interrupt disabled"/>
        <Enum name="1" start="0b1" description="Tx Warning Interrupt enabled"/>
      </BitField>
      <BitField start="12" size="1" name="LPB">
        <Enum name="0" start="0b0" description="Loop Back disabled"/>
        <Enum name="1" start="0b1" description="Loop Back enabled"/>
      </BitField>
      <BitField start="13" size="1" name="CLKSRC">
        <Enum name="0" start="0b0" description="The CAN engine clock source is the oscillator clock. Under this condition, the oscillator clock frequency must be lower than the bus clock."/>
        <Enum name="1" start="0b1" description="The CAN engine clock source is the peripheral clock."/>
      </BitField>
      <BitField start="14" size="1" name="ERRMSK">
        <Enum name="0" start="0b0" description="Error interrupt disabled"/>
        <Enum name="1" start="0b1" description="Error interrupt enabled"/>
      </BitField>
      <BitField start="15" size="1" name="BOFFMSK">
        <Enum name="0" start="0b0" description="Bus Off interrupt disabled"/>
        <Enum name="1" start="0b1" description="Bus Off interrupt enabled"/>
      </BitField>
      <BitField start="16" size="3" name="PSEG2"/>
      <BitField start="19" size="3" name="PSEG1"/>
      <BitField start="22" size="2" name="RJW"/>
      <BitField start="24" size="8" name="PRESDIV"/>
    </Register>
    <Register start="+0x8" size="4" name="CAN1_TIMER" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TIMER"/>
    </Register>
    <Register start="+0x10" size="4" name="CAN1_RXMGMASK" access="Read/Write" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MG">
        <Enum name="0" start="0b0" description="The corresponding bit in the filter is &quot;don't care.&quot;"/>
        <Enum name="1" start="0b1" description="The corresponding bit in the filter is checked."/>
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="CAN1_RX14MASK" access="Read/Write" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RX14M">
        <Enum name="0" start="0b0" description="The corresponding bit in the filter is &quot;don't care.&quot;"/>
        <Enum name="1" start="0b1" description="The corresponding bit in the filter is checked."/>
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="CAN1_RX15MASK" access="Read/Write" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RX15M">
        <Enum name="0" start="0b0" description="The corresponding bit in the filter is &quot;don't care.&quot;"/>
        <Enum name="1" start="0b1" description="The corresponding bit in the filter is checked."/>
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="CAN1_ECR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TXERRCNT"/>
      <BitField start="8" size="8" name="RXERRCNT"/>
    </Register>
    <Register start="+0x20" size="4" name="CAN1_ESR1" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="WAKINT">
        <Enum name="0" start="0b0" description="No such occurrence"/>
        <Enum name="1" start="0b1" description="Indicates a recessive to dominant transition was received on the CAN bus"/>
      </BitField>
      <BitField start="1" size="1" name="ERRINT">
        <Enum name="0" start="0b0" description="No such occurrence"/>
        <Enum name="1" start="0b1" description="Indicates setting of any Error Bit in the Error and Status Register"/>
      </BitField>
      <BitField start="2" size="1" name="BOFFINT">
        <Enum name="0" start="0b0" description="No such occurrence"/>
        <Enum name="1" start="0b1" description="FlexCAN module entered 'Bus Off' state"/>
      </BitField>
      <BitField start="3" size="1" name="RX">
        <Enum name="0" start="0b0" description="FlexCAN is not receiving a message."/>
        <Enum name="1" start="0b1" description="FlexCAN is receiving a message."/>
      </BitField>
      <BitField start="4" size="2" name="FLTCONF">
        <Enum name="00" start="0b00" description="Error Active"/>
        <Enum name="01" start="0b01" description="Error Passive"/>
        <Enum name="1x" start="0b1x" description="Bus Off"/>
      </BitField>
      <BitField start="6" size="1" name="TX">
        <Enum name="0" start="0b0" description="FlexCAN is not transmitting a message."/>
        <Enum name="1" start="0b1" description="FlexCAN is transmitting a message."/>
      </BitField>
      <BitField start="7" size="1" name="IDLE">
        <Enum name="0" start="0b0" description="No such occurrence"/>
        <Enum name="1" start="0b1" description="CAN bus is now IDLE."/>
      </BitField>
      <BitField start="8" size="1" name="RXWRN">
        <Enum name="0" start="0b0" description="No such occurrence"/>
        <Enum name="1" start="0b1" description="RXERRCNT is greater than or equal to 96."/>
      </BitField>
      <BitField start="9" size="1" name="TXWRN">
        <Enum name="0" start="0b0" description="No such occurrence"/>
        <Enum name="1" start="0b1" description="TXERRCNT is greater than or equal to 96."/>
      </BitField>
      <BitField start="10" size="1" name="STFERR">
        <Enum name="0" start="0b0" description="No such occurrence"/>
        <Enum name="1" start="0b1" description="A Stuffing Error occurred since last read of this register."/>
      </BitField>
      <BitField start="11" size="1" name="FRMERR">
        <Enum name="0" start="0b0" description="No such occurrence"/>
        <Enum name="1" start="0b1" description="A Form Error occurred since last read of this register."/>
      </BitField>
      <BitField start="12" size="1" name="CRCERR">
        <Enum name="0" start="0b0" description="No such occurrence"/>
        <Enum name="1" start="0b1" description="A CRC error occurred since last read of this register."/>
      </BitField>
      <BitField start="13" size="1" name="ACKERR">
        <Enum name="0" start="0b0" description="No such occurrence"/>
        <Enum name="1" start="0b1" description="An ACK error occurred since last read of this register."/>
      </BitField>
      <BitField start="14" size="1" name="BIT0ERR">
        <Enum name="0" start="0b0" description="No such occurrence"/>
        <Enum name="1" start="0b1" description="At least one bit sent as dominant is received as recessive."/>
      </BitField>
      <BitField start="15" size="1" name="BIT1ERR">
        <Enum name="0" start="0b0" description="No such occurrence"/>
        <Enum name="1" start="0b1" description="At least one bit sent as recessive is received as dominant."/>
      </BitField>
      <BitField start="16" size="1" name="RWRNINT">
        <Enum name="0" start="0b0" description="No such occurrence"/>
        <Enum name="1" start="0b1" description="The Rx error counter transitioned from less than 96 to greater than or equal to 96."/>
      </BitField>
      <BitField start="17" size="1" name="TWRNINT">
        <Enum name="0" start="0b0" description="No such occurrence"/>
        <Enum name="1" start="0b1" description="The Tx error counter transitioned from less than 96 to greater than or equal to 96."/>
      </BitField>
      <BitField start="18" size="1" name="SYNCH">
        <Enum name="0" start="0b0" description="FlexCAN is not synchronized to the CAN bus."/>
        <Enum name="1" start="0b1" description="FlexCAN is synchronized to the CAN bus."/>
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="CAN1_IMASK2" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BUFHM">
        <Enum name="0" start="0b0" description="The corresponding buffer Interrupt is disabled."/>
        <Enum name="1" start="0b1" description="The corresponding buffer Interrupt is enabled."/>
      </BitField>
    </Register>
    <Register start="+0x28" size="4" name="CAN1_IMASK1" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BUFLM">
        <Enum name="0" start="0b0" description="The corresponding buffer Interrupt is disabled."/>
        <Enum name="1" start="0b1" description="The corresponding buffer Interrupt is enabled."/>
      </BitField>
    </Register>
    <Register start="+0x2C" size="4" name="CAN1_IFLAG2" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BUFHI">
        <Enum name="0" start="0b0" description="The corresponding buffer has no occurrence of successfully completed transmission or reception."/>
        <Enum name="1" start="0b1" description="The corresponding buffer has successfully completed transmission or reception."/>
      </BitField>
    </Register>
    <Register start="+0x30" size="4" name="CAN1_IFLAG1" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="BUF4TO0I">
        <Enum name="0" start="0b0" description="The corresponding buffer has no occurrence of successfully completed transmission or reception (when MCR[RFEN]=0)."/>
        <Enum name="1" start="0b1" description="The corresponding buffer has successfully completed transmission or reception (when MCR[RFEN]=0)."/>
      </BitField>
      <BitField start="5" size="1" name="BUF5I">
        <Enum name="0" start="0b0" description="No occurrence of MB5 completing transmission/reception (when MCR[RFEN]=0) or of frame(s) available in the Rx FIFO (when MCR[RFEN]=1)"/>
        <Enum name="1" start="0b1" description="MB5 completed transmission/reception (when MCR[RFEN]=0) or frame(s) available in the Rx FIFO (when MCR[RFEN]=1)"/>
      </BitField>
      <BitField start="6" size="1" name="BUF6I">
        <Enum name="0" start="0b0" description="No occurrence of MB6 completing transmission/reception (when MCR[RFEN]=0) or of Rx FIFO almost full (when MCR[RFEN]=1)"/>
        <Enum name="1" start="0b1" description="MB6 completed transmission/reception (when MCR[RFEN]=0) or Rx FIFO almost full (when MCR[RFEN]=1)"/>
      </BitField>
      <BitField start="7" size="1" name="BUF7I">
        <Enum name="0" start="0b0" description="No occurrence of MB7 completing transmission/reception (when MCR[RFEN]=0) or of Rx FIFO overflow (when MCR[RFEN]=1)"/>
        <Enum name="1" start="0b1" description="MB7 completed transmission/reception (when MCR[RFEN]=0) or Rx FIFO overflow (when MCR[RFEN]=1)"/>
      </BitField>
      <BitField start="8" size="24" name="BUF31TO8I">
        <Enum name="0" start="0b0" description="The corresponding buffer has no occurrence of successfully completed transmission or reception."/>
        <Enum name="1" start="0b1" description="The corresponding buffer has successfully completed transmission or reception."/>
      </BitField>
    </Register>
    <Register start="+0x34" size="4" name="CAN1_CTRL2" access="Read/Write" reset_value="0xB00000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="1" name="EACEN">
        <Enum name="0" start="0b0" description="Rx Mailbox filter's IDE bit is always compared and RTR is never compared despite mask bits."/>
        <Enum name="1" start="0b1" description="Enables the comparison of both Rx Mailbox filter's IDE and RTR bit with their corresponding bits within the incoming frame. Mask bits do apply."/>
      </BitField>
      <BitField start="17" size="1" name="RRS">
        <Enum name="0" start="0b0" description="Remote Response Frame is generated."/>
        <Enum name="1" start="0b1" description="Remote Request Frame is stored."/>
      </BitField>
      <BitField start="18" size="1" name="MRP">
        <Enum name="0" start="0b0" description="Matching starts from Rx FIFO and continues on Mailboxes."/>
        <Enum name="1" start="0b1" description="Matching starts from Mailboxes and continues on Rx FIFO."/>
      </BitField>
      <BitField start="19" size="5" name="TASD"/>
      <BitField start="24" size="4" name="RFFN"/>
      <BitField start="28" size="1" name="WRMFRZ">
        <Enum name="0" start="0b0" description="Maintain the write access restrictions."/>
        <Enum name="1" start="0b1" description="Enable unrestricted write access to FlexCAN memory."/>
      </BitField>
    </Register>
    <Register start="+0x38" size="4" name="CAN1_ESR2" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="13" size="1" name="IMB">
        <Enum name="0" start="0b0" description="If ESR2[VPS] is asserted, the ESR2[LPTM] is not an inactive Mailbox."/>
        <Enum name="1" start="0b1" description="If ESR2[VPS] is asserted, there is at least one inactive Mailbox. LPTM content is the number of the first one."/>
      </BitField>
      <BitField start="14" size="1" name="VPS">
        <Enum name="0" start="0b0" description="Contents of IMB and LPTM are invalid."/>
        <Enum name="1" start="0b1" description="Contents of IMB and LPTM are valid."/>
      </BitField>
      <BitField start="16" size="7" name="LPTM"/>
    </Register>
    <Register start="+0x44" size="4" name="CAN1_CRCR" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="15" name="TXCRC"/>
      <BitField start="16" size="7" name="MBCRC"/>
    </Register>
    <Register start="+0x48" size="4" name="CAN1_RXFGMASK" access="Read/Write" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="FGM">
        <Enum name="0" start="0b0" description="The corresponding bit in the filter is &quot;don't care.&quot;"/>
        <Enum name="1" start="0b1" description="The corresponding bit in the filter is checked."/>
      </BitField>
    </Register>
    <Register start="+0x4C" size="4" name="CAN1_RXFIR" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="9" name="IDHIT"/>
    </Register>
    <Register start="+0x80" size="4" name="CAN1_CS0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TIME_STAMP"/>
      <BitField start="16" size="4" name="DLC"/>
      <BitField start="20" size="1" name="RTR"/>
      <BitField start="21" size="1" name="IDE"/>
      <BitField start="22" size="1" name="SRR"/>
      <BitField start="24" size="4" name="CODE"/>
    </Register>
    <Register start="+0x84" size="4" name="CAN1_ID0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="18" name="EXT"/>
      <BitField start="18" size="11" name="STD"/>
      <BitField start="29" size="3" name="PRIO"/>
    </Register>
    <Register start="+0x88" size="4" name="CAN1_WORD00" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_3"/>
      <BitField start="8" size="8" name="DATA_BYTE_2"/>
      <BitField start="16" size="8" name="DATA_BYTE_1"/>
      <BitField start="24" size="8" name="DATA_BYTE_0"/>
    </Register>
    <Register start="+0x8C" size="4" name="CAN1_WORD10" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_7"/>
      <BitField start="8" size="8" name="DATA_BYTE_6"/>
      <BitField start="16" size="8" name="DATA_BYTE_5"/>
      <BitField start="24" size="8" name="DATA_BYTE_4"/>
    </Register>
    <Register start="+0x90" size="4" name="CAN1_CS1" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TIME_STAMP"/>
      <BitField start="16" size="4" name="DLC"/>
      <BitField start="20" size="1" name="RTR"/>
      <BitField start="21" size="1" name="IDE"/>
      <BitField start="22" size="1" name="SRR"/>
      <BitField start="24" size="4" name="CODE"/>
    </Register>
    <Register start="+0x94" size="4" name="CAN1_ID1" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="18" name="EXT"/>
      <BitField start="18" size="11" name="STD"/>
      <BitField start="29" size="3" name="PRIO"/>
    </Register>
    <Register start="+0x98" size="4" name="CAN1_WORD01" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_3"/>
      <BitField start="8" size="8" name="DATA_BYTE_2"/>
      <BitField start="16" size="8" name="DATA_BYTE_1"/>
      <BitField start="24" size="8" name="DATA_BYTE_0"/>
    </Register>
    <Register start="+0x9C" size="4" name="CAN1_WORD11" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_7"/>
      <BitField start="8" size="8" name="DATA_BYTE_6"/>
      <BitField start="16" size="8" name="DATA_BYTE_5"/>
      <BitField start="24" size="8" name="DATA_BYTE_4"/>
    </Register>
    <Register start="+0xA0" size="4" name="CAN1_CS2" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TIME_STAMP"/>
      <BitField start="16" size="4" name="DLC"/>
      <BitField start="20" size="1" name="RTR"/>
      <BitField start="21" size="1" name="IDE"/>
      <BitField start="22" size="1" name="SRR"/>
      <BitField start="24" size="4" name="CODE"/>
    </Register>
    <Register start="+0xA4" size="4" name="CAN1_ID2" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="18" name="EXT"/>
      <BitField start="18" size="11" name="STD"/>
      <BitField start="29" size="3" name="PRIO"/>
    </Register>
    <Register start="+0xA8" size="4" name="CAN1_WORD02" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_3"/>
      <BitField start="8" size="8" name="DATA_BYTE_2"/>
      <BitField start="16" size="8" name="DATA_BYTE_1"/>
      <BitField start="24" size="8" name="DATA_BYTE_0"/>
    </Register>
    <Register start="+0xAC" size="4" name="CAN1_WORD12" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_7"/>
      <BitField start="8" size="8" name="DATA_BYTE_6"/>
      <BitField start="16" size="8" name="DATA_BYTE_5"/>
      <BitField start="24" size="8" name="DATA_BYTE_4"/>
    </Register>
    <Register start="+0xB0" size="4" name="CAN1_CS3" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TIME_STAMP"/>
      <BitField start="16" size="4" name="DLC"/>
      <BitField start="20" size="1" name="RTR"/>
      <BitField start="21" size="1" name="IDE"/>
      <BitField start="22" size="1" name="SRR"/>
      <BitField start="24" size="4" name="CODE"/>
    </Register>
    <Register start="+0xB4" size="4" name="CAN1_ID3" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="18" name="EXT"/>
      <BitField start="18" size="11" name="STD"/>
      <BitField start="29" size="3" name="PRIO"/>
    </Register>
    <Register start="+0xB8" size="4" name="CAN1_WORD03" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_3"/>
      <BitField start="8" size="8" name="DATA_BYTE_2"/>
      <BitField start="16" size="8" name="DATA_BYTE_1"/>
      <BitField start="24" size="8" name="DATA_BYTE_0"/>
    </Register>
    <Register start="+0xBC" size="4" name="CAN1_WORD13" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_7"/>
      <BitField start="8" size="8" name="DATA_BYTE_6"/>
      <BitField start="16" size="8" name="DATA_BYTE_5"/>
      <BitField start="24" size="8" name="DATA_BYTE_4"/>
    </Register>
    <Register start="+0xC0" size="4" name="CAN1_CS4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TIME_STAMP"/>
      <BitField start="16" size="4" name="DLC"/>
      <BitField start="20" size="1" name="RTR"/>
      <BitField start="21" size="1" name="IDE"/>
      <BitField start="22" size="1" name="SRR"/>
      <BitField start="24" size="4" name="CODE"/>
    </Register>
    <Register start="+0xC4" size="4" name="CAN1_ID4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="18" name="EXT"/>
      <BitField start="18" size="11" name="STD"/>
      <BitField start="29" size="3" name="PRIO"/>
    </Register>
    <Register start="+0xC8" size="4" name="CAN1_WORD04" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_3"/>
      <BitField start="8" size="8" name="DATA_BYTE_2"/>
      <BitField start="16" size="8" name="DATA_BYTE_1"/>
      <BitField start="24" size="8" name="DATA_BYTE_0"/>
    </Register>
    <Register start="+0xCC" size="4" name="CAN1_WORD14" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_7"/>
      <BitField start="8" size="8" name="DATA_BYTE_6"/>
      <BitField start="16" size="8" name="DATA_BYTE_5"/>
      <BitField start="24" size="8" name="DATA_BYTE_4"/>
    </Register>
    <Register start="+0xD0" size="4" name="CAN1_CS5" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TIME_STAMP"/>
      <BitField start="16" size="4" name="DLC"/>
      <BitField start="20" size="1" name="RTR"/>
      <BitField start="21" size="1" name="IDE"/>
      <BitField start="22" size="1" name="SRR"/>
      <BitField start="24" size="4" name="CODE"/>
    </Register>
    <Register start="+0xD4" size="4" name="CAN1_ID5" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="18" name="EXT"/>
      <BitField start="18" size="11" name="STD"/>
      <BitField start="29" size="3" name="PRIO"/>
    </Register>
    <Register start="+0xD8" size="4" name="CAN1_WORD05" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_3"/>
      <BitField start="8" size="8" name="DATA_BYTE_2"/>
      <BitField start="16" size="8" name="DATA_BYTE_1"/>
      <BitField start="24" size="8" name="DATA_BYTE_0"/>
    </Register>
    <Register start="+0xDC" size="4" name="CAN1_WORD15" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_7"/>
      <BitField start="8" size="8" name="DATA_BYTE_6"/>
      <BitField start="16" size="8" name="DATA_BYTE_5"/>
      <BitField start="24" size="8" name="DATA_BYTE_4"/>
    </Register>
    <Register start="+0xE0" size="4" name="CAN1_CS6" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TIME_STAMP"/>
      <BitField start="16" size="4" name="DLC"/>
      <BitField start="20" size="1" name="RTR"/>
      <BitField start="21" size="1" name="IDE"/>
      <BitField start="22" size="1" name="SRR"/>
      <BitField start="24" size="4" name="CODE"/>
    </Register>
    <Register start="+0xE4" size="4" name="CAN1_ID6" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="18" name="EXT"/>
      <BitField start="18" size="11" name="STD"/>
      <BitField start="29" size="3" name="PRIO"/>
    </Register>
    <Register start="+0xE8" size="4" name="CAN1_WORD06" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_3"/>
      <BitField start="8" size="8" name="DATA_BYTE_2"/>
      <BitField start="16" size="8" name="DATA_BYTE_1"/>
      <BitField start="24" size="8" name="DATA_BYTE_0"/>
    </Register>
    <Register start="+0xEC" size="4" name="CAN1_WORD16" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_7"/>
      <BitField start="8" size="8" name="DATA_BYTE_6"/>
      <BitField start="16" size="8" name="DATA_BYTE_5"/>
      <BitField start="24" size="8" name="DATA_BYTE_4"/>
    </Register>
    <Register start="+0xF0" size="4" name="CAN1_CS7" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TIME_STAMP"/>
      <BitField start="16" size="4" name="DLC"/>
      <BitField start="20" size="1" name="RTR"/>
      <BitField start="21" size="1" name="IDE"/>
      <BitField start="22" size="1" name="SRR"/>
      <BitField start="24" size="4" name="CODE"/>
    </Register>
    <Register start="+0xF4" size="4" name="CAN1_ID7" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="18" name="EXT"/>
      <BitField start="18" size="11" name="STD"/>
      <BitField start="29" size="3" name="PRIO"/>
    </Register>
    <Register start="+0xF8" size="4" name="CAN1_WORD07" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_3"/>
      <BitField start="8" size="8" name="DATA_BYTE_2"/>
      <BitField start="16" size="8" name="DATA_BYTE_1"/>
      <BitField start="24" size="8" name="DATA_BYTE_0"/>
    </Register>
    <Register start="+0xFC" size="4" name="CAN1_WORD17" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_7"/>
      <BitField start="8" size="8" name="DATA_BYTE_6"/>
      <BitField start="16" size="8" name="DATA_BYTE_5"/>
      <BitField start="24" size="8" name="DATA_BYTE_4"/>
    </Register>
    <Register start="+0x100" size="4" name="CAN1_CS8" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TIME_STAMP"/>
      <BitField start="16" size="4" name="DLC"/>
      <BitField start="20" size="1" name="RTR"/>
      <BitField start="21" size="1" name="IDE"/>
      <BitField start="22" size="1" name="SRR"/>
      <BitField start="24" size="4" name="CODE"/>
    </Register>
    <Register start="+0x104" size="4" name="CAN1_ID8" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="18" name="EXT"/>
      <BitField start="18" size="11" name="STD"/>
      <BitField start="29" size="3" name="PRIO"/>
    </Register>
    <Register start="+0x108" size="4" name="CAN1_WORD08" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_3"/>
      <BitField start="8" size="8" name="DATA_BYTE_2"/>
      <BitField start="16" size="8" name="DATA_BYTE_1"/>
      <BitField start="24" size="8" name="DATA_BYTE_0"/>
    </Register>
    <Register start="+0x10C" size="4" name="CAN1_WORD18" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_7"/>
      <BitField start="8" size="8" name="DATA_BYTE_6"/>
      <BitField start="16" size="8" name="DATA_BYTE_5"/>
      <BitField start="24" size="8" name="DATA_BYTE_4"/>
    </Register>
    <Register start="+0x110" size="4" name="CAN1_CS9" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TIME_STAMP"/>
      <BitField start="16" size="4" name="DLC"/>
      <BitField start="20" size="1" name="RTR"/>
      <BitField start="21" size="1" name="IDE"/>
      <BitField start="22" size="1" name="SRR"/>
      <BitField start="24" size="4" name="CODE"/>
    </Register>
    <Register start="+0x114" size="4" name="CAN1_ID9" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="18" name="EXT"/>
      <BitField start="18" size="11" name="STD"/>
      <BitField start="29" size="3" name="PRIO"/>
    </Register>
    <Register start="+0x118" size="4" name="CAN1_WORD09" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_3"/>
      <BitField start="8" size="8" name="DATA_BYTE_2"/>
      <BitField start="16" size="8" name="DATA_BYTE_1"/>
      <BitField start="24" size="8" name="DATA_BYTE_0"/>
    </Register>
    <Register start="+0x11C" size="4" name="CAN1_WORD19" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_7"/>
      <BitField start="8" size="8" name="DATA_BYTE_6"/>
      <BitField start="16" size="8" name="DATA_BYTE_5"/>
      <BitField start="24" size="8" name="DATA_BYTE_4"/>
    </Register>
    <Register start="+0x120" size="4" name="CAN1_CS10" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TIME_STAMP"/>
      <BitField start="16" size="4" name="DLC"/>
      <BitField start="20" size="1" name="RTR"/>
      <BitField start="21" size="1" name="IDE"/>
      <BitField start="22" size="1" name="SRR"/>
      <BitField start="24" size="4" name="CODE"/>
    </Register>
    <Register start="+0x124" size="4" name="CAN1_ID10" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="18" name="EXT"/>
      <BitField start="18" size="11" name="STD"/>
      <BitField start="29" size="3" name="PRIO"/>
    </Register>
    <Register start="+0x128" size="4" name="CAN1_WORD010" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_3"/>
      <BitField start="8" size="8" name="DATA_BYTE_2"/>
      <BitField start="16" size="8" name="DATA_BYTE_1"/>
      <BitField start="24" size="8" name="DATA_BYTE_0"/>
    </Register>
    <Register start="+0x12C" size="4" name="CAN1_WORD110" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_7"/>
      <BitField start="8" size="8" name="DATA_BYTE_6"/>
      <BitField start="16" size="8" name="DATA_BYTE_5"/>
      <BitField start="24" size="8" name="DATA_BYTE_4"/>
    </Register>
    <Register start="+0x130" size="4" name="CAN1_CS11" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TIME_STAMP"/>
      <BitField start="16" size="4" name="DLC"/>
      <BitField start="20" size="1" name="RTR"/>
      <BitField start="21" size="1" name="IDE"/>
      <BitField start="22" size="1" name="SRR"/>
      <BitField start="24" size="4" name="CODE"/>
    </Register>
    <Register start="+0x134" size="4" name="CAN1_ID11" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="18" name="EXT"/>
      <BitField start="18" size="11" name="STD"/>
      <BitField start="29" size="3" name="PRIO"/>
    </Register>
    <Register start="+0x138" size="4" name="CAN1_WORD011" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_3"/>
      <BitField start="8" size="8" name="DATA_BYTE_2"/>
      <BitField start="16" size="8" name="DATA_BYTE_1"/>
      <BitField start="24" size="8" name="DATA_BYTE_0"/>
    </Register>
    <Register start="+0x13C" size="4" name="CAN1_WORD111" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_7"/>
      <BitField start="8" size="8" name="DATA_BYTE_6"/>
      <BitField start="16" size="8" name="DATA_BYTE_5"/>
      <BitField start="24" size="8" name="DATA_BYTE_4"/>
    </Register>
    <Register start="+0x140" size="4" name="CAN1_CS12" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TIME_STAMP"/>
      <BitField start="16" size="4" name="DLC"/>
      <BitField start="20" size="1" name="RTR"/>
      <BitField start="21" size="1" name="IDE"/>
      <BitField start="22" size="1" name="SRR"/>
      <BitField start="24" size="4" name="CODE"/>
    </Register>
    <Register start="+0x144" size="4" name="CAN1_ID12" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="18" name="EXT"/>
      <BitField start="18" size="11" name="STD"/>
      <BitField start="29" size="3" name="PRIO"/>
    </Register>
    <Register start="+0x148" size="4" name="CAN1_WORD012" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_3"/>
      <BitField start="8" size="8" name="DATA_BYTE_2"/>
      <BitField start="16" size="8" name="DATA_BYTE_1"/>
      <BitField start="24" size="8" name="DATA_BYTE_0"/>
    </Register>
    <Register start="+0x14C" size="4" name="CAN1_WORD112" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_7"/>
      <BitField start="8" size="8" name="DATA_BYTE_6"/>
      <BitField start="16" size="8" name="DATA_BYTE_5"/>
      <BitField start="24" size="8" name="DATA_BYTE_4"/>
    </Register>
    <Register start="+0x150" size="4" name="CAN1_CS13" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TIME_STAMP"/>
      <BitField start="16" size="4" name="DLC"/>
      <BitField start="20" size="1" name="RTR"/>
      <BitField start="21" size="1" name="IDE"/>
      <BitField start="22" size="1" name="SRR"/>
      <BitField start="24" size="4" name="CODE"/>
    </Register>
    <Register start="+0x154" size="4" name="CAN1_ID13" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="18" name="EXT"/>
      <BitField start="18" size="11" name="STD"/>
      <BitField start="29" size="3" name="PRIO"/>
    </Register>
    <Register start="+0x158" size="4" name="CAN1_WORD013" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_3"/>
      <BitField start="8" size="8" name="DATA_BYTE_2"/>
      <BitField start="16" size="8" name="DATA_BYTE_1"/>
      <BitField start="24" size="8" name="DATA_BYTE_0"/>
    </Register>
    <Register start="+0x15C" size="4" name="CAN1_WORD113" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_7"/>
      <BitField start="8" size="8" name="DATA_BYTE_6"/>
      <BitField start="16" size="8" name="DATA_BYTE_5"/>
      <BitField start="24" size="8" name="DATA_BYTE_4"/>
    </Register>
    <Register start="+0x160" size="4" name="CAN1_CS14" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TIME_STAMP"/>
      <BitField start="16" size="4" name="DLC"/>
      <BitField start="20" size="1" name="RTR"/>
      <BitField start="21" size="1" name="IDE"/>
      <BitField start="22" size="1" name="SRR"/>
      <BitField start="24" size="4" name="CODE"/>
    </Register>
    <Register start="+0x164" size="4" name="CAN1_ID14" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="18" name="EXT"/>
      <BitField start="18" size="11" name="STD"/>
      <BitField start="29" size="3" name="PRIO"/>
    </Register>
    <Register start="+0x168" size="4" name="CAN1_WORD014" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_3"/>
      <BitField start="8" size="8" name="DATA_BYTE_2"/>
      <BitField start="16" size="8" name="DATA_BYTE_1"/>
      <BitField start="24" size="8" name="DATA_BYTE_0"/>
    </Register>
    <Register start="+0x16C" size="4" name="CAN1_WORD114" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_7"/>
      <BitField start="8" size="8" name="DATA_BYTE_6"/>
      <BitField start="16" size="8" name="DATA_BYTE_5"/>
      <BitField start="24" size="8" name="DATA_BYTE_4"/>
    </Register>
    <Register start="+0x170" size="4" name="CAN1_CS15" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TIME_STAMP"/>
      <BitField start="16" size="4" name="DLC"/>
      <BitField start="20" size="1" name="RTR"/>
      <BitField start="21" size="1" name="IDE"/>
      <BitField start="22" size="1" name="SRR"/>
      <BitField start="24" size="4" name="CODE"/>
    </Register>
    <Register start="+0x174" size="4" name="CAN1_ID15" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="18" name="EXT"/>
      <BitField start="18" size="11" name="STD"/>
      <BitField start="29" size="3" name="PRIO"/>
    </Register>
    <Register start="+0x178" size="4" name="CAN1_WORD015" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_3"/>
      <BitField start="8" size="8" name="DATA_BYTE_2"/>
      <BitField start="16" size="8" name="DATA_BYTE_1"/>
      <BitField start="24" size="8" name="DATA_BYTE_0"/>
    </Register>
    <Register start="+0x17C" size="4" name="CAN1_WORD115" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DATA_BYTE_7"/>
      <BitField start="8" size="8" name="DATA_BYTE_6"/>
      <BitField start="16" size="8" name="DATA_BYTE_5"/>
      <BitField start="24" size="8" name="DATA_BYTE_4"/>
    </Register>
    <Register start="+0x880+0" size="4" name="CAN1_RXIMR0" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="MI">
        <Enum name="0" start="0b0" description="The corresponding bit in the filter is &quot;don't care.&quot;"/>
        <Enum name="1" start="0b1" description="The corresponding bit in the filter is checked."/>
      </BitField>
    </Register>
    <Register start="+0x880+4" size="4" name="CAN1_RXIMR1" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="MI">
        <Enum name="0" start="0b0" description="The corresponding bit in the filter is &quot;don't care.&quot;"/>
        <Enum name="1" start="0b1" description="The corresponding bit in the filter is checked."/>
      </BitField>
    </Register>
    <Register start="+0x880+8" size="4" name="CAN1_RXIMR2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="MI">
        <Enum name="0" start="0b0" description="The corresponding bit in the filter is &quot;don't care.&quot;"/>
        <Enum name="1" start="0b1" description="The corresponding bit in the filter is checked."/>
      </BitField>
    </Register>
    <Register start="+0x880+12" size="4" name="CAN1_RXIMR3" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="MI">
        <Enum name="0" start="0b0" description="The corresponding bit in the filter is &quot;don't care.&quot;"/>
        <Enum name="1" start="0b1" description="The corresponding bit in the filter is checked."/>
      </BitField>
    </Register>
    <Register start="+0x880+16" size="4" name="CAN1_RXIMR4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="MI">
        <Enum name="0" start="0b0" description="The corresponding bit in the filter is &quot;don't care.&quot;"/>
        <Enum name="1" start="0b1" description="The corresponding bit in the filter is checked."/>
      </BitField>
    </Register>
    <Register start="+0x880+20" size="4" name="CAN1_RXIMR5" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="MI">
        <Enum name="0" start="0b0" description="The corresponding bit in the filter is &quot;don't care.&quot;"/>
        <Enum name="1" start="0b1" description="The corresponding bit in the filter is checked."/>
      </BitField>
    </Register>
    <Register start="+0x880+24" size="4" name="CAN1_RXIMR6" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="MI">
        <Enum name="0" start="0b0" description="The corresponding bit in the filter is &quot;don't care.&quot;"/>
        <Enum name="1" start="0b1" description="The corresponding bit in the filter is checked."/>
      </BitField>
    </Register>
    <Register start="+0x880+28" size="4" name="CAN1_RXIMR7" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="MI">
        <Enum name="0" start="0b0" description="The corresponding bit in the filter is &quot;don't care.&quot;"/>
        <Enum name="1" start="0b1" description="The corresponding bit in the filter is checked."/>
      </BitField>
    </Register>
    <Register start="+0x880+32" size="4" name="CAN1_RXIMR8" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="MI">
        <Enum name="0" start="0b0" description="The corresponding bit in the filter is &quot;don't care.&quot;"/>
        <Enum name="1" start="0b1" description="The corresponding bit in the filter is checked."/>
      </BitField>
    </Register>
    <Register start="+0x880+36" size="4" name="CAN1_RXIMR9" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="MI">
        <Enum name="0" start="0b0" description="The corresponding bit in the filter is &quot;don't care.&quot;"/>
        <Enum name="1" start="0b1" description="The corresponding bit in the filter is checked."/>
      </BitField>
    </Register>
    <Register start="+0x880+40" size="4" name="CAN1_RXIMR10" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="MI">
        <Enum name="0" start="0b0" description="The corresponding bit in the filter is &quot;don't care.&quot;"/>
        <Enum name="1" start="0b1" description="The corresponding bit in the filter is checked."/>
      </BitField>
    </Register>
    <Register start="+0x880+44" size="4" name="CAN1_RXIMR11" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="MI">
        <Enum name="0" start="0b0" description="The corresponding bit in the filter is &quot;don't care.&quot;"/>
        <Enum name="1" start="0b1" description="The corresponding bit in the filter is checked."/>
      </BitField>
    </Register>
    <Register start="+0x880+48" size="4" name="CAN1_RXIMR12" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="MI">
        <Enum name="0" start="0b0" description="The corresponding bit in the filter is &quot;don't care.&quot;"/>
        <Enum name="1" start="0b1" description="The corresponding bit in the filter is checked."/>
      </BitField>
    </Register>
    <Register start="+0x880+52" size="4" name="CAN1_RXIMR13" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="MI">
        <Enum name="0" start="0b0" description="The corresponding bit in the filter is &quot;don't care.&quot;"/>
        <Enum name="1" start="0b1" description="The corresponding bit in the filter is checked."/>
      </BitField>
    </Register>
    <Register start="+0x880+56" size="4" name="CAN1_RXIMR14" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="MI">
        <Enum name="0" start="0b0" description="The corresponding bit in the filter is &quot;don't care.&quot;"/>
        <Enum name="1" start="0b1" description="The corresponding bit in the filter is checked."/>
      </BitField>
    </Register>
    <Register start="+0x880+60" size="4" name="CAN1_RXIMR15" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="MI">
        <Enum name="0" start="0b0" description="The corresponding bit in the filter is &quot;don't care.&quot;"/>
        <Enum name="1" start="0b1" description="The corresponding bit in the filter is checked."/>
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SPI0" start="0x4002C000">
    <Register start="+0" size="4" name="SPI0_MCR" access="Read/Write" reset_value="0x4001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HALT">
        <Enum name="0" start="0b0" description="Start transfers."/>
        <Enum name="1" start="0b1" description="Stop transfers."/>
      </BitField>
      <BitField start="8" size="2" name="SMPL_PT">
        <Enum name="00" start="0b00" description="0 system clocks between SCK edge and SIN sample"/>
        <Enum name="01" start="0b01" description="1 system clock between SCK edge and SIN sample"/>
        <Enum name="10" start="0b10" description="2 system clocks between SCK edge and SIN sample"/>
        <Enum name="11" start="0b11" description="Reserved"/>
      </BitField>
      <BitField start="10" size="1" name="CLR_RXF">
        <Enum name="0" start="0b0" description="Do not clear the Rx FIFO counter."/>
        <Enum name="1" start="0b1" description="Clear the Rx FIFO counter."/>
      </BitField>
      <BitField start="11" size="1" name="CLR_TXF">
        <Enum name="0" start="0b0" description="Do not clear the Tx FIFO counter."/>
        <Enum name="1" start="0b1" description="Clear the Tx FIFO counter."/>
      </BitField>
      <BitField start="12" size="1" name="DIS_RXF">
        <Enum name="0" start="0b0" description="Rx FIFO is enabled."/>
        <Enum name="1" start="0b1" description="Rx FIFO is disabled."/>
      </BitField>
      <BitField start="13" size="1" name="DIS_TXF">
        <Enum name="0" start="0b0" description="Tx FIFO is enabled."/>
        <Enum name="1" start="0b1" description="Tx FIFO is disabled."/>
      </BitField>
      <BitField start="14" size="1" name="MDIS">
        <Enum name="0" start="0b0" description="Enable DSPI clocks."/>
        <Enum name="1" start="0b1" description="Allow external logic to disable DSPI clocks."/>
      </BitField>
      <BitField start="15" size="1" name="DOZE">
        <Enum name="0" start="0b0" description="Doze mode has no effect on DSPI."/>
        <Enum name="1" start="0b1" description="Doze mode disables DSPI."/>
      </BitField>
      <BitField start="16" size="6" name="PCSIS">
        <Enum name="0" start="0b0" description="The inactive state of PCSx is low."/>
        <Enum name="1" start="0b1" description="The inactive state of PCSx is high."/>
      </BitField>
      <BitField start="24" size="1" name="ROOE">
        <Enum name="0" start="0b0" description="Incoming data is ignored."/>
        <Enum name="1" start="0b1" description="Incoming data is shifted into the shift register."/>
      </BitField>
      <BitField start="25" size="1" name="PCSSE">
        <Enum name="0" start="0b0" description="PCS[5]/PCSS is used as the Peripheral Chip Select[5] signal."/>
        <Enum name="1" start="0b1" description="PCS[5]/PCSS is used as an active-low PCS Strobe signal."/>
      </BitField>
      <BitField start="26" size="1" name="MTFE">
        <Enum name="0" start="0b0" description="Modified SPI transfer format disabled."/>
        <Enum name="1" start="0b1" description="Modified SPI transfer format enabled."/>
      </BitField>
      <BitField start="27" size="1" name="FRZ">
        <Enum name="0" start="0b0" description="Do not halt serial transfers in debug mode."/>
        <Enum name="1" start="0b1" description="Halt serial transfers in debug mode."/>
      </BitField>
      <BitField start="28" size="2" name="DCONF">
        <Enum name="00" start="0b00" description="SPI"/>
        <Enum name="01" start="0b01" description="Reserved"/>
        <Enum name="10" start="0b10" description="Reserved"/>
        <Enum name="11" start="0b11" description="Reserved"/>
      </BitField>
      <BitField start="30" size="1" name="CONT_SCKE">
        <Enum name="0" start="0b0" description="Continuous SCK disabled."/>
        <Enum name="1" start="0b1" description="Continuous SCK enabled."/>
      </BitField>
      <BitField start="31" size="1" name="MSTR">
        <Enum name="0" start="0b0" description="DSPI is in slave mode."/>
        <Enum name="1" start="0b1" description="DSPI is in master mode."/>
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="SPI0_TCR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="16" name="SPI_TCNT"/>
    </Register>
    <Register start="+0xC" size="4" name="SPI0_CTAR_SLAVE" access="Read/Write" reset_value="0x78000000" reset_mask="0xFFFFFFFF">
      <BitField start="25" size="1" name="CPHA">
        <Enum name="0" start="0b0" description="Data is captured on the leading edge of SCK and changed on the following edge."/>
        <Enum name="1" start="0b1" description="Data is changed on the leading edge of SCK and captured on the following edge."/>
      </BitField>
      <BitField start="26" size="1" name="CPOL">
        <Enum name="0" start="0b0" description="The inactive state value of SCK is low."/>
        <Enum name="1" start="0b1" description="The inactive state value of SCK is high."/>
      </BitField>
      <BitField start="27" size="5" name="FMSZ"/>
    </Register>
    <Register start="+0xC+0" size="4" name="SPI0_CTAR0" access="Read/Write" reset_value="0x78000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BR"/>
      <BitField start="4" size="4" name="DT"/>
      <BitField start="8" size="4" name="ASC"/>
      <BitField start="12" size="4" name="CSSCK"/>
      <BitField start="16" size="2" name="PBR">
        <Enum name="00" start="0b00" description="Baud Rate Prescaler value is 2."/>
        <Enum name="01" start="0b01" description="Baud Rate Prescaler value is 3."/>
        <Enum name="10" start="0b10" description="Baud Rate Prescaler value is 5."/>
        <Enum name="11" start="0b11" description="Baud Rate Prescaler value is 7."/>
      </BitField>
      <BitField start="18" size="2" name="PDT">
        <Enum name="00" start="0b00" description="Delay after Transfer Prescaler value is 1."/>
        <Enum name="01" start="0b01" description="Delay after Transfer Prescaler value is 3."/>
        <Enum name="10" start="0b10" description="Delay after Transfer Prescaler value is 5."/>
        <Enum name="11" start="0b11" description="Delay after Transfer Prescaler value is 7."/>
      </BitField>
      <BitField start="20" size="2" name="PASC">
        <Enum name="00" start="0b00" description="Delay after Transfer Prescaler value is 1."/>
        <Enum name="01" start="0b01" description="Delay after Transfer Prescaler value is 3."/>
        <Enum name="10" start="0b10" description="Delay after Transfer Prescaler value is 5."/>
        <Enum name="11" start="0b11" description="Delay after Transfer Prescaler value is 7."/>
      </BitField>
      <BitField start="22" size="2" name="PCSSCK">
        <Enum name="00" start="0b00" description="PCS to SCK Prescaler value is 1."/>
        <Enum name="01" start="0b01" description="PCS to SCK Prescaler value is 3."/>
        <Enum name="10" start="0b10" description="PCS to SCK Prescaler value is 5."/>
        <Enum name="11" start="0b11" description="PCS to SCK Prescaler value is 7."/>
      </BitField>
      <BitField start="24" size="1" name="LSBFE">
        <Enum name="0" start="0b0" description="Data is transferred MSB first."/>
        <Enum name="1" start="0b1" description="Data is transferred LSB first."/>
      </BitField>
      <BitField start="25" size="1" name="CPHA">
        <Enum name="0" start="0b0" description="Data is captured on the leading edge of SCK and changed on the following edge."/>
        <Enum name="1" start="0b1" description="Data is changed on the leading edge of SCK and captured on the following edge."/>
      </BitField>
      <BitField start="26" size="1" name="CPOL">
        <Enum name="0" start="0b0" description="The inactive state value of SCK is low."/>
        <Enum name="1" start="0b1" description="The inactive state value of SCK is high."/>
      </BitField>
      <BitField start="27" size="4" name="FMSZ"/>
      <BitField start="31" size="1" name="DBR">
        <Enum name="0" start="0b0" description="The baud rate is computed normally with a 50/50 duty cycle."/>
        <Enum name="1" start="0b1" description="The baud rate is doubled with the duty cycle depending on the Baud Rate Prescaler."/>
      </BitField>
    </Register>
    <Register start="+0xC+4" size="4" name="SPI0_CTAR1" access="Read/Write" reset_value="0x78000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BR"/>
      <BitField start="4" size="4" name="DT"/>
      <BitField start="8" size="4" name="ASC"/>
      <BitField start="12" size="4" name="CSSCK"/>
      <BitField start="16" size="2" name="PBR">
        <Enum name="00" start="0b00" description="Baud Rate Prescaler value is 2."/>
        <Enum name="01" start="0b01" description="Baud Rate Prescaler value is 3."/>
        <Enum name="10" start="0b10" description="Baud Rate Prescaler value is 5."/>
        <Enum name="11" start="0b11" description="Baud Rate Prescaler value is 7."/>
      </BitField>
      <BitField start="18" size="2" name="PDT">
        <Enum name="00" start="0b00" description="Delay after Transfer Prescaler value is 1."/>
        <Enum name="01" start="0b01" description="Delay after Transfer Prescaler value is 3."/>
        <Enum name="10" start="0b10" description="Delay after Transfer Prescaler value is 5."/>
        <Enum name="11" start="0b11" description="Delay after Transfer Prescaler value is 7."/>
      </BitField>
      <BitField start="20" size="2" name="PASC">
        <Enum name="00" start="0b00" description="Delay after Transfer Prescaler value is 1."/>
        <Enum name="01" start="0b01" description="Delay after Transfer Prescaler value is 3."/>
        <Enum name="10" start="0b10" description="Delay after Transfer Prescaler value is 5."/>
        <Enum name="11" start="0b11" description="Delay after Transfer Prescaler value is 7."/>
      </BitField>
      <BitField start="22" size="2" name="PCSSCK">
        <Enum name="00" start="0b00" description="PCS to SCK Prescaler value is 1."/>
        <Enum name="01" start="0b01" description="PCS to SCK Prescaler value is 3."/>
        <Enum name="10" start="0b10" description="PCS to SCK Prescaler value is 5."/>
        <Enum name="11" start="0b11" description="PCS to SCK Prescaler value is 7."/>
      </BitField>
      <BitField start="24" size="1" name="LSBFE">
        <Enum name="0" start="0b0" description="Data is transferred MSB first."/>
        <Enum name="1" start="0b1" description="Data is transferred LSB first."/>
      </BitField>
      <BitField start="25" size="1" name="CPHA">
        <Enum name="0" start="0b0" description="Data is captured on the leading edge of SCK and changed on the following edge."/>
        <Enum name="1" start="0b1" description="Data is changed on the leading edge of SCK and captured on the following edge."/>
      </BitField>
      <BitField start="26" size="1" name="CPOL">
        <Enum name="0" start="0b0" description="The inactive state value of SCK is low."/>
        <Enum name="1" start="0b1" description="The inactive state value of SCK is high."/>
      </BitField>
      <BitField start="27" size="4" name="FMSZ"/>
      <BitField start="31" size="1" name="DBR">
        <Enum name="0" start="0b0" description="The baud rate is computed normally with a 50/50 duty cycle."/>
        <Enum name="1" start="0b1" description="The baud rate is doubled with the duty cycle depending on the Baud Rate Prescaler."/>
      </BitField>
    </Register>
    <Register start="+0x2C" size="4" name="SPI0_SR" access="Read/Write" reset_value="0x2010000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="POPNXTPTR"/>
      <BitField start="4" size="4" name="RXCTR"/>
      <BitField start="8" size="4" name="TXNXTPTR"/>
      <BitField start="12" size="4" name="TXCTR"/>
      <BitField start="17" size="1" name="RFDF">
        <Enum name="0" start="0b0" description="Rx FIFO is empty."/>
        <Enum name="1" start="0b1" description="Rx FIFO is not empty."/>
      </BitField>
      <BitField start="19" size="1" name="RFOF">
        <Enum name="0" start="0b0" description="No Rx FIFO overflow."/>
        <Enum name="1" start="0b1" description="Rx FIFO overflow has occurred."/>
      </BitField>
      <BitField start="25" size="1" name="TFFF">
        <Enum name="0" start="0b0" description="Tx FIFO is full."/>
        <Enum name="1" start="0b1" description="Tx FIFO is not full."/>
      </BitField>
      <BitField start="27" size="1" name="TFUF">
        <Enum name="0" start="0b0" description="No Tx FIFO underflow."/>
        <Enum name="1" start="0b1" description="Tx FIFO underflow has occurred."/>
      </BitField>
      <BitField start="28" size="1" name="EOQF">
        <Enum name="0" start="0b0" description="EOQ is not set in the executing command."/>
        <Enum name="1" start="0b1" description="EOQ is set in the executing SPI command."/>
      </BitField>
      <BitField start="30" size="1" name="TXRXS">
        <Enum name="0" start="0b0" description="Transmit and receive operations are disabled (DSPI is in stopped state)."/>
        <Enum name="1" start="0b1" description="Transmit and receive operations are enabled (DSPI is in running state)."/>
      </BitField>
      <BitField start="31" size="1" name="TCF">
        <Enum name="0" start="0b0" description="Transfer not complete."/>
        <Enum name="1" start="0b1" description="Transfer complete."/>
      </BitField>
    </Register>
    <Register start="+0x30" size="4" name="SPI0_RSER" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="1" name="RFDF_DIRS">
        <Enum name="0" start="0b0" description="Interrupt request."/>
        <Enum name="1" start="0b1" description="DMA request."/>
      </BitField>
      <BitField start="17" size="1" name="RFDF_RE">
        <Enum name="0" start="0b0" description="RFDF interrupt or DMA requests are disabled"/>
        <Enum name="1" start="0b1" description="RFDF interrupt or DMA requests are enabled"/>
      </BitField>
      <BitField start="19" size="1" name="RFOF_RE">
        <Enum name="0" start="0b0" description="RFOF interrupt requests are disabled."/>
        <Enum name="1" start="0b1" description="RFOF interrupt requests are enabled."/>
      </BitField>
      <BitField start="24" size="1" name="TFFF_DIRS">
        <Enum name="0" start="0b0" description="TFFF flag generates interrupt requests."/>
        <Enum name="1" start="0b1" description="TFFF flag generates DMA requests."/>
      </BitField>
      <BitField start="25" size="1" name="TFFF_RE">
        <Enum name="0" start="0b0" description="TFFF interrupts or DMA requests are disabled."/>
        <Enum name="1" start="0b1" description="TFFF interrupts or DMA requests are enabled."/>
      </BitField>
      <BitField start="27" size="1" name="TFUF_RE">
        <Enum name="0" start="0b0" description="TFUF interrupt requests are disabled."/>
        <Enum name="1" start="0b1" description="TFUF interrupt requests are enabled."/>
      </BitField>
      <BitField start="28" size="1" name="EOQF_RE">
        <Enum name="0" start="0b0" description="EOQF interrupt requests are disabled."/>
        <Enum name="1" start="0b1" description="EOQF interrupt requests are enabled."/>
      </BitField>
      <BitField start="31" size="1" name="TCF_RE">
        <Enum name="0" start="0b0" description="TCF interrupt requests are disabled."/>
        <Enum name="1" start="0b1" description="TCF interrupt requests are enabled."/>
      </BitField>
    </Register>
    <Register start="+0x34" size="4" name="SPI0_PUSHR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TXDATA"/>
      <BitField start="16" size="6" name="PCS">
        <Enum name="0" start="0b0" description="Negate the PCS[x] signal."/>
        <Enum name="1" start="0b1" description="Assert the PCS[x] signal."/>
      </BitField>
      <BitField start="26" size="1" name="CTCNT">
        <Enum name="0" start="0b0" description="Do not clear the TCR[SPI_TCNT] field."/>
        <Enum name="1" start="0b1" description="Clear the TCR[SPI_TCNT] field."/>
      </BitField>
      <BitField start="27" size="1" name="EOQ">
        <Enum name="0" start="0b0" description="The SPI data is not the last data to transfer."/>
        <Enum name="1" start="0b1" description="The SPI data is the last data to transfer."/>
      </BitField>
      <BitField start="28" size="3" name="CTAS">
        <Enum name="000" start="0b000" description="CTAR0"/>
        <Enum name="001" start="0b001" description="CTAR1"/>
        <Enum name="010" start="0b010" description="Reserved"/>
        <Enum name="011" start="0b011" description="Reserved"/>
        <Enum name="100" start="0b100" description="Reserved"/>
        <Enum name="101" start="0b101" description="Reserved"/>
        <Enum name="110" start="0b110" description="Reserved"/>
        <Enum name="111" start="0b111" description="Reserved"/>
      </BitField>
      <BitField start="31" size="1" name="CONT">
        <Enum name="0" start="0b0" description="Return PCSn signals to their inactive state between transfers."/>
        <Enum name="1" start="0b1" description="Keep PCSn signals asserted between transfers."/>
      </BitField>
    </Register>
    <Register start="+0x34" size="4" name="SPI0_PUSHR_SLAVE" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TXDATA"/>
    </Register>
    <Register start="+0x38" size="4" name="SPI0_POPR" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA"/>
    </Register>
    <Register start="+0x3C+0" size="4" name="SPI0_TXFR0" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TXDATA"/>
      <BitField start="16" size="16" name="TXCMD_TXDATA"/>
    </Register>
    <Register start="+0x3C+4" size="4" name="SPI0_TXFR1" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TXDATA"/>
      <BitField start="16" size="16" name="TXCMD_TXDATA"/>
    </Register>
    <Register start="+0x3C+8" size="4" name="SPI0_TXFR2" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TXDATA"/>
      <BitField start="16" size="16" name="TXCMD_TXDATA"/>
    </Register>
    <Register start="+0x3C+12" size="4" name="SPI0_TXFR3" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TXDATA"/>
      <BitField start="16" size="16" name="TXCMD_TXDATA"/>
    </Register>
    <Register start="+0x7C+0" size="4" name="SPI0_RXFR0" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA"/>
    </Register>
    <Register start="+0x7C+4" size="4" name="SPI0_RXFR1" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA"/>
    </Register>
    <Register start="+0x7C+8" size="4" name="SPI0_RXFR2" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA"/>
    </Register>
    <Register start="+0x7C+12" size="4" name="SPI0_RXFR3" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA"/>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SPI1" start="0x4002D000">
    <Register start="+0" size="4" name="SPI1_MCR" access="Read/Write" reset_value="0x4001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HALT">
        <Enum name="0" start="0b0" description="Start transfers."/>
        <Enum name="1" start="0b1" description="Stop transfers."/>
      </BitField>
      <BitField start="8" size="2" name="SMPL_PT">
        <Enum name="00" start="0b00" description="0 system clocks between SCK edge and SIN sample"/>
        <Enum name="01" start="0b01" description="1 system clock between SCK edge and SIN sample"/>
        <Enum name="10" start="0b10" description="2 system clocks between SCK edge and SIN sample"/>
        <Enum name="11" start="0b11" description="Reserved"/>
      </BitField>
      <BitField start="10" size="1" name="CLR_RXF">
        <Enum name="0" start="0b0" description="Do not clear the Rx FIFO counter."/>
        <Enum name="1" start="0b1" description="Clear the Rx FIFO counter."/>
      </BitField>
      <BitField start="11" size="1" name="CLR_TXF">
        <Enum name="0" start="0b0" description="Do not clear the Tx FIFO counter."/>
        <Enum name="1" start="0b1" description="Clear the Tx FIFO counter."/>
      </BitField>
      <BitField start="12" size="1" name="DIS_RXF">
        <Enum name="0" start="0b0" description="Rx FIFO is enabled."/>
        <Enum name="1" start="0b1" description="Rx FIFO is disabled."/>
      </BitField>
      <BitField start="13" size="1" name="DIS_TXF">
        <Enum name="0" start="0b0" description="Tx FIFO is enabled."/>
        <Enum name="1" start="0b1" description="Tx FIFO is disabled."/>
      </BitField>
      <BitField start="14" size="1" name="MDIS">
        <Enum name="0" start="0b0" description="Enable DSPI clocks."/>
        <Enum name="1" start="0b1" description="Allow external logic to disable DSPI clocks."/>
      </BitField>
      <BitField start="15" size="1" name="DOZE">
        <Enum name="0" start="0b0" description="Doze mode has no effect on DSPI."/>
        <Enum name="1" start="0b1" description="Doze mode disables DSPI."/>
      </BitField>
      <BitField start="16" size="6" name="PCSIS">
        <Enum name="0" start="0b0" description="The inactive state of PCSx is low."/>
        <Enum name="1" start="0b1" description="The inactive state of PCSx is high."/>
      </BitField>
      <BitField start="24" size="1" name="ROOE">
        <Enum name="0" start="0b0" description="Incoming data is ignored."/>
        <Enum name="1" start="0b1" description="Incoming data is shifted into the shift register."/>
      </BitField>
      <BitField start="25" size="1" name="PCSSE">
        <Enum name="0" start="0b0" description="PCS[5]/PCSS is used as the Peripheral Chip Select[5] signal."/>
        <Enum name="1" start="0b1" description="PCS[5]/PCSS is used as an active-low PCS Strobe signal."/>
      </BitField>
      <BitField start="26" size="1" name="MTFE">
        <Enum name="0" start="0b0" description="Modified SPI transfer format disabled."/>
        <Enum name="1" start="0b1" description="Modified SPI transfer format enabled."/>
      </BitField>
      <BitField start="27" size="1" name="FRZ">
        <Enum name="0" start="0b0" description="Do not halt serial transfers in debug mode."/>
        <Enum name="1" start="0b1" description="Halt serial transfers in debug mode."/>
      </BitField>
      <BitField start="28" size="2" name="DCONF">
        <Enum name="00" start="0b00" description="SPI"/>
        <Enum name="01" start="0b01" description="Reserved"/>
        <Enum name="10" start="0b10" description="Reserved"/>
        <Enum name="11" start="0b11" description="Reserved"/>
      </BitField>
      <BitField start="30" size="1" name="CONT_SCKE">
        <Enum name="0" start="0b0" description="Continuous SCK disabled."/>
        <Enum name="1" start="0b1" description="Continuous SCK enabled."/>
      </BitField>
      <BitField start="31" size="1" name="MSTR">
        <Enum name="0" start="0b0" description="DSPI is in slave mode."/>
        <Enum name="1" start="0b1" description="DSPI is in master mode."/>
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="SPI1_TCR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="16" name="SPI_TCNT"/>
    </Register>
    <Register start="+0xC" size="4" name="SPI1_CTAR_SLAVE" access="Read/Write" reset_value="0x78000000" reset_mask="0xFFFFFFFF">
      <BitField start="25" size="1" name="CPHA">
        <Enum name="0" start="0b0" description="Data is captured on the leading edge of SCK and changed on the following edge."/>
        <Enum name="1" start="0b1" description="Data is changed on the leading edge of SCK and captured on the following edge."/>
      </BitField>
      <BitField start="26" size="1" name="CPOL">
        <Enum name="0" start="0b0" description="The inactive state value of SCK is low."/>
        <Enum name="1" start="0b1" description="The inactive state value of SCK is high."/>
      </BitField>
      <BitField start="27" size="5" name="FMSZ"/>
    </Register>
    <Register start="+0xC+0" size="4" name="SPI1_CTAR0" access="Read/Write" reset_value="0x78000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BR"/>
      <BitField start="4" size="4" name="DT"/>
      <BitField start="8" size="4" name="ASC"/>
      <BitField start="12" size="4" name="CSSCK"/>
      <BitField start="16" size="2" name="PBR">
        <Enum name="00" start="0b00" description="Baud Rate Prescaler value is 2."/>
        <Enum name="01" start="0b01" description="Baud Rate Prescaler value is 3."/>
        <Enum name="10" start="0b10" description="Baud Rate Prescaler value is 5."/>
        <Enum name="11" start="0b11" description="Baud Rate Prescaler value is 7."/>
      </BitField>
      <BitField start="18" size="2" name="PDT">
        <Enum name="00" start="0b00" description="Delay after Transfer Prescaler value is 1."/>
        <Enum name="01" start="0b01" description="Delay after Transfer Prescaler value is 3."/>
        <Enum name="10" start="0b10" description="Delay after Transfer Prescaler value is 5."/>
        <Enum name="11" start="0b11" description="Delay after Transfer Prescaler value is 7."/>
      </BitField>
      <BitField start="20" size="2" name="PASC">
        <Enum name="00" start="0b00" description="Delay after Transfer Prescaler value is 1."/>
        <Enum name="01" start="0b01" description="Delay after Transfer Prescaler value is 3."/>
        <Enum name="10" start="0b10" description="Delay after Transfer Prescaler value is 5."/>
        <Enum name="11" start="0b11" description="Delay after Transfer Prescaler value is 7."/>
      </BitField>
      <BitField start="22" size="2" name="PCSSCK">
        <Enum name="00" start="0b00" description="PCS to SCK Prescaler value is 1."/>
        <Enum name="01" start="0b01" description="PCS to SCK Prescaler value is 3."/>
        <Enum name="10" start="0b10" description="PCS to SCK Prescaler value is 5."/>
        <Enum name="11" start="0b11" description="PCS to SCK Prescaler value is 7."/>
      </BitField>
      <BitField start="24" size="1" name="LSBFE">
        <Enum name="0" start="0b0" description="Data is transferred MSB first."/>
        <Enum name="1" start="0b1" description="Data is transferred LSB first."/>
      </BitField>
      <BitField start="25" size="1" name="CPHA">
        <Enum name="0" start="0b0" description="Data is captured on the leading edge of SCK and changed on the following edge."/>
        <Enum name="1" start="0b1" description="Data is changed on the leading edge of SCK and captured on the following edge."/>
      </BitField>
      <BitField start="26" size="1" name="CPOL">
        <Enum name="0" start="0b0" description="The inactive state value of SCK is low."/>
        <Enum name="1" start="0b1" description="The inactive state value of SCK is high."/>
      </BitField>
      <BitField start="27" size="4" name="FMSZ"/>
      <BitField start="31" size="1" name="DBR">
        <Enum name="0" start="0b0" description="The baud rate is computed normally with a 50/50 duty cycle."/>
        <Enum name="1" start="0b1" description="The baud rate is doubled with the duty cycle depending on the Baud Rate Prescaler."/>
      </BitField>
    </Register>
    <Register start="+0xC+4" size="4" name="SPI1_CTAR1" access="Read/Write" reset_value="0x78000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BR"/>
      <BitField start="4" size="4" name="DT"/>
      <BitField start="8" size="4" name="ASC"/>
      <BitField start="12" size="4" name="CSSCK"/>
      <BitField start="16" size="2" name="PBR">
        <Enum name="00" start="0b00" description="Baud Rate Prescaler value is 2."/>
        <Enum name="01" start="0b01" description="Baud Rate Prescaler value is 3."/>
        <Enum name="10" start="0b10" description="Baud Rate Prescaler value is 5."/>
        <Enum name="11" start="0b11" description="Baud Rate Prescaler value is 7."/>
      </BitField>
      <BitField start="18" size="2" name="PDT">
        <Enum name="00" start="0b00" description="Delay after Transfer Prescaler value is 1."/>
        <Enum name="01" start="0b01" description="Delay after Transfer Prescaler value is 3."/>
        <Enum name="10" start="0b10" description="Delay after Transfer Prescaler value is 5."/>
        <Enum name="11" start="0b11" description="Delay after Transfer Prescaler value is 7."/>
      </BitField>
      <BitField start="20" size="2" name="PASC">
        <Enum name="00" start="0b00" description="Delay after Transfer Prescaler value is 1."/>
        <Enum name="01" start="0b01" description="Delay after Transfer Prescaler value is 3."/>
        <Enum name="10" start="0b10" description="Delay after Transfer Prescaler value is 5."/>
        <Enum name="11" start="0b11" description="Delay after Transfer Prescaler value is 7."/>
      </BitField>
      <BitField start="22" size="2" name="PCSSCK">
        <Enum name="00" start="0b00" description="PCS to SCK Prescaler value is 1."/>
        <Enum name="01" start="0b01" description="PCS to SCK Prescaler value is 3."/>
        <Enum name="10" start="0b10" description="PCS to SCK Prescaler value is 5."/>
        <Enum name="11" start="0b11" description="PCS to SCK Prescaler value is 7."/>
      </BitField>
      <BitField start="24" size="1" name="LSBFE">
        <Enum name="0" start="0b0" description="Data is transferred MSB first."/>
        <Enum name="1" start="0b1" description="Data is transferred LSB first."/>
      </BitField>
      <BitField start="25" size="1" name="CPHA">
        <Enum name="0" start="0b0" description="Data is captured on the leading edge of SCK and changed on the following edge."/>
        <Enum name="1" start="0b1" description="Data is changed on the leading edge of SCK and captured on the following edge."/>
      </BitField>
      <BitField start="26" size="1" name="CPOL">
        <Enum name="0" start="0b0" description="The inactive state value of SCK is low."/>
        <Enum name="1" start="0b1" description="The inactive state value of SCK is high."/>
      </BitField>
      <BitField start="27" size="4" name="FMSZ"/>
      <BitField start="31" size="1" name="DBR">
        <Enum name="0" start="0b0" description="The baud rate is computed normally with a 50/50 duty cycle."/>
        <Enum name="1" start="0b1" description="The baud rate is doubled with the duty cycle depending on the Baud Rate Prescaler."/>
      </BitField>
    </Register>
    <Register start="+0x2C" size="4" name="SPI1_SR" access="Read/Write" reset_value="0x2010000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="POPNXTPTR"/>
      <BitField start="4" size="4" name="RXCTR"/>
      <BitField start="8" size="4" name="TXNXTPTR"/>
      <BitField start="12" size="4" name="TXCTR"/>
      <BitField start="17" size="1" name="RFDF">
        <Enum name="0" start="0b0" description="Rx FIFO is empty."/>
        <Enum name="1" start="0b1" description="Rx FIFO is not empty."/>
      </BitField>
      <BitField start="19" size="1" name="RFOF">
        <Enum name="0" start="0b0" description="No Rx FIFO overflow."/>
        <Enum name="1" start="0b1" description="Rx FIFO overflow has occurred."/>
      </BitField>
      <BitField start="25" size="1" name="TFFF">
        <Enum name="0" start="0b0" description="Tx FIFO is full."/>
        <Enum name="1" start="0b1" description="Tx FIFO is not full."/>
      </BitField>
      <BitField start="27" size="1" name="TFUF">
        <Enum name="0" start="0b0" description="No Tx FIFO underflow."/>
        <Enum name="1" start="0b1" description="Tx FIFO underflow has occurred."/>
      </BitField>
      <BitField start="28" size="1" name="EOQF">
        <Enum name="0" start="0b0" description="EOQ is not set in the executing command."/>
        <Enum name="1" start="0b1" description="EOQ is set in the executing SPI command."/>
      </BitField>
      <BitField start="30" size="1" name="TXRXS">
        <Enum name="0" start="0b0" description="Transmit and receive operations are disabled (DSPI is in stopped state)."/>
        <Enum name="1" start="0b1" description="Transmit and receive operations are enabled (DSPI is in running state)."/>
      </BitField>
      <BitField start="31" size="1" name="TCF">
        <Enum name="0" start="0b0" description="Transfer not complete."/>
        <Enum name="1" start="0b1" description="Transfer complete."/>
      </BitField>
    </Register>
    <Register start="+0x30" size="4" name="SPI1_RSER" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="1" name="RFDF_DIRS">
        <Enum name="0" start="0b0" description="Interrupt request."/>
        <Enum name="1" start="0b1" description="DMA request."/>
      </BitField>
      <BitField start="17" size="1" name="RFDF_RE">
        <Enum name="0" start="0b0" description="RFDF interrupt or DMA requests are disabled"/>
        <Enum name="1" start="0b1" description="RFDF interrupt or DMA requests are enabled"/>
      </BitField>
      <BitField start="19" size="1" name="RFOF_RE">
        <Enum name="0" start="0b0" description="RFOF interrupt requests are disabled."/>
        <Enum name="1" start="0b1" description="RFOF interrupt requests are enabled."/>
      </BitField>
      <BitField start="24" size="1" name="TFFF_DIRS">
        <Enum name="0" start="0b0" description="TFFF flag generates interrupt requests."/>
        <Enum name="1" start="0b1" description="TFFF flag generates DMA requests."/>
      </BitField>
      <BitField start="25" size="1" name="TFFF_RE">
        <Enum name="0" start="0b0" description="TFFF interrupts or DMA requests are disabled."/>
        <Enum name="1" start="0b1" description="TFFF interrupts or DMA requests are enabled."/>
      </BitField>
      <BitField start="27" size="1" name="TFUF_RE">
        <Enum name="0" start="0b0" description="TFUF interrupt requests are disabled."/>
        <Enum name="1" start="0b1" description="TFUF interrupt requests are enabled."/>
      </BitField>
      <BitField start="28" size="1" name="EOQF_RE">
        <Enum name="0" start="0b0" description="EOQF interrupt requests are disabled."/>
        <Enum name="1" start="0b1" description="EOQF interrupt requests are enabled."/>
      </BitField>
      <BitField start="31" size="1" name="TCF_RE">
        <Enum name="0" start="0b0" description="TCF interrupt requests are disabled."/>
        <Enum name="1" start="0b1" description="TCF interrupt requests are enabled."/>
      </BitField>
    </Register>
    <Register start="+0x34" size="4" name="SPI1_PUSHR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TXDATA"/>
      <BitField start="16" size="6" name="PCS">
        <Enum name="0" start="0b0" description="Negate the PCS[x] signal."/>
        <Enum name="1" start="0b1" description="Assert the PCS[x] signal."/>
      </BitField>
      <BitField start="26" size="1" name="CTCNT">
        <Enum name="0" start="0b0" description="Do not clear the TCR[SPI_TCNT] field."/>
        <Enum name="1" start="0b1" description="Clear the TCR[SPI_TCNT] field."/>
      </BitField>
      <BitField start="27" size="1" name="EOQ">
        <Enum name="0" start="0b0" description="The SPI data is not the last data to transfer."/>
        <Enum name="1" start="0b1" description="The SPI data is the last data to transfer."/>
      </BitField>
      <BitField start="28" size="3" name="CTAS">
        <Enum name="000" start="0b000" description="CTAR0"/>
        <Enum name="001" start="0b001" description="CTAR1"/>
        <Enum name="010" start="0b010" description="Reserved"/>
        <Enum name="011" start="0b011" description="Reserved"/>
        <Enum name="100" start="0b100" description="Reserved"/>
        <Enum name="101" start="0b101" description="Reserved"/>
        <Enum name="110" start="0b110" description="Reserved"/>
        <Enum name="111" start="0b111" description="Reserved"/>
      </BitField>
      <BitField start="31" size="1" name="CONT">
        <Enum name="0" start="0b0" description="Return PCSn signals to their inactive state between transfers."/>
        <Enum name="1" start="0b1" description="Keep PCSn signals asserted between transfers."/>
      </BitField>
    </Register>
    <Register start="+0x34" size="4" name="SPI1_PUSHR_SLAVE" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TXDATA"/>
    </Register>
    <Register start="+0x38" size="4" name="SPI1_POPR" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA"/>
    </Register>
    <Register start="+0x3C+0" size="4" name="SPI1_TXFR0" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TXDATA"/>
      <BitField start="16" size="16" name="TXCMD_TXDATA"/>
    </Register>
    <Register start="+0x3C+4" size="4" name="SPI1_TXFR1" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TXDATA"/>
      <BitField start="16" size="16" name="TXCMD_TXDATA"/>
    </Register>
    <Register start="+0x3C+8" size="4" name="SPI1_TXFR2" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TXDATA"/>
      <BitField start="16" size="16" name="TXCMD_TXDATA"/>
    </Register>
    <Register start="+0x3C+12" size="4" name="SPI1_TXFR3" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TXDATA"/>
      <BitField start="16" size="16" name="TXCMD_TXDATA"/>
    </Register>
    <Register start="+0x7C+0" size="4" name="SPI1_RXFR0" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA"/>
    </Register>
    <Register start="+0x7C+4" size="4" name="SPI1_RXFR1" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA"/>
    </Register>
    <Register start="+0x7C+8" size="4" name="SPI1_RXFR2" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA"/>
    </Register>
    <Register start="+0x7C+12" size="4" name="SPI1_RXFR3" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA"/>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SPI2" start="0x400AC000">
    <Register start="+0" size="4" name="SPI2_MCR" access="Read/Write" reset_value="0x4001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HALT">
        <Enum name="0" start="0b0" description="Start transfers."/>
        <Enum name="1" start="0b1" description="Stop transfers."/>
      </BitField>
      <BitField start="8" size="2" name="SMPL_PT">
        <Enum name="00" start="0b00" description="0 system clocks between SCK edge and SIN sample"/>
        <Enum name="01" start="0b01" description="1 system clock between SCK edge and SIN sample"/>
        <Enum name="10" start="0b10" description="2 system clocks between SCK edge and SIN sample"/>
        <Enum name="11" start="0b11" description="Reserved"/>
      </BitField>
      <BitField start="10" size="1" name="CLR_RXF">
        <Enum name="0" start="0b0" description="Do not clear the Rx FIFO counter."/>
        <Enum name="1" start="0b1" description="Clear the Rx FIFO counter."/>
      </BitField>
      <BitField start="11" size="1" name="CLR_TXF">
        <Enum name="0" start="0b0" description="Do not clear the Tx FIFO counter."/>
        <Enum name="1" start="0b1" description="Clear the Tx FIFO counter."/>
      </BitField>
      <BitField start="12" size="1" name="DIS_RXF">
        <Enum name="0" start="0b0" description="Rx FIFO is enabled."/>
        <Enum name="1" start="0b1" description="Rx FIFO is disabled."/>
      </BitField>
      <BitField start="13" size="1" name="DIS_TXF">
        <Enum name="0" start="0b0" description="Tx FIFO is enabled."/>
        <Enum name="1" start="0b1" description="Tx FIFO is disabled."/>
      </BitField>
      <BitField start="14" size="1" name="MDIS">
        <Enum name="0" start="0b0" description="Enable DSPI clocks."/>
        <Enum name="1" start="0b1" description="Allow external logic to disable DSPI clocks."/>
      </BitField>
      <BitField start="15" size="1" name="DOZE">
        <Enum name="0" start="0b0" description="Doze mode has no effect on DSPI."/>
        <Enum name="1" start="0b1" description="Doze mode disables DSPI."/>
      </BitField>
      <BitField start="16" size="6" name="PCSIS">
        <Enum name="0" start="0b0" description="The inactive state of PCSx is low."/>
        <Enum name="1" start="0b1" description="The inactive state of PCSx is high."/>
      </BitField>
      <BitField start="24" size="1" name="ROOE">
        <Enum name="0" start="0b0" description="Incoming data is ignored."/>
        <Enum name="1" start="0b1" description="Incoming data is shifted into the shift register."/>
      </BitField>
      <BitField start="25" size="1" name="PCSSE">
        <Enum name="0" start="0b0" description="PCS[5]/PCSS is used as the Peripheral Chip Select[5] signal."/>
        <Enum name="1" start="0b1" description="PCS[5]/PCSS is used as an active-low PCS Strobe signal."/>
      </BitField>
      <BitField start="26" size="1" name="MTFE">
        <Enum name="0" start="0b0" description="Modified SPI transfer format disabled."/>
        <Enum name="1" start="0b1" description="Modified SPI transfer format enabled."/>
      </BitField>
      <BitField start="27" size="1" name="FRZ">
        <Enum name="0" start="0b0" description="Do not halt serial transfers in debug mode."/>
        <Enum name="1" start="0b1" description="Halt serial transfers in debug mode."/>
      </BitField>
      <BitField start="28" size="2" name="DCONF">
        <Enum name="00" start="0b00" description="SPI"/>
        <Enum name="01" start="0b01" description="Reserved"/>
        <Enum name="10" start="0b10" description="Reserved"/>
        <Enum name="11" start="0b11" description="Reserved"/>
      </BitField>
      <BitField start="30" size="1" name="CONT_SCKE">
        <Enum name="0" start="0b0" description="Continuous SCK disabled."/>
        <Enum name="1" start="0b1" description="Continuous SCK enabled."/>
      </BitField>
      <BitField start="31" size="1" name="MSTR">
        <Enum name="0" start="0b0" description="DSPI is in slave mode."/>
        <Enum name="1" start="0b1" description="DSPI is in master mode."/>
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="SPI2_TCR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="16" name="SPI_TCNT"/>
    </Register>
    <Register start="+0xC" size="4" name="SPI2_CTAR_SLAVE" access="Read/Write" reset_value="0x78000000" reset_mask="0xFFFFFFFF">
      <BitField start="25" size="1" name="CPHA">
        <Enum name="0" start="0b0" description="Data is captured on the leading edge of SCK and changed on the following edge."/>
        <Enum name="1" start="0b1" description="Data is changed on the leading edge of SCK and captured on the following edge."/>
      </BitField>
      <BitField start="26" size="1" name="CPOL">
        <Enum name="0" start="0b0" description="The inactive state value of SCK is low."/>
        <Enum name="1" start="0b1" description="The inactive state value of SCK is high."/>
      </BitField>
      <BitField start="27" size="5" name="FMSZ"/>
    </Register>
    <Register start="+0xC+0" size="4" name="SPI2_CTAR0" access="Read/Write" reset_value="0x78000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BR"/>
      <BitField start="4" size="4" name="DT"/>
      <BitField start="8" size="4" name="ASC"/>
      <BitField start="12" size="4" name="CSSCK"/>
      <BitField start="16" size="2" name="PBR">
        <Enum name="00" start="0b00" description="Baud Rate Prescaler value is 2."/>
        <Enum name="01" start="0b01" description="Baud Rate Prescaler value is 3."/>
        <Enum name="10" start="0b10" description="Baud Rate Prescaler value is 5."/>
        <Enum name="11" start="0b11" description="Baud Rate Prescaler value is 7."/>
      </BitField>
      <BitField start="18" size="2" name="PDT">
        <Enum name="00" start="0b00" description="Delay after Transfer Prescaler value is 1."/>
        <Enum name="01" start="0b01" description="Delay after Transfer Prescaler value is 3."/>
        <Enum name="10" start="0b10" description="Delay after Transfer Prescaler value is 5."/>
        <Enum name="11" start="0b11" description="Delay after Transfer Prescaler value is 7."/>
      </BitField>
      <BitField start="20" size="2" name="PASC">
        <Enum name="00" start="0b00" description="Delay after Transfer Prescaler value is 1."/>
        <Enum name="01" start="0b01" description="Delay after Transfer Prescaler value is 3."/>
        <Enum name="10" start="0b10" description="Delay after Transfer Prescaler value is 5."/>
        <Enum name="11" start="0b11" description="Delay after Transfer Prescaler value is 7."/>
      </BitField>
      <BitField start="22" size="2" name="PCSSCK">
        <Enum name="00" start="0b00" description="PCS to SCK Prescaler value is 1."/>
        <Enum name="01" start="0b01" description="PCS to SCK Prescaler value is 3."/>
        <Enum name="10" start="0b10" description="PCS to SCK Prescaler value is 5."/>
        <Enum name="11" start="0b11" description="PCS to SCK Prescaler value is 7."/>
      </BitField>
      <BitField start="24" size="1" name="LSBFE">
        <Enum name="0" start="0b0" description="Data is transferred MSB first."/>
        <Enum name="1" start="0b1" description="Data is transferred LSB first."/>
      </BitField>
      <BitField start="25" size="1" name="CPHA">
        <Enum name="0" start="0b0" description="Data is captured on the leading edge of SCK and changed on the following edge."/>
        <Enum name="1" start="0b1" description="Data is changed on the leading edge of SCK and captured on the following edge."/>
      </BitField>
      <BitField start="26" size="1" name="CPOL">
        <Enum name="0" start="0b0" description="The inactive state value of SCK is low."/>
        <Enum name="1" start="0b1" description="The inactive state value of SCK is high."/>
      </BitField>
      <BitField start="27" size="4" name="FMSZ"/>
      <BitField start="31" size="1" name="DBR">
        <Enum name="0" start="0b0" description="The baud rate is computed normally with a 50/50 duty cycle."/>
        <Enum name="1" start="0b1" description="The baud rate is doubled with the duty cycle depending on the Baud Rate Prescaler."/>
      </BitField>
    </Register>
    <Register start="+0xC+4" size="4" name="SPI2_CTAR1" access="Read/Write" reset_value="0x78000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="BR"/>
      <BitField start="4" size="4" name="DT"/>
      <BitField start="8" size="4" name="ASC"/>
      <BitField start="12" size="4" name="CSSCK"/>
      <BitField start="16" size="2" name="PBR">
        <Enum name="00" start="0b00" description="Baud Rate Prescaler value is 2."/>
        <Enum name="01" start="0b01" description="Baud Rate Prescaler value is 3."/>
        <Enum name="10" start="0b10" description="Baud Rate Prescaler value is 5."/>
        <Enum name="11" start="0b11" description="Baud Rate Prescaler value is 7."/>
      </BitField>
      <BitField start="18" size="2" name="PDT">
        <Enum name="00" start="0b00" description="Delay after Transfer Prescaler value is 1."/>
        <Enum name="01" start="0b01" description="Delay after Transfer Prescaler value is 3."/>
        <Enum name="10" start="0b10" description="Delay after Transfer Prescaler value is 5."/>
        <Enum name="11" start="0b11" description="Delay after Transfer Prescaler value is 7."/>
      </BitField>
      <BitField start="20" size="2" name="PASC">
        <Enum name="00" start="0b00" description="Delay after Transfer Prescaler value is 1."/>
        <Enum name="01" start="0b01" description="Delay after Transfer Prescaler value is 3."/>
        <Enum name="10" start="0b10" description="Delay after Transfer Prescaler value is 5."/>
        <Enum name="11" start="0b11" description="Delay after Transfer Prescaler value is 7."/>
      </BitField>
      <BitField start="22" size="2" name="PCSSCK">
        <Enum name="00" start="0b00" description="PCS to SCK Prescaler value is 1."/>
        <Enum name="01" start="0b01" description="PCS to SCK Prescaler value is 3."/>
        <Enum name="10" start="0b10" description="PCS to SCK Prescaler value is 5."/>
        <Enum name="11" start="0b11" description="PCS to SCK Prescaler value is 7."/>
      </BitField>
      <BitField start="24" size="1" name="LSBFE">
        <Enum name="0" start="0b0" description="Data is transferred MSB first."/>
        <Enum name="1" start="0b1" description="Data is transferred LSB first."/>
      </BitField>
      <BitField start="25" size="1" name="CPHA">
        <Enum name="0" start="0b0" description="Data is captured on the leading edge of SCK and changed on the following edge."/>
        <Enum name="1" start="0b1" description="Data is changed on the leading edge of SCK and captured on the following edge."/>
      </BitField>
      <BitField start="26" size="1" name="CPOL">
        <Enum name="0" start="0b0" description="The inactive state value of SCK is low."/>
        <Enum name="1" start="0b1" description="The inactive state value of SCK is high."/>
      </BitField>
      <BitField start="27" size="4" name="FMSZ"/>
      <BitField start="31" size="1" name="DBR">
        <Enum name="0" start="0b0" description="The baud rate is computed normally with a 50/50 duty cycle."/>
        <Enum name="1" start="0b1" description="The baud rate is doubled with the duty cycle depending on the Baud Rate Prescaler."/>
      </BitField>
    </Register>
    <Register start="+0x2C" size="4" name="SPI2_SR" access="Read/Write" reset_value="0x2010000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="POPNXTPTR"/>
      <BitField start="4" size="4" name="RXCTR"/>
      <BitField start="8" size="4" name="TXNXTPTR"/>
      <BitField start="12" size="4" name="TXCTR"/>
      <BitField start="17" size="1" name="RFDF">
        <Enum name="0" start="0b0" description="Rx FIFO is empty."/>
        <Enum name="1" start="0b1" description="Rx FIFO is not empty."/>
      </BitField>
      <BitField start="19" size="1" name="RFOF">
        <Enum name="0" start="0b0" description="No Rx FIFO overflow."/>
        <Enum name="1" start="0b1" description="Rx FIFO overflow has occurred."/>
      </BitField>
      <BitField start="25" size="1" name="TFFF">
        <Enum name="0" start="0b0" description="Tx FIFO is full."/>
        <Enum name="1" start="0b1" description="Tx FIFO is not full."/>
      </BitField>
      <BitField start="27" size="1" name="TFUF">
        <Enum name="0" start="0b0" description="No Tx FIFO underflow."/>
        <Enum name="1" start="0b1" description="Tx FIFO underflow has occurred."/>
      </BitField>
      <BitField start="28" size="1" name="EOQF">
        <Enum name="0" start="0b0" description="EOQ is not set in the executing command."/>
        <Enum name="1" start="0b1" description="EOQ is set in the executing SPI command."/>
      </BitField>
      <BitField start="30" size="1" name="TXRXS">
        <Enum name="0" start="0b0" description="Transmit and receive operations are disabled (DSPI is in stopped state)."/>
        <Enum name="1" start="0b1" description="Transmit and receive operations are enabled (DSPI is in running state)."/>
      </BitField>
      <BitField start="31" size="1" name="TCF">
        <Enum name="0" start="0b0" description="Transfer not complete."/>
        <Enum name="1" start="0b1" description="Transfer complete."/>
      </BitField>
    </Register>
    <Register start="+0x30" size="4" name="SPI2_RSER" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="1" name="RFDF_DIRS">
        <Enum name="0" start="0b0" description="Interrupt request."/>
        <Enum name="1" start="0b1" description="DMA request."/>
      </BitField>
      <BitField start="17" size="1" name="RFDF_RE">
        <Enum name="0" start="0b0" description="RFDF interrupt or DMA requests are disabled"/>
        <Enum name="1" start="0b1" description="RFDF interrupt or DMA requests are enabled"/>
      </BitField>
      <BitField start="19" size="1" name="RFOF_RE">
        <Enum name="0" start="0b0" description="RFOF interrupt requests are disabled."/>
        <Enum name="1" start="0b1" description="RFOF interrupt requests are enabled."/>
      </BitField>
      <BitField start="24" size="1" name="TFFF_DIRS">
        <Enum name="0" start="0b0" description="TFFF flag generates interrupt requests."/>
        <Enum name="1" start="0b1" description="TFFF flag generates DMA requests."/>
      </BitField>
      <BitField start="25" size="1" name="TFFF_RE">
        <Enum name="0" start="0b0" description="TFFF interrupts or DMA requests are disabled."/>
        <Enum name="1" start="0b1" description="TFFF interrupts or DMA requests are enabled."/>
      </BitField>
      <BitField start="27" size="1" name="TFUF_RE">
        <Enum name="0" start="0b0" description="TFUF interrupt requests are disabled."/>
        <Enum name="1" start="0b1" description="TFUF interrupt requests are enabled."/>
      </BitField>
      <BitField start="28" size="1" name="EOQF_RE">
        <Enum name="0" start="0b0" description="EOQF interrupt requests are disabled."/>
        <Enum name="1" start="0b1" description="EOQF interrupt requests are enabled."/>
      </BitField>
      <BitField start="31" size="1" name="TCF_RE">
        <Enum name="0" start="0b0" description="TCF interrupt requests are disabled."/>
        <Enum name="1" start="0b1" description="TCF interrupt requests are enabled."/>
      </BitField>
    </Register>
    <Register start="+0x34" size="4" name="SPI2_PUSHR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TXDATA"/>
      <BitField start="16" size="6" name="PCS">
        <Enum name="0" start="0b0" description="Negate the PCS[x] signal."/>
        <Enum name="1" start="0b1" description="Assert the PCS[x] signal."/>
      </BitField>
      <BitField start="26" size="1" name="CTCNT">
        <Enum name="0" start="0b0" description="Do not clear the TCR[SPI_TCNT] field."/>
        <Enum name="1" start="0b1" description="Clear the TCR[SPI_TCNT] field."/>
      </BitField>
      <BitField start="27" size="1" name="EOQ">
        <Enum name="0" start="0b0" description="The SPI data is not the last data to transfer."/>
        <Enum name="1" start="0b1" description="The SPI data is the last data to transfer."/>
      </BitField>
      <BitField start="28" size="3" name="CTAS">
        <Enum name="000" start="0b000" description="CTAR0"/>
        <Enum name="001" start="0b001" description="CTAR1"/>
        <Enum name="010" start="0b010" description="Reserved"/>
        <Enum name="011" start="0b011" description="Reserved"/>
        <Enum name="100" start="0b100" description="Reserved"/>
        <Enum name="101" start="0b101" description="Reserved"/>
        <Enum name="110" start="0b110" description="Reserved"/>
        <Enum name="111" start="0b111" description="Reserved"/>
      </BitField>
      <BitField start="31" size="1" name="CONT">
        <Enum name="0" start="0b0" description="Return PCSn signals to their inactive state between transfers."/>
        <Enum name="1" start="0b1" description="Keep PCSn signals asserted between transfers."/>
      </BitField>
    </Register>
    <Register start="+0x34" size="4" name="SPI2_PUSHR_SLAVE" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TXDATA"/>
    </Register>
    <Register start="+0x38" size="4" name="SPI2_POPR" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA"/>
    </Register>
    <Register start="+0x3C+0" size="4" name="SPI2_TXFR0" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TXDATA"/>
      <BitField start="16" size="16" name="TXCMD_TXDATA"/>
    </Register>
    <Register start="+0x3C+4" size="4" name="SPI2_TXFR1" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TXDATA"/>
      <BitField start="16" size="16" name="TXCMD_TXDATA"/>
    </Register>
    <Register start="+0x3C+8" size="4" name="SPI2_TXFR2" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TXDATA"/>
      <BitField start="16" size="16" name="TXCMD_TXDATA"/>
    </Register>
    <Register start="+0x3C+12" size="4" name="SPI2_TXFR3" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TXDATA"/>
      <BitField start="16" size="16" name="TXCMD_TXDATA"/>
    </Register>
    <Register start="+0x7C+0" size="4" name="SPI2_RXFR0" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA"/>
    </Register>
    <Register start="+0x7C+4" size="4" name="SPI2_RXFR1" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA"/>
    </Register>
    <Register start="+0x7C+8" size="4" name="SPI2_RXFR2" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA"/>
    </Register>
    <Register start="+0x7C+12" size="4" name="SPI2_RXFR3" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RXDATA"/>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="I2S0" start="0x4002F000">
    <Register start="+0" size="4" name="I2S0_TCSR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FRDE">
        <Enum name="0" start="0b0" description="Disables the DMA request."/>
        <Enum name="1" start="0b1" description="Enables the DMA request."/>
      </BitField>
      <BitField start="1" size="1" name="FWDE">
        <Enum name="0" start="0b0" description="Disables the DMA request."/>
        <Enum name="1" start="0b1" description="Enables the DMA request."/>
      </BitField>
      <BitField start="8" size="1" name="FRIE">
        <Enum name="0" start="0b0" description="Disables the interrupt."/>
        <Enum name="1" start="0b1" description="Enables the interrupt."/>
      </BitField>
      <BitField start="9" size="1" name="FWIE">
        <Enum name="0" start="0b0" description="Disables the interrupt."/>
        <Enum name="1" start="0b1" description="Enables the interrupt."/>
      </BitField>
      <BitField start="10" size="1" name="FEIE">
        <Enum name="0" start="0b0" description="Disables the interrupt,"/>
        <Enum name="1" start="0b1" description="Enables the interrupt."/>
      </BitField>
      <BitField start="11" size="1" name="SEIE">
        <Enum name="0" start="0b0" description="Disables interrupt."/>
        <Enum name="1" start="0b1" description="Enables interrupt."/>
      </BitField>
      <BitField start="12" size="1" name="WSIE">
        <Enum name="0" start="0b0" description="Disables interrupt."/>
        <Enum name="1" start="0b1" description="Enables interrupt."/>
      </BitField>
      <BitField start="16" size="1" name="FRF">
        <Enum name="0" start="0b0" description="Transmit FIFO watermark not reached."/>
        <Enum name="1" start="0b1" description="Transmit FIFO watermark has been reached."/>
      </BitField>
      <BitField start="17" size="1" name="FWF">
        <Enum name="0" start="0b0" description="No enabled transmit FIFO is empty."/>
        <Enum name="1" start="0b1" description="Enabled transmit FIFO is empty."/>
      </BitField>
      <BitField start="18" size="1" name="FEF">
        <Enum name="0" start="0b0" description="Transmit underrun not detected."/>
        <Enum name="1" start="0b1" description="Transmit underrun detected."/>
      </BitField>
      <BitField start="19" size="1" name="SEF">
        <Enum name="0" start="0b0" description="Sync error not detected."/>
        <Enum name="1" start="0b1" description="Frame sync error detected."/>
      </BitField>
      <BitField start="20" size="1" name="WSF">
        <Enum name="0" start="0b0" description="Start of word not detected."/>
        <Enum name="1" start="0b1" description="Start of word detected."/>
      </BitField>
      <BitField start="24" size="1" name="SR">
        <Enum name="0" start="0b0" description="No effect."/>
        <Enum name="1" start="0b1" description="Software reset."/>
      </BitField>
      <BitField start="25" size="1" name="FR">
        <Enum name="0" start="0b0" description="No effect."/>
        <Enum name="1" start="0b1" description="FIFO reset."/>
      </BitField>
      <BitField start="28" size="1" name="BCE">
        <Enum name="0" start="0b0" description="Transmit bit clock is disabled"/>
        <Enum name="1" start="0b1" description="Transmit bit clock is enabled"/>
      </BitField>
      <BitField start="29" size="1" name="DBGE">
        <Enum name="0" start="0b0" description="Transmitter is disabled in debug mode, after completing the current frame."/>
        <Enum name="1" start="0b1" description="Transmitter is enabled in debug mode."/>
      </BitField>
      <BitField start="30" size="1" name="STOPE">
        <Enum name="0" start="0b0" description="Transmitter disabled in stop mode."/>
        <Enum name="1" start="0b1" description="Transmitter enabled in stop mode."/>
      </BitField>
      <BitField start="31" size="1" name="TE">
        <Enum name="0" start="0b0" description="Transmitter is disabled."/>
        <Enum name="1" start="0b1" description="Transmitter is enabled, or transmitter has been disabled and not end of frame."/>
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="I2S0_TCR1" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="TFW"/>
    </Register>
    <Register start="+0x8" size="4" name="I2S0_TCR2" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DIV"/>
      <BitField start="24" size="1" name="BCD">
        <Enum name="0" start="0b0" description="Bit clock is generated externally (slave mode)."/>
        <Enum name="1" start="0b1" description="Bit clock is generated internally (master mode)."/>
      </BitField>
      <BitField start="25" size="1" name="BCP">
        <Enum name="0" start="0b0" description="Bit Clock is active high (drive outputs on rising edge and sample inputs on falling edge)."/>
        <Enum name="1" start="0b1" description="Bit Clock is active low (drive outputs on falling edge and sample inputs on rising edge)."/>
      </BitField>
      <BitField start="26" size="2" name="MSEL">
        <Enum name="00" start="0b00" description="Bus Clock selected."/>
        <Enum name="01" start="0b01" description="Master Clock 1 selected."/>
        <Enum name="10" start="0b10" description="Master Clock 2 selected."/>
        <Enum name="11" start="0b11" description="Master Clock 3 selected."/>
      </BitField>
      <BitField start="28" size="1" name="BCI">
        <Enum name="0" start="0b0" description="No effect."/>
        <Enum name="1" start="0b1" description="Internal logic is clocked by external bit clock."/>
      </BitField>
      <BitField start="29" size="1" name="BCS">
        <Enum name="0" start="0b0" description="Use the normal bit clock source."/>
        <Enum name="1" start="0b1" description="Swap the bit clock source."/>
      </BitField>
      <BitField start="30" size="2" name="SYNC">
        <Enum name="00" start="0b00" description="Asynchronous mode."/>
        <Enum name="01" start="0b01" description="Synchronous with receiver."/>
        <Enum name="10" start="0b10" description="Synchronous with another SAI transmitter."/>
        <Enum name="11" start="0b11" description="Synchronous with another SAI receiver."/>
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="I2S0_TCR3" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="WDFL"/>
      <BitField start="16" size="2" name="TCE"/>
    </Register>
    <Register start="+0x10" size="4" name="I2S0_TCR4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FSD">
        <Enum name="0" start="0b0" description="Frame Sync is generated externally (slave mode)."/>
        <Enum name="1" start="0b1" description="Frame Sync is generated internally (master mode)."/>
      </BitField>
      <BitField start="1" size="1" name="FSP">
        <Enum name="0" start="0b0" description="Frame sync is active high."/>
        <Enum name="1" start="0b1" description="Frame sync is active low."/>
      </BitField>
      <BitField start="3" size="1" name="FSE">
        <Enum name="0" start="0b0" description="Frame sync asserts with the first bit of the frame."/>
        <Enum name="1" start="0b1" description="Frame sync asserts one bit before the first bit of the frame."/>
      </BitField>
      <BitField start="4" size="1" name="MF">
        <Enum name="0" start="0b0" description="LBS is transmitted/received first."/>
        <Enum name="1" start="0b1" description="MBS is transmitted/received first."/>
      </BitField>
      <BitField start="8" size="5" name="SYWD"/>
      <BitField start="16" size="5" name="FRSZ"/>
    </Register>
    <Register start="+0x14" size="4" name="I2S0_TCR5" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="8" size="5" name="FBT"/>
      <BitField start="16" size="5" name="W0W"/>
      <BitField start="24" size="5" name="WNW"/>
    </Register>
    <Register start="+0x20+0" size="4" name="I2S0_TDR0" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TDR"/>
    </Register>
    <Register start="+0x20+4" size="4" name="I2S0_TDR1" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TDR"/>
    </Register>
    <Register start="+0x40+0" size="4" name="I2S0_TFR0" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="RFP"/>
      <BitField start="16" size="4" name="WFP"/>
    </Register>
    <Register start="+0x40+4" size="4" name="I2S0_TFR1" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="RFP"/>
      <BitField start="16" size="4" name="WFP"/>
    </Register>
    <Register start="+0x60" size="4" name="I2S0_TMR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TWM">
        <Enum name="0" start="0b0" description="Word N is enabled."/>
        <Enum name="1" start="0b1" description="Word N is masked. The transmit data pins are tri-stated when masked."/>
      </BitField>
    </Register>
    <Register start="+0x80" size="4" name="I2S0_RCSR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FRDE">
        <Enum name="0" start="0b0" description="Disables the DMA request."/>
        <Enum name="1" start="0b1" description="Enables the DMA request."/>
      </BitField>
      <BitField start="1" size="1" name="FWDE">
        <Enum name="0" start="0b0" description="Disables the DMA request."/>
        <Enum name="1" start="0b1" description="Enables the DMA request."/>
      </BitField>
      <BitField start="8" size="1" name="FRIE">
        <Enum name="0" start="0b0" description="Disables the interrupt."/>
        <Enum name="1" start="0b1" description="Enables the interrupt."/>
      </BitField>
      <BitField start="9" size="1" name="FWIE">
        <Enum name="0" start="0b0" description="Disables the interrupt."/>
        <Enum name="1" start="0b1" description="Enables the interrupt."/>
      </BitField>
      <BitField start="10" size="1" name="FEIE">
        <Enum name="0" start="0b0" description="Disables the interrupt,"/>
        <Enum name="1" start="0b1" description="Enables the interrupt."/>
      </BitField>
      <BitField start="11" size="1" name="SEIE">
        <Enum name="0" start="0b0" description="Disables interrupt."/>
        <Enum name="1" start="0b1" description="Enables interrupt."/>
      </BitField>
      <BitField start="12" size="1" name="WSIE">
        <Enum name="0" start="0b0" description="Disables interrupt."/>
        <Enum name="1" start="0b1" description="Enables interrupt."/>
      </BitField>
      <BitField start="16" size="1" name="FRF">
        <Enum name="0" start="0b0" description="Receive FIFO watermark not reached."/>
        <Enum name="1" start="0b1" description="Receive FIFO watermark has been reached."/>
      </BitField>
      <BitField start="17" size="1" name="FWF">
        <Enum name="0" start="0b0" description="No enabled receive FIFO is full."/>
        <Enum name="1" start="0b1" description="Enabled receive FIFO is full."/>
      </BitField>
      <BitField start="18" size="1" name="FEF">
        <Enum name="0" start="0b0" description="Receive overflow not detected."/>
        <Enum name="1" start="0b1" description="Receive overflow detected."/>
      </BitField>
      <BitField start="19" size="1" name="SEF">
        <Enum name="0" start="0b0" description="Sync error not detected."/>
        <Enum name="1" start="0b1" description="Frame sync error detected."/>
      </BitField>
      <BitField start="20" size="1" name="WSF">
        <Enum name="0" start="0b0" description="Start of word not detected."/>
        <Enum name="1" start="0b1" description="Start of word detected."/>
      </BitField>
      <BitField start="24" size="1" name="SR">
        <Enum name="0" start="0b0" description="No effect."/>
        <Enum name="1" start="0b1" description="Software reset."/>
      </BitField>
      <BitField start="25" size="1" name="FR">
        <Enum name="0" start="0b0" description="No effect."/>
        <Enum name="1" start="0b1" description="FIFO reset."/>
      </BitField>
      <BitField start="28" size="1" name="BCE">
        <Enum name="0" start="0b0" description="Receive bit clock is disabled"/>
        <Enum name="1" start="0b1" description="Receive bit clock is enabled"/>
      </BitField>
      <BitField start="29" size="1" name="DBGE">
        <Enum name="0" start="0b0" description="Receiver is disabled in debug mode, after completing the current frame."/>
        <Enum name="1" start="0b1" description="Receiver is enabled in debug mode."/>
      </BitField>
      <BitField start="30" size="1" name="STOPE">
        <Enum name="0" start="0b0" description="Receiver disabled in stop mode."/>
        <Enum name="1" start="0b1" description="Receiver enabled in stop mode."/>
      </BitField>
      <BitField start="31" size="1" name="RE">
        <Enum name="0" start="0b0" description="Receiver is disabled."/>
        <Enum name="1" start="0b1" description="Receiver is enabled, or receiver has been disabled and not end of frame."/>
      </BitField>
    </Register>
    <Register start="+0x84" size="4" name="I2S0_RCR1" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="RFW"/>
    </Register>
    <Register start="+0x88" size="4" name="I2S0_RCR2" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DIV"/>
      <BitField start="24" size="1" name="BCD">
        <Enum name="0" start="0b0" description="Bit clock is generated externally (slave mode)."/>
        <Enum name="1" start="0b1" description="Bit clock is generated internally (master mode)."/>
      </BitField>
      <BitField start="25" size="1" name="BCP">
        <Enum name="0" start="0b0" description="Bit Clock is active high (drive outputs on rising edge and sample inputs on falling edge)."/>
        <Enum name="1" start="0b1" description="Bit Clock is active low (drive outputs on falling edge and sample inputs on rising edge)."/>
      </BitField>
      <BitField start="26" size="2" name="MSEL">
        <Enum name="00" start="0b00" description="Bus Clock selected."/>
        <Enum name="01" start="0b01" description="Master Clock 1 selected."/>
        <Enum name="10" start="0b10" description="Master Clock 2 selected."/>
        <Enum name="11" start="0b11" description="Master Clock 3 selected."/>
      </BitField>
      <BitField start="28" size="1" name="BCI">
        <Enum name="0" start="0b0" description="No effect."/>
        <Enum name="1" start="0b1" description="Internal logic is clocked as if bit clock was externally generated."/>
      </BitField>
      <BitField start="29" size="1" name="BCS">
        <Enum name="0" start="0b0" description="Use the normal bit clock source."/>
        <Enum name="1" start="0b1" description="Swap the bit clock source."/>
      </BitField>
      <BitField start="30" size="2" name="SYNC">
        <Enum name="00" start="0b00" description="Asynchronous mode."/>
        <Enum name="01" start="0b01" description="Synchronous with transmitter."/>
        <Enum name="10" start="0b10" description="Synchronous with another SAI receiver."/>
        <Enum name="11" start="0b11" description="Synchronous with another SAI transmitter."/>
      </BitField>
    </Register>
    <Register start="+0x8C" size="4" name="I2S0_RCR3" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="WDFL"/>
      <BitField start="16" size="2" name="RCE"/>
    </Register>
    <Register start="+0x90" size="4" name="I2S0_RCR4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FSD">
        <Enum name="0" start="0b0" description="Frame Sync is generated externally (slave mode)."/>
        <Enum name="1" start="0b1" description="Frame Sync is generated internally (master mode)."/>
      </BitField>
      <BitField start="1" size="1" name="FSP">
        <Enum name="0" start="0b0" description="Frame sync is active high."/>
        <Enum name="1" start="0b1" description="Frame sync is active low."/>
      </BitField>
      <BitField start="3" size="1" name="FSE">
        <Enum name="0" start="0b0" description="Frame sync asserts with the first bit of the frame."/>
        <Enum name="1" start="0b1" description="Frame sync asserts one bit before the first bit of the frame."/>
      </BitField>
      <BitField start="4" size="1" name="MF">
        <Enum name="0" start="0b0" description="LBS is transmitted/received first."/>
        <Enum name="1" start="0b1" description="MBS is transmitted/received first."/>
      </BitField>
      <BitField start="8" size="5" name="SYWD"/>
      <BitField start="16" size="5" name="FRSZ"/>
    </Register>
    <Register start="+0x94" size="4" name="I2S0_RCR5" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="8" size="5" name="FBT"/>
      <BitField start="16" size="5" name="W0W"/>
      <BitField start="24" size="5" name="WNW"/>
    </Register>
    <Register start="+0xA0+0" size="4" name="I2S0_RDR0" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RDR"/>
    </Register>
    <Register start="+0xA0+4" size="4" name="I2S0_RDR1" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RDR"/>
    </Register>
    <Register start="+0xC0+0" size="4" name="I2S0_RFR0" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="RFP"/>
      <BitField start="16" size="4" name="WFP"/>
    </Register>
    <Register start="+0xC0+4" size="4" name="I2S0_RFR1" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="RFP"/>
      <BitField start="16" size="4" name="WFP"/>
    </Register>
    <Register start="+0xE0" size="4" name="I2S0_RMR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RWM">
        <Enum name="0" start="0b0" description="Word N is enabled."/>
        <Enum name="1" start="0b1" description="Word N is masked."/>
      </BitField>
    </Register>
    <Register start="+0x100" size="4" name="I2S0_MCR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="MICS">
        <Enum name="00" start="0b00" description="MCLK Divider input clock 0 selected."/>
        <Enum name="01" start="0b01" description="MCLK Divider input clock 1 selected."/>
        <Enum name="10" start="0b10" description="MCLK Divider input clock 2 selected."/>
        <Enum name="11" start="0b11" description="MCLK Divider input clock 3 selected."/>
      </BitField>
      <BitField start="30" size="1" name="MOE">
        <Enum name="0" start="0b0" description="SAI_MCLK pin is configured as an input that bypasses the MCLK Divider."/>
        <Enum name="1" start="0b1" description="SAI_MCLK pin is configured as an output from the MCLK Divider and the MCLK Divider is enabled."/>
      </BitField>
      <BitField start="31" size="1" name="DUF">
        <Enum name="0" start="0b0" description="MCLK Divider ratio is not being updated currently."/>
        <Enum name="1" start="0b1" description="MCLK Divider ratio is updating on-the-fly. Furthur updates to the MCLK Divider ratio are blocked while this flag remains set."/>
      </BitField>
    </Register>
    <Register start="+0x104" size="4" name="I2S0_MDR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="DIVIDE"/>
      <BitField start="12" size="8" name="FRACT"/>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="I2S1" start="0x400AF000">
    <Register start="+0" size="4" name="I2S1_TCSR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FRDE">
        <Enum name="0" start="0b0" description="Disables the DMA request."/>
        <Enum name="1" start="0b1" description="Enables the DMA request."/>
      </BitField>
      <BitField start="1" size="1" name="FWDE">
        <Enum name="0" start="0b0" description="Disables the DMA request."/>
        <Enum name="1" start="0b1" description="Enables the DMA request."/>
      </BitField>
      <BitField start="8" size="1" name="FRIE">
        <Enum name="0" start="0b0" description="Disables the interrupt."/>
        <Enum name="1" start="0b1" description="Enables the interrupt."/>
      </BitField>
      <BitField start="9" size="1" name="FWIE">
        <Enum name="0" start="0b0" description="Disables the interrupt."/>
        <Enum name="1" start="0b1" description="Enables the interrupt."/>
      </BitField>
      <BitField start="10" size="1" name="FEIE">
        <Enum name="0" start="0b0" description="Disables the interrupt,"/>
        <Enum name="1" start="0b1" description="Enables the interrupt."/>
      </BitField>
      <BitField start="11" size="1" name="SEIE">
        <Enum name="0" start="0b0" description="Disables interrupt."/>
        <Enum name="1" start="0b1" description="Enables interrupt."/>
      </BitField>
      <BitField start="12" size="1" name="WSIE">
        <Enum name="0" start="0b0" description="Disables interrupt."/>
        <Enum name="1" start="0b1" description="Enables interrupt."/>
      </BitField>
      <BitField start="16" size="1" name="FRF">
        <Enum name="0" start="0b0" description="Transmit FIFO watermark not reached."/>
        <Enum name="1" start="0b1" description="Transmit FIFO watermark has been reached."/>
      </BitField>
      <BitField start="17" size="1" name="FWF">
        <Enum name="0" start="0b0" description="No enabled transmit FIFO is empty."/>
        <Enum name="1" start="0b1" description="Enabled transmit FIFO is empty."/>
      </BitField>
      <BitField start="18" size="1" name="FEF">
        <Enum name="0" start="0b0" description="Transmit underrun not detected."/>
        <Enum name="1" start="0b1" description="Transmit underrun detected."/>
      </BitField>
      <BitField start="19" size="1" name="SEF">
        <Enum name="0" start="0b0" description="Sync error not detected."/>
        <Enum name="1" start="0b1" description="Frame sync error detected."/>
      </BitField>
      <BitField start="20" size="1" name="WSF">
        <Enum name="0" start="0b0" description="Start of word not detected."/>
        <Enum name="1" start="0b1" description="Start of word detected."/>
      </BitField>
      <BitField start="24" size="1" name="SR">
        <Enum name="0" start="0b0" description="No effect."/>
        <Enum name="1" start="0b1" description="Software reset."/>
      </BitField>
      <BitField start="25" size="1" name="FR">
        <Enum name="0" start="0b0" description="No effect."/>
        <Enum name="1" start="0b1" description="FIFO reset."/>
      </BitField>
      <BitField start="28" size="1" name="BCE">
        <Enum name="0" start="0b0" description="Transmit bit clock is disabled"/>
        <Enum name="1" start="0b1" description="Transmit bit clock is enabled"/>
      </BitField>
      <BitField start="29" size="1" name="DBGE">
        <Enum name="0" start="0b0" description="Transmitter is disabled in debug mode, after completing the current frame."/>
        <Enum name="1" start="0b1" description="Transmitter is enabled in debug mode."/>
      </BitField>
      <BitField start="30" size="1" name="STOPE">
        <Enum name="0" start="0b0" description="Transmitter disabled in stop mode."/>
        <Enum name="1" start="0b1" description="Transmitter enabled in stop mode."/>
      </BitField>
      <BitField start="31" size="1" name="TE">
        <Enum name="0" start="0b0" description="Transmitter is disabled."/>
        <Enum name="1" start="0b1" description="Transmitter is enabled, or transmitter has been disabled and not end of frame."/>
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="I2S1_TCR1" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="TFW"/>
    </Register>
    <Register start="+0x8" size="4" name="I2S1_TCR2" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DIV"/>
      <BitField start="24" size="1" name="BCD">
        <Enum name="0" start="0b0" description="Bit clock is generated externally (slave mode)."/>
        <Enum name="1" start="0b1" description="Bit clock is generated internally (master mode)."/>
      </BitField>
      <BitField start="25" size="1" name="BCP">
        <Enum name="0" start="0b0" description="Bit Clock is active high (drive outputs on rising edge and sample inputs on falling edge)."/>
        <Enum name="1" start="0b1" description="Bit Clock is active low (drive outputs on falling edge and sample inputs on rising edge)."/>
      </BitField>
      <BitField start="26" size="2" name="MSEL">
        <Enum name="00" start="0b00" description="Bus Clock selected."/>
        <Enum name="01" start="0b01" description="Master Clock 1 selected."/>
        <Enum name="10" start="0b10" description="Master Clock 2 selected."/>
        <Enum name="11" start="0b11" description="Master Clock 3 selected."/>
      </BitField>
      <BitField start="28" size="1" name="BCI">
        <Enum name="0" start="0b0" description="No effect."/>
        <Enum name="1" start="0b1" description="Internal logic is clocked by external bit clock."/>
      </BitField>
      <BitField start="29" size="1" name="BCS">
        <Enum name="0" start="0b0" description="Use the normal bit clock source."/>
        <Enum name="1" start="0b1" description="Swap the bit clock source."/>
      </BitField>
      <BitField start="30" size="2" name="SYNC">
        <Enum name="00" start="0b00" description="Asynchronous mode."/>
        <Enum name="01" start="0b01" description="Synchronous with receiver."/>
        <Enum name="10" start="0b10" description="Synchronous with another SAI transmitter."/>
        <Enum name="11" start="0b11" description="Synchronous with another SAI receiver."/>
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="I2S1_TCR3" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="WDFL"/>
      <BitField start="16" size="2" name="TCE"/>
    </Register>
    <Register start="+0x10" size="4" name="I2S1_TCR4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FSD">
        <Enum name="0" start="0b0" description="Frame Sync is generated externally (slave mode)."/>
        <Enum name="1" start="0b1" description="Frame Sync is generated internally (master mode)."/>
      </BitField>
      <BitField start="1" size="1" name="FSP">
        <Enum name="0" start="0b0" description="Frame sync is active high."/>
        <Enum name="1" start="0b1" description="Frame sync is active low."/>
      </BitField>
      <BitField start="3" size="1" name="FSE">
        <Enum name="0" start="0b0" description="Frame sync asserts with the first bit of the frame."/>
        <Enum name="1" start="0b1" description="Frame sync asserts one bit before the first bit of the frame."/>
      </BitField>
      <BitField start="4" size="1" name="MF">
        <Enum name="0" start="0b0" description="LBS is transmitted/received first."/>
        <Enum name="1" start="0b1" description="MBS is transmitted/received first."/>
      </BitField>
      <BitField start="8" size="5" name="SYWD"/>
      <BitField start="16" size="5" name="FRSZ"/>
    </Register>
    <Register start="+0x14" size="4" name="I2S1_TCR5" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="8" size="5" name="FBT"/>
      <BitField start="16" size="5" name="W0W"/>
      <BitField start="24" size="5" name="WNW"/>
    </Register>
    <Register start="+0x20+0" size="4" name="I2S1_TDR0" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TDR"/>
    </Register>
    <Register start="+0x20+4" size="4" name="I2S1_TDR1" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TDR"/>
    </Register>
    <Register start="+0x40+0" size="4" name="I2S1_TFR0" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="RFP"/>
      <BitField start="16" size="4" name="WFP"/>
    </Register>
    <Register start="+0x40+4" size="4" name="I2S1_TFR1" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="RFP"/>
      <BitField start="16" size="4" name="WFP"/>
    </Register>
    <Register start="+0x60" size="4" name="I2S1_TMR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TWM">
        <Enum name="0" start="0b0" description="Word N is enabled."/>
        <Enum name="1" start="0b1" description="Word N is masked. The transmit data pins are tri-stated when masked."/>
      </BitField>
    </Register>
    <Register start="+0x80" size="4" name="I2S1_RCSR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FRDE">
        <Enum name="0" start="0b0" description="Disables the DMA request."/>
        <Enum name="1" start="0b1" description="Enables the DMA request."/>
      </BitField>
      <BitField start="1" size="1" name="FWDE">
        <Enum name="0" start="0b0" description="Disables the DMA request."/>
        <Enum name="1" start="0b1" description="Enables the DMA request."/>
      </BitField>
      <BitField start="8" size="1" name="FRIE">
        <Enum name="0" start="0b0" description="Disables the interrupt."/>
        <Enum name="1" start="0b1" description="Enables the interrupt."/>
      </BitField>
      <BitField start="9" size="1" name="FWIE">
        <Enum name="0" start="0b0" description="Disables the interrupt."/>
        <Enum name="1" start="0b1" description="Enables the interrupt."/>
      </BitField>
      <BitField start="10" size="1" name="FEIE">
        <Enum name="0" start="0b0" description="Disables the interrupt,"/>
        <Enum name="1" start="0b1" description="Enables the interrupt."/>
      </BitField>
      <BitField start="11" size="1" name="SEIE">
        <Enum name="0" start="0b0" description="Disables interrupt."/>
        <Enum name="1" start="0b1" description="Enables interrupt."/>
      </BitField>
      <BitField start="12" size="1" name="WSIE">
        <Enum name="0" start="0b0" description="Disables interrupt."/>
        <Enum name="1" start="0b1" description="Enables interrupt."/>
      </BitField>
      <BitField start="16" size="1" name="FRF">
        <Enum name="0" start="0b0" description="Receive FIFO watermark not reached."/>
        <Enum name="1" start="0b1" description="Receive FIFO watermark has been reached."/>
      </BitField>
      <BitField start="17" size="1" name="FWF">
        <Enum name="0" start="0b0" description="No enabled receive FIFO is full."/>
        <Enum name="1" start="0b1" description="Enabled receive FIFO is full."/>
      </BitField>
      <BitField start="18" size="1" name="FEF">
        <Enum name="0" start="0b0" description="Receive overflow not detected."/>
        <Enum name="1" start="0b1" description="Receive overflow detected."/>
      </BitField>
      <BitField start="19" size="1" name="SEF">
        <Enum name="0" start="0b0" description="Sync error not detected."/>
        <Enum name="1" start="0b1" description="Frame sync error detected."/>
      </BitField>
      <BitField start="20" size="1" name="WSF">
        <Enum name="0" start="0b0" description="Start of word not detected."/>
        <Enum name="1" start="0b1" description="Start of word detected."/>
      </BitField>
      <BitField start="24" size="1" name="SR">
        <Enum name="0" start="0b0" description="No effect."/>
        <Enum name="1" start="0b1" description="Software reset."/>
      </BitField>
      <BitField start="25" size="1" name="FR">
        <Enum name="0" start="0b0" description="No effect."/>
        <Enum name="1" start="0b1" description="FIFO reset."/>
      </BitField>
      <BitField start="28" size="1" name="BCE">
        <Enum name="0" start="0b0" description="Receive bit clock is disabled"/>
        <Enum name="1" start="0b1" description="Receive bit clock is enabled"/>
      </BitField>
      <BitField start="29" size="1" name="DBGE">
        <Enum name="0" start="0b0" description="Receiver is disabled in debug mode, after completing the current frame."/>
        <Enum name="1" start="0b1" description="Receiver is enabled in debug mode."/>
      </BitField>
      <BitField start="30" size="1" name="STOPE">
        <Enum name="0" start="0b0" description="Receiver disabled in stop mode."/>
        <Enum name="1" start="0b1" description="Receiver enabled in stop mode."/>
      </BitField>
      <BitField start="31" size="1" name="RE">
        <Enum name="0" start="0b0" description="Receiver is disabled."/>
        <Enum name="1" start="0b1" description="Receiver is enabled, or receiver has been disabled and not end of frame."/>
      </BitField>
    </Register>
    <Register start="+0x84" size="4" name="I2S1_RCR1" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="RFW"/>
    </Register>
    <Register start="+0x88" size="4" name="I2S1_RCR2" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DIV"/>
      <BitField start="24" size="1" name="BCD">
        <Enum name="0" start="0b0" description="Bit clock is generated externally (slave mode)."/>
        <Enum name="1" start="0b1" description="Bit clock is generated internally (master mode)."/>
      </BitField>
      <BitField start="25" size="1" name="BCP">
        <Enum name="0" start="0b0" description="Bit Clock is active high (drive outputs on rising edge and sample inputs on falling edge)."/>
        <Enum name="1" start="0b1" description="Bit Clock is active low (drive outputs on falling edge and sample inputs on rising edge)."/>
      </BitField>
      <BitField start="26" size="2" name="MSEL">
        <Enum name="00" start="0b00" description="Bus Clock selected."/>
        <Enum name="01" start="0b01" description="Master Clock 1 selected."/>
        <Enum name="10" start="0b10" description="Master Clock 2 selected."/>
        <Enum name="11" start="0b11" description="Master Clock 3 selected."/>
      </BitField>
      <BitField start="28" size="1" name="BCI">
        <Enum name="0" start="0b0" description="No effect."/>
        <Enum name="1" start="0b1" description="Internal logic is clocked as if bit clock was externally generated."/>
      </BitField>
      <BitField start="29" size="1" name="BCS">
        <Enum name="0" start="0b0" description="Use the normal bit clock source."/>
        <Enum name="1" start="0b1" description="Swap the bit clock source."/>
      </BitField>
      <BitField start="30" size="2" name="SYNC">
        <Enum name="00" start="0b00" description="Asynchronous mode."/>
        <Enum name="01" start="0b01" description="Synchronous with transmitter."/>
        <Enum name="10" start="0b10" description="Synchronous with another SAI receiver."/>
        <Enum name="11" start="0b11" description="Synchronous with another SAI transmitter."/>
      </BitField>
    </Register>
    <Register start="+0x8C" size="4" name="I2S1_RCR3" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="WDFL"/>
      <BitField start="16" size="2" name="RCE"/>
    </Register>
    <Register start="+0x90" size="4" name="I2S1_RCR4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FSD">
        <Enum name="0" start="0b0" description="Frame Sync is generated externally (slave mode)."/>
        <Enum name="1" start="0b1" description="Frame Sync is generated internally (master mode)."/>
      </BitField>
      <BitField start="1" size="1" name="FSP">
        <Enum name="0" start="0b0" description="Frame sync is active high."/>
        <Enum name="1" start="0b1" description="Frame sync is active low."/>
      </BitField>
      <BitField start="3" size="1" name="FSE">
        <Enum name="0" start="0b0" description="Frame sync asserts with the first bit of the frame."/>
        <Enum name="1" start="0b1" description="Frame sync asserts one bit before the first bit of the frame."/>
      </BitField>
      <BitField start="4" size="1" name="MF">
        <Enum name="0" start="0b0" description="LBS is transmitted/received first."/>
        <Enum name="1" start="0b1" description="MBS is transmitted/received first."/>
      </BitField>
      <BitField start="8" size="5" name="SYWD"/>
      <BitField start="16" size="5" name="FRSZ"/>
    </Register>
    <Register start="+0x94" size="4" name="I2S1_RCR5" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="8" size="5" name="FBT"/>
      <BitField start="16" size="5" name="W0W"/>
      <BitField start="24" size="5" name="WNW"/>
    </Register>
    <Register start="+0xA0+0" size="4" name="I2S1_RDR0" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RDR"/>
    </Register>
    <Register start="+0xA0+4" size="4" name="I2S1_RDR1" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RDR"/>
    </Register>
    <Register start="+0xC0+0" size="4" name="I2S1_RFR0" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="RFP"/>
      <BitField start="16" size="4" name="WFP"/>
    </Register>
    <Register start="+0xC0+4" size="4" name="I2S1_RFR1" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="RFP"/>
      <BitField start="16" size="4" name="WFP"/>
    </Register>
    <Register start="+0xE0" size="4" name="I2S1_RMR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RWM">
        <Enum name="0" start="0b0" description="Word N is enabled."/>
        <Enum name="1" start="0b1" description="Word N is masked."/>
      </BitField>
    </Register>
    <Register start="+0x100" size="4" name="I2S1_MCR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="MICS">
        <Enum name="00" start="0b00" description="MCLK Divider input clock 0 selected."/>
        <Enum name="01" start="0b01" description="MCLK Divider input clock 1 selected."/>
        <Enum name="10" start="0b10" description="MCLK Divider input clock 2 selected."/>
        <Enum name="11" start="0b11" description="MCLK Divider input clock 3 selected."/>
      </BitField>
      <BitField start="30" size="1" name="MOE">
        <Enum name="0" start="0b0" description="SAI_MCLK pin is configured as an input that bypasses the MCLK Divider."/>
        <Enum name="1" start="0b1" description="SAI_MCLK pin is configured as an output from the MCLK Divider and the MCLK Divider is enabled."/>
      </BitField>
      <BitField start="31" size="1" name="DUF">
        <Enum name="0" start="0b0" description="MCLK Divider ratio is not being updated currently."/>
        <Enum name="1" start="0b1" description="MCLK Divider ratio is updating on-the-fly. Furthur updates to the MCLK Divider ratio are blocked while this flag remains set."/>
      </BitField>
    </Register>
    <Register start="+0x104" size="4" name="I2S1_MDR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="DIVIDE"/>
      <BitField start="12" size="8" name="FRACT"/>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="CRC" start="0x40032000">
    <Register start="+0" size="1" name="CRC_CRCLL" access="Read/Write" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="CRCLL"/>
    </Register>
    <Register start="+0" size="4" name="CRC_CRC" access="Read/Write" reset_value="0xFFFFFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LL"/>
      <BitField start="8" size="8" name="LU"/>
      <BitField start="16" size="8" name="HL"/>
      <BitField start="24" size="8" name="HU"/>
    </Register>
    <Register start="+0" size="2" name="CRC_CRCL" access="Read/Write" reset_value="0xFFFF" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="CRCL"/>
    </Register>
    <Register start="+0x1" size="1" name="CRC_CRCLU" access="Read/Write" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="CRCLU"/>
    </Register>
    <Register start="+0x2" size="1" name="CRC_CRCHL" access="Read/Write" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="CRCHL"/>
    </Register>
    <Register start="+0x2" size="2" name="CRC_CRCH" access="Read/Write" reset_value="0xFFFF" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="CRCH"/>
    </Register>
    <Register start="+0x3" size="1" name="CRC_CRCHU" access="Read/Write" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="CRCHU"/>
    </Register>
    <Register start="+0x4" size="4" name="CRC_GPOLY" access="Read/Write" reset_value="0x1021" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="LOW"/>
      <BitField start="16" size="16" name="HIGH"/>
    </Register>
    <Register start="+0x4" size="1" name="CRC_GPOLYLL" access="Read/Write" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="GPOLYLL"/>
    </Register>
    <Register start="+0x4" size="2" name="CRC_GPOLYL" access="Read/Write" reset_value="0xFFFF" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="GPOLYL"/>
    </Register>
    <Register start="+0x5" size="1" name="CRC_GPOLYLU" access="Read/Write" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="GPOLYLU"/>
    </Register>
    <Register start="+0x6" size="2" name="CRC_GPOLYH" access="Read/Write" reset_value="0xFFFF" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="GPOLYH"/>
    </Register>
    <Register start="+0x6" size="1" name="CRC_GPOLYHL" access="Read/Write" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="GPOLYHL"/>
    </Register>
    <Register start="+0x7" size="1" name="CRC_GPOLYHU" access="Read/Write" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="GPOLYHU"/>
    </Register>
    <Register start="+0x8" size="4" name="CRC_CTRL" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="1" name="TCRC">
        <Enum name="0" start="0b0" description="16-bit CRC protocol."/>
        <Enum name="1" start="0b1" description="32-bit CRC protocol."/>
      </BitField>
      <BitField start="25" size="1" name="WAS">
        <Enum name="0" start="0b0" description="Writes to the CRC data register are data values."/>
        <Enum name="1" start="0b1" description="Writes to the CRC data register are seed values."/>
      </BitField>
      <BitField start="26" size="1" name="FXOR">
        <Enum name="0" start="0b0" description="No XOR on reading."/>
        <Enum name="1" start="0b1" description="Invert or complement the read value of the CRC data register."/>
      </BitField>
      <BitField start="28" size="2" name="TOTR">
        <Enum name="00" start="0b00" description="No transposition."/>
        <Enum name="01" start="0b01" description="Bits in bytes are transposed; bytes are not transposed."/>
        <Enum name="10" start="0b10" description="Both bits in bytes and bytes are transposed."/>
        <Enum name="11" start="0b11" description="Only bytes are transposed; no bits in a byte are transposed."/>
      </BitField>
      <BitField start="30" size="2" name="TOT">
        <Enum name="00" start="0b00" description="No transposition."/>
        <Enum name="01" start="0b01" description="Bits in bytes are transposed; bytes are not transposed."/>
        <Enum name="10" start="0b10" description="Both bits in bytes and bytes are transposed."/>
        <Enum name="11" start="0b11" description="Only bytes are transposed; no bits in a byte are transposed."/>
      </BitField>
    </Register>
    <Register start="+0xB" size="1" name="CRC_CTRLHU" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="TCRC">
        <Enum name="0" start="0b0" description="16-bit CRC protocol."/>
        <Enum name="1" start="0b1" description="32-bit CRC protocol."/>
      </BitField>
      <BitField start="1" size="1" name="WAS">
        <Enum name="0" start="0b0" description="Writes to CRC data register are data values."/>
        <Enum name="1" start="0b1" description="Writes to CRC data reguster are seed values."/>
      </BitField>
      <BitField start="2" size="1" name="FXOR">
        <Enum name="0" start="0b0" description="No XOR on reading."/>
        <Enum name="1" start="0b1" description="Invert or complement the read value of CRC data register."/>
      </BitField>
      <BitField start="4" size="2" name="TOTR">
        <Enum name="00" start="0b00" description="No Transposition."/>
        <Enum name="01" start="0b01" description="Bits in bytes are transposed, bytes are not transposed."/>
        <Enum name="10" start="0b10" description="Both bits in bytes and bytes are transposed."/>
        <Enum name="11" start="0b11" description="Only bytes are transposed; no bits in a byte are transposed."/>
      </BitField>
      <BitField start="6" size="2" name="TOT">
        <Enum name="00" start="0b00" description="No Transposition."/>
        <Enum name="01" start="0b01" description="Bits in bytes are transposed, bytes are not transposed."/>
        <Enum name="10" start="0b10" description="Both bits in bytes and bytes are transposed."/>
        <Enum name="11" start="0b11" description="Only bytes are transposed; no bits in a byte are transposed."/>
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="USBHS" start="0x40034000">
    <Register start="+0" size="4" name="USBHS_ID" access="ReadOnly" reset_value="0xE461FA05" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="ID"/>
      <BitField start="8" size="6" name="NID"/>
      <BitField start="16" size="5" name="TAG"/>
      <BitField start="21" size="4" name="REVISION"/>
      <BitField start="25" size="4" name="VERSION"/>
      <BitField start="29" size="3" name="VERSIONID"/>
    </Register>
    <Register start="+0x4" size="4" name="USBHS_HWGENERAL" access="ReadOnly" reset_value="0x85" reset_mask="0xFFFFFFFF">
      <BitField start="6" size="3" name="PHYM"/>
      <BitField start="9" size="2" name="SM"/>
    </Register>
    <Register start="+0x8" size="4" name="USBHS_HWHOST" access="ReadOnly" reset_value="0x10020001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HC"/>
      <BitField start="1" size="3" name="NPORT"/>
      <BitField start="16" size="8" name="TTASY"/>
      <BitField start="24" size="8" name="TTPER"/>
    </Register>
    <Register start="+0xC" size="4" name="USBHS_HWDEVICE" access="ReadOnly" reset_value="0x9" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DC"/>
      <BitField start="1" size="5" name="DEVEP"/>
    </Register>
    <Register start="+0x10" size="4" name="USBHS_HWTXBUF" access="ReadOnly" reset_value="0x80070908" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TXBURST"/>
      <BitField start="8" size="8" name="TXADD"/>
      <BitField start="16" size="8" name="TXCHANADD"/>
      <BitField start="31" size="1" name="TXLC">
        <Enum name="0" start="0b0" description="Store device transmit contexts in the TX FIFO"/>
        <Enum name="1" start="0b1" description="Store device transmit contexts in a register file"/>
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="USBHS_HWRXBUF" access="ReadOnly" reset_value="0x808" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="RXBURST"/>
      <BitField start="8" size="8" name="RXADD"/>
    </Register>
    <Register start="+0x80+0" size="4" name="USBHS_GPTIMER0LD" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="GPTLD"/>
    </Register>
    <Register start="+0x80+8" size="4" name="USBHS_GPTIMER1LD" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="GPTLD"/>
    </Register>
    <Register start="+0x84+0" size="4" name="USBHS_GPTIMER0CTL" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="GPTCNT"/>
      <BitField start="24" size="1" name="MODE">
        <Enum name="0" start="0b0" description="One shot"/>
        <Enum name="1" start="0b1" description="Repeat"/>
      </BitField>
      <BitField start="30" size="1" name="RST">
        <Enum name="0" start="0b0" description="No action"/>
        <Enum name="1" start="0b1" description="Load counter value"/>
      </BitField>
      <BitField start="31" size="1" name="RUN">
        <Enum name="0" start="0b0" description="Timer stop"/>
        <Enum name="1" start="0b1" description="Timer run"/>
      </BitField>
    </Register>
    <Register start="+0x84+8" size="4" name="USBHS_GPTIMER1CTL" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="GPTCNT"/>
      <BitField start="24" size="1" name="MODE">
        <Enum name="0" start="0b0" description="One shot"/>
        <Enum name="1" start="0b1" description="Repeat"/>
      </BitField>
      <BitField start="30" size="1" name="RST">
        <Enum name="0" start="0b0" description="No action"/>
        <Enum name="1" start="0b1" description="Load counter value"/>
      </BitField>
      <BitField start="31" size="1" name="RUN">
        <Enum name="0" start="0b0" description="Timer stop"/>
        <Enum name="1" start="0b1" description="Timer run"/>
      </BitField>
    </Register>
    <Register start="+0x90" size="4" name="USBHS_USB_SBUSCFG" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="BURSTMODE">
        <Enum name="000" start="0b000" description="INCR burst of unspecified length"/>
        <Enum name="001" start="0b001" description="INCR4, non-multiple transfers of INCR4 is decomposed into singles."/>
        <Enum name="010" start="0b010" description="INCR8, non-multiple transfers of INCR8, is decomposed into INCR4 or singles."/>
        <Enum name="011" start="0b011" description="INCR16, non-multiple transfers of INCR16, is decomposed into INCR8, INCR4 or singles."/>
        <Enum name="100" start="0b100" description="Reserved, do not use."/>
        <Enum name="101" start="0b101" description="INCR4, non-multiple transfers of INCR4 is decomposed into smaller unspecified length bursts."/>
        <Enum name="110" start="0b110" description="INCR8, non-multiple transfers of INCR8 is decomposed into smaller unspecified length bursts."/>
        <Enum name="111" start="0b111" description="INCR16, non-multiple transfers of INCR16 is decomposed into smaller unspecified length bursts."/>
      </BitField>
    </Register>
    <Register start="+0x100" size="4" name="USBHS_HCIVERSION" access="ReadOnly" reset_value="0x1000040" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="CAPLENGTH"/>
      <BitField start="16" size="16" name="HCIVERSION"/>
    </Register>
    <Register start="+0x104" size="4" name="USBHS_HCSPARAMS" access="ReadOnly" reset_value="0x10011" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="N_PORTS"/>
      <BitField start="4" size="1" name="PPC">
        <Enum name="1" start="0b1" description="Ports have power port switches"/>
      </BitField>
      <BitField start="8" size="4" name="N_PCC"/>
      <BitField start="12" size="4" name="N_CC"/>
      <BitField start="16" size="1" name="PI">
        <Enum name="0" start="0b0" description="No port indicator fields"/>
        <Enum name="1" start="0b1" description="The port status and control registers include a R/W field for controlling the state of the port indicator"/>
      </BitField>
      <BitField start="20" size="4" name="N_PTT"/>
      <BitField start="24" size="4" name="N_TT"/>
    </Register>
    <Register start="+0x108" size="4" name="USBHS_HCCPARAMS" access="ReadOnly" reset_value="0x6" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ADC"/>
      <BitField start="1" size="1" name="PFL"/>
      <BitField start="2" size="1" name="ASP">
        <Enum name="0" start="0b0" description="Park not supported."/>
        <Enum name="1" start="0b1" description="Park supported."/>
      </BitField>
      <BitField start="4" size="4" name="IST">
        <Enum name="0" start="0b0" description="The value of the least significant 3 bits indicates the number of microframes a host controller can hold a set of isochronous data structures (one or more) before flushing the state"/>
      </BitField>
      <BitField start="8" size="8" name="EECP">
        <Enum name="0" start="0b0" description="No extended capabilities are implemented"/>
      </BitField>
    </Register>
    <Register start="+0x122" size="2" name="USBHS_DCIVERSION" access="ReadOnly" reset_value="0x1" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="DCIVERSION"/>
    </Register>
    <Register start="+0x124" size="4" name="USBHS_DCCPARAMS" access="ReadOnly" reset_value="0x184" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="DEN"/>
      <BitField start="7" size="1" name="DC"/>
      <BitField start="8" size="1" name="HC"/>
    </Register>
    <Register start="+0x140" size="4" name="USBHS_USBCMD" access="Read/Write" reset_value="0x80000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RS"/>
      <BitField start="1" size="1" name="RST"/>
      <BitField start="2" size="2" name="FS">
        <Enum name="00" start="0b00" description="When FS2 = 0, the size is 1024 elements (4096 bytes). When FS2 = 1, the size is 64 elements (256 bytes)."/>
        <Enum name="01" start="0b01" description="When FS2 = 0, the size is 512 elements (2048 bytes). When FS2 = 1, the size is 32 elements (128 bytes)."/>
        <Enum name="10" start="0b10" description="When FS2 = 0, the size is 256 elements (1024 bytes). When FS2 = 1, the size is 16 elements (64 bytes)."/>
        <Enum name="11" start="0b11" description="When FS2 = 0, the size is 128 elements (512 bytes). When FS2 = 1, the size is 8 elements (32 bytes)."/>
      </BitField>
      <BitField start="4" size="1" name="PSE">
        <Enum name="0" start="0b0" description="Do not process periodic schedule."/>
        <Enum name="1" start="0b1" description="Use the PERIODICLISTBASE register to access the periodic schedule."/>
      </BitField>
      <BitField start="5" size="1" name="ASE">
        <Enum name="0" start="0b0" description="Do not process asynchronous schedule."/>
        <Enum name="1" start="0b1" description="Use the ASYNCLISTADDR register to access asynchronous schedule."/>
      </BitField>
      <BitField start="6" size="1" name="IAA"/>
      <BitField start="8" size="2" name="ASP"/>
      <BitField start="11" size="1" name="ASPE">
        <Enum name="0" start="0b0" description="Park mode disabled"/>
        <Enum name="1" start="0b1" description="Park mode enabled"/>
      </BitField>
      <BitField start="13" size="1" name="SUTW"/>
      <BitField start="14" size="1" name="ATDTW"/>
      <BitField start="15" size="1" name="FS2"/>
      <BitField start="16" size="8" name="ITC">
        <Enum name="0" start="0b0" description="Immediate (no threshold)"/>
        <Enum name="1" start="0b1" description="1 microframe"/>
        <Enum name="10" start="0b10" description="2 microframes"/>
        <Enum name="100" start="0b100" description="4 microframes"/>
        <Enum name="1000" start="0b1000" description="8 microframes"/>
        <Enum name="10000" start="0b10000" description="16 microframes"/>
        <Enum name="100000" start="0b100000" description="32 microframes"/>
        <Enum name="1000000" start="0b1000000" description="64 microframes"/>
      </BitField>
    </Register>
    <Register start="+0x144" size="4" name="USBHS_USBSTS" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UI"/>
      <BitField start="1" size="1" name="UEI">
        <Enum name="0" start="0b0" description="No error"/>
        <Enum name="1" start="0b1" description="Error detected"/>
      </BitField>
      <BitField start="2" size="1" name="PCI"/>
      <BitField start="3" size="1" name="FRI"/>
      <BitField start="4" size="1" name="SEI">
        <Enum name="0" start="0b0" description="Normal operation"/>
        <Enum name="1" start="0b1" description="Error"/>
      </BitField>
      <BitField start="5" size="1" name="AAI">
        <Enum name="0" start="0b0" description="No async advance interrupt"/>
        <Enum name="1" start="0b1" description="Async advance interrupt"/>
      </BitField>
      <BitField start="6" size="1" name="URI">
        <Enum name="0" start="0b0" description="No reset received"/>
        <Enum name="1" start="0b1" description="Reset received"/>
      </BitField>
      <BitField start="7" size="1" name="SRI"/>
      <BitField start="8" size="1" name="SLI">
        <Enum name="0" start="0b0" description="Active"/>
        <Enum name="1" start="0b1" description="Suspended"/>
      </BitField>
      <BitField start="10" size="1" name="ULPII"/>
      <BitField start="12" size="1" name="HCH">
        <Enum name="0" start="0b0" description="Running"/>
        <Enum name="1" start="0b1" description="Halted"/>
      </BitField>
      <BitField start="13" size="1" name="RCL">
        <Enum name="0" start="0b0" description="Non-empty asynchronous schedule"/>
        <Enum name="1" start="0b1" description="Empty asynchronous schedule"/>
      </BitField>
      <BitField start="14" size="1" name="PS">
        <Enum name="0" start="0b0" description="Disabled"/>
        <Enum name="1" start="0b1" description="Enabled"/>
      </BitField>
      <BitField start="15" size="1" name="AS">
        <Enum name="0" start="0b0" description="Disabled"/>
        <Enum name="1" start="0b1" description="Enabled"/>
      </BitField>
      <BitField start="16" size="1" name="NAKI"/>
      <BitField start="18" size="1" name="UAI"/>
      <BitField start="19" size="1" name="UPI"/>
      <BitField start="24" size="1" name="TI0">
        <Enum name="0" start="0b0" description="No interrupt"/>
        <Enum name="1" start="0b1" description="Interrupt occurred"/>
      </BitField>
      <BitField start="25" size="1" name="TI1">
        <Enum name="0" start="0b0" description="No interrupt"/>
        <Enum name="1" start="0b1" description="Interrupt occurred"/>
      </BitField>
    </Register>
    <Register start="+0x148" size="4" name="USBHS_USBINTR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="UE">
        <Enum name="0" start="0b0" description="Disabled"/>
        <Enum name="1" start="0b1" description="Enabled"/>
      </BitField>
      <BitField start="1" size="1" name="UEE">
        <Enum name="0" start="0b0" description="Disabled"/>
        <Enum name="1" start="0b1" description="Enabled"/>
      </BitField>
      <BitField start="2" size="1" name="PCE">
        <Enum name="0" start="0b0" description="Disabled"/>
        <Enum name="1" start="0b1" description="Enabled"/>
      </BitField>
      <BitField start="3" size="1" name="FRE">
        <Enum name="0" start="0b0" description="Disabled"/>
        <Enum name="1" start="0b1" description="Enabled"/>
      </BitField>
      <BitField start="4" size="1" name="SEE">
        <Enum name="0" start="0b0" description="Disabled"/>
        <Enum name="1" start="0b1" description="Enabled"/>
      </BitField>
      <BitField start="5" size="1" name="AAE">
        <Enum name="0" start="0b0" description="Disabled"/>
        <Enum name="1" start="0b1" description="Enabled"/>
      </BitField>
      <BitField start="6" size="1" name="URE">
        <Enum name="0" start="0b0" description="Disabled"/>
        <Enum name="1" start="0b1" description="Enabled"/>
      </BitField>
      <BitField start="7" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Disabled"/>
        <Enum name="1" start="0b1" description="Enabled"/>
      </BitField>
      <BitField start="8" size="1" name="SLE">
        <Enum name="0" start="0b0" description="Disabled"/>
        <Enum name="1" start="0b1" description="Enabled"/>
      </BitField>
      <BitField start="10" size="1" name="ULPIE"/>
      <BitField start="16" size="1" name="NAKE">
        <Enum name="0" start="0b0" description="Disabled"/>
        <Enum name="1" start="0b1" description="Enabled"/>
      </BitField>
      <BitField start="18" size="1" name="UAIE"/>
      <BitField start="19" size="1" name="UPIE"/>
      <BitField start="24" size="1" name="TIE0">
        <Enum name="0" start="0b0" description="Disabled"/>
        <Enum name="1" start="0b1" description="Enabled"/>
      </BitField>
      <BitField start="25" size="1" name="TIE1">
        <Enum name="0" start="0b0" description="Disabled"/>
        <Enum name="1" start="0b1" description="Enabled"/>
      </BitField>
    </Register>
    <Register start="+0x14C" size="4" name="USBHS_FRINDEX" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="14" name="FRINDEX"/>
      <BitField start="14" size="18" name="Reerved"/>
    </Register>
    <Register start="+0x154" size="4" name="USBHS_PERIODICLISTBASE" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="12" size="20" name="PERBASE"/>
    </Register>
    <Register start="+0x154" size="4" name="USBHS_DEVICEADDR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="1" name="USBADRA">
        <Enum name="0" start="0b0" description="Writes to USBADR are instantaneous."/>
        <Enum name="1" start="0b1" description="When this bit is written to a 1 at the same time or before USBADR is written, the write to the USBADR field is staged and held in a hidden register. After an IN occurs on endpoint 0 and is ACKed, USBADR is loaded from the holding register."/>
      </BitField>
      <BitField start="25" size="7" name="USBADR"/>
    </Register>
    <Register start="+0x158" size="4" name="USBHS_ASYNCLISTADDR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="27" name="ASYBASE"/>
    </Register>
    <Register start="+0x158" size="4" name="USBHS_EPLISTADDR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="11" size="21" name="EPBASE"/>
    </Register>
    <Register start="+0x15C" size="4" name="USBHS_TTCTRL" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="7" name="TTHA"/>
      <BitField start="31" size="1" name="Reerved"/>
    </Register>
    <Register start="+0x160" size="4" name="USBHS_BURSTSIZE" access="Read/Write" reset_value="0x8080" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="RXPBURST"/>
      <BitField start="8" size="8" name="TXPBURST"/>
    </Register>
    <Register start="+0x164" size="4" name="USBHS_TXFILLTUNING" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="TXSCHOH"/>
      <BitField start="8" size="5" name="TXSCHHEALTH"/>
      <BitField start="16" size="6" name="TXFIFOTHRES"/>
    </Register>
    <Register start="+0x170" size="4" name="USBHS_ULPI_VIEWPORT" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="ULPI_DATWR"/>
      <BitField start="8" size="8" name="ULPI_DATRD"/>
      <BitField start="16" size="8" name="ULPI_ADDR"/>
      <BitField start="24" size="3" name="ULPI_PORT"/>
      <BitField start="27" size="1" name="ULPI_SS">
        <Enum name="0" start="0b0" description="Any other state (that is, carkit, serial, low power)"/>
        <Enum name="1" start="0b1" description="Normal sync state"/>
      </BitField>
      <BitField start="29" size="1" name="ULPI_RW">
        <Enum name="0" start="0b0" description="Read"/>
        <Enum name="1" start="0b1" description="Write"/>
      </BitField>
      <BitField start="30" size="1" name="ULPI_RUN"/>
      <BitField start="31" size="1" name="ULPI_WU"/>
    </Register>
    <Register start="+0x178" size="4" name="USBHS_ENDPTNAK" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="EPRN"/>
      <BitField start="16" size="4" name="EPTN"/>
    </Register>
    <Register start="+0x17C" size="4" name="USBHS_ENDPTNAKEN" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="EPRNE"/>
      <BitField start="16" size="4" name="EPTNE"/>
    </Register>
    <Register start="+0x180" size="4" name="USBHS_CONFIGFLAG" access="ReadOnly" reset_value="0x1" reset_mask="0xFFFFFFFF"/>
    <Register start="+0x184" size="4" name="USBHS_PORTSC1" access="Read/Write" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CCS">
        <Enum name="0" start="0b0" description="No device present (host mode) or attached (device mode)"/>
        <Enum name="1" start="0b1" description="Device is present (host mode) or attached (device mode)"/>
      </BitField>
      <BitField start="1" size="1" name="CSC">
        <Enum name="0" start="0b0" description="No change"/>
        <Enum name="1" start="0b1" description="Connect status has changed"/>
      </BitField>
      <BitField start="2" size="1" name="PE"/>
      <BitField start="3" size="1" name="PEC">
        <Enum name="0" start="0b0" description="No change"/>
        <Enum name="1" start="0b1" description="Port disabled"/>
      </BitField>
      <BitField start="4" size="1" name="OCA">
        <Enum name="0" start="0b0" description="Port not in over-current condition"/>
        <Enum name="1" start="0b1" description="Port currently in over-current condition"/>
      </BitField>
      <BitField start="5" size="1" name="OCC">
        <Enum name="0" start="0b0" description="No over-current"/>
        <Enum name="1" start="0b1" description="Over-current detect"/>
      </BitField>
      <BitField start="6" size="1" name="FPR">
        <Enum name="0" start="0b0" description="No resume (K-state) detected/driven on port"/>
        <Enum name="1" start="0b1" description="Resume detected/driven on port"/>
      </BitField>
      <BitField start="7" size="1" name="SUSP">
        <Enum name="0" start="0b0" description="Port not in suspend state"/>
        <Enum name="1" start="0b1" description="Port in suspend state"/>
      </BitField>
      <BitField start="8" size="1" name="PR">
        <Enum name="0" start="0b0" description="Port is not in reset"/>
        <Enum name="1" start="0b1" description="Port is in reset"/>
      </BitField>
      <BitField start="9" size="1" name="HSP">
        <Enum name="0" start="0b0" description="FS or LS"/>
        <Enum name="1" start="0b1" description="HS"/>
      </BitField>
      <BitField start="10" size="2" name="LS">
        <Enum name="00" start="0b00" description="SE0"/>
        <Enum name="01" start="0b01" description="J-state"/>
        <Enum name="10" start="0b10" description="K-state"/>
        <Enum name="11" start="0b11" description="Undefined"/>
      </BitField>
      <BitField start="12" size="1" name="PP"/>
      <BitField start="13" size="1" name="PO"/>
      <BitField start="14" size="2" name="PIC"/>
      <BitField start="16" size="4" name="PTC">
        <Enum name="0000" start="0b0000" description="Not enabled"/>
        <Enum name="0001" start="0b0001" description="J_STATE"/>
        <Enum name="0010" start="0b0010" description="K_STATE"/>
        <Enum name="0011" start="0b0011" description="SEQ_NAK"/>
        <Enum name="0100" start="0b0100" description="Packet"/>
        <Enum name="0101" start="0b0101" description="FORCE_ENABLE_HS"/>
        <Enum name="0110" start="0b0110" description="FORCE_ENABLE_FS"/>
        <Enum name="0111" start="0b0111" description="FORCE_ENABLE_LS"/>
      </BitField>
      <BitField start="20" size="1" name="WKCN"/>
      <BitField start="21" size="1" name="WKDS"/>
      <BitField start="22" size="1" name="WKOC"/>
      <BitField start="23" size="1" name="PHCD"/>
      <BitField start="24" size="1" name="PFSC">
        <Enum name="0" start="0b0" description="Allow the port to identify itself as high speed"/>
        <Enum name="1" start="0b1" description="Force the port to only connect at full speed"/>
      </BitField>
      <BitField start="26" size="2" name="PSPD">
        <Enum name="00" start="0b00" description="Full speed"/>
        <Enum name="01" start="0b01" description="Low speed"/>
        <Enum name="10" start="0b10" description="High speed"/>
        <Enum name="11" start="0b11" description="Undefined"/>
      </BitField>
      <BitField start="30" size="2" name="PTS"/>
    </Register>
    <Register start="+0x1A4" size="4" name="USBHS_OTGSC" access="Read/Write" reset_value="0x1020" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="VD"/>
      <BitField start="1" size="1" name="VC"/>
      <BitField start="2" size="1" name="HAAR">
        <Enum name="0" start="0b0" description="Disabled."/>
        <Enum name="1" start="0b1" description="Enable automatic reset after connect on host port."/>
      </BitField>
      <BitField start="3" size="1" name="OT">
        <Enum name="0" start="0b0" description="Disable pull-down on DM"/>
        <Enum name="1" start="0b1" description="Enable pull-down on DM"/>
      </BitField>
      <BitField start="4" size="1" name="DP">
        <Enum name="0" start="0b0" description="The pull-up on DP is not asserted"/>
        <Enum name="1" start="0b1" description="The pull-up on DP is asserted for data pulsing during SRP"/>
      </BitField>
      <BitField start="5" size="1" name="IDPU">
        <Enum name="0" start="0b0" description="Disable pull-up. ID input not sampled."/>
        <Enum name="1" start="0b1" description="Enable pull-up"/>
      </BitField>
      <BitField start="7" size="1" name="HABA">
        <Enum name="0" start="0b0" description="Disabled."/>
        <Enum name="1" start="0b1" description="Enable automatic B-disconnect to A-connect sequence."/>
      </BitField>
      <BitField start="8" size="1" name="ID">
        <Enum name="0" start="0b0" description="A device"/>
        <Enum name="1" start="0b1" description="B device"/>
      </BitField>
      <BitField start="9" size="1" name="AVV">
        <Enum name="0" start="0b0" description="VBus is below A VBus valid threshold"/>
        <Enum name="1" start="0b1" description="VBus is above A VBus valid threshold"/>
      </BitField>
      <BitField start="10" size="1" name="ASV">
        <Enum name="0" start="0b0" description="VBus is below A session valid threshold"/>
        <Enum name="1" start="0b1" description="VBus is above A session valid threshold"/>
      </BitField>
      <BitField start="11" size="1" name="BSV">
        <Enum name="0" start="0b0" description="VBus is below B session valid threshold"/>
        <Enum name="1" start="0b1" description="VBus is above B session valid threshold"/>
      </BitField>
      <BitField start="12" size="1" name="BSE">
        <Enum name="0" start="0b0" description="VBus is above B session end threshold"/>
        <Enum name="1" start="0b1" description="VBus is below B session end threshold"/>
      </BitField>
      <BitField start="13" size="1" name="MST"/>
      <BitField start="14" size="1" name="DPS">
        <Enum name="0" start="0b0" description="No pulsing on port"/>
        <Enum name="1" start="0b1" description="Pulsing detected on port"/>
      </BitField>
      <BitField start="16" size="1" name="IDIS"/>
      <BitField start="17" size="1" name="AVVIS"/>
      <BitField start="18" size="1" name="ASVIS"/>
      <BitField start="19" size="1" name="BSVIS"/>
      <BitField start="20" size="1" name="BSEIS"/>
      <BitField start="21" size="1" name="MSS"/>
      <BitField start="22" size="1" name="DPIS"/>
      <BitField start="24" size="1" name="IDIE">
        <Enum name="0" start="0b0" description="Disable"/>
        <Enum name="1" start="0b1" description="Enable"/>
      </BitField>
      <BitField start="25" size="1" name="AVVIE">
        <Enum name="0" start="0b0" description="Disable"/>
        <Enum name="1" start="0b1" description="Enable"/>
      </BitField>
      <BitField start="26" size="1" name="ASVIE">
        <Enum name="0" start="0b0" description="Disable"/>
        <Enum name="1" start="0b1" description="Enable"/>
      </BitField>
      <BitField start="27" size="1" name="BSVIE">
        <Enum name="0" start="0b0" description="Disable"/>
        <Enum name="1" start="0b1" description="Enable"/>
      </BitField>
      <BitField start="28" size="1" name="BSEIE">
        <Enum name="0" start="0b0" description="Disable"/>
        <Enum name="1" start="0b1" description="Enable"/>
      </BitField>
      <BitField start="29" size="1" name="MSE">
        <Enum name="0" start="0b0" description="Disable"/>
        <Enum name="1" start="0b1" description="Enable"/>
      </BitField>
      <BitField start="30" size="1" name="DPIE">
        <Enum name="0" start="0b0" description="Disable"/>
        <Enum name="1" start="0b1" description="Enable"/>
      </BitField>
    </Register>
    <Register start="+0x1A8" size="4" name="USBHS_USBMODE" access="Read/Write" reset_value="0x5000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="CM">
        <Enum name="00" start="0b00" description="Idle (default for the USBHS module)"/>
        <Enum name="01" start="0b01" description="Reserved"/>
        <Enum name="10" start="0b10" description="Device controller"/>
        <Enum name="11" start="0b11" description="Host controller"/>
      </BitField>
      <BitField start="2" size="1" name="ES">
        <Enum name="0" start="0b0" description="Little endian. First byte referenced in least significant byte of 32-bit word."/>
        <Enum name="1" start="0b1" description="Big endian. First byte referenced in most significant byte of 32-bit word."/>
      </BitField>
      <BitField start="3" size="1" name="SLOM"/>
      <BitField start="4" size="1" name="SDIS">
        <Enum name="0" start="0b0" description="Inactive"/>
        <Enum name="1" start="0b1" description="Active"/>
      </BitField>
      <BitField start="12" size="3" name="TXHSD">
        <Enum name="000" start="0b000" description="10"/>
        <Enum name="001" start="0b001" description="11"/>
        <Enum name="010" start="0b010" description="12"/>
        <Enum name="011" start="0b011" description="13"/>
        <Enum name="100" start="0b100" description="14"/>
        <Enum name="101" start="0b101" description="15"/>
        <Enum name="110" start="0b110" description="16"/>
        <Enum name="111" start="0b111" description="17"/>
      </BitField>
    </Register>
    <Register start="+0x1AC" size="4" name="USBHS_EPSETUPSR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="EPSETUPSTAT"/>
    </Register>
    <Register start="+0x1B0" size="4" name="USBHS_EPPRIME" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="PERB"/>
      <BitField start="16" size="4" name="PETB"/>
    </Register>
    <Register start="+0x1B4" size="4" name="USBHS_EPFLUSH" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="FERB"/>
      <BitField start="16" size="4" name="FETB"/>
    </Register>
    <Register start="+0x1B8" size="4" name="USBHS_EPSR" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="ERBR"/>
      <BitField start="16" size="4" name="ETBR"/>
    </Register>
    <Register start="+0x1BC" size="4" name="USBHS_EPCOMPLETE" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="ERCE"/>
      <BitField start="16" size="4" name="ETCE"/>
    </Register>
    <Register start="+0x1C0" size="4" name="USBHS_EPCR0" access="Read/Write" reset_value="0x800080" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RXS">
        <Enum name="0" start="0b0" description="Endpoint OK"/>
        <Enum name="1" start="0b1" description="Endpoint stalled"/>
      </BitField>
      <BitField start="2" size="2" name="RXT">
        <Enum name="00" start="0b00" description="Control"/>
      </BitField>
      <BitField start="7" size="1" name="RXE">
        <Enum name="1" start="0b1" description="Enabled"/>
      </BitField>
      <BitField start="16" size="1" name="TXS">
        <Enum name="0" start="0b0" description="Endpoint OK"/>
        <Enum name="1" start="0b1" description="Endpoint stalled"/>
      </BitField>
      <BitField start="18" size="2" name="TXT">
        <Enum name="00" start="0b00" description="Control"/>
      </BitField>
      <BitField start="23" size="1" name="TXE">
        <Enum name="1" start="0b1" description="Enable"/>
      </BitField>
    </Register>
    <Register start="+0x1C4+0" size="4" name="USBHS_EPCR1" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RXS">
        <Enum name="0" start="0b0" description="Endpoint OK"/>
        <Enum name="1" start="0b1" description="Endpoint stalled"/>
      </BitField>
      <BitField start="1" size="1" name="RXD"/>
      <BitField start="2" size="2" name="RXT">
        <Enum name="00" start="0b00" description="Control"/>
        <Enum name="01" start="0b01" description="Isochronous"/>
        <Enum name="10" start="0b10" description="Bulk"/>
        <Enum name="11" start="0b11" description="Interrupt"/>
      </BitField>
      <BitField start="5" size="1" name="RXI">
        <Enum name="0" start="0b0" description="PID sequencing enabled"/>
        <Enum name="1" start="0b1" description="PID sequencing disabled"/>
      </BitField>
      <BitField start="6" size="1" name="RXR"/>
      <BitField start="7" size="1" name="RXE">
        <Enum name="0" start="0b0" description="Disabled"/>
        <Enum name="1" start="0b1" description="Enabled"/>
      </BitField>
      <BitField start="16" size="1" name="TXS">
        <Enum name="0" start="0b0" description="Endpoint OK"/>
        <Enum name="1" start="0b1" description="Endpoint stalled"/>
      </BitField>
      <BitField start="17" size="1" name="TXD"/>
      <BitField start="18" size="2" name="TXT">
        <Enum name="00" start="0b00" description="Control"/>
        <Enum name="01" start="0b01" description="Isochronous"/>
        <Enum name="10" start="0b10" description="Bulk"/>
        <Enum name="11" start="0b11" description="Interrupt"/>
      </BitField>
      <BitField start="21" size="1" name="TXI">
        <Enum name="0" start="0b0" description="PID sequencing enabled"/>
        <Enum name="1" start="0b1" description="PID sequencing disabled"/>
      </BitField>
      <BitField start="22" size="1" name="TXR"/>
      <BitField start="23" size="1" name="TXE">
        <Enum name="0" start="0b0" description="Disabled"/>
        <Enum name="1" start="0b1" description="Enabled"/>
      </BitField>
    </Register>
    <Register start="+0x1C4+4" size="4" name="USBHS_EPCR2" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RXS">
        <Enum name="0" start="0b0" description="Endpoint OK"/>
        <Enum name="1" start="0b1" description="Endpoint stalled"/>
      </BitField>
      <BitField start="1" size="1" name="RXD"/>
      <BitField start="2" size="2" name="RXT">
        <Enum name="00" start="0b00" description="Control"/>
        <Enum name="01" start="0b01" description="Isochronous"/>
        <Enum name="10" start="0b10" description="Bulk"/>
        <Enum name="11" start="0b11" description="Interrupt"/>
      </BitField>
      <BitField start="5" size="1" name="RXI">
        <Enum name="0" start="0b0" description="PID sequencing enabled"/>
        <Enum name="1" start="0b1" description="PID sequencing disabled"/>
      </BitField>
      <BitField start="6" size="1" name="RXR"/>
      <BitField start="7" size="1" name="RXE">
        <Enum name="0" start="0b0" description="Disabled"/>
        <Enum name="1" start="0b1" description="Enabled"/>
      </BitField>
      <BitField start="16" size="1" name="TXS">
        <Enum name="0" start="0b0" description="Endpoint OK"/>
        <Enum name="1" start="0b1" description="Endpoint stalled"/>
      </BitField>
      <BitField start="17" size="1" name="TXD"/>
      <BitField start="18" size="2" name="TXT">
        <Enum name="00" start="0b00" description="Control"/>
        <Enum name="01" start="0b01" description="Isochronous"/>
        <Enum name="10" start="0b10" description="Bulk"/>
        <Enum name="11" start="0b11" description="Interrupt"/>
      </BitField>
      <BitField start="21" size="1" name="TXI">
        <Enum name="0" start="0b0" description="PID sequencing enabled"/>
        <Enum name="1" start="0b1" description="PID sequencing disabled"/>
      </BitField>
      <BitField start="22" size="1" name="TXR"/>
      <BitField start="23" size="1" name="TXE">
        <Enum name="0" start="0b0" description="Disabled"/>
        <Enum name="1" start="0b1" description="Enabled"/>
      </BitField>
    </Register>
    <Register start="+0x1C4+8" size="4" name="USBHS_EPCR3" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RXS">
        <Enum name="0" start="0b0" description="Endpoint OK"/>
        <Enum name="1" start="0b1" description="Endpoint stalled"/>
      </BitField>
      <BitField start="1" size="1" name="RXD"/>
      <BitField start="2" size="2" name="RXT">
        <Enum name="00" start="0b00" description="Control"/>
        <Enum name="01" start="0b01" description="Isochronous"/>
        <Enum name="10" start="0b10" description="Bulk"/>
        <Enum name="11" start="0b11" description="Interrupt"/>
      </BitField>
      <BitField start="5" size="1" name="RXI">
        <Enum name="0" start="0b0" description="PID sequencing enabled"/>
        <Enum name="1" start="0b1" description="PID sequencing disabled"/>
      </BitField>
      <BitField start="6" size="1" name="RXR"/>
      <BitField start="7" size="1" name="RXE">
        <Enum name="0" start="0b0" description="Disabled"/>
        <Enum name="1" start="0b1" description="Enabled"/>
      </BitField>
      <BitField start="16" size="1" name="TXS">
        <Enum name="0" start="0b0" description="Endpoint OK"/>
        <Enum name="1" start="0b1" description="Endpoint stalled"/>
      </BitField>
      <BitField start="17" size="1" name="TXD"/>
      <BitField start="18" size="2" name="TXT">
        <Enum name="00" start="0b00" description="Control"/>
        <Enum name="01" start="0b01" description="Isochronous"/>
        <Enum name="10" start="0b10" description="Bulk"/>
        <Enum name="11" start="0b11" description="Interrupt"/>
      </BitField>
      <BitField start="21" size="1" name="TXI">
        <Enum name="0" start="0b0" description="PID sequencing enabled"/>
        <Enum name="1" start="0b1" description="PID sequencing disabled"/>
      </BitField>
      <BitField start="22" size="1" name="TXR"/>
      <BitField start="23" size="1" name="TXE">
        <Enum name="0" start="0b0" description="Disabled"/>
        <Enum name="1" start="0b1" description="Enabled"/>
      </BitField>
    </Register>
    <Register start="+0x200" size="4" name="USBHS_USBGENCTRL" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="WU_IE">
        <Enum name="0" start="0b0" description="Disabled"/>
        <Enum name="1" start="0b1" description="Enabled"/>
      </BitField>
      <BitField start="1" size="1" name="WU_ULPI_EN">
        <Enum name="0" start="0b0" description="Disabled"/>
        <Enum name="1" start="0b1" description="Enabled"/>
      </BitField>
      <BitField start="5" size="1" name="WU_INT_CLR">
        <Enum name="0" start="0b0" description="Default, no action."/>
        <Enum name="1" start="0b1" description="Clear the wake-up interrupt."/>
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="USBDCD" start="0x40035000">
    <Register start="+0" size="4" name="USBDCD_CONTROL" access="Read/Write" reset_value="0x10000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="IACK">
        <Enum name="0" start="0b0" description="Do not clear the interrupt."/>
        <Enum name="1" start="0b1" description="Clear the IF bit (interrupt flag)."/>
      </BitField>
      <BitField start="8" size="1" name="IF">
        <Enum name="0" start="0b0" description="No interrupt is pending."/>
        <Enum name="1" start="0b1" description="An interrupt is pending."/>
      </BitField>
      <BitField start="16" size="1" name="IE">
        <Enum name="0" start="0b0" description="Disable interrupts to the system."/>
        <Enum name="1" start="0b1" description="Enable interrupts to the system."/>
      </BitField>
      <BitField start="24" size="1" name="START">
        <Enum name="0" start="0b0" description="Do not start the sequence. Writes of this value have no effect."/>
        <Enum name="1" start="0b1" description="Initiate the charger detection sequence. If the sequence is already running, writes of this value have no effect."/>
      </BitField>
      <BitField start="25" size="1" name="SR">
        <Enum name="0" start="0b0" description="Do not perform a software reset."/>
        <Enum name="1" start="0b1" description="Perform a software reset."/>
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="USBDCD_CLOCK" access="Read/Write" reset_value="0xC1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CLOCK_UNIT">
        <Enum name="0" start="0b0" description="kHz Speed (between 1 kHz and 1023 kHz)"/>
        <Enum name="1" start="0b1" description="MHz Speed (between 1 MHz and 1023 MHz)"/>
      </BitField>
      <BitField start="2" size="10" name="CLOCK_SPEED"/>
    </Register>
    <Register start="+0x8" size="4" name="USBDCD_STATUS" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="2" name="SEQ_RES">
        <Enum name="00" start="0b00" description="No results to report."/>
        <Enum name="01" start="0b01" description="Attached to a standard host. Must comply with USB Spec 2.0 by drawing only 2.5mA (max) until connected."/>
        <Enum name="10" start="0b10" description="Attached to a charging port. The exact meaning depends on bit 18: 0: Attached to either a charging host or a dedicated charger (The charger type detection has not completed.) 1: Attached to a charging host (The charger type detection has completed.)"/>
        <Enum name="11" start="0b11" description="Attached to a dedicated charger."/>
      </BitField>
      <BitField start="18" size="2" name="SEQ_STAT">
        <Enum name="00" start="0b00" description="The module is either not enabled, or the module is enabled but the data pins have not yet been detected."/>
        <Enum name="01" start="0b01" description="Data pin contact detection is complete."/>
        <Enum name="10" start="0b10" description="Charger detection is complete."/>
        <Enum name="11" start="0b11" description="Charger type detection is complete."/>
      </BitField>
      <BitField start="20" size="1" name="ERR">
        <Enum name="0" start="0b0" description="No sequence errors."/>
        <Enum name="1" start="0b1" description="Error in the detection sequence. See the SEQ_STAT field to determine the phase in which the error occurred."/>
      </BitField>
      <BitField start="21" size="1" name="TO">
        <Enum name="0" start="0b0" description="The detection sequence has not been running for over 1 s."/>
        <Enum name="1" start="0b1" description="It has been over 1 s since the data pin contact was detected and debounced.{"/>
      </BitField>
      <BitField start="22" size="1" name="ACTIVE">
        <Enum name="0" start="0b0" description="The sequence is not running."/>
        <Enum name="1" start="0b1" description="The sequence is running."/>
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="USBDCD_TIMER0" access="Read/Write" reset_value="0x100000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="TUNITCON"/>
      <BitField start="16" size="10" name="TSEQ_INIT"/>
    </Register>
    <Register start="+0x14" size="4" name="USBDCD_TIMER1" access="Read/Write" reset_value="0xA0028" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="TVDPSRC_ON"/>
      <BitField start="16" size="10" name="TDCD_DBNC"/>
    </Register>
    <Register start="+0x18" size="4" name="USBDCD_TIMER2" access="Read/Write" reset_value="0x280001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="CHECK_DM"/>
      <BitField start="16" size="10" name="TVDPSRC_CON"/>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PDB0" start="0x40036000">
    <Register start="+0" size="4" name="PDB0_SC" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LDOK"/>
      <BitField start="1" size="1" name="CONT">
        <Enum name="0" start="0b0" description="PDB operation in One-Shot mode"/>
        <Enum name="1" start="0b1" description="PDB operation in Continuous mode"/>
      </BitField>
      <BitField start="2" size="2" name="MULT">
        <Enum name="00" start="0b00" description="Multiplication factor is 1"/>
        <Enum name="01" start="0b01" description="Multiplication factor is 10"/>
        <Enum name="10" start="0b10" description="Multiplication factor is 20"/>
        <Enum name="11" start="0b11" description="Multiplication factor is 40"/>
      </BitField>
      <BitField start="5" size="1" name="PDBIE">
        <Enum name="0" start="0b0" description="PDB interrupt disabled"/>
        <Enum name="1" start="0b1" description="PDB interrupt enabled"/>
      </BitField>
      <BitField start="6" size="1" name="PDBIF"/>
      <BitField start="7" size="1" name="PDBEN">
        <Enum name="0" start="0b0" description="PDB disabled. Counter is off."/>
        <Enum name="1" start="0b1" description="PDB enabled"/>
      </BitField>
      <BitField start="8" size="4" name="TRGSEL">
        <Enum name="0000" start="0b0000" description="Trigger-In 0 is selected"/>
        <Enum name="0001" start="0b0001" description="Trigger-In 1 is selected"/>
        <Enum name="0010" start="0b0010" description="Trigger-In 2 is selected"/>
        <Enum name="0011" start="0b0011" description="Trigger-In 3 is selected"/>
        <Enum name="0100" start="0b0100" description="Trigger-In 4 is selected"/>
        <Enum name="0101" start="0b0101" description="Trigger-In 5 is selected"/>
        <Enum name="0110" start="0b0110" description="Trigger-In 6 is selected"/>
        <Enum name="0111" start="0b0111" description="Trigger-In 7 is selected"/>
        <Enum name="1000" start="0b1000" description="Trigger-In 8 is selected"/>
        <Enum name="1001" start="0b1001" description="Trigger-In 9 is selected"/>
        <Enum name="1010" start="0b1010" description="Trigger-In 10 is selected"/>
        <Enum name="1011" start="0b1011" description="Trigger-In 11 is selected"/>
        <Enum name="1100" start="0b1100" description="Trigger-In 12 is selected"/>
        <Enum name="1101" start="0b1101" description="Trigger-In 13 is selected"/>
        <Enum name="1110" start="0b1110" description="Trigger-In 14 is selected"/>
        <Enum name="1111" start="0b1111" description="Software trigger is selected"/>
      </BitField>
      <BitField start="12" size="3" name="PRESCALER">
        <Enum name="000" start="0b000" description="Counting uses the peripheral clock divided by multiplication factor selected by MULT."/>
        <Enum name="001" start="0b001" description="Counting uses the peripheral clock divided by twice of the multiplication factor selected by MULT."/>
        <Enum name="010" start="0b010" description="Counting uses the peripheral clock divided by four times of the multiplication factor selected by MULT."/>
        <Enum name="011" start="0b011" description="Counting uses the peripheral clock divided by eight times of the multiplication factor selected by MULT."/>
        <Enum name="100" start="0b100" description="Counting uses the peripheral clock divided by 16 times of the multiplication factor selected by MULT."/>
        <Enum name="101" start="0b101" description="Counting uses the peripheral clock divided by 32 times of the multiplication factor selected by MULT."/>
        <Enum name="110" start="0b110" description="Counting uses the peripheral clock divided by 64 times of the multiplication factor selected by MULT."/>
        <Enum name="111" start="0b111" description="Counting uses the peripheral clock divided by 128 times of the multiplication factor selected by MULT."/>
      </BitField>
      <BitField start="15" size="1" name="DMAEN">
        <Enum name="0" start="0b0" description="DMA disabled"/>
        <Enum name="1" start="0b1" description="DMA enabled"/>
      </BitField>
      <BitField start="16" size="1" name="SWTRIG"/>
      <BitField start="17" size="1" name="PDBEIE">
        <Enum name="0" start="0b0" description="PDB sequence error interrupt disabled."/>
        <Enum name="1" start="0b1" description="PDB sequence error interrupt enabled."/>
      </BitField>
      <BitField start="18" size="2" name="LDMOD">
        <Enum name="00" start="0b00" description="The internal registers are loaded with the values from their buffers immediately after 1 is written to LDOK."/>
        <Enum name="01" start="0b01" description="The internal registers are loaded with the values from their buffers when the PDB counter reaches the MOD register value after 1 is written to LDOK."/>
        <Enum name="10" start="0b10" description="The internal registers are loaded with the values from their buffers when a trigger input event is detected after 1 is written to LDOK."/>
        <Enum name="11" start="0b11" description="The internal registers are loaded with the values from their buffers when either the PDB counter reaches the MOD register value or a trigger input event is detected, after 1 is written to LDOK."/>
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="PDB0_MOD" access="Read/Write" reset_value="0xFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="MOD"/>
    </Register>
    <Register start="+0x8" size="4" name="PDB0_CNT" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CNT"/>
    </Register>
    <Register start="+0xC" size="4" name="PDB0_IDLY" access="Read/Write" reset_value="0xFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="IDLY"/>
    </Register>
    <Register start="+0x10+0" size="4" name="PDB0_CH0C1" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="EN">
        <Enum name="0" start="0b0" description="PDB channel's corresponding pre-trigger disabled."/>
        <Enum name="1" start="0b1" description="PDB channel's corresponding pre-trigger enabled."/>
      </BitField>
      <BitField start="8" size="8" name="TOS">
        <Enum name="0" start="0b0" description="PDB channel's corresponding pre-trigger is in bypassed mode. The pre-trigger asserts one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SWTRIG is written with 1."/>
        <Enum name="1" start="0b1" description="PDB channel's corresponding pre-trigger asserts when the counter reaches the channel delay register plus one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SETRIG is written with 1."/>
      </BitField>
      <BitField start="16" size="8" name="BB">
        <Enum name="0" start="0b0" description="PDB channel's corresponding pre-trigger back-to-back operation disabled."/>
        <Enum name="1" start="0b1" description="PDB channel's corresponding pre-trigger back-to-back operation enabled."/>
      </BitField>
    </Register>
    <Register start="+0x10+40" size="4" name="PDB0_CH1C1" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="EN">
        <Enum name="0" start="0b0" description="PDB channel's corresponding pre-trigger disabled."/>
        <Enum name="1" start="0b1" description="PDB channel's corresponding pre-trigger enabled."/>
      </BitField>
      <BitField start="8" size="8" name="TOS">
        <Enum name="0" start="0b0" description="PDB channel's corresponding pre-trigger is in bypassed mode. The pre-trigger asserts one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SWTRIG is written with 1."/>
        <Enum name="1" start="0b1" description="PDB channel's corresponding pre-trigger asserts when the counter reaches the channel delay register plus one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SETRIG is written with 1."/>
      </BitField>
      <BitField start="16" size="8" name="BB">
        <Enum name="0" start="0b0" description="PDB channel's corresponding pre-trigger back-to-back operation disabled."/>
        <Enum name="1" start="0b1" description="PDB channel's corresponding pre-trigger back-to-back operation enabled."/>
      </BitField>
    </Register>
    <Register start="+0x10+80" size="4" name="PDB0_CH2C1" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="EN">
        <Enum name="0" start="0b0" description="PDB channel's corresponding pre-trigger disabled."/>
        <Enum name="1" start="0b1" description="PDB channel's corresponding pre-trigger enabled."/>
      </BitField>
      <BitField start="8" size="8" name="TOS">
        <Enum name="0" start="0b0" description="PDB channel's corresponding pre-trigger is in bypassed mode. The pre-trigger asserts one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SWTRIG is written with 1."/>
        <Enum name="1" start="0b1" description="PDB channel's corresponding pre-trigger asserts when the counter reaches the channel delay register plus one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SETRIG is written with 1."/>
      </BitField>
      <BitField start="16" size="8" name="BB">
        <Enum name="0" start="0b0" description="PDB channel's corresponding pre-trigger back-to-back operation disabled."/>
        <Enum name="1" start="0b1" description="PDB channel's corresponding pre-trigger back-to-back operation enabled."/>
      </BitField>
    </Register>
    <Register start="+0x10+120" size="4" name="PDB0_CH3C1" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="EN">
        <Enum name="0" start="0b0" description="PDB channel's corresponding pre-trigger disabled."/>
        <Enum name="1" start="0b1" description="PDB channel's corresponding pre-trigger enabled."/>
      </BitField>
      <BitField start="8" size="8" name="TOS">
        <Enum name="0" start="0b0" description="PDB channel's corresponding pre-trigger is in bypassed mode. The pre-trigger asserts one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SWTRIG is written with 1."/>
        <Enum name="1" start="0b1" description="PDB channel's corresponding pre-trigger asserts when the counter reaches the channel delay register plus one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SETRIG is written with 1."/>
      </BitField>
      <BitField start="16" size="8" name="BB">
        <Enum name="0" start="0b0" description="PDB channel's corresponding pre-trigger back-to-back operation disabled."/>
        <Enum name="1" start="0b1" description="PDB channel's corresponding pre-trigger back-to-back operation enabled."/>
      </BitField>
    </Register>
    <Register start="+0x14+0" size="4" name="PDB0_CH0S" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="ERR">
        <Enum name="0" start="0b0" description="Sequence error not detected on PDB channel's corresponding pre-trigger."/>
        <Enum name="1" start="0b1" description="Sequence error detected on PDB channel's corresponding pre-trigger. ADCn block can be triggered for a conversion by one pre-trigger from PDB channel n. When one conversion, which is triggered by one of the pre-triggers from PDB channel n, is in progress, new trigger from PDB channel's corresponding pre-trigger m cannot be accepted by ADCn, and ERR[m] is set. Writing 1's to clear the sequence error flags."/>
      </BitField>
      <BitField start="16" size="8" name="CF"/>
    </Register>
    <Register start="+0x14+40" size="4" name="PDB0_CH1S" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="ERR">
        <Enum name="0" start="0b0" description="Sequence error not detected on PDB channel's corresponding pre-trigger."/>
        <Enum name="1" start="0b1" description="Sequence error detected on PDB channel's corresponding pre-trigger. ADCn block can be triggered for a conversion by one pre-trigger from PDB channel n. When one conversion, which is triggered by one of the pre-triggers from PDB channel n, is in progress, new trigger from PDB channel's corresponding pre-trigger m cannot be accepted by ADCn, and ERR[m] is set. Writing 1's to clear the sequence error flags."/>
      </BitField>
      <BitField start="16" size="8" name="CF"/>
    </Register>
    <Register start="+0x14+80" size="4" name="PDB0_CH2S" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="ERR">
        <Enum name="0" start="0b0" description="Sequence error not detected on PDB channel's corresponding pre-trigger."/>
        <Enum name="1" start="0b1" description="Sequence error detected on PDB channel's corresponding pre-trigger. ADCn block can be triggered for a conversion by one pre-trigger from PDB channel n. When one conversion, which is triggered by one of the pre-triggers from PDB channel n, is in progress, new trigger from PDB channel's corresponding pre-trigger m cannot be accepted by ADCn, and ERR[m] is set. Writing 1's to clear the sequence error flags."/>
      </BitField>
      <BitField start="16" size="8" name="CF"/>
    </Register>
    <Register start="+0x14+120" size="4" name="PDB0_CH3S" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="ERR">
        <Enum name="0" start="0b0" description="Sequence error not detected on PDB channel's corresponding pre-trigger."/>
        <Enum name="1" start="0b1" description="Sequence error detected on PDB channel's corresponding pre-trigger. ADCn block can be triggered for a conversion by one pre-trigger from PDB channel n. When one conversion, which is triggered by one of the pre-triggers from PDB channel n, is in progress, new trigger from PDB channel's corresponding pre-trigger m cannot be accepted by ADCn, and ERR[m] is set. Writing 1's to clear the sequence error flags."/>
      </BitField>
      <BitField start="16" size="8" name="CF"/>
    </Register>
    <Register start="+0x18+0" size="4" name="PDB0_CH0DLY0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DLY"/>
    </Register>
    <Register start="+0x18+40" size="4" name="PDB0_CH1DLY0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DLY"/>
    </Register>
    <Register start="+0x18+80" size="4" name="PDB0_CH2DLY0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DLY"/>
    </Register>
    <Register start="+0x18+120" size="4" name="PDB0_CH3DLY0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DLY"/>
    </Register>
    <Register start="+0x1C+0" size="4" name="PDB0_CH0DLY1" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DLY"/>
    </Register>
    <Register start="+0x1C+40" size="4" name="PDB0_CH1DLY1" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DLY"/>
    </Register>
    <Register start="+0x1C+80" size="4" name="PDB0_CH2DLY1" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DLY"/>
    </Register>
    <Register start="+0x1C+120" size="4" name="PDB0_CH3DLY1" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DLY"/>
    </Register>
    <Register start="+0x150+0" size="4" name="PDB0_DACINTC0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TOE">
        <Enum name="0" start="0b0" description="DAC interval trigger disabled."/>
        <Enum name="1" start="0b1" description="DAC interval trigger enabled."/>
      </BitField>
      <BitField start="1" size="1" name="EXT">
        <Enum name="0" start="0b0" description="DAC external trigger input disabled. DAC interval counter is reset and started counting when a rising edge is detected on selected trigger input source or software trigger is selected and SWTRIG is written with 1."/>
        <Enum name="1" start="0b1" description="DAC external trigger input enabled. DAC interval counter is bypassed and DAC external trigger input triggers the DAC interval trigger."/>
      </BitField>
    </Register>
    <Register start="+0x150+8" size="4" name="PDB0_DACINTC1" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TOE">
        <Enum name="0" start="0b0" description="DAC interval trigger disabled."/>
        <Enum name="1" start="0b1" description="DAC interval trigger enabled."/>
      </BitField>
      <BitField start="1" size="1" name="EXT">
        <Enum name="0" start="0b0" description="DAC external trigger input disabled. DAC interval counter is reset and started counting when a rising edge is detected on selected trigger input source or software trigger is selected and SWTRIG is written with 1."/>
        <Enum name="1" start="0b1" description="DAC external trigger input enabled. DAC interval counter is bypassed and DAC external trigger input triggers the DAC interval trigger."/>
      </BitField>
    </Register>
    <Register start="+0x154+0" size="4" name="PDB0_DACINT0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INT"/>
    </Register>
    <Register start="+0x154+8" size="4" name="PDB0_DACINT1" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INT"/>
    </Register>
    <Register start="+0x190" size="4" name="PDB0_POEN" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="POEN">
        <Enum name="0" start="0b0" description="PDB Pulse-Out disabled"/>
        <Enum name="1" start="0b1" description="PDB Pulse-Out enabled"/>
      </BitField>
    </Register>
    <Register start="+0x194+0" size="4" name="PDB0_PO0DLY" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DLY2"/>
      <BitField start="16" size="16" name="DLY1"/>
    </Register>
    <Register start="+0x194+4" size="4" name="PDB0_PO1DLY" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DLY2"/>
      <BitField start="16" size="16" name="DLY1"/>
    </Register>
    <Register start="+0x194+8" size="4" name="PDB0_PO2DLY" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DLY2"/>
      <BitField start="16" size="16" name="DLY1"/>
    </Register>
    <Register start="+0x194+12" size="4" name="PDB0_PO3DLY" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DLY2"/>
      <BitField start="16" size="16" name="DLY1"/>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PIT" start="0x40037000">
    <Register start="+0" size="4" name="PIT_MCR" access="Read/Write" reset_value="0x2" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FRZ">
        <Enum name="0" start="0b0" description="Timers continue to run in debug mode."/>
        <Enum name="1" start="0b1" description="Timers are stopped in debug mode."/>
      </BitField>
      <BitField start="1" size="1" name="MDIS">
        <Enum name="0" start="0b0" description="Clock for PIT Timers is enabled."/>
        <Enum name="1" start="0b1" description="Clock for PIT Timers is disabled."/>
      </BitField>
    </Register>
    <Register start="+0x100+0" size="4" name="PIT_LDVAL0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TSV"/>
    </Register>
    <Register start="+0x100+16" size="4" name="PIT_LDVAL1" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TSV"/>
    </Register>
    <Register start="+0x100+32" size="4" name="PIT_LDVAL2" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TSV"/>
    </Register>
    <Register start="+0x100+48" size="4" name="PIT_LDVAL3" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TSV"/>
    </Register>
    <Register start="+0x104+0" size="4" name="PIT_CVAL0" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TVL"/>
    </Register>
    <Register start="+0x104+16" size="4" name="PIT_CVAL1" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TVL"/>
    </Register>
    <Register start="+0x104+32" size="4" name="PIT_CVAL2" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TVL"/>
    </Register>
    <Register start="+0x104+48" size="4" name="PIT_CVAL3" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TVL"/>
    </Register>
    <Register start="+0x108+0" size="4" name="PIT_TCTRL0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TEN">
        <Enum name="0" start="0b0" description="Timer n is disabled."/>
        <Enum name="1" start="0b1" description="Timer n is active."/>
      </BitField>
      <BitField start="1" size="1" name="TIE">
        <Enum name="0" start="0b0" description="Interrupt requests from Timer n are disabled."/>
        <Enum name="1" start="0b1" description="Interrupt will be requested whenever TIF is set."/>
      </BitField>
    </Register>
    <Register start="+0x108+16" size="4" name="PIT_TCTRL1" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TEN">
        <Enum name="0" start="0b0" description="Timer n is disabled."/>
        <Enum name="1" start="0b1" description="Timer n is active."/>
      </BitField>
      <BitField start="1" size="1" name="TIE">
        <Enum name="0" start="0b0" description="Interrupt requests from Timer n are disabled."/>
        <Enum name="1" start="0b1" description="Interrupt will be requested whenever TIF is set."/>
      </BitField>
    </Register>
    <Register start="+0x108+32" size="4" name="PIT_TCTRL2" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TEN">
        <Enum name="0" start="0b0" description="Timer n is disabled."/>
        <Enum name="1" start="0b1" description="Timer n is active."/>
      </BitField>
      <BitField start="1" size="1" name="TIE">
        <Enum name="0" start="0b0" description="Interrupt requests from Timer n are disabled."/>
        <Enum name="1" start="0b1" description="Interrupt will be requested whenever TIF is set."/>
      </BitField>
    </Register>
    <Register start="+0x108+48" size="4" name="PIT_TCTRL3" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TEN">
        <Enum name="0" start="0b0" description="Timer n is disabled."/>
        <Enum name="1" start="0b1" description="Timer n is active."/>
      </BitField>
      <BitField start="1" size="1" name="TIE">
        <Enum name="0" start="0b0" description="Interrupt requests from Timer n are disabled."/>
        <Enum name="1" start="0b1" description="Interrupt will be requested whenever TIF is set."/>
      </BitField>
    </Register>
    <Register start="+0x10C+0" size="4" name="PIT_TFLG0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIF">
        <Enum name="0" start="0b0" description="Time-out has not yet occurred."/>
        <Enum name="1" start="0b1" description="Time-out has occurred."/>
      </BitField>
    </Register>
    <Register start="+0x10C+16" size="4" name="PIT_TFLG1" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIF">
        <Enum name="0" start="0b0" description="Time-out has not yet occurred."/>
        <Enum name="1" start="0b1" description="Time-out has occurred."/>
      </BitField>
    </Register>
    <Register start="+0x10C+32" size="4" name="PIT_TFLG2" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIF">
        <Enum name="0" start="0b0" description="Time-out has not yet occurred."/>
        <Enum name="1" start="0b1" description="Time-out has occurred."/>
      </BitField>
    </Register>
    <Register start="+0x10C+48" size="4" name="PIT_TFLG3" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIF">
        <Enum name="0" start="0b0" description="Time-out has not yet occurred."/>
        <Enum name="1" start="0b1" description="Time-out has occurred."/>
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="FTM0" start="0x40038000">
    <Register start="+0" size="4" name="FTM0_SC" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="PS">
        <Enum name="000" start="0b000" description="Divide by 1"/>
        <Enum name="001" start="0b001" description="Divide by 2"/>
        <Enum name="010" start="0b010" description="Divide by 4"/>
        <Enum name="011" start="0b011" description="Divide by 8"/>
        <Enum name="100" start="0b100" description="Divide by 16"/>
        <Enum name="101" start="0b101" description="Divide by 32"/>
        <Enum name="110" start="0b110" description="Divide by 64"/>
        <Enum name="111" start="0b111" description="Divide by 128"/>
      </BitField>
      <BitField start="3" size="2" name="CLKS">
        <Enum name="00" start="0b00" description="No clock selected (This in effect disables the FTM counter.)"/>
        <Enum name="01" start="0b01" description="System clock"/>
        <Enum name="10" start="0b10" description="Fixed frequency clock"/>
        <Enum name="11" start="0b11" description="External clock"/>
      </BitField>
      <BitField start="5" size="1" name="CPWMS">
        <Enum name="0" start="0b0" description="FTM counter operates in up counting mode."/>
        <Enum name="1" start="0b1" description="FTM counter operates in up-down counting mode."/>
      </BitField>
      <BitField start="6" size="1" name="TOIE">
        <Enum name="0" start="0b0" description="Disable TOF interrupts. Use software polling."/>
        <Enum name="1" start="0b1" description="Enable TOF interrupts. An interrupt is generated when TOF equals one."/>
      </BitField>
      <BitField start="7" size="1" name="TOF">
        <Enum name="0" start="0b0" description="FTM counter has not overflowed."/>
        <Enum name="1" start="0b1" description="FTM counter has overflowed."/>
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="FTM0_CNT" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="COUNT"/>
    </Register>
    <Register start="+0x8" size="4" name="FTM0_MOD" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="MOD"/>
    </Register>
    <Register start="+0xC+0" size="4" name="FTM0_C0SC" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA">
        <Enum name="0" start="0b0" description="Disable DMA transfers."/>
        <Enum name="1" start="0b1" description="Enable DMA transfers."/>
      </BitField>
      <BitField start="2" size="1" name="ELSA"/>
      <BitField start="3" size="1" name="ELSB"/>
      <BitField start="4" size="1" name="MSA"/>
      <BitField start="5" size="1" name="MSB"/>
      <BitField start="6" size="1" name="CHIE">
        <Enum name="0" start="0b0" description="Disable channel interrupts. Use software polling."/>
        <Enum name="1" start="0b1" description="Enable channel interrupts."/>
      </BitField>
      <BitField start="7" size="1" name="CHF">
        <Enum name="0" start="0b0" description="No channel event has occurred."/>
        <Enum name="1" start="0b1" description="A channel event has occurred."/>
      </BitField>
    </Register>
    <Register start="+0xC+8" size="4" name="FTM0_C1SC" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA">
        <Enum name="0" start="0b0" description="Disable DMA transfers."/>
        <Enum name="1" start="0b1" description="Enable DMA transfers."/>
      </BitField>
      <BitField start="2" size="1" name="ELSA"/>
      <BitField start="3" size="1" name="ELSB"/>
      <BitField start="4" size="1" name="MSA"/>
      <BitField start="5" size="1" name="MSB"/>
      <BitField start="6" size="1" name="CHIE">
        <Enum name="0" start="0b0" description="Disable channel interrupts. Use software polling."/>
        <Enum name="1" start="0b1" description="Enable channel interrupts."/>
      </BitField>
      <BitField start="7" size="1" name="CHF">
        <Enum name="0" start="0b0" description="No channel event has occurred."/>
        <Enum name="1" start="0b1" description="A channel event has occurred."/>
      </BitField>
    </Register>
    <Register start="+0xC+16" size="4" name="FTM0_C2SC" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA">
        <Enum name="0" start="0b0" description="Disable DMA transfers."/>
        <Enum name="1" start="0b1" description="Enable DMA transfers."/>
      </BitField>
      <BitField start="2" size="1" name="ELSA"/>
      <BitField start="3" size="1" name="ELSB"/>
      <BitField start="4" size="1" name="MSA"/>
      <BitField start="5" size="1" name="MSB"/>
      <BitField start="6" size="1" name="CHIE">
        <Enum name="0" start="0b0" description="Disable channel interrupts. Use software polling."/>
        <Enum name="1" start="0b1" description="Enable channel interrupts."/>
      </BitField>
      <BitField start="7" size="1" name="CHF">
        <Enum name="0" start="0b0" description="No channel event has occurred."/>
        <Enum name="1" start="0b1" description="A channel event has occurred."/>
      </BitField>
    </Register>
    <Register start="+0xC+24" size="4" name="FTM0_C3SC" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA">
        <Enum name="0" start="0b0" description="Disable DMA transfers."/>
        <Enum name="1" start="0b1" description="Enable DMA transfers."/>
      </BitField>
      <BitField start="2" size="1" name="ELSA"/>
      <BitField start="3" size="1" name="ELSB"/>
      <BitField start="4" size="1" name="MSA"/>
      <BitField start="5" size="1" name="MSB"/>
      <BitField start="6" size="1" name="CHIE">
        <Enum name="0" start="0b0" description="Disable channel interrupts. Use software polling."/>
        <Enum name="1" start="0b1" description="Enable channel interrupts."/>
      </BitField>
      <BitField start="7" size="1" name="CHF">
        <Enum name="0" start="0b0" description="No channel event has occurred."/>
        <Enum name="1" start="0b1" description="A channel event has occurred."/>
      </BitField>
    </Register>
    <Register start="+0xC+32" size="4" name="FTM0_C4SC" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA">
        <Enum name="0" start="0b0" description="Disable DMA transfers."/>
        <Enum name="1" start="0b1" description="Enable DMA transfers."/>
      </BitField>
      <BitField start="2" size="1" name="ELSA"/>
      <BitField start="3" size="1" name="ELSB"/>
      <BitField start="4" size="1" name="MSA"/>
      <BitField start="5" size="1" name="MSB"/>
      <BitField start="6" size="1" name="CHIE">
        <Enum name="0" start="0b0" description="Disable channel interrupts. Use software polling."/>
        <Enum name="1" start="0b1" description="Enable channel interrupts."/>
      </BitField>
      <BitField start="7" size="1" name="CHF">
        <Enum name="0" start="0b0" description="No channel event has occurred."/>
        <Enum name="1" start="0b1" description="A channel event has occurred."/>
      </BitField>
    </Register>
    <Register start="+0xC+40" size="4" name="FTM0_C5SC" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA">
        <Enum name="0" start="0b0" description="Disable DMA transfers."/>
        <Enum name="1" start="0b1" description="Enable DMA transfers."/>
      </BitField>
      <BitField start="2" size="1" name="ELSA"/>
      <BitField start="3" size="1" name="ELSB"/>
      <BitField start="4" size="1" name="MSA"/>
      <BitField start="5" size="1" name="MSB"/>
      <BitField start="6" size="1" name="CHIE">
        <Enum name="0" start="0b0" description="Disable channel interrupts. Use software polling."/>
        <Enum name="1" start="0b1" description="Enable channel interrupts."/>
      </BitField>
      <BitField start="7" size="1" name="CHF">
        <Enum name="0" start="0b0" description="No channel event has occurred."/>
        <Enum name="1" start="0b1" description="A channel event has occurred."/>
      </BitField>
    </Register>
    <Register start="+0xC+48" size="4" name="FTM0_C6SC" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA">
        <Enum name="0" start="0b0" description="Disable DMA transfers."/>
        <Enum name="1" start="0b1" description="Enable DMA transfers."/>
      </BitField>
      <BitField start="2" size="1" name="ELSA"/>
      <BitField start="3" size="1" name="ELSB"/>
      <BitField start="4" size="1" name="MSA"/>
      <BitField start="5" size="1" name="MSB"/>
      <BitField start="6" size="1" name="CHIE">
        <Enum name="0" start="0b0" description="Disable channel interrupts. Use software polling."/>
        <Enum name="1" start="0b1" description="Enable channel interrupts."/>
      </BitField>
      <BitField start="7" size="1" name="CHF">
        <Enum name="0" start="0b0" description="No channel event has occurred."/>
        <Enum name="1" start="0b1" description="A channel event has occurred."/>
      </BitField>
    </Register>
    <Register start="+0xC+56" size="4" name="FTM0_C7SC" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA">
        <Enum name="0" start="0b0" description="Disable DMA transfers."/>
        <Enum name="1" start="0b1" description="Enable DMA transfers."/>
      </BitField>
      <BitField start="2" size="1" name="ELSA"/>
      <BitField start="3" size="1" name="ELSB"/>
      <BitField start="4" size="1" name="MSA"/>
      <BitField start="5" size="1" name="MSB"/>
      <BitField start="6" size="1" name="CHIE">
        <Enum name="0" start="0b0" description="Disable channel interrupts. Use software polling."/>
        <Enum name="1" start="0b1" description="Enable channel interrupts."/>
      </BitField>
      <BitField start="7" size="1" name="CHF">
        <Enum name="0" start="0b0" description="No channel event has occurred."/>
        <Enum name="1" start="0b1" description="A channel event has occurred."/>
      </BitField>
    </Register>
    <Register start="+0x10+0" size="4" name="FTM0_C0V" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL"/>
    </Register>
    <Register start="+0x10+8" size="4" name="FTM0_C1V" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL"/>
    </Register>
    <Register start="+0x10+16" size="4" name="FTM0_C2V" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL"/>
    </Register>
    <Register start="+0x10+24" size="4" name="FTM0_C3V" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL"/>
    </Register>
    <Register start="+0x10+32" size="4" name="FTM0_C4V" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL"/>
    </Register>
    <Register start="+0x10+40" size="4" name="FTM0_C5V" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL"/>
    </Register>
    <Register start="+0x10+48" size="4" name="FTM0_C6V" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL"/>
    </Register>
    <Register start="+0x10+56" size="4" name="FTM0_C7V" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL"/>
    </Register>
    <Register start="+0x4C" size="4" name="FTM0_CNTIN" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INIT"/>
    </Register>
    <Register start="+0x50" size="4" name="FTM0_STATUS" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH0F">
        <Enum name="0" start="0b0" description="No channel event has occurred."/>
        <Enum name="1" start="0b1" description="A channel event has occurred."/>
      </BitField>
      <BitField start="1" size="1" name="CH1F">
        <Enum name="0" start="0b0" description="No channel event has occurred."/>
        <Enum name="1" start="0b1" description="A channel event has occurred."/>
      </BitField>
      <BitField start="2" size="1" name="CH2F">
        <Enum name="0" start="0b0" description="No channel event has occurred."/>
        <Enum name="1" start="0b1" description="A channel event has occurred."/>
      </BitField>
      <BitField start="3" size="1" name="CH3F">
        <Enum name="0" start="0b0" description="No channel event has occurred."/>
        <Enum name="1" start="0b1" description="A channel event has occurred."/>
      </BitField>
      <BitField start="4" size="1" name="CH4F">
        <Enum name="0" start="0b0" description="No channel event has occurred."/>
        <Enum name="1" start="0b1" description="A channel event has occurred."/>
      </BitField>
      <BitField start="5" size="1" name="CH5F">
        <Enum name="0" start="0b0" description="No channel event has occurred."/>
        <Enum name="1" start="0b1" description="A channel event has occurred."/>
      </BitField>
      <BitField start="6" size="1" name="CH6F">
        <Enum name="0" start="0b0" description="No channel event has occurred."/>
        <Enum name="1" start="0b1" description="A channel event has occurred."/>
      </BitField>
      <BitField start="7" size="1" name="CH7F">
        <Enum name="0" start="0b0" description="No channel event has occurred."/>
        <Enum name="1" start="0b1" description="A channel event has occurred."/>
      </BitField>
    </Register>
    <Register start="+0x54" size="4" name="FTM0_MODE" access="Read/Write" reset_value="0x4" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FTMEN">
        <Enum name="0" start="0b0" description="Only the TPM-compatible registers (first set of registers) can be used without any restriction. Do not use the FTM-specific registers."/>
        <Enum name="1" start="0b1" description="All registers including the FTM-specific registers (second set of registers) are available for use with no restrictions."/>
      </BitField>
      <BitField start="1" size="1" name="INIT"/>
      <BitField start="2" size="1" name="WPDIS">
        <Enum name="0" start="0b0" description="Write protection is enabled."/>
        <Enum name="1" start="0b1" description="Write protection is disabled."/>
      </BitField>
      <BitField start="3" size="1" name="PWMSYNC">
        <Enum name="0" start="0b0" description="No restrictions. Software and hardware triggers can be used by MOD, CnV, OUTMASK, and FTM counter synchronization."/>
        <Enum name="1" start="0b1" description="Software trigger can only be used by MOD and CnV synchronization, and hardware triggers can only be used by OUTMASK and FTM counter synchronization."/>
      </BitField>
      <BitField start="4" size="1" name="CAPTEST">
        <Enum name="0" start="0b0" description="Capture test mode is disabled."/>
        <Enum name="1" start="0b1" description="Capture test mode is enabled."/>
      </BitField>
      <BitField start="5" size="2" name="FAULTM">
        <Enum name="00" start="0b00" description="Fault control is disabled for all channels."/>
        <Enum name="01" start="0b01" description="Fault control is enabled for even channels only (channels 0, 2, 4, and 6), and the selected mode is the manual fault clearing."/>
        <Enum name="10" start="0b10" description="Fault control is enabled for all channels, and the selected mode is the manual fault clearing."/>
        <Enum name="11" start="0b11" description="Fault control is enabled for all channels, and the selected mode is the automatic fault clearing."/>
      </BitField>
      <BitField start="7" size="1" name="FAULTIE">
        <Enum name="0" start="0b0" description="Fault control interrupt is disabled."/>
        <Enum name="1" start="0b1" description="Fault control interrupt is enabled."/>
      </BitField>
    </Register>
    <Register start="+0x58" size="4" name="FTM0_SYNC" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CNTMIN">
        <Enum name="0" start="0b0" description="The minimum loading point is disabled."/>
        <Enum name="1" start="0b1" description="The minimum loading point is enabled."/>
      </BitField>
      <BitField start="1" size="1" name="CNTMAX">
        <Enum name="0" start="0b0" description="The maximum loading point is disabled."/>
        <Enum name="1" start="0b1" description="The maximum loading point is enabled."/>
      </BitField>
      <BitField start="2" size="1" name="REINIT">
        <Enum name="0" start="0b0" description="FTM counter continues to count normally."/>
        <Enum name="1" start="0b1" description="FTM counter is updated with its initial value when the selected trigger is detected."/>
      </BitField>
      <BitField start="3" size="1" name="SYNCHOM">
        <Enum name="0" start="0b0" description="OUTMASK register is updated with the value of its buffer in all rising edges of the system clock."/>
        <Enum name="1" start="0b1" description="OUTMASK register is updated with the value of its buffer only by the PWM synchronization."/>
      </BitField>
      <BitField start="4" size="1" name="TRIG0">
        <Enum name="0" start="0b0" description="Trigger is disabled."/>
        <Enum name="1" start="0b1" description="Trigger is enabled."/>
      </BitField>
      <BitField start="5" size="1" name="TRIG1">
        <Enum name="0" start="0b0" description="Trigger is disabled."/>
        <Enum name="1" start="0b1" description="Trigger is enabled."/>
      </BitField>
      <BitField start="6" size="1" name="TRIG2">
        <Enum name="0" start="0b0" description="Trigger is disabled."/>
        <Enum name="1" start="0b1" description="Trigger is enabled."/>
      </BitField>
      <BitField start="7" size="1" name="SWSYNC">
        <Enum name="0" start="0b0" description="Software trigger is not selected."/>
        <Enum name="1" start="0b1" description="Software trigger is selected."/>
      </BitField>
    </Register>
    <Register start="+0x5C" size="4" name="FTM0_OUTINIT" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH0OI">
        <Enum name="0" start="0b0" description="The initialization value is 0."/>
        <Enum name="1" start="0b1" description="The initialization value is 1."/>
      </BitField>
      <BitField start="1" size="1" name="CH1OI">
        <Enum name="0" start="0b0" description="The initialization value is 0."/>
        <Enum name="1" start="0b1" description="The initialization value is 1."/>
      </BitField>
      <BitField start="2" size="1" name="CH2OI">
        <Enum name="0" start="0b0" description="The initialization value is 0."/>
        <Enum name="1" start="0b1" description="The initialization value is 1."/>
      </BitField>
      <BitField start="3" size="1" name="CH3OI">
        <Enum name="0" start="0b0" description="The initialization value is 0."/>
        <Enum name="1" start="0b1" description="The initialization value is 1."/>
      </BitField>
      <BitField start="4" size="1" name="CH4OI">
        <Enum name="0" start="0b0" description="The initialization value is 0."/>
        <Enum name="1" start="0b1" description="The initialization value is 1."/>
      </BitField>
      <BitField start="5" size="1" name="CH5OI">
        <Enum name="0" start="0b0" description="The initialization value is 0."/>
        <Enum name="1" start="0b1" description="The initialization value is 1."/>
      </BitField>
      <BitField start="6" size="1" name="CH6OI">
        <Enum name="0" start="0b0" description="The initialization value is 0."/>
        <Enum name="1" start="0b1" description="The initialization value is 1."/>
      </BitField>
      <BitField start="7" size="1" name="CH7OI">
        <Enum name="0" start="0b0" description="The initialization value is 0."/>
        <Enum name="1" start="0b1" description="The initialization value is 1."/>
      </BitField>
    </Register>
    <Register start="+0x60" size="4" name="FTM0_OUTMASK" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH0OM">
        <Enum name="0" start="0b0" description="Channel output is not masked. It continues to operate normally."/>
        <Enum name="1" start="0b1" description="Channel output is masked. It is forced to its inactive state."/>
      </BitField>
      <BitField start="1" size="1" name="CH1OM">
        <Enum name="0" start="0b0" description="Channel output is not masked. It continues to operate normally."/>
        <Enum name="1" start="0b1" description="Channel output is masked. It is forced to its inactive state."/>
      </BitField>
      <BitField start="2" size="1" name="CH2OM">
        <Enum name="0" start="0b0" description="Channel output is not masked. It continues to operate normally."/>
        <Enum name="1" start="0b1" description="Channel output is masked. It is forced to its inactive state."/>
      </BitField>
      <BitField start="3" size="1" name="CH3OM">
        <Enum name="0" start="0b0" description="Channel output is not masked. It continues to operate normally."/>
        <Enum name="1" start="0b1" description="Channel output is masked. It is forced to its inactive state."/>
      </BitField>
      <BitField start="4" size="1" name="CH4OM">
        <Enum name="0" start="0b0" description="Channel output is not masked. It continues to operate normally."/>
        <Enum name="1" start="0b1" description="Channel output is masked. It is forced to its inactive state."/>
      </BitField>
      <BitField start="5" size="1" name="CH5OM">
        <Enum name="0" start="0b0" description="Channel output is not masked. It continues to operate normally."/>
        <Enum name="1" start="0b1" description="Channel output is masked. It is forced to its inactive state."/>
      </BitField>
      <BitField start="6" size="1" name="CH6OM">
        <Enum name="0" start="0b0" description="Channel output is not masked. It continues to operate normally."/>
        <Enum name="1" start="0b1" description="Channel output is masked. It is forced to its inactive state."/>
      </BitField>
      <BitField start="7" size="1" name="CH7OM">
        <Enum name="0" start="0b0" description="Channel output is not masked. It continues to operate normally."/>
        <Enum name="1" start="0b1" description="Channel output is masked. It is forced to its inactive state."/>
      </BitField>
    </Register>
    <Register start="+0x64" size="4" name="FTM0_COMBINE" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="COMBINE0">
        <Enum name="0" start="0b0" description="Channels (n) and (n+1) are independent."/>
        <Enum name="1" start="0b1" description="Channels (n) and (n+1) are combined."/>
      </BitField>
      <BitField start="1" size="1" name="COMP0">
        <Enum name="0" start="0b0" description="The channel (n+1) output is the same as the channel (n) output."/>
        <Enum name="1" start="0b1" description="The channel (n+1) output is the complement of the channel (n) output."/>
      </BitField>
      <BitField start="2" size="1" name="DECAPEN0">
        <Enum name="0" start="0b0" description="The dual edge capture mode in this pair of channels is disabled."/>
        <Enum name="1" start="0b1" description="The dual edge capture mode in this pair of channels is enabled."/>
      </BitField>
      <BitField start="3" size="1" name="DECAP0">
        <Enum name="0" start="0b0" description="The dual edge captures are inactive."/>
        <Enum name="1" start="0b1" description="The dual edge captures are active."/>
      </BitField>
      <BitField start="4" size="1" name="DTEN0">
        <Enum name="0" start="0b0" description="The deadtime insertion in this pair of channels is disabled."/>
        <Enum name="1" start="0b1" description="The deadtime insertion in this pair of channels is enabled."/>
      </BitField>
      <BitField start="5" size="1" name="SYNCEN0">
        <Enum name="0" start="0b0" description="The PWM synchronization in this pair of channels is disabled."/>
        <Enum name="1" start="0b1" description="The PWM synchronization in this pair of channels is enabled."/>
      </BitField>
      <BitField start="6" size="1" name="FAULTEN0">
        <Enum name="0" start="0b0" description="The fault control in this pair of channels is disabled."/>
        <Enum name="1" start="0b1" description="The fault control in this pair of channels is enabled."/>
      </BitField>
      <BitField start="8" size="1" name="COMBINE1">
        <Enum name="0" start="0b0" description="Channels (n) and (n+1) are independent."/>
        <Enum name="1" start="0b1" description="Channels (n) and (n+1) are combined."/>
      </BitField>
      <BitField start="9" size="1" name="COMP1">
        <Enum name="0" start="0b0" description="The channel (n+1) output is the same as the channel (n) output."/>
        <Enum name="1" start="0b1" description="The channel (n+1) output is the complement of the channel (n) output."/>
      </BitField>
      <BitField start="10" size="1" name="DECAPEN1">
        <Enum name="0" start="0b0" description="The dual edge capture mode in this pair of channels is disabled."/>
        <Enum name="1" start="0b1" description="The dual edge capture mode in this pair of channels is enabled."/>
      </BitField>
      <BitField start="11" size="1" name="DECAP1">
        <Enum name="0" start="0b0" description="The dual edge captures are inactive."/>
        <Enum name="1" start="0b1" description="The dual edge captures are active."/>
      </BitField>
      <BitField start="12" size="1" name="DTEN1">
        <Enum name="0" start="0b0" description="The deadtime insertion in this pair of channels is disabled."/>
        <Enum name="1" start="0b1" description="The deadtime insertion in this pair of channels is enabled."/>
      </BitField>
      <BitField start="13" size="1" name="SYNCEN1">
        <Enum name="0" start="0b0" description="The PWM synchronization in this pair of channels is disabled."/>
        <Enum name="1" start="0b1" description="The PWM synchronization in this pair of channels is enabled."/>
      </BitField>
      <BitField start="14" size="1" name="FAULTEN1">
        <Enum name="0" start="0b0" description="The fault control in this pair of channels is disabled."/>
        <Enum name="1" start="0b1" description="The fault control in this pair of channels is enabled."/>
      </BitField>
      <BitField start="16" size="1" name="COMBINE2">
        <Enum name="0" start="0b0" description="Channels (n) and (n+1) are independent."/>
        <Enum name="1" start="0b1" description="Channels (n) and (n+1) are combined."/>
      </BitField>
      <BitField start="17" size="1" name="COMP2">
        <Enum name="0" start="0b0" description="The channel (n+1) output is the same as the channel (n) output."/>
        <Enum name="1" start="0b1" description="The channel (n+1) output is the complement of the channel (n) output."/>
      </BitField>
      <BitField start="18" size="1" name="DECAPEN2">
        <Enum name="0" start="0b0" description="The dual edge capture mode in this pair of channels is disabled."/>
        <Enum name="1" start="0b1" description="The dual edge capture mode in this pair of channels is enabled."/>
      </BitField>
      <BitField start="19" size="1" name="DECAP2">
        <Enum name="0" start="0b0" description="The dual edge captures are inactive."/>
        <Enum name="1" start="0b1" description="The dual edge captures are active."/>
      </BitField>
      <BitField start="20" size="1" name="DTEN2">
        <Enum name="0" start="0b0" description="The deadtime insertion in this pair of channels is disabled."/>
        <Enum name="1" start="0b1" description="The deadtime insertion in this pair of channels is enabled."/>
      </BitField>
      <BitField start="21" size="1" name="SYNCEN2">
        <Enum name="0" start="0b0" description="The PWM synchronization in this pair of channels is disabled."/>
        <Enum name="1" start="0b1" description="The PWM synchronization in this pair of channels is enabled."/>
      </BitField>
      <BitField start="22" size="1" name="FAULTEN2">
        <Enum name="0" start="0b0" description="The fault control in this pair of channels is disabled."/>
        <Enum name="1" start="0b1" description="The fault control in this pair of channels is enabled."/>
      </BitField>
      <BitField start="24" size="1" name="COMBINE3">
        <Enum name="0" start="0b0" description="Channels (n) and (n+1) are independent."/>
        <Enum name="1" start="0b1" description="Channels (n) and (n+1) are combined."/>
      </BitField>
      <BitField start="25" size="1" name="COMP3">
        <Enum name="0" start="0b0" description="The channel (n+1) output is the same as the channel (n) output."/>
        <Enum name="1" start="0b1" description="The channel (n+1) output is the complement of the channel (n) output."/>
      </BitField>
      <BitField start="26" size="1" name="DECAPEN3">
        <Enum name="0" start="0b0" description="The dual edge capture mode in this pair of channels is disabled."/>
        <Enum name="1" start="0b1" description="The dual edge capture mode in this pair of channels is enabled."/>
      </BitField>
      <BitField start="27" size="1" name="DECAP3">
        <Enum name="0" start="0b0" description="The dual edge captures are inactive."/>
        <Enum name="1" start="0b1" description="The dual edge captures are active."/>
      </BitField>
      <BitField start="28" size="1" name="DTEN3">
        <Enum name="0" start="0b0" description="The deadtime insertion in this pair of channels is disabled."/>
        <Enum name="1" start="0b1" description="The deadtime insertion in this pair of channels is enabled."/>
      </BitField>
      <BitField start="29" size="1" name="SYNCEN3">
        <Enum name="0" start="0b0" description="The PWM synchronization in this pair of channels is disabled."/>
        <Enum name="1" start="0b1" description="The PWM synchronization in this pair of channels is enabled."/>
      </BitField>
      <BitField start="30" size="1" name="FAULTEN3">
        <Enum name="0" start="0b0" description="The fault control in this pair of channels is disabled."/>
        <Enum name="1" start="0b1" description="The fault control in this pair of channels is enabled."/>
      </BitField>
    </Register>
    <Register start="+0x68" size="4" name="FTM0_DEADTIME" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="DTVAL"/>
      <BitField start="6" size="2" name="DTPS">
        <Enum name="0x" start="0b0x" description="Divide the system clock by 1."/>
        <Enum name="10" start="0b10" description="Divide the system clock by 4."/>
        <Enum name="11" start="0b11" description="Divide the system clock by 16."/>
      </BitField>
    </Register>
    <Register start="+0x6C" size="4" name="FTM0_EXTTRIG" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH2TRIG">
        <Enum name="0" start="0b0" description="The generation of the channel trigger is disabled."/>
        <Enum name="1" start="0b1" description="The generation of the channel trigger is enabled."/>
      </BitField>
      <BitField start="1" size="1" name="CH3TRIG">
        <Enum name="0" start="0b0" description="The generation of the channel trigger is disabled."/>
        <Enum name="1" start="0b1" description="The generation of the channel trigger is enabled."/>
      </BitField>
      <BitField start="2" size="1" name="CH4TRIG">
        <Enum name="0" start="0b0" description="The generation of the channel trigger is disabled."/>
        <Enum name="1" start="0b1" description="The generation of the channel trigger is enabled."/>
      </BitField>
      <BitField start="3" size="1" name="CH5TRIG">
        <Enum name="0" start="0b0" description="The generation of the channel trigger is disabled."/>
        <Enum name="1" start="0b1" description="The generation of the channel trigger is enabled."/>
      </BitField>
      <BitField start="4" size="1" name="CH0TRIG">
        <Enum name="0" start="0b0" description="The generation of the channel trigger is disabled."/>
        <Enum name="1" start="0b1" description="The generation of the channel trigger is enabled."/>
      </BitField>
      <BitField start="5" size="1" name="CH1TRIG">
        <Enum name="0" start="0b0" description="The generation of the channel trigger is disabled."/>
        <Enum name="1" start="0b1" description="The generation of the channel trigger is enabled."/>
      </BitField>
      <BitField start="6" size="1" name="INITTRIGEN">
        <Enum name="0" start="0b0" description="The generation of initialization trigger is disabled."/>
        <Enum name="1" start="0b1" description="The generation of initialization trigger is enabled."/>
      </BitField>
      <BitField start="7" size="1" name="TRIGF">
        <Enum name="0" start="0b0" description="No channel trigger was generated."/>
        <Enum name="1" start="0b1" description="A channel trigger was generated."/>
      </BitField>
    </Register>
    <Register start="+0x70" size="4" name="FTM0_POL" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="POL0">
        <Enum name="0" start="0b0" description="The channel polarity is active high."/>
        <Enum name="1" start="0b1" description="The channel polarity is active low."/>
      </BitField>
      <BitField start="1" size="1" name="POL1">
        <Enum name="0" start="0b0" description="The channel polarity is active high."/>
        <Enum name="1" start="0b1" description="The channel polarity is active low."/>
      </BitField>
      <BitField start="2" size="1" name="POL2">
        <Enum name="0" start="0b0" description="The channel polarity is active high."/>
        <Enum name="1" start="0b1" description="The channel polarity is active low."/>
      </BitField>
      <BitField start="3" size="1" name="POL3">
        <Enum name="0" start="0b0" description="The channel polarity is active high."/>
        <Enum name="1" start="0b1" description="The channel polarity is active low."/>
      </BitField>
      <BitField start="4" size="1" name="POL4">
        <Enum name="0" start="0b0" description="The channel polarity is active high."/>
        <Enum name="1" start="0b1" description="The channel polarity is active low."/>
      </BitField>
      <BitField start="5" size="1" name="POL5">
        <Enum name="0" start="0b0" description="The channel polarity is active high."/>
        <Enum name="1" start="0b1" description="The channel polarity is active low."/>
      </BitField>
      <BitField start="6" size="1" name="POL6">
        <Enum name="0" start="0b0" description="The channel polarity is active high."/>
        <Enum name="1" start="0b1" description="The channel polarity is active low."/>
      </BitField>
      <BitField start="7" size="1" name="POL7">
        <Enum name="0" start="0b0" description="The channel polarity is active high."/>
        <Enum name="1" start="0b1" description="The channel polarity is active low."/>
      </BitField>
    </Register>
    <Register start="+0x74" size="4" name="FTM0_FMS" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FAULTF0">
        <Enum name="0" start="0b0" description="No fault condition was detected at the fault input."/>
        <Enum name="1" start="0b1" description="A fault condition was detected at the fault input."/>
      </BitField>
      <BitField start="1" size="1" name="FAULTF1">
        <Enum name="0" start="0b0" description="No fault condition was detected at the fault input."/>
        <Enum name="1" start="0b1" description="A fault condition was detected at the fault input."/>
      </BitField>
      <BitField start="2" size="1" name="FAULTF2">
        <Enum name="0" start="0b0" description="No fault condition was detected at the fault input."/>
        <Enum name="1" start="0b1" description="A fault condition was detected at the fault input."/>
      </BitField>
      <BitField start="3" size="1" name="FAULTF3">
        <Enum name="0" start="0b0" description="No fault condition was detected at the fault input."/>
        <Enum name="1" start="0b1" description="A fault condition was detected at the fault input."/>
      </BitField>
      <BitField start="5" size="1" name="FAULTIN">
        <Enum name="0" start="0b0" description="The logic OR of the enabled fault inputs is 0."/>
        <Enum name="1" start="0b1" description="The logic OR of the enabled fault inputs is 1."/>
      </BitField>
      <BitField start="6" size="1" name="WPEN">
        <Enum name="0" start="0b0" description="Write protection is disabled. Write protected bits can be written."/>
        <Enum name="1" start="0b1" description="Write protection is enabled. Write protected bits cannot be written."/>
      </BitField>
      <BitField start="7" size="1" name="FAULTF">
        <Enum name="0" start="0b0" description="No fault condition was detected."/>
        <Enum name="1" start="0b1" description="A fault condition was detected."/>
      </BitField>
    </Register>
    <Register start="+0x78" size="4" name="FTM0_FILTER" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="CH0FVAL"/>
      <BitField start="4" size="4" name="CH1FVAL"/>
      <BitField start="8" size="4" name="CH2FVAL"/>
      <BitField start="12" size="4" name="CH3FVAL"/>
    </Register>
    <Register start="+0x7C" size="4" name="FTM0_FLTCTRL" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FAULT0EN">
        <Enum name="0" start="0b0" description="Fault input is disabled."/>
        <Enum name="1" start="0b1" description="Fault input is enabled."/>
      </BitField>
      <BitField start="1" size="1" name="FAULT1EN">
        <Enum name="0" start="0b0" description="Fault input is disabled."/>
        <Enum name="1" start="0b1" description="Fault input is enabled."/>
      </BitField>
      <BitField start="2" size="1" name="FAULT2EN">
        <Enum name="0" start="0b0" description="Fault input is disabled."/>
        <Enum name="1" start="0b1" description="Fault input is enabled."/>
      </BitField>
      <BitField start="3" size="1" name="FAULT3EN">
        <Enum name="0" start="0b0" description="Fault input is disabled."/>
        <Enum name="1" start="0b1" description="Fault input is enabled."/>
      </BitField>
      <BitField start="4" size="1" name="FFLTR0EN">
        <Enum name="0" start="0b0" description="Fault input filter is disabled."/>
        <Enum name="1" start="0b1" description="Fault input filter is enabled."/>
      </BitField>
      <BitField start="5" size="1" name="FFLTR1EN">
        <Enum name="0" start="0b0" description="Fault input filter is disabled."/>
        <Enum name="1" start="0b1" description="Fault input filter is enabled."/>
      </BitField>
      <BitField start="6" size="1" name="FFLTR2EN">
        <Enum name="0" start="0b0" description="Fault input filter is disabled."/>
        <Enum name="1" start="0b1" description="Fault input filter is enabled."/>
      </BitField>
      <BitField start="7" size="1" name="FFLTR3EN">
        <Enum name="0" start="0b0" description="Fault input filter is disabled."/>
        <Enum name="1" start="0b1" description="Fault input filter is enabled."/>
      </BitField>
      <BitField start="8" size="4" name="FFVAL"/>
    </Register>
    <Register start="+0x80" size="4" name="FTM0_QDCTRL" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="QUADEN">
        <Enum name="0" start="0b0" description="Quadrature decoder mode is disabled."/>
        <Enum name="1" start="0b1" description="Quadrature decoder mode is enabled."/>
      </BitField>
      <BitField start="1" size="1" name="TOFDIR">
        <Enum name="0" start="0b0" description="TOF bit was set on the bottom of counting. There was an FTM counter decrement and FTM counter changes from its minimum value (CNTIN register) to its maximum value (MOD register)."/>
        <Enum name="1" start="0b1" description="TOF bit was set on the top of counting. There was an FTM counter increment and FTM counter changes from its maximum value (MOD register) to its minimum value (CNTIN register)."/>
      </BitField>
      <BitField start="2" size="1" name="QUADIR">
        <Enum name="0" start="0b0" description="Counting direction is decreasing (FTM counter decrement)."/>
        <Enum name="1" start="0b1" description="Counting direction is increasing (FTM counter increment)."/>
      </BitField>
      <BitField start="3" size="1" name="QUADMODE">
        <Enum name="0" start="0b0" description="Phase A and phase B encoding mode."/>
        <Enum name="1" start="0b1" description="Count and direction encoding mode."/>
      </BitField>
      <BitField start="4" size="1" name="PHBPOL">
        <Enum name="0" start="0b0" description="Normal polarity. Phase B input signal is not inverted before identifying the rising and falling edges of this signal."/>
        <Enum name="1" start="0b1" description="Inverted polarity. Phase B input signal is inverted before identifying the rising and falling edges of this signal."/>
      </BitField>
      <BitField start="5" size="1" name="PHAPOL">
        <Enum name="0" start="0b0" description="Normal polarity. Phase A input signal is not inverted before identifying the rising and falling edges of this signal."/>
        <Enum name="1" start="0b1" description="Inverted polarity. Phase A input signal is inverted before identifying the rising and falling edges of this signal."/>
      </BitField>
      <BitField start="6" size="1" name="PHBFLTREN">
        <Enum name="0" start="0b0" description="Phase B input filter is disabled."/>
        <Enum name="1" start="0b1" description="Phase B input filter is enabled."/>
      </BitField>
      <BitField start="7" size="1" name="PHAFLTREN">
        <Enum name="0" start="0b0" description="Phase A input filter is disabled."/>
        <Enum name="1" start="0b1" description="Phase A input filter is enabled."/>
      </BitField>
    </Register>
    <Register start="+0x84" size="4" name="FTM0_CONF" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="NUMTOF"/>
      <BitField start="6" size="2" name="BDMMODE"/>
      <BitField start="9" size="1" name="GTBEEN">
        <Enum name="0" start="0b0" description="Use of an external global time base is disabled."/>
        <Enum name="1" start="0b1" description="Use of an external global time base is enabled."/>
      </BitField>
      <BitField start="10" size="1" name="GTBEOUT">
        <Enum name="0" start="0b0" description="A global time base signal generation is disabled."/>
        <Enum name="1" start="0b1" description="A global time base signal generation is enabled."/>
      </BitField>
    </Register>
    <Register start="+0x88" size="4" name="FTM0_FLTPOL" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FLT0POL">
        <Enum name="0" start="0b0" description="The fault input polarity is active high. A one at the fault input indicates a fault."/>
        <Enum name="1" start="0b1" description="The fault input polarity is active low. A zero at the fault input indicates a fault."/>
      </BitField>
      <BitField start="1" size="1" name="FLT1POL">
        <Enum name="0" start="0b0" description="The fault input polarity is active high. A one at the fault input indicates a fault."/>
        <Enum name="1" start="0b1" description="The fault input polarity is active low. A zero at the fault input indicates a fault."/>
      </BitField>
      <BitField start="2" size="1" name="FLT2POL">
        <Enum name="0" start="0b0" description="The fault input polarity is active high. A one at the fault input indicates a fault."/>
        <Enum name="1" start="0b1" description="The fault input polarity is active low. A zero at the fault input indicates a fault."/>
      </BitField>
      <BitField start="3" size="1" name="FLT3POL">
        <Enum name="0" start="0b0" description="The fault input polarity is active high. A one at the fault input indicates a fault."/>
        <Enum name="1" start="0b1" description="The fault input polarity is active low. A zero at the fault input indicates a fault."/>
      </BitField>
    </Register>
    <Register start="+0x8C" size="4" name="FTM0_SYNCONF" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HWTRIGMODE">
        <Enum name="0" start="0b0" description="FTM clears the TRIGj bit when the hardware trigger j is detected."/>
        <Enum name="1" start="0b1" description="FTM does not clear the TRIGj bit when the hardware trigger j is detected."/>
      </BitField>
      <BitField start="2" size="1" name="CNTINC">
        <Enum name="0" start="0b0" description="CNTIN register is updated with its buffer value at all rising edges of system clock."/>
        <Enum name="1" start="0b1" description="CNTIN register is updated with its buffer value by the PWM synchronization."/>
      </BitField>
      <BitField start="4" size="1" name="INVC">
        <Enum name="0" start="0b0" description="INVCTRL register is updated with its buffer value at all rising edges of system clock."/>
        <Enum name="1" start="0b1" description="INVCTRL register is updated with its buffer value by the PWM synchronization."/>
      </BitField>
      <BitField start="5" size="1" name="SWOC">
        <Enum name="0" start="0b0" description="SWOCTRL register is updated with its buffer value at all rising edges of system clock."/>
        <Enum name="1" start="0b1" description="SWOCTRL register is updated with its buffer value by the PWM synchronization."/>
      </BitField>
      <BitField start="7" size="1" name="SYNCMODE">
        <Enum name="0" start="0b0" description="Legacy PWM synchronization is selected."/>
        <Enum name="1" start="0b1" description="Enhanced PWM synchronization is selected."/>
      </BitField>
      <BitField start="8" size="1" name="SWRSTCNT">
        <Enum name="0" start="0b0" description="The software trigger does not activate the FTM counter synchronization."/>
        <Enum name="1" start="0b1" description="The software trigger activates the FTM counter synchronization."/>
      </BitField>
      <BitField start="9" size="1" name="SWWRBUF">
        <Enum name="0" start="0b0" description="The software trigger does not activate MOD, CNTIN, and CV registers synchronization."/>
        <Enum name="1" start="0b1" description="The software trigger activates MOD, CNTIN, and CV registers synchronization."/>
      </BitField>
      <BitField start="10" size="1" name="SWOM">
        <Enum name="0" start="0b0" description="The software trigger does not activate the OUTMASK register synchronization."/>
        <Enum name="1" start="0b1" description="The software trigger activates the OUTMASK register synchronization."/>
      </BitField>
      <BitField start="11" size="1" name="SWINVC">
        <Enum name="0" start="0b0" description="The software trigger does not activate the INVCTRL register synchronization."/>
        <Enum name="1" start="0b1" description="The software trigger activates the INVCTRL register synchronization."/>
      </BitField>
      <BitField start="12" size="1" name="SWSOC">
        <Enum name="0" start="0b0" description="The software trigger does not activate the SWOCTRL register synchronization."/>
        <Enum name="1" start="0b1" description="The software trigger activates the SWOCTRL register synchronization."/>
      </BitField>
      <BitField start="16" size="1" name="HWRSTCNT">
        <Enum name="0" start="0b0" description="A hardware trigger does not activate the FTM counter synchronization."/>
        <Enum name="1" start="0b1" description="A hardware trigger activates the FTM counter synchronization."/>
      </BitField>
      <BitField start="17" size="1" name="HWWRBUF">
        <Enum name="0" start="0b0" description="A hardware trigger does not activate MOD, CNTIN, and CV registers synchronization."/>
        <Enum name="1" start="0b1" description="A hardware trigger activates MOD, CNTIN, and CV registers synchronization."/>
      </BitField>
      <BitField start="18" size="1" name="HWOM">
        <Enum name="0" start="0b0" description="A hardware trigger does not activate the OUTMASK register synchronization."/>
        <Enum name="1" start="0b1" description="A hardware trigger activates the OUTMASK register synchronization."/>
      </BitField>
      <BitField start="19" size="1" name="HWINVC">
        <Enum name="0" start="0b0" description="A hardware trigger does not activate the INVCTRL register synchronization."/>
        <Enum name="1" start="0b1" description="A hardware trigger activates the INVCTRL register synchronization."/>
      </BitField>
      <BitField start="20" size="1" name="HWSOC">
        <Enum name="0" start="0b0" description="A hardware trigger does not activate the SWOCTRL register synchronization."/>
        <Enum name="1" start="0b1" description="A hardware trigger activates the SWOCTRL register synchronization."/>
      </BitField>
    </Register>
    <Register start="+0x90" size="4" name="FTM0_INVCTRL" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="INV0EN">
        <Enum name="0" start="0b0" description="Inverting is disabled."/>
        <Enum name="1" start="0b1" description="Inverting is enabled."/>
      </BitField>
      <BitField start="1" size="1" name="INV1EN">
        <Enum name="0" start="0b0" description="Inverting is disabled."/>
        <Enum name="1" start="0b1" description="Inverting is enabled."/>
      </BitField>
      <BitField start="2" size="1" name="INV2EN">
        <Enum name="0" start="0b0" description="Inverting is disabled."/>
        <Enum name="1" start="0b1" description="Inverting is enabled."/>
      </BitField>
      <BitField start="3" size="1" name="INV3EN">
        <Enum name="0" start="0b0" description="Inverting is disabled."/>
        <Enum name="1" start="0b1" description="Inverting is enabled."/>
      </BitField>
    </Register>
    <Register start="+0x94" size="4" name="FTM0_SWOCTRL" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH0OC">
        <Enum name="0" start="0b0" description="The channel output is not affected by software output control."/>
        <Enum name="1" start="0b1" description="The channel output is affected by software output control."/>
      </BitField>
      <BitField start="1" size="1" name="CH1OC">
        <Enum name="0" start="0b0" description="The channel output is not affected by software output control."/>
        <Enum name="1" start="0b1" description="The channel output is affected by software output control."/>
      </BitField>
      <BitField start="2" size="1" name="CH2OC">
        <Enum name="0" start="0b0" description="The channel output is not affected by software output control."/>
        <Enum name="1" start="0b1" description="The channel output is affected by software output control."/>
      </BitField>
      <BitField start="3" size="1" name="CH3OC">
        <Enum name="0" start="0b0" description="The channel output is not affected by software output control."/>
        <Enum name="1" start="0b1" description="The channel output is affected by software output control."/>
      </BitField>
      <BitField start="4" size="1" name="CH4OC">
        <Enum name="0" start="0b0" description="The channel output is not affected by software output control."/>
        <Enum name="1" start="0b1" description="The channel output is affected by software output control."/>
      </BitField>
      <BitField start="5" size="1" name="CH5OC">
        <Enum name="0" start="0b0" description="The channel output is not affected by software output control."/>
        <Enum name="1" start="0b1" description="The channel output is affected by software output control."/>
      </BitField>
      <BitField start="6" size="1" name="CH6OC">
        <Enum name="0" start="0b0" description="The channel output is not affected by software output control."/>
        <Enum name="1" start="0b1" description="The channel output is affected by software output control."/>
      </BitField>
      <BitField start="7" size="1" name="CH7OC">
        <Enum name="0" start="0b0" description="The channel output is not affected by software output control."/>
        <Enum name="1" start="0b1" description="The channel output is affected by software output control."/>
      </BitField>
      <BitField start="8" size="1" name="CH0OCV">
        <Enum name="0" start="0b0" description="The software output control forces 0 to the channel output."/>
        <Enum name="1" start="0b1" description="The software output control forces 1 to the channel output."/>
      </BitField>
      <BitField start="9" size="1" name="CH1OCV">
        <Enum name="0" start="0b0" description="The software output control forces 0 to the channel output."/>
        <Enum name="1" start="0b1" description="The software output control forces 1 to the channel output."/>
      </BitField>
      <BitField start="10" size="1" name="CH2OCV">
        <Enum name="0" start="0b0" description="The software output control forces 0 to the channel output."/>
        <Enum name="1" start="0b1" description="The software output control forces 1 to the channel output."/>
      </BitField>
      <BitField start="11" size="1" name="CH3OCV">
        <Enum name="0" start="0b0" description="The software output control forces 0 to the channel output."/>
        <Enum name="1" start="0b1" description="The software output control forces 1 to the channel output."/>
      </BitField>
      <BitField start="12" size="1" name="CH4OCV">
        <Enum name="0" start="0b0" description="The software output control forces 0 to the channel output."/>
        <Enum name="1" start="0b1" description="The software output control forces 1 to the channel output."/>
      </BitField>
      <BitField start="13" size="1" name="CH5OCV">
        <Enum name="0" start="0b0" description="The software output control forces 0 to the channel output."/>
        <Enum name="1" start="0b1" description="The software output control forces 1 to the channel output."/>
      </BitField>
      <BitField start="14" size="1" name="CH6OCV">
        <Enum name="0" start="0b0" description="The software output control forces 0 to the channel output."/>
        <Enum name="1" start="0b1" description="The software output control forces 1 to the channel output."/>
      </BitField>
      <BitField start="15" size="1" name="CH7OCV">
        <Enum name="0" start="0b0" description="The software output control forces 0 to the channel output."/>
        <Enum name="1" start="0b1" description="The software output control forces 1 to the channel output."/>
      </BitField>
    </Register>
    <Register start="+0x98" size="4" name="FTM0_PWMLOAD" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH0SEL">
        <Enum name="0" start="0b0" description="Do not include the channel in the matching process."/>
        <Enum name="1" start="0b1" description="Include the channel in the matching process."/>
      </BitField>
      <BitField start="1" size="1" name="CH1SEL">
        <Enum name="0" start="0b0" description="Do not include the channel in the matching process."/>
        <Enum name="1" start="0b1" description="Include the channel in the matching process."/>
      </BitField>
      <BitField start="2" size="1" name="CH2SEL">
        <Enum name="0" start="0b0" description="Do not include the channel in the matching process."/>
        <Enum name="1" start="0b1" description="Include the channel in the matching process."/>
      </BitField>
      <BitField start="3" size="1" name="CH3SEL">
        <Enum name="0" start="0b0" description="Do not include the channel in the matching process."/>
        <Enum name="1" start="0b1" description="Include the channel in the matching process."/>
      </BitField>
      <BitField start="4" size="1" name="CH4SEL">
        <Enum name="0" start="0b0" description="Do not include the channel in the matching process."/>
        <Enum name="1" start="0b1" description="Include the channel in the matching process."/>
      </BitField>
      <BitField start="5" size="1" name="CH5SEL">
        <Enum name="0" start="0b0" description="Do not include the channel in the matching process."/>
        <Enum name="1" start="0b1" description="Include the channel in the matching process."/>
      </BitField>
      <BitField start="6" size="1" name="CH6SEL">
        <Enum name="0" start="0b0" description="Do not include the channel in the matching process."/>
        <Enum name="1" start="0b1" description="Include the channel in the matching process."/>
      </BitField>
      <BitField start="7" size="1" name="CH7SEL">
        <Enum name="0" start="0b0" description="Do not include the channel in the matching process."/>
        <Enum name="1" start="0b1" description="Include the channel in the matching process."/>
      </BitField>
      <BitField start="9" size="1" name="LDOK">
        <Enum name="0" start="0b0" description="Loading updated values is disabled."/>
        <Enum name="1" start="0b1" description="Loading updated values is enabled."/>
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="FTM1" start="0x40039000">
    <Register start="+0" size="4" name="FTM1_SC" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="PS">
        <Enum name="000" start="0b000" description="Divide by 1"/>
        <Enum name="001" start="0b001" description="Divide by 2"/>
        <Enum name="010" start="0b010" description="Divide by 4"/>
        <Enum name="011" start="0b011" description="Divide by 8"/>
        <Enum name="100" start="0b100" description="Divide by 16"/>
        <Enum name="101" start="0b101" description="Divide by 32"/>
        <Enum name="110" start="0b110" description="Divide by 64"/>
        <Enum name="111" start="0b111" description="Divide by 128"/>
      </BitField>
      <BitField start="3" size="2" name="CLKS">
        <Enum name="00" start="0b00" description="No clock selected (This in effect disables the FTM counter.)"/>
        <Enum name="01" start="0b01" description="System clock"/>
        <Enum name="10" start="0b10" description="Fixed frequency clock"/>
        <Enum name="11" start="0b11" description="External clock"/>
      </BitField>
      <BitField start="5" size="1" name="CPWMS">
        <Enum name="0" start="0b0" description="FTM counter operates in up counting mode."/>
        <Enum name="1" start="0b1" description="FTM counter operates in up-down counting mode."/>
      </BitField>
      <BitField start="6" size="1" name="TOIE">
        <Enum name="0" start="0b0" description="Disable TOF interrupts. Use software polling."/>
        <Enum name="1" start="0b1" description="Enable TOF interrupts. An interrupt is generated when TOF equals one."/>
      </BitField>
      <BitField start="7" size="1" name="TOF">
        <Enum name="0" start="0b0" description="FTM counter has not overflowed."/>
        <Enum name="1" start="0b1" description="FTM counter has overflowed."/>
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="FTM1_CNT" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="COUNT"/>
    </Register>
    <Register start="+0x8" size="4" name="FTM1_MOD" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="MOD"/>
    </Register>
    <Register start="+0xC+0" size="4" name="FTM1_C0SC" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA">
        <Enum name="0" start="0b0" description="Disable DMA transfers."/>
        <Enum name="1" start="0b1" description="Enable DMA transfers."/>
      </BitField>
      <BitField start="2" size="1" name="ELSA"/>
      <BitField start="3" size="1" name="ELSB"/>
      <BitField start="4" size="1" name="MSA"/>
      <BitField start="5" size="1" name="MSB"/>
      <BitField start="6" size="1" name="CHIE">
        <Enum name="0" start="0b0" description="Disable channel interrupts. Use software polling."/>
        <Enum name="1" start="0b1" description="Enable channel interrupts."/>
      </BitField>
      <BitField start="7" size="1" name="CHF">
        <Enum name="0" start="0b0" description="No channel event has occurred."/>
        <Enum name="1" start="0b1" description="A channel event has occurred."/>
      </BitField>
    </Register>
    <Register start="+0xC+8" size="4" name="FTM1_C1SC" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA">
        <Enum name="0" start="0b0" description="Disable DMA transfers."/>
        <Enum name="1" start="0b1" description="Enable DMA transfers."/>
      </BitField>
      <BitField start="2" size="1" name="ELSA"/>
      <BitField start="3" size="1" name="ELSB"/>
      <BitField start="4" size="1" name="MSA"/>
      <BitField start="5" size="1" name="MSB"/>
      <BitField start="6" size="1" name="CHIE">
        <Enum name="0" start="0b0" description="Disable channel interrupts. Use software polling."/>
        <Enum name="1" start="0b1" description="Enable channel interrupts."/>
      </BitField>
      <BitField start="7" size="1" name="CHF">
        <Enum name="0" start="0b0" description="No channel event has occurred."/>
        <Enum name="1" start="0b1" description="A channel event has occurred."/>
      </BitField>
    </Register>
    <Register start="+0x10+0" size="4" name="FTM1_C0V" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL"/>
    </Register>
    <Register start="+0x10+8" size="4" name="FTM1_C1V" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL"/>
    </Register>
    <Register start="+0x4C" size="4" name="FTM1_CNTIN" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INIT"/>
    </Register>
    <Register start="+0x50" size="4" name="FTM1_STATUS" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH0F">
        <Enum name="0" start="0b0" description="No channel event has occurred."/>
        <Enum name="1" start="0b1" description="A channel event has occurred."/>
      </BitField>
      <BitField start="1" size="1" name="CH1F">
        <Enum name="0" start="0b0" description="No channel event has occurred."/>
        <Enum name="1" start="0b1" description="A channel event has occurred."/>
      </BitField>
      <BitField start="2" size="1" name="CH2F">
        <Enum name="0" start="0b0" description="No channel event has occurred."/>
        <Enum name="1" start="0b1" description="A channel event has occurred."/>
      </BitField>
      <BitField start="3" size="1" name="CH3F">
        <Enum name="0" start="0b0" description="No channel event has occurred."/>
        <Enum name="1" start="0b1" description="A channel event has occurred."/>
      </BitField>
      <BitField start="4" size="1" name="CH4F">
        <Enum name="0" start="0b0" description="No channel event has occurred."/>
        <Enum name="1" start="0b1" description="A channel event has occurred."/>
      </BitField>
      <BitField start="5" size="1" name="CH5F">
        <Enum name="0" start="0b0" description="No channel event has occurred."/>
        <Enum name="1" start="0b1" description="A channel event has occurred."/>
      </BitField>
      <BitField start="6" size="1" name="CH6F">
        <Enum name="0" start="0b0" description="No channel event has occurred."/>
        <Enum name="1" start="0b1" description="A channel event has occurred."/>
      </BitField>
      <BitField start="7" size="1" name="CH7F">
        <Enum name="0" start="0b0" description="No channel event has occurred."/>
        <Enum name="1" start="0b1" description="A channel event has occurred."/>
      </BitField>
    </Register>
    <Register start="+0x54" size="4" name="FTM1_MODE" access="Read/Write" reset_value="0x4" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FTMEN">
        <Enum name="0" start="0b0" description="Only the TPM-compatible registers (first set of registers) can be used without any restriction. Do not use the FTM-specific registers."/>
        <Enum name="1" start="0b1" description="All registers including the FTM-specific registers (second set of registers) are available for use with no restrictions."/>
      </BitField>
      <BitField start="1" size="1" name="INIT"/>
      <BitField start="2" size="1" name="WPDIS">
        <Enum name="0" start="0b0" description="Write protection is enabled."/>
        <Enum name="1" start="0b1" description="Write protection is disabled."/>
      </BitField>
      <BitField start="3" size="1" name="PWMSYNC">
        <Enum name="0" start="0b0" description="No restrictions. Software and hardware triggers can be used by MOD, CnV, OUTMASK, and FTM counter synchronization."/>
        <Enum name="1" start="0b1" description="Software trigger can only be used by MOD and CnV synchronization, and hardware triggers can only be used by OUTMASK and FTM counter synchronization."/>
      </BitField>
      <BitField start="4" size="1" name="CAPTEST">
        <Enum name="0" start="0b0" description="Capture test mode is disabled."/>
        <Enum name="1" start="0b1" description="Capture test mode is enabled."/>
      </BitField>
      <BitField start="5" size="2" name="FAULTM">
        <Enum name="00" start="0b00" description="Fault control is disabled for all channels."/>
        <Enum name="01" start="0b01" description="Fault control is enabled for even channels only (channels 0, 2, 4, and 6), and the selected mode is the manual fault clearing."/>
        <Enum name="10" start="0b10" description="Fault control is enabled for all channels, and the selected mode is the manual fault clearing."/>
        <Enum name="11" start="0b11" description="Fault control is enabled for all channels, and the selected mode is the automatic fault clearing."/>
      </BitField>
      <BitField start="7" size="1" name="FAULTIE">
        <Enum name="0" start="0b0" description="Fault control interrupt is disabled."/>
        <Enum name="1" start="0b1" description="Fault control interrupt is enabled."/>
      </BitField>
    </Register>
    <Register start="+0x58" size="4" name="FTM1_SYNC" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CNTMIN">
        <Enum name="0" start="0b0" description="The minimum loading point is disabled."/>
        <Enum name="1" start="0b1" description="The minimum loading point is enabled."/>
      </BitField>
      <BitField start="1" size="1" name="CNTMAX">
        <Enum name="0" start="0b0" description="The maximum loading point is disabled."/>
        <Enum name="1" start="0b1" description="The maximum loading point is enabled."/>
      </BitField>
      <BitField start="2" size="1" name="REINIT">
        <Enum name="0" start="0b0" description="FTM counter continues to count normally."/>
        <Enum name="1" start="0b1" description="FTM counter is updated with its initial value when the selected trigger is detected."/>
      </BitField>
      <BitField start="3" size="1" name="SYNCHOM">
        <Enum name="0" start="0b0" description="OUTMASK register is updated with the value of its buffer in all rising edges of the system clock."/>
        <Enum name="1" start="0b1" description="OUTMASK register is updated with the value of its buffer only by the PWM synchronization."/>
      </BitField>
      <BitField start="4" size="1" name="TRIG0">
        <Enum name="0" start="0b0" description="Trigger is disabled."/>
        <Enum name="1" start="0b1" description="Trigger is enabled."/>
      </BitField>
      <BitField start="5" size="1" name="TRIG1">
        <Enum name="0" start="0b0" description="Trigger is disabled."/>
        <Enum name="1" start="0b1" description="Trigger is enabled."/>
      </BitField>
      <BitField start="6" size="1" name="TRIG2">
        <Enum name="0" start="0b0" description="Trigger is disabled."/>
        <Enum name="1" start="0b1" description="Trigger is enabled."/>
      </BitField>
      <BitField start="7" size="1" name="SWSYNC">
        <Enum name="0" start="0b0" description="Software trigger is not selected."/>
        <Enum name="1" start="0b1" description="Software trigger is selected."/>
      </BitField>
    </Register>
    <Register start="+0x5C" size="4" name="FTM1_OUTINIT" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH0OI">
        <Enum name="0" start="0b0" description="The initialization value is 0."/>
        <Enum name="1" start="0b1" description="The initialization value is 1."/>
      </BitField>
      <BitField start="1" size="1" name="CH1OI">
        <Enum name="0" start="0b0" description="The initialization value is 0."/>
        <Enum name="1" start="0b1" description="The initialization value is 1."/>
      </BitField>
      <BitField start="2" size="1" name="CH2OI">
        <Enum name="0" start="0b0" description="The initialization value is 0."/>
        <Enum name="1" start="0b1" description="The initialization value is 1."/>
      </BitField>
      <BitField start="3" size="1" name="CH3OI">
        <Enum name="0" start="0b0" description="The initialization value is 0."/>
        <Enum name="1" start="0b1" description="The initialization value is 1."/>
      </BitField>
      <BitField start="4" size="1" name="CH4OI">
        <Enum name="0" start="0b0" description="The initialization value is 0."/>
        <Enum name="1" start="0b1" description="The initialization value is 1."/>
      </BitField>
      <BitField start="5" size="1" name="CH5OI">
        <Enum name="0" start="0b0" description="The initialization value is 0."/>
        <Enum name="1" start="0b1" description="The initialization value is 1."/>
      </BitField>
      <BitField start="6" size="1" name="CH6OI">
        <Enum name="0" start="0b0" description="The initialization value is 0."/>
        <Enum name="1" start="0b1" description="The initialization value is 1."/>
      </BitField>
      <BitField start="7" size="1" name="CH7OI">
        <Enum name="0" start="0b0" description="The initialization value is 0."/>
        <Enum name="1" start="0b1" description="The initialization value is 1."/>
      </BitField>
    </Register>
    <Register start="+0x60" size="4" name="FTM1_OUTMASK" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH0OM">
        <Enum name="0" start="0b0" description="Channel output is not masked. It continues to operate normally."/>
        <Enum name="1" start="0b1" description="Channel output is masked. It is forced to its inactive state."/>
      </BitField>
      <BitField start="1" size="1" name="CH1OM">
        <Enum name="0" start="0b0" description="Channel output is not masked. It continues to operate normally."/>
        <Enum name="1" start="0b1" description="Channel output is masked. It is forced to its inactive state."/>
      </BitField>
      <BitField start="2" size="1" name="CH2OM">
        <Enum name="0" start="0b0" description="Channel output is not masked. It continues to operate normally."/>
        <Enum name="1" start="0b1" description="Channel output is masked. It is forced to its inactive state."/>
      </BitField>
      <BitField start="3" size="1" name="CH3OM">
        <Enum name="0" start="0b0" description="Channel output is not masked. It continues to operate normally."/>
        <Enum name="1" start="0b1" description="Channel output is masked. It is forced to its inactive state."/>
      </BitField>
      <BitField start="4" size="1" name="CH4OM">
        <Enum name="0" start="0b0" description="Channel output is not masked. It continues to operate normally."/>
        <Enum name="1" start="0b1" description="Channel output is masked. It is forced to its inactive state."/>
      </BitField>
      <BitField start="5" size="1" name="CH5OM">
        <Enum name="0" start="0b0" description="Channel output is not masked. It continues to operate normally."/>
        <Enum name="1" start="0b1" description="Channel output is masked. It is forced to its inactive state."/>
      </BitField>
      <BitField start="6" size="1" name="CH6OM">
        <Enum name="0" start="0b0" description="Channel output is not masked. It continues to operate normally."/>
        <Enum name="1" start="0b1" description="Channel output is masked. It is forced to its inactive state."/>
      </BitField>
      <BitField start="7" size="1" name="CH7OM">
        <Enum name="0" start="0b0" description="Channel output is not masked. It continues to operate normally."/>
        <Enum name="1" start="0b1" description="Channel output is masked. It is forced to its inactive state."/>
      </BitField>
    </Register>
    <Register start="+0x64" size="4" name="FTM1_COMBINE" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="COMBINE0">
        <Enum name="0" start="0b0" description="Channels (n) and (n+1) are independent."/>
        <Enum name="1" start="0b1" description="Channels (n) and (n+1) are combined."/>
      </BitField>
      <BitField start="1" size="1" name="COMP0">
        <Enum name="0" start="0b0" description="The channel (n+1) output is the same as the channel (n) output."/>
        <Enum name="1" start="0b1" description="The channel (n+1) output is the complement of the channel (n) output."/>
      </BitField>
      <BitField start="2" size="1" name="DECAPEN0">
        <Enum name="0" start="0b0" description="The dual edge capture mode in this pair of channels is disabled."/>
        <Enum name="1" start="0b1" description="The dual edge capture mode in this pair of channels is enabled."/>
      </BitField>
      <BitField start="3" size="1" name="DECAP0">
        <Enum name="0" start="0b0" description="The dual edge captures are inactive."/>
        <Enum name="1" start="0b1" description="The dual edge captures are active."/>
      </BitField>
      <BitField start="4" size="1" name="DTEN0">
        <Enum name="0" start="0b0" description="The deadtime insertion in this pair of channels is disabled."/>
        <Enum name="1" start="0b1" description="The deadtime insertion in this pair of channels is enabled."/>
      </BitField>
      <BitField start="5" size="1" name="SYNCEN0">
        <Enum name="0" start="0b0" description="The PWM synchronization in this pair of channels is disabled."/>
        <Enum name="1" start="0b1" description="The PWM synchronization in this pair of channels is enabled."/>
      </BitField>
      <BitField start="6" size="1" name="FAULTEN0">
        <Enum name="0" start="0b0" description="The fault control in this pair of channels is disabled."/>
        <Enum name="1" start="0b1" description="The fault control in this pair of channels is enabled."/>
      </BitField>
      <BitField start="8" size="1" name="COMBINE1">
        <Enum name="0" start="0b0" description="Channels (n) and (n+1) are independent."/>
        <Enum name="1" start="0b1" description="Channels (n) and (n+1) are combined."/>
      </BitField>
      <BitField start="9" size="1" name="COMP1">
        <Enum name="0" start="0b0" description="The channel (n+1) output is the same as the channel (n) output."/>
        <Enum name="1" start="0b1" description="The channel (n+1) output is the complement of the channel (n) output."/>
      </BitField>
      <BitField start="10" size="1" name="DECAPEN1">
        <Enum name="0" start="0b0" description="The dual edge capture mode in this pair of channels is disabled."/>
        <Enum name="1" start="0b1" description="The dual edge capture mode in this pair of channels is enabled."/>
      </BitField>
      <BitField start="11" size="1" name="DECAP1">
        <Enum name="0" start="0b0" description="The dual edge captures are inactive."/>
        <Enum name="1" start="0b1" description="The dual edge captures are active."/>
      </BitField>
      <BitField start="12" size="1" name="DTEN1">
        <Enum name="0" start="0b0" description="The deadtime insertion in this pair of channels is disabled."/>
        <Enum name="1" start="0b1" description="The deadtime insertion in this pair of channels is enabled."/>
      </BitField>
      <BitField start="13" size="1" name="SYNCEN1">
        <Enum name="0" start="0b0" description="The PWM synchronization in this pair of channels is disabled."/>
        <Enum name="1" start="0b1" description="The PWM synchronization in this pair of channels is enabled."/>
      </BitField>
      <BitField start="14" size="1" name="FAULTEN1">
        <Enum name="0" start="0b0" description="The fault control in this pair of channels is disabled."/>
        <Enum name="1" start="0b1" description="The fault control in this pair of channels is enabled."/>
      </BitField>
      <BitField start="16" size="1" name="COMBINE2">
        <Enum name="0" start="0b0" description="Channels (n) and (n+1) are independent."/>
        <Enum name="1" start="0b1" description="Channels (n) and (n+1) are combined."/>
      </BitField>
      <BitField start="17" size="1" name="COMP2">
        <Enum name="0" start="0b0" description="The channel (n+1) output is the same as the channel (n) output."/>
        <Enum name="1" start="0b1" description="The channel (n+1) output is the complement of the channel (n) output."/>
      </BitField>
      <BitField start="18" size="1" name="DECAPEN2">
        <Enum name="0" start="0b0" description="The dual edge capture mode in this pair of channels is disabled."/>
        <Enum name="1" start="0b1" description="The dual edge capture mode in this pair of channels is enabled."/>
      </BitField>
      <BitField start="19" size="1" name="DECAP2">
        <Enum name="0" start="0b0" description="The dual edge captures are inactive."/>
        <Enum name="1" start="0b1" description="The dual edge captures are active."/>
      </BitField>
      <BitField start="20" size="1" name="DTEN2">
        <Enum name="0" start="0b0" description="The deadtime insertion in this pair of channels is disabled."/>
        <Enum name="1" start="0b1" description="The deadtime insertion in this pair of channels is enabled."/>
      </BitField>
      <BitField start="21" size="1" name="SYNCEN2">
        <Enum name="0" start="0b0" description="The PWM synchronization in this pair of channels is disabled."/>
        <Enum name="1" start="0b1" description="The PWM synchronization in this pair of channels is enabled."/>
      </BitField>
      <BitField start="22" size="1" name="FAULTEN2">
        <Enum name="0" start="0b0" description="The fault control in this pair of channels is disabled."/>
        <Enum name="1" start="0b1" description="The fault control in this pair of channels is enabled."/>
      </BitField>
      <BitField start="24" size="1" name="COMBINE3">
        <Enum name="0" start="0b0" description="Channels (n) and (n+1) are independent."/>
        <Enum name="1" start="0b1" description="Channels (n) and (n+1) are combined."/>
      </BitField>
      <BitField start="25" size="1" name="COMP3">
        <Enum name="0" start="0b0" description="The channel (n+1) output is the same as the channel (n) output."/>
        <Enum name="1" start="0b1" description="The channel (n+1) output is the complement of the channel (n) output."/>
      </BitField>
      <BitField start="26" size="1" name="DECAPEN3">
        <Enum name="0" start="0b0" description="The dual edge capture mode in this pair of channels is disabled."/>
        <Enum name="1" start="0b1" description="The dual edge capture mode in this pair of channels is enabled."/>
      </BitField>
      <BitField start="27" size="1" name="DECAP3">
        <Enum name="0" start="0b0" description="The dual edge captures are inactive."/>
        <Enum name="1" start="0b1" description="The dual edge captures are active."/>
      </BitField>
      <BitField start="28" size="1" name="DTEN3">
        <Enum name="0" start="0b0" description="The deadtime insertion in this pair of channels is disabled."/>
        <Enum name="1" start="0b1" description="The deadtime insertion in this pair of channels is enabled."/>
      </BitField>
      <BitField start="29" size="1" name="SYNCEN3">
        <Enum name="0" start="0b0" description="The PWM synchronization in this pair of channels is disabled."/>
        <Enum name="1" start="0b1" description="The PWM synchronization in this pair of channels is enabled."/>
      </BitField>
      <BitField start="30" size="1" name="FAULTEN3">
        <Enum name="0" start="0b0" description="The fault control in this pair of channels is disabled."/>
        <Enum name="1" start="0b1" description="The fault control in this pair of channels is enabled."/>
      </BitField>
    </Register>
    <Register start="+0x68" size="4" name="FTM1_DEADTIME" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="DTVAL"/>
      <BitField start="6" size="2" name="DTPS">
        <Enum name="0x" start="0b0x" description="Divide the system clock by 1."/>
        <Enum name="10" start="0b10" description="Divide the system clock by 4."/>
        <Enum name="11" start="0b11" description="Divide the system clock by 16."/>
      </BitField>
    </Register>
    <Register start="+0x6C" size="4" name="FTM1_EXTTRIG" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH2TRIG">
        <Enum name="0" start="0b0" description="The generation of the channel trigger is disabled."/>
        <Enum name="1" start="0b1" description="The generation of the channel trigger is enabled."/>
      </BitField>
      <BitField start="1" size="1" name="CH3TRIG">
        <Enum name="0" start="0b0" description="The generation of the channel trigger is disabled."/>
        <Enum name="1" start="0b1" description="The generation of the channel trigger is enabled."/>
      </BitField>
      <BitField start="2" size="1" name="CH4TRIG">
        <Enum name="0" start="0b0" description="The generation of the channel trigger is disabled."/>
        <Enum name="1" start="0b1" description="The generation of the channel trigger is enabled."/>
      </BitField>
      <BitField start="3" size="1" name="CH5TRIG">
        <Enum name="0" start="0b0" description="The generation of the channel trigger is disabled."/>
        <Enum name="1" start="0b1" description="The generation of the channel trigger is enabled."/>
      </BitField>
      <BitField start="4" size="1" name="CH0TRIG">
        <Enum name="0" start="0b0" description="The generation of the channel trigger is disabled."/>
        <Enum name="1" start="0b1" description="The generation of the channel trigger is enabled."/>
      </BitField>
      <BitField start="5" size="1" name="CH1TRIG">
        <Enum name="0" start="0b0" description="The generation of the channel trigger is disabled."/>
        <Enum name="1" start="0b1" description="The generation of the channel trigger is enabled."/>
      </BitField>
      <BitField start="6" size="1" name="INITTRIGEN">
        <Enum name="0" start="0b0" description="The generation of initialization trigger is disabled."/>
        <Enum name="1" start="0b1" description="The generation of initialization trigger is enabled."/>
      </BitField>
      <BitField start="7" size="1" name="TRIGF">
        <Enum name="0" start="0b0" description="No channel trigger was generated."/>
        <Enum name="1" start="0b1" description="A channel trigger was generated."/>
      </BitField>
    </Register>
    <Register start="+0x70" size="4" name="FTM1_POL" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="POL0">
        <Enum name="0" start="0b0" description="The channel polarity is active high."/>
        <Enum name="1" start="0b1" description="The channel polarity is active low."/>
      </BitField>
      <BitField start="1" size="1" name="POL1">
        <Enum name="0" start="0b0" description="The channel polarity is active high."/>
        <Enum name="1" start="0b1" description="The channel polarity is active low."/>
      </BitField>
      <BitField start="2" size="1" name="POL2">
        <Enum name="0" start="0b0" description="The channel polarity is active high."/>
        <Enum name="1" start="0b1" description="The channel polarity is active low."/>
      </BitField>
      <BitField start="3" size="1" name="POL3">
        <Enum name="0" start="0b0" description="The channel polarity is active high."/>
        <Enum name="1" start="0b1" description="The channel polarity is active low."/>
      </BitField>
      <BitField start="4" size="1" name="POL4">
        <Enum name="0" start="0b0" description="The channel polarity is active high."/>
        <Enum name="1" start="0b1" description="The channel polarity is active low."/>
      </BitField>
      <BitField start="5" size="1" name="POL5">
        <Enum name="0" start="0b0" description="The channel polarity is active high."/>
        <Enum name="1" start="0b1" description="The channel polarity is active low."/>
      </BitField>
      <BitField start="6" size="1" name="POL6">
        <Enum name="0" start="0b0" description="The channel polarity is active high."/>
        <Enum name="1" start="0b1" description="The channel polarity is active low."/>
      </BitField>
      <BitField start="7" size="1" name="POL7">
        <Enum name="0" start="0b0" description="The channel polarity is active high."/>
        <Enum name="1" start="0b1" description="The channel polarity is active low."/>
      </BitField>
    </Register>
    <Register start="+0x74" size="4" name="FTM1_FMS" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FAULTF0">
        <Enum name="0" start="0b0" description="No fault condition was detected at the fault input."/>
        <Enum name="1" start="0b1" description="A fault condition was detected at the fault input."/>
      </BitField>
      <BitField start="1" size="1" name="FAULTF1">
        <Enum name="0" start="0b0" description="No fault condition was detected at the fault input."/>
        <Enum name="1" start="0b1" description="A fault condition was detected at the fault input."/>
      </BitField>
      <BitField start="2" size="1" name="FAULTF2">
        <Enum name="0" start="0b0" description="No fault condition was detected at the fault input."/>
        <Enum name="1" start="0b1" description="A fault condition was detected at the fault input."/>
      </BitField>
      <BitField start="3" size="1" name="FAULTF3">
        <Enum name="0" start="0b0" description="No fault condition was detected at the fault input."/>
        <Enum name="1" start="0b1" description="A fault condition was detected at the fault input."/>
      </BitField>
      <BitField start="5" size="1" name="FAULTIN">
        <Enum name="0" start="0b0" description="The logic OR of the enabled fault inputs is 0."/>
        <Enum name="1" start="0b1" description="The logic OR of the enabled fault inputs is 1."/>
      </BitField>
      <BitField start="6" size="1" name="WPEN">
        <Enum name="0" start="0b0" description="Write protection is disabled. Write protected bits can be written."/>
        <Enum name="1" start="0b1" description="Write protection is enabled. Write protected bits cannot be written."/>
      </BitField>
      <BitField start="7" size="1" name="FAULTF">
        <Enum name="0" start="0b0" description="No fault condition was detected."/>
        <Enum name="1" start="0b1" description="A fault condition was detected."/>
      </BitField>
    </Register>
    <Register start="+0x78" size="4" name="FTM1_FILTER" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="CH0FVAL"/>
      <BitField start="4" size="4" name="CH1FVAL"/>
      <BitField start="8" size="4" name="CH2FVAL"/>
      <BitField start="12" size="4" name="CH3FVAL"/>
    </Register>
    <Register start="+0x7C" size="4" name="FTM1_FLTCTRL" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FAULT0EN">
        <Enum name="0" start="0b0" description="Fault input is disabled."/>
        <Enum name="1" start="0b1" description="Fault input is enabled."/>
      </BitField>
      <BitField start="1" size="1" name="FAULT1EN">
        <Enum name="0" start="0b0" description="Fault input is disabled."/>
        <Enum name="1" start="0b1" description="Fault input is enabled."/>
      </BitField>
      <BitField start="2" size="1" name="FAULT2EN">
        <Enum name="0" start="0b0" description="Fault input is disabled."/>
        <Enum name="1" start="0b1" description="Fault input is enabled."/>
      </BitField>
      <BitField start="3" size="1" name="FAULT3EN">
        <Enum name="0" start="0b0" description="Fault input is disabled."/>
        <Enum name="1" start="0b1" description="Fault input is enabled."/>
      </BitField>
      <BitField start="4" size="1" name="FFLTR0EN">
        <Enum name="0" start="0b0" description="Fault input filter is disabled."/>
        <Enum name="1" start="0b1" description="Fault input filter is enabled."/>
      </BitField>
      <BitField start="5" size="1" name="FFLTR1EN">
        <Enum name="0" start="0b0" description="Fault input filter is disabled."/>
        <Enum name="1" start="0b1" description="Fault input filter is enabled."/>
      </BitField>
      <BitField start="6" size="1" name="FFLTR2EN">
        <Enum name="0" start="0b0" description="Fault input filter is disabled."/>
        <Enum name="1" start="0b1" description="Fault input filter is enabled."/>
      </BitField>
      <BitField start="7" size="1" name="FFLTR3EN">
        <Enum name="0" start="0b0" description="Fault input filter is disabled."/>
        <Enum name="1" start="0b1" description="Fault input filter is enabled."/>
      </BitField>
      <BitField start="8" size="4" name="FFVAL"/>
    </Register>
    <Register start="+0x80" size="4" name="FTM1_QDCTRL" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="QUADEN">
        <Enum name="0" start="0b0" description="Quadrature decoder mode is disabled."/>
        <Enum name="1" start="0b1" description="Quadrature decoder mode is enabled."/>
      </BitField>
      <BitField start="1" size="1" name="TOFDIR">
        <Enum name="0" start="0b0" description="TOF bit was set on the bottom of counting. There was an FTM counter decrement and FTM counter changes from its minimum value (CNTIN register) to its maximum value (MOD register)."/>
        <Enum name="1" start="0b1" description="TOF bit was set on the top of counting. There was an FTM counter increment and FTM counter changes from its maximum value (MOD register) to its minimum value (CNTIN register)."/>
      </BitField>
      <BitField start="2" size="1" name="QUADIR">
        <Enum name="0" start="0b0" description="Counting direction is decreasing (FTM counter decrement)."/>
        <Enum name="1" start="0b1" description="Counting direction is increasing (FTM counter increment)."/>
      </BitField>
      <BitField start="3" size="1" name="QUADMODE">
        <Enum name="0" start="0b0" description="Phase A and phase B encoding mode."/>
        <Enum name="1" start="0b1" description="Count and direction encoding mode."/>
      </BitField>
      <BitField start="4" size="1" name="PHBPOL">
        <Enum name="0" start="0b0" description="Normal polarity. Phase B input signal is not inverted before identifying the rising and falling edges of this signal."/>
        <Enum name="1" start="0b1" description="Inverted polarity. Phase B input signal is inverted before identifying the rising and falling edges of this signal."/>
      </BitField>
      <BitField start="5" size="1" name="PHAPOL">
        <Enum name="0" start="0b0" description="Normal polarity. Phase A input signal is not inverted before identifying the rising and falling edges of this signal."/>
        <Enum name="1" start="0b1" description="Inverted polarity. Phase A input signal is inverted before identifying the rising and falling edges of this signal."/>
      </BitField>
      <BitField start="6" size="1" name="PHBFLTREN">
        <Enum name="0" start="0b0" description="Phase B input filter is disabled."/>
        <Enum name="1" start="0b1" description="Phase B input filter is enabled."/>
      </BitField>
      <BitField start="7" size="1" name="PHAFLTREN">
        <Enum name="0" start="0b0" description="Phase A input filter is disabled."/>
        <Enum name="1" start="0b1" description="Phase A input filter is enabled."/>
      </BitField>
    </Register>
    <Register start="+0x84" size="4" name="FTM1_CONF" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="NUMTOF"/>
      <BitField start="6" size="2" name="BDMMODE"/>
      <BitField start="9" size="1" name="GTBEEN">
        <Enum name="0" start="0b0" description="Use of an external global time base is disabled."/>
        <Enum name="1" start="0b1" description="Use of an external global time base is enabled."/>
      </BitField>
      <BitField start="10" size="1" name="GTBEOUT">
        <Enum name="0" start="0b0" description="A global time base signal generation is disabled."/>
        <Enum name="1" start="0b1" description="A global time base signal generation is enabled."/>
      </BitField>
    </Register>
    <Register start="+0x88" size="4" name="FTM1_FLTPOL" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FLT0POL">
        <Enum name="0" start="0b0" description="The fault input polarity is active high. A one at the fault input indicates a fault."/>
        <Enum name="1" start="0b1" description="The fault input polarity is active low. A zero at the fault input indicates a fault."/>
      </BitField>
      <BitField start="1" size="1" name="FLT1POL">
        <Enum name="0" start="0b0" description="The fault input polarity is active high. A one at the fault input indicates a fault."/>
        <Enum name="1" start="0b1" description="The fault input polarity is active low. A zero at the fault input indicates a fault."/>
      </BitField>
      <BitField start="2" size="1" name="FLT2POL">
        <Enum name="0" start="0b0" description="The fault input polarity is active high. A one at the fault input indicates a fault."/>
        <Enum name="1" start="0b1" description="The fault input polarity is active low. A zero at the fault input indicates a fault."/>
      </BitField>
      <BitField start="3" size="1" name="FLT3POL">
        <Enum name="0" start="0b0" description="The fault input polarity is active high. A one at the fault input indicates a fault."/>
        <Enum name="1" start="0b1" description="The fault input polarity is active low. A zero at the fault input indicates a fault."/>
      </BitField>
    </Register>
    <Register start="+0x8C" size="4" name="FTM1_SYNCONF" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HWTRIGMODE">
        <Enum name="0" start="0b0" description="FTM clears the TRIGj bit when the hardware trigger j is detected."/>
        <Enum name="1" start="0b1" description="FTM does not clear the TRIGj bit when the hardware trigger j is detected."/>
      </BitField>
      <BitField start="2" size="1" name="CNTINC">
        <Enum name="0" start="0b0" description="CNTIN register is updated with its buffer value at all rising edges of system clock."/>
        <Enum name="1" start="0b1" description="CNTIN register is updated with its buffer value by the PWM synchronization."/>
      </BitField>
      <BitField start="4" size="1" name="INVC">
        <Enum name="0" start="0b0" description="INVCTRL register is updated with its buffer value at all rising edges of system clock."/>
        <Enum name="1" start="0b1" description="INVCTRL register is updated with its buffer value by the PWM synchronization."/>
      </BitField>
      <BitField start="5" size="1" name="SWOC">
        <Enum name="0" start="0b0" description="SWOCTRL register is updated with its buffer value at all rising edges of system clock."/>
        <Enum name="1" start="0b1" description="SWOCTRL register is updated with its buffer value by the PWM synchronization."/>
      </BitField>
      <BitField start="7" size="1" name="SYNCMODE">
        <Enum name="0" start="0b0" description="Legacy PWM synchronization is selected."/>
        <Enum name="1" start="0b1" description="Enhanced PWM synchronization is selected."/>
      </BitField>
      <BitField start="8" size="1" name="SWRSTCNT">
        <Enum name="0" start="0b0" description="The software trigger does not activate the FTM counter synchronization."/>
        <Enum name="1" start="0b1" description="The software trigger activates the FTM counter synchronization."/>
      </BitField>
      <BitField start="9" size="1" name="SWWRBUF">
        <Enum name="0" start="0b0" description="The software trigger does not activate MOD, CNTIN, and CV registers synchronization."/>
        <Enum name="1" start="0b1" description="The software trigger activates MOD, CNTIN, and CV registers synchronization."/>
      </BitField>
      <BitField start="10" size="1" name="SWOM">
        <Enum name="0" start="0b0" description="The software trigger does not activate the OUTMASK register synchronization."/>
        <Enum name="1" start="0b1" description="The software trigger activates the OUTMASK register synchronization."/>
      </BitField>
      <BitField start="11" size="1" name="SWINVC">
        <Enum name="0" start="0b0" description="The software trigger does not activate the INVCTRL register synchronization."/>
        <Enum name="1" start="0b1" description="The software trigger activates the INVCTRL register synchronization."/>
      </BitField>
      <BitField start="12" size="1" name="SWSOC">
        <Enum name="0" start="0b0" description="The software trigger does not activate the SWOCTRL register synchronization."/>
        <Enum name="1" start="0b1" description="The software trigger activates the SWOCTRL register synchronization."/>
      </BitField>
      <BitField start="16" size="1" name="HWRSTCNT">
        <Enum name="0" start="0b0" description="A hardware trigger does not activate the FTM counter synchronization."/>
        <Enum name="1" start="0b1" description="A hardware trigger activates the FTM counter synchronization."/>
      </BitField>
      <BitField start="17" size="1" name="HWWRBUF">
        <Enum name="0" start="0b0" description="A hardware trigger does not activate MOD, CNTIN, and CV registers synchronization."/>
        <Enum name="1" start="0b1" description="A hardware trigger activates MOD, CNTIN, and CV registers synchronization."/>
      </BitField>
      <BitField start="18" size="1" name="HWOM">
        <Enum name="0" start="0b0" description="A hardware trigger does not activate the OUTMASK register synchronization."/>
        <Enum name="1" start="0b1" description="A hardware trigger activates the OUTMASK register synchronization."/>
      </BitField>
      <BitField start="19" size="1" name="HWINVC">
        <Enum name="0" start="0b0" description="A hardware trigger does not activate the INVCTRL register synchronization."/>
        <Enum name="1" start="0b1" description="A hardware trigger activates the INVCTRL register synchronization."/>
      </BitField>
      <BitField start="20" size="1" name="HWSOC">
        <Enum name="0" start="0b0" description="A hardware trigger does not activate the SWOCTRL register synchronization."/>
        <Enum name="1" start="0b1" description="A hardware trigger activates the SWOCTRL register synchronization."/>
      </BitField>
    </Register>
    <Register start="+0x90" size="4" name="FTM1_INVCTRL" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="INV0EN">
        <Enum name="0" start="0b0" description="Inverting is disabled."/>
        <Enum name="1" start="0b1" description="Inverting is enabled."/>
      </BitField>
      <BitField start="1" size="1" name="INV1EN">
        <Enum name="0" start="0b0" description="Inverting is disabled."/>
        <Enum name="1" start="0b1" description="Inverting is enabled."/>
      </BitField>
      <BitField start="2" size="1" name="INV2EN">
        <Enum name="0" start="0b0" description="Inverting is disabled."/>
        <Enum name="1" start="0b1" description="Inverting is enabled."/>
      </BitField>
      <BitField start="3" size="1" name="INV3EN">
        <Enum name="0" start="0b0" description="Inverting is disabled."/>
        <Enum name="1" start="0b1" description="Inverting is enabled."/>
      </BitField>
    </Register>
    <Register start="+0x94" size="4" name="FTM1_SWOCTRL" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH0OC">
        <Enum name="0" start="0b0" description="The channel output is not affected by software output control."/>
        <Enum name="1" start="0b1" description="The channel output is affected by software output control."/>
      </BitField>
      <BitField start="1" size="1" name="CH1OC">
        <Enum name="0" start="0b0" description="The channel output is not affected by software output control."/>
        <Enum name="1" start="0b1" description="The channel output is affected by software output control."/>
      </BitField>
      <BitField start="2" size="1" name="CH2OC">
        <Enum name="0" start="0b0" description="The channel output is not affected by software output control."/>
        <Enum name="1" start="0b1" description="The channel output is affected by software output control."/>
      </BitField>
      <BitField start="3" size="1" name="CH3OC">
        <Enum name="0" start="0b0" description="The channel output is not affected by software output control."/>
        <Enum name="1" start="0b1" description="The channel output is affected by software output control."/>
      </BitField>
      <BitField start="4" size="1" name="CH4OC">
        <Enum name="0" start="0b0" description="The channel output is not affected by software output control."/>
        <Enum name="1" start="0b1" description="The channel output is affected by software output control."/>
      </BitField>
      <BitField start="5" size="1" name="CH5OC">
        <Enum name="0" start="0b0" description="The channel output is not affected by software output control."/>
        <Enum name="1" start="0b1" description="The channel output is affected by software output control."/>
      </BitField>
      <BitField start="6" size="1" name="CH6OC">
        <Enum name="0" start="0b0" description="The channel output is not affected by software output control."/>
        <Enum name="1" start="0b1" description="The channel output is affected by software output control."/>
      </BitField>
      <BitField start="7" size="1" name="CH7OC">
        <Enum name="0" start="0b0" description="The channel output is not affected by software output control."/>
        <Enum name="1" start="0b1" description="The channel output is affected by software output control."/>
      </BitField>
      <BitField start="8" size="1" name="CH0OCV">
        <Enum name="0" start="0b0" description="The software output control forces 0 to the channel output."/>
        <Enum name="1" start="0b1" description="The software output control forces 1 to the channel output."/>
      </BitField>
      <BitField start="9" size="1" name="CH1OCV">
        <Enum name="0" start="0b0" description="The software output control forces 0 to the channel output."/>
        <Enum name="1" start="0b1" description="The software output control forces 1 to the channel output."/>
      </BitField>
      <BitField start="10" size="1" name="CH2OCV">
        <Enum name="0" start="0b0" description="The software output control forces 0 to the channel output."/>
        <Enum name="1" start="0b1" description="The software output control forces 1 to the channel output."/>
      </BitField>
      <BitField start="11" size="1" name="CH3OCV">
        <Enum name="0" start="0b0" description="The software output control forces 0 to the channel output."/>
        <Enum name="1" start="0b1" description="The software output control forces 1 to the channel output."/>
      </BitField>
      <BitField start="12" size="1" name="CH4OCV">
        <Enum name="0" start="0b0" description="The software output control forces 0 to the channel output."/>
        <Enum name="1" start="0b1" description="The software output control forces 1 to the channel output."/>
      </BitField>
      <BitField start="13" size="1" name="CH5OCV">
        <Enum name="0" start="0b0" description="The software output control forces 0 to the channel output."/>
        <Enum name="1" start="0b1" description="The software output control forces 1 to the channel output."/>
      </BitField>
      <BitField start="14" size="1" name="CH6OCV">
        <Enum name="0" start="0b0" description="The software output control forces 0 to the channel output."/>
        <Enum name="1" start="0b1" description="The software output control forces 1 to the channel output."/>
      </BitField>
      <BitField start="15" size="1" name="CH7OCV">
        <Enum name="0" start="0b0" description="The software output control forces 0 to the channel output."/>
        <Enum name="1" start="0b1" description="The software output control forces 1 to the channel output."/>
      </BitField>
    </Register>
    <Register start="+0x98" size="4" name="FTM1_PWMLOAD" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH0SEL">
        <Enum name="0" start="0b0" description="Do not include the channel in the matching process."/>
        <Enum name="1" start="0b1" description="Include the channel in the matching process."/>
      </BitField>
      <BitField start="1" size="1" name="CH1SEL">
        <Enum name="0" start="0b0" description="Do not include the channel in the matching process."/>
        <Enum name="1" start="0b1" description="Include the channel in the matching process."/>
      </BitField>
      <BitField start="2" size="1" name="CH2SEL">
        <Enum name="0" start="0b0" description="Do not include the channel in the matching process."/>
        <Enum name="1" start="0b1" description="Include the channel in the matching process."/>
      </BitField>
      <BitField start="3" size="1" name="CH3SEL">
        <Enum name="0" start="0b0" description="Do not include the channel in the matching process."/>
        <Enum name="1" start="0b1" description="Include the channel in the matching process."/>
      </BitField>
      <BitField start="4" size="1" name="CH4SEL">
        <Enum name="0" start="0b0" description="Do not include the channel in the matching process."/>
        <Enum name="1" start="0b1" description="Include the channel in the matching process."/>
      </BitField>
      <BitField start="5" size="1" name="CH5SEL">
        <Enum name="0" start="0b0" description="Do not include the channel in the matching process."/>
        <Enum name="1" start="0b1" description="Include the channel in the matching process."/>
      </BitField>
      <BitField start="6" size="1" name="CH6SEL">
        <Enum name="0" start="0b0" description="Do not include the channel in the matching process."/>
        <Enum name="1" start="0b1" description="Include the channel in the matching process."/>
      </BitField>
      <BitField start="7" size="1" name="CH7SEL">
        <Enum name="0" start="0b0" description="Do not include the channel in the matching process."/>
        <Enum name="1" start="0b1" description="Include the channel in the matching process."/>
      </BitField>
      <BitField start="9" size="1" name="LDOK">
        <Enum name="0" start="0b0" description="Loading updated values is disabled."/>
        <Enum name="1" start="0b1" description="Loading updated values is enabled."/>
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="FTM2" start="0x400B8000">
    <Register start="+0" size="4" name="FTM2_SC" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="PS">
        <Enum name="000" start="0b000" description="Divide by 1"/>
        <Enum name="001" start="0b001" description="Divide by 2"/>
        <Enum name="010" start="0b010" description="Divide by 4"/>
        <Enum name="011" start="0b011" description="Divide by 8"/>
        <Enum name="100" start="0b100" description="Divide by 16"/>
        <Enum name="101" start="0b101" description="Divide by 32"/>
        <Enum name="110" start="0b110" description="Divide by 64"/>
        <Enum name="111" start="0b111" description="Divide by 128"/>
      </BitField>
      <BitField start="3" size="2" name="CLKS">
        <Enum name="00" start="0b00" description="No clock selected (This in effect disables the FTM counter.)"/>
        <Enum name="01" start="0b01" description="System clock"/>
        <Enum name="10" start="0b10" description="Fixed frequency clock"/>
        <Enum name="11" start="0b11" description="External clock"/>
      </BitField>
      <BitField start="5" size="1" name="CPWMS">
        <Enum name="0" start="0b0" description="FTM counter operates in up counting mode."/>
        <Enum name="1" start="0b1" description="FTM counter operates in up-down counting mode."/>
      </BitField>
      <BitField start="6" size="1" name="TOIE">
        <Enum name="0" start="0b0" description="Disable TOF interrupts. Use software polling."/>
        <Enum name="1" start="0b1" description="Enable TOF interrupts. An interrupt is generated when TOF equals one."/>
      </BitField>
      <BitField start="7" size="1" name="TOF">
        <Enum name="0" start="0b0" description="FTM counter has not overflowed."/>
        <Enum name="1" start="0b1" description="FTM counter has overflowed."/>
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="FTM2_CNT" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="COUNT"/>
    </Register>
    <Register start="+0x8" size="4" name="FTM2_MOD" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="MOD"/>
    </Register>
    <Register start="+0xC+0" size="4" name="FTM2_C0SC" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA">
        <Enum name="0" start="0b0" description="Disable DMA transfers."/>
        <Enum name="1" start="0b1" description="Enable DMA transfers."/>
      </BitField>
      <BitField start="2" size="1" name="ELSA"/>
      <BitField start="3" size="1" name="ELSB"/>
      <BitField start="4" size="1" name="MSA"/>
      <BitField start="5" size="1" name="MSB"/>
      <BitField start="6" size="1" name="CHIE">
        <Enum name="0" start="0b0" description="Disable channel interrupts. Use software polling."/>
        <Enum name="1" start="0b1" description="Enable channel interrupts."/>
      </BitField>
      <BitField start="7" size="1" name="CHF">
        <Enum name="0" start="0b0" description="No channel event has occurred."/>
        <Enum name="1" start="0b1" description="A channel event has occurred."/>
      </BitField>
    </Register>
    <Register start="+0xC+8" size="4" name="FTM2_C1SC" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA">
        <Enum name="0" start="0b0" description="Disable DMA transfers."/>
        <Enum name="1" start="0b1" description="Enable DMA transfers."/>
      </BitField>
      <BitField start="2" size="1" name="ELSA"/>
      <BitField start="3" size="1" name="ELSB"/>
      <BitField start="4" size="1" name="MSA"/>
      <BitField start="5" size="1" name="MSB"/>
      <BitField start="6" size="1" name="CHIE">
        <Enum name="0" start="0b0" description="Disable channel interrupts. Use software polling."/>
        <Enum name="1" start="0b1" description="Enable channel interrupts."/>
      </BitField>
      <BitField start="7" size="1" name="CHF">
        <Enum name="0" start="0b0" description="No channel event has occurred."/>
        <Enum name="1" start="0b1" description="A channel event has occurred."/>
      </BitField>
    </Register>
    <Register start="+0x10+0" size="4" name="FTM2_C0V" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL"/>
    </Register>
    <Register start="+0x10+8" size="4" name="FTM2_C1V" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL"/>
    </Register>
    <Register start="+0x4C" size="4" name="FTM2_CNTIN" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INIT"/>
    </Register>
    <Register start="+0x50" size="4" name="FTM2_STATUS" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH0F">
        <Enum name="0" start="0b0" description="No channel event has occurred."/>
        <Enum name="1" start="0b1" description="A channel event has occurred."/>
      </BitField>
      <BitField start="1" size="1" name="CH1F">
        <Enum name="0" start="0b0" description="No channel event has occurred."/>
        <Enum name="1" start="0b1" description="A channel event has occurred."/>
      </BitField>
      <BitField start="2" size="1" name="CH2F">
        <Enum name="0" start="0b0" description="No channel event has occurred."/>
        <Enum name="1" start="0b1" description="A channel event has occurred."/>
      </BitField>
      <BitField start="3" size="1" name="CH3F">
        <Enum name="0" start="0b0" description="No channel event has occurred."/>
        <Enum name="1" start="0b1" description="A channel event has occurred."/>
      </BitField>
      <BitField start="4" size="1" name="CH4F">
        <Enum name="0" start="0b0" description="No channel event has occurred."/>
        <Enum name="1" start="0b1" description="A channel event has occurred."/>
      </BitField>
      <BitField start="5" size="1" name="CH5F">
        <Enum name="0" start="0b0" description="No channel event has occurred."/>
        <Enum name="1" start="0b1" description="A channel event has occurred."/>
      </BitField>
      <BitField start="6" size="1" name="CH6F">
        <Enum name="0" start="0b0" description="No channel event has occurred."/>
        <Enum name="1" start="0b1" description="A channel event has occurred."/>
      </BitField>
      <BitField start="7" size="1" name="CH7F">
        <Enum name="0" start="0b0" description="No channel event has occurred."/>
        <Enum name="1" start="0b1" description="A channel event has occurred."/>
      </BitField>
    </Register>
    <Register start="+0x54" size="4" name="FTM2_MODE" access="Read/Write" reset_value="0x4" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FTMEN">
        <Enum name="0" start="0b0" description="Only the TPM-compatible registers (first set of registers) can be used without any restriction. Do not use the FTM-specific registers."/>
        <Enum name="1" start="0b1" description="All registers including the FTM-specific registers (second set of registers) are available for use with no restrictions."/>
      </BitField>
      <BitField start="1" size="1" name="INIT"/>
      <BitField start="2" size="1" name="WPDIS">
        <Enum name="0" start="0b0" description="Write protection is enabled."/>
        <Enum name="1" start="0b1" description="Write protection is disabled."/>
      </BitField>
      <BitField start="3" size="1" name="PWMSYNC">
        <Enum name="0" start="0b0" description="No restrictions. Software and hardware triggers can be used by MOD, CnV, OUTMASK, and FTM counter synchronization."/>
        <Enum name="1" start="0b1" description="Software trigger can only be used by MOD and CnV synchronization, and hardware triggers can only be used by OUTMASK and FTM counter synchronization."/>
      </BitField>
      <BitField start="4" size="1" name="CAPTEST">
        <Enum name="0" start="0b0" description="Capture test mode is disabled."/>
        <Enum name="1" start="0b1" description="Capture test mode is enabled."/>
      </BitField>
      <BitField start="5" size="2" name="FAULTM">
        <Enum name="00" start="0b00" description="Fault control is disabled for all channels."/>
        <Enum name="01" start="0b01" description="Fault control is enabled for even channels only (channels 0, 2, 4, and 6), and the selected mode is the manual fault clearing."/>
        <Enum name="10" start="0b10" description="Fault control is enabled for all channels, and the selected mode is the manual fault clearing."/>
        <Enum name="11" start="0b11" description="Fault control is enabled for all channels, and the selected mode is the automatic fault clearing."/>
      </BitField>
      <BitField start="7" size="1" name="FAULTIE">
        <Enum name="0" start="0b0" description="Fault control interrupt is disabled."/>
        <Enum name="1" start="0b1" description="Fault control interrupt is enabled."/>
      </BitField>
    </Register>
    <Register start="+0x58" size="4" name="FTM2_SYNC" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CNTMIN">
        <Enum name="0" start="0b0" description="The minimum loading point is disabled."/>
        <Enum name="1" start="0b1" description="The minimum loading point is enabled."/>
      </BitField>
      <BitField start="1" size="1" name="CNTMAX">
        <Enum name="0" start="0b0" description="The maximum loading point is disabled."/>
        <Enum name="1" start="0b1" description="The maximum loading point is enabled."/>
      </BitField>
      <BitField start="2" size="1" name="REINIT">
        <Enum name="0" start="0b0" description="FTM counter continues to count normally."/>
        <Enum name="1" start="0b1" description="FTM counter is updated with its initial value when the selected trigger is detected."/>
      </BitField>
      <BitField start="3" size="1" name="SYNCHOM">
        <Enum name="0" start="0b0" description="OUTMASK register is updated with the value of its buffer in all rising edges of the system clock."/>
        <Enum name="1" start="0b1" description="OUTMASK register is updated with the value of its buffer only by the PWM synchronization."/>
      </BitField>
      <BitField start="4" size="1" name="TRIG0">
        <Enum name="0" start="0b0" description="Trigger is disabled."/>
        <Enum name="1" start="0b1" description="Trigger is enabled."/>
      </BitField>
      <BitField start="5" size="1" name="TRIG1">
        <Enum name="0" start="0b0" description="Trigger is disabled."/>
        <Enum name="1" start="0b1" description="Trigger is enabled."/>
      </BitField>
      <BitField start="6" size="1" name="TRIG2">
        <Enum name="0" start="0b0" description="Trigger is disabled."/>
        <Enum name="1" start="0b1" description="Trigger is enabled."/>
      </BitField>
      <BitField start="7" size="1" name="SWSYNC">
        <Enum name="0" start="0b0" description="Software trigger is not selected."/>
        <Enum name="1" start="0b1" description="Software trigger is selected."/>
      </BitField>
    </Register>
    <Register start="+0x5C" size="4" name="FTM2_OUTINIT" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH0OI">
        <Enum name="0" start="0b0" description="The initialization value is 0."/>
        <Enum name="1" start="0b1" description="The initialization value is 1."/>
      </BitField>
      <BitField start="1" size="1" name="CH1OI">
        <Enum name="0" start="0b0" description="The initialization value is 0."/>
        <Enum name="1" start="0b1" description="The initialization value is 1."/>
      </BitField>
      <BitField start="2" size="1" name="CH2OI">
        <Enum name="0" start="0b0" description="The initialization value is 0."/>
        <Enum name="1" start="0b1" description="The initialization value is 1."/>
      </BitField>
      <BitField start="3" size="1" name="CH3OI">
        <Enum name="0" start="0b0" description="The initialization value is 0."/>
        <Enum name="1" start="0b1" description="The initialization value is 1."/>
      </BitField>
      <BitField start="4" size="1" name="CH4OI">
        <Enum name="0" start="0b0" description="The initialization value is 0."/>
        <Enum name="1" start="0b1" description="The initialization value is 1."/>
      </BitField>
      <BitField start="5" size="1" name="CH5OI">
        <Enum name="0" start="0b0" description="The initialization value is 0."/>
        <Enum name="1" start="0b1" description="The initialization value is 1."/>
      </BitField>
      <BitField start="6" size="1" name="CH6OI">
        <Enum name="0" start="0b0" description="The initialization value is 0."/>
        <Enum name="1" start="0b1" description="The initialization value is 1."/>
      </BitField>
      <BitField start="7" size="1" name="CH7OI">
        <Enum name="0" start="0b0" description="The initialization value is 0."/>
        <Enum name="1" start="0b1" description="The initialization value is 1."/>
      </BitField>
    </Register>
    <Register start="+0x60" size="4" name="FTM2_OUTMASK" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH0OM">
        <Enum name="0" start="0b0" description="Channel output is not masked. It continues to operate normally."/>
        <Enum name="1" start="0b1" description="Channel output is masked. It is forced to its inactive state."/>
      </BitField>
      <BitField start="1" size="1" name="CH1OM">
        <Enum name="0" start="0b0" description="Channel output is not masked. It continues to operate normally."/>
        <Enum name="1" start="0b1" description="Channel output is masked. It is forced to its inactive state."/>
      </BitField>
      <BitField start="2" size="1" name="CH2OM">
        <Enum name="0" start="0b0" description="Channel output is not masked. It continues to operate normally."/>
        <Enum name="1" start="0b1" description="Channel output is masked. It is forced to its inactive state."/>
      </BitField>
      <BitField start="3" size="1" name="CH3OM">
        <Enum name="0" start="0b0" description="Channel output is not masked. It continues to operate normally."/>
        <Enum name="1" start="0b1" description="Channel output is masked. It is forced to its inactive state."/>
      </BitField>
      <BitField start="4" size="1" name="CH4OM">
        <Enum name="0" start="0b0" description="Channel output is not masked. It continues to operate normally."/>
        <Enum name="1" start="0b1" description="Channel output is masked. It is forced to its inactive state."/>
      </BitField>
      <BitField start="5" size="1" name="CH5OM">
        <Enum name="0" start="0b0" description="Channel output is not masked. It continues to operate normally."/>
        <Enum name="1" start="0b1" description="Channel output is masked. It is forced to its inactive state."/>
      </BitField>
      <BitField start="6" size="1" name="CH6OM">
        <Enum name="0" start="0b0" description="Channel output is not masked. It continues to operate normally."/>
        <Enum name="1" start="0b1" description="Channel output is masked. It is forced to its inactive state."/>
      </BitField>
      <BitField start="7" size="1" name="CH7OM">
        <Enum name="0" start="0b0" description="Channel output is not masked. It continues to operate normally."/>
        <Enum name="1" start="0b1" description="Channel output is masked. It is forced to its inactive state."/>
      </BitField>
    </Register>
    <Register start="+0x64" size="4" name="FTM2_COMBINE" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="COMBINE0">
        <Enum name="0" start="0b0" description="Channels (n) and (n+1) are independent."/>
        <Enum name="1" start="0b1" description="Channels (n) and (n+1) are combined."/>
      </BitField>
      <BitField start="1" size="1" name="COMP0">
        <Enum name="0" start="0b0" description="The channel (n+1) output is the same as the channel (n) output."/>
        <Enum name="1" start="0b1" description="The channel (n+1) output is the complement of the channel (n) output."/>
      </BitField>
      <BitField start="2" size="1" name="DECAPEN0">
        <Enum name="0" start="0b0" description="The dual edge capture mode in this pair of channels is disabled."/>
        <Enum name="1" start="0b1" description="The dual edge capture mode in this pair of channels is enabled."/>
      </BitField>
      <BitField start="3" size="1" name="DECAP0">
        <Enum name="0" start="0b0" description="The dual edge captures are inactive."/>
        <Enum name="1" start="0b1" description="The dual edge captures are active."/>
      </BitField>
      <BitField start="4" size="1" name="DTEN0">
        <Enum name="0" start="0b0" description="The deadtime insertion in this pair of channels is disabled."/>
        <Enum name="1" start="0b1" description="The deadtime insertion in this pair of channels is enabled."/>
      </BitField>
      <BitField start="5" size="1" name="SYNCEN0">
        <Enum name="0" start="0b0" description="The PWM synchronization in this pair of channels is disabled."/>
        <Enum name="1" start="0b1" description="The PWM synchronization in this pair of channels is enabled."/>
      </BitField>
      <BitField start="6" size="1" name="FAULTEN0">
        <Enum name="0" start="0b0" description="The fault control in this pair of channels is disabled."/>
        <Enum name="1" start="0b1" description="The fault control in this pair of channels is enabled."/>
      </BitField>
      <BitField start="8" size="1" name="COMBINE1">
        <Enum name="0" start="0b0" description="Channels (n) and (n+1) are independent."/>
        <Enum name="1" start="0b1" description="Channels (n) and (n+1) are combined."/>
      </BitField>
      <BitField start="9" size="1" name="COMP1">
        <Enum name="0" start="0b0" description="The channel (n+1) output is the same as the channel (n) output."/>
        <Enum name="1" start="0b1" description="The channel (n+1) output is the complement of the channel (n) output."/>
      </BitField>
      <BitField start="10" size="1" name="DECAPEN1">
        <Enum name="0" start="0b0" description="The dual edge capture mode in this pair of channels is disabled."/>
        <Enum name="1" start="0b1" description="The dual edge capture mode in this pair of channels is enabled."/>
      </BitField>
      <BitField start="11" size="1" name="DECAP1">
        <Enum name="0" start="0b0" description="The dual edge captures are inactive."/>
        <Enum name="1" start="0b1" description="The dual edge captures are active."/>
      </BitField>
      <BitField start="12" size="1" name="DTEN1">
        <Enum name="0" start="0b0" description="The deadtime insertion in this pair of channels is disabled."/>
        <Enum name="1" start="0b1" description="The deadtime insertion in this pair of channels is enabled."/>
      </BitField>
      <BitField start="13" size="1" name="SYNCEN1">
        <Enum name="0" start="0b0" description="The PWM synchronization in this pair of channels is disabled."/>
        <Enum name="1" start="0b1" description="The PWM synchronization in this pair of channels is enabled."/>
      </BitField>
      <BitField start="14" size="1" name="FAULTEN1">
        <Enum name="0" start="0b0" description="The fault control in this pair of channels is disabled."/>
        <Enum name="1" start="0b1" description="The fault control in this pair of channels is enabled."/>
      </BitField>
      <BitField start="16" size="1" name="COMBINE2">
        <Enum name="0" start="0b0" description="Channels (n) and (n+1) are independent."/>
        <Enum name="1" start="0b1" description="Channels (n) and (n+1) are combined."/>
      </BitField>
      <BitField start="17" size="1" name="COMP2">
        <Enum name="0" start="0b0" description="The channel (n+1) output is the same as the channel (n) output."/>
        <Enum name="1" start="0b1" description="The channel (n+1) output is the complement of the channel (n) output."/>
      </BitField>
      <BitField start="18" size="1" name="DECAPEN2">
        <Enum name="0" start="0b0" description="The dual edge capture mode in this pair of channels is disabled."/>
        <Enum name="1" start="0b1" description="The dual edge capture mode in this pair of channels is enabled."/>
      </BitField>
      <BitField start="19" size="1" name="DECAP2">
        <Enum name="0" start="0b0" description="The dual edge captures are inactive."/>
        <Enum name="1" start="0b1" description="The dual edge captures are active."/>
      </BitField>
      <BitField start="20" size="1" name="DTEN2">
        <Enum name="0" start="0b0" description="The deadtime insertion in this pair of channels is disabled."/>
        <Enum name="1" start="0b1" description="The deadtime insertion in this pair of channels is enabled."/>
      </BitField>
      <BitField start="21" size="1" name="SYNCEN2">
        <Enum name="0" start="0b0" description="The PWM synchronization in this pair of channels is disabled."/>
        <Enum name="1" start="0b1" description="The PWM synchronization in this pair of channels is enabled."/>
      </BitField>
      <BitField start="22" size="1" name="FAULTEN2">
        <Enum name="0" start="0b0" description="The fault control in this pair of channels is disabled."/>
        <Enum name="1" start="0b1" description="The fault control in this pair of channels is enabled."/>
      </BitField>
      <BitField start="24" size="1" name="COMBINE3">
        <Enum name="0" start="0b0" description="Channels (n) and (n+1) are independent."/>
        <Enum name="1" start="0b1" description="Channels (n) and (n+1) are combined."/>
      </BitField>
      <BitField start="25" size="1" name="COMP3">
        <Enum name="0" start="0b0" description="The channel (n+1) output is the same as the channel (n) output."/>
        <Enum name="1" start="0b1" description="The channel (n+1) output is the complement of the channel (n) output."/>
      </BitField>
      <BitField start="26" size="1" name="DECAPEN3">
        <Enum name="0" start="0b0" description="The dual edge capture mode in this pair of channels is disabled."/>
        <Enum name="1" start="0b1" description="The dual edge capture mode in this pair of channels is enabled."/>
      </BitField>
      <BitField start="27" size="1" name="DECAP3">
        <Enum name="0" start="0b0" description="The dual edge captures are inactive."/>
        <Enum name="1" start="0b1" description="The dual edge captures are active."/>
      </BitField>
      <BitField start="28" size="1" name="DTEN3">
        <Enum name="0" start="0b0" description="The deadtime insertion in this pair of channels is disabled."/>
        <Enum name="1" start="0b1" description="The deadtime insertion in this pair of channels is enabled."/>
      </BitField>
      <BitField start="29" size="1" name="SYNCEN3">
        <Enum name="0" start="0b0" description="The PWM synchronization in this pair of channels is disabled."/>
        <Enum name="1" start="0b1" description="The PWM synchronization in this pair of channels is enabled."/>
      </BitField>
      <BitField start="30" size="1" name="FAULTEN3">
        <Enum name="0" start="0b0" description="The fault control in this pair of channels is disabled."/>
        <Enum name="1" start="0b1" description="The fault control in this pair of channels is enabled."/>
      </BitField>
    </Register>
    <Register start="+0x68" size="4" name="FTM2_DEADTIME" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="DTVAL"/>
      <BitField start="6" size="2" name="DTPS">
        <Enum name="0x" start="0b0x" description="Divide the system clock by 1."/>
        <Enum name="10" start="0b10" description="Divide the system clock by 4."/>
        <Enum name="11" start="0b11" description="Divide the system clock by 16."/>
      </BitField>
    </Register>
    <Register start="+0x6C" size="4" name="FTM2_EXTTRIG" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH2TRIG">
        <Enum name="0" start="0b0" description="The generation of the channel trigger is disabled."/>
        <Enum name="1" start="0b1" description="The generation of the channel trigger is enabled."/>
      </BitField>
      <BitField start="1" size="1" name="CH3TRIG">
        <Enum name="0" start="0b0" description="The generation of the channel trigger is disabled."/>
        <Enum name="1" start="0b1" description="The generation of the channel trigger is enabled."/>
      </BitField>
      <BitField start="2" size="1" name="CH4TRIG">
        <Enum name="0" start="0b0" description="The generation of the channel trigger is disabled."/>
        <Enum name="1" start="0b1" description="The generation of the channel trigger is enabled."/>
      </BitField>
      <BitField start="3" size="1" name="CH5TRIG">
        <Enum name="0" start="0b0" description="The generation of the channel trigger is disabled."/>
        <Enum name="1" start="0b1" description="The generation of the channel trigger is enabled."/>
      </BitField>
      <BitField start="4" size="1" name="CH0TRIG">
        <Enum name="0" start="0b0" description="The generation of the channel trigger is disabled."/>
        <Enum name="1" start="0b1" description="The generation of the channel trigger is enabled."/>
      </BitField>
      <BitField start="5" size="1" name="CH1TRIG">
        <Enum name="0" start="0b0" description="The generation of the channel trigger is disabled."/>
        <Enum name="1" start="0b1" description="The generation of the channel trigger is enabled."/>
      </BitField>
      <BitField start="6" size="1" name="INITTRIGEN">
        <Enum name="0" start="0b0" description="The generation of initialization trigger is disabled."/>
        <Enum name="1" start="0b1" description="The generation of initialization trigger is enabled."/>
      </BitField>
      <BitField start="7" size="1" name="TRIGF">
        <Enum name="0" start="0b0" description="No channel trigger was generated."/>
        <Enum name="1" start="0b1" description="A channel trigger was generated."/>
      </BitField>
    </Register>
    <Register start="+0x70" size="4" name="FTM2_POL" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="POL0">
        <Enum name="0" start="0b0" description="The channel polarity is active high."/>
        <Enum name="1" start="0b1" description="The channel polarity is active low."/>
      </BitField>
      <BitField start="1" size="1" name="POL1">
        <Enum name="0" start="0b0" description="The channel polarity is active high."/>
        <Enum name="1" start="0b1" description="The channel polarity is active low."/>
      </BitField>
      <BitField start="2" size="1" name="POL2">
        <Enum name="0" start="0b0" description="The channel polarity is active high."/>
        <Enum name="1" start="0b1" description="The channel polarity is active low."/>
      </BitField>
      <BitField start="3" size="1" name="POL3">
        <Enum name="0" start="0b0" description="The channel polarity is active high."/>
        <Enum name="1" start="0b1" description="The channel polarity is active low."/>
      </BitField>
      <BitField start="4" size="1" name="POL4">
        <Enum name="0" start="0b0" description="The channel polarity is active high."/>
        <Enum name="1" start="0b1" description="The channel polarity is active low."/>
      </BitField>
      <BitField start="5" size="1" name="POL5">
        <Enum name="0" start="0b0" description="The channel polarity is active high."/>
        <Enum name="1" start="0b1" description="The channel polarity is active low."/>
      </BitField>
      <BitField start="6" size="1" name="POL6">
        <Enum name="0" start="0b0" description="The channel polarity is active high."/>
        <Enum name="1" start="0b1" description="The channel polarity is active low."/>
      </BitField>
      <BitField start="7" size="1" name="POL7">
        <Enum name="0" start="0b0" description="The channel polarity is active high."/>
        <Enum name="1" start="0b1" description="The channel polarity is active low."/>
      </BitField>
    </Register>
    <Register start="+0x74" size="4" name="FTM2_FMS" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FAULTF0">
        <Enum name="0" start="0b0" description="No fault condition was detected at the fault input."/>
        <Enum name="1" start="0b1" description="A fault condition was detected at the fault input."/>
      </BitField>
      <BitField start="1" size="1" name="FAULTF1">
        <Enum name="0" start="0b0" description="No fault condition was detected at the fault input."/>
        <Enum name="1" start="0b1" description="A fault condition was detected at the fault input."/>
      </BitField>
      <BitField start="2" size="1" name="FAULTF2">
        <Enum name="0" start="0b0" description="No fault condition was detected at the fault input."/>
        <Enum name="1" start="0b1" description="A fault condition was detected at the fault input."/>
      </BitField>
      <BitField start="3" size="1" name="FAULTF3">
        <Enum name="0" start="0b0" description="No fault condition was detected at the fault input."/>
        <Enum name="1" start="0b1" description="A fault condition was detected at the fault input."/>
      </BitField>
      <BitField start="5" size="1" name="FAULTIN">
        <Enum name="0" start="0b0" description="The logic OR of the enabled fault inputs is 0."/>
        <Enum name="1" start="0b1" description="The logic OR of the enabled fault inputs is 1."/>
      </BitField>
      <BitField start="6" size="1" name="WPEN">
        <Enum name="0" start="0b0" description="Write protection is disabled. Write protected bits can be written."/>
        <Enum name="1" start="0b1" description="Write protection is enabled. Write protected bits cannot be written."/>
      </BitField>
      <BitField start="7" size="1" name="FAULTF">
        <Enum name="0" start="0b0" description="No fault condition was detected."/>
        <Enum name="1" start="0b1" description="A fault condition was detected."/>
      </BitField>
    </Register>
    <Register start="+0x78" size="4" name="FTM2_FILTER" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="CH0FVAL"/>
      <BitField start="4" size="4" name="CH1FVAL"/>
      <BitField start="8" size="4" name="CH2FVAL"/>
      <BitField start="12" size="4" name="CH3FVAL"/>
    </Register>
    <Register start="+0x7C" size="4" name="FTM2_FLTCTRL" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FAULT0EN">
        <Enum name="0" start="0b0" description="Fault input is disabled."/>
        <Enum name="1" start="0b1" description="Fault input is enabled."/>
      </BitField>
      <BitField start="1" size="1" name="FAULT1EN">
        <Enum name="0" start="0b0" description="Fault input is disabled."/>
        <Enum name="1" start="0b1" description="Fault input is enabled."/>
      </BitField>
      <BitField start="2" size="1" name="FAULT2EN">
        <Enum name="0" start="0b0" description="Fault input is disabled."/>
        <Enum name="1" start="0b1" description="Fault input is enabled."/>
      </BitField>
      <BitField start="3" size="1" name="FAULT3EN">
        <Enum name="0" start="0b0" description="Fault input is disabled."/>
        <Enum name="1" start="0b1" description="Fault input is enabled."/>
      </BitField>
      <BitField start="4" size="1" name="FFLTR0EN">
        <Enum name="0" start="0b0" description="Fault input filter is disabled."/>
        <Enum name="1" start="0b1" description="Fault input filter is enabled."/>
      </BitField>
      <BitField start="5" size="1" name="FFLTR1EN">
        <Enum name="0" start="0b0" description="Fault input filter is disabled."/>
        <Enum name="1" start="0b1" description="Fault input filter is enabled."/>
      </BitField>
      <BitField start="6" size="1" name="FFLTR2EN">
        <Enum name="0" start="0b0" description="Fault input filter is disabled."/>
        <Enum name="1" start="0b1" description="Fault input filter is enabled."/>
      </BitField>
      <BitField start="7" size="1" name="FFLTR3EN">
        <Enum name="0" start="0b0" description="Fault input filter is disabled."/>
        <Enum name="1" start="0b1" description="Fault input filter is enabled."/>
      </BitField>
      <BitField start="8" size="4" name="FFVAL"/>
    </Register>
    <Register start="+0x80" size="4" name="FTM2_QDCTRL" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="QUADEN">
        <Enum name="0" start="0b0" description="Quadrature decoder mode is disabled."/>
        <Enum name="1" start="0b1" description="Quadrature decoder mode is enabled."/>
      </BitField>
      <BitField start="1" size="1" name="TOFDIR">
        <Enum name="0" start="0b0" description="TOF bit was set on the bottom of counting. There was an FTM counter decrement and FTM counter changes from its minimum value (CNTIN register) to its maximum value (MOD register)."/>
        <Enum name="1" start="0b1" description="TOF bit was set on the top of counting. There was an FTM counter increment and FTM counter changes from its maximum value (MOD register) to its minimum value (CNTIN register)."/>
      </BitField>
      <BitField start="2" size="1" name="QUADIR">
        <Enum name="0" start="0b0" description="Counting direction is decreasing (FTM counter decrement)."/>
        <Enum name="1" start="0b1" description="Counting direction is increasing (FTM counter increment)."/>
      </BitField>
      <BitField start="3" size="1" name="QUADMODE">
        <Enum name="0" start="0b0" description="Phase A and phase B encoding mode."/>
        <Enum name="1" start="0b1" description="Count and direction encoding mode."/>
      </BitField>
      <BitField start="4" size="1" name="PHBPOL">
        <Enum name="0" start="0b0" description="Normal polarity. Phase B input signal is not inverted before identifying the rising and falling edges of this signal."/>
        <Enum name="1" start="0b1" description="Inverted polarity. Phase B input signal is inverted before identifying the rising and falling edges of this signal."/>
      </BitField>
      <BitField start="5" size="1" name="PHAPOL">
        <Enum name="0" start="0b0" description="Normal polarity. Phase A input signal is not inverted before identifying the rising and falling edges of this signal."/>
        <Enum name="1" start="0b1" description="Inverted polarity. Phase A input signal is inverted before identifying the rising and falling edges of this signal."/>
      </BitField>
      <BitField start="6" size="1" name="PHBFLTREN">
        <Enum name="0" start="0b0" description="Phase B input filter is disabled."/>
        <Enum name="1" start="0b1" description="Phase B input filter is enabled."/>
      </BitField>
      <BitField start="7" size="1" name="PHAFLTREN">
        <Enum name="0" start="0b0" description="Phase A input filter is disabled."/>
        <Enum name="1" start="0b1" description="Phase A input filter is enabled."/>
      </BitField>
    </Register>
    <Register start="+0x84" size="4" name="FTM2_CONF" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="NUMTOF"/>
      <BitField start="6" size="2" name="BDMMODE"/>
      <BitField start="9" size="1" name="GTBEEN">
        <Enum name="0" start="0b0" description="Use of an external global time base is disabled."/>
        <Enum name="1" start="0b1" description="Use of an external global time base is enabled."/>
      </BitField>
      <BitField start="10" size="1" name="GTBEOUT">
        <Enum name="0" start="0b0" description="A global time base signal generation is disabled."/>
        <Enum name="1" start="0b1" description="A global time base signal generation is enabled."/>
      </BitField>
    </Register>
    <Register start="+0x88" size="4" name="FTM2_FLTPOL" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FLT0POL">
        <Enum name="0" start="0b0" description="The fault input polarity is active high. A one at the fault input indicates a fault."/>
        <Enum name="1" start="0b1" description="The fault input polarity is active low. A zero at the fault input indicates a fault."/>
      </BitField>
      <BitField start="1" size="1" name="FLT1POL">
        <Enum name="0" start="0b0" description="The fault input polarity is active high. A one at the fault input indicates a fault."/>
        <Enum name="1" start="0b1" description="The fault input polarity is active low. A zero at the fault input indicates a fault."/>
      </BitField>
      <BitField start="2" size="1" name="FLT2POL">
        <Enum name="0" start="0b0" description="The fault input polarity is active high. A one at the fault input indicates a fault."/>
        <Enum name="1" start="0b1" description="The fault input polarity is active low. A zero at the fault input indicates a fault."/>
      </BitField>
      <BitField start="3" size="1" name="FLT3POL">
        <Enum name="0" start="0b0" description="The fault input polarity is active high. A one at the fault input indicates a fault."/>
        <Enum name="1" start="0b1" description="The fault input polarity is active low. A zero at the fault input indicates a fault."/>
      </BitField>
    </Register>
    <Register start="+0x8C" size="4" name="FTM2_SYNCONF" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HWTRIGMODE">
        <Enum name="0" start="0b0" description="FTM clears the TRIGj bit when the hardware trigger j is detected."/>
        <Enum name="1" start="0b1" description="FTM does not clear the TRIGj bit when the hardware trigger j is detected."/>
      </BitField>
      <BitField start="2" size="1" name="CNTINC">
        <Enum name="0" start="0b0" description="CNTIN register is updated with its buffer value at all rising edges of system clock."/>
        <Enum name="1" start="0b1" description="CNTIN register is updated with its buffer value by the PWM synchronization."/>
      </BitField>
      <BitField start="4" size="1" name="INVC">
        <Enum name="0" start="0b0" description="INVCTRL register is updated with its buffer value at all rising edges of system clock."/>
        <Enum name="1" start="0b1" description="INVCTRL register is updated with its buffer value by the PWM synchronization."/>
      </BitField>
      <BitField start="5" size="1" name="SWOC">
        <Enum name="0" start="0b0" description="SWOCTRL register is updated with its buffer value at all rising edges of system clock."/>
        <Enum name="1" start="0b1" description="SWOCTRL register is updated with its buffer value by the PWM synchronization."/>
      </BitField>
      <BitField start="7" size="1" name="SYNCMODE">
        <Enum name="0" start="0b0" description="Legacy PWM synchronization is selected."/>
        <Enum name="1" start="0b1" description="Enhanced PWM synchronization is selected."/>
      </BitField>
      <BitField start="8" size="1" name="SWRSTCNT">
        <Enum name="0" start="0b0" description="The software trigger does not activate the FTM counter synchronization."/>
        <Enum name="1" start="0b1" description="The software trigger activates the FTM counter synchronization."/>
      </BitField>
      <BitField start="9" size="1" name="SWWRBUF">
        <Enum name="0" start="0b0" description="The software trigger does not activate MOD, CNTIN, and CV registers synchronization."/>
        <Enum name="1" start="0b1" description="The software trigger activates MOD, CNTIN, and CV registers synchronization."/>
      </BitField>
      <BitField start="10" size="1" name="SWOM">
        <Enum name="0" start="0b0" description="The software trigger does not activate the OUTMASK register synchronization."/>
        <Enum name="1" start="0b1" description="The software trigger activates the OUTMASK register synchronization."/>
      </BitField>
      <BitField start="11" size="1" name="SWINVC">
        <Enum name="0" start="0b0" description="The software trigger does not activate the INVCTRL register synchronization."/>
        <Enum name="1" start="0b1" description="The software trigger activates the INVCTRL register synchronization."/>
      </BitField>
      <BitField start="12" size="1" name="SWSOC">
        <Enum name="0" start="0b0" description="The software trigger does not activate the SWOCTRL register synchronization."/>
        <Enum name="1" start="0b1" description="The software trigger activates the SWOCTRL register synchronization."/>
      </BitField>
      <BitField start="16" size="1" name="HWRSTCNT">
        <Enum name="0" start="0b0" description="A hardware trigger does not activate the FTM counter synchronization."/>
        <Enum name="1" start="0b1" description="A hardware trigger activates the FTM counter synchronization."/>
      </BitField>
      <BitField start="17" size="1" name="HWWRBUF">
        <Enum name="0" start="0b0" description="A hardware trigger does not activate MOD, CNTIN, and CV registers synchronization."/>
        <Enum name="1" start="0b1" description="A hardware trigger activates MOD, CNTIN, and CV registers synchronization."/>
      </BitField>
      <BitField start="18" size="1" name="HWOM">
        <Enum name="0" start="0b0" description="A hardware trigger does not activate the OUTMASK register synchronization."/>
        <Enum name="1" start="0b1" description="A hardware trigger activates the OUTMASK register synchronization."/>
      </BitField>
      <BitField start="19" size="1" name="HWINVC">
        <Enum name="0" start="0b0" description="A hardware trigger does not activate the INVCTRL register synchronization."/>
        <Enum name="1" start="0b1" description="A hardware trigger activates the INVCTRL register synchronization."/>
      </BitField>
      <BitField start="20" size="1" name="HWSOC">
        <Enum name="0" start="0b0" description="A hardware trigger does not activate the SWOCTRL register synchronization."/>
        <Enum name="1" start="0b1" description="A hardware trigger activates the SWOCTRL register synchronization."/>
      </BitField>
    </Register>
    <Register start="+0x90" size="4" name="FTM2_INVCTRL" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="INV0EN">
        <Enum name="0" start="0b0" description="Inverting is disabled."/>
        <Enum name="1" start="0b1" description="Inverting is enabled."/>
      </BitField>
      <BitField start="1" size="1" name="INV1EN">
        <Enum name="0" start="0b0" description="Inverting is disabled."/>
        <Enum name="1" start="0b1" description="Inverting is enabled."/>
      </BitField>
      <BitField start="2" size="1" name="INV2EN">
        <Enum name="0" start="0b0" description="Inverting is disabled."/>
        <Enum name="1" start="0b1" description="Inverting is enabled."/>
      </BitField>
      <BitField start="3" size="1" name="INV3EN">
        <Enum name="0" start="0b0" description="Inverting is disabled."/>
        <Enum name="1" start="0b1" description="Inverting is enabled."/>
      </BitField>
    </Register>
    <Register start="+0x94" size="4" name="FTM2_SWOCTRL" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH0OC">
        <Enum name="0" start="0b0" description="The channel output is not affected by software output control."/>
        <Enum name="1" start="0b1" description="The channel output is affected by software output control."/>
      </BitField>
      <BitField start="1" size="1" name="CH1OC">
        <Enum name="0" start="0b0" description="The channel output is not affected by software output control."/>
        <Enum name="1" start="0b1" description="The channel output is affected by software output control."/>
      </BitField>
      <BitField start="2" size="1" name="CH2OC">
        <Enum name="0" start="0b0" description="The channel output is not affected by software output control."/>
        <Enum name="1" start="0b1" description="The channel output is affected by software output control."/>
      </BitField>
      <BitField start="3" size="1" name="CH3OC">
        <Enum name="0" start="0b0" description="The channel output is not affected by software output control."/>
        <Enum name="1" start="0b1" description="The channel output is affected by software output control."/>
      </BitField>
      <BitField start="4" size="1" name="CH4OC">
        <Enum name="0" start="0b0" description="The channel output is not affected by software output control."/>
        <Enum name="1" start="0b1" description="The channel output is affected by software output control."/>
      </BitField>
      <BitField start="5" size="1" name="CH5OC">
        <Enum name="0" start="0b0" description="The channel output is not affected by software output control."/>
        <Enum name="1" start="0b1" description="The channel output is affected by software output control."/>
      </BitField>
      <BitField start="6" size="1" name="CH6OC">
        <Enum name="0" start="0b0" description="The channel output is not affected by software output control."/>
        <Enum name="1" start="0b1" description="The channel output is affected by software output control."/>
      </BitField>
      <BitField start="7" size="1" name="CH7OC">
        <Enum name="0" start="0b0" description="The channel output is not affected by software output control."/>
        <Enum name="1" start="0b1" description="The channel output is affected by software output control."/>
      </BitField>
      <BitField start="8" size="1" name="CH0OCV">
        <Enum name="0" start="0b0" description="The software output control forces 0 to the channel output."/>
        <Enum name="1" start="0b1" description="The software output control forces 1 to the channel output."/>
      </BitField>
      <BitField start="9" size="1" name="CH1OCV">
        <Enum name="0" start="0b0" description="The software output control forces 0 to the channel output."/>
        <Enum name="1" start="0b1" description="The software output control forces 1 to the channel output."/>
      </BitField>
      <BitField start="10" size="1" name="CH2OCV">
        <Enum name="0" start="0b0" description="The software output control forces 0 to the channel output."/>
        <Enum name="1" start="0b1" description="The software output control forces 1 to the channel output."/>
      </BitField>
      <BitField start="11" size="1" name="CH3OCV">
        <Enum name="0" start="0b0" description="The software output control forces 0 to the channel output."/>
        <Enum name="1" start="0b1" description="The software output control forces 1 to the channel output."/>
      </BitField>
      <BitField start="12" size="1" name="CH4OCV">
        <Enum name="0" start="0b0" description="The software output control forces 0 to the channel output."/>
        <Enum name="1" start="0b1" description="The software output control forces 1 to the channel output."/>
      </BitField>
      <BitField start="13" size="1" name="CH5OCV">
        <Enum name="0" start="0b0" description="The software output control forces 0 to the channel output."/>
        <Enum name="1" start="0b1" description="The software output control forces 1 to the channel output."/>
      </BitField>
      <BitField start="14" size="1" name="CH6OCV">
        <Enum name="0" start="0b0" description="The software output control forces 0 to the channel output."/>
        <Enum name="1" start="0b1" description="The software output control forces 1 to the channel output."/>
      </BitField>
      <BitField start="15" size="1" name="CH7OCV">
        <Enum name="0" start="0b0" description="The software output control forces 0 to the channel output."/>
        <Enum name="1" start="0b1" description="The software output control forces 1 to the channel output."/>
      </BitField>
    </Register>
    <Register start="+0x98" size="4" name="FTM2_PWMLOAD" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH0SEL">
        <Enum name="0" start="0b0" description="Do not include the channel in the matching process."/>
        <Enum name="1" start="0b1" description="Include the channel in the matching process."/>
      </BitField>
      <BitField start="1" size="1" name="CH1SEL">
        <Enum name="0" start="0b0" description="Do not include the channel in the matching process."/>
        <Enum name="1" start="0b1" description="Include the channel in the matching process."/>
      </BitField>
      <BitField start="2" size="1" name="CH2SEL">
        <Enum name="0" start="0b0" description="Do not include the channel in the matching process."/>
        <Enum name="1" start="0b1" description="Include the channel in the matching process."/>
      </BitField>
      <BitField start="3" size="1" name="CH3SEL">
        <Enum name="0" start="0b0" description="Do not include the channel in the matching process."/>
        <Enum name="1" start="0b1" description="Include the channel in the matching process."/>
      </BitField>
      <BitField start="4" size="1" name="CH4SEL">
        <Enum name="0" start="0b0" description="Do not include the channel in the matching process."/>
        <Enum name="1" start="0b1" description="Include the channel in the matching process."/>
      </BitField>
      <BitField start="5" size="1" name="CH5SEL">
        <Enum name="0" start="0b0" description="Do not include the channel in the matching process."/>
        <Enum name="1" start="0b1" description="Include the channel in the matching process."/>
      </BitField>
      <BitField start="6" size="1" name="CH6SEL">
        <Enum name="0" start="0b0" description="Do not include the channel in the matching process."/>
        <Enum name="1" start="0b1" description="Include the channel in the matching process."/>
      </BitField>
      <BitField start="7" size="1" name="CH7SEL">
        <Enum name="0" start="0b0" description="Do not include the channel in the matching process."/>
        <Enum name="1" start="0b1" description="Include the channel in the matching process."/>
      </BitField>
      <BitField start="9" size="1" name="LDOK">
        <Enum name="0" start="0b0" description="Loading updated values is disabled."/>
        <Enum name="1" start="0b1" description="Loading updated values is enabled."/>
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="FTM3" start="0x400B9000">
    <Register start="+0" size="4" name="FTM3_SC" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="PS">
        <Enum name="000" start="0b000" description="Divide by 1"/>
        <Enum name="001" start="0b001" description="Divide by 2"/>
        <Enum name="010" start="0b010" description="Divide by 4"/>
        <Enum name="011" start="0b011" description="Divide by 8"/>
        <Enum name="100" start="0b100" description="Divide by 16"/>
        <Enum name="101" start="0b101" description="Divide by 32"/>
        <Enum name="110" start="0b110" description="Divide by 64"/>
        <Enum name="111" start="0b111" description="Divide by 128"/>
      </BitField>
      <BitField start="3" size="2" name="CLKS">
        <Enum name="00" start="0b00" description="No clock selected (This in effect disables the FTM counter.)"/>
        <Enum name="01" start="0b01" description="System clock"/>
        <Enum name="10" start="0b10" description="Fixed frequency clock"/>
        <Enum name="11" start="0b11" description="External clock"/>
      </BitField>
      <BitField start="5" size="1" name="CPWMS">
        <Enum name="0" start="0b0" description="FTM counter operates in up counting mode."/>
        <Enum name="1" start="0b1" description="FTM counter operates in up-down counting mode."/>
      </BitField>
      <BitField start="6" size="1" name="TOIE">
        <Enum name="0" start="0b0" description="Disable TOF interrupts. Use software polling."/>
        <Enum name="1" start="0b1" description="Enable TOF interrupts. An interrupt is generated when TOF equals one."/>
      </BitField>
      <BitField start="7" size="1" name="TOF">
        <Enum name="0" start="0b0" description="FTM counter has not overflowed."/>
        <Enum name="1" start="0b1" description="FTM counter has overflowed."/>
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="FTM3_CNT" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="COUNT"/>
    </Register>
    <Register start="+0x8" size="4" name="FTM3_MOD" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="MOD"/>
    </Register>
    <Register start="+0xC+0" size="4" name="FTM3_C0SC" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA">
        <Enum name="0" start="0b0" description="Disable DMA transfers."/>
        <Enum name="1" start="0b1" description="Enable DMA transfers."/>
      </BitField>
      <BitField start="2" size="1" name="ELSA"/>
      <BitField start="3" size="1" name="ELSB"/>
      <BitField start="4" size="1" name="MSA"/>
      <BitField start="5" size="1" name="MSB"/>
      <BitField start="6" size="1" name="CHIE">
        <Enum name="0" start="0b0" description="Disable channel interrupts. Use software polling."/>
        <Enum name="1" start="0b1" description="Enable channel interrupts."/>
      </BitField>
      <BitField start="7" size="1" name="CHF">
        <Enum name="0" start="0b0" description="No channel event has occurred."/>
        <Enum name="1" start="0b1" description="A channel event has occurred."/>
      </BitField>
    </Register>
    <Register start="+0xC+8" size="4" name="FTM3_C1SC" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA">
        <Enum name="0" start="0b0" description="Disable DMA transfers."/>
        <Enum name="1" start="0b1" description="Enable DMA transfers."/>
      </BitField>
      <BitField start="2" size="1" name="ELSA"/>
      <BitField start="3" size="1" name="ELSB"/>
      <BitField start="4" size="1" name="MSA"/>
      <BitField start="5" size="1" name="MSB"/>
      <BitField start="6" size="1" name="CHIE">
        <Enum name="0" start="0b0" description="Disable channel interrupts. Use software polling."/>
        <Enum name="1" start="0b1" description="Enable channel interrupts."/>
      </BitField>
      <BitField start="7" size="1" name="CHF">
        <Enum name="0" start="0b0" description="No channel event has occurred."/>
        <Enum name="1" start="0b1" description="A channel event has occurred."/>
      </BitField>
    </Register>
    <Register start="+0xC+16" size="4" name="FTM3_C2SC" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA">
        <Enum name="0" start="0b0" description="Disable DMA transfers."/>
        <Enum name="1" start="0b1" description="Enable DMA transfers."/>
      </BitField>
      <BitField start="2" size="1" name="ELSA"/>
      <BitField start="3" size="1" name="ELSB"/>
      <BitField start="4" size="1" name="MSA"/>
      <BitField start="5" size="1" name="MSB"/>
      <BitField start="6" size="1" name="CHIE">
        <Enum name="0" start="0b0" description="Disable channel interrupts. Use software polling."/>
        <Enum name="1" start="0b1" description="Enable channel interrupts."/>
      </BitField>
      <BitField start="7" size="1" name="CHF">
        <Enum name="0" start="0b0" description="No channel event has occurred."/>
        <Enum name="1" start="0b1" description="A channel event has occurred."/>
      </BitField>
    </Register>
    <Register start="+0xC+24" size="4" name="FTM3_C3SC" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA">
        <Enum name="0" start="0b0" description="Disable DMA transfers."/>
        <Enum name="1" start="0b1" description="Enable DMA transfers."/>
      </BitField>
      <BitField start="2" size="1" name="ELSA"/>
      <BitField start="3" size="1" name="ELSB"/>
      <BitField start="4" size="1" name="MSA"/>
      <BitField start="5" size="1" name="MSB"/>
      <BitField start="6" size="1" name="CHIE">
        <Enum name="0" start="0b0" description="Disable channel interrupts. Use software polling."/>
        <Enum name="1" start="0b1" description="Enable channel interrupts."/>
      </BitField>
      <BitField start="7" size="1" name="CHF">
        <Enum name="0" start="0b0" description="No channel event has occurred."/>
        <Enum name="1" start="0b1" description="A channel event has occurred."/>
      </BitField>
    </Register>
    <Register start="+0xC+32" size="4" name="FTM3_C4SC" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA">
        <Enum name="0" start="0b0" description="Disable DMA transfers."/>
        <Enum name="1" start="0b1" description="Enable DMA transfers."/>
      </BitField>
      <BitField start="2" size="1" name="ELSA"/>
      <BitField start="3" size="1" name="ELSB"/>
      <BitField start="4" size="1" name="MSA"/>
      <BitField start="5" size="1" name="MSB"/>
      <BitField start="6" size="1" name="CHIE">
        <Enum name="0" start="0b0" description="Disable channel interrupts. Use software polling."/>
        <Enum name="1" start="0b1" description="Enable channel interrupts."/>
      </BitField>
      <BitField start="7" size="1" name="CHF">
        <Enum name="0" start="0b0" description="No channel event has occurred."/>
        <Enum name="1" start="0b1" description="A channel event has occurred."/>
      </BitField>
    </Register>
    <Register start="+0xC+40" size="4" name="FTM3_C5SC" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA">
        <Enum name="0" start="0b0" description="Disable DMA transfers."/>
        <Enum name="1" start="0b1" description="Enable DMA transfers."/>
      </BitField>
      <BitField start="2" size="1" name="ELSA"/>
      <BitField start="3" size="1" name="ELSB"/>
      <BitField start="4" size="1" name="MSA"/>
      <BitField start="5" size="1" name="MSB"/>
      <BitField start="6" size="1" name="CHIE">
        <Enum name="0" start="0b0" description="Disable channel interrupts. Use software polling."/>
        <Enum name="1" start="0b1" description="Enable channel interrupts."/>
      </BitField>
      <BitField start="7" size="1" name="CHF">
        <Enum name="0" start="0b0" description="No channel event has occurred."/>
        <Enum name="1" start="0b1" description="A channel event has occurred."/>
      </BitField>
    </Register>
    <Register start="+0xC+48" size="4" name="FTM3_C6SC" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA">
        <Enum name="0" start="0b0" description="Disable DMA transfers."/>
        <Enum name="1" start="0b1" description="Enable DMA transfers."/>
      </BitField>
      <BitField start="2" size="1" name="ELSA"/>
      <BitField start="3" size="1" name="ELSB"/>
      <BitField start="4" size="1" name="MSA"/>
      <BitField start="5" size="1" name="MSB"/>
      <BitField start="6" size="1" name="CHIE">
        <Enum name="0" start="0b0" description="Disable channel interrupts. Use software polling."/>
        <Enum name="1" start="0b1" description="Enable channel interrupts."/>
      </BitField>
      <BitField start="7" size="1" name="CHF">
        <Enum name="0" start="0b0" description="No channel event has occurred."/>
        <Enum name="1" start="0b1" description="A channel event has occurred."/>
      </BitField>
    </Register>
    <Register start="+0xC+56" size="4" name="FTM3_C7SC" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA">
        <Enum name="0" start="0b0" description="Disable DMA transfers."/>
        <Enum name="1" start="0b1" description="Enable DMA transfers."/>
      </BitField>
      <BitField start="2" size="1" name="ELSA"/>
      <BitField start="3" size="1" name="ELSB"/>
      <BitField start="4" size="1" name="MSA"/>
      <BitField start="5" size="1" name="MSB"/>
      <BitField start="6" size="1" name="CHIE">
        <Enum name="0" start="0b0" description="Disable channel interrupts. Use software polling."/>
        <Enum name="1" start="0b1" description="Enable channel interrupts."/>
      </BitField>
      <BitField start="7" size="1" name="CHF">
        <Enum name="0" start="0b0" description="No channel event has occurred."/>
        <Enum name="1" start="0b1" description="A channel event has occurred."/>
      </BitField>
    </Register>
    <Register start="+0x10+0" size="4" name="FTM3_C0V" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL"/>
    </Register>
    <Register start="+0x10+8" size="4" name="FTM3_C1V" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL"/>
    </Register>
    <Register start="+0x10+16" size="4" name="FTM3_C2V" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL"/>
    </Register>
    <Register start="+0x10+24" size="4" name="FTM3_C3V" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL"/>
    </Register>
    <Register start="+0x10+32" size="4" name="FTM3_C4V" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL"/>
    </Register>
    <Register start="+0x10+40" size="4" name="FTM3_C5V" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL"/>
    </Register>
    <Register start="+0x10+48" size="4" name="FTM3_C6V" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL"/>
    </Register>
    <Register start="+0x10+56" size="4" name="FTM3_C7V" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL"/>
    </Register>
    <Register start="+0x4C" size="4" name="FTM3_CNTIN" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="INIT"/>
    </Register>
    <Register start="+0x50" size="4" name="FTM3_STATUS" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH0F">
        <Enum name="0" start="0b0" description="No channel event has occurred."/>
        <Enum name="1" start="0b1" description="A channel event has occurred."/>
      </BitField>
      <BitField start="1" size="1" name="CH1F">
        <Enum name="0" start="0b0" description="No channel event has occurred."/>
        <Enum name="1" start="0b1" description="A channel event has occurred."/>
      </BitField>
      <BitField start="2" size="1" name="CH2F">
        <Enum name="0" start="0b0" description="No channel event has occurred."/>
        <Enum name="1" start="0b1" description="A channel event has occurred."/>
      </BitField>
      <BitField start="3" size="1" name="CH3F">
        <Enum name="0" start="0b0" description="No channel event has occurred."/>
        <Enum name="1" start="0b1" description="A channel event has occurred."/>
      </BitField>
      <BitField start="4" size="1" name="CH4F">
        <Enum name="0" start="0b0" description="No channel event has occurred."/>
        <Enum name="1" start="0b1" description="A channel event has occurred."/>
      </BitField>
      <BitField start="5" size="1" name="CH5F">
        <Enum name="0" start="0b0" description="No channel event has occurred."/>
        <Enum name="1" start="0b1" description="A channel event has occurred."/>
      </BitField>
      <BitField start="6" size="1" name="CH6F">
        <Enum name="0" start="0b0" description="No channel event has occurred."/>
        <Enum name="1" start="0b1" description="A channel event has occurred."/>
      </BitField>
      <BitField start="7" size="1" name="CH7F">
        <Enum name="0" start="0b0" description="No channel event has occurred."/>
        <Enum name="1" start="0b1" description="A channel event has occurred."/>
      </BitField>
    </Register>
    <Register start="+0x54" size="4" name="FTM3_MODE" access="Read/Write" reset_value="0x4" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FTMEN">
        <Enum name="0" start="0b0" description="Only the TPM-compatible registers (first set of registers) can be used without any restriction. Do not use the FTM-specific registers."/>
        <Enum name="1" start="0b1" description="All registers including the FTM-specific registers (second set of registers) are available for use with no restrictions."/>
      </BitField>
      <BitField start="1" size="1" name="INIT"/>
      <BitField start="2" size="1" name="WPDIS">
        <Enum name="0" start="0b0" description="Write protection is enabled."/>
        <Enum name="1" start="0b1" description="Write protection is disabled."/>
      </BitField>
      <BitField start="3" size="1" name="PWMSYNC">
        <Enum name="0" start="0b0" description="No restrictions. Software and hardware triggers can be used by MOD, CnV, OUTMASK, and FTM counter synchronization."/>
        <Enum name="1" start="0b1" description="Software trigger can only be used by MOD and CnV synchronization, and hardware triggers can only be used by OUTMASK and FTM counter synchronization."/>
      </BitField>
      <BitField start="4" size="1" name="CAPTEST">
        <Enum name="0" start="0b0" description="Capture test mode is disabled."/>
        <Enum name="1" start="0b1" description="Capture test mode is enabled."/>
      </BitField>
      <BitField start="5" size="2" name="FAULTM">
        <Enum name="00" start="0b00" description="Fault control is disabled for all channels."/>
        <Enum name="01" start="0b01" description="Fault control is enabled for even channels only (channels 0, 2, 4, and 6), and the selected mode is the manual fault clearing."/>
        <Enum name="10" start="0b10" description="Fault control is enabled for all channels, and the selected mode is the manual fault clearing."/>
        <Enum name="11" start="0b11" description="Fault control is enabled for all channels, and the selected mode is the automatic fault clearing."/>
      </BitField>
      <BitField start="7" size="1" name="FAULTIE">
        <Enum name="0" start="0b0" description="Fault control interrupt is disabled."/>
        <Enum name="1" start="0b1" description="Fault control interrupt is enabled."/>
      </BitField>
    </Register>
    <Register start="+0x58" size="4" name="FTM3_SYNC" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CNTMIN">
        <Enum name="0" start="0b0" description="The minimum loading point is disabled."/>
        <Enum name="1" start="0b1" description="The minimum loading point is enabled."/>
      </BitField>
      <BitField start="1" size="1" name="CNTMAX">
        <Enum name="0" start="0b0" description="The maximum loading point is disabled."/>
        <Enum name="1" start="0b1" description="The maximum loading point is enabled."/>
      </BitField>
      <BitField start="2" size="1" name="REINIT">
        <Enum name="0" start="0b0" description="FTM counter continues to count normally."/>
        <Enum name="1" start="0b1" description="FTM counter is updated with its initial value when the selected trigger is detected."/>
      </BitField>
      <BitField start="3" size="1" name="SYNCHOM">
        <Enum name="0" start="0b0" description="OUTMASK register is updated with the value of its buffer in all rising edges of the system clock."/>
        <Enum name="1" start="0b1" description="OUTMASK register is updated with the value of its buffer only by the PWM synchronization."/>
      </BitField>
      <BitField start="4" size="1" name="TRIG0">
        <Enum name="0" start="0b0" description="Trigger is disabled."/>
        <Enum name="1" start="0b1" description="Trigger is enabled."/>
      </BitField>
      <BitField start="5" size="1" name="TRIG1">
        <Enum name="0" start="0b0" description="Trigger is disabled."/>
        <Enum name="1" start="0b1" description="Trigger is enabled."/>
      </BitField>
      <BitField start="6" size="1" name="TRIG2">
        <Enum name="0" start="0b0" description="Trigger is disabled."/>
        <Enum name="1" start="0b1" description="Trigger is enabled."/>
      </BitField>
      <BitField start="7" size="1" name="SWSYNC">
        <Enum name="0" start="0b0" description="Software trigger is not selected."/>
        <Enum name="1" start="0b1" description="Software trigger is selected."/>
      </BitField>
    </Register>
    <Register start="+0x5C" size="4" name="FTM3_OUTINIT" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH0OI">
        <Enum name="0" start="0b0" description="The initialization value is 0."/>
        <Enum name="1" start="0b1" description="The initialization value is 1."/>
      </BitField>
      <BitField start="1" size="1" name="CH1OI">
        <Enum name="0" start="0b0" description="The initialization value is 0."/>
        <Enum name="1" start="0b1" description="The initialization value is 1."/>
      </BitField>
      <BitField start="2" size="1" name="CH2OI">
        <Enum name="0" start="0b0" description="The initialization value is 0."/>
        <Enum name="1" start="0b1" description="The initialization value is 1."/>
      </BitField>
      <BitField start="3" size="1" name="CH3OI">
        <Enum name="0" start="0b0" description="The initialization value is 0."/>
        <Enum name="1" start="0b1" description="The initialization value is 1."/>
      </BitField>
      <BitField start="4" size="1" name="CH4OI">
        <Enum name="0" start="0b0" description="The initialization value is 0."/>
        <Enum name="1" start="0b1" description="The initialization value is 1."/>
      </BitField>
      <BitField start="5" size="1" name="CH5OI">
        <Enum name="0" start="0b0" description="The initialization value is 0."/>
        <Enum name="1" start="0b1" description="The initialization value is 1."/>
      </BitField>
      <BitField start="6" size="1" name="CH6OI">
        <Enum name="0" start="0b0" description="The initialization value is 0."/>
        <Enum name="1" start="0b1" description="The initialization value is 1."/>
      </BitField>
      <BitField start="7" size="1" name="CH7OI">
        <Enum name="0" start="0b0" description="The initialization value is 0."/>
        <Enum name="1" start="0b1" description="The initialization value is 1."/>
      </BitField>
    </Register>
    <Register start="+0x60" size="4" name="FTM3_OUTMASK" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH0OM">
        <Enum name="0" start="0b0" description="Channel output is not masked. It continues to operate normally."/>
        <Enum name="1" start="0b1" description="Channel output is masked. It is forced to its inactive state."/>
      </BitField>
      <BitField start="1" size="1" name="CH1OM">
        <Enum name="0" start="0b0" description="Channel output is not masked. It continues to operate normally."/>
        <Enum name="1" start="0b1" description="Channel output is masked. It is forced to its inactive state."/>
      </BitField>
      <BitField start="2" size="1" name="CH2OM">
        <Enum name="0" start="0b0" description="Channel output is not masked. It continues to operate normally."/>
        <Enum name="1" start="0b1" description="Channel output is masked. It is forced to its inactive state."/>
      </BitField>
      <BitField start="3" size="1" name="CH3OM">
        <Enum name="0" start="0b0" description="Channel output is not masked. It continues to operate normally."/>
        <Enum name="1" start="0b1" description="Channel output is masked. It is forced to its inactive state."/>
      </BitField>
      <BitField start="4" size="1" name="CH4OM">
        <Enum name="0" start="0b0" description="Channel output is not masked. It continues to operate normally."/>
        <Enum name="1" start="0b1" description="Channel output is masked. It is forced to its inactive state."/>
      </BitField>
      <BitField start="5" size="1" name="CH5OM">
        <Enum name="0" start="0b0" description="Channel output is not masked. It continues to operate normally."/>
        <Enum name="1" start="0b1" description="Channel output is masked. It is forced to its inactive state."/>
      </BitField>
      <BitField start="6" size="1" name="CH6OM">
        <Enum name="0" start="0b0" description="Channel output is not masked. It continues to operate normally."/>
        <Enum name="1" start="0b1" description="Channel output is masked. It is forced to its inactive state."/>
      </BitField>
      <BitField start="7" size="1" name="CH7OM">
        <Enum name="0" start="0b0" description="Channel output is not masked. It continues to operate normally."/>
        <Enum name="1" start="0b1" description="Channel output is masked. It is forced to its inactive state."/>
      </BitField>
    </Register>
    <Register start="+0x64" size="4" name="FTM3_COMBINE" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="COMBINE0">
        <Enum name="0" start="0b0" description="Channels (n) and (n+1) are independent."/>
        <Enum name="1" start="0b1" description="Channels (n) and (n+1) are combined."/>
      </BitField>
      <BitField start="1" size="1" name="COMP0">
        <Enum name="0" start="0b0" description="The channel (n+1) output is the same as the channel (n) output."/>
        <Enum name="1" start="0b1" description="The channel (n+1) output is the complement of the channel (n) output."/>
      </BitField>
      <BitField start="2" size="1" name="DECAPEN0">
        <Enum name="0" start="0b0" description="The dual edge capture mode in this pair of channels is disabled."/>
        <Enum name="1" start="0b1" description="The dual edge capture mode in this pair of channels is enabled."/>
      </BitField>
      <BitField start="3" size="1" name="DECAP0">
        <Enum name="0" start="0b0" description="The dual edge captures are inactive."/>
        <Enum name="1" start="0b1" description="The dual edge captures are active."/>
      </BitField>
      <BitField start="4" size="1" name="DTEN0">
        <Enum name="0" start="0b0" description="The deadtime insertion in this pair of channels is disabled."/>
        <Enum name="1" start="0b1" description="The deadtime insertion in this pair of channels is enabled."/>
      </BitField>
      <BitField start="5" size="1" name="SYNCEN0">
        <Enum name="0" start="0b0" description="The PWM synchronization in this pair of channels is disabled."/>
        <Enum name="1" start="0b1" description="The PWM synchronization in this pair of channels is enabled."/>
      </BitField>
      <BitField start="6" size="1" name="FAULTEN0">
        <Enum name="0" start="0b0" description="The fault control in this pair of channels is disabled."/>
        <Enum name="1" start="0b1" description="The fault control in this pair of channels is enabled."/>
      </BitField>
      <BitField start="8" size="1" name="COMBINE1">
        <Enum name="0" start="0b0" description="Channels (n) and (n+1) are independent."/>
        <Enum name="1" start="0b1" description="Channels (n) and (n+1) are combined."/>
      </BitField>
      <BitField start="9" size="1" name="COMP1">
        <Enum name="0" start="0b0" description="The channel (n+1) output is the same as the channel (n) output."/>
        <Enum name="1" start="0b1" description="The channel (n+1) output is the complement of the channel (n) output."/>
      </BitField>
      <BitField start="10" size="1" name="DECAPEN1">
        <Enum name="0" start="0b0" description="The dual edge capture mode in this pair of channels is disabled."/>
        <Enum name="1" start="0b1" description="The dual edge capture mode in this pair of channels is enabled."/>
      </BitField>
      <BitField start="11" size="1" name="DECAP1">
        <Enum name="0" start="0b0" description="The dual edge captures are inactive."/>
        <Enum name="1" start="0b1" description="The dual edge captures are active."/>
      </BitField>
      <BitField start="12" size="1" name="DTEN1">
        <Enum name="0" start="0b0" description="The deadtime insertion in this pair of channels is disabled."/>
        <Enum name="1" start="0b1" description="The deadtime insertion in this pair of channels is enabled."/>
      </BitField>
      <BitField start="13" size="1" name="SYNCEN1">
        <Enum name="0" start="0b0" description="The PWM synchronization in this pair of channels is disabled."/>
        <Enum name="1" start="0b1" description="The PWM synchronization in this pair of channels is enabled."/>
      </BitField>
      <BitField start="14" size="1" name="FAULTEN1">
        <Enum name="0" start="0b0" description="The fault control in this pair of channels is disabled."/>
        <Enum name="1" start="0b1" description="The fault control in this pair of channels is enabled."/>
      </BitField>
      <BitField start="16" size="1" name="COMBINE2">
        <Enum name="0" start="0b0" description="Channels (n) and (n+1) are independent."/>
        <Enum name="1" start="0b1" description="Channels (n) and (n+1) are combined."/>
      </BitField>
      <BitField start="17" size="1" name="COMP2">
        <Enum name="0" start="0b0" description="The channel (n+1) output is the same as the channel (n) output."/>
        <Enum name="1" start="0b1" description="The channel (n+1) output is the complement of the channel (n) output."/>
      </BitField>
      <BitField start="18" size="1" name="DECAPEN2">
        <Enum name="0" start="0b0" description="The dual edge capture mode in this pair of channels is disabled."/>
        <Enum name="1" start="0b1" description="The dual edge capture mode in this pair of channels is enabled."/>
      </BitField>
      <BitField start="19" size="1" name="DECAP2">
        <Enum name="0" start="0b0" description="The dual edge captures are inactive."/>
        <Enum name="1" start="0b1" description="The dual edge captures are active."/>
      </BitField>
      <BitField start="20" size="1" name="DTEN2">
        <Enum name="0" start="0b0" description="The deadtime insertion in this pair of channels is disabled."/>
        <Enum name="1" start="0b1" description="The deadtime insertion in this pair of channels is enabled."/>
      </BitField>
      <BitField start="21" size="1" name="SYNCEN2">
        <Enum name="0" start="0b0" description="The PWM synchronization in this pair of channels is disabled."/>
        <Enum name="1" start="0b1" description="The PWM synchronization in this pair of channels is enabled."/>
      </BitField>
      <BitField start="22" size="1" name="FAULTEN2">
        <Enum name="0" start="0b0" description="The fault control in this pair of channels is disabled."/>
        <Enum name="1" start="0b1" description="The fault control in this pair of channels is enabled."/>
      </BitField>
      <BitField start="24" size="1" name="COMBINE3">
        <Enum name="0" start="0b0" description="Channels (n) and (n+1) are independent."/>
        <Enum name="1" start="0b1" description="Channels (n) and (n+1) are combined."/>
      </BitField>
      <BitField start="25" size="1" name="COMP3">
        <Enum name="0" start="0b0" description="The channel (n+1) output is the same as the channel (n) output."/>
        <Enum name="1" start="0b1" description="The channel (n+1) output is the complement of the channel (n) output."/>
      </BitField>
      <BitField start="26" size="1" name="DECAPEN3">
        <Enum name="0" start="0b0" description="The dual edge capture mode in this pair of channels is disabled."/>
        <Enum name="1" start="0b1" description="The dual edge capture mode in this pair of channels is enabled."/>
      </BitField>
      <BitField start="27" size="1" name="DECAP3">
        <Enum name="0" start="0b0" description="The dual edge captures are inactive."/>
        <Enum name="1" start="0b1" description="The dual edge captures are active."/>
      </BitField>
      <BitField start="28" size="1" name="DTEN3">
        <Enum name="0" start="0b0" description="The deadtime insertion in this pair of channels is disabled."/>
        <Enum name="1" start="0b1" description="The deadtime insertion in this pair of channels is enabled."/>
      </BitField>
      <BitField start="29" size="1" name="SYNCEN3">
        <Enum name="0" start="0b0" description="The PWM synchronization in this pair of channels is disabled."/>
        <Enum name="1" start="0b1" description="The PWM synchronization in this pair of channels is enabled."/>
      </BitField>
      <BitField start="30" size="1" name="FAULTEN3">
        <Enum name="0" start="0b0" description="The fault control in this pair of channels is disabled."/>
        <Enum name="1" start="0b1" description="The fault control in this pair of channels is enabled."/>
      </BitField>
    </Register>
    <Register start="+0x68" size="4" name="FTM3_DEADTIME" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="DTVAL"/>
      <BitField start="6" size="2" name="DTPS">
        <Enum name="0x" start="0b0x" description="Divide the system clock by 1."/>
        <Enum name="10" start="0b10" description="Divide the system clock by 4."/>
        <Enum name="11" start="0b11" description="Divide the system clock by 16."/>
      </BitField>
    </Register>
    <Register start="+0x6C" size="4" name="FTM3_EXTTRIG" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH2TRIG">
        <Enum name="0" start="0b0" description="The generation of the channel trigger is disabled."/>
        <Enum name="1" start="0b1" description="The generation of the channel trigger is enabled."/>
      </BitField>
      <BitField start="1" size="1" name="CH3TRIG">
        <Enum name="0" start="0b0" description="The generation of the channel trigger is disabled."/>
        <Enum name="1" start="0b1" description="The generation of the channel trigger is enabled."/>
      </BitField>
      <BitField start="2" size="1" name="CH4TRIG">
        <Enum name="0" start="0b0" description="The generation of the channel trigger is disabled."/>
        <Enum name="1" start="0b1" description="The generation of the channel trigger is enabled."/>
      </BitField>
      <BitField start="3" size="1" name="CH5TRIG">
        <Enum name="0" start="0b0" description="The generation of the channel trigger is disabled."/>
        <Enum name="1" start="0b1" description="The generation of the channel trigger is enabled."/>
      </BitField>
      <BitField start="4" size="1" name="CH0TRIG">
        <Enum name="0" start="0b0" description="The generation of the channel trigger is disabled."/>
        <Enum name="1" start="0b1" description="The generation of the channel trigger is enabled."/>
      </BitField>
      <BitField start="5" size="1" name="CH1TRIG">
        <Enum name="0" start="0b0" description="The generation of the channel trigger is disabled."/>
        <Enum name="1" start="0b1" description="The generation of the channel trigger is enabled."/>
      </BitField>
      <BitField start="6" size="1" name="INITTRIGEN">
        <Enum name="0" start="0b0" description="The generation of initialization trigger is disabled."/>
        <Enum name="1" start="0b1" description="The generation of initialization trigger is enabled."/>
      </BitField>
      <BitField start="7" size="1" name="TRIGF">
        <Enum name="0" start="0b0" description="No channel trigger was generated."/>
        <Enum name="1" start="0b1" description="A channel trigger was generated."/>
      </BitField>
    </Register>
    <Register start="+0x70" size="4" name="FTM3_POL" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="POL0">
        <Enum name="0" start="0b0" description="The channel polarity is active high."/>
        <Enum name="1" start="0b1" description="The channel polarity is active low."/>
      </BitField>
      <BitField start="1" size="1" name="POL1">
        <Enum name="0" start="0b0" description="The channel polarity is active high."/>
        <Enum name="1" start="0b1" description="The channel polarity is active low."/>
      </BitField>
      <BitField start="2" size="1" name="POL2">
        <Enum name="0" start="0b0" description="The channel polarity is active high."/>
        <Enum name="1" start="0b1" description="The channel polarity is active low."/>
      </BitField>
      <BitField start="3" size="1" name="POL3">
        <Enum name="0" start="0b0" description="The channel polarity is active high."/>
        <Enum name="1" start="0b1" description="The channel polarity is active low."/>
      </BitField>
      <BitField start="4" size="1" name="POL4">
        <Enum name="0" start="0b0" description="The channel polarity is active high."/>
        <Enum name="1" start="0b1" description="The channel polarity is active low."/>
      </BitField>
      <BitField start="5" size="1" name="POL5">
        <Enum name="0" start="0b0" description="The channel polarity is active high."/>
        <Enum name="1" start="0b1" description="The channel polarity is active low."/>
      </BitField>
      <BitField start="6" size="1" name="POL6">
        <Enum name="0" start="0b0" description="The channel polarity is active high."/>
        <Enum name="1" start="0b1" description="The channel polarity is active low."/>
      </BitField>
      <BitField start="7" size="1" name="POL7">
        <Enum name="0" start="0b0" description="The channel polarity is active high."/>
        <Enum name="1" start="0b1" description="The channel polarity is active low."/>
      </BitField>
    </Register>
    <Register start="+0x74" size="4" name="FTM3_FMS" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FAULTF0">
        <Enum name="0" start="0b0" description="No fault condition was detected at the fault input."/>
        <Enum name="1" start="0b1" description="A fault condition was detected at the fault input."/>
      </BitField>
      <BitField start="1" size="1" name="FAULTF1">
        <Enum name="0" start="0b0" description="No fault condition was detected at the fault input."/>
        <Enum name="1" start="0b1" description="A fault condition was detected at the fault input."/>
      </BitField>
      <BitField start="2" size="1" name="FAULTF2">
        <Enum name="0" start="0b0" description="No fault condition was detected at the fault input."/>
        <Enum name="1" start="0b1" description="A fault condition was detected at the fault input."/>
      </BitField>
      <BitField start="3" size="1" name="FAULTF3">
        <Enum name="0" start="0b0" description="No fault condition was detected at the fault input."/>
        <Enum name="1" start="0b1" description="A fault condition was detected at the fault input."/>
      </BitField>
      <BitField start="5" size="1" name="FAULTIN">
        <Enum name="0" start="0b0" description="The logic OR of the enabled fault inputs is 0."/>
        <Enum name="1" start="0b1" description="The logic OR of the enabled fault inputs is 1."/>
      </BitField>
      <BitField start="6" size="1" name="WPEN">
        <Enum name="0" start="0b0" description="Write protection is disabled. Write protected bits can be written."/>
        <Enum name="1" start="0b1" description="Write protection is enabled. Write protected bits cannot be written."/>
      </BitField>
      <BitField start="7" size="1" name="FAULTF">
        <Enum name="0" start="0b0" description="No fault condition was detected."/>
        <Enum name="1" start="0b1" description="A fault condition was detected."/>
      </BitField>
    </Register>
    <Register start="+0x78" size="4" name="FTM3_FILTER" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="CH0FVAL"/>
      <BitField start="4" size="4" name="CH1FVAL"/>
      <BitField start="8" size="4" name="CH2FVAL"/>
      <BitField start="12" size="4" name="CH3FVAL"/>
    </Register>
    <Register start="+0x7C" size="4" name="FTM3_FLTCTRL" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FAULT0EN">
        <Enum name="0" start="0b0" description="Fault input is disabled."/>
        <Enum name="1" start="0b1" description="Fault input is enabled."/>
      </BitField>
      <BitField start="1" size="1" name="FAULT1EN">
        <Enum name="0" start="0b0" description="Fault input is disabled."/>
        <Enum name="1" start="0b1" description="Fault input is enabled."/>
      </BitField>
      <BitField start="2" size="1" name="FAULT2EN">
        <Enum name="0" start="0b0" description="Fault input is disabled."/>
        <Enum name="1" start="0b1" description="Fault input is enabled."/>
      </BitField>
      <BitField start="3" size="1" name="FAULT3EN">
        <Enum name="0" start="0b0" description="Fault input is disabled."/>
        <Enum name="1" start="0b1" description="Fault input is enabled."/>
      </BitField>
      <BitField start="4" size="1" name="FFLTR0EN">
        <Enum name="0" start="0b0" description="Fault input filter is disabled."/>
        <Enum name="1" start="0b1" description="Fault input filter is enabled."/>
      </BitField>
      <BitField start="5" size="1" name="FFLTR1EN">
        <Enum name="0" start="0b0" description="Fault input filter is disabled."/>
        <Enum name="1" start="0b1" description="Fault input filter is enabled."/>
      </BitField>
      <BitField start="6" size="1" name="FFLTR2EN">
        <Enum name="0" start="0b0" description="Fault input filter is disabled."/>
        <Enum name="1" start="0b1" description="Fault input filter is enabled."/>
      </BitField>
      <BitField start="7" size="1" name="FFLTR3EN">
        <Enum name="0" start="0b0" description="Fault input filter is disabled."/>
        <Enum name="1" start="0b1" description="Fault input filter is enabled."/>
      </BitField>
      <BitField start="8" size="4" name="FFVAL"/>
    </Register>
    <Register start="+0x80" size="4" name="FTM3_QDCTRL" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="QUADEN">
        <Enum name="0" start="0b0" description="Quadrature decoder mode is disabled."/>
        <Enum name="1" start="0b1" description="Quadrature decoder mode is enabled."/>
      </BitField>
      <BitField start="1" size="1" name="TOFDIR">
        <Enum name="0" start="0b0" description="TOF bit was set on the bottom of counting. There was an FTM counter decrement and FTM counter changes from its minimum value (CNTIN register) to its maximum value (MOD register)."/>
        <Enum name="1" start="0b1" description="TOF bit was set on the top of counting. There was an FTM counter increment and FTM counter changes from its maximum value (MOD register) to its minimum value (CNTIN register)."/>
      </BitField>
      <BitField start="2" size="1" name="QUADIR">
        <Enum name="0" start="0b0" description="Counting direction is decreasing (FTM counter decrement)."/>
        <Enum name="1" start="0b1" description="Counting direction is increasing (FTM counter increment)."/>
      </BitField>
      <BitField start="3" size="1" name="QUADMODE">
        <Enum name="0" start="0b0" description="Phase A and phase B encoding mode."/>
        <Enum name="1" start="0b1" description="Count and direction encoding mode."/>
      </BitField>
      <BitField start="4" size="1" name="PHBPOL">
        <Enum name="0" start="0b0" description="Normal polarity. Phase B input signal is not inverted before identifying the rising and falling edges of this signal."/>
        <Enum name="1" start="0b1" description="Inverted polarity. Phase B input signal is inverted before identifying the rising and falling edges of this signal."/>
      </BitField>
      <BitField start="5" size="1" name="PHAPOL">
        <Enum name="0" start="0b0" description="Normal polarity. Phase A input signal is not inverted before identifying the rising and falling edges of this signal."/>
        <Enum name="1" start="0b1" description="Inverted polarity. Phase A input signal is inverted before identifying the rising and falling edges of this signal."/>
      </BitField>
      <BitField start="6" size="1" name="PHBFLTREN">
        <Enum name="0" start="0b0" description="Phase B input filter is disabled."/>
        <Enum name="1" start="0b1" description="Phase B input filter is enabled."/>
      </BitField>
      <BitField start="7" size="1" name="PHAFLTREN">
        <Enum name="0" start="0b0" description="Phase A input filter is disabled."/>
        <Enum name="1" start="0b1" description="Phase A input filter is enabled."/>
      </BitField>
    </Register>
    <Register start="+0x84" size="4" name="FTM3_CONF" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="NUMTOF"/>
      <BitField start="6" size="2" name="BDMMODE"/>
      <BitField start="9" size="1" name="GTBEEN">
        <Enum name="0" start="0b0" description="Use of an external global time base is disabled."/>
        <Enum name="1" start="0b1" description="Use of an external global time base is enabled."/>
      </BitField>
      <BitField start="10" size="1" name="GTBEOUT">
        <Enum name="0" start="0b0" description="A global time base signal generation is disabled."/>
        <Enum name="1" start="0b1" description="A global time base signal generation is enabled."/>
      </BitField>
    </Register>
    <Register start="+0x88" size="4" name="FTM3_FLTPOL" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FLT0POL">
        <Enum name="0" start="0b0" description="The fault input polarity is active high. A one at the fault input indicates a fault."/>
        <Enum name="1" start="0b1" description="The fault input polarity is active low. A zero at the fault input indicates a fault."/>
      </BitField>
      <BitField start="1" size="1" name="FLT1POL">
        <Enum name="0" start="0b0" description="The fault input polarity is active high. A one at the fault input indicates a fault."/>
        <Enum name="1" start="0b1" description="The fault input polarity is active low. A zero at the fault input indicates a fault."/>
      </BitField>
      <BitField start="2" size="1" name="FLT2POL">
        <Enum name="0" start="0b0" description="The fault input polarity is active high. A one at the fault input indicates a fault."/>
        <Enum name="1" start="0b1" description="The fault input polarity is active low. A zero at the fault input indicates a fault."/>
      </BitField>
      <BitField start="3" size="1" name="FLT3POL">
        <Enum name="0" start="0b0" description="The fault input polarity is active high. A one at the fault input indicates a fault."/>
        <Enum name="1" start="0b1" description="The fault input polarity is active low. A zero at the fault input indicates a fault."/>
      </BitField>
    </Register>
    <Register start="+0x8C" size="4" name="FTM3_SYNCONF" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="HWTRIGMODE">
        <Enum name="0" start="0b0" description="FTM clears the TRIGj bit when the hardware trigger j is detected."/>
        <Enum name="1" start="0b1" description="FTM does not clear the TRIGj bit when the hardware trigger j is detected."/>
      </BitField>
      <BitField start="2" size="1" name="CNTINC">
        <Enum name="0" start="0b0" description="CNTIN register is updated with its buffer value at all rising edges of system clock."/>
        <Enum name="1" start="0b1" description="CNTIN register is updated with its buffer value by the PWM synchronization."/>
      </BitField>
      <BitField start="4" size="1" name="INVC">
        <Enum name="0" start="0b0" description="INVCTRL register is updated with its buffer value at all rising edges of system clock."/>
        <Enum name="1" start="0b1" description="INVCTRL register is updated with its buffer value by the PWM synchronization."/>
      </BitField>
      <BitField start="5" size="1" name="SWOC">
        <Enum name="0" start="0b0" description="SWOCTRL register is updated with its buffer value at all rising edges of system clock."/>
        <Enum name="1" start="0b1" description="SWOCTRL register is updated with its buffer value by the PWM synchronization."/>
      </BitField>
      <BitField start="7" size="1" name="SYNCMODE">
        <Enum name="0" start="0b0" description="Legacy PWM synchronization is selected."/>
        <Enum name="1" start="0b1" description="Enhanced PWM synchronization is selected."/>
      </BitField>
      <BitField start="8" size="1" name="SWRSTCNT">
        <Enum name="0" start="0b0" description="The software trigger does not activate the FTM counter synchronization."/>
        <Enum name="1" start="0b1" description="The software trigger activates the FTM counter synchronization."/>
      </BitField>
      <BitField start="9" size="1" name="SWWRBUF">
        <Enum name="0" start="0b0" description="The software trigger does not activate MOD, CNTIN, and CV registers synchronization."/>
        <Enum name="1" start="0b1" description="The software trigger activates MOD, CNTIN, and CV registers synchronization."/>
      </BitField>
      <BitField start="10" size="1" name="SWOM">
        <Enum name="0" start="0b0" description="The software trigger does not activate the OUTMASK register synchronization."/>
        <Enum name="1" start="0b1" description="The software trigger activates the OUTMASK register synchronization."/>
      </BitField>
      <BitField start="11" size="1" name="SWINVC">
        <Enum name="0" start="0b0" description="The software trigger does not activate the INVCTRL register synchronization."/>
        <Enum name="1" start="0b1" description="The software trigger activates the INVCTRL register synchronization."/>
      </BitField>
      <BitField start="12" size="1" name="SWSOC">
        <Enum name="0" start="0b0" description="The software trigger does not activate the SWOCTRL register synchronization."/>
        <Enum name="1" start="0b1" description="The software trigger activates the SWOCTRL register synchronization."/>
      </BitField>
      <BitField start="16" size="1" name="HWRSTCNT">
        <Enum name="0" start="0b0" description="A hardware trigger does not activate the FTM counter synchronization."/>
        <Enum name="1" start="0b1" description="A hardware trigger activates the FTM counter synchronization."/>
      </BitField>
      <BitField start="17" size="1" name="HWWRBUF">
        <Enum name="0" start="0b0" description="A hardware trigger does not activate MOD, CNTIN, and CV registers synchronization."/>
        <Enum name="1" start="0b1" description="A hardware trigger activates MOD, CNTIN, and CV registers synchronization."/>
      </BitField>
      <BitField start="18" size="1" name="HWOM">
        <Enum name="0" start="0b0" description="A hardware trigger does not activate the OUTMASK register synchronization."/>
        <Enum name="1" start="0b1" description="A hardware trigger activates the OUTMASK register synchronization."/>
      </BitField>
      <BitField start="19" size="1" name="HWINVC">
        <Enum name="0" start="0b0" description="A hardware trigger does not activate the INVCTRL register synchronization."/>
        <Enum name="1" start="0b1" description="A hardware trigger activates the INVCTRL register synchronization."/>
      </BitField>
      <BitField start="20" size="1" name="HWSOC">
        <Enum name="0" start="0b0" description="A hardware trigger does not activate the SWOCTRL register synchronization."/>
        <Enum name="1" start="0b1" description="A hardware trigger activates the SWOCTRL register synchronization."/>
      </BitField>
    </Register>
    <Register start="+0x90" size="4" name="FTM3_INVCTRL" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="INV0EN">
        <Enum name="0" start="0b0" description="Inverting is disabled."/>
        <Enum name="1" start="0b1" description="Inverting is enabled."/>
      </BitField>
      <BitField start="1" size="1" name="INV1EN">
        <Enum name="0" start="0b0" description="Inverting is disabled."/>
        <Enum name="1" start="0b1" description="Inverting is enabled."/>
      </BitField>
      <BitField start="2" size="1" name="INV2EN">
        <Enum name="0" start="0b0" description="Inverting is disabled."/>
        <Enum name="1" start="0b1" description="Inverting is enabled."/>
      </BitField>
      <BitField start="3" size="1" name="INV3EN">
        <Enum name="0" start="0b0" description="Inverting is disabled."/>
        <Enum name="1" start="0b1" description="Inverting is enabled."/>
      </BitField>
    </Register>
    <Register start="+0x94" size="4" name="FTM3_SWOCTRL" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH0OC">
        <Enum name="0" start="0b0" description="The channel output is not affected by software output control."/>
        <Enum name="1" start="0b1" description="The channel output is affected by software output control."/>
      </BitField>
      <BitField start="1" size="1" name="CH1OC">
        <Enum name="0" start="0b0" description="The channel output is not affected by software output control."/>
        <Enum name="1" start="0b1" description="The channel output is affected by software output control."/>
      </BitField>
      <BitField start="2" size="1" name="CH2OC">
        <Enum name="0" start="0b0" description="The channel output is not affected by software output control."/>
        <Enum name="1" start="0b1" description="The channel output is affected by software output control."/>
      </BitField>
      <BitField start="3" size="1" name="CH3OC">
        <Enum name="0" start="0b0" description="The channel output is not affected by software output control."/>
        <Enum name="1" start="0b1" description="The channel output is affected by software output control."/>
      </BitField>
      <BitField start="4" size="1" name="CH4OC">
        <Enum name="0" start="0b0" description="The channel output is not affected by software output control."/>
        <Enum name="1" start="0b1" description="The channel output is affected by software output control."/>
      </BitField>
      <BitField start="5" size="1" name="CH5OC">
        <Enum name="0" start="0b0" description="The channel output is not affected by software output control."/>
        <Enum name="1" start="0b1" description="The channel output is affected by software output control."/>
      </BitField>
      <BitField start="6" size="1" name="CH6OC">
        <Enum name="0" start="0b0" description="The channel output is not affected by software output control."/>
        <Enum name="1" start="0b1" description="The channel output is affected by software output control."/>
      </BitField>
      <BitField start="7" size="1" name="CH7OC">
        <Enum name="0" start="0b0" description="The channel output is not affected by software output control."/>
        <Enum name="1" start="0b1" description="The channel output is affected by software output control."/>
      </BitField>
      <BitField start="8" size="1" name="CH0OCV">
        <Enum name="0" start="0b0" description="The software output control forces 0 to the channel output."/>
        <Enum name="1" start="0b1" description="The software output control forces 1 to the channel output."/>
      </BitField>
      <BitField start="9" size="1" name="CH1OCV">
        <Enum name="0" start="0b0" description="The software output control forces 0 to the channel output."/>
        <Enum name="1" start="0b1" description="The software output control forces 1 to the channel output."/>
      </BitField>
      <BitField start="10" size="1" name="CH2OCV">
        <Enum name="0" start="0b0" description="The software output control forces 0 to the channel output."/>
        <Enum name="1" start="0b1" description="The software output control forces 1 to the channel output."/>
      </BitField>
      <BitField start="11" size="1" name="CH3OCV">
        <Enum name="0" start="0b0" description="The software output control forces 0 to the channel output."/>
        <Enum name="1" start="0b1" description="The software output control forces 1 to the channel output."/>
      </BitField>
      <BitField start="12" size="1" name="CH4OCV">
        <Enum name="0" start="0b0" description="The software output control forces 0 to the channel output."/>
        <Enum name="1" start="0b1" description="The software output control forces 1 to the channel output."/>
      </BitField>
      <BitField start="13" size="1" name="CH5OCV">
        <Enum name="0" start="0b0" description="The software output control forces 0 to the channel output."/>
        <Enum name="1" start="0b1" description="The software output control forces 1 to the channel output."/>
      </BitField>
      <BitField start="14" size="1" name="CH6OCV">
        <Enum name="0" start="0b0" description="The software output control forces 0 to the channel output."/>
        <Enum name="1" start="0b1" description="The software output control forces 1 to the channel output."/>
      </BitField>
      <BitField start="15" size="1" name="CH7OCV">
        <Enum name="0" start="0b0" description="The software output control forces 0 to the channel output."/>
        <Enum name="1" start="0b1" description="The software output control forces 1 to the channel output."/>
      </BitField>
    </Register>
    <Register start="+0x98" size="4" name="FTM3_PWMLOAD" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH0SEL">
        <Enum name="0" start="0b0" description="Do not include the channel in the matching process."/>
        <Enum name="1" start="0b1" description="Include the channel in the matching process."/>
      </BitField>
      <BitField start="1" size="1" name="CH1SEL">
        <Enum name="0" start="0b0" description="Do not include the channel in the matching process."/>
        <Enum name="1" start="0b1" description="Include the channel in the matching process."/>
      </BitField>
      <BitField start="2" size="1" name="CH2SEL">
        <Enum name="0" start="0b0" description="Do not include the channel in the matching process."/>
        <Enum name="1" start="0b1" description="Include the channel in the matching process."/>
      </BitField>
      <BitField start="3" size="1" name="CH3SEL">
        <Enum name="0" start="0b0" description="Do not include the channel in the matching process."/>
        <Enum name="1" start="0b1" description="Include the channel in the matching process."/>
      </BitField>
      <BitField start="4" size="1" name="CH4SEL">
        <Enum name="0" start="0b0" description="Do not include the channel in the matching process."/>
        <Enum name="1" start="0b1" description="Include the channel in the matching process."/>
      </BitField>
      <BitField start="5" size="1" name="CH5SEL">
        <Enum name="0" start="0b0" description="Do not include the channel in the matching process."/>
        <Enum name="1" start="0b1" description="Include the channel in the matching process."/>
      </BitField>
      <BitField start="6" size="1" name="CH6SEL">
        <Enum name="0" start="0b0" description="Do not include the channel in the matching process."/>
        <Enum name="1" start="0b1" description="Include the channel in the matching process."/>
      </BitField>
      <BitField start="7" size="1" name="CH7SEL">
        <Enum name="0" start="0b0" description="Do not include the channel in the matching process."/>
        <Enum name="1" start="0b1" description="Include the channel in the matching process."/>
      </BitField>
      <BitField start="9" size="1" name="LDOK">
        <Enum name="0" start="0b0" description="Loading updated values is disabled."/>
        <Enum name="1" start="0b1" description="Loading updated values is enabled."/>
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="ADC0" start="0x4003B000">
    <Register start="+0+0" size="4" name="ADC0_SC1A" access="Read/Write" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="ADCH">
        <Enum name="00000" start="0b00000" description="When DIFF=0, DADP0 is selected as input; when DIFF=1, DAD0 is selected as input."/>
        <Enum name="00001" start="0b00001" description="When DIFF=0, DADP1 is selected as input; when DIFF=1, DAD1 is selected as input."/>
        <Enum name="00010" start="0b00010" description="When DIFF=0, DADP2 is selected as input; when DIFF=1, DAD2 is selected as input."/>
        <Enum name="00011" start="0b00011" description="When DIFF=0, DADP3 is selected as input; when DIFF=1, DAD3 is selected as input."/>
        <Enum name="00100" start="0b00100" description="When DIFF=0, AD4 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="00101" start="0b00101" description="When DIFF=0, AD5 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="00110" start="0b00110" description="When DIFF=0, AD6 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="00111" start="0b00111" description="When DIFF=0, AD7 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="01000" start="0b01000" description="When DIFF=0, AD8 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="01001" start="0b01001" description="When DIFF=0, AD9 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="01010" start="0b01010" description="When DIFF=0, AD10 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="01011" start="0b01011" description="When DIFF=0, AD11 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="01100" start="0b01100" description="When DIFF=0, AD12 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="01101" start="0b01101" description="When DIFF=0, AD13 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="01110" start="0b01110" description="When DIFF=0, AD14 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="01111" start="0b01111" description="When DIFF=0, AD15 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="10000" start="0b10000" description="When DIFF=0, AD16 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="10001" start="0b10001" description="When DIFF=0, AD17 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="10010" start="0b10010" description="When DIFF=0, AD18 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="10011" start="0b10011" description="When DIFF=0, AD19 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="10100" start="0b10100" description="When DIFF=0, AD20 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="10101" start="0b10101" description="When DIFF=0, AD21 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="10110" start="0b10110" description="When DIFF=0, AD22 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="10111" start="0b10111" description="When DIFF=0, AD23 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="11000" start="0b11000" description="Reserved."/>
        <Enum name="11001" start="0b11001" description="Reserved."/>
        <Enum name="11010" start="0b11010" description="When DIFF=0, Temp sensor (single-ended) is selected as input; when DIFF=1, Temp sensor (differential) is selected as input."/>
        <Enum name="11011" start="0b11011" description="When DIFF=0, Bandgap (single-ended) is selected as input; when DIFF=1, Bandgap (differential) is selected as input."/>
        <Enum name="11100" start="0b11100" description="Reserved."/>
        <Enum name="11101" start="0b11101" description="When DIFF=0, VREFSH is selected as input; when DIFF=1, -VREFSH (differential) is selected as input. Voltage reference selected is determined by the REFSEL bits in the SC2 register."/>
        <Enum name="11110" start="0b11110" description="When DIFF=0, VREFSL is selected as input; when DIFF=1, it is reserved. Voltage reference selected is determined by the REFSEL bits in the SC2 register."/>
        <Enum name="11111" start="0b11111" description="Module disabled."/>
      </BitField>
      <BitField start="5" size="1" name="DIFF">
        <Enum name="0" start="0b0" description="Single-ended conversions and input channels are selected."/>
        <Enum name="1" start="0b1" description="Differential conversions and input channels are selected."/>
      </BitField>
      <BitField start="6" size="1" name="AIEN">
        <Enum name="0" start="0b0" description="Conversion complete interrupt disabled."/>
        <Enum name="1" start="0b1" description="Conversion complete interrupt enabled."/>
      </BitField>
      <BitField start="7" size="1" name="COCO">
        <Enum name="0" start="0b0" description="Conversion not completed."/>
        <Enum name="1" start="0b1" description="Conversion completed."/>
      </BitField>
    </Register>
    <Register start="+0+4" size="4" name="ADC0_SC1B" access="Read/Write" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="ADCH">
        <Enum name="00000" start="0b00000" description="When DIFF=0, DADP0 is selected as input; when DIFF=1, DAD0 is selected as input."/>
        <Enum name="00001" start="0b00001" description="When DIFF=0, DADP1 is selected as input; when DIFF=1, DAD1 is selected as input."/>
        <Enum name="00010" start="0b00010" description="When DIFF=0, DADP2 is selected as input; when DIFF=1, DAD2 is selected as input."/>
        <Enum name="00011" start="0b00011" description="When DIFF=0, DADP3 is selected as input; when DIFF=1, DAD3 is selected as input."/>
        <Enum name="00100" start="0b00100" description="When DIFF=0, AD4 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="00101" start="0b00101" description="When DIFF=0, AD5 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="00110" start="0b00110" description="When DIFF=0, AD6 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="00111" start="0b00111" description="When DIFF=0, AD7 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="01000" start="0b01000" description="When DIFF=0, AD8 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="01001" start="0b01001" description="When DIFF=0, AD9 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="01010" start="0b01010" description="When DIFF=0, AD10 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="01011" start="0b01011" description="When DIFF=0, AD11 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="01100" start="0b01100" description="When DIFF=0, AD12 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="01101" start="0b01101" description="When DIFF=0, AD13 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="01110" start="0b01110" description="When DIFF=0, AD14 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="01111" start="0b01111" description="When DIFF=0, AD15 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="10000" start="0b10000" description="When DIFF=0, AD16 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="10001" start="0b10001" description="When DIFF=0, AD17 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="10010" start="0b10010" description="When DIFF=0, AD18 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="10011" start="0b10011" description="When DIFF=0, AD19 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="10100" start="0b10100" description="When DIFF=0, AD20 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="10101" start="0b10101" description="When DIFF=0, AD21 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="10110" start="0b10110" description="When DIFF=0, AD22 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="10111" start="0b10111" description="When DIFF=0, AD23 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="11000" start="0b11000" description="Reserved."/>
        <Enum name="11001" start="0b11001" description="Reserved."/>
        <Enum name="11010" start="0b11010" description="When DIFF=0, Temp sensor (single-ended) is selected as input; when DIFF=1, Temp sensor (differential) is selected as input."/>
        <Enum name="11011" start="0b11011" description="When DIFF=0, Bandgap (single-ended) is selected as input; when DIFF=1, Bandgap (differential) is selected as input."/>
        <Enum name="11100" start="0b11100" description="Reserved."/>
        <Enum name="11101" start="0b11101" description="When DIFF=0, VREFSH is selected as input; when DIFF=1, -VREFSH (differential) is selected as input. Voltage reference selected is determined by the REFSEL bits in the SC2 register."/>
        <Enum name="11110" start="0b11110" description="When DIFF=0, VREFSL is selected as input; when DIFF=1, it is reserved. Voltage reference selected is determined by the REFSEL bits in the SC2 register."/>
        <Enum name="11111" start="0b11111" description="Module disabled."/>
      </BitField>
      <BitField start="5" size="1" name="DIFF">
        <Enum name="0" start="0b0" description="Single-ended conversions and input channels are selected."/>
        <Enum name="1" start="0b1" description="Differential conversions and input channels are selected."/>
      </BitField>
      <BitField start="6" size="1" name="AIEN">
        <Enum name="0" start="0b0" description="Conversion complete interrupt disabled."/>
        <Enum name="1" start="0b1" description="Conversion complete interrupt enabled."/>
      </BitField>
      <BitField start="7" size="1" name="COCO">
        <Enum name="0" start="0b0" description="Conversion not completed."/>
        <Enum name="1" start="0b1" description="Conversion completed."/>
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="ADC0_CFG1" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="ADICLK">
        <Enum name="00" start="0b00" description="Bus clock."/>
        <Enum name="01" start="0b01" description="Bus clock divided by 2."/>
        <Enum name="10" start="0b10" description="Alternate clock (ALTCLK)."/>
        <Enum name="11" start="0b11" description="Asynchronous clock (ADACK)."/>
      </BitField>
      <BitField start="2" size="2" name="MODE">
        <Enum name="00" start="0b00" description="When DIFF=0: It is single-ended 8-bit conversion; when DIFF=1, it is differential 9-bit conversion with 2's complement output."/>
        <Enum name="01" start="0b01" description="When DIFF=0: It is single-ended 12-bit conversion; when DIFF=1, it is differential 13-bit conversion with 2's complement output."/>
        <Enum name="10" start="0b10" description="When DIFF=0: It is single-ended 10-bit conversion; when DIFF=1, it is differential 11-bit conversion with 2's complement output."/>
        <Enum name="11" start="0b11" description="When DIFF=0: It is single-ended 16-bit conversion; when DIFF=1, it is differential 16-bit conversion with 2's complement output ."/>
      </BitField>
      <BitField start="4" size="1" name="ADLSMP">
        <Enum name="0" start="0b0" description="Short sample time."/>
        <Enum name="1" start="0b1" description="Long sample time."/>
      </BitField>
      <BitField start="5" size="2" name="ADIV">
        <Enum name="00" start="0b00" description="The divide ratio is 1 and the clock rate is input clock."/>
        <Enum name="01" start="0b01" description="The divide ratio is 2 and the clock rate is (input clock)/2."/>
        <Enum name="10" start="0b10" description="The divide ratio is 4 and the clock rate is (input clock)/4."/>
        <Enum name="11" start="0b11" description="The divide ratio is 8 and the clock rate is (input clock)/8."/>
      </BitField>
      <BitField start="7" size="1" name="ADLPC">
        <Enum name="0" start="0b0" description="Normal power configuration."/>
        <Enum name="1" start="0b1" description="Low power configuration. The power is reduced at the expense of maximum clock speed."/>
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="ADC0_CFG2" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="ADLSTS">
        <Enum name="00" start="0b00" description="Default longest sample time (20 extra ADCK cycles; 24 ADCK cycles total)."/>
        <Enum name="01" start="0b01" description="12 extra ADCK cycles; 16 ADCK cycles total sample time."/>
        <Enum name="10" start="0b10" description="6 extra ADCK cycles; 10 ADCK cycles total sample time."/>
        <Enum name="11" start="0b11" description="2 extra ADCK cycles; 6 ADCK cycles total sample time."/>
      </BitField>
      <BitField start="2" size="1" name="ADHSC">
        <Enum name="0" start="0b0" description="Normal conversion sequence selected."/>
        <Enum name="1" start="0b1" description="High speed conversion sequence selected (2 additional ADCK cycles to total conversion time)."/>
      </BitField>
      <BitField start="3" size="1" name="ADACKEN">
        <Enum name="0" start="0b0" description="Asynchronous clock output disabled; Asynchronous clock only enabled if selected by ADICLK and a conversion is active."/>
        <Enum name="1" start="0b1" description="Asynchronous clock and clock output enabled regardless of the state of the ADC."/>
      </BitField>
      <BitField start="4" size="1" name="MUXSEL">
        <Enum name="0" start="0b0" description="ADxxa channels are selected."/>
        <Enum name="1" start="0b1" description="ADxxb channels are selected."/>
      </BitField>
    </Register>
    <Register start="+0x10+0" size="4" name="ADC0_RA" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="D"/>
    </Register>
    <Register start="+0x10+4" size="4" name="ADC0_RB" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="D"/>
    </Register>
    <Register start="+0x18+0" size="4" name="ADC0_CV1" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CV"/>
    </Register>
    <Register start="+0x18+4" size="4" name="ADC0_CV2" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CV"/>
    </Register>
    <Register start="+0x20" size="4" name="ADC0_SC2" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="REFSEL">
        <Enum name="00" start="0b00" description="Default voltage reference pin pair (external pins VREFH and VREFL)"/>
        <Enum name="01" start="0b01" description="Alternate reference pair (VALTH and VALTL). This pair may be additional external pins or internal sources depending on MCU configuration. Consult the Chip Configuration information for details specific to this MCU."/>
        <Enum name="10" start="0b10" description="Reserved"/>
        <Enum name="11" start="0b11" description="Reserved"/>
      </BitField>
      <BitField start="2" size="1" name="DMAEN">
        <Enum name="0" start="0b0" description="DMA is disabled."/>
        <Enum name="1" start="0b1" description="DMA is enabled and will assert the ADC DMA request during a ADC conversion complete event noted by the assertion of any of the ADC COCO flags."/>
      </BitField>
      <BitField start="3" size="1" name="ACREN">
        <Enum name="0" start="0b0" description="Range function disabled. Only the compare value 1 register (CV1) is compared."/>
        <Enum name="1" start="0b1" description="Range function enabled. Both compare value registers (CV1 and CV2) are compared."/>
      </BitField>
      <BitField start="4" size="1" name="ACFGT">
        <Enum name="0" start="0b0" description="Configures less than threshold, outside range not inclusive and inside range not inclusive functionality based on the values placed in the CV1 and CV2 registers."/>
        <Enum name="1" start="0b1" description="Configures greater than or equal to threshold, outside range inclusive and inside range inclusive functionality based on the values placed in the CV1 and CV2 registers."/>
      </BitField>
      <BitField start="5" size="1" name="ACFE">
        <Enum name="0" start="0b0" description="Compare function disabled."/>
        <Enum name="1" start="0b1" description="Compare function enabled."/>
      </BitField>
      <BitField start="6" size="1" name="ADTRG">
        <Enum name="0" start="0b0" description="Software trigger selected."/>
        <Enum name="1" start="0b1" description="Hardware trigger selected."/>
      </BitField>
      <BitField start="7" size="1" name="ADACT">
        <Enum name="0" start="0b0" description="Conversion not in progress."/>
        <Enum name="1" start="0b1" description="Conversion in progress."/>
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="ADC0_SC3" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="AVGS">
        <Enum name="00" start="0b00" description="4 samples averaged."/>
        <Enum name="01" start="0b01" description="8 samples averaged."/>
        <Enum name="10" start="0b10" description="16 samples averaged."/>
        <Enum name="11" start="0b11" description="32 samples averaged."/>
      </BitField>
      <BitField start="2" size="1" name="AVGE">
        <Enum name="0" start="0b0" description="Hardware average function disabled."/>
        <Enum name="1" start="0b1" description="Hardware average function enabled."/>
      </BitField>
      <BitField start="3" size="1" name="ADCO">
        <Enum name="0" start="0b0" description="One conversion or one set of conversions if the hardware average function is enabled (AVGE=1) after initiating a conversion."/>
        <Enum name="1" start="0b1" description="Continuous conversions or sets of conversions if the hardware average function is enabled (AVGE=1) after initiating a conversion."/>
      </BitField>
      <BitField start="6" size="1" name="CALF">
        <Enum name="0" start="0b0" description="Calibration completed normally."/>
        <Enum name="1" start="0b1" description="Calibration failed. ADC accuracy specifications are not guaranteed."/>
      </BitField>
      <BitField start="7" size="1" name="CAL"/>
    </Register>
    <Register start="+0x28" size="4" name="ADC0_OFS" access="Read/Write" reset_value="0x4" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="OFS"/>
    </Register>
    <Register start="+0x2C" size="4" name="ADC0_PG" access="Read/Write" reset_value="0x8200" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PG"/>
    </Register>
    <Register start="+0x30" size="4" name="ADC0_MG" access="Read/Write" reset_value="0x8200" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="MG"/>
    </Register>
    <Register start="+0x34" size="4" name="ADC0_CLPD" access="Read/Write" reset_value="0xA" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CLPD"/>
    </Register>
    <Register start="+0x38" size="4" name="ADC0_CLPS" access="Read/Write" reset_value="0x20" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CLPS"/>
    </Register>
    <Register start="+0x3C" size="4" name="ADC0_CLP4" access="Read/Write" reset_value="0x200" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="CLP4"/>
    </Register>
    <Register start="+0x40" size="4" name="ADC0_CLP3" access="Read/Write" reset_value="0x100" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="CLP3"/>
    </Register>
    <Register start="+0x44" size="4" name="ADC0_CLP2" access="Read/Write" reset_value="0x80" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="CLP2"/>
    </Register>
    <Register start="+0x48" size="4" name="ADC0_CLP1" access="Read/Write" reset_value="0x40" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="CLP1"/>
    </Register>
    <Register start="+0x4C" size="4" name="ADC0_CLP0" access="Read/Write" reset_value="0x20" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CLP0"/>
    </Register>
    <Register start="+0x50" size="4" name="ADC0_PGA" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="14" size="1" name="PGAOFSM">
        <Enum name="0" start="0b0" description="PGA runs in normal operation."/>
        <Enum name="1" start="0b1" description="PGA runs in offset measurement mode."/>
      </BitField>
      <BitField start="16" size="4" name="PGAG">
        <Enum name="0000" start="0b0000" description="1"/>
        <Enum name="0001" start="0b0001" description="2"/>
        <Enum name="0010" start="0b0010" description="4"/>
        <Enum name="0011" start="0b0011" description="8"/>
        <Enum name="0100" start="0b0100" description="16"/>
        <Enum name="0101" start="0b0101" description="32"/>
        <Enum name="0110" start="0b0110" description="64"/>
        <Enum name="0111" start="0b0111" description="Reserved"/>
        <Enum name="1000" start="0b1000" description="Reserved"/>
        <Enum name="1001" start="0b1001" description="Reserved"/>
        <Enum name="1010" start="0b1010" description="Reserved"/>
        <Enum name="1011" start="0b1011" description="Reserved"/>
        <Enum name="1100" start="0b1100" description="Reserved"/>
        <Enum name="1101" start="0b1101" description="Reserved"/>
        <Enum name="1110" start="0b1110" description="Reserved"/>
        <Enum name="1111" start="0b1111" description="Reserved"/>
      </BitField>
      <BitField start="20" size="1" name="PGALPb">
        <Enum name="0" start="0b0" description="PGA runs in low power mode."/>
        <Enum name="1" start="0b1" description="PGA runs in normal power mode."/>
      </BitField>
      <BitField start="21" size="1" name="PGACHPb">
        <Enum name="0" start="0b0" description="Chopping enabled."/>
        <Enum name="1" start="0b1" description="Chopping disabled."/>
      </BitField>
      <BitField start="23" size="1" name="PGAEN">
        <Enum name="0" start="0b0" description="PGA disabled."/>
        <Enum name="1" start="0b1" description="PGA enabled."/>
      </BitField>
    </Register>
    <Register start="+0x54" size="4" name="ADC0_CLMD" access="Read/Write" reset_value="0xA" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CLMD"/>
    </Register>
    <Register start="+0x58" size="4" name="ADC0_CLMS" access="Read/Write" reset_value="0x20" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CLMS"/>
    </Register>
    <Register start="+0x5C" size="4" name="ADC0_CLM4" access="Read/Write" reset_value="0x200" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="CLM4"/>
    </Register>
    <Register start="+0x60" size="4" name="ADC0_CLM3" access="Read/Write" reset_value="0x100" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="CLM3"/>
    </Register>
    <Register start="+0x64" size="4" name="ADC0_CLM2" access="Read/Write" reset_value="0x80" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="CLM2"/>
    </Register>
    <Register start="+0x68" size="4" name="ADC0_CLM1" access="Read/Write" reset_value="0x40" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="CLM1"/>
    </Register>
    <Register start="+0x6C" size="4" name="ADC0_CLM0" access="Read/Write" reset_value="0x20" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CLM0"/>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="ADC1" start="0x400BB000">
    <Register start="+0+0" size="4" name="ADC1_SC1A" access="Read/Write" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="ADCH">
        <Enum name="00000" start="0b00000" description="When DIFF=0, DADP0 is selected as input; when DIFF=1, DAD0 is selected as input."/>
        <Enum name="00001" start="0b00001" description="When DIFF=0, DADP1 is selected as input; when DIFF=1, DAD1 is selected as input."/>
        <Enum name="00010" start="0b00010" description="When DIFF=0, DADP2 is selected as input; when DIFF=1, DAD2 is selected as input."/>
        <Enum name="00011" start="0b00011" description="When DIFF=0, DADP3 is selected as input; when DIFF=1, DAD3 is selected as input."/>
        <Enum name="00100" start="0b00100" description="When DIFF=0, AD4 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="00101" start="0b00101" description="When DIFF=0, AD5 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="00110" start="0b00110" description="When DIFF=0, AD6 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="00111" start="0b00111" description="When DIFF=0, AD7 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="01000" start="0b01000" description="When DIFF=0, AD8 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="01001" start="0b01001" description="When DIFF=0, AD9 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="01010" start="0b01010" description="When DIFF=0, AD10 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="01011" start="0b01011" description="When DIFF=0, AD11 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="01100" start="0b01100" description="When DIFF=0, AD12 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="01101" start="0b01101" description="When DIFF=0, AD13 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="01110" start="0b01110" description="When DIFF=0, AD14 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="01111" start="0b01111" description="When DIFF=0, AD15 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="10000" start="0b10000" description="When DIFF=0, AD16 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="10001" start="0b10001" description="When DIFF=0, AD17 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="10010" start="0b10010" description="When DIFF=0, AD18 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="10011" start="0b10011" description="When DIFF=0, AD19 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="10100" start="0b10100" description="When DIFF=0, AD20 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="10101" start="0b10101" description="When DIFF=0, AD21 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="10110" start="0b10110" description="When DIFF=0, AD22 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="10111" start="0b10111" description="When DIFF=0, AD23 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="11000" start="0b11000" description="Reserved."/>
        <Enum name="11001" start="0b11001" description="Reserved."/>
        <Enum name="11010" start="0b11010" description="When DIFF=0, Temp sensor (single-ended) is selected as input; when DIFF=1, Temp sensor (differential) is selected as input."/>
        <Enum name="11011" start="0b11011" description="When DIFF=0, Bandgap (single-ended) is selected as input; when DIFF=1, Bandgap (differential) is selected as input."/>
        <Enum name="11100" start="0b11100" description="Reserved."/>
        <Enum name="11101" start="0b11101" description="When DIFF=0, VREFSH is selected as input; when DIFF=1, -VREFSH (differential) is selected as input. Voltage reference selected is determined by the REFSEL bits in the SC2 register."/>
        <Enum name="11110" start="0b11110" description="When DIFF=0, VREFSL is selected as input; when DIFF=1, it is reserved. Voltage reference selected is determined by the REFSEL bits in the SC2 register."/>
        <Enum name="11111" start="0b11111" description="Module disabled."/>
      </BitField>
      <BitField start="5" size="1" name="DIFF">
        <Enum name="0" start="0b0" description="Single-ended conversions and input channels are selected."/>
        <Enum name="1" start="0b1" description="Differential conversions and input channels are selected."/>
      </BitField>
      <BitField start="6" size="1" name="AIEN">
        <Enum name="0" start="0b0" description="Conversion complete interrupt disabled."/>
        <Enum name="1" start="0b1" description="Conversion complete interrupt enabled."/>
      </BitField>
      <BitField start="7" size="1" name="COCO">
        <Enum name="0" start="0b0" description="Conversion not completed."/>
        <Enum name="1" start="0b1" description="Conversion completed."/>
      </BitField>
    </Register>
    <Register start="+0+4" size="4" name="ADC1_SC1B" access="Read/Write" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="ADCH">
        <Enum name="00000" start="0b00000" description="When DIFF=0, DADP0 is selected as input; when DIFF=1, DAD0 is selected as input."/>
        <Enum name="00001" start="0b00001" description="When DIFF=0, DADP1 is selected as input; when DIFF=1, DAD1 is selected as input."/>
        <Enum name="00010" start="0b00010" description="When DIFF=0, DADP2 is selected as input; when DIFF=1, DAD2 is selected as input."/>
        <Enum name="00011" start="0b00011" description="When DIFF=0, DADP3 is selected as input; when DIFF=1, DAD3 is selected as input."/>
        <Enum name="00100" start="0b00100" description="When DIFF=0, AD4 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="00101" start="0b00101" description="When DIFF=0, AD5 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="00110" start="0b00110" description="When DIFF=0, AD6 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="00111" start="0b00111" description="When DIFF=0, AD7 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="01000" start="0b01000" description="When DIFF=0, AD8 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="01001" start="0b01001" description="When DIFF=0, AD9 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="01010" start="0b01010" description="When DIFF=0, AD10 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="01011" start="0b01011" description="When DIFF=0, AD11 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="01100" start="0b01100" description="When DIFF=0, AD12 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="01101" start="0b01101" description="When DIFF=0, AD13 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="01110" start="0b01110" description="When DIFF=0, AD14 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="01111" start="0b01111" description="When DIFF=0, AD15 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="10000" start="0b10000" description="When DIFF=0, AD16 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="10001" start="0b10001" description="When DIFF=0, AD17 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="10010" start="0b10010" description="When DIFF=0, AD18 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="10011" start="0b10011" description="When DIFF=0, AD19 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="10100" start="0b10100" description="When DIFF=0, AD20 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="10101" start="0b10101" description="When DIFF=0, AD21 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="10110" start="0b10110" description="When DIFF=0, AD22 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="10111" start="0b10111" description="When DIFF=0, AD23 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="11000" start="0b11000" description="Reserved."/>
        <Enum name="11001" start="0b11001" description="Reserved."/>
        <Enum name="11010" start="0b11010" description="When DIFF=0, Temp sensor (single-ended) is selected as input; when DIFF=1, Temp sensor (differential) is selected as input."/>
        <Enum name="11011" start="0b11011" description="When DIFF=0, Bandgap (single-ended) is selected as input; when DIFF=1, Bandgap (differential) is selected as input."/>
        <Enum name="11100" start="0b11100" description="Reserved."/>
        <Enum name="11101" start="0b11101" description="When DIFF=0, VREFSH is selected as input; when DIFF=1, -VREFSH (differential) is selected as input. Voltage reference selected is determined by the REFSEL bits in the SC2 register."/>
        <Enum name="11110" start="0b11110" description="When DIFF=0, VREFSL is selected as input; when DIFF=1, it is reserved. Voltage reference selected is determined by the REFSEL bits in the SC2 register."/>
        <Enum name="11111" start="0b11111" description="Module disabled."/>
      </BitField>
      <BitField start="5" size="1" name="DIFF">
        <Enum name="0" start="0b0" description="Single-ended conversions and input channels are selected."/>
        <Enum name="1" start="0b1" description="Differential conversions and input channels are selected."/>
      </BitField>
      <BitField start="6" size="1" name="AIEN">
        <Enum name="0" start="0b0" description="Conversion complete interrupt disabled."/>
        <Enum name="1" start="0b1" description="Conversion complete interrupt enabled."/>
      </BitField>
      <BitField start="7" size="1" name="COCO">
        <Enum name="0" start="0b0" description="Conversion not completed."/>
        <Enum name="1" start="0b1" description="Conversion completed."/>
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="ADC1_CFG1" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="ADICLK">
        <Enum name="00" start="0b00" description="Bus clock."/>
        <Enum name="01" start="0b01" description="Bus clock divided by 2."/>
        <Enum name="10" start="0b10" description="Alternate clock (ALTCLK)."/>
        <Enum name="11" start="0b11" description="Asynchronous clock (ADACK)."/>
      </BitField>
      <BitField start="2" size="2" name="MODE">
        <Enum name="00" start="0b00" description="When DIFF=0: It is single-ended 8-bit conversion; when DIFF=1, it is differential 9-bit conversion with 2's complement output."/>
        <Enum name="01" start="0b01" description="When DIFF=0: It is single-ended 12-bit conversion; when DIFF=1, it is differential 13-bit conversion with 2's complement output."/>
        <Enum name="10" start="0b10" description="When DIFF=0: It is single-ended 10-bit conversion; when DIFF=1, it is differential 11-bit conversion with 2's complement output."/>
        <Enum name="11" start="0b11" description="When DIFF=0: It is single-ended 16-bit conversion; when DIFF=1, it is differential 16-bit conversion with 2's complement output ."/>
      </BitField>
      <BitField start="4" size="1" name="ADLSMP">
        <Enum name="0" start="0b0" description="Short sample time."/>
        <Enum name="1" start="0b1" description="Long sample time."/>
      </BitField>
      <BitField start="5" size="2" name="ADIV">
        <Enum name="00" start="0b00" description="The divide ratio is 1 and the clock rate is input clock."/>
        <Enum name="01" start="0b01" description="The divide ratio is 2 and the clock rate is (input clock)/2."/>
        <Enum name="10" start="0b10" description="The divide ratio is 4 and the clock rate is (input clock)/4."/>
        <Enum name="11" start="0b11" description="The divide ratio is 8 and the clock rate is (input clock)/8."/>
      </BitField>
      <BitField start="7" size="1" name="ADLPC">
        <Enum name="0" start="0b0" description="Normal power configuration."/>
        <Enum name="1" start="0b1" description="Low power configuration. The power is reduced at the expense of maximum clock speed."/>
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="ADC1_CFG2" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="ADLSTS">
        <Enum name="00" start="0b00" description="Default longest sample time (20 extra ADCK cycles; 24 ADCK cycles total)."/>
        <Enum name="01" start="0b01" description="12 extra ADCK cycles; 16 ADCK cycles total sample time."/>
        <Enum name="10" start="0b10" description="6 extra ADCK cycles; 10 ADCK cycles total sample time."/>
        <Enum name="11" start="0b11" description="2 extra ADCK cycles; 6 ADCK cycles total sample time."/>
      </BitField>
      <BitField start="2" size="1" name="ADHSC">
        <Enum name="0" start="0b0" description="Normal conversion sequence selected."/>
        <Enum name="1" start="0b1" description="High speed conversion sequence selected (2 additional ADCK cycles to total conversion time)."/>
      </BitField>
      <BitField start="3" size="1" name="ADACKEN">
        <Enum name="0" start="0b0" description="Asynchronous clock output disabled; Asynchronous clock only enabled if selected by ADICLK and a conversion is active."/>
        <Enum name="1" start="0b1" description="Asynchronous clock and clock output enabled regardless of the state of the ADC."/>
      </BitField>
      <BitField start="4" size="1" name="MUXSEL">
        <Enum name="0" start="0b0" description="ADxxa channels are selected."/>
        <Enum name="1" start="0b1" description="ADxxb channels are selected."/>
      </BitField>
    </Register>
    <Register start="+0x10+0" size="4" name="ADC1_RA" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="D"/>
    </Register>
    <Register start="+0x10+4" size="4" name="ADC1_RB" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="D"/>
    </Register>
    <Register start="+0x18+0" size="4" name="ADC1_CV1" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CV"/>
    </Register>
    <Register start="+0x18+4" size="4" name="ADC1_CV2" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CV"/>
    </Register>
    <Register start="+0x20" size="4" name="ADC1_SC2" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="REFSEL">
        <Enum name="00" start="0b00" description="Default voltage reference pin pair (external pins VREFH and VREFL)"/>
        <Enum name="01" start="0b01" description="Alternate reference pair (VALTH and VALTL). This pair may be additional external pins or internal sources depending on MCU configuration. Consult the Chip Configuration information for details specific to this MCU."/>
        <Enum name="10" start="0b10" description="Reserved"/>
        <Enum name="11" start="0b11" description="Reserved"/>
      </BitField>
      <BitField start="2" size="1" name="DMAEN">
        <Enum name="0" start="0b0" description="DMA is disabled."/>
        <Enum name="1" start="0b1" description="DMA is enabled and will assert the ADC DMA request during a ADC conversion complete event noted by the assertion of any of the ADC COCO flags."/>
      </BitField>
      <BitField start="3" size="1" name="ACREN">
        <Enum name="0" start="0b0" description="Range function disabled. Only the compare value 1 register (CV1) is compared."/>
        <Enum name="1" start="0b1" description="Range function enabled. Both compare value registers (CV1 and CV2) are compared."/>
      </BitField>
      <BitField start="4" size="1" name="ACFGT">
        <Enum name="0" start="0b0" description="Configures less than threshold, outside range not inclusive and inside range not inclusive functionality based on the values placed in the CV1 and CV2 registers."/>
        <Enum name="1" start="0b1" description="Configures greater than or equal to threshold, outside range inclusive and inside range inclusive functionality based on the values placed in the CV1 and CV2 registers."/>
      </BitField>
      <BitField start="5" size="1" name="ACFE">
        <Enum name="0" start="0b0" description="Compare function disabled."/>
        <Enum name="1" start="0b1" description="Compare function enabled."/>
      </BitField>
      <BitField start="6" size="1" name="ADTRG">
        <Enum name="0" start="0b0" description="Software trigger selected."/>
        <Enum name="1" start="0b1" description="Hardware trigger selected."/>
      </BitField>
      <BitField start="7" size="1" name="ADACT">
        <Enum name="0" start="0b0" description="Conversion not in progress."/>
        <Enum name="1" start="0b1" description="Conversion in progress."/>
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="ADC1_SC3" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="AVGS">
        <Enum name="00" start="0b00" description="4 samples averaged."/>
        <Enum name="01" start="0b01" description="8 samples averaged."/>
        <Enum name="10" start="0b10" description="16 samples averaged."/>
        <Enum name="11" start="0b11" description="32 samples averaged."/>
      </BitField>
      <BitField start="2" size="1" name="AVGE">
        <Enum name="0" start="0b0" description="Hardware average function disabled."/>
        <Enum name="1" start="0b1" description="Hardware average function enabled."/>
      </BitField>
      <BitField start="3" size="1" name="ADCO">
        <Enum name="0" start="0b0" description="One conversion or one set of conversions if the hardware average function is enabled (AVGE=1) after initiating a conversion."/>
        <Enum name="1" start="0b1" description="Continuous conversions or sets of conversions if the hardware average function is enabled (AVGE=1) after initiating a conversion."/>
      </BitField>
      <BitField start="6" size="1" name="CALF">
        <Enum name="0" start="0b0" description="Calibration completed normally."/>
        <Enum name="1" start="0b1" description="Calibration failed. ADC accuracy specifications are not guaranteed."/>
      </BitField>
      <BitField start="7" size="1" name="CAL"/>
    </Register>
    <Register start="+0x28" size="4" name="ADC1_OFS" access="Read/Write" reset_value="0x4" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="OFS"/>
    </Register>
    <Register start="+0x2C" size="4" name="ADC1_PG" access="Read/Write" reset_value="0x8200" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PG"/>
    </Register>
    <Register start="+0x30" size="4" name="ADC1_MG" access="Read/Write" reset_value="0x8200" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="MG"/>
    </Register>
    <Register start="+0x34" size="4" name="ADC1_CLPD" access="Read/Write" reset_value="0xA" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CLPD"/>
    </Register>
    <Register start="+0x38" size="4" name="ADC1_CLPS" access="Read/Write" reset_value="0x20" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CLPS"/>
    </Register>
    <Register start="+0x3C" size="4" name="ADC1_CLP4" access="Read/Write" reset_value="0x200" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="CLP4"/>
    </Register>
    <Register start="+0x40" size="4" name="ADC1_CLP3" access="Read/Write" reset_value="0x100" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="CLP3"/>
    </Register>
    <Register start="+0x44" size="4" name="ADC1_CLP2" access="Read/Write" reset_value="0x80" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="CLP2"/>
    </Register>
    <Register start="+0x48" size="4" name="ADC1_CLP1" access="Read/Write" reset_value="0x40" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="CLP1"/>
    </Register>
    <Register start="+0x4C" size="4" name="ADC1_CLP0" access="Read/Write" reset_value="0x20" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CLP0"/>
    </Register>
    <Register start="+0x50" size="4" name="ADC1_PGA" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="14" size="1" name="PGAOFSM">
        <Enum name="0" start="0b0" description="PGA runs in normal operation."/>
        <Enum name="1" start="0b1" description="PGA runs in offset measurement mode."/>
      </BitField>
      <BitField start="16" size="4" name="PGAG">
        <Enum name="0000" start="0b0000" description="1"/>
        <Enum name="0001" start="0b0001" description="2"/>
        <Enum name="0010" start="0b0010" description="4"/>
        <Enum name="0011" start="0b0011" description="8"/>
        <Enum name="0100" start="0b0100" description="16"/>
        <Enum name="0101" start="0b0101" description="32"/>
        <Enum name="0110" start="0b0110" description="64"/>
        <Enum name="0111" start="0b0111" description="Reserved"/>
        <Enum name="1000" start="0b1000" description="Reserved"/>
        <Enum name="1001" start="0b1001" description="Reserved"/>
        <Enum name="1010" start="0b1010" description="Reserved"/>
        <Enum name="1011" start="0b1011" description="Reserved"/>
        <Enum name="1100" start="0b1100" description="Reserved"/>
        <Enum name="1101" start="0b1101" description="Reserved"/>
        <Enum name="1110" start="0b1110" description="Reserved"/>
        <Enum name="1111" start="0b1111" description="Reserved"/>
      </BitField>
      <BitField start="20" size="1" name="PGALPb">
        <Enum name="0" start="0b0" description="PGA runs in low power mode."/>
        <Enum name="1" start="0b1" description="PGA runs in normal power mode."/>
      </BitField>
      <BitField start="21" size="1" name="PGACHPb">
        <Enum name="0" start="0b0" description="Chopping enabled."/>
        <Enum name="1" start="0b1" description="Chopping disabled."/>
      </BitField>
      <BitField start="23" size="1" name="PGAEN">
        <Enum name="0" start="0b0" description="PGA disabled."/>
        <Enum name="1" start="0b1" description="PGA enabled."/>
      </BitField>
    </Register>
    <Register start="+0x54" size="4" name="ADC1_CLMD" access="Read/Write" reset_value="0xA" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CLMD"/>
    </Register>
    <Register start="+0x58" size="4" name="ADC1_CLMS" access="Read/Write" reset_value="0x20" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CLMS"/>
    </Register>
    <Register start="+0x5C" size="4" name="ADC1_CLM4" access="Read/Write" reset_value="0x200" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="CLM4"/>
    </Register>
    <Register start="+0x60" size="4" name="ADC1_CLM3" access="Read/Write" reset_value="0x100" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="CLM3"/>
    </Register>
    <Register start="+0x64" size="4" name="ADC1_CLM2" access="Read/Write" reset_value="0x80" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="CLM2"/>
    </Register>
    <Register start="+0x68" size="4" name="ADC1_CLM1" access="Read/Write" reset_value="0x40" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="CLM1"/>
    </Register>
    <Register start="+0x6C" size="4" name="ADC1_CLM0" access="Read/Write" reset_value="0x20" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CLM0"/>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="ADC2" start="0x4003C000">
    <Register start="+0+0" size="4" name="ADC2_SC1A" access="Read/Write" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="ADCH">
        <Enum name="00000" start="0b00000" description="When DIFF=0, DADP0 is selected as input; when DIFF=1, DAD0 is selected as input."/>
        <Enum name="00001" start="0b00001" description="When DIFF=0, DADP1 is selected as input; when DIFF=1, DAD1 is selected as input."/>
        <Enum name="00010" start="0b00010" description="When DIFF=0, DADP2 is selected as input; when DIFF=1, DAD2 is selected as input."/>
        <Enum name="00011" start="0b00011" description="When DIFF=0, DADP3 is selected as input; when DIFF=1, DAD3 is selected as input."/>
        <Enum name="00100" start="0b00100" description="When DIFF=0, AD4 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="00101" start="0b00101" description="When DIFF=0, AD5 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="00110" start="0b00110" description="When DIFF=0, AD6 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="00111" start="0b00111" description="When DIFF=0, AD7 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="01000" start="0b01000" description="When DIFF=0, AD8 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="01001" start="0b01001" description="When DIFF=0, AD9 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="01010" start="0b01010" description="When DIFF=0, AD10 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="01011" start="0b01011" description="When DIFF=0, AD11 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="01100" start="0b01100" description="When DIFF=0, AD12 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="01101" start="0b01101" description="When DIFF=0, AD13 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="01110" start="0b01110" description="When DIFF=0, AD14 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="01111" start="0b01111" description="When DIFF=0, AD15 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="10000" start="0b10000" description="When DIFF=0, AD16 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="10001" start="0b10001" description="When DIFF=0, AD17 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="10010" start="0b10010" description="When DIFF=0, AD18 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="10011" start="0b10011" description="When DIFF=0, AD19 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="10100" start="0b10100" description="When DIFF=0, AD20 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="10101" start="0b10101" description="When DIFF=0, AD21 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="10110" start="0b10110" description="When DIFF=0, AD22 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="10111" start="0b10111" description="When DIFF=0, AD23 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="11000" start="0b11000" description="Reserved."/>
        <Enum name="11001" start="0b11001" description="Reserved."/>
        <Enum name="11010" start="0b11010" description="When DIFF=0, Temp sensor (single-ended) is selected as input; when DIFF=1, Temp sensor (differential) is selected as input."/>
        <Enum name="11011" start="0b11011" description="When DIFF=0, Bandgap (single-ended) is selected as input; when DIFF=1, Bandgap (differential) is selected as input."/>
        <Enum name="11100" start="0b11100" description="Reserved."/>
        <Enum name="11101" start="0b11101" description="When DIFF=0, VREFSH is selected as input; when DIFF=1, -VREFSH (differential) is selected as input. Voltage reference selected is determined by the REFSEL bits in the SC2 register."/>
        <Enum name="11110" start="0b11110" description="When DIFF=0, VREFSL is selected as input; when DIFF=1, it is reserved. Voltage reference selected is determined by the REFSEL bits in the SC2 register."/>
        <Enum name="11111" start="0b11111" description="Module disabled."/>
      </BitField>
      <BitField start="5" size="1" name="DIFF">
        <Enum name="0" start="0b0" description="Single-ended conversions and input channels are selected."/>
        <Enum name="1" start="0b1" description="Differential conversions and input channels are selected."/>
      </BitField>
      <BitField start="6" size="1" name="AIEN">
        <Enum name="0" start="0b0" description="Conversion complete interrupt disabled."/>
        <Enum name="1" start="0b1" description="Conversion complete interrupt enabled."/>
      </BitField>
      <BitField start="7" size="1" name="COCO">
        <Enum name="0" start="0b0" description="Conversion not completed."/>
        <Enum name="1" start="0b1" description="Conversion completed."/>
      </BitField>
    </Register>
    <Register start="+0+4" size="4" name="ADC2_SC1B" access="Read/Write" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="ADCH">
        <Enum name="00000" start="0b00000" description="When DIFF=0, DADP0 is selected as input; when DIFF=1, DAD0 is selected as input."/>
        <Enum name="00001" start="0b00001" description="When DIFF=0, DADP1 is selected as input; when DIFF=1, DAD1 is selected as input."/>
        <Enum name="00010" start="0b00010" description="When DIFF=0, DADP2 is selected as input; when DIFF=1, DAD2 is selected as input."/>
        <Enum name="00011" start="0b00011" description="When DIFF=0, DADP3 is selected as input; when DIFF=1, DAD3 is selected as input."/>
        <Enum name="00100" start="0b00100" description="When DIFF=0, AD4 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="00101" start="0b00101" description="When DIFF=0, AD5 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="00110" start="0b00110" description="When DIFF=0, AD6 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="00111" start="0b00111" description="When DIFF=0, AD7 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="01000" start="0b01000" description="When DIFF=0, AD8 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="01001" start="0b01001" description="When DIFF=0, AD9 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="01010" start="0b01010" description="When DIFF=0, AD10 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="01011" start="0b01011" description="When DIFF=0, AD11 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="01100" start="0b01100" description="When DIFF=0, AD12 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="01101" start="0b01101" description="When DIFF=0, AD13 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="01110" start="0b01110" description="When DIFF=0, AD14 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="01111" start="0b01111" description="When DIFF=0, AD15 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="10000" start="0b10000" description="When DIFF=0, AD16 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="10001" start="0b10001" description="When DIFF=0, AD17 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="10010" start="0b10010" description="When DIFF=0, AD18 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="10011" start="0b10011" description="When DIFF=0, AD19 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="10100" start="0b10100" description="When DIFF=0, AD20 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="10101" start="0b10101" description="When DIFF=0, AD21 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="10110" start="0b10110" description="When DIFF=0, AD22 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="10111" start="0b10111" description="When DIFF=0, AD23 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="11000" start="0b11000" description="Reserved."/>
        <Enum name="11001" start="0b11001" description="Reserved."/>
        <Enum name="11010" start="0b11010" description="When DIFF=0, Temp sensor (single-ended) is selected as input; when DIFF=1, Temp sensor (differential) is selected as input."/>
        <Enum name="11011" start="0b11011" description="When DIFF=0, Bandgap (single-ended) is selected as input; when DIFF=1, Bandgap (differential) is selected as input."/>
        <Enum name="11100" start="0b11100" description="Reserved."/>
        <Enum name="11101" start="0b11101" description="When DIFF=0, VREFSH is selected as input; when DIFF=1, -VREFSH (differential) is selected as input. Voltage reference selected is determined by the REFSEL bits in the SC2 register."/>
        <Enum name="11110" start="0b11110" description="When DIFF=0, VREFSL is selected as input; when DIFF=1, it is reserved. Voltage reference selected is determined by the REFSEL bits in the SC2 register."/>
        <Enum name="11111" start="0b11111" description="Module disabled."/>
      </BitField>
      <BitField start="5" size="1" name="DIFF">
        <Enum name="0" start="0b0" description="Single-ended conversions and input channels are selected."/>
        <Enum name="1" start="0b1" description="Differential conversions and input channels are selected."/>
      </BitField>
      <BitField start="6" size="1" name="AIEN">
        <Enum name="0" start="0b0" description="Conversion complete interrupt disabled."/>
        <Enum name="1" start="0b1" description="Conversion complete interrupt enabled."/>
      </BitField>
      <BitField start="7" size="1" name="COCO">
        <Enum name="0" start="0b0" description="Conversion not completed."/>
        <Enum name="1" start="0b1" description="Conversion completed."/>
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="ADC2_CFG1" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="ADICLK">
        <Enum name="00" start="0b00" description="Bus clock."/>
        <Enum name="01" start="0b01" description="Bus clock divided by 2."/>
        <Enum name="10" start="0b10" description="Alternate clock (ALTCLK)."/>
        <Enum name="11" start="0b11" description="Asynchronous clock (ADACK)."/>
      </BitField>
      <BitField start="2" size="2" name="MODE">
        <Enum name="00" start="0b00" description="When DIFF=0: It is single-ended 8-bit conversion; when DIFF=1, it is differential 9-bit conversion with 2's complement output."/>
        <Enum name="01" start="0b01" description="When DIFF=0: It is single-ended 12-bit conversion; when DIFF=1, it is differential 13-bit conversion with 2's complement output."/>
        <Enum name="10" start="0b10" description="When DIFF=0: It is single-ended 10-bit conversion; when DIFF=1, it is differential 11-bit conversion with 2's complement output."/>
        <Enum name="11" start="0b11" description="When DIFF=0: It is single-ended 16-bit conversion; when DIFF=1, it is differential 16-bit conversion with 2's complement output ."/>
      </BitField>
      <BitField start="4" size="1" name="ADLSMP">
        <Enum name="0" start="0b0" description="Short sample time."/>
        <Enum name="1" start="0b1" description="Long sample time."/>
      </BitField>
      <BitField start="5" size="2" name="ADIV">
        <Enum name="00" start="0b00" description="The divide ratio is 1 and the clock rate is input clock."/>
        <Enum name="01" start="0b01" description="The divide ratio is 2 and the clock rate is (input clock)/2."/>
        <Enum name="10" start="0b10" description="The divide ratio is 4 and the clock rate is (input clock)/4."/>
        <Enum name="11" start="0b11" description="The divide ratio is 8 and the clock rate is (input clock)/8."/>
      </BitField>
      <BitField start="7" size="1" name="ADLPC">
        <Enum name="0" start="0b0" description="Normal power configuration."/>
        <Enum name="1" start="0b1" description="Low power configuration. The power is reduced at the expense of maximum clock speed."/>
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="ADC2_CFG2" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="ADLSTS">
        <Enum name="00" start="0b00" description="Default longest sample time (20 extra ADCK cycles; 24 ADCK cycles total)."/>
        <Enum name="01" start="0b01" description="12 extra ADCK cycles; 16 ADCK cycles total sample time."/>
        <Enum name="10" start="0b10" description="6 extra ADCK cycles; 10 ADCK cycles total sample time."/>
        <Enum name="11" start="0b11" description="2 extra ADCK cycles; 6 ADCK cycles total sample time."/>
      </BitField>
      <BitField start="2" size="1" name="ADHSC">
        <Enum name="0" start="0b0" description="Normal conversion sequence selected."/>
        <Enum name="1" start="0b1" description="High speed conversion sequence selected (2 additional ADCK cycles to total conversion time)."/>
      </BitField>
      <BitField start="3" size="1" name="ADACKEN">
        <Enum name="0" start="0b0" description="Asynchronous clock output disabled; Asynchronous clock only enabled if selected by ADICLK and a conversion is active."/>
        <Enum name="1" start="0b1" description="Asynchronous clock and clock output enabled regardless of the state of the ADC."/>
      </BitField>
      <BitField start="4" size="1" name="MUXSEL">
        <Enum name="0" start="0b0" description="ADxxa channels are selected."/>
        <Enum name="1" start="0b1" description="ADxxb channels are selected."/>
      </BitField>
    </Register>
    <Register start="+0x10+0" size="4" name="ADC2_RA" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="D"/>
    </Register>
    <Register start="+0x10+4" size="4" name="ADC2_RB" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="D"/>
    </Register>
    <Register start="+0x18+0" size="4" name="ADC2_CV1" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CV"/>
    </Register>
    <Register start="+0x18+4" size="4" name="ADC2_CV2" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CV"/>
    </Register>
    <Register start="+0x20" size="4" name="ADC2_SC2" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="REFSEL">
        <Enum name="00" start="0b00" description="Default voltage reference pin pair (external pins VREFH and VREFL)"/>
        <Enum name="01" start="0b01" description="Alternate reference pair (VALTH and VALTL). This pair may be additional external pins or internal sources depending on MCU configuration. Consult the Chip Configuration information for details specific to this MCU."/>
        <Enum name="10" start="0b10" description="Reserved"/>
        <Enum name="11" start="0b11" description="Reserved"/>
      </BitField>
      <BitField start="2" size="1" name="DMAEN">
        <Enum name="0" start="0b0" description="DMA is disabled."/>
        <Enum name="1" start="0b1" description="DMA is enabled and will assert the ADC DMA request during a ADC conversion complete event noted by the assertion of any of the ADC COCO flags."/>
      </BitField>
      <BitField start="3" size="1" name="ACREN">
        <Enum name="0" start="0b0" description="Range function disabled. Only the compare value 1 register (CV1) is compared."/>
        <Enum name="1" start="0b1" description="Range function enabled. Both compare value registers (CV1 and CV2) are compared."/>
      </BitField>
      <BitField start="4" size="1" name="ACFGT">
        <Enum name="0" start="0b0" description="Configures less than threshold, outside range not inclusive and inside range not inclusive functionality based on the values placed in the CV1 and CV2 registers."/>
        <Enum name="1" start="0b1" description="Configures greater than or equal to threshold, outside range inclusive and inside range inclusive functionality based on the values placed in the CV1 and CV2 registers."/>
      </BitField>
      <BitField start="5" size="1" name="ACFE">
        <Enum name="0" start="0b0" description="Compare function disabled."/>
        <Enum name="1" start="0b1" description="Compare function enabled."/>
      </BitField>
      <BitField start="6" size="1" name="ADTRG">
        <Enum name="0" start="0b0" description="Software trigger selected."/>
        <Enum name="1" start="0b1" description="Hardware trigger selected."/>
      </BitField>
      <BitField start="7" size="1" name="ADACT">
        <Enum name="0" start="0b0" description="Conversion not in progress."/>
        <Enum name="1" start="0b1" description="Conversion in progress."/>
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="ADC2_SC3" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="AVGS">
        <Enum name="00" start="0b00" description="4 samples averaged."/>
        <Enum name="01" start="0b01" description="8 samples averaged."/>
        <Enum name="10" start="0b10" description="16 samples averaged."/>
        <Enum name="11" start="0b11" description="32 samples averaged."/>
      </BitField>
      <BitField start="2" size="1" name="AVGE">
        <Enum name="0" start="0b0" description="Hardware average function disabled."/>
        <Enum name="1" start="0b1" description="Hardware average function enabled."/>
      </BitField>
      <BitField start="3" size="1" name="ADCO">
        <Enum name="0" start="0b0" description="One conversion or one set of conversions if the hardware average function is enabled (AVGE=1) after initiating a conversion."/>
        <Enum name="1" start="0b1" description="Continuous conversions or sets of conversions if the hardware average function is enabled (AVGE=1) after initiating a conversion."/>
      </BitField>
      <BitField start="6" size="1" name="CALF">
        <Enum name="0" start="0b0" description="Calibration completed normally."/>
        <Enum name="1" start="0b1" description="Calibration failed. ADC accuracy specifications are not guaranteed."/>
      </BitField>
      <BitField start="7" size="1" name="CAL"/>
    </Register>
    <Register start="+0x28" size="4" name="ADC2_OFS" access="Read/Write" reset_value="0x4" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="OFS"/>
    </Register>
    <Register start="+0x2C" size="4" name="ADC2_PG" access="Read/Write" reset_value="0x8200" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PG"/>
    </Register>
    <Register start="+0x30" size="4" name="ADC2_MG" access="Read/Write" reset_value="0x8200" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="MG"/>
    </Register>
    <Register start="+0x34" size="4" name="ADC2_CLPD" access="Read/Write" reset_value="0xA" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CLPD"/>
    </Register>
    <Register start="+0x38" size="4" name="ADC2_CLPS" access="Read/Write" reset_value="0x20" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CLPS"/>
    </Register>
    <Register start="+0x3C" size="4" name="ADC2_CLP4" access="Read/Write" reset_value="0x200" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="CLP4"/>
    </Register>
    <Register start="+0x40" size="4" name="ADC2_CLP3" access="Read/Write" reset_value="0x100" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="CLP3"/>
    </Register>
    <Register start="+0x44" size="4" name="ADC2_CLP2" access="Read/Write" reset_value="0x80" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="CLP2"/>
    </Register>
    <Register start="+0x48" size="4" name="ADC2_CLP1" access="Read/Write" reset_value="0x40" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="CLP1"/>
    </Register>
    <Register start="+0x4C" size="4" name="ADC2_CLP0" access="Read/Write" reset_value="0x20" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CLP0"/>
    </Register>
    <Register start="+0x50" size="4" name="ADC2_PGA" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="14" size="1" name="PGAOFSM">
        <Enum name="0" start="0b0" description="PGA runs in normal operation."/>
        <Enum name="1" start="0b1" description="PGA runs in offset measurement mode."/>
      </BitField>
      <BitField start="16" size="4" name="PGAG">
        <Enum name="0000" start="0b0000" description="1"/>
        <Enum name="0001" start="0b0001" description="2"/>
        <Enum name="0010" start="0b0010" description="4"/>
        <Enum name="0011" start="0b0011" description="8"/>
        <Enum name="0100" start="0b0100" description="16"/>
        <Enum name="0101" start="0b0101" description="32"/>
        <Enum name="0110" start="0b0110" description="64"/>
        <Enum name="0111" start="0b0111" description="Reserved"/>
        <Enum name="1000" start="0b1000" description="Reserved"/>
        <Enum name="1001" start="0b1001" description="Reserved"/>
        <Enum name="1010" start="0b1010" description="Reserved"/>
        <Enum name="1011" start="0b1011" description="Reserved"/>
        <Enum name="1100" start="0b1100" description="Reserved"/>
        <Enum name="1101" start="0b1101" description="Reserved"/>
        <Enum name="1110" start="0b1110" description="Reserved"/>
        <Enum name="1111" start="0b1111" description="Reserved"/>
      </BitField>
      <BitField start="20" size="1" name="PGALPb">
        <Enum name="0" start="0b0" description="PGA runs in low power mode."/>
        <Enum name="1" start="0b1" description="PGA runs in normal power mode."/>
      </BitField>
      <BitField start="21" size="1" name="PGACHPb">
        <Enum name="0" start="0b0" description="Chopping enabled."/>
        <Enum name="1" start="0b1" description="Chopping disabled."/>
      </BitField>
      <BitField start="23" size="1" name="PGAEN">
        <Enum name="0" start="0b0" description="PGA disabled."/>
        <Enum name="1" start="0b1" description="PGA enabled."/>
      </BitField>
    </Register>
    <Register start="+0x54" size="4" name="ADC2_CLMD" access="Read/Write" reset_value="0xA" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CLMD"/>
    </Register>
    <Register start="+0x58" size="4" name="ADC2_CLMS" access="Read/Write" reset_value="0x20" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CLMS"/>
    </Register>
    <Register start="+0x5C" size="4" name="ADC2_CLM4" access="Read/Write" reset_value="0x200" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="CLM4"/>
    </Register>
    <Register start="+0x60" size="4" name="ADC2_CLM3" access="Read/Write" reset_value="0x100" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="CLM3"/>
    </Register>
    <Register start="+0x64" size="4" name="ADC2_CLM2" access="Read/Write" reset_value="0x80" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="CLM2"/>
    </Register>
    <Register start="+0x68" size="4" name="ADC2_CLM1" access="Read/Write" reset_value="0x40" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="CLM1"/>
    </Register>
    <Register start="+0x6C" size="4" name="ADC2_CLM0" access="Read/Write" reset_value="0x20" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CLM0"/>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="ADC3" start="0x400BC000">
    <Register start="+0+0" size="4" name="ADC3_SC1A" access="Read/Write" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="ADCH">
        <Enum name="00000" start="0b00000" description="When DIFF=0, DADP0 is selected as input; when DIFF=1, DAD0 is selected as input."/>
        <Enum name="00001" start="0b00001" description="When DIFF=0, DADP1 is selected as input; when DIFF=1, DAD1 is selected as input."/>
        <Enum name="00010" start="0b00010" description="When DIFF=0, DADP2 is selected as input; when DIFF=1, DAD2 is selected as input."/>
        <Enum name="00011" start="0b00011" description="When DIFF=0, DADP3 is selected as input; when DIFF=1, DAD3 is selected as input."/>
        <Enum name="00100" start="0b00100" description="When DIFF=0, AD4 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="00101" start="0b00101" description="When DIFF=0, AD5 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="00110" start="0b00110" description="When DIFF=0, AD6 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="00111" start="0b00111" description="When DIFF=0, AD7 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="01000" start="0b01000" description="When DIFF=0, AD8 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="01001" start="0b01001" description="When DIFF=0, AD9 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="01010" start="0b01010" description="When DIFF=0, AD10 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="01011" start="0b01011" description="When DIFF=0, AD11 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="01100" start="0b01100" description="When DIFF=0, AD12 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="01101" start="0b01101" description="When DIFF=0, AD13 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="01110" start="0b01110" description="When DIFF=0, AD14 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="01111" start="0b01111" description="When DIFF=0, AD15 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="10000" start="0b10000" description="When DIFF=0, AD16 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="10001" start="0b10001" description="When DIFF=0, AD17 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="10010" start="0b10010" description="When DIFF=0, AD18 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="10011" start="0b10011" description="When DIFF=0, AD19 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="10100" start="0b10100" description="When DIFF=0, AD20 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="10101" start="0b10101" description="When DIFF=0, AD21 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="10110" start="0b10110" description="When DIFF=0, AD22 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="10111" start="0b10111" description="When DIFF=0, AD23 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="11000" start="0b11000" description="Reserved."/>
        <Enum name="11001" start="0b11001" description="Reserved."/>
        <Enum name="11010" start="0b11010" description="When DIFF=0, Temp sensor (single-ended) is selected as input; when DIFF=1, Temp sensor (differential) is selected as input."/>
        <Enum name="11011" start="0b11011" description="When DIFF=0, Bandgap (single-ended) is selected as input; when DIFF=1, Bandgap (differential) is selected as input."/>
        <Enum name="11100" start="0b11100" description="Reserved."/>
        <Enum name="11101" start="0b11101" description="When DIFF=0, VREFSH is selected as input; when DIFF=1, -VREFSH (differential) is selected as input. Voltage reference selected is determined by the REFSEL bits in the SC2 register."/>
        <Enum name="11110" start="0b11110" description="When DIFF=0, VREFSL is selected as input; when DIFF=1, it is reserved. Voltage reference selected is determined by the REFSEL bits in the SC2 register."/>
        <Enum name="11111" start="0b11111" description="Module disabled."/>
      </BitField>
      <BitField start="5" size="1" name="DIFF">
        <Enum name="0" start="0b0" description="Single-ended conversions and input channels are selected."/>
        <Enum name="1" start="0b1" description="Differential conversions and input channels are selected."/>
      </BitField>
      <BitField start="6" size="1" name="AIEN">
        <Enum name="0" start="0b0" description="Conversion complete interrupt disabled."/>
        <Enum name="1" start="0b1" description="Conversion complete interrupt enabled."/>
      </BitField>
      <BitField start="7" size="1" name="COCO">
        <Enum name="0" start="0b0" description="Conversion not completed."/>
        <Enum name="1" start="0b1" description="Conversion completed."/>
      </BitField>
    </Register>
    <Register start="+0+4" size="4" name="ADC3_SC1B" access="Read/Write" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="ADCH">
        <Enum name="00000" start="0b00000" description="When DIFF=0, DADP0 is selected as input; when DIFF=1, DAD0 is selected as input."/>
        <Enum name="00001" start="0b00001" description="When DIFF=0, DADP1 is selected as input; when DIFF=1, DAD1 is selected as input."/>
        <Enum name="00010" start="0b00010" description="When DIFF=0, DADP2 is selected as input; when DIFF=1, DAD2 is selected as input."/>
        <Enum name="00011" start="0b00011" description="When DIFF=0, DADP3 is selected as input; when DIFF=1, DAD3 is selected as input."/>
        <Enum name="00100" start="0b00100" description="When DIFF=0, AD4 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="00101" start="0b00101" description="When DIFF=0, AD5 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="00110" start="0b00110" description="When DIFF=0, AD6 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="00111" start="0b00111" description="When DIFF=0, AD7 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="01000" start="0b01000" description="When DIFF=0, AD8 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="01001" start="0b01001" description="When DIFF=0, AD9 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="01010" start="0b01010" description="When DIFF=0, AD10 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="01011" start="0b01011" description="When DIFF=0, AD11 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="01100" start="0b01100" description="When DIFF=0, AD12 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="01101" start="0b01101" description="When DIFF=0, AD13 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="01110" start="0b01110" description="When DIFF=0, AD14 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="01111" start="0b01111" description="When DIFF=0, AD15 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="10000" start="0b10000" description="When DIFF=0, AD16 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="10001" start="0b10001" description="When DIFF=0, AD17 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="10010" start="0b10010" description="When DIFF=0, AD18 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="10011" start="0b10011" description="When DIFF=0, AD19 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="10100" start="0b10100" description="When DIFF=0, AD20 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="10101" start="0b10101" description="When DIFF=0, AD21 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="10110" start="0b10110" description="When DIFF=0, AD22 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="10111" start="0b10111" description="When DIFF=0, AD23 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="11000" start="0b11000" description="Reserved."/>
        <Enum name="11001" start="0b11001" description="Reserved."/>
        <Enum name="11010" start="0b11010" description="When DIFF=0, Temp sensor (single-ended) is selected as input; when DIFF=1, Temp sensor (differential) is selected as input."/>
        <Enum name="11011" start="0b11011" description="When DIFF=0, Bandgap (single-ended) is selected as input; when DIFF=1, Bandgap (differential) is selected as input."/>
        <Enum name="11100" start="0b11100" description="Reserved."/>
        <Enum name="11101" start="0b11101" description="When DIFF=0, VREFSH is selected as input; when DIFF=1, -VREFSH (differential) is selected as input. Voltage reference selected is determined by the REFSEL bits in the SC2 register."/>
        <Enum name="11110" start="0b11110" description="When DIFF=0, VREFSL is selected as input; when DIFF=1, it is reserved. Voltage reference selected is determined by the REFSEL bits in the SC2 register."/>
        <Enum name="11111" start="0b11111" description="Module disabled."/>
      </BitField>
      <BitField start="5" size="1" name="DIFF">
        <Enum name="0" start="0b0" description="Single-ended conversions and input channels are selected."/>
        <Enum name="1" start="0b1" description="Differential conversions and input channels are selected."/>
      </BitField>
      <BitField start="6" size="1" name="AIEN">
        <Enum name="0" start="0b0" description="Conversion complete interrupt disabled."/>
        <Enum name="1" start="0b1" description="Conversion complete interrupt enabled."/>
      </BitField>
      <BitField start="7" size="1" name="COCO">
        <Enum name="0" start="0b0" description="Conversion not completed."/>
        <Enum name="1" start="0b1" description="Conversion completed."/>
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="ADC3_CFG1" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="ADICLK">
        <Enum name="00" start="0b00" description="Bus clock."/>
        <Enum name="01" start="0b01" description="Bus clock divided by 2."/>
        <Enum name="10" start="0b10" description="Alternate clock (ALTCLK)."/>
        <Enum name="11" start="0b11" description="Asynchronous clock (ADACK)."/>
      </BitField>
      <BitField start="2" size="2" name="MODE">
        <Enum name="00" start="0b00" description="When DIFF=0: It is single-ended 8-bit conversion; when DIFF=1, it is differential 9-bit conversion with 2's complement output."/>
        <Enum name="01" start="0b01" description="When DIFF=0: It is single-ended 12-bit conversion; when DIFF=1, it is differential 13-bit conversion with 2's complement output."/>
        <Enum name="10" start="0b10" description="When DIFF=0: It is single-ended 10-bit conversion; when DIFF=1, it is differential 11-bit conversion with 2's complement output."/>
        <Enum name="11" start="0b11" description="When DIFF=0: It is single-ended 16-bit conversion; when DIFF=1, it is differential 16-bit conversion with 2's complement output ."/>
      </BitField>
      <BitField start="4" size="1" name="ADLSMP">
        <Enum name="0" start="0b0" description="Short sample time."/>
        <Enum name="1" start="0b1" description="Long sample time."/>
      </BitField>
      <BitField start="5" size="2" name="ADIV">
        <Enum name="00" start="0b00" description="The divide ratio is 1 and the clock rate is input clock."/>
        <Enum name="01" start="0b01" description="The divide ratio is 2 and the clock rate is (input clock)/2."/>
        <Enum name="10" start="0b10" description="The divide ratio is 4 and the clock rate is (input clock)/4."/>
        <Enum name="11" start="0b11" description="The divide ratio is 8 and the clock rate is (input clock)/8."/>
      </BitField>
      <BitField start="7" size="1" name="ADLPC">
        <Enum name="0" start="0b0" description="Normal power configuration."/>
        <Enum name="1" start="0b1" description="Low power configuration. The power is reduced at the expense of maximum clock speed."/>
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="ADC3_CFG2" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="ADLSTS">
        <Enum name="00" start="0b00" description="Default longest sample time (20 extra ADCK cycles; 24 ADCK cycles total)."/>
        <Enum name="01" start="0b01" description="12 extra ADCK cycles; 16 ADCK cycles total sample time."/>
        <Enum name="10" start="0b10" description="6 extra ADCK cycles; 10 ADCK cycles total sample time."/>
        <Enum name="11" start="0b11" description="2 extra ADCK cycles; 6 ADCK cycles total sample time."/>
      </BitField>
      <BitField start="2" size="1" name="ADHSC">
        <Enum name="0" start="0b0" description="Normal conversion sequence selected."/>
        <Enum name="1" start="0b1" description="High speed conversion sequence selected (2 additional ADCK cycles to total conversion time)."/>
      </BitField>
      <BitField start="3" size="1" name="ADACKEN">
        <Enum name="0" start="0b0" description="Asynchronous clock output disabled; Asynchronous clock only enabled if selected by ADICLK and a conversion is active."/>
        <Enum name="1" start="0b1" description="Asynchronous clock and clock output enabled regardless of the state of the ADC."/>
      </BitField>
      <BitField start="4" size="1" name="MUXSEL">
        <Enum name="0" start="0b0" description="ADxxa channels are selected."/>
        <Enum name="1" start="0b1" description="ADxxb channels are selected."/>
      </BitField>
    </Register>
    <Register start="+0x10+0" size="4" name="ADC3_RA" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="D"/>
    </Register>
    <Register start="+0x10+4" size="4" name="ADC3_RB" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="D"/>
    </Register>
    <Register start="+0x18+0" size="4" name="ADC3_CV1" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CV"/>
    </Register>
    <Register start="+0x18+4" size="4" name="ADC3_CV2" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CV"/>
    </Register>
    <Register start="+0x20" size="4" name="ADC3_SC2" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="REFSEL">
        <Enum name="00" start="0b00" description="Default voltage reference pin pair (external pins VREFH and VREFL)"/>
        <Enum name="01" start="0b01" description="Alternate reference pair (VALTH and VALTL). This pair may be additional external pins or internal sources depending on MCU configuration. Consult the Chip Configuration information for details specific to this MCU."/>
        <Enum name="10" start="0b10" description="Reserved"/>
        <Enum name="11" start="0b11" description="Reserved"/>
      </BitField>
      <BitField start="2" size="1" name="DMAEN">
        <Enum name="0" start="0b0" description="DMA is disabled."/>
        <Enum name="1" start="0b1" description="DMA is enabled and will assert the ADC DMA request during a ADC conversion complete event noted by the assertion of any of the ADC COCO flags."/>
      </BitField>
      <BitField start="3" size="1" name="ACREN">
        <Enum name="0" start="0b0" description="Range function disabled. Only the compare value 1 register (CV1) is compared."/>
        <Enum name="1" start="0b1" description="Range function enabled. Both compare value registers (CV1 and CV2) are compared."/>
      </BitField>
      <BitField start="4" size="1" name="ACFGT">
        <Enum name="0" start="0b0" description="Configures less than threshold, outside range not inclusive and inside range not inclusive functionality based on the values placed in the CV1 and CV2 registers."/>
        <Enum name="1" start="0b1" description="Configures greater than or equal to threshold, outside range inclusive and inside range inclusive functionality based on the values placed in the CV1 and CV2 registers."/>
      </BitField>
      <BitField start="5" size="1" name="ACFE">
        <Enum name="0" start="0b0" description="Compare function disabled."/>
        <Enum name="1" start="0b1" description="Compare function enabled."/>
      </BitField>
      <BitField start="6" size="1" name="ADTRG">
        <Enum name="0" start="0b0" description="Software trigger selected."/>
        <Enum name="1" start="0b1" description="Hardware trigger selected."/>
      </BitField>
      <BitField start="7" size="1" name="ADACT">
        <Enum name="0" start="0b0" description="Conversion not in progress."/>
        <Enum name="1" start="0b1" description="Conversion in progress."/>
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="ADC3_SC3" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="AVGS">
        <Enum name="00" start="0b00" description="4 samples averaged."/>
        <Enum name="01" start="0b01" description="8 samples averaged."/>
        <Enum name="10" start="0b10" description="16 samples averaged."/>
        <Enum name="11" start="0b11" description="32 samples averaged."/>
      </BitField>
      <BitField start="2" size="1" name="AVGE">
        <Enum name="0" start="0b0" description="Hardware average function disabled."/>
        <Enum name="1" start="0b1" description="Hardware average function enabled."/>
      </BitField>
      <BitField start="3" size="1" name="ADCO">
        <Enum name="0" start="0b0" description="One conversion or one set of conversions if the hardware average function is enabled (AVGE=1) after initiating a conversion."/>
        <Enum name="1" start="0b1" description="Continuous conversions or sets of conversions if the hardware average function is enabled (AVGE=1) after initiating a conversion."/>
      </BitField>
      <BitField start="6" size="1" name="CALF">
        <Enum name="0" start="0b0" description="Calibration completed normally."/>
        <Enum name="1" start="0b1" description="Calibration failed. ADC accuracy specifications are not guaranteed."/>
      </BitField>
      <BitField start="7" size="1" name="CAL"/>
    </Register>
    <Register start="+0x28" size="4" name="ADC3_OFS" access="Read/Write" reset_value="0x4" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="OFS"/>
    </Register>
    <Register start="+0x2C" size="4" name="ADC3_PG" access="Read/Write" reset_value="0x8200" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PG"/>
    </Register>
    <Register start="+0x30" size="4" name="ADC3_MG" access="Read/Write" reset_value="0x8200" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="MG"/>
    </Register>
    <Register start="+0x34" size="4" name="ADC3_CLPD" access="Read/Write" reset_value="0xA" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CLPD"/>
    </Register>
    <Register start="+0x38" size="4" name="ADC3_CLPS" access="Read/Write" reset_value="0x20" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CLPS"/>
    </Register>
    <Register start="+0x3C" size="4" name="ADC3_CLP4" access="Read/Write" reset_value="0x200" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="CLP4"/>
    </Register>
    <Register start="+0x40" size="4" name="ADC3_CLP3" access="Read/Write" reset_value="0x100" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="CLP3"/>
    </Register>
    <Register start="+0x44" size="4" name="ADC3_CLP2" access="Read/Write" reset_value="0x80" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="CLP2"/>
    </Register>
    <Register start="+0x48" size="4" name="ADC3_CLP1" access="Read/Write" reset_value="0x40" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="CLP1"/>
    </Register>
    <Register start="+0x4C" size="4" name="ADC3_CLP0" access="Read/Write" reset_value="0x20" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CLP0"/>
    </Register>
    <Register start="+0x50" size="4" name="ADC3_PGA" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="14" size="1" name="PGAOFSM">
        <Enum name="0" start="0b0" description="PGA runs in normal operation."/>
        <Enum name="1" start="0b1" description="PGA runs in offset measurement mode."/>
      </BitField>
      <BitField start="16" size="4" name="PGAG">
        <Enum name="0000" start="0b0000" description="1"/>
        <Enum name="0001" start="0b0001" description="2"/>
        <Enum name="0010" start="0b0010" description="4"/>
        <Enum name="0011" start="0b0011" description="8"/>
        <Enum name="0100" start="0b0100" description="16"/>
        <Enum name="0101" start="0b0101" description="32"/>
        <Enum name="0110" start="0b0110" description="64"/>
        <Enum name="0111" start="0b0111" description="Reserved"/>
        <Enum name="1000" start="0b1000" description="Reserved"/>
        <Enum name="1001" start="0b1001" description="Reserved"/>
        <Enum name="1010" start="0b1010" description="Reserved"/>
        <Enum name="1011" start="0b1011" description="Reserved"/>
        <Enum name="1100" start="0b1100" description="Reserved"/>
        <Enum name="1101" start="0b1101" description="Reserved"/>
        <Enum name="1110" start="0b1110" description="Reserved"/>
        <Enum name="1111" start="0b1111" description="Reserved"/>
      </BitField>
      <BitField start="20" size="1" name="PGALPb">
        <Enum name="0" start="0b0" description="PGA runs in low power mode."/>
        <Enum name="1" start="0b1" description="PGA runs in normal power mode."/>
      </BitField>
      <BitField start="21" size="1" name="PGACHPb">
        <Enum name="0" start="0b0" description="Chopping enabled."/>
        <Enum name="1" start="0b1" description="Chopping disabled."/>
      </BitField>
      <BitField start="23" size="1" name="PGAEN">
        <Enum name="0" start="0b0" description="PGA disabled."/>
        <Enum name="1" start="0b1" description="PGA enabled."/>
      </BitField>
    </Register>
    <Register start="+0x54" size="4" name="ADC3_CLMD" access="Read/Write" reset_value="0xA" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CLMD"/>
    </Register>
    <Register start="+0x58" size="4" name="ADC3_CLMS" access="Read/Write" reset_value="0x20" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CLMS"/>
    </Register>
    <Register start="+0x5C" size="4" name="ADC3_CLM4" access="Read/Write" reset_value="0x200" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="CLM4"/>
    </Register>
    <Register start="+0x60" size="4" name="ADC3_CLM3" access="Read/Write" reset_value="0x100" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="CLM3"/>
    </Register>
    <Register start="+0x64" size="4" name="ADC3_CLM2" access="Read/Write" reset_value="0x80" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="CLM2"/>
    </Register>
    <Register start="+0x68" size="4" name="ADC3_CLM1" access="Read/Write" reset_value="0x40" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="CLM1"/>
    </Register>
    <Register start="+0x6C" size="4" name="ADC3_CLM0" access="Read/Write" reset_value="0x20" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CLM0"/>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="RTC" start="0x4003D000">
    <Register start="+0" size="4" name="RTC_TSR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TSR"/>
    </Register>
    <Register start="+0x4" size="4" name="RTC_TPR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TPR"/>
    </Register>
    <Register start="+0x8" size="4" name="RTC_TAR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TAR"/>
    </Register>
    <Register start="+0xC" size="4" name="RTC_TCR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TCR">
        <Enum name="10000000" start="0b10000000" description="Time prescaler register overflows every 32896 clock cycles."/>
        <Enum name="11111111" start="0b11111111" description="Time prescaler register overflows every 32769 clock cycles."/>
        <Enum name="0" start="0b0" description="Time prescaler register overflows every 32768 clock cycles."/>
        <Enum name="1" start="0b1" description="Time prescaler register overflows every 32767 clock cycles."/>
        <Enum name="1111111" start="0b1111111" description="Time prescaler register overflows every 32641 clock cycles."/>
      </BitField>
      <BitField start="8" size="8" name="CIR"/>
      <BitField start="16" size="8" name="TCV"/>
      <BitField start="24" size="8" name="CIC"/>
    </Register>
    <Register start="+0x10" size="4" name="RTC_CR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SWR">
        <Enum name="0" start="0b0" description="No effect"/>
        <Enum name="1" start="0b1" description="Resets all RTC registers except for the SWR bit and the RTC_WAR and RTC_RAR registers. The SWR bit is cleared after VBAT POR and by software explicitly clearing it."/>
      </BitField>
      <BitField start="1" size="1" name="WPE">
        <Enum name="0" start="0b0" description="Wakeup pin is disabled."/>
        <Enum name="1" start="0b1" description="Wakeup pin is enabled and wakeup pin asserts if the RTC interrupt asserts and the chip is powered down."/>
      </BitField>
      <BitField start="2" size="1" name="SUP">
        <Enum name="0" start="0b0" description="Non-supervisor mode write accesses are not supported and generate a bus error."/>
        <Enum name="1" start="0b1" description="Non-supervisor mode write accesses are supported."/>
      </BitField>
      <BitField start="3" size="1" name="UM">
        <Enum name="0" start="0b0" description="Registers cannot be written when locked."/>
        <Enum name="1" start="0b1" description="Registers can be written when locked under limited conditions."/>
      </BitField>
      <BitField start="8" size="1" name="OSCE">
        <Enum name="0" start="0b0" description="32.768 kHz oscillator is disabled."/>
        <Enum name="1" start="0b1" description="32.768 kHz oscillator is enabled. After setting this bit, wait the oscillator startup time before enabling the time counter to allow the 32.768 kHz clock time to stabilize."/>
      </BitField>
      <BitField start="9" size="1" name="CLKO">
        <Enum name="0" start="0b0" description="The 32kHz clock is output to other peripherals"/>
        <Enum name="1" start="0b1" description="The 32kHz clock is not output to other peripherals"/>
      </BitField>
      <BitField start="10" size="1" name="SC16P">
        <Enum name="0" start="0b0" description="Disable the load."/>
        <Enum name="1" start="0b1" description="Enable the additional load."/>
      </BitField>
      <BitField start="11" size="1" name="SC8P">
        <Enum name="0" start="0b0" description="Disable the load."/>
        <Enum name="1" start="0b1" description="Enable the additional load."/>
      </BitField>
      <BitField start="12" size="1" name="SC4P">
        <Enum name="0" start="0b0" description="Disable the load."/>
        <Enum name="1" start="0b1" description="Enable the additional load."/>
      </BitField>
      <BitField start="13" size="1" name="SC2P">
        <Enum name="0" start="0b0" description="Disable the load."/>
        <Enum name="1" start="0b1" description="Enable the additional load."/>
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="RTC_SR" access="Read/Write" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIF">
        <Enum name="0" start="0b0" description="Time is valid."/>
        <Enum name="1" start="0b1" description="Time is invalid and time counter is read as zero."/>
      </BitField>
      <BitField start="1" size="1" name="TOF">
        <Enum name="0" start="0b0" description="Time overflow has not occurred."/>
        <Enum name="1" start="0b1" description="Time overflow has occurred and time counter is read as zero."/>
      </BitField>
      <BitField start="2" size="1" name="TAF">
        <Enum name="0" start="0b0" description="Time alarm has not occurred."/>
        <Enum name="1" start="0b1" description="Time alarm has occurred."/>
      </BitField>
      <BitField start="3" size="1" name="MOF">
        <Enum name="0" start="0b0" description="Monotonic counter overflow has not occurred."/>
        <Enum name="1" start="0b1" description="Monotonic counter overflow has occurred and monotonic counter is read as zero."/>
      </BitField>
      <BitField start="4" size="1" name="TCE">
        <Enum name="0" start="0b0" description="Time counter is disabled."/>
        <Enum name="1" start="0b1" description="Time counter is enabled."/>
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="RTC_LR" access="Read/Write" reset_value="0xFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="TCL">
        <Enum name="0" start="0b0" description="Time compensation register is locked and writes are ignored."/>
        <Enum name="1" start="0b1" description="Time compensation register is not locked and writes complete as normal."/>
      </BitField>
      <BitField start="4" size="1" name="CRL">
        <Enum name="0" start="0b0" description="Control register is locked and writes are ignored."/>
        <Enum name="1" start="0b1" description="Control register is not locked and writes complete as normal."/>
      </BitField>
      <BitField start="5" size="1" name="SRL">
        <Enum name="0" start="0b0" description="Status register is locked and writes are ignored."/>
        <Enum name="1" start="0b1" description="Status register is not locked and writes complete as normal."/>
      </BitField>
      <BitField start="6" size="1" name="LRL">
        <Enum name="0" start="0b0" description="Lock register is locked and writes are ignored."/>
        <Enum name="1" start="0b1" description="Lock register is not locked and writes complete as normal."/>
      </BitField>
      <BitField start="8" size="1" name="TTSL">
        <Enum name="0" start="0b0" description="Tamper time seconds register is locked and writes are ignored."/>
        <Enum name="1" start="0b1" description="Tamper time seconds register is not locked and writes complete as normal."/>
      </BitField>
      <BitField start="9" size="1" name="MEL">
        <Enum name="0" start="0b0" description="Monotonic enable register is locked and writes are ignored."/>
        <Enum name="1" start="0b1" description="Monotonic enable register is not locked and writes complete as normal."/>
      </BitField>
      <BitField start="10" size="1" name="MCLL">
        <Enum name="0" start="0b0" description="Monotonic counter low register is locked and writes are ignored."/>
        <Enum name="1" start="0b1" description="Monotonic counter low register is not locked and writes complete as normal."/>
      </BitField>
      <BitField start="11" size="1" name="MCHL">
        <Enum name="0" start="0b0" description="Monotonic counter high register is locked and writes are ignored."/>
        <Enum name="1" start="0b1" description="Monotonic counter high register is not locked and writes complete as normal."/>
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="RTC_IER" access="Read/Write" reset_value="0x7" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIIE">
        <Enum name="0" start="0b0" description="Time invalid flag does not generate an interrupt."/>
        <Enum name="1" start="0b1" description="Time invalid flag does generate an interrupt."/>
      </BitField>
      <BitField start="1" size="1" name="TOIE">
        <Enum name="0" start="0b0" description="Time overflow flag does not generate an interrupt."/>
        <Enum name="1" start="0b1" description="Time overflow flag does generate an interrupt."/>
      </BitField>
      <BitField start="2" size="1" name="TAIE">
        <Enum name="0" start="0b0" description="Time alarm flag does not generate an interrupt."/>
        <Enum name="1" start="0b1" description="Time alarm flag does generate an interrupt."/>
      </BitField>
      <BitField start="3" size="1" name="MOIE">
        <Enum name="0" start="0b0" description="Monotonic overflow flag does not generate an interrupt."/>
        <Enum name="1" start="0b1" description="Monotonic overflow flag does generate an interrupt."/>
      </BitField>
      <BitField start="4" size="1" name="TSIE">
        <Enum name="0" start="0b0" description="Seconds interrupt is disabled."/>
        <Enum name="1" start="0b1" description="Seconds interrupt is enabled."/>
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="RTC_TTSR" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="TTS"/>
    </Register>
    <Register start="+0x24" size="4" name="RTC_MER" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="1" name="MCE">
        <Enum name="0" start="0b0" description="Writes to the monotonic counter load the counter with the value written."/>
        <Enum name="1" start="0b1" description="Writes to the monotonic counter increment the counter."/>
      </BitField>
    </Register>
    <Register start="+0x28" size="4" name="RTC_MCLR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MCL"/>
    </Register>
    <Register start="+0x2C" size="4" name="RTC_MCHR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MCH"/>
    </Register>
    <Register start="+0x800" size="4" name="RTC_WAR" access="Read/Write" reset_value="0xFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TSRW">
        <Enum name="0" start="0b0" description="Writes to the time seconds register are ignored."/>
        <Enum name="1" start="0b1" description="Writes to the time seconds register complete as normal."/>
      </BitField>
      <BitField start="1" size="1" name="TPRW">
        <Enum name="0" start="0b0" description="Writes to the time prescaler register are ignored."/>
        <Enum name="1" start="0b1" description="Writes to the time prescaler register complete as normal."/>
      </BitField>
      <BitField start="2" size="1" name="TARW">
        <Enum name="0" start="0b0" description="Writes to the time alarm register are ignored."/>
        <Enum name="1" start="0b1" description="Writes to the time alarm register complete as normal."/>
      </BitField>
      <BitField start="3" size="1" name="TCRW">
        <Enum name="0" start="0b0" description="Writes to the time compensation register are ignored."/>
        <Enum name="1" start="0b1" description="Writes to the time compensation register complete as normal."/>
      </BitField>
      <BitField start="4" size="1" name="CRW">
        <Enum name="0" start="0b0" description="Writes to the control register are ignored."/>
        <Enum name="1" start="0b1" description="Writes to the control register complete as normal."/>
      </BitField>
      <BitField start="5" size="1" name="SRW">
        <Enum name="0" start="0b0" description="Writes to the status register are ignored."/>
        <Enum name="1" start="0b1" description="Writes to the status register complete as normal."/>
      </BitField>
      <BitField start="6" size="1" name="LRW">
        <Enum name="0" start="0b0" description="Writes to the lock register are ignored."/>
        <Enum name="1" start="0b1" description="Writes to the lock register complete as normal."/>
      </BitField>
      <BitField start="7" size="1" name="IERW">
        <Enum name="0" start="0b0" description="Writes to the interupt enable register are ignored."/>
        <Enum name="1" start="0b1" description="Writes to the interrupt enable register complete as normal."/>
      </BitField>
      <BitField start="8" size="1" name="TTSW">
        <Enum name="0" start="0b0" description="Writes to the tamper time seconds register are ignored."/>
        <Enum name="1" start="0b1" description="Writes to the tamper time seconds register complete as normal."/>
      </BitField>
      <BitField start="9" size="1" name="MERW">
        <Enum name="0" start="0b0" description="Writes to the monotonic enable register are ignored."/>
        <Enum name="1" start="0b1" description="Writes to the monotonic enable register complete as normal."/>
      </BitField>
      <BitField start="10" size="1" name="MCLW">
        <Enum name="0" start="0b0" description="Writes to the monotonic counter low register are ignored."/>
        <Enum name="1" start="0b1" description="Writes to the monotonic counter low register complete as normal."/>
      </BitField>
      <BitField start="11" size="1" name="MCHW">
        <Enum name="0" start="0b0" description="Writes to the monotonic counter high register are ignored."/>
        <Enum name="1" start="0b1" description="Writes to the monotonic counter high register complete as normal."/>
      </BitField>
    </Register>
    <Register start="+0x804" size="4" name="RTC_RAR" access="Read/Write" reset_value="0xFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TSRR">
        <Enum name="0" start="0b0" description="Reads to the time seconds register are ignored."/>
        <Enum name="1" start="0b1" description="Reads to the time seconds register complete as normal."/>
      </BitField>
      <BitField start="1" size="1" name="TPRR">
        <Enum name="0" start="0b0" description="Reads to the time prescaler register are ignored."/>
        <Enum name="1" start="0b1" description="Reads to the time prescaler register complete as normal."/>
      </BitField>
      <BitField start="2" size="1" name="TARR">
        <Enum name="0" start="0b0" description="Reads to the time alarm register are ignored."/>
        <Enum name="1" start="0b1" description="Reads to the time alarm register complete as normal."/>
      </BitField>
      <BitField start="3" size="1" name="TCRR">
        <Enum name="0" start="0b0" description="Reads to the time compensation register are ignored."/>
        <Enum name="1" start="0b1" description="Reads to the time compensation register complete as normal."/>
      </BitField>
      <BitField start="4" size="1" name="CRR">
        <Enum name="0" start="0b0" description="Reads to the control register are ignored."/>
        <Enum name="1" start="0b1" description="Reads to the control register complete as normal."/>
      </BitField>
      <BitField start="5" size="1" name="SRR">
        <Enum name="0" start="0b0" description="Reads to the status register are ignored."/>
        <Enum name="1" start="0b1" description="Reads to the status register complete as normal."/>
      </BitField>
      <BitField start="6" size="1" name="LRR">
        <Enum name="0" start="0b0" description="Reads to the lock register are ignored."/>
        <Enum name="1" start="0b1" description="Reads to the lock register complete as normal."/>
      </BitField>
      <BitField start="7" size="1" name="IERR">
        <Enum name="0" start="0b0" description="Reads to the interrupt enable register are ignored."/>
        <Enum name="1" start="0b1" description="Reads to the interrupt enable register complete as normal."/>
      </BitField>
      <BitField start="8" size="1" name="TTSR">
        <Enum name="0" start="0b0" description="Reads to the tamper time seconds register are ignored."/>
        <Enum name="1" start="0b1" description="Reads to the tamper time seconds register complete as normal."/>
      </BitField>
      <BitField start="9" size="1" name="MERR">
        <Enum name="0" start="0b0" description="Reads to the monotonic enable register are ignored."/>
        <Enum name="1" start="0b1" description="Reads to the monotonic enable register complete as normal."/>
      </BitField>
      <BitField start="10" size="1" name="MCLR">
        <Enum name="0" start="0b0" description="Reads to the monotonic counter low register are ignored."/>
        <Enum name="1" start="0b1" description="Reads to the monotonic counter low register complete as normal."/>
      </BitField>
      <BitField start="11" size="1" name="MCHR">
        <Enum name="0" start="0b0" description="Reads to the monotonic counter high register are ignored."/>
        <Enum name="1" start="0b1" description="Reads to the monotonic counter high register complete as normal."/>
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="RFVBAT" start="0x4003E000">
    <Register start="+0+0" size="4" name="RFVBAT_REG0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LL"/>
      <BitField start="8" size="8" name="LH"/>
      <BitField start="16" size="8" name="HL"/>
      <BitField start="24" size="8" name="HH"/>
    </Register>
    <Register start="+0+4" size="4" name="RFVBAT_REG1" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LL"/>
      <BitField start="8" size="8" name="LH"/>
      <BitField start="16" size="8" name="HL"/>
      <BitField start="24" size="8" name="HH"/>
    </Register>
    <Register start="+0+8" size="4" name="RFVBAT_REG2" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LL"/>
      <BitField start="8" size="8" name="LH"/>
      <BitField start="16" size="8" name="HL"/>
      <BitField start="24" size="8" name="HH"/>
    </Register>
    <Register start="+0+12" size="4" name="RFVBAT_REG3" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LL"/>
      <BitField start="8" size="8" name="LH"/>
      <BitField start="16" size="8" name="HL"/>
      <BitField start="24" size="8" name="HH"/>
    </Register>
    <Register start="+0+16" size="4" name="RFVBAT_REG4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LL"/>
      <BitField start="8" size="8" name="LH"/>
      <BitField start="16" size="8" name="HL"/>
      <BitField start="24" size="8" name="HH"/>
    </Register>
    <Register start="+0+20" size="4" name="RFVBAT_REG5" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LL"/>
      <BitField start="8" size="8" name="LH"/>
      <BitField start="16" size="8" name="HL"/>
      <BitField start="24" size="8" name="HH"/>
    </Register>
    <Register start="+0+24" size="4" name="RFVBAT_REG6" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LL"/>
      <BitField start="8" size="8" name="LH"/>
      <BitField start="16" size="8" name="HL"/>
      <BitField start="24" size="8" name="HH"/>
    </Register>
    <Register start="+0+28" size="4" name="RFVBAT_REG7" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LL"/>
      <BitField start="8" size="8" name="LH"/>
      <BitField start="16" size="8" name="HL"/>
      <BitField start="24" size="8" name="HH"/>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LPTMR0" start="0x40040000">
    <Register start="+0" size="4" name="LPTMR0_CSR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TEN">
        <Enum name="0" start="0b0" description="LPTMR is disabled and internal logic is reset."/>
        <Enum name="1" start="0b1" description="LPTMR is enabled."/>
      </BitField>
      <BitField start="1" size="1" name="TMS">
        <Enum name="0" start="0b0" description="Time Counter mode."/>
        <Enum name="1" start="0b1" description="Pulse Counter mode."/>
      </BitField>
      <BitField start="2" size="1" name="TFC">
        <Enum name="0" start="0b0" description="CNR is reset whenever TCF is set."/>
        <Enum name="1" start="0b1" description="CNR is reset on overflow."/>
      </BitField>
      <BitField start="3" size="1" name="TPP">
        <Enum name="0" start="0b0" description="Pulse Counter input source is active-high, and the CNR will increment on the rising-edge."/>
        <Enum name="1" start="0b1" description="Pulse Counter input source is active-low, and the CNR will increment on the falling-edge."/>
      </BitField>
      <BitField start="4" size="2" name="TPS">
        <Enum name="00" start="0b00" description="Pulse counter input 0 is selected."/>
        <Enum name="01" start="0b01" description="Pulse counter input 1 is selected."/>
        <Enum name="10" start="0b10" description="Pulse counter input 2 is selected."/>
        <Enum name="11" start="0b11" description="Pulse counter input 3 is selected."/>
      </BitField>
      <BitField start="6" size="1" name="TIE">
        <Enum name="0" start="0b0" description="Timer interrupt disabled."/>
        <Enum name="1" start="0b1" description="Timer interrupt enabled."/>
      </BitField>
      <BitField start="7" size="1" name="TCF">
        <Enum name="0" start="0b0" description="The value of CNR is not equal to CMR and increments."/>
        <Enum name="1" start="0b1" description="The value of CNR is equal to CMR and increments."/>
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="LPTMR0_PSR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="PCS">
        <Enum name="00" start="0b00" description="Prescaler/glitch filter clock 0 selected."/>
        <Enum name="01" start="0b01" description="Prescaler/glitch filter clock 1 selected."/>
        <Enum name="10" start="0b10" description="Prescaler/glitch filter clock 2 selected."/>
        <Enum name="11" start="0b11" description="Prescaler/glitch filter clock 3 selected."/>
      </BitField>
      <BitField start="2" size="1" name="PBYP">
        <Enum name="0" start="0b0" description="Prescaler/glitch filter is enabled."/>
        <Enum name="1" start="0b1" description="Prescaler/glitch filter is bypassed."/>
      </BitField>
      <BitField start="3" size="4" name="PRESCALE">
        <Enum name="0000" start="0b0000" description="Prescaler divides the prescaler clock by 2; glitch filter does not support this configuration."/>
        <Enum name="0001" start="0b0001" description="Prescaler divides the prescaler clock by 4; glitch filter recognizes change on input pin after 2 rising clock edges."/>
        <Enum name="0010" start="0b0010" description="Prescaler divides the prescaler clock by 8; glitch filter recognizes change on input pin after 4 rising clock edges."/>
        <Enum name="0011" start="0b0011" description="Prescaler divides the prescaler clock by 16; glitch filter recognizes change on input pin after 8 rising clock edges."/>
        <Enum name="0100" start="0b0100" description="Prescaler divides the prescaler clock by 32; glitch filter recognizes change on input pin after 16 rising clock edges."/>
        <Enum name="0101" start="0b0101" description="Prescaler divides the prescaler clock by 64; glitch filter recognizes change on input pin after 32 rising clock edges."/>
        <Enum name="0110" start="0b0110" description="Prescaler divides the prescaler clock by 128; glitch filter recognizes change on input pin after 64 rising clock edges."/>
        <Enum name="0111" start="0b0111" description="Prescaler divides the prescaler clock by 256; glitch filter recognizes change on input pin after 128 rising clock edges."/>
        <Enum name="1000" start="0b1000" description="Prescaler divides the prescaler clock by 512; glitch filter recognizes change on input pin after 256 rising clock edges."/>
        <Enum name="1001" start="0b1001" description="Prescaler divides the prescaler clock by 1024; glitch filter recognizes change on input pin after 512 rising clock edges."/>
        <Enum name="1010" start="0b1010" description="Prescaler divides the prescaler clock by 2048; glitch filter recognizes change on input pin after 1024 rising clock edges."/>
        <Enum name="1011" start="0b1011" description="Prescaler divides the prescaler clock by 4096; glitch filter recognizes change on input pin after 2048 rising clock edges."/>
        <Enum name="1100" start="0b1100" description="Prescaler divides the prescaler clock by 8192; glitch filter recognizes change on input pin after 4096 rising clock edges."/>
        <Enum name="1101" start="0b1101" description="Prescaler divides the prescaler clock by 16,384; glitch filter recognizes change on input pin after 8192 rising clock edges."/>
        <Enum name="1110" start="0b1110" description="Prescaler divides the prescaler clock by 32,768; glitch filter recognizes change on input pin after 16,384 rising clock edges."/>
        <Enum name="1111" start="0b1111" description="Prescaler divides the prescaler clock by 65,536; glitch filter recognizes change on input pin after 32,768 rising clock edges."/>
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="LPTMR0_CMR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="COMPARE"/>
    </Register>
    <Register start="+0xC" size="4" name="LPTMR0_CNR" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="COUNTER"/>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="RFSYS" start="0x40041000">
    <Register start="+0+0" size="4" name="RFSYS_REG0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LL"/>
      <BitField start="8" size="8" name="LH"/>
      <BitField start="16" size="8" name="HL"/>
      <BitField start="24" size="8" name="HH"/>
    </Register>
    <Register start="+0+4" size="4" name="RFSYS_REG1" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LL"/>
      <BitField start="8" size="8" name="LH"/>
      <BitField start="16" size="8" name="HL"/>
      <BitField start="24" size="8" name="HH"/>
    </Register>
    <Register start="+0+8" size="4" name="RFSYS_REG2" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LL"/>
      <BitField start="8" size="8" name="LH"/>
      <BitField start="16" size="8" name="HL"/>
      <BitField start="24" size="8" name="HH"/>
    </Register>
    <Register start="+0+12" size="4" name="RFSYS_REG3" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LL"/>
      <BitField start="8" size="8" name="LH"/>
      <BitField start="16" size="8" name="HL"/>
      <BitField start="24" size="8" name="HH"/>
    </Register>
    <Register start="+0+16" size="4" name="RFSYS_REG4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LL"/>
      <BitField start="8" size="8" name="LH"/>
      <BitField start="16" size="8" name="HL"/>
      <BitField start="24" size="8" name="HH"/>
    </Register>
    <Register start="+0+20" size="4" name="RFSYS_REG5" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LL"/>
      <BitField start="8" size="8" name="LH"/>
      <BitField start="16" size="8" name="HL"/>
      <BitField start="24" size="8" name="HH"/>
    </Register>
    <Register start="+0+24" size="4" name="RFSYS_REG6" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LL"/>
      <BitField start="8" size="8" name="LH"/>
      <BitField start="16" size="8" name="HL"/>
      <BitField start="24" size="8" name="HH"/>
    </Register>
    <Register start="+0+28" size="4" name="RFSYS_REG7" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="LL"/>
      <BitField start="8" size="8" name="LH"/>
      <BitField start="16" size="8" name="HL"/>
      <BitField start="24" size="8" name="HH"/>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TSI0" start="0x40045000">
    <Register start="+0" size="4" name="TSI0_GENCS" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="STPE">
        <Enum name="0" start="0b0" description="Disable TSI when MCU goes into low power modes."/>
        <Enum name="1" start="0b1" description="Allows TSI to continue running in all low power modes."/>
      </BitField>
      <BitField start="1" size="1" name="STM">
        <Enum name="0" start="0b0" description="Software trigger scan."/>
        <Enum name="1" start="0b1" description="Periodical Scan."/>
      </BitField>
      <BitField start="4" size="1" name="ESOR">
        <Enum name="0" start="0b0" description="Out-of-Range interrupt is allowed."/>
        <Enum name="1" start="0b1" description="End-of-Scan interrupt is allowed."/>
      </BitField>
      <BitField start="5" size="1" name="ERIE">
        <Enum name="0" start="0b0" description="Interrupt disabled for error."/>
        <Enum name="1" start="0b1" description="Interrupt enabled for error."/>
      </BitField>
      <BitField start="6" size="1" name="TSIIE">
        <Enum name="0" start="0b0" description="Interrupt from TSI is disabled"/>
        <Enum name="1" start="0b1" description="Interrupt from TSI is enabled"/>
      </BitField>
      <BitField start="7" size="1" name="TSIEN">
        <Enum name="0" start="0b0" description="TSI module is disabled"/>
        <Enum name="1" start="0b1" description="TSI module is enabled"/>
      </BitField>
      <BitField start="8" size="1" name="SWTS"/>
      <BitField start="9" size="1" name="SCNIP"/>
      <BitField start="12" size="1" name="OVRF">
        <Enum name="0" start="0b0" description="No over run."/>
        <Enum name="1" start="0b1" description="Over Run occurred."/>
      </BitField>
      <BitField start="13" size="1" name="EXTERF">
        <Enum name="0" start="0b0" description="No fault happend on TSI electrodes"/>
        <Enum name="1" start="0b1" description="Short to VDD or VSS was detected on one or more electrodes."/>
      </BitField>
      <BitField start="14" size="1" name="OUTRGF"/>
      <BitField start="15" size="1" name="EOSF"/>
      <BitField start="16" size="3" name="PS">
        <Enum name="000" start="0b000" description="Electrode Oscillator Frequency divided by 1"/>
        <Enum name="001" start="0b001" description="Electrode Oscillator Frequency divided by 2"/>
        <Enum name="010" start="0b010" description="Electrode Oscillator Frequency divided by 4"/>
        <Enum name="011" start="0b011" description="Electrode Oscillator Frequency divided by 8"/>
        <Enum name="100" start="0b100" description="Electrode Oscillator Frequency divided by 16"/>
        <Enum name="101" start="0b101" description="Electrode Oscillator Frequency divided by 32"/>
        <Enum name="110" start="0b110" description="Electrode Oscillator Frequency divided by 64"/>
        <Enum name="111" start="0b111" description="Electrode Oscillator Frequency divided by 128"/>
      </BitField>
      <BitField start="19" size="5" name="NSCN">
        <Enum name="00000" start="0b00000" description="Once per electrode"/>
        <Enum name="00001" start="0b00001" description="Twice per electrode"/>
        <Enum name="00010" start="0b00010" description="3 times per electrode"/>
        <Enum name="00011" start="0b00011" description="4 times per electrode"/>
        <Enum name="00100" start="0b00100" description="5 times per electrode"/>
        <Enum name="00101" start="0b00101" description="6 times per electrode"/>
        <Enum name="00110" start="0b00110" description="7 times per electrode"/>
        <Enum name="00111" start="0b00111" description="8 times per electrode"/>
        <Enum name="01000" start="0b01000" description="9 times per electrode"/>
        <Enum name="01001" start="0b01001" description="10 times per electrode"/>
        <Enum name="01010" start="0b01010" description="11 times per electrode"/>
        <Enum name="01011" start="0b01011" description="12 times per electrode"/>
        <Enum name="01100" start="0b01100" description="13 times per electrode"/>
        <Enum name="01101" start="0b01101" description="14 times per electrode"/>
        <Enum name="01110" start="0b01110" description="15 times per electrode"/>
        <Enum name="01111" start="0b01111" description="16 times per electrode"/>
        <Enum name="10000" start="0b10000" description="17 times per electrode"/>
        <Enum name="10001" start="0b10001" description="18 times per electrode"/>
        <Enum name="10010" start="0b10010" description="19 times per electrode"/>
        <Enum name="10011" start="0b10011" description="20 times per electrode"/>
        <Enum name="10100" start="0b10100" description="21 times per electrode"/>
        <Enum name="10101" start="0b10101" description="22 times per electrode"/>
        <Enum name="10110" start="0b10110" description="23 times per electrode"/>
        <Enum name="10111" start="0b10111" description="24 times per electrode"/>
        <Enum name="11000" start="0b11000" description="25 times per electrode"/>
        <Enum name="11001" start="0b11001" description="26 times per electrode"/>
        <Enum name="11010" start="0b11010" description="27 times per electrode"/>
        <Enum name="11011" start="0b11011" description="28 times per electrode"/>
        <Enum name="11100" start="0b11100" description="29 times per electrode"/>
        <Enum name="11101" start="0b11101" description="30 times per electrode"/>
        <Enum name="11110" start="0b11110" description="31 times per electrode"/>
        <Enum name="11111" start="0b11111" description="32 times per electrode"/>
      </BitField>
      <BitField start="24" size="4" name="LPSCNITV">
        <Enum name="0000" start="0b0000" description="1 ms scan interval"/>
        <Enum name="0001" start="0b0001" description="5 ms scan interval"/>
        <Enum name="0010" start="0b0010" description="10 ms scan interval"/>
        <Enum name="0011" start="0b0011" description="15 ms scan interval"/>
        <Enum name="0100" start="0b0100" description="20 ms scan interval"/>
        <Enum name="0101" start="0b0101" description="30 ms scan interval"/>
        <Enum name="0110" start="0b0110" description="40 ms scan interval"/>
        <Enum name="0111" start="0b0111" description="50 ms scan interval"/>
        <Enum name="1000" start="0b1000" description="75 ms scan interval"/>
        <Enum name="1001" start="0b1001" description="100 ms scan interval"/>
        <Enum name="1010" start="0b1010" description="125 ms scan interval"/>
        <Enum name="1011" start="0b1011" description="150 ms scan interval"/>
        <Enum name="1100" start="0b1100" description="200 ms scan interval"/>
        <Enum name="1101" start="0b1101" description="300 ms scan interval"/>
        <Enum name="1110" start="0b1110" description="400 ms scan interval"/>
        <Enum name="1111" start="0b1111" description="500 ms scan interval"/>
      </BitField>
      <BitField start="28" size="1" name="LPCLKS">
        <Enum name="0" start="0b0" description="LPOCLK is selected to determine the scan period in low power mode"/>
        <Enum name="1" start="0b1" description="VLPOSCCLK is selected to determine the scan period in low power mode"/>
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="TSI0_SCANC" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="AMPSC">
        <Enum name="000" start="0b000" description="Input Clock Source divided by 1."/>
        <Enum name="001" start="0b001" description="Input Clock Source divided by 2."/>
        <Enum name="010" start="0b010" description="Input Clock Source divided by 4."/>
        <Enum name="011" start="0b011" description="Input Clock Source divided by 8."/>
        <Enum name="100" start="0b100" description="Input Clock Source divided by 16."/>
        <Enum name="101" start="0b101" description="Input Clock Source divided by 32."/>
        <Enum name="110" start="0b110" description="Input Clock Source divided by 64."/>
        <Enum name="111" start="0b111" description="Input Clock Source divided by 128."/>
      </BitField>
      <BitField start="3" size="2" name="AMCLKS">
        <Enum name="00" start="0b00" description="LPOSCCLK"/>
        <Enum name="01" start="0b01" description="MCGIRCLK."/>
        <Enum name="10" start="0b10" description="OSC0ERCLK."/>
        <Enum name="11" start="0b11" description="Not valid."/>
      </BitField>
      <BitField start="8" size="8" name="SMOD">
        <Enum name="00000000" start="0b00000000" description="Continue Scan."/>
      </BitField>
      <BitField start="16" size="4" name="EXTCHRG">
        <Enum name="0000" start="0b0000" description="2 uA charge current."/>
        <Enum name="0001" start="0b0001" description="4 uA charge current."/>
        <Enum name="0010" start="0b0010" description="6 uA charge current."/>
        <Enum name="0011" start="0b0011" description="8 uA charge current."/>
        <Enum name="0100" start="0b0100" description="10 uA charge current."/>
        <Enum name="0101" start="0b0101" description="12 uA charge current."/>
        <Enum name="0110" start="0b0110" description="14 uA charge current."/>
        <Enum name="0111" start="0b0111" description="16 uA charge current."/>
        <Enum name="1000" start="0b1000" description="18 uA charge current."/>
        <Enum name="1001" start="0b1001" description="20 uA charge current."/>
        <Enum name="1010" start="0b1010" description="22 uA charge current."/>
        <Enum name="1011" start="0b1011" description="24 uA charge current."/>
        <Enum name="1100" start="0b1100" description="26 uA charge current."/>
        <Enum name="1101" start="0b1101" description="28 uA charge current."/>
        <Enum name="1110" start="0b1110" description="30 uA charge current."/>
        <Enum name="1111" start="0b1111" description="32 uA charge current."/>
      </BitField>
      <BitField start="24" size="4" name="REFCHRG">
        <Enum name="0000" start="0b0000" description="2 uA charge current."/>
        <Enum name="0001" start="0b0001" description="4 uA charge current."/>
        <Enum name="0010" start="0b0010" description="6 uA charge current."/>
        <Enum name="0011" start="0b0011" description="8 uA charge current."/>
        <Enum name="0100" start="0b0100" description="10 uA charge current."/>
        <Enum name="0101" start="0b0101" description="12 uA charge current."/>
        <Enum name="0110" start="0b0110" description="14 uA charge current."/>
        <Enum name="0111" start="0b0111" description="16 uA charge current."/>
        <Enum name="1000" start="0b1000" description="18 uA charge current."/>
        <Enum name="1001" start="0b1001" description="20 uA charge current."/>
        <Enum name="1010" start="0b1010" description="22 uA charge current."/>
        <Enum name="1011" start="0b1011" description="24 uA charge current."/>
        <Enum name="1100" start="0b1100" description="26 uA charge current."/>
        <Enum name="1101" start="0b1101" description="28 uA charge current."/>
        <Enum name="1110" start="0b1110" description="30 uA charge current."/>
        <Enum name="1111" start="0b1111" description="32 uA charge current."/>
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="TSI0_PEN" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PEN0">
        <Enum name="0" start="0b0" description="The corresponding pin is not used by TSI."/>
        <Enum name="1" start="0b1" description="The corresponding pin is used by TSI."/>
      </BitField>
      <BitField start="1" size="1" name="PEN1">
        <Enum name="0" start="0b0" description="The corresponding pin is not used by TSI."/>
        <Enum name="1" start="0b1" description="The corresponding pin is used by TSI."/>
      </BitField>
      <BitField start="2" size="1" name="PEN2">
        <Enum name="0" start="0b0" description="The corresponding pin is not used by TSI."/>
        <Enum name="1" start="0b1" description="The corresponding pin is used by TSI."/>
      </BitField>
      <BitField start="3" size="1" name="PEN3">
        <Enum name="0" start="0b0" description="The corresponding pin is not used by TSI."/>
        <Enum name="1" start="0b1" description="The corresponding pin is used by TSI."/>
      </BitField>
      <BitField start="4" size="1" name="PEN4">
        <Enum name="0" start="0b0" description="The corresponding pin is not used by TSI."/>
        <Enum name="1" start="0b1" description="The corresponding pin is used by TSI."/>
      </BitField>
      <BitField start="5" size="1" name="PEN5">
        <Enum name="0" start="0b0" description="The corresponding pin is not used by TSI."/>
        <Enum name="1" start="0b1" description="The corresponding pin is used by TSI."/>
      </BitField>
      <BitField start="6" size="1" name="PEN6">
        <Enum name="0" start="0b0" description="The corresponding pin is not used by TSI."/>
        <Enum name="1" start="0b1" description="The corresponding pin is used by TSI."/>
      </BitField>
      <BitField start="7" size="1" name="PEN7">
        <Enum name="0" start="0b0" description="The corresponding pin is not used by TSI."/>
        <Enum name="1" start="0b1" description="The corresponding pin is used by TSI."/>
      </BitField>
      <BitField start="8" size="1" name="PEN8">
        <Enum name="0" start="0b0" description="The corresponding pin is not used by TSI."/>
        <Enum name="1" start="0b1" description="The corresponding pin is used by TSI."/>
      </BitField>
      <BitField start="9" size="1" name="PEN9">
        <Enum name="0" start="0b0" description="The corresponding pin is not used by TSI."/>
        <Enum name="1" start="0b1" description="The corresponding pin is used by TSI."/>
      </BitField>
      <BitField start="10" size="1" name="PEN10">
        <Enum name="0" start="0b0" description="The corresponding pin is not used by TSI."/>
        <Enum name="1" start="0b1" description="The corresponding pin is used by TSI."/>
      </BitField>
      <BitField start="11" size="1" name="PEN11">
        <Enum name="0" start="0b0" description="The corresponding pin is not used by TSI."/>
        <Enum name="1" start="0b1" description="The corresponding pin is used by TSI."/>
      </BitField>
      <BitField start="12" size="1" name="PEN12">
        <Enum name="0" start="0b0" description="The corresponding pin is not used by TSI."/>
        <Enum name="1" start="0b1" description="The corresponding pin is used by TSI."/>
      </BitField>
      <BitField start="13" size="1" name="PEN13">
        <Enum name="0" start="0b0" description="The corresponding pin is not used by TSI."/>
        <Enum name="1" start="0b1" description="The corresponding pin is used by TSI."/>
      </BitField>
      <BitField start="14" size="1" name="PEN14">
        <Enum name="0" start="0b0" description="The corresponding pin is not used by TSI."/>
        <Enum name="1" start="0b1" description="The corresponding pin is used by TSI."/>
      </BitField>
      <BitField start="15" size="1" name="PEN15">
        <Enum name="0" start="0b0" description="The corresponding pin is not used by TSI."/>
        <Enum name="1" start="0b1" description="The corresponding pin is used by TSI."/>
      </BitField>
      <BitField start="16" size="4" name="LPSP">
        <Enum name="0000" start="0b0000" description="TSI_IN[0] is active in low power mode."/>
        <Enum name="0001" start="0b0001" description="TSI_IN[1] is active in low power mode."/>
        <Enum name="0010" start="0b0010" description="TSI_IN[2] is active in low power mode."/>
        <Enum name="0011" start="0b0011" description="TSI_IN[3] is active in low power mode."/>
        <Enum name="0100" start="0b0100" description="TSI_IN[4] is active in low power mode."/>
        <Enum name="0101" start="0b0101" description="TSI_IN[5] is active in low power mode."/>
        <Enum name="0110" start="0b0110" description="TSI_IN[6] is active in low power mode."/>
        <Enum name="0111" start="0b0111" description="TSI_IN[7] is active in low power mode."/>
        <Enum name="1000" start="0b1000" description="TSI_IN[8] is active in low power mode."/>
        <Enum name="1001" start="0b1001" description="TSI_IN[9] is active in low power mode."/>
        <Enum name="1010" start="0b1010" description="TSI_IN[10] is active in low power mode."/>
        <Enum name="1011" start="0b1011" description="TSI_IN[11] is active in low power mode."/>
        <Enum name="1100" start="0b1100" description="TSI_IN[12] is active in low power mode."/>
        <Enum name="1101" start="0b1101" description="TSI_IN[13] is active in low power mode."/>
        <Enum name="1110" start="0b1110" description="TSI_IN[14] is active in low power mode."/>
        <Enum name="1111" start="0b1111" description="TSI_IN[15] is active in low power mode."/>
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="TSI0_WUCNTR" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="WUCNT"/>
    </Register>
    <Register start="+0x100+0" size="4" name="TSI0_CNTR1" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CTN1"/>
      <BitField start="16" size="16" name="CTN"/>
    </Register>
    <Register start="+0x100+4" size="4" name="TSI0_CNTR3" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CTN1"/>
      <BitField start="16" size="16" name="CTN"/>
    </Register>
    <Register start="+0x100+8" size="4" name="TSI0_CNTR5" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CTN1"/>
      <BitField start="16" size="16" name="CTN"/>
    </Register>
    <Register start="+0x100+12" size="4" name="TSI0_CNTR7" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CTN1"/>
      <BitField start="16" size="16" name="CTN"/>
    </Register>
    <Register start="+0x100+16" size="4" name="TSI0_CNTR9" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CTN1"/>
      <BitField start="16" size="16" name="CTN"/>
    </Register>
    <Register start="+0x100+20" size="4" name="TSI0_CNTR11" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CTN1"/>
      <BitField start="16" size="16" name="CTN"/>
    </Register>
    <Register start="+0x100+24" size="4" name="TSI0_CNTR13" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CTN1"/>
      <BitField start="16" size="16" name="CTN"/>
    </Register>
    <Register start="+0x100+28" size="4" name="TSI0_CNTR15" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CTN1"/>
      <BitField start="16" size="16" name="CTN"/>
    </Register>
    <Register start="+0x120" size="4" name="TSI0_THRESHOLD" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="HTHH"/>
      <BitField start="16" size="16" name="LTHH"/>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SIM" start="0x40047000">
    <Register start="+0" size="4" name="SIM_SOPT1" access="Read/Write" reset_value="0x80009000" reset_mask="0xFFFFFFC0">
      <BitField start="12" size="4" name="RAMSIZE">
        <Enum name="0000" start="0b0000" description="Undefined"/>
        <Enum name="0001" start="0b0001" description="Undefined"/>
        <Enum name="0010" start="0b0010" description="Undefined"/>
        <Enum name="0011" start="0b0011" description="Undefined"/>
        <Enum name="0100" start="0b0100" description="Undefined"/>
        <Enum name="0101" start="0b0101" description="Undefined"/>
        <Enum name="0110" start="0b0110" description="Undefined"/>
        <Enum name="0111" start="0b0111" description="Undefined"/>
        <Enum name="1000" start="0b1000" description="Undefined"/>
        <Enum name="1001" start="0b1001" description="128 KB"/>
        <Enum name="1010" start="0b1010" description="Undefined"/>
        <Enum name="1011" start="0b1011" description="Undefined"/>
        <Enum name="1100" start="0b1100" description="Undefined"/>
        <Enum name="1101" start="0b1101" description="Undefined"/>
        <Enum name="1110" start="0b1110" description="Undefined"/>
        <Enum name="1111" start="0b1111" description="Undefined"/>
      </BitField>
      <BitField start="19" size="1" name="OSC32KSEL">
        <Enum name="0" start="0b0" description="System oscillator (OSC32KCLK)"/>
        <Enum name="1" start="0b1" description="RTC oscillator"/>
      </BitField>
      <BitField start="29" size="1" name="USBVSTBY">
        <Enum name="0" start="0b0" description="USB voltage regulator not in standby during VLPR and VLPW modes."/>
        <Enum name="1" start="0b1" description="USB voltage regulator in standby during VLPR and VLPW modes."/>
      </BitField>
      <BitField start="30" size="1" name="USBSSTBY">
        <Enum name="0" start="0b0" description="USB voltage regulator not in standby during Stop, VLPS, LLS and VLLS modes."/>
        <Enum name="1" start="0b1" description="USB voltage regulator in standby during Stop, VLPS, LLS and VLLS modes."/>
      </BitField>
      <BitField start="31" size="1" name="USBREGEN">
        <Enum name="0" start="0b0" description="USB voltage regulator is disabled."/>
        <Enum name="1" start="0b1" description="USB voltage regulator is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="SIM_SOPT1CFG" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="1" name="URWE">
        <Enum name="0" start="0b0" description="SOPT1[USBREGEN] cannot be written."/>
        <Enum name="1" start="0b1" description="SOPT1[USBREGEN] can be written."/>
      </BitField>
      <BitField start="25" size="1" name="UVSWE">
        <Enum name="0" start="0b0" description="SOPT1[USBVSTBY] cannot be written."/>
        <Enum name="1" start="0b1" description="SOPT1[USBVSTBY] can be written."/>
      </BitField>
      <BitField start="26" size="1" name="USSWE">
        <Enum name="0" start="0b0" description="SOPT1[USBSSTBY] cannot be written."/>
        <Enum name="1" start="0b1" description="SOPT1[USBSSTBY] can be written."/>
      </BitField>
    </Register>
    <Register start="+0x1004" size="4" name="SIM_SOPT2" access="Read/Write" reset_value="0x44001004" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="2" name="USBHSRC">
        <Enum name="00" start="0b00" description="Bus clock"/>
        <Enum name="01" start="0b01" description="MCGPLL0CLK"/>
        <Enum name="10" start="0b10" description="MCGPLL1CLK"/>
        <Enum name="11" start="0b11" description="OSC0ERCLK"/>
      </BitField>
      <BitField start="4" size="1" name="RTCCLKOUTSEL">
        <Enum name="0" start="0b0" description="RTC 1 Hz clock drives RTC CLKOUT."/>
        <Enum name="1" start="0b1" description="RTC 32 kHz oscillator drives RTC CLKOUT."/>
      </BitField>
      <BitField start="5" size="3" name="CLKOUTSEL">
        <Enum name="000" start="0b000" description="FlexBus clock (reset value)"/>
        <Enum name="001" start="0b001" description="Reserved"/>
        <Enum name="010" start="0b010" description="Flash ungated clock"/>
        <Enum name="011" start="0b011" description="LPO clock (1 kHz)"/>
        <Enum name="100" start="0b100" description="MCGIRCLK"/>
        <Enum name="101" start="0b101" description="RTC 32 kHz clock"/>
        <Enum name="110" start="0b110" description="OSC0ERCLK"/>
        <Enum name="111" start="0b111" description="OSC1ERCLK"/>
      </BitField>
      <BitField start="8" size="2" name="FBSL">
        <Enum name="00" start="0b00" description="All off-chip accesses (op code and data) via the FlexBus are disallowed."/>
        <Enum name="10" start="0b10" description="Off-chip op code accesses are disallowed. Data accesses are allowed."/>
        <Enum name="11" start="0b11" description="Off-chip op code accesses and data accesses are allowed."/>
      </BitField>
      <BitField start="11" size="1" name="CMTUARTPAD">
        <Enum name="0" start="0b0" description="Single-pad drive strength for CMT IRO or UART0_TXD."/>
        <Enum name="1" start="0b1" description="Dual-pad drive strength for CMT IRO or UART0_TXD."/>
      </BitField>
      <BitField start="12" size="1" name="TRACECLKSEL">
        <Enum name="0" start="0b0" description="MCGCLKOUT"/>
        <Enum name="1" start="0b1" description="Core/system clock"/>
      </BitField>
      <BitField start="15" size="1" name="NFC_CLKSEL">
        <Enum name="0" start="0b0" description="Clock divider NFC clock"/>
        <Enum name="1" start="0b1" description="EXTAL1 clock."/>
      </BitField>
      <BitField start="16" size="2" name="PLLFLLSEL">
        <Enum name="00" start="0b00" description="MCGFLLCLK"/>
        <Enum name="01" start="0b01" description="MCGPLL0CLK"/>
        <Enum name="10" start="0b10" description="MCGPLL1CLK"/>
        <Enum name="11" start="0b11" description="System Platform clock"/>
      </BitField>
      <BitField start="18" size="1" name="USBF_CLKSEL">
        <Enum name="0" start="0b0" description="External bypass clock (PTE26)"/>
        <Enum name="1" start="0b1" description="Clock divider USB FS clock"/>
      </BitField>
      <BitField start="20" size="2" name="TIMESRC">
        <Enum name="00" start="0b00" description="System platform clock"/>
        <Enum name="01" start="0b01" description="MCGPLLCLK/MCGFLLCLK selected by PLLFLLSEL[1:0]"/>
        <Enum name="10" start="0b10" description="OSC0ERCLK"/>
        <Enum name="11" start="0b11" description="External bypass clock (PTE26)"/>
      </BitField>
      <BitField start="22" size="2" name="USBFSRC">
        <Enum name="00" start="0b00" description="MCGPLLCLK/MCGFLLCLK selected by PLLFLLSEL[1:0]"/>
        <Enum name="01" start="0b01" description="MCGPLL0CLK"/>
        <Enum name="10" start="0b10" description="MCGPLL1CLK"/>
        <Enum name="11" start="0b11" description="OSC0ERCLK"/>
      </BitField>
      <BitField start="28" size="2" name="ESDHCSRC">
        <Enum name="00" start="0b00" description="Core/system clock"/>
        <Enum name="01" start="0b01" description="MCGPLLCLK/MCGFLLCLK selected by PLLFLLSEL[1:0]"/>
        <Enum name="10" start="0b10" description="OSC0ERCLK"/>
        <Enum name="11" start="0b11" description="External bypass clock (PTD11)"/>
      </BitField>
      <BitField start="30" size="2" name="NFCSRC">
        <Enum name="00" start="0b00" description="Bus clock"/>
        <Enum name="01" start="0b01" description="MCGPLL0CLK"/>
        <Enum name="10" start="0b10" description="MCGPLL1CLK"/>
        <Enum name="11" start="0b11" description="OSC0ERCLK"/>
      </BitField>
    </Register>
    <Register start="+0x100C" size="4" name="SIM_SOPT4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FTM0FLT0">
        <Enum name="0" start="0b0" description="FTM0_FLT0 drives FTM 0 fault 0."/>
        <Enum name="1" start="0b1" description="CMP0 OUT drives FTM 0 fault 0."/>
      </BitField>
      <BitField start="1" size="1" name="FTM0FLT1">
        <Enum name="0" start="0b0" description="FTM0_FLT1 drives FTM 0 fault 1."/>
        <Enum name="1" start="0b1" description="CMP1 OUT drives FTM 0 fault 1."/>
      </BitField>
      <BitField start="2" size="1" name="FTM0FLT2">
        <Enum name="0" start="0b0" description="FTM0_FLT2 drives FTM 0 fault 2."/>
        <Enum name="1" start="0b1" description="CMP2 OUT drives FTM 0 fault 2."/>
      </BitField>
      <BitField start="3" size="1" name="FTM0FLT3">
        <Enum name="0" start="0b0" description="FTM0_FLT3 drives FTM 0 fault 3."/>
        <Enum name="1" start="0b1" description="CMP0 OUT drives FTM 0 fault 3."/>
      </BitField>
      <BitField start="4" size="1" name="FTM1FLT0">
        <Enum name="0" start="0b0" description="FTM1_FLT0 drives FTM 1 fault 0."/>
        <Enum name="1" start="0b1" description="CMP0 OUT drives FTM 1 fault 0."/>
      </BitField>
      <BitField start="8" size="1" name="FTM2FLT0">
        <Enum name="0" start="0b0" description="FTM2_FLT0 drives FTM 2 fault 0."/>
        <Enum name="1" start="0b1" description="CMP0 OUT drives FTM 2 fault 0."/>
      </BitField>
      <BitField start="12" size="1" name="FTM3FLT0">
        <Enum name="0" start="0b0" description="FTM3_FLT0 drives FTM 2 fault 0."/>
        <Enum name="1" start="0b1" description="CMP0 OUT drives FTM 2 fault 0."/>
      </BitField>
      <BitField start="18" size="2" name="FTM1CH0SRC">
        <Enum name="00" start="0b00" description="FTM1_CH0 pin"/>
        <Enum name="01" start="0b01" description="CMP0 output"/>
        <Enum name="10" start="0b10" description="CMP1 output"/>
        <Enum name="11" start="0b11" description="USB SOF trigger"/>
      </BitField>
      <BitField start="20" size="2" name="FTM2CH0SRC">
        <Enum name="00" start="0b00" description="FTM2_CH0 pin"/>
        <Enum name="01" start="0b01" description="CMP0 output"/>
        <Enum name="10" start="0b10" description="CMP1 output"/>
        <Enum name="11" start="0b11" description="Reserved"/>
      </BitField>
      <BitField start="24" size="1" name="FTM0CLKSEL">
        <Enum name="0" start="0b0" description="FTM0 external clock driven by FTM CLKIN0 pin"/>
        <Enum name="1" start="0b1" description="FTM0 external clock driven by FTM CLKIN1 pin."/>
      </BitField>
      <BitField start="25" size="1" name="FTM1CLKSEL">
        <Enum name="0" start="0b0" description="FTM1 external clock driven by FTM CLKIN0 pin."/>
        <Enum name="1" start="0b1" description="FTM1 external clock driven by FTM CLKIN1 pin."/>
      </BitField>
      <BitField start="26" size="1" name="FTM2CLKSEL">
        <Enum name="0" start="0b0" description="FTM2 external clock driven by FTM CLKIN0 pin."/>
        <Enum name="1" start="0b1" description="FTM2 external clock driven by FTM CLKIN1 pin."/>
      </BitField>
      <BitField start="27" size="1" name="FTM3CLKSEL">
        <Enum name="0" start="0b0" description="FTM3 external clock driven by FTM CLKIN0 pin."/>
        <Enum name="1" start="0b1" description="FTM3 external clock driven by FTM CLKIN1 pin ."/>
      </BitField>
      <BitField start="28" size="1" name="FTM0TRG0SRC">
        <Enum name="0" start="0b0" description="CMP0 OUT drives FTM0 hardware trigger 0."/>
        <Enum name="1" start="0b1" description="FTM1 channel match trigger drives FTM0 hardware trigger 0."/>
      </BitField>
      <BitField start="29" size="1" name="FTM0TRG1SRC">
        <Enum name="0" start="0b0" description="PDB output trigger 1 drives FTM0 hardware trigger 1."/>
        <Enum name="1" start="0b1" description="FTM2 channel match trigger drives FTM0 hardware trigger 1."/>
      </BitField>
      <BitField start="30" size="1" name="FTM3TRG0SRC">
        <Enum name="0" start="0b0" description="CMP3 OUT drives FTM3 hardware trigger 0."/>
        <Enum name="1" start="0b1" description="FTM1 channel match trigger drives FTM3 hardware trigger 0."/>
      </BitField>
      <BitField start="31" size="1" name="FTM3TRG1SRC">
        <Enum name="0" start="0b0" description="PDB output trigger 3 drives FTM3 hardware trigger 1."/>
        <Enum name="1" start="0b1" description="FTM2 channel match trigger drives FTM3 hardware trigger 1."/>
      </BitField>
    </Register>
    <Register start="+0x1010" size="4" name="SIM_SOPT5" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="UART0TXSRC">
        <Enum name="00" start="0b00" description="UART0_TX pin"/>
        <Enum name="01" start="0b01" description="UART0_TX pin modulated with FTM1 channel 0 output"/>
        <Enum name="10" start="0b10" description="UART0_TX pin modulated with FTM2 channel 0 output"/>
        <Enum name="11" start="0b11" description="Reserved"/>
      </BitField>
      <BitField start="2" size="2" name="UART0RXSRC">
        <Enum name="00" start="0b00" description="UART0_RX pin"/>
        <Enum name="01" start="0b01" description="CMP0"/>
        <Enum name="10" start="0b10" description="CMP1"/>
        <Enum name="11" start="0b11" description="Reserved"/>
      </BitField>
      <BitField start="4" size="2" name="UART1TXSRC">
        <Enum name="00" start="0b00" description="UART1_TX pin"/>
        <Enum name="01" start="0b01" description="UART1_TX pin modulated with FTM1 channel 0 Output"/>
        <Enum name="10" start="0b10" description="UART1_TX pin modulated with FTM2 channel 0 Output"/>
        <Enum name="11" start="0b11" description="Reserved"/>
      </BitField>
      <BitField start="6" size="2" name="UART1RXSRC">
        <Enum name="00" start="0b00" description="UART1_RX pin"/>
        <Enum name="01" start="0b01" description="CMP0"/>
        <Enum name="10" start="0b10" description="CMP1"/>
        <Enum name="11" start="0b11" description="Reserved"/>
      </BitField>
    </Register>
    <Register start="+0x1014" size="4" name="SIM_SOPT6" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="MCC"/>
      <BitField start="16" size="4" name="PCR"/>
    </Register>
    <Register start="+0x1018" size="4" name="SIM_SOPT7" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="ADC0TRGSEL">
        <Enum name="0000" start="0b0000" description="External trigger"/>
        <Enum name="0001" start="0b0001" description="High speed comparator 0 asynchronous interrupt"/>
        <Enum name="0010" start="0b0010" description="High speed comparator 1 asynchronous interrupt"/>
        <Enum name="0011" start="0b0011" description="High speed comparator 2 asynchronous interrupt"/>
        <Enum name="0100" start="0b0100" description="PIT trigger 0"/>
        <Enum name="0101" start="0b0101" description="PIT trigger 1"/>
        <Enum name="0110" start="0b0110" description="PIT trigger 2"/>
        <Enum name="0111" start="0b0111" description="PIT trigger 3"/>
        <Enum name="1000" start="0b1000" description="FTM0 trigger"/>
        <Enum name="1001" start="0b1001" description="FTM1 trigger"/>
        <Enum name="1010" start="0b1010" description="FTM2 trigger"/>
        <Enum name="1011" start="0b1011" description="FTM3 trigger"/>
        <Enum name="1100" start="0b1100" description="RTC alarm"/>
        <Enum name="1101" start="0b1101" description="RTC seconds"/>
        <Enum name="1110" start="0b1110" description="Low-power timer trigger"/>
        <Enum name="1111" start="0b1111" description="High speed comparator 3 asynchronous interrupt"/>
      </BitField>
      <BitField start="4" size="1" name="ADC0PRETRGSEL">
        <Enum name="0" start="0b0" description="Pre-trigger A selected for ADC0."/>
        <Enum name="1" start="0b1" description="Pre-trigger B selected for ADC0."/>
      </BitField>
      <BitField start="7" size="1" name="ADC0ALTTRGEN">
        <Enum name="0" start="0b0" description="PDB trigger selected for ADC0."/>
        <Enum name="1" start="0b1" description="Alternate trigger selected for ADC0."/>
      </BitField>
      <BitField start="8" size="4" name="ADC1TRGSEL">
        <Enum name="0000" start="0b0000" description="External trigger"/>
        <Enum name="0001" start="0b0001" description="High speed comparator 0 asynchronous interrupt"/>
        <Enum name="0010" start="0b0010" description="High speed comparator 1 asynchronous interrupt"/>
        <Enum name="0011" start="0b0011" description="High speed comparator 2 asynchronous interrupt"/>
        <Enum name="0100" start="0b0100" description="PIT trigger 0"/>
        <Enum name="0101" start="0b0101" description="PIT trigger 1"/>
        <Enum name="0110" start="0b0110" description="PIT trigger 2"/>
        <Enum name="0111" start="0b0111" description="PIT trigger 3"/>
        <Enum name="1000" start="0b1000" description="FTM0 trigger"/>
        <Enum name="1001" start="0b1001" description="FTM1 trigger"/>
        <Enum name="1010" start="0b1010" description="FTM2 trigger"/>
        <Enum name="1011" start="0b1011" description="FTM3 trigger"/>
        <Enum name="1100" start="0b1100" description="RTC alarm"/>
        <Enum name="1101" start="0b1101" description="RTC seconds"/>
        <Enum name="1110" start="0b1110" description="Low-power timer trigger"/>
        <Enum name="1111" start="0b1111" description="High speed comparator 3 asynchronous interrupt"/>
      </BitField>
      <BitField start="12" size="1" name="ADC1PRETRGSEL">
        <Enum name="0" start="0b0" description="Pre-trigger A selected for ADC1."/>
        <Enum name="1" start="0b1" description="Pre-trigger B selected for ADC1."/>
      </BitField>
      <BitField start="15" size="1" name="ADC1ALTTRGEN">
        <Enum name="0" start="0b0" description="PDB trigger selected for ADC1."/>
        <Enum name="1" start="0b1" description="Alternate trigger selected for ADC1."/>
      </BitField>
      <BitField start="16" size="4" name="ADC2TRGSEL">
        <Enum name="0000" start="0b0000" description="External trigger"/>
        <Enum name="0001" start="0b0001" description="High speed comparator 0 asynchronous interrupt"/>
        <Enum name="0010" start="0b0010" description="High speed comparator 1 asynchronous interrupt"/>
        <Enum name="0011" start="0b0011" description="High speed comparator 2 asynchronous interrupt"/>
        <Enum name="0100" start="0b0100" description="PIT trigger 0"/>
        <Enum name="0101" start="0b0101" description="PIT trigger 1"/>
        <Enum name="0110" start="0b0110" description="PIT trigger 2"/>
        <Enum name="0111" start="0b0111" description="PIT trigger 3"/>
        <Enum name="1000" start="0b1000" description="FTM0 trigger"/>
        <Enum name="1001" start="0b1001" description="FTM1 trigger"/>
        <Enum name="1010" start="0b1010" description="FTM2 trigger"/>
        <Enum name="1011" start="0b1011" description="FTM3 trigger"/>
        <Enum name="1100" start="0b1100" description="RTC alarm"/>
        <Enum name="1101" start="0b1101" description="RTC seconds"/>
        <Enum name="1110" start="0b1110" description="Low-power timer trigger"/>
        <Enum name="1111" start="0b1111" description="High speed comparator 3 asynchronous interrupt"/>
      </BitField>
      <BitField start="20" size="1" name="ADC2PRETRGSEL">
        <Enum name="0" start="0b0" description="Pre-trigger A selected for ADC2."/>
        <Enum name="1" start="0b1" description="Pre-trigger B selected for ADC2."/>
      </BitField>
      <BitField start="23" size="1" name="ADC2ALTTRGEN">
        <Enum name="0" start="0b0" description="PDB trigger selected for ADC2."/>
        <Enum name="1" start="0b1" description="Alternate trigger selected for ADC2."/>
      </BitField>
      <BitField start="24" size="4" name="ADC3TRGSEL">
        <Enum name="0000" start="0b0000" description="External trigger"/>
        <Enum name="0001" start="0b0001" description="High speed comparator 0 asynchronous interrupt"/>
        <Enum name="0010" start="0b0010" description="High speed comparator 1 asynchronous interrupt"/>
        <Enum name="0011" start="0b0011" description="High speed comparator 2 asynchronous interrupt"/>
        <Enum name="0100" start="0b0100" description="PIT trigger 0"/>
        <Enum name="0101" start="0b0101" description="PIT trigger 1"/>
        <Enum name="0110" start="0b0110" description="PIT trigger 2"/>
        <Enum name="0111" start="0b0111" description="PIT trigger 3"/>
        <Enum name="1000" start="0b1000" description="FTM0 trigger"/>
        <Enum name="1001" start="0b1001" description="FTM1 trigger"/>
        <Enum name="1010" start="0b1010" description="FTM2 trigger"/>
        <Enum name="1011" start="0b1011" description="FTM3 trigger"/>
        <Enum name="1100" start="0b1100" description="RTC alarm"/>
        <Enum name="1101" start="0b1101" description="RTC seconds"/>
        <Enum name="1110" start="0b1110" description="Low-power timer trigger"/>
        <Enum name="1111" start="0b1111" description="High speed comparator 3 asynchronous interrupt"/>
      </BitField>
      <BitField start="28" size="1" name="ADC3PRETRGSEL">
        <Enum name="0" start="0b0" description="Pre-trigger A selected for ADC3."/>
        <Enum name="1" start="0b1" description="Pre-trigger B selected for ADC3."/>
      </BitField>
      <BitField start="31" size="1" name="ADC3ALTTRGEN">
        <Enum name="0" start="0b0" description="PDB trigger selected for ADC3."/>
        <Enum name="1" start="0b1" description="Alternate trigger selected for ADC3."/>
      </BitField>
    </Register>
    <Register start="+0x1024" size="4" name="SIM_SDID" access="ReadOnly" reset_value="0x180" reset_mask="0xFFFFFF80">
      <BitField start="0" size="4" name="PINID">
        <Enum name="0000" start="0b0000" description="Reserved"/>
        <Enum name="0001" start="0b0001" description="Reserved"/>
        <Enum name="0010" start="0b0010" description="Reserved"/>
        <Enum name="0011" start="0b0011" description="Reserved"/>
        <Enum name="0100" start="0b0100" description="Reserved"/>
        <Enum name="0101" start="0b0101" description="Reserved"/>
        <Enum name="0110" start="0b0110" description="Reserved"/>
        <Enum name="0111" start="0b0111" description="Reserved"/>
        <Enum name="1000" start="0b1000" description="Reserved"/>
        <Enum name="1001" start="0b1001" description="Reserved"/>
        <Enum name="1010" start="0b1010" description="144-pin"/>
        <Enum name="1011" start="0b1011" description="Reserved"/>
        <Enum name="1100" start="0b1100" description="196-pin"/>
        <Enum name="1101" start="0b1101" description="Reserved"/>
        <Enum name="1110" start="0b1110" description="256-pin"/>
        <Enum name="1111" start="0b1111" description="Reserved"/>
      </BitField>
      <BitField start="4" size="3" name="FAMID">
        <Enum name="000" start="0b000" description="K10"/>
        <Enum name="001" start="0b001" description="K20"/>
        <Enum name="010" start="0b010" description="K61"/>
        <Enum name="011" start="0b011" description="Reserved"/>
        <Enum name="100" start="0b100" description="K60"/>
        <Enum name="101" start="0b101" description="K70"/>
        <Enum name="110" start="0b110" description="Reserved"/>
        <Enum name="111" start="0b111" description="Reserved"/>
      </BitField>
      <BitField start="12" size="4" name="REVID"/>
    </Register>
    <Register start="+0x1028" size="4" name="SIM_SCGC1" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="1" name="OSC1">
        <Enum name="0" start="0b0" description="Clock is disabled."/>
        <Enum name="1" start="0b1" description="Clock is enabled."/>
      </BitField>
      <BitField start="10" size="1" name="UART4">
        <Enum name="0" start="0b0" description="Clock is disabled."/>
        <Enum name="1" start="0b1" description="Clock is enabled."/>
      </BitField>
      <BitField start="11" size="1" name="UART5">
        <Enum name="0" start="0b0" description="Clock is disabled."/>
        <Enum name="1" start="0b1" description="Clock is enabled."/>
      </BitField>
    </Register>
    <Register start="+0x102C" size="4" name="SIM_SCGC2" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ENET">
        <Enum name="0" start="0b0" description="Clock is disabled."/>
        <Enum name="1" start="0b1" description="Clock is enabled."/>
      </BitField>
      <BitField start="12" size="1" name="DAC0">
        <Enum name="0" start="0b0" description="Clock is disabled."/>
        <Enum name="1" start="0b1" description="Clock is enabled."/>
      </BitField>
      <BitField start="13" size="1" name="DAC1">
        <Enum name="0" start="0b0" description="Clock is disabled."/>
        <Enum name="1" start="0b1" description="Clock is enabled."/>
      </BitField>
    </Register>
    <Register start="+0x1030" size="4" name="SIM_SCGC3" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RNGA">
        <Enum name="0" start="0b0" description="Clock is disabled."/>
        <Enum name="1" start="0b1" description="Clock is enabled."/>
      </BitField>
      <BitField start="4" size="1" name="FLEXCAN1">
        <Enum name="0" start="0b0" description="Clock is disabled."/>
        <Enum name="1" start="0b1" description="Clock is enabled."/>
      </BitField>
      <BitField start="8" size="1" name="NFC">
        <Enum name="0" start="0b0" description="Clock is disabled."/>
        <Enum name="1" start="0b1" description="Clock is enabled."/>
      </BitField>
      <BitField start="12" size="1" name="DSPI2">
        <Enum name="0" start="0b0" description="Clock is disabled."/>
        <Enum name="1" start="0b1" description="Clock is enabled."/>
      </BitField>
      <BitField start="15" size="1" name="SAI1">
        <Enum name="0" start="0b0" description="Clock is disabled."/>
        <Enum name="1" start="0b1" description="Clock is enabled."/>
      </BitField>
      <BitField start="17" size="1" name="ESDHC">
        <Enum name="0" start="0b0" description="Clock is disabled."/>
        <Enum name="1" start="0b1" description="Clock is enabled."/>
      </BitField>
      <BitField start="24" size="1" name="FTM2">
        <Enum name="0" start="0b0" description="Clock is disabled."/>
        <Enum name="1" start="0b1" description="Clock is enabled."/>
      </BitField>
      <BitField start="25" size="1" name="FTM3">
        <Enum name="0" start="0b0" description="Clock is disabled."/>
        <Enum name="1" start="0b1" description="Clock is enabled."/>
      </BitField>
      <BitField start="27" size="1" name="ADC1">
        <Enum name="0" start="0b0" description="Clock is disabled."/>
        <Enum name="1" start="0b1" description="Clock is enabled."/>
      </BitField>
      <BitField start="28" size="1" name="ADC3">
        <Enum name="0" start="0b0" description="Clock is disabled."/>
        <Enum name="1" start="0b1" description="Clock is enabled."/>
      </BitField>
    </Register>
    <Register start="+0x1034" size="4" name="SIM_SCGC4" access="Read/Write" reset_value="0xF0100030" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="EWM">
        <Enum name="0" start="0b0" description="Clock is disabled."/>
        <Enum name="1" start="0b1" description="Clock is enabled."/>
      </BitField>
      <BitField start="2" size="1" name="CMT">
        <Enum name="0" start="0b0" description="Clock is disabled."/>
        <Enum name="1" start="0b1" description="Clock is enabled."/>
      </BitField>
      <BitField start="6" size="1" name="IIC0">
        <Enum name="0" start="0b0" description="Clock is disabled."/>
        <Enum name="1" start="0b1" description="Clock is enabled."/>
      </BitField>
      <BitField start="7" size="1" name="IIC1">
        <Enum name="0" start="0b0" description="Clock is disabled."/>
        <Enum name="1" start="0b1" description="Clock is enabled."/>
      </BitField>
      <BitField start="10" size="1" name="UART0">
        <Enum name="0" start="0b0" description="Clock is disabled."/>
        <Enum name="1" start="0b1" description="Clock is enabled."/>
      </BitField>
      <BitField start="11" size="1" name="UART1">
        <Enum name="0" start="0b0" description="Clock is disabled."/>
        <Enum name="1" start="0b1" description="Clock is enabled."/>
      </BitField>
      <BitField start="12" size="1" name="UART2">
        <Enum name="0" start="0b0" description="Clock is disabled."/>
        <Enum name="1" start="0b1" description="Clock is enabled."/>
      </BitField>
      <BitField start="13" size="1" name="UART3">
        <Enum name="0" start="0b0" description="Clock is disabled."/>
        <Enum name="1" start="0b1" description="Clock is enabled."/>
      </BitField>
      <BitField start="18" size="1" name="USBFS">
        <Enum name="0" start="0b0" description="Clock is disabled."/>
        <Enum name="1" start="0b1" description="Clock is enabled."/>
      </BitField>
      <BitField start="19" size="1" name="CMP">
        <Enum name="0" start="0b0" description="Clock is disabled."/>
        <Enum name="1" start="0b1" description="Clock is enabled."/>
      </BitField>
      <BitField start="20" size="1" name="VREF">
        <Enum name="0" start="0b0" description="Clock is disabled."/>
        <Enum name="1" start="0b1" description="Clock is enabled."/>
      </BitField>
      <BitField start="28" size="1" name="LLWU">
        <Enum name="0" start="0b0" description="Clock is disabled."/>
        <Enum name="1" start="0b1" description="Clock is enabled."/>
      </BitField>
    </Register>
    <Register start="+0x1038" size="4" name="SIM_SCGC5" access="Read/Write" reset_value="0x40180" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LPTIMER">
        <Enum name="0" start="0b0" description="Clock is disabled."/>
        <Enum name="1" start="0b1" description="Clock is enabled."/>
      </BitField>
      <BitField start="1" size="1" name="REGFILE">
        <Enum name="0" start="0b0" description="Clock is disabled."/>
        <Enum name="1" start="0b1" description="Clock is enabled."/>
      </BitField>
      <BitField start="5" size="1" name="TSI">
        <Enum name="0" start="0b0" description="Clock is disabled."/>
        <Enum name="1" start="0b1" description="Clock is enabled."/>
      </BitField>
      <BitField start="9" size="1" name="PORTA">
        <Enum name="0" start="0b0" description="Clock is disabled."/>
        <Enum name="1" start="0b1" description="Clock is enabled."/>
      </BitField>
      <BitField start="10" size="1" name="PORTB">
        <Enum name="0" start="0b0" description="Clock is disabled."/>
        <Enum name="1" start="0b1" description="Clock is enabled."/>
      </BitField>
      <BitField start="11" size="1" name="PORTC">
        <Enum name="0" start="0b0" description="Clock is disabled."/>
        <Enum name="1" start="0b1" description="Clock is enabled."/>
      </BitField>
      <BitField start="12" size="1" name="PORTD">
        <Enum name="0" start="0b0" description="Clock is disabled."/>
        <Enum name="1" start="0b1" description="Clock is enabled."/>
      </BitField>
      <BitField start="13" size="1" name="PORTE">
        <Enum name="0" start="0b0" description="Clock is disabled."/>
        <Enum name="1" start="0b1" description="Clock is enabled."/>
      </BitField>
      <BitField start="14" size="1" name="PORTF">
        <Enum name="0" start="0b0" description="Clock is disabled."/>
        <Enum name="1" start="0b1" description="Clock is enabled."/>
      </BitField>
    </Register>
    <Register start="+0x103C" size="4" name="SIM_SCGC6" access="Read/Write" reset_value="0x40000001" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="DMAMUX0">
        <Enum name="0" start="0b0" description="Clock is disabled."/>
        <Enum name="1" start="0b1" description="Clock is enabled."/>
      </BitField>
      <BitField start="2" size="1" name="DMAMUX1">
        <Enum name="0" start="0b0" description="Clock is disabled."/>
        <Enum name="1" start="0b1" description="Clock is enabled."/>
      </BitField>
      <BitField start="4" size="1" name="FLEXCAN0">
        <Enum name="0" start="0b0" description="Clock is disabled."/>
        <Enum name="1" start="0b1" description="Clock is enabled."/>
      </BitField>
      <BitField start="12" size="1" name="DSPI0">
        <Enum name="0" start="0b0" description="Clock is disabled."/>
        <Enum name="1" start="0b1" description="Clock is enabled."/>
      </BitField>
      <BitField start="13" size="1" name="DSPI1">
        <Enum name="0" start="0b0" description="Clock is disabled."/>
        <Enum name="1" start="0b1" description="Clock is enabled."/>
      </BitField>
      <BitField start="15" size="1" name="SAI0">
        <Enum name="0" start="0b0" description="Clock is disabled."/>
        <Enum name="1" start="0b1" description="Clock is enabled."/>
      </BitField>
      <BitField start="18" size="1" name="CRC">
        <Enum name="0" start="0b0" description="Clock is disabled."/>
        <Enum name="1" start="0b1" description="Clock is enabled."/>
      </BitField>
      <BitField start="20" size="1" name="USBHS">
        <Enum name="0" start="0b0" description="Clock is disabled."/>
        <Enum name="1" start="0b1" description="Clock is enabled."/>
      </BitField>
      <BitField start="21" size="1" name="USBDCD">
        <Enum name="0" start="0b0" description="Clock is disabled."/>
        <Enum name="1" start="0b1" description="Clock is enabled."/>
      </BitField>
      <BitField start="22" size="1" name="PDB">
        <Enum name="0" start="0b0" description="Clock is disabled."/>
        <Enum name="1" start="0b1" description="Clock is enabled."/>
      </BitField>
      <BitField start="23" size="1" name="PIT">
        <Enum name="0" start="0b0" description="Clock is disabled."/>
        <Enum name="1" start="0b1" description="Clock is enabled."/>
      </BitField>
      <BitField start="24" size="1" name="FTM0">
        <Enum name="0" start="0b0" description="Clock is disabled."/>
        <Enum name="1" start="0b1" description="Clock is enabled."/>
      </BitField>
      <BitField start="25" size="1" name="FTM1">
        <Enum name="0" start="0b0" description="Clock is disabled."/>
        <Enum name="1" start="0b1" description="Clock is enabled."/>
      </BitField>
      <BitField start="27" size="1" name="ADC0">
        <Enum name="0" start="0b0" description="Clock is disabled."/>
        <Enum name="1" start="0b1" description="Clock is enabled."/>
      </BitField>
      <BitField start="28" size="1" name="ADC2">
        <Enum name="0" start="0b0" description="Clock is disabled."/>
        <Enum name="1" start="0b1" description="Clock is enabled."/>
      </BitField>
      <BitField start="29" size="1" name="RTC">
        <Enum name="0" start="0b0" description="Clock is disabled."/>
        <Enum name="1" start="0b1" description="Clock is enabled."/>
      </BitField>
    </Register>
    <Register start="+0x1040" size="4" name="SIM_SCGC7" access="Read/Write" reset_value="0x7" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FLEXBUS">
        <Enum name="0" start="0b0" description="Clock is disabled."/>
        <Enum name="1" start="0b1" description="Clock is enabled."/>
      </BitField>
      <BitField start="1" size="1" name="DMA">
        <Enum name="0" start="0b0" description="Clock is disabled."/>
        <Enum name="1" start="0b1" description="Clock is enabled."/>
      </BitField>
      <BitField start="2" size="1" name="MPU">
        <Enum name="0" start="0b0" description="Clock is disabled."/>
        <Enum name="1" start="0b1" description="Clock is enabled."/>
      </BitField>
    </Register>
    <Register start="+0x1044" size="4" name="SIM_CLKDIV1" access="Read/Write" reset_value="0" reset_mask="0xFFFF">
      <BitField start="16" size="4" name="OUTDIV4">
        <Enum name="0000" start="0b0000" description="Divide-by-1."/>
        <Enum name="0001" start="0b0001" description="Divide-by-2."/>
        <Enum name="0010" start="0b0010" description="Divide-by-3."/>
        <Enum name="0011" start="0b0011" description="Divide-by-4."/>
        <Enum name="0100" start="0b0100" description="Divide-by-5."/>
        <Enum name="0101" start="0b0101" description="Divide-by-6."/>
        <Enum name="0110" start="0b0110" description="Divide-by-7."/>
        <Enum name="0111" start="0b0111" description="Divide-by-8."/>
        <Enum name="1000" start="0b1000" description="Divide-by-9."/>
        <Enum name="1001" start="0b1001" description="Divide-by-10."/>
        <Enum name="1010" start="0b1010" description="Divide-by-11."/>
        <Enum name="1011" start="0b1011" description="Divide-by-12."/>
        <Enum name="1100" start="0b1100" description="Divide-by-13."/>
        <Enum name="1101" start="0b1101" description="Divide-by-14."/>
        <Enum name="1110" start="0b1110" description="Divide-by-15."/>
        <Enum name="1111" start="0b1111" description="Divide-by-16."/>
      </BitField>
      <BitField start="20" size="4" name="OUTDIV3">
        <Enum name="0000" start="0b0000" description="Divide-by-1."/>
        <Enum name="0001" start="0b0001" description="Divide-by-2."/>
        <Enum name="0010" start="0b0010" description="Divide-by-3."/>
        <Enum name="0011" start="0b0011" description="Divide-by-4."/>
        <Enum name="0100" start="0b0100" description="Divide-by-5."/>
        <Enum name="0101" start="0b0101" description="Divide-by-6."/>
        <Enum name="0110" start="0b0110" description="Divide-by-7."/>
        <Enum name="0111" start="0b0111" description="Divide-by-8."/>
        <Enum name="1000" start="0b1000" description="Divide-by-9."/>
        <Enum name="1001" start="0b1001" description="Divide-by-10."/>
        <Enum name="1010" start="0b1010" description="Divide-by-11."/>
        <Enum name="1011" start="0b1011" description="Divide-by-12."/>
        <Enum name="1100" start="0b1100" description="Divide-by-13."/>
        <Enum name="1101" start="0b1101" description="Divide-by-14."/>
        <Enum name="1110" start="0b1110" description="Divide-by-15."/>
        <Enum name="1111" start="0b1111" description="Divide-by-16."/>
      </BitField>
      <BitField start="24" size="4" name="OUTDIV2">
        <Enum name="0000" start="0b0000" description="Divide-by-1."/>
        <Enum name="0001" start="0b0001" description="Divide-by-2."/>
        <Enum name="0010" start="0b0010" description="Divide-by-3."/>
        <Enum name="0011" start="0b0011" description="Divide-by-4."/>
        <Enum name="0100" start="0b0100" description="Divide-by-5."/>
        <Enum name="0101" start="0b0101" description="Divide-by-6."/>
        <Enum name="0110" start="0b0110" description="Divide-by-7."/>
        <Enum name="0111" start="0b0111" description="Divide-by-8."/>
        <Enum name="1000" start="0b1000" description="Divide-by-9."/>
        <Enum name="1001" start="0b1001" description="Divide-by-10."/>
        <Enum name="1010" start="0b1010" description="Divide-by-11."/>
        <Enum name="1011" start="0b1011" description="Divide-by-12."/>
        <Enum name="1100" start="0b1100" description="Divide-by-13."/>
        <Enum name="1101" start="0b1101" description="Divide-by-14."/>
        <Enum name="1110" start="0b1110" description="Divide-by-15."/>
        <Enum name="1111" start="0b1111" description="Divide-by-16."/>
      </BitField>
      <BitField start="28" size="4" name="OUTDIV1">
        <Enum name="0000" start="0b0000" description="Divide-by-1."/>
        <Enum name="0001" start="0b0001" description="Divide-by-2."/>
        <Enum name="0010" start="0b0010" description="Divide-by-3."/>
        <Enum name="0011" start="0b0011" description="Divide-by-4."/>
        <Enum name="0100" start="0b0100" description="Divide-by-5."/>
        <Enum name="0101" start="0b0101" description="Divide-by-6."/>
        <Enum name="0110" start="0b0110" description="Divide-by-7."/>
        <Enum name="0111" start="0b0111" description="Divide-by-8."/>
        <Enum name="1000" start="0b1000" description="Divide-by-9."/>
        <Enum name="1001" start="0b1001" description="Divide-by-10."/>
        <Enum name="1010" start="0b1010" description="Divide-by-11."/>
        <Enum name="1011" start="0b1011" description="Divide-by-12."/>
        <Enum name="1100" start="0b1100" description="Divide-by-13."/>
        <Enum name="1101" start="0b1101" description="Divide-by-14."/>
        <Enum name="1110" start="0b1110" description="Divide-by-15."/>
        <Enum name="1111" start="0b1111" description="Divide-by-16."/>
      </BitField>
    </Register>
    <Register start="+0x1048" size="4" name="SIM_CLKDIV2" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="USBFSFRAC"/>
      <BitField start="1" size="3" name="USBFSDIV"/>
      <BitField start="8" size="1" name="USBHSFRAC"/>
      <BitField start="9" size="3" name="USBHSDIV"/>
    </Register>
    <Register start="+0x104C" size="4" name="SIM_FCFG1" access="Read/Write" reset_value="0" reset_mask="0xF0F0FF">
      <BitField start="0" size="1" name="FTFDIS"/>
      <BitField start="8" size="4" name="DEPART"/>
      <BitField start="16" size="4" name="EESIZE">
        <Enum name="0000" start="0b0000" description="16 KB"/>
        <Enum name="0001" start="0b0001" description="8 KB"/>
        <Enum name="0010" start="0b0010" description="4 KB"/>
        <Enum name="0011" start="0b0011" description="2 KB"/>
        <Enum name="0100" start="0b0100" description="1 KB"/>
        <Enum name="0101" start="0b0101" description="512 Bytes"/>
        <Enum name="0110" start="0b0110" description="256 Bytes"/>
        <Enum name="0111" start="0b0111" description="128 Bytes"/>
        <Enum name="1000" start="0b1000" description="64 Bytes"/>
        <Enum name="1001" start="0b1001" description="32 Bytes"/>
        <Enum name="1111" start="0b1111" description="0 Bytes"/>
      </BitField>
      <BitField start="24" size="4" name="PFSIZE">
        <Enum name="0000" start="0b0000" description="Reserved"/>
        <Enum name="0001" start="0b0001" description="Reserved"/>
        <Enum name="0010" start="0b0010" description="Reserved"/>
        <Enum name="0011" start="0b0011" description="Reserved"/>
        <Enum name="0100" start="0b0100" description="Reserved"/>
        <Enum name="0101" start="0b0101" description="Reserved"/>
        <Enum name="0110" start="0b0110" description="Reserved"/>
        <Enum name="0111" start="0b0111" description="Reserved"/>
        <Enum name="1000" start="0b1000" description="Reserved"/>
        <Enum name="1001" start="0b1001" description="Reserved"/>
        <Enum name="1010" start="0b1010" description="Reserved"/>
        <Enum name="1011" start="0b1011" description="512 KB, 16 KB protection size"/>
        <Enum name="1100" start="0b1100" description="Reserved"/>
        <Enum name="1101" start="0b1101" description="1024 KB, 32 KB protection size"/>
        <Enum name="1110" start="0b1110" description="Reserved"/>
        <Enum name="1111" start="0b1111" description="1024 KB, 32 KB protection size"/>
      </BitField>
      <BitField start="28" size="4" name="NVMSIZE">
        <Enum name="0000" start="0b0000" description="0 KB"/>
        <Enum name="0001" start="0b0001" description="Reserved"/>
        <Enum name="0010" start="0b0010" description="Reserved"/>
        <Enum name="0011" start="0b0011" description="Reserved"/>
        <Enum name="0100" start="0b0100" description="Reserved"/>
        <Enum name="0101" start="0b0101" description="Reserved"/>
        <Enum name="0110" start="0b0110" description="Reserved"/>
        <Enum name="0111" start="0b0111" description="Reserved"/>
        <Enum name="1000" start="0b1000" description="Reserved"/>
        <Enum name="1001" start="0b1001" description="Reserved"/>
        <Enum name="1010" start="0b1010" description="Reserved"/>
        <Enum name="1011" start="0b1011" description="512 KB, 16 KB protection region"/>
        <Enum name="1100" start="0b1100" description="Reserved"/>
        <Enum name="1101" start="0b1101" description="Reserved"/>
        <Enum name="1110" start="0b1110" description="Reserved"/>
        <Enum name="1111" start="0b1111" description="512 KB, 16 KB protection region"/>
      </BitField>
    </Register>
    <Register start="+0x1050" size="4" name="SIM_FCFG2" access="ReadOnly" reset_value="0" reset_mask="0xC0C0FFFF">
      <BitField start="16" size="6" name="MAXADDR23"/>
      <BitField start="24" size="6" name="MAXADDR01"/>
    </Register>
    <Register start="+0x1054" size="4" name="SIM_UIDH" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="UID"/>
    </Register>
    <Register start="+0x1058" size="4" name="SIM_UIDMH" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="UID"/>
    </Register>
    <Register start="+0x105C" size="4" name="SIM_UIDML" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="UID"/>
    </Register>
    <Register start="+0x1060" size="4" name="SIM_UIDL" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="UID"/>
    </Register>
    <Register start="+0x1068" size="4" name="SIM_CLKDIV4" access="Read/Write" reset_value="0x2" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TRACEFRAC"/>
      <BitField start="1" size="3" name="TRACEDIV"/>
      <BitField start="24" size="3" name="NFCFRAC"/>
      <BitField start="27" size="5" name="NFCDIV"/>
    </Register>
    <Register start="+0x106C" size="4" name="SIM_MCR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="29" size="1" name="PDBLOOP">
        <Enum name="0" start="0b0" description="Provides two seperated minor loop, loop for ADC0/1 and loop for ADC2/3D"/>
        <Enum name="1" start="0b1" description="Provides a loop to involve ADC0, ADC1, ADC2 and ADC3."/>
      </BitField>
      <BitField start="30" size="1" name="ULPICLKOBE">
        <Enum name="0" start="0b0" description="Internal generated 60MHz ULPI clock is not output to the ULPI_CLK pin."/>
        <Enum name="1" start="0b1" description="Interanl generated 60MHz ULPI clock provide clock for external ULPI phy."/>
      </BitField>
      <BitField start="31" size="1" name="TRACECLKDIS">
        <Enum name="0" start="0b0" description="Enables trace clock."/>
        <Enum name="1" start="0b1" description="Disable trace clock."/>
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PORTA" start="0x40049000">
    <Register start="+0+0" size="4" name="PORTA_PCR0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+4" size="4" name="PORTA_PCR1" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+8" size="4" name="PORTA_PCR2" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+12" size="4" name="PORTA_PCR3" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+16" size="4" name="PORTA_PCR4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+20" size="4" name="PORTA_PCR5" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+24" size="4" name="PORTA_PCR6" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+28" size="4" name="PORTA_PCR7" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+32" size="4" name="PORTA_PCR8" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+36" size="4" name="PORTA_PCR9" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+40" size="4" name="PORTA_PCR10" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+44" size="4" name="PORTA_PCR11" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+48" size="4" name="PORTA_PCR12" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+52" size="4" name="PORTA_PCR13" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+56" size="4" name="PORTA_PCR14" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+60" size="4" name="PORTA_PCR15" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+64" size="4" name="PORTA_PCR16" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+68" size="4" name="PORTA_PCR17" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+72" size="4" name="PORTA_PCR18" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+76" size="4" name="PORTA_PCR19" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+80" size="4" name="PORTA_PCR20" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+84" size="4" name="PORTA_PCR21" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+88" size="4" name="PORTA_PCR22" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+92" size="4" name="PORTA_PCR23" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+96" size="4" name="PORTA_PCR24" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+100" size="4" name="PORTA_PCR25" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+104" size="4" name="PORTA_PCR26" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+108" size="4" name="PORTA_PCR27" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+112" size="4" name="PORTA_PCR28" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+116" size="4" name="PORTA_PCR29" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+120" size="4" name="PORTA_PCR30" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+124" size="4" name="PORTA_PCR31" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0x80" size="4" name="PORTA_GPCLR" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD"/>
      <BitField start="16" size="16" name="GPWE"/>
    </Register>
    <Register start="+0x84" size="4" name="PORTA_GPCHR" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD"/>
      <BitField start="16" size="16" name="GPWE"/>
    </Register>
    <Register start="+0xA0" size="4" name="PORTA_ISFR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to the flag. If configured for a level sensitive interrupt and the pin remains asserted then the flag will set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0xC0" size="4" name="PORTA_DFER" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DFE">
        <Enum name="0" start="0b0" description="Digital Filter is disabled on the corresponding pin and output of the digital filter is reset to zero.Each bit in the field enables the digital filter of the same number as the bit."/>
        <Enum name="1" start="0b1" description="Digital Filter is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
    </Register>
    <Register start="+0xC4" size="4" name="PORTA_DFCR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CS">
        <Enum name="0" start="0b0" description="Digital Filters are clocked by the bus clock."/>
        <Enum name="1" start="0b1" description="Digital Filters are clocked by the 1 kHz LPO clock."/>
      </BitField>
    </Register>
    <Register start="+0xC8" size="4" name="PORTA_DFWR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="FILT"/>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PORTB" start="0x4004A000">
    <Register start="+0+0" size="4" name="PORTB_PCR0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+4" size="4" name="PORTB_PCR1" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+8" size="4" name="PORTB_PCR2" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+12" size="4" name="PORTB_PCR3" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+16" size="4" name="PORTB_PCR4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+20" size="4" name="PORTB_PCR5" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+24" size="4" name="PORTB_PCR6" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+28" size="4" name="PORTB_PCR7" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+32" size="4" name="PORTB_PCR8" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+36" size="4" name="PORTB_PCR9" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+40" size="4" name="PORTB_PCR10" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+44" size="4" name="PORTB_PCR11" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+48" size="4" name="PORTB_PCR12" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+52" size="4" name="PORTB_PCR13" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+56" size="4" name="PORTB_PCR14" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+60" size="4" name="PORTB_PCR15" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+64" size="4" name="PORTB_PCR16" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+68" size="4" name="PORTB_PCR17" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+72" size="4" name="PORTB_PCR18" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+76" size="4" name="PORTB_PCR19" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+80" size="4" name="PORTB_PCR20" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+84" size="4" name="PORTB_PCR21" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+88" size="4" name="PORTB_PCR22" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+92" size="4" name="PORTB_PCR23" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+96" size="4" name="PORTB_PCR24" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+100" size="4" name="PORTB_PCR25" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+104" size="4" name="PORTB_PCR26" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+108" size="4" name="PORTB_PCR27" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+112" size="4" name="PORTB_PCR28" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+116" size="4" name="PORTB_PCR29" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+120" size="4" name="PORTB_PCR30" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+124" size="4" name="PORTB_PCR31" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0x80" size="4" name="PORTB_GPCLR" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD"/>
      <BitField start="16" size="16" name="GPWE"/>
    </Register>
    <Register start="+0x84" size="4" name="PORTB_GPCHR" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD"/>
      <BitField start="16" size="16" name="GPWE"/>
    </Register>
    <Register start="+0xA0" size="4" name="PORTB_ISFR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to the flag. If configured for a level sensitive interrupt and the pin remains asserted then the flag will set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0xC0" size="4" name="PORTB_DFER" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DFE">
        <Enum name="0" start="0b0" description="Digital Filter is disabled on the corresponding pin and output of the digital filter is reset to zero.Each bit in the field enables the digital filter of the same number as the bit."/>
        <Enum name="1" start="0b1" description="Digital Filter is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
    </Register>
    <Register start="+0xC4" size="4" name="PORTB_DFCR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CS">
        <Enum name="0" start="0b0" description="Digital Filters are clocked by the bus clock."/>
        <Enum name="1" start="0b1" description="Digital Filters are clocked by the 1 kHz LPO clock."/>
      </BitField>
    </Register>
    <Register start="+0xC8" size="4" name="PORTB_DFWR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="FILT"/>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PORTC" start="0x4004B000">
    <Register start="+0+0" size="4" name="PORTC_PCR0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+4" size="4" name="PORTC_PCR1" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+8" size="4" name="PORTC_PCR2" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+12" size="4" name="PORTC_PCR3" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+16" size="4" name="PORTC_PCR4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+20" size="4" name="PORTC_PCR5" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+24" size="4" name="PORTC_PCR6" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+28" size="4" name="PORTC_PCR7" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+32" size="4" name="PORTC_PCR8" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+36" size="4" name="PORTC_PCR9" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+40" size="4" name="PORTC_PCR10" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+44" size="4" name="PORTC_PCR11" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+48" size="4" name="PORTC_PCR12" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+52" size="4" name="PORTC_PCR13" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+56" size="4" name="PORTC_PCR14" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+60" size="4" name="PORTC_PCR15" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+64" size="4" name="PORTC_PCR16" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+68" size="4" name="PORTC_PCR17" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+72" size="4" name="PORTC_PCR18" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+76" size="4" name="PORTC_PCR19" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+80" size="4" name="PORTC_PCR20" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+84" size="4" name="PORTC_PCR21" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+88" size="4" name="PORTC_PCR22" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+92" size="4" name="PORTC_PCR23" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+96" size="4" name="PORTC_PCR24" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+100" size="4" name="PORTC_PCR25" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+104" size="4" name="PORTC_PCR26" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+108" size="4" name="PORTC_PCR27" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+112" size="4" name="PORTC_PCR28" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+116" size="4" name="PORTC_PCR29" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+120" size="4" name="PORTC_PCR30" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+124" size="4" name="PORTC_PCR31" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0x80" size="4" name="PORTC_GPCLR" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD"/>
      <BitField start="16" size="16" name="GPWE"/>
    </Register>
    <Register start="+0x84" size="4" name="PORTC_GPCHR" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD"/>
      <BitField start="16" size="16" name="GPWE"/>
    </Register>
    <Register start="+0xA0" size="4" name="PORTC_ISFR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to the flag. If configured for a level sensitive interrupt and the pin remains asserted then the flag will set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0xC0" size="4" name="PORTC_DFER" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DFE">
        <Enum name="0" start="0b0" description="Digital Filter is disabled on the corresponding pin and output of the digital filter is reset to zero.Each bit in the field enables the digital filter of the same number as the bit."/>
        <Enum name="1" start="0b1" description="Digital Filter is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
    </Register>
    <Register start="+0xC4" size="4" name="PORTC_DFCR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CS">
        <Enum name="0" start="0b0" description="Digital Filters are clocked by the bus clock."/>
        <Enum name="1" start="0b1" description="Digital Filters are clocked by the 1 kHz LPO clock."/>
      </BitField>
    </Register>
    <Register start="+0xC8" size="4" name="PORTC_DFWR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="FILT"/>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PORTD" start="0x4004C000">
    <Register start="+0+0" size="4" name="PORTD_PCR0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+4" size="4" name="PORTD_PCR1" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+8" size="4" name="PORTD_PCR2" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+12" size="4" name="PORTD_PCR3" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+16" size="4" name="PORTD_PCR4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+20" size="4" name="PORTD_PCR5" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+24" size="4" name="PORTD_PCR6" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+28" size="4" name="PORTD_PCR7" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+32" size="4" name="PORTD_PCR8" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+36" size="4" name="PORTD_PCR9" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+40" size="4" name="PORTD_PCR10" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+44" size="4" name="PORTD_PCR11" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+48" size="4" name="PORTD_PCR12" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+52" size="4" name="PORTD_PCR13" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+56" size="4" name="PORTD_PCR14" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+60" size="4" name="PORTD_PCR15" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+64" size="4" name="PORTD_PCR16" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+68" size="4" name="PORTD_PCR17" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+72" size="4" name="PORTD_PCR18" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+76" size="4" name="PORTD_PCR19" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+80" size="4" name="PORTD_PCR20" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+84" size="4" name="PORTD_PCR21" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+88" size="4" name="PORTD_PCR22" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+92" size="4" name="PORTD_PCR23" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+96" size="4" name="PORTD_PCR24" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+100" size="4" name="PORTD_PCR25" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+104" size="4" name="PORTD_PCR26" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+108" size="4" name="PORTD_PCR27" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+112" size="4" name="PORTD_PCR28" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+116" size="4" name="PORTD_PCR29" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+120" size="4" name="PORTD_PCR30" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+124" size="4" name="PORTD_PCR31" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0x80" size="4" name="PORTD_GPCLR" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD"/>
      <BitField start="16" size="16" name="GPWE"/>
    </Register>
    <Register start="+0x84" size="4" name="PORTD_GPCHR" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD"/>
      <BitField start="16" size="16" name="GPWE"/>
    </Register>
    <Register start="+0xA0" size="4" name="PORTD_ISFR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to the flag. If configured for a level sensitive interrupt and the pin remains asserted then the flag will set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0xC0" size="4" name="PORTD_DFER" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DFE">
        <Enum name="0" start="0b0" description="Digital Filter is disabled on the corresponding pin and output of the digital filter is reset to zero.Each bit in the field enables the digital filter of the same number as the bit."/>
        <Enum name="1" start="0b1" description="Digital Filter is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
    </Register>
    <Register start="+0xC4" size="4" name="PORTD_DFCR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CS">
        <Enum name="0" start="0b0" description="Digital Filters are clocked by the bus clock."/>
        <Enum name="1" start="0b1" description="Digital Filters are clocked by the 1 kHz LPO clock."/>
      </BitField>
    </Register>
    <Register start="+0xC8" size="4" name="PORTD_DFWR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="FILT"/>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PORTE" start="0x4004D000">
    <Register start="+0+0" size="4" name="PORTE_PCR0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+4" size="4" name="PORTE_PCR1" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+8" size="4" name="PORTE_PCR2" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+12" size="4" name="PORTE_PCR3" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+16" size="4" name="PORTE_PCR4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+20" size="4" name="PORTE_PCR5" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+24" size="4" name="PORTE_PCR6" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+28" size="4" name="PORTE_PCR7" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+32" size="4" name="PORTE_PCR8" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+36" size="4" name="PORTE_PCR9" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+40" size="4" name="PORTE_PCR10" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+44" size="4" name="PORTE_PCR11" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+48" size="4" name="PORTE_PCR12" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+52" size="4" name="PORTE_PCR13" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+56" size="4" name="PORTE_PCR14" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+60" size="4" name="PORTE_PCR15" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+64" size="4" name="PORTE_PCR16" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+68" size="4" name="PORTE_PCR17" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+72" size="4" name="PORTE_PCR18" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+76" size="4" name="PORTE_PCR19" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+80" size="4" name="PORTE_PCR20" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+84" size="4" name="PORTE_PCR21" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+88" size="4" name="PORTE_PCR22" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+92" size="4" name="PORTE_PCR23" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+96" size="4" name="PORTE_PCR24" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+100" size="4" name="PORTE_PCR25" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+104" size="4" name="PORTE_PCR26" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+108" size="4" name="PORTE_PCR27" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+112" size="4" name="PORTE_PCR28" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+116" size="4" name="PORTE_PCR29" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+120" size="4" name="PORTE_PCR30" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+124" size="4" name="PORTE_PCR31" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0x80" size="4" name="PORTE_GPCLR" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD"/>
      <BitField start="16" size="16" name="GPWE"/>
    </Register>
    <Register start="+0x84" size="4" name="PORTE_GPCHR" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD"/>
      <BitField start="16" size="16" name="GPWE"/>
    </Register>
    <Register start="+0xA0" size="4" name="PORTE_ISFR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to the flag. If configured for a level sensitive interrupt and the pin remains asserted then the flag will set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0xC0" size="4" name="PORTE_DFER" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DFE">
        <Enum name="0" start="0b0" description="Digital Filter is disabled on the corresponding pin and output of the digital filter is reset to zero.Each bit in the field enables the digital filter of the same number as the bit."/>
        <Enum name="1" start="0b1" description="Digital Filter is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
    </Register>
    <Register start="+0xC4" size="4" name="PORTE_DFCR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CS">
        <Enum name="0" start="0b0" description="Digital Filters are clocked by the bus clock."/>
        <Enum name="1" start="0b1" description="Digital Filters are clocked by the 1 kHz LPO clock."/>
      </BitField>
    </Register>
    <Register start="+0xC8" size="4" name="PORTE_DFWR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="FILT"/>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PORTF" start="0x4004E000">
    <Register start="+0+0" size="4" name="PORTF_PCR0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+4" size="4" name="PORTF_PCR1" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+8" size="4" name="PORTF_PCR2" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+12" size="4" name="PORTF_PCR3" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+16" size="4" name="PORTF_PCR4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+20" size="4" name="PORTF_PCR5" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+24" size="4" name="PORTF_PCR6" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+28" size="4" name="PORTF_PCR7" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+32" size="4" name="PORTF_PCR8" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+36" size="4" name="PORTF_PCR9" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+40" size="4" name="PORTF_PCR10" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+44" size="4" name="PORTF_PCR11" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+48" size="4" name="PORTF_PCR12" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+52" size="4" name="PORTF_PCR13" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+56" size="4" name="PORTF_PCR14" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+60" size="4" name="PORTF_PCR15" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+64" size="4" name="PORTF_PCR16" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+68" size="4" name="PORTF_PCR17" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+72" size="4" name="PORTF_PCR18" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+76" size="4" name="PORTF_PCR19" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+80" size="4" name="PORTF_PCR20" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+84" size="4" name="PORTF_PCR21" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+88" size="4" name="PORTF_PCR22" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+92" size="4" name="PORTF_PCR23" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+96" size="4" name="PORTF_PCR24" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+100" size="4" name="PORTF_PCR25" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+104" size="4" name="PORTF_PCR26" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+108" size="4" name="PORTF_PCR27" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+112" size="4" name="PORTF_PCR28" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+116" size="4" name="PORTF_PCR29" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+120" size="4" name="PORTF_PCR30" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0+124" size="4" name="PORTF_PCR31" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pull-down resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
        <Enum name="1" start="0b1" description="Internal pull-up resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable Register bit is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pull-up or pull-down resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pull-up or pull-down resistor is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive Input Filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive Input Filter is enabled on the corresponding pin, provided pin is configured as a digital input. A low pass filter (10 MHz to 30 MHz bandwidth) is enabled on the digital input path. Disable the Passive Input Filter when supporting high speed interfaces (&gt; 2 MHz) on the pin."/>
      </BitField>
      <BitField start="5" size="1" name="ODE">
        <Enum name="0" start="0b0" description="Open Drain output is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Open Drain output is enabled on the corresponding pin, provided pin is configured as a digital output."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin Disabled (Analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip specific / JTAG / NMI)."/>
      </BitField>
      <BitField start="15" size="1" name="LK">
        <Enum name="0" start="0b0" description="Pin Control Register bits [15:0] are not locked."/>
        <Enum name="1" start="0b1" description="Pin Control Register bits [15:0] are locked and cannot be updated until the next System Reset."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA Request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA Request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA Request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA Request on either edge."/>
        <Enum name="0100" start="0b0100" description="Reserved."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted then flag will set again immediately."/>
      </BitField>
    </Register>
    <Register start="+0x80" size="4" name="PORTF_GPCLR" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD"/>
      <BitField start="16" size="16" name="GPWE"/>
    </Register>
    <Register start="+0x84" size="4" name="PORTF_GPCHR" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD"/>
      <BitField start="16" size="16" name="GPWE"/>
    </Register>
    <Register start="+0xA0" size="4" name="PORTF_ISFR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt has been detected. If pin is configured to generate a DMA request then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer, otherwise the flag remains set until a logic one is written to the flag. If configured for a level sensitive interrupt and the pin remains asserted then the flag will set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0xC0" size="4" name="PORTF_DFER" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DFE">
        <Enum name="0" start="0b0" description="Digital Filter is disabled on the corresponding pin and output of the digital filter is reset to zero.Each bit in the field enables the digital filter of the same number as the bit."/>
        <Enum name="1" start="0b1" description="Digital Filter is enabled on the corresponding pin, provided pin is configured as a digital input."/>
      </BitField>
    </Register>
    <Register start="+0xC4" size="4" name="PORTF_DFCR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CS">
        <Enum name="0" start="0b0" description="Digital Filters are clocked by the bus clock."/>
        <Enum name="1" start="0b1" description="Digital Filters are clocked by the 1 kHz LPO clock."/>
      </BitField>
    </Register>
    <Register start="+0xC8" size="4" name="PORTF_DFWR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="FILT"/>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="WDOG" start="0x40052000">
    <Register start="+0" size="2" name="WDOG_STCTRLH" access="Read/Write" reset_value="0x1D3" reset_mask="0xFFFF">
      <BitField start="0" size="1" name="WDOGEN">
        <Enum name="0" start="0b0" description="WDOG is disabled."/>
        <Enum name="1" start="0b1" description="WDOG is enabled."/>
      </BitField>
      <BitField start="1" size="1" name="CLKSRC">
        <Enum name="0" start="0b0" description="WDOG clock sourced from LPO ."/>
        <Enum name="1" start="0b1" description="WDOG clock sourced from alternate clock source."/>
      </BitField>
      <BitField start="2" size="1" name="IRQRSTEN">
        <Enum name="0" start="0b0" description="WDOG time-out generates reset only."/>
        <Enum name="1" start="0b1" description="WDOG time-out initially generates an interrupt. After WCT, it generates a reset."/>
      </BitField>
      <BitField start="3" size="1" name="WINEN">
        <Enum name="0" start="0b0" description="Windowing mode is disabled."/>
        <Enum name="1" start="0b1" description="Windowing mode is enabled."/>
      </BitField>
      <BitField start="4" size="1" name="ALLOWUPDATE">
        <Enum name="0" start="0b0" description="No further updates allowed to WDOG write-once registers."/>
        <Enum name="1" start="0b1" description="WDOG write-once registers can be unlocked for updating."/>
      </BitField>
      <BitField start="5" size="1" name="DBGEN">
        <Enum name="0" start="0b0" description="WDOG is disabled in CPU Debug mode."/>
        <Enum name="1" start="0b1" description="WDOG is enabled in CPU Debug mode."/>
      </BitField>
      <BitField start="6" size="1" name="STOPEN">
        <Enum name="0" start="0b0" description="WDOG is disabled in CPU Stop mode."/>
        <Enum name="1" start="0b1" description="WDOG is enabled in CPU Stop mode."/>
      </BitField>
      <BitField start="7" size="1" name="WAITEN">
        <Enum name="0" start="0b0" description="WDOG is disabled in CPU Wait mode."/>
        <Enum name="1" start="0b1" description="WDOG is enabled in CPU Wait mode."/>
      </BitField>
      <BitField start="10" size="1" name="TESTWDOG"/>
      <BitField start="11" size="1" name="TESTSEL">
        <Enum name="0" start="0b0" description="Quick test. The timer runs in normal operation. You can load a small time-out value to do a quick test."/>
        <Enum name="1" start="0b1" description="Byte test. Puts the timer in the byte test mode where individual bytes of the timer are enabled for operation and are compared for time-out against the corresponding byte of the programmed time-out value. Select the byte through BYTESEL[1:0] for testing."/>
      </BitField>
      <BitField start="12" size="2" name="BYTESEL">
        <Enum name="00" start="0b00" description="Byte 0 selected"/>
        <Enum name="01" start="0b01" description="Byte 1 selected"/>
        <Enum name="10" start="0b10" description="Byte 2 selected"/>
        <Enum name="11" start="0b11" description="Byte 3 selected"/>
      </BitField>
      <BitField start="14" size="1" name="DISTESTWDOG">
        <Enum name="0" start="0b0" description="WDOG functional test mode is not disabled."/>
        <Enum name="1" start="0b1" description="WDOG functional test mode is disabled permanently until reset."/>
      </BitField>
    </Register>
    <Register start="+0x2" size="2" name="WDOG_STCTRLL" access="Read/Write" reset_value="0x1" reset_mask="0xFFFF">
      <BitField start="15" size="1" name="INTFLG"/>
    </Register>
    <Register start="+0x4" size="2" name="WDOG_TOVALH" access="Read/Write" reset_value="0x4C" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="TOVALHIGH"/>
    </Register>
    <Register start="+0x6" size="2" name="WDOG_TOVALL" access="Read/Write" reset_value="0x4B4C" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="TOVALLOW"/>
    </Register>
    <Register start="+0x8" size="2" name="WDOG_WINH" access="Read/Write" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="WINHIGH"/>
    </Register>
    <Register start="+0xA" size="2" name="WDOG_WINL" access="Read/Write" reset_value="0x10" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="WINLOW"/>
    </Register>
    <Register start="+0xC" size="2" name="WDOG_REFRESH" access="Read/Write" reset_value="0xB480" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="WDOGREFRESH"/>
    </Register>
    <Register start="+0xE" size="2" name="WDOG_UNLOCK" access="Read/Write" reset_value="0xD928" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="WDOGUNLOCK"/>
    </Register>
    <Register start="+0x10" size="2" name="WDOG_TMROUTH" access="Read/Write" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="TIMEROUTHIGH"/>
    </Register>
    <Register start="+0x12" size="2" name="WDOG_TMROUTL" access="Read/Write" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="TIMEROUTLOW"/>
    </Register>
    <Register start="+0x14" size="2" name="WDOG_RSTCNT" access="Read/Write" reset_value="0" reset_mask="0xFFFF">
      <BitField start="0" size="16" name="RSTCNT"/>
    </Register>
    <Register start="+0x16" size="2" name="WDOG_PRESC" access="Read/Write" reset_value="0x400" reset_mask="0xFFFF">
      <BitField start="8" size="3" name="PRESCVAL"/>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="EWM" start="0x40061000">
    <Register start="+0" size="1" name="EWM_CTRL" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EWMEN"/>
      <BitField start="1" size="1" name="ASSIN"/>
      <BitField start="2" size="1" name="INEN"/>
      <BitField start="3" size="1" name="INTEN"/>
    </Register>
    <Register start="+0x1" size="1" name="EWM_SERV" access="WriteOnly" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="SERVICE"/>
    </Register>
    <Register start="+0x2" size="1" name="EWM_CMPL" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="COMPAREL"/>
    </Register>
    <Register start="+0x3" size="1" name="EWM_CMPH" access="Read/Write" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="COMPAREH"/>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="CMT" start="0x40062000">
    <Register start="+0" size="1" name="CMT_CGH1" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="PH"/>
    </Register>
    <Register start="+0x1" size="1" name="CMT_CGL1" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="PL"/>
    </Register>
    <Register start="+0x2" size="1" name="CMT_CGH2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="SH"/>
    </Register>
    <Register start="+0x3" size="1" name="CMT_CGL2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="SL"/>
    </Register>
    <Register start="+0x4" size="1" name="CMT_OC" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="5" size="1" name="IROPEN">
        <Enum name="0" start="0b0" description="CMT_IRO signal disabled"/>
        <Enum name="1" start="0b1" description="CMT_IRO signal enabled as output"/>
      </BitField>
      <BitField start="6" size="1" name="CMTPOL">
        <Enum name="0" start="0b0" description="CMT_IRO signal is active low"/>
        <Enum name="1" start="0b1" description="CMT_IRO signal is active high"/>
      </BitField>
      <BitField start="7" size="1" name="IROL"/>
    </Register>
    <Register start="+0x5" size="1" name="CMT_MSC" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="MCGEN">
        <Enum name="0" start="0b0" description="Modulator and carrier generator disabled"/>
        <Enum name="1" start="0b1" description="Modulator and carrier generator enabled"/>
      </BitField>
      <BitField start="1" size="1" name="EOCIE">
        <Enum name="0" start="0b0" description="CPU interrupt disabled"/>
        <Enum name="1" start="0b1" description="CPU interrupt enabled"/>
      </BitField>
      <BitField start="2" size="1" name="FSK">
        <Enum name="0" start="0b0" description="CMT operates in Time or Baseband mode"/>
        <Enum name="1" start="0b1" description="CMT operates in FSK mode"/>
      </BitField>
      <BitField start="3" size="1" name="BASE">
        <Enum name="0" start="0b0" description="Baseband mode disabled"/>
        <Enum name="1" start="0b1" description="Baseband mode enabled"/>
      </BitField>
      <BitField start="4" size="1" name="EXSPC">
        <Enum name="0" start="0b0" description="Extended space disabled"/>
        <Enum name="1" start="0b1" description="Extended space enabled"/>
      </BitField>
      <BitField start="5" size="2" name="CMTDIV">
        <Enum name="00" start="0b00" description="IF * 1"/>
        <Enum name="01" start="0b01" description="IF * 2"/>
        <Enum name="10" start="0b10" description="IF * 4"/>
        <Enum name="11" start="0b11" description="IF * 8"/>
      </BitField>
      <BitField start="7" size="1" name="EOCF">
        <Enum name="0" start="0b0" description="No end of modulation cycle occurrence since flag last cleared"/>
        <Enum name="1" start="0b1" description="End of modulator cycle has occurred"/>
      </BitField>
    </Register>
    <Register start="+0x6" size="1" name="CMT_CMD1" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="MB"/>
    </Register>
    <Register start="+0x7" size="1" name="CMT_CMD2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="MB"/>
    </Register>
    <Register start="+0x8" size="1" name="CMT_CMD3" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="SB"/>
    </Register>
    <Register start="+0x9" size="1" name="CMT_CMD4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="SB"/>
    </Register>
    <Register start="+0xA" size="1" name="CMT_PPS" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="PPSDIV">
        <Enum name="0000" start="0b0000" description="Bus Clock * 1"/>
        <Enum name="0001" start="0b0001" description="Bus Clock * 2"/>
        <Enum name="0010" start="0b0010" description="Bus Clock * 3"/>
        <Enum name="0011" start="0b0011" description="Bus Clock * 4"/>
        <Enum name="0100" start="0b0100" description="Bus Clock * 5"/>
        <Enum name="0101" start="0b0101" description="Bus Clock * 6"/>
        <Enum name="0110" start="0b0110" description="Bus Clock * 7"/>
        <Enum name="0111" start="0b0111" description="Bus Clock * 8"/>
        <Enum name="1000" start="0b1000" description="Bus Clock * 9"/>
        <Enum name="1001" start="0b1001" description="Bus Clock * 10"/>
        <Enum name="1010" start="0b1010" description="Bus Clock * 11"/>
        <Enum name="1011" start="0b1011" description="Bus Clock * 12"/>
        <Enum name="1100" start="0b1100" description="Bus Clock * 13"/>
        <Enum name="1101" start="0b1101" description="Bus Clock * 14"/>
        <Enum name="1110" start="0b1110" description="Bus Clock * 15"/>
        <Enum name="1111" start="0b1111" description="Bus Clock * 16"/>
      </BitField>
    </Register>
    <Register start="+0xB" size="1" name="CMT_DMA" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="DMA">
        <Enum name="0" start="0b0" description="DMA transfer request and done are disabled"/>
        <Enum name="1" start="0b1" description="DMA transfer request and done are enabled"/>
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="MCG" start="0x40064000">
    <Register start="+0" size="1" name="MCG_C1" access="Read/Write" reset_value="0x4" reset_mask="0xFF">
      <BitField start="0" size="1" name="IREFSTEN">
        <Enum name="0" start="0b0" description="Internal reference clock is disabled in Stop mode."/>
        <Enum name="1" start="0b1" description="Internal reference clock is enabled in Stop mode if IRCLKEN is set or if MCG is in FEI, FBI, or BLPI modes before entering Stop mode."/>
      </BitField>
      <BitField start="1" size="1" name="IRCLKEN">
        <Enum name="0" start="0b0" description="MCGIRCLK inactive."/>
        <Enum name="1" start="0b1" description="MCGIRCLK active."/>
      </BitField>
      <BitField start="2" size="1" name="IREFS">
        <Enum name="0" start="0b0" description="External reference clock is selected."/>
        <Enum name="1" start="0b1" description="The slow internal reference clock is selected."/>
      </BitField>
      <BitField start="3" size="3" name="FRDIV">
        <Enum name="000" start="0b000" description="If RANGE 0 = 0 or OSCSEL=1 , Divide Factor is 1; for all other RANGE 0 values, Divide Factor is 32."/>
        <Enum name="001" start="0b001" description="If RANGE 0 = 0 or OSCSEL=1 , Divide Factor is 2; for all other RANGE 0 values, Divide Factor is 64."/>
        <Enum name="010" start="0b010" description="If RANGE 0 = 0 or OSCSEL=1 , Divide Factor is 4; for all other RANGE 0 values, Divide Factor is 128."/>
        <Enum name="011" start="0b011" description="If RANGE 0 = 0 or OSCSEL=1 , Divide Factor is 8; for all other RANGE 0 values, Divide Factor is 256."/>
        <Enum name="100" start="0b100" description="If RANGE 0 = 0 or OSCSEL=1 , Divide Factor is 16; for all other RANGE 0 values, Divide Factor is 512."/>
        <Enum name="101" start="0b101" description="If RANGE 0 = 0 or OSCSEL=1 , Divide Factor is 32; for all other RANGE 0 values, Divide Factor is 1024."/>
        <Enum name="110" start="0b110" description="If RANGE 0 = 0 or OSCSEL=1 , Divide Factor is 64; for all other RANGE 0 values, Divide Factor is Reserved ."/>
        <Enum name="111" start="0b111" description="If RANGE 0 = 0 or OSCSEL=1 , Divide Factor is 128; for all other RANGE 0 values, Divide Factor is Reserved ."/>
      </BitField>
      <BitField start="6" size="2" name="CLKS">
        <Enum name="00" start="0b00" description="Encoding 0 - Output of FLL or PLLCS is selected (depends on PLLS control bit)."/>
        <Enum name="01" start="0b01" description="Encoding 1 - Internal reference clock is selected."/>
        <Enum name="10" start="0b10" description="Encoding 2 - External reference clock is selected."/>
        <Enum name="11" start="0b11" description="Encoding 3 - Reserved."/>
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="MCG_C2" access="Read/Write" reset_value="0x80" reset_mask="0xFF">
      <BitField start="0" size="1" name="IRCS">
        <Enum name="0" start="0b0" description="Slow internal reference clock selected."/>
        <Enum name="1" start="0b1" description="Fast internal reference clock selected."/>
      </BitField>
      <BitField start="1" size="1" name="LP">
        <Enum name="0" start="0b0" description="FLL (or PLL) is not disabled in bypass modes."/>
        <Enum name="1" start="0b1" description="FLL (or PLL) is disabled in bypass modes (lower power)"/>
      </BitField>
      <BitField start="2" size="1" name="EREFS0">
        <Enum name="0" start="0b0" description="External reference clock requested."/>
        <Enum name="1" start="0b1" description="Oscillator requested."/>
      </BitField>
      <BitField start="3" size="1" name="HGO0">
        <Enum name="0" start="0b0" description="Configure crystal oscillator for low-power operation."/>
        <Enum name="1" start="0b1" description="Configure crystal oscillator for high-gain operation."/>
      </BitField>
      <BitField start="4" size="2" name="RANGE0">
        <Enum name="00" start="0b00" description="Encoding 0 - Low frequency range selected for the crystal oscillator ."/>
        <Enum name="01" start="0b01" description="Encoding 1 - High frequency range selected for the crystal oscillator ."/>
      </BitField>
      <BitField start="7" size="1" name="LOCRE0">
        <Enum name="0" start="0b0" description="Interrupt request is generated on a loss of OSC0 external reference clock."/>
        <Enum name="1" start="0b1" description="Generate a reset request on a loss of OSC0 external reference clock"/>
      </BitField>
    </Register>
    <Register start="+0x2" size="1" name="MCG_C3" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="SCTRIM"/>
    </Register>
    <Register start="+0x3" size="1" name="MCG_C4" access="Read/Write" reset_value="0" reset_mask="0xE0">
      <BitField start="0" size="1" name="SCFTRIM"/>
      <BitField start="1" size="4" name="FCTRIM"/>
      <BitField start="5" size="2" name="DRST_DRS">
        <Enum name="00" start="0b00" description="Encoding 0 - Low range (reset default)."/>
        <Enum name="01" start="0b01" description="Encoding 1 - Mid range."/>
        <Enum name="10" start="0b10" description="Encoding 2 - Mid-high range."/>
        <Enum name="11" start="0b11" description="Encoding 3 - High range."/>
      </BitField>
      <BitField start="7" size="1" name="DMX32">
        <Enum name="0" start="0b0" description="DCO has a default range of 25%."/>
        <Enum name="1" start="0b1" description="DCO is fine-tuned for maximum frequency with 32.768 kHz reference."/>
      </BitField>
    </Register>
    <Register start="+0x4" size="1" name="MCG_C5" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="PRDIV0"/>
      <BitField start="5" size="1" name="PLLSTEN0">
        <Enum name="0" start="0b0" description="MCGPLL0CLK and MCGPLL0CLK2X are disabled in any of the Stop modes."/>
        <Enum name="1" start="0b1" description="MCGPLL0CLK and MCGPLL0CLK2X are enabled if system is in Normal Stop mode."/>
      </BitField>
      <BitField start="6" size="1" name="PLLCLKEN0">
        <Enum name="0" start="0b0" description="MCGPLL0CLK and MCGPLL0CLK2X are inactive."/>
        <Enum name="1" start="0b1" description="MCGPLL0CLK and MCGPLL0CLK2X are active."/>
      </BitField>
      <BitField start="7" size="1" name="PLLREFSEL0">
        <Enum name="0" start="0b0" description="Selects OSC0 clock source as its external reference clock."/>
        <Enum name="1" start="0b1" description="Selects OSC1 clock source as its external reference clock."/>
      </BitField>
    </Register>
    <Register start="+0x5" size="1" name="MCG_C6" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="5" name="VDIV0"/>
      <BitField start="5" size="1" name="CME0">
        <Enum name="0" start="0b0" description="External clock monitor is disabled for OSC0."/>
        <Enum name="1" start="0b1" description="External clock monitor is enabled for OSC0."/>
      </BitField>
      <BitField start="6" size="1" name="PLLS">
        <Enum name="0" start="0b0" description="FLL is selected."/>
        <Enum name="1" start="0b1" description="PLLCS output clock is selected (PRDIV0 bits of PLL in control need to be programmed to the correct divider to generate a PLL reference clock in the range of 1 - 32 MHz prior to setting the PLLS bit)."/>
      </BitField>
      <BitField start="7" size="1" name="LOLIE0">
        <Enum name="0" start="0b0" description="No interrupt request is generated on loss of lock."/>
        <Enum name="1" start="0b1" description="Generate an interrupt request on loss of lock."/>
      </BitField>
    </Register>
    <Register start="+0x6" size="1" name="MCG_S" access="ReadOnly" reset_value="0x10" reset_mask="0xFF">
      <BitField start="0" size="1" name="IRCST">
        <Enum name="0" start="0b0" description="Source of internal reference clock is the slow clock (32 kHz IRC)."/>
        <Enum name="1" start="0b1" description="Source of internal reference clock is the fast clock (2 MHz IRC)."/>
      </BitField>
      <BitField start="1" size="1" name="OSCINIT0"/>
      <BitField start="2" size="2" name="CLKST">
        <Enum name="00" start="0b00" description="Encoding 0 - Output of the FLL is selected (reset default)."/>
        <Enum name="01" start="0b01" description="Encoding 1 - Internal reference clock is selected."/>
        <Enum name="10" start="0b10" description="Encoding 2 - External reference clock is selected."/>
        <Enum name="11" start="0b11" description="Encoding 3 - Output of the PLL is selected."/>
      </BitField>
      <BitField start="4" size="1" name="IREFST">
        <Enum name="0" start="0b0" description="Source of FLL reference clock is the external reference clock."/>
        <Enum name="1" start="0b1" description="Source of FLL reference clock is the internal reference clock."/>
      </BitField>
      <BitField start="5" size="1" name="PLLST">
        <Enum name="0" start="0b0" description="Source of PLLS clock is FLL clock."/>
        <Enum name="1" start="0b1" description="Source of PLLS clock is PLLCS output clock."/>
      </BitField>
      <BitField start="6" size="1" name="LOCK0">
        <Enum name="0" start="0b0" description="PLL is currently unlocked."/>
        <Enum name="1" start="0b1" description="PLL is currently locked."/>
      </BitField>
      <BitField start="7" size="1" name="LOLS0">
        <Enum name="0" start="0b0" description="PLL has not lost lock since LOLS 0 was last cleared."/>
        <Enum name="1" start="0b1" description="PLL has lost lock since LOLS 0 was last cleared."/>
      </BitField>
    </Register>
    <Register start="+0x8" size="1" name="MCG_SC" access="Read/Write" reset_value="0x2" reset_mask="0xFF">
      <BitField start="0" size="1" name="LOCS0">
        <Enum name="0" start="0b0" description="Loss of OSC0 has not occurred."/>
        <Enum name="1" start="0b1" description="Loss of OSC0 has occurred."/>
      </BitField>
      <BitField start="1" size="3" name="FCRDIV">
        <Enum name="000" start="0b000" description="Divide Factor is 1"/>
        <Enum name="001" start="0b001" description="Divide Factor is 2."/>
        <Enum name="010" start="0b010" description="Divide Factor is 4."/>
        <Enum name="011" start="0b011" description="Divide Factor is 8."/>
        <Enum name="100" start="0b100" description="Divide Factor is 16"/>
        <Enum name="101" start="0b101" description="Divide Factor is 32"/>
        <Enum name="110" start="0b110" description="Divide Factor is 64"/>
        <Enum name="111" start="0b111" description="Divide Factor is 128."/>
      </BitField>
      <BitField start="4" size="1" name="FLTPRSRV">
        <Enum name="0" start="0b0" description="FLL filter and FLL frequency will reset on changes to currect clock mode."/>
        <Enum name="1" start="0b1" description="Fll filter and FLL frequency retain their previous values during new clock mode change."/>
      </BitField>
      <BitField start="5" size="1" name="ATMF">
        <Enum name="0" start="0b0" description="Automatic Trim Machine completed normally."/>
        <Enum name="1" start="0b1" description="Automatic Trim Machine failed."/>
      </BitField>
      <BitField start="6" size="1" name="ATMS">
        <Enum name="0" start="0b0" description="32 kHz Internal Reference Clock selected."/>
        <Enum name="1" start="0b1" description="4 MHz Internal Reference Clock selected."/>
      </BitField>
      <BitField start="7" size="1" name="ATME">
        <Enum name="0" start="0b0" description="Auto Trim Machine disabled."/>
        <Enum name="1" start="0b1" description="Auto Trim Machine enabled."/>
      </BitField>
    </Register>
    <Register start="+0xA" size="1" name="MCG_ATCVH" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="ATCVH"/>
    </Register>
    <Register start="+0xB" size="1" name="MCG_ATCVL" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="ATCVL"/>
    </Register>
    <Register start="+0xC" size="1" name="MCG_C7" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="OSCSEL">
        <Enum name="0" start="0b0" description="Selects System Oscillator (OSCCLK)."/>
        <Enum name="1" start="0b1" description="Selects 32 kHz RTC Oscillator."/>
      </BitField>
    </Register>
    <Register start="+0xD" size="1" name="MCG_C8" access="Read/Write" reset_value="0x80" reset_mask="0xFF">
      <BitField start="0" size="1" name="LOCS1">
        <Enum name="0" start="0b0" description="Loss of RTC has not occur."/>
        <Enum name="1" start="0b1" description="Loss of RTC has occur"/>
      </BitField>
      <BitField start="5" size="1" name="CME1">
        <Enum name="0" start="0b0" description="External clock monitor is disabled for RTC clock."/>
        <Enum name="1" start="0b1" description="External clock monitor is enabled for RTC clock."/>
      </BitField>
      <BitField start="7" size="1" name="LOCRE1">
        <Enum name="0" start="0b0" description="Interrupt request is generated on a loss of RTC external reference clock."/>
        <Enum name="1" start="0b1" description="Generate a reset request on a loss of RTC external reference clock"/>
      </BitField>
    </Register>
    <Register start="+0xF" size="1" name="MCG_C10" access="Read/Write" reset_value="0x80" reset_mask="0xFF">
      <BitField start="2" size="1" name="EREFS1">
        <Enum name="0" start="0b0" description="External reference clock requested."/>
        <Enum name="1" start="0b1" description="Oscillator requested."/>
      </BitField>
      <BitField start="3" size="1" name="HGO1">
        <Enum name="0" start="0b0" description="Configure crystal oscillator for low-power operation."/>
        <Enum name="1" start="0b1" description="Configure crystal oscillator for high-gain operation."/>
      </BitField>
      <BitField start="4" size="2" name="RANGE1">
        <Enum name="00" start="0b00" description="Encoding 0 - Low frequency range selected for the crystal oscillator ."/>
        <Enum name="01" start="0b01" description="Encoding 1 - High frequency range selected for the crystal oscillator ."/>
      </BitField>
      <BitField start="7" size="1" name="LOCRE2">
        <Enum name="0" start="0b0" description="Interrupt request is generated on a loss of OSC1 external reference clock."/>
        <Enum name="1" start="0b1" description="Reset request is generated on a loss of OSC1 external reference clock."/>
      </BitField>
    </Register>
    <Register start="+0x10" size="1" name="MCG_C11" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="PRDIV1"/>
      <BitField start="4" size="1" name="PLLCS">
        <Enum name="0" start="0b0" description="PLL0 output clock is selected."/>
        <Enum name="1" start="0b1" description="PLL1 output clock is selected."/>
      </BitField>
      <BitField start="5" size="1" name="PLLSTEN1">
        <Enum name="0" start="0b0" description="PLL1 clocks (MCGPLL1CLK, MCGPLL1CLK2X, and MCGDDRCLK2X) are disabled in any of the Stop modes."/>
        <Enum name="1" start="0b1" description="PLL1 and its clocks (MCGPLL1CLK, MCGPLL1CLK2X, and MCGDDRCLK2X) are enabled if system is in Normal Stop mode."/>
      </BitField>
      <BitField start="6" size="1" name="PLLCLKEN1">
        <Enum name="0" start="0b0" description="MCGPLL1CLK, MCGPLL1CLK2X, and MCGDDRCLK2X are inactive"/>
        <Enum name="1" start="0b1" description="MCGPLL1CLK, MCGPLL1CLK2X, and MCGDDRCLK2X are active unless MCG is in a bypass mode with LP=1 (BLPI or BLPE)."/>
      </BitField>
      <BitField start="7" size="1" name="PLLREFSEL1">
        <Enum name="0" start="0b0" description="Selects OSC0 clock source as its external reference clock."/>
        <Enum name="1" start="0b1" description="Selects OSC1 clock source as its external reference clock."/>
      </BitField>
    </Register>
    <Register start="+0x11" size="1" name="MCG_C12" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="5" name="VDIV1"/>
      <BitField start="5" size="1" name="CME2">
        <Enum name="0" start="0b0" description="External clock monitor for OSC1 is disabled."/>
        <Enum name="1" start="0b1" description="Generate a reset request on loss of external clock on OSC1."/>
      </BitField>
      <BitField start="7" size="1" name="LOLIE1">
        <Enum name="0" start="0b0" description="No interrupt request is generated on loss of lock on PLL1."/>
        <Enum name="1" start="0b1" description="Generate an interrupt request on loss of lock on PLL1."/>
      </BitField>
    </Register>
    <Register start="+0x12" size="1" name="MCG_S2" access="ReadOnly" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="LOCS2">
        <Enum name="0" start="0b0" description="No loss of OSC1 external reference clock has occurred."/>
        <Enum name="1" start="0b1" description="Loss of OSC1 external reference clock has occurred."/>
      </BitField>
      <BitField start="1" size="1" name="OSCINIT1"/>
      <BitField start="4" size="1" name="PLLCST">
        <Enum name="0" start="0b0" description="Source of PLLCS is PLL0 clock."/>
        <Enum name="1" start="0b1" description="Source of PLLCS is PLL1 clock."/>
      </BitField>
      <BitField start="6" size="1" name="LOCK1">
        <Enum name="0" start="0b0" description="PLL1 is currently unlocked."/>
        <Enum name="1" start="0b1" description="PLL1 is currently locked."/>
      </BitField>
      <BitField start="7" size="1" name="LOLS1">
        <Enum name="0" start="0b0" description="PLL1 has not lost lock since LOLS1 was last cleared."/>
        <Enum name="1" start="0b1" description="PLL1 has lost lock since LOLS1 was last cleared."/>
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="OSC0" start="0x40065000">
    <Register start="+0" size="1" name="OSC0_CR" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="SC16P">
        <Enum name="0" start="0b0" description="Disable the selection."/>
        <Enum name="1" start="0b1" description="Add 16 pF capacitor to the oscillator load."/>
      </BitField>
      <BitField start="1" size="1" name="SC8P">
        <Enum name="0" start="0b0" description="Disable the selection."/>
        <Enum name="1" start="0b1" description="Add 8 pF capacitor to the oscillator load."/>
      </BitField>
      <BitField start="2" size="1" name="SC4P">
        <Enum name="0" start="0b0" description="Disable the selection."/>
        <Enum name="1" start="0b1" description="Add 4 pF capacitor to the oscillator load."/>
      </BitField>
      <BitField start="3" size="1" name="SC2P">
        <Enum name="0" start="0b0" description="Disable the selection."/>
        <Enum name="1" start="0b1" description="Add 2 pF capacitor to the oscillator load."/>
      </BitField>
      <BitField start="5" size="1" name="EREFSTEN">
        <Enum name="0" start="0b0" description="External reference clock is disabled in Stop mode."/>
        <Enum name="1" start="0b1" description="External reference clock stays enabled in Stop mode if ERCLKEN is set before entering Stop mode."/>
      </BitField>
      <BitField start="7" size="1" name="ERCLKEN">
        <Enum name="0" start="0b0" description="External reference clock is inactive."/>
        <Enum name="1" start="0b1" description="External reference clock is enabled."/>
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="OSC1" start="0x400E5000">
    <Register start="+0" size="1" name="OSC1_CR" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="SC16P">
        <Enum name="0" start="0b0" description="Disable the selection."/>
        <Enum name="1" start="0b1" description="Add 16 pF capacitor to the oscillator load."/>
      </BitField>
      <BitField start="1" size="1" name="SC8P">
        <Enum name="0" start="0b0" description="Disable the selection."/>
        <Enum name="1" start="0b1" description="Add 8 pF capacitor to the oscillator load."/>
      </BitField>
      <BitField start="2" size="1" name="SC4P">
        <Enum name="0" start="0b0" description="Disable the selection."/>
        <Enum name="1" start="0b1" description="Add 4 pF capacitor to the oscillator load."/>
      </BitField>
      <BitField start="3" size="1" name="SC2P">
        <Enum name="0" start="0b0" description="Disable the selection."/>
        <Enum name="1" start="0b1" description="Add 2 pF capacitor to the oscillator load."/>
      </BitField>
      <BitField start="5" size="1" name="EREFSTEN">
        <Enum name="0" start="0b0" description="External reference clock is disabled in Stop mode."/>
        <Enum name="1" start="0b1" description="External reference clock stays enabled in Stop mode if ERCLKEN is set before entering Stop mode."/>
      </BitField>
      <BitField start="7" size="1" name="ERCLKEN">
        <Enum name="0" start="0b0" description="External reference clock is inactive."/>
        <Enum name="1" start="0b1" description="External reference clock is enabled."/>
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="I2C0" start="0x40066000">
    <Register start="+0" size="1" name="I2C0_A1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="1" size="7" name="AD"/>
    </Register>
    <Register start="+0x1" size="1" name="I2C0_F" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="ICR"/>
      <BitField start="6" size="2" name="MULT">
        <Enum name="00" start="0b00" description="mul = 1"/>
        <Enum name="01" start="0b01" description="mul = 2"/>
        <Enum name="10" start="0b10" description="mul = 4"/>
        <Enum name="11" start="0b11" description="Reserved"/>
      </BitField>
    </Register>
    <Register start="+0x2" size="1" name="I2C0_C1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="DMAEN">
        <Enum name="0" start="0b0" description="All DMA signalling disabled."/>
        <Enum name="1" start="0b1" description="DMA transfer is enabled and the following conditions trigger the DMA request: While FACK = 0, a data byte is received, either address or data is transmitted. (ACK/NACK automatic) While FACK = 0, the first byte received matches the A1 register or is general call address. If any address matching occurs, IAAS and TCF are set. If the direction of transfer is known from master to slave, then it is not required to check the SRW. With this assumption, DMA can also be used in this case. In other cases, if the master reads data from the slave, then it is required to rewrite the C1 register operation. With this assumption, DMA cannot be used. When FACK = 1, an address or a data byte is transmitted."/>
      </BitField>
      <BitField start="1" size="1" name="WUEN">
        <Enum name="0" start="0b0" description="Normal operation. No interrupt generated when address matching in low power mode."/>
        <Enum name="1" start="0b1" description="Enables the wakeup function in low power mode."/>
      </BitField>
      <BitField start="2" size="1" name="RSTA"/>
      <BitField start="3" size="1" name="TXAK">
        <Enum name="0" start="0b0" description="An acknowledge signal is sent to the bus on the following (if FACK is cleared) or current (if FACK is set) receiving byte."/>
        <Enum name="1" start="0b1" description="No acknowledge signal is sent to the bus on the following (if FACK is cleared) or current (if FACK is set) receiving data byte.SCL is held low until TXAK is written."/>
      </BitField>
      <BitField start="4" size="1" name="TX">
        <Enum name="0" start="0b0" description="Receive"/>
        <Enum name="1" start="0b1" description="Transmit"/>
      </BitField>
      <BitField start="5" size="1" name="MST">
        <Enum name="0" start="0b0" description="Slave mode"/>
        <Enum name="1" start="0b1" description="Master mode"/>
      </BitField>
      <BitField start="6" size="1" name="IICIE">
        <Enum name="0" start="0b0" description="Disabled"/>
        <Enum name="1" start="0b1" description="Enabled"/>
      </BitField>
      <BitField start="7" size="1" name="IICEN">
        <Enum name="0" start="0b0" description="Disabled"/>
        <Enum name="1" start="0b1" description="Enabled"/>
      </BitField>
    </Register>
    <Register start="+0x3" size="1" name="I2C0_S" access="Read/Write" reset_value="0x80" reset_mask="0xFF">
      <BitField start="0" size="1" name="RXAK">
        <Enum name="0" start="0b0" description="Acknowledge signal was received after the completion of one byte of data transmission on the bus"/>
        <Enum name="1" start="0b1" description="No acknowledge signal detected"/>
      </BitField>
      <BitField start="1" size="1" name="IICIF">
        <Enum name="0" start="0b0" description="No interrupt pending"/>
        <Enum name="1" start="0b1" description="Interrupt pending"/>
      </BitField>
      <BitField start="2" size="1" name="SRW">
        <Enum name="0" start="0b0" description="Slave receive, master writing to slave"/>
        <Enum name="1" start="0b1" description="Slave transmit, master reading from slave"/>
      </BitField>
      <BitField start="3" size="1" name="RAM">
        <Enum name="0" start="0b0" description="Not addressed"/>
        <Enum name="1" start="0b1" description="Addressed as a slave"/>
      </BitField>
      <BitField start="4" size="1" name="ARBL">
        <Enum name="0" start="0b0" description="Standard bus operation."/>
        <Enum name="1" start="0b1" description="Loss of arbitration."/>
      </BitField>
      <BitField start="5" size="1" name="BUSY">
        <Enum name="0" start="0b0" description="Bus is idle"/>
        <Enum name="1" start="0b1" description="Bus is busy"/>
      </BitField>
      <BitField start="6" size="1" name="IAAS">
        <Enum name="0" start="0b0" description="Not addressed"/>
        <Enum name="1" start="0b1" description="Addressed as a slave"/>
      </BitField>
      <BitField start="7" size="1" name="TCF">
        <Enum name="0" start="0b0" description="Transfer in progress"/>
        <Enum name="1" start="0b1" description="Transfer complete"/>
      </BitField>
    </Register>
    <Register start="+0x4" size="1" name="I2C0_D" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA"/>
    </Register>
    <Register start="+0x5" size="1" name="I2C0_C2" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="AD"/>
      <BitField start="3" size="1" name="RMEN">
        <Enum name="0" start="0b0" description="Range mode disabled. No address match occurs for an address within the range of values of the A1 and RA registers."/>
        <Enum name="1" start="0b1" description="Range mode enabled. Address matching occurs when a slave receives an address within the range of values of the A1 and RA registers."/>
      </BitField>
      <BitField start="4" size="1" name="SBRC">
        <Enum name="0" start="0b0" description="The slave baud rate follows the master baud rate and clock stretching may occur"/>
        <Enum name="1" start="0b1" description="Slave baud rate is independent of the master baud rate"/>
      </BitField>
      <BitField start="5" size="1" name="HDRS">
        <Enum name="0" start="0b0" description="Normal drive mode"/>
        <Enum name="1" start="0b1" description="High drive mode"/>
      </BitField>
      <BitField start="6" size="1" name="ADEXT">
        <Enum name="0" start="0b0" description="7-bit address scheme"/>
        <Enum name="1" start="0b1" description="10-bit address scheme"/>
      </BitField>
      <BitField start="7" size="1" name="GCAEN">
        <Enum name="0" start="0b0" description="Disabled"/>
        <Enum name="1" start="0b1" description="Enabled"/>
      </BitField>
    </Register>
    <Register start="+0x6" size="1" name="I2C0_FLT" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="5" name="FLT">
        <Enum name="0" start="0b0" description="No filter/bypass"/>
      </BitField>
    </Register>
    <Register start="+0x7" size="1" name="I2C0_RA" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="1" size="7" name="RAD"/>
    </Register>
    <Register start="+0x8" size="1" name="I2C0_SMB" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="SHTF2IE">
        <Enum name="0" start="0b0" description="SHTF2 interrupt is disabled"/>
        <Enum name="1" start="0b1" description="SHTF2 interrupt is enabled"/>
      </BitField>
      <BitField start="1" size="1" name="SHTF2">
        <Enum name="0" start="0b0" description="No SCL high and SDA low timeout occurs"/>
        <Enum name="1" start="0b1" description="SCL high and SDA low timeout occurs"/>
      </BitField>
      <BitField start="2" size="1" name="SHTF1">
        <Enum name="0" start="0b0" description="No SCL high and SDA high timeout occurs"/>
        <Enum name="1" start="0b1" description="SCL high and SDA high timeout occurs"/>
      </BitField>
      <BitField start="3" size="1" name="SLTF">
        <Enum name="0" start="0b0" description="No low timeout occurs"/>
        <Enum name="1" start="0b1" description="Low timeout occurs"/>
      </BitField>
      <BitField start="4" size="1" name="TCKSEL">
        <Enum name="0" start="0b0" description="Timeout counter counts at the frequency of the bus clock / 64"/>
        <Enum name="1" start="0b1" description="Timeout counter counts at the frequency of the bus clock"/>
      </BitField>
      <BitField start="5" size="1" name="SIICAEN">
        <Enum name="0" start="0b0" description="I2C address register 2 matching is disabled"/>
        <Enum name="1" start="0b1" description="I2C address register 2 matching is enabled"/>
      </BitField>
      <BitField start="6" size="1" name="ALERTEN">
        <Enum name="0" start="0b0" description="SMBus alert response address matching is disabled"/>
        <Enum name="1" start="0b1" description="SMBus alert response address matching is enabled"/>
      </BitField>
      <BitField start="7" size="1" name="FACK">
        <Enum name="0" start="0b0" description="An ACK or NACK is sent on the following receiving data byte"/>
        <Enum name="1" start="0b1" description="Writing 0 to TXAK after receiving a data byte generates an ACK. Writing 1 to TXAK after receiving a data byte generates a NACK."/>
      </BitField>
    </Register>
    <Register start="+0x9" size="1" name="I2C0_A2" access="Read/Write" reset_value="0xC2" reset_mask="0xFF">
      <BitField start="1" size="7" name="SAD"/>
    </Register>
    <Register start="+0xA" size="1" name="I2C0_SLTH" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="SSLT"/>
    </Register>
    <Register start="+0xB" size="1" name="I2C0_SLTL" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="SSLT"/>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="I2C1" start="0x40067000">
    <Register start="+0" size="1" name="I2C1_A1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="1" size="7" name="AD"/>
    </Register>
    <Register start="+0x1" size="1" name="I2C1_F" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="ICR"/>
      <BitField start="6" size="2" name="MULT">
        <Enum name="00" start="0b00" description="mul = 1"/>
        <Enum name="01" start="0b01" description="mul = 2"/>
        <Enum name="10" start="0b10" description="mul = 4"/>
        <Enum name="11" start="0b11" description="Reserved"/>
      </BitField>
    </Register>
    <Register start="+0x2" size="1" name="I2C1_C1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="DMAEN">
        <Enum name="0" start="0b0" description="All DMA signalling disabled."/>
        <Enum name="1" start="0b1" description="DMA transfer is enabled and the following conditions trigger the DMA request: While FACK = 0, a data byte is received, either address or data is transmitted. (ACK/NACK automatic) While FACK = 0, the first byte received matches the A1 register or is general call address. If any address matching occurs, IAAS and TCF are set. If the direction of transfer is known from master to slave, then it is not required to check the SRW. With this assumption, DMA can also be used in this case. In other cases, if the master reads data from the slave, then it is required to rewrite the C1 register operation. With this assumption, DMA cannot be used. When FACK = 1, an address or a data byte is transmitted."/>
      </BitField>
      <BitField start="1" size="1" name="WUEN">
        <Enum name="0" start="0b0" description="Normal operation. No interrupt generated when address matching in low power mode."/>
        <Enum name="1" start="0b1" description="Enables the wakeup function in low power mode."/>
      </BitField>
      <BitField start="2" size="1" name="RSTA"/>
      <BitField start="3" size="1" name="TXAK">
        <Enum name="0" start="0b0" description="An acknowledge signal is sent to the bus on the following (if FACK is cleared) or current (if FACK is set) receiving byte."/>
        <Enum name="1" start="0b1" description="No acknowledge signal is sent to the bus on the following (if FACK is cleared) or current (if FACK is set) receiving data byte.SCL is held low until TXAK is written."/>
      </BitField>
      <BitField start="4" size="1" name="TX">
        <Enum name="0" start="0b0" description="Receive"/>
        <Enum name="1" start="0b1" description="Transmit"/>
      </BitField>
      <BitField start="5" size="1" name="MST">
        <Enum name="0" start="0b0" description="Slave mode"/>
        <Enum name="1" start="0b1" description="Master mode"/>
      </BitField>
      <BitField start="6" size="1" name="IICIE">
        <Enum name="0" start="0b0" description="Disabled"/>
        <Enum name="1" start="0b1" description="Enabled"/>
      </BitField>
      <BitField start="7" size="1" name="IICEN">
        <Enum name="0" start="0b0" description="Disabled"/>
        <Enum name="1" start="0b1" description="Enabled"/>
      </BitField>
    </Register>
    <Register start="+0x3" size="1" name="I2C1_S" access="Read/Write" reset_value="0x80" reset_mask="0xFF">
      <BitField start="0" size="1" name="RXAK">
        <Enum name="0" start="0b0" description="Acknowledge signal was received after the completion of one byte of data transmission on the bus"/>
        <Enum name="1" start="0b1" description="No acknowledge signal detected"/>
      </BitField>
      <BitField start="1" size="1" name="IICIF">
        <Enum name="0" start="0b0" description="No interrupt pending"/>
        <Enum name="1" start="0b1" description="Interrupt pending"/>
      </BitField>
      <BitField start="2" size="1" name="SRW">
        <Enum name="0" start="0b0" description="Slave receive, master writing to slave"/>
        <Enum name="1" start="0b1" description="Slave transmit, master reading from slave"/>
      </BitField>
      <BitField start="3" size="1" name="RAM">
        <Enum name="0" start="0b0" description="Not addressed"/>
        <Enum name="1" start="0b1" description="Addressed as a slave"/>
      </BitField>
      <BitField start="4" size="1" name="ARBL">
        <Enum name="0" start="0b0" description="Standard bus operation."/>
        <Enum name="1" start="0b1" description="Loss of arbitration."/>
      </BitField>
      <BitField start="5" size="1" name="BUSY">
        <Enum name="0" start="0b0" description="Bus is idle"/>
        <Enum name="1" start="0b1" description="Bus is busy"/>
      </BitField>
      <BitField start="6" size="1" name="IAAS">
        <Enum name="0" start="0b0" description="Not addressed"/>
        <Enum name="1" start="0b1" description="Addressed as a slave"/>
      </BitField>
      <BitField start="7" size="1" name="TCF">
        <Enum name="0" start="0b0" description="Transfer in progress"/>
        <Enum name="1" start="0b1" description="Transfer complete"/>
      </BitField>
    </Register>
    <Register start="+0x4" size="1" name="I2C1_D" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA"/>
    </Register>
    <Register start="+0x5" size="1" name="I2C1_C2" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="AD"/>
      <BitField start="3" size="1" name="RMEN">
        <Enum name="0" start="0b0" description="Range mode disabled. No address match occurs for an address within the range of values of the A1 and RA registers."/>
        <Enum name="1" start="0b1" description="Range mode enabled. Address matching occurs when a slave receives an address within the range of values of the A1 and RA registers."/>
      </BitField>
      <BitField start="4" size="1" name="SBRC">
        <Enum name="0" start="0b0" description="The slave baud rate follows the master baud rate and clock stretching may occur"/>
        <Enum name="1" start="0b1" description="Slave baud rate is independent of the master baud rate"/>
      </BitField>
      <BitField start="5" size="1" name="HDRS">
        <Enum name="0" start="0b0" description="Normal drive mode"/>
        <Enum name="1" start="0b1" description="High drive mode"/>
      </BitField>
      <BitField start="6" size="1" name="ADEXT">
        <Enum name="0" start="0b0" description="7-bit address scheme"/>
        <Enum name="1" start="0b1" description="10-bit address scheme"/>
      </BitField>
      <BitField start="7" size="1" name="GCAEN">
        <Enum name="0" start="0b0" description="Disabled"/>
        <Enum name="1" start="0b1" description="Enabled"/>
      </BitField>
    </Register>
    <Register start="+0x6" size="1" name="I2C1_FLT" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="5" name="FLT">
        <Enum name="0" start="0b0" description="No filter/bypass"/>
      </BitField>
    </Register>
    <Register start="+0x7" size="1" name="I2C1_RA" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="1" size="7" name="RAD"/>
    </Register>
    <Register start="+0x8" size="1" name="I2C1_SMB" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="SHTF2IE">
        <Enum name="0" start="0b0" description="SHTF2 interrupt is disabled"/>
        <Enum name="1" start="0b1" description="SHTF2 interrupt is enabled"/>
      </BitField>
      <BitField start="1" size="1" name="SHTF2">
        <Enum name="0" start="0b0" description="No SCL high and SDA low timeout occurs"/>
        <Enum name="1" start="0b1" description="SCL high and SDA low timeout occurs"/>
      </BitField>
      <BitField start="2" size="1" name="SHTF1">
        <Enum name="0" start="0b0" description="No SCL high and SDA high timeout occurs"/>
        <Enum name="1" start="0b1" description="SCL high and SDA high timeout occurs"/>
      </BitField>
      <BitField start="3" size="1" name="SLTF">
        <Enum name="0" start="0b0" description="No low timeout occurs"/>
        <Enum name="1" start="0b1" description="Low timeout occurs"/>
      </BitField>
      <BitField start="4" size="1" name="TCKSEL">
        <Enum name="0" start="0b0" description="Timeout counter counts at the frequency of the bus clock / 64"/>
        <Enum name="1" start="0b1" description="Timeout counter counts at the frequency of the bus clock"/>
      </BitField>
      <BitField start="5" size="1" name="SIICAEN">
        <Enum name="0" start="0b0" description="I2C address register 2 matching is disabled"/>
        <Enum name="1" start="0b1" description="I2C address register 2 matching is enabled"/>
      </BitField>
      <BitField start="6" size="1" name="ALERTEN">
        <Enum name="0" start="0b0" description="SMBus alert response address matching is disabled"/>
        <Enum name="1" start="0b1" description="SMBus alert response address matching is enabled"/>
      </BitField>
      <BitField start="7" size="1" name="FACK">
        <Enum name="0" start="0b0" description="An ACK or NACK is sent on the following receiving data byte"/>
        <Enum name="1" start="0b1" description="Writing 0 to TXAK after receiving a data byte generates an ACK. Writing 1 to TXAK after receiving a data byte generates a NACK."/>
      </BitField>
    </Register>
    <Register start="+0x9" size="1" name="I2C1_A2" access="Read/Write" reset_value="0xC2" reset_mask="0xFF">
      <BitField start="1" size="7" name="SAD"/>
    </Register>
    <Register start="+0xA" size="1" name="I2C1_SLTH" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="SSLT"/>
    </Register>
    <Register start="+0xB" size="1" name="I2C1_SLTL" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="SSLT"/>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="UART0" start="0x4006A000">
    <Register start="+0" size="1" name="UART0_BDH" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="5" name="SBR"/>
      <BitField start="6" size="1" name="RXEDGIE">
        <Enum name="0" start="0b0" description="Hardware interrupts from RXEDGIF disabled using polling."/>
        <Enum name="1" start="0b1" description="RXEDGIF interrupt request enabled."/>
      </BitField>
      <BitField start="7" size="1" name="LBKDIE">
        <Enum name="0" start="0b0" description="LBKDIF interrupt requests disabled."/>
        <Enum name="1" start="0b1" description="LBKDIF interrupt requests enabled."/>
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="UART0_BDL" access="Read/Write" reset_value="0x4" reset_mask="0xFF">
      <BitField start="0" size="8" name="SBR"/>
    </Register>
    <Register start="+0x2" size="1" name="UART0_C1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PT">
        <Enum name="0" start="0b0" description="Even parity."/>
        <Enum name="1" start="0b1" description="Odd parity."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Parity function disabled."/>
        <Enum name="1" start="0b1" description="Parity function enabled."/>
      </BitField>
      <BitField start="2" size="1" name="ILT">
        <Enum name="0" start="0b0" description="Idle character bit count starts after start bit."/>
        <Enum name="1" start="0b1" description="Idle character bit count starts after stop bit."/>
      </BitField>
      <BitField start="3" size="1" name="WAKE">
        <Enum name="0" start="0b0" description="Idle line wakeup."/>
        <Enum name="1" start="0b1" description="Address mark wakeup."/>
      </BitField>
      <BitField start="4" size="1" name="M">
        <Enum name="0" start="0b0" description="Normal-start + 8 data bits (MSB/LSB first as determined by MSBF) + stop."/>
        <Enum name="1" start="0b1" description="Use-start + 9 data bits (MSB/LSB first as determined by MSBF) + stop."/>
      </BitField>
      <BitField start="5" size="1" name="RSRC">
        <Enum name="0" start="0b0" description="Selects internal loop back mode. The receiver input is internally connected to transmitter output."/>
        <Enum name="1" start="0b1" description="Single wire UART mode where the receiver input is connected to the transmit pin input signal."/>
      </BitField>
      <BitField start="6" size="1" name="UARTSWAI">
        <Enum name="0" start="0b0" description="UART clock continues to run in Wait mode."/>
        <Enum name="1" start="0b1" description="UART clock freezes while CPU is in Wait mode."/>
      </BitField>
      <BitField start="7" size="1" name="LOOPS">
        <Enum name="0" start="0b0" description="Normal operation."/>
        <Enum name="1" start="0b1" description="Loop mode where transmitter output is internally connected to receiver input. The receiver input is determined by RSRC."/>
      </BitField>
    </Register>
    <Register start="+0x3" size="1" name="UART0_C2" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="SBK">
        <Enum name="0" start="0b0" description="Normal transmitter operation."/>
        <Enum name="1" start="0b1" description="Queue break characters to be sent."/>
      </BitField>
      <BitField start="1" size="1" name="RWU">
        <Enum name="0" start="0b0" description="Normal operation."/>
        <Enum name="1" start="0b1" description="RWU enables the wakeup function and inhibits further receiver interrupt requests. Normally, hardware wakes the receiver by automatically clearing RWU."/>
      </BitField>
      <BitField start="2" size="1" name="RE">
        <Enum name="0" start="0b0" description="Receiver off."/>
        <Enum name="1" start="0b1" description="Receiver on."/>
      </BitField>
      <BitField start="3" size="1" name="TE">
        <Enum name="0" start="0b0" description="Transmitter off."/>
        <Enum name="1" start="0b1" description="Transmitter on."/>
      </BitField>
      <BitField start="4" size="1" name="ILIE">
        <Enum name="0" start="0b0" description="IDLE interrupt requests disabled."/>
        <Enum name="1" start="0b1" description="IDLE interrupt requests enabled."/>
      </BitField>
      <BitField start="5" size="1" name="RIE">
        <Enum name="0" start="0b0" description="RDRF interrupt and DMA transfer requests disabled."/>
        <Enum name="1" start="0b1" description="RDRF interrupt or DMA transfer requests enabled."/>
      </BitField>
      <BitField start="6" size="1" name="TCIE">
        <Enum name="0" start="0b0" description="TC interrupt requests disabled."/>
        <Enum name="1" start="0b1" description="TC interrupt requests enabled."/>
      </BitField>
      <BitField start="7" size="1" name="TIE">
        <Enum name="0" start="0b0" description="TDRE interrupt and DMA transfer requests disabled."/>
        <Enum name="1" start="0b1" description="TDRE interrupt or DMA transfer requests enabled."/>
      </BitField>
    </Register>
    <Register start="+0x4" size="1" name="UART0_S1" access="ReadOnly" reset_value="0xC0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PF">
        <Enum name="0" start="0b0" description="No parity error detected since the last time this flag was cleared. If the receive buffer has a depth greater than 1, then there may be data in the receive buffer what was received with a parity error."/>
        <Enum name="1" start="0b1" description="At least one dataword was received with a parity error since the last time this flag was cleared."/>
      </BitField>
      <BitField start="1" size="1" name="FE">
        <Enum name="0" start="0b0" description="No framing error detected."/>
        <Enum name="1" start="0b1" description="Framing error."/>
      </BitField>
      <BitField start="2" size="1" name="NF">
        <Enum name="0" start="0b0" description="No noise detected since the last time this flag was cleared. If the receive buffer has a depth greater than 1 then there may be data in the receiver buffer that was received with noise."/>
        <Enum name="1" start="0b1" description="At least one dataword was received with noise detected since the last time the flag was cleared."/>
      </BitField>
      <BitField start="3" size="1" name="OR">
        <Enum name="0" start="0b0" description="No overrun has occurred since the last time the flag was cleared."/>
        <Enum name="1" start="0b1" description="Overrun has occurred or the overrun flag has not been cleared since the last overrun occured."/>
      </BitField>
      <BitField start="4" size="1" name="IDLE">
        <Enum name="0" start="0b0" description="Receiver input is either active now or has never become active since the IDLE flag was last cleared."/>
        <Enum name="1" start="0b1" description="Receiver input has become idle or the flag has not been cleared since it last asserted."/>
      </BitField>
      <BitField start="5" size="1" name="RDRF">
        <Enum name="0" start="0b0" description="The number of datawords in the receive buffer is less than the number indicated by RXWATER."/>
        <Enum name="1" start="0b1" description="The number of datawords in the receive buffer is equal to or greater than the number indicated by RXWATER at some point in time since this flag was last cleared."/>
      </BitField>
      <BitField start="6" size="1" name="TC">
        <Enum name="0" start="0b0" description="Transmitter active (sending data, a preamble, or a break)."/>
        <Enum name="1" start="0b1" description="Transmitter idle (transmission activity complete)."/>
      </BitField>
      <BitField start="7" size="1" name="TDRE">
        <Enum name="0" start="0b0" description="The amount of data in the transmit buffer is greater than the value indicated by TWFIFO[TXWATER]."/>
        <Enum name="1" start="0b1" description="The amount of data in the transmit buffer is less than or equal to the value indicated by TWFIFO[TXWATER] at some point in time since the flag has been cleared."/>
      </BitField>
    </Register>
    <Register start="+0x5" size="1" name="UART0_S2" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="RAF">
        <Enum name="0" start="0b0" description="UART receiver idle/inactive waiting for a start bit."/>
        <Enum name="1" start="0b1" description="UART receiver active, RxD input not idle."/>
      </BitField>
      <BitField start="1" size="1" name="LBKDE">
        <Enum name="0" start="0b0" description="Break character is detected at one of the following lengths: 10 bit times if C1[M] = 0 11 bit times if C1[M] = 1 and C4[M10] = 0 12 bit times if C1[M] = 1, C4[M10] = 1, and S1[PE] = 1"/>
        <Enum name="1" start="0b1" description="Break character is detected at length of 11 bit times if C1[M] = 0 or 12 bits time if C1[M] = 1."/>
      </BitField>
      <BitField start="2" size="1" name="BRK13">
        <Enum name="0" start="0b0" description="Break character is 10, 11, or 12 bits long."/>
        <Enum name="1" start="0b1" description="Break character is 13 or 14 bits long."/>
      </BitField>
      <BitField start="3" size="1" name="RWUID">
        <Enum name="0" start="0b0" description="S1[IDLE] is not set upon detection of an idle character."/>
        <Enum name="1" start="0b1" description="S1[IDLE] is set upon detection of an idle character."/>
      </BitField>
      <BitField start="4" size="1" name="RXINV">
        <Enum name="0" start="0b0" description="Receive data is not inverted."/>
        <Enum name="1" start="0b1" description="Receive data is inverted."/>
      </BitField>
      <BitField start="5" size="1" name="MSBF">
        <Enum name="0" start="0b0" description="LSB (bit0) is the first bit that is transmitted following the start bit. Further, the first bit received after the start bit is identified as bit0."/>
        <Enum name="1" start="0b1" description="MSB (bit8, bit7 or bit6) is the first bit that is transmitted following the start bit, depending on the setting of C1[M] and C1[PE]. Further, the first bit received after the start bit is identified as bit8, bit7, or bit6, depending on the setting of C1[M] and C1[PE]."/>
      </BitField>
      <BitField start="6" size="1" name="RXEDGIF">
        <Enum name="0" start="0b0" description="No active edge on the receive pin has occurred."/>
        <Enum name="1" start="0b1" description="An active edge on the receive pin has occurred."/>
      </BitField>
      <BitField start="7" size="1" name="LBKDIF">
        <Enum name="0" start="0b0" description="No LIN break character detected."/>
        <Enum name="1" start="0b1" description="LIN break character detected."/>
      </BitField>
    </Register>
    <Register start="+0x6" size="1" name="UART0_C3" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PEIE">
        <Enum name="0" start="0b0" description="PF interrupt requests are disabled."/>
        <Enum name="1" start="0b1" description="PF interrupt requests are enabled."/>
      </BitField>
      <BitField start="1" size="1" name="FEIE">
        <Enum name="0" start="0b0" description="FE interrupt requests are disabled."/>
        <Enum name="1" start="0b1" description="FE interrupt requests are enabled."/>
      </BitField>
      <BitField start="2" size="1" name="NEIE">
        <Enum name="0" start="0b0" description="NF interrupt requests are disabled."/>
        <Enum name="1" start="0b1" description="NF interrupt requests are enabled."/>
      </BitField>
      <BitField start="3" size="1" name="ORIE">
        <Enum name="0" start="0b0" description="OR interrupts are disabled."/>
        <Enum name="1" start="0b1" description="OR interrupt requests are enabled."/>
      </BitField>
      <BitField start="4" size="1" name="TXINV">
        <Enum name="0" start="0b0" description="Transmit data is not inverted."/>
        <Enum name="1" start="0b1" description="Transmit data is inverted."/>
      </BitField>
      <BitField start="5" size="1" name="TXDIR">
        <Enum name="0" start="0b0" description="TXD pin is an input in single wire mode."/>
        <Enum name="1" start="0b1" description="TXD pin is an output in single wire mode."/>
      </BitField>
      <BitField start="6" size="1" name="T8"/>
      <BitField start="7" size="1" name="R8"/>
    </Register>
    <Register start="+0x7" size="1" name="UART0_D" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="RT"/>
    </Register>
    <Register start="+0x8" size="1" name="UART0_MA1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="MA"/>
    </Register>
    <Register start="+0x9" size="1" name="UART0_MA2" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="MA"/>
    </Register>
    <Register start="+0xA" size="1" name="UART0_C4" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="5" name="BRFA"/>
      <BitField start="5" size="1" name="M10">
        <Enum name="0" start="0b0" description="The parity bit is the ninth bit in the serial transmission."/>
        <Enum name="1" start="0b1" description="The parity bit is the tenth bit in the serial transmission."/>
      </BitField>
      <BitField start="6" size="1" name="MAEN2">
        <Enum name="0" start="0b0" description="All data received is transferred to the data buffer if MAEN1 is cleared."/>
        <Enum name="1" start="0b1" description="All data received with the most significant bit cleared, is discarded. All data received with the most significant bit set, is compared with contents of MA2 register. If no match occurs, the data is discarded. If a match occurs, data is transferred to the data buffer. This field must be cleared when C7816[ISO7816E] is set/enabled."/>
      </BitField>
      <BitField start="7" size="1" name="MAEN1">
        <Enum name="0" start="0b0" description="All data received is transferred to the data buffer if MAEN2 is cleared."/>
        <Enum name="1" start="0b1" description="All data received with the most significant bit cleared, is discarded. All data received with the most significant bit set, is compared with contents of MA1 register. If no match occurs, the data is discarded. If match occurs, data is transferred to the data buffer. This field must be cleared when C7816[ISO7816E] is set/enabled."/>
      </BitField>
    </Register>
    <Register start="+0xB" size="1" name="UART0_C5" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="5" size="1" name="RDMAS">
        <Enum name="0" start="0b0" description="If C2[RIE] and S1[RDRF] are set, the RDFR interrupt request signal is asserted to request an interrupt service."/>
        <Enum name="1" start="0b1" description="If C2[RIE] and S1[RDRF] are set, the RDRF DMA request signal is asserted to request a DMA transfer."/>
      </BitField>
      <BitField start="7" size="1" name="TDMAS">
        <Enum name="0" start="0b0" description="If C2[TIE] is set and the S1[TDRE] flag is set, the TDRE interrupt request signal is asserted to request interrupt service."/>
        <Enum name="1" start="0b1" description="If C2[TIE] is set and the S1[TDRE] flag is set, the TDRE DMA request signal is asserted to request a DMA transfer."/>
      </BitField>
    </Register>
    <Register start="+0xC" size="1" name="UART0_ED" access="ReadOnly" reset_value="0" reset_mask="0xFF">
      <BitField start="6" size="1" name="PARITYE">
        <Enum name="0" start="0b0" description="The dataword was received without a parity error."/>
        <Enum name="1" start="0b1" description="The dataword was received with a parity error."/>
      </BitField>
      <BitField start="7" size="1" name="NOISY">
        <Enum name="0" start="0b0" description="The dataword was received without noise."/>
        <Enum name="1" start="0b1" description="The data was received with noise."/>
      </BitField>
    </Register>
    <Register start="+0xD" size="1" name="UART0_MODEM" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="TXCTSE">
        <Enum name="0" start="0b0" description="CTS has no effect on the transmitter."/>
        <Enum name="1" start="0b1" description="Enables clear-to-send operation. The transmitter checks the state of CTS each time it is ready to send a character. If CTS is asserted, the character is sent. If CTS is deasserted, the signal TXD remains in the mark state and transmission is delayed until CTS is asserted. Changes in CTS as a character is being sent do not affect its transmission."/>
      </BitField>
      <BitField start="1" size="1" name="TXRTSE">
        <Enum name="0" start="0b0" description="The transmitter has no effect on RTS."/>
        <Enum name="1" start="0b1" description="When a character is placed into an empty transmitter data buffer , RTS asserts one bit time before the start bit is transmitted. RTS deasserts one bit time after all characters in the transmitter data buffer and shift register are completely sent, including the last stop bit. (FIFO) (FIFO)"/>
      </BitField>
      <BitField start="2" size="1" name="TXRTSPOL">
        <Enum name="0" start="0b0" description="Transmitter RTS is active low."/>
        <Enum name="1" start="0b1" description="Transmitter RTS is active high."/>
      </BitField>
      <BitField start="3" size="1" name="RXRTSE">
        <Enum name="0" start="0b0" description="The receiver has no effect on RTS."/>
        <Enum name="1" start="0b1" description="RTS is deasserted if the number of characters in the receiver data register (FIFO) is equal to or greater than RWFIFO[RXWATER]. RTS is asserted when the number of characters in the receiver data register (FIFO) is less than RWFIFO[RXWATER]."/>
      </BitField>
    </Register>
    <Register start="+0xE" size="1" name="UART0_IR" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="TNP">
        <Enum name="00" start="0b00" description="3/16."/>
        <Enum name="01" start="0b01" description="1/16."/>
        <Enum name="10" start="0b10" description="1/32."/>
        <Enum name="11" start="0b11" description="1/4."/>
      </BitField>
      <BitField start="2" size="1" name="IREN">
        <Enum name="0" start="0b0" description="IR disabled."/>
        <Enum name="1" start="0b1" description="IR enabled."/>
      </BitField>
    </Register>
    <Register start="+0x10" size="1" name="UART0_PFIFO" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="RXFIFOSIZE">
        <Enum name="000" start="0b000" description="Receive FIFO/Buffer depth = 1 dataword."/>
        <Enum name="001" start="0b001" description="Receive FIFO/Buffer depth = 4 datawords."/>
        <Enum name="010" start="0b010" description="Receive FIFO/Buffer depth = 8 datawords."/>
        <Enum name="011" start="0b011" description="Receive FIFO/Buffer depth = 16 datawords."/>
        <Enum name="100" start="0b100" description="Receive FIFO/Buffer depth = 32 datawords."/>
        <Enum name="101" start="0b101" description="Receive FIFO/Buffer depth = 64 datawords."/>
        <Enum name="110" start="0b110" description="Receive FIFO/Buffer depth = 128 datawords."/>
        <Enum name="111" start="0b111" description="Reserved."/>
      </BitField>
      <BitField start="3" size="1" name="RXFE">
        <Enum name="0" start="0b0" description="Receive FIFO is not enabled. Buffer is depth 1. (Legacy support)"/>
        <Enum name="1" start="0b1" description="Receive FIFO is enabled. Buffer is depth indicted by RXFIFOSIZE."/>
      </BitField>
      <BitField start="4" size="3" name="TXFIFOSIZE">
        <Enum name="000" start="0b000" description="Transmit FIFO/Buffer depth = 1 dataword."/>
        <Enum name="001" start="0b001" description="Transmit FIFO/Buffer depth = 4 datawords."/>
        <Enum name="010" start="0b010" description="Transmit FIFO/Buffer depth = 8 datawords."/>
        <Enum name="011" start="0b011" description="Transmit FIFO/Buffer depth = 16 datawords."/>
        <Enum name="100" start="0b100" description="Transmit FIFO/Buffer depth = 32 datawords."/>
        <Enum name="101" start="0b101" description="Transmit FIFO/Buffer depth = 64 datawords."/>
        <Enum name="110" start="0b110" description="Transmit FIFO/Buffer depth = 128 datawords."/>
        <Enum name="111" start="0b111" description="Reserved."/>
      </BitField>
      <BitField start="7" size="1" name="TXFE">
        <Enum name="0" start="0b0" description="Transmit FIFO is not enabled. Buffer is depth 1. (Legacy support)."/>
        <Enum name="1" start="0b1" description="Transmit FIFO is enabled. Buffer is depth indicated by TXFIFOSIZE."/>
      </BitField>
    </Register>
    <Register start="+0x11" size="1" name="UART0_CFIFO" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="RXUFE">
        <Enum name="0" start="0b0" description="RXUF flag does not generate an interrupt to the host."/>
        <Enum name="1" start="0b1" description="RXUF flag generates an interrupt to the host."/>
      </BitField>
      <BitField start="1" size="1" name="TXOFE">
        <Enum name="0" start="0b0" description="TXOF flag does not generate an interrupt to the host."/>
        <Enum name="1" start="0b1" description="TXOF flag generates an interrupt to the host."/>
      </BitField>
      <BitField start="2" size="1" name="RXOFE">
        <Enum name="0" start="0b0" description="RXOF flag does not generate an interrupt to the host."/>
        <Enum name="1" start="0b1" description="RXOF flag generates an interrupt to the host."/>
      </BitField>
      <BitField start="6" size="1" name="RXFLUSH">
        <Enum name="0" start="0b0" description="No flush operation occurs."/>
        <Enum name="1" start="0b1" description="All data in the receive FIFO/buffer is cleared out."/>
      </BitField>
      <BitField start="7" size="1" name="TXFLUSH">
        <Enum name="0" start="0b0" description="No flush operation occurs."/>
        <Enum name="1" start="0b1" description="All data in the transmit FIFO/Buffer is cleared out."/>
      </BitField>
    </Register>
    <Register start="+0x12" size="1" name="UART0_SFIFO" access="Read/Write" reset_value="0xC0" reset_mask="0xFF">
      <BitField start="0" size="1" name="RXUF">
        <Enum name="0" start="0b0" description="No receive buffer underflow has occurred since the last time the flag was cleared."/>
        <Enum name="1" start="0b1" description="At least one receive buffer underflow has occurred since the last time the flag was cleared."/>
      </BitField>
      <BitField start="1" size="1" name="TXOF">
        <Enum name="0" start="0b0" description="No transmit buffer overflow has occurred since the last time the flag was cleared."/>
        <Enum name="1" start="0b1" description="At least one transmit buffer overflow has occurred since the last time the flag was cleared."/>
      </BitField>
      <BitField start="2" size="1" name="RXOF">
        <Enum name="0" start="0b0" description="No receive buffer overflow has occurred since the last time the flag was cleared."/>
        <Enum name="1" start="0b1" description="At least one receive buffer overflow has occurred since the last time the flag was cleared."/>
      </BitField>
      <BitField start="6" size="1" name="RXEMPT">
        <Enum name="0" start="0b0" description="Receive buffer is not empty."/>
        <Enum name="1" start="0b1" description="Receive buffer is empty."/>
      </BitField>
      <BitField start="7" size="1" name="TXEMPT">
        <Enum name="0" start="0b0" description="Transmit buffer is not empty."/>
        <Enum name="1" start="0b1" description="Transmit buffer is empty."/>
      </BitField>
    </Register>
    <Register start="+0x13" size="1" name="UART0_TWFIFO" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="TXWATER"/>
    </Register>
    <Register start="+0x14" size="1" name="UART0_TCFIFO" access="ReadOnly" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="TXCOUNT"/>
    </Register>
    <Register start="+0x15" size="1" name="UART0_RWFIFO" access="Read/Write" reset_value="0x1" reset_mask="0xFF">
      <BitField start="0" size="8" name="RXWATER"/>
    </Register>
    <Register start="+0x16" size="1" name="UART0_RCFIFO" access="ReadOnly" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="RXCOUNT"/>
    </Register>
    <Register start="+0x18" size="1" name="UART0_C7816" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="ISO_7816E">
        <Enum name="0" start="0b0" description="ISO-7816 functionality is turned off/not enabled."/>
        <Enum name="1" start="0b1" description="ISO-7816 functionality is turned on/enabled."/>
      </BitField>
      <BitField start="1" size="1" name="TTYPE">
        <Enum name="0" start="0b0" description="T = 0 per the ISO-7816 specification."/>
        <Enum name="1" start="0b1" description="T = 1 per the ISO-7816 specification."/>
      </BitField>
      <BitField start="2" size="1" name="INIT">
        <Enum name="0" start="0b0" description="Normal operating mode. Receiver does not seek to identify initial character."/>
        <Enum name="1" start="0b1" description="Receiver searches for initial character."/>
      </BitField>
      <BitField start="3" size="1" name="ANACK">
        <Enum name="0" start="0b0" description="No NACK is automatically generated."/>
        <Enum name="1" start="0b1" description="A NACK is automatically generated if a parity error is detected or if an invalid initial character is detected."/>
      </BitField>
      <BitField start="4" size="1" name="ONACK">
        <Enum name="0" start="0b0" description="The received data does not generate a NACK when the receipt of the data results in an overflow event."/>
        <Enum name="1" start="0b1" description="If the receiver buffer overflows, a NACK is automatically sent on a received character."/>
      </BitField>
    </Register>
    <Register start="+0x19" size="1" name="UART0_IE7816" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="RXTE">
        <Enum name="0" start="0b0" description="The assertion of IS7816[RXT] does not result in the generation of an interrupt."/>
        <Enum name="1" start="0b1" description="The assertion of IS7816[RXT] results in the generation of an interrupt."/>
      </BitField>
      <BitField start="1" size="1" name="TXTE">
        <Enum name="0" start="0b0" description="The assertion of IS7816[TXT] does not result in the generation of an interrupt."/>
        <Enum name="1" start="0b1" description="The assertion of IS7816[TXT] results in the generation of an interrupt."/>
      </BitField>
      <BitField start="2" size="1" name="GTVE">
        <Enum name="0" start="0b0" description="The assertion of IS7816[GTV] does not result in the generation of an interrupt."/>
        <Enum name="1" start="0b1" description="The assertion of IS7816[GTV] results in the generation of an interrupt."/>
      </BitField>
      <BitField start="4" size="1" name="INITDE">
        <Enum name="0" start="0b0" description="The assertion of IS7816[INITD] does not result in the generation of an interrupt."/>
        <Enum name="1" start="0b1" description="The assertion of IS7816[INITD] results in the generation of an interrupt."/>
      </BitField>
      <BitField start="5" size="1" name="BWTE">
        <Enum name="0" start="0b0" description="The assertion of IS7816[BWT] does not result in the generation of an interrupt."/>
        <Enum name="1" start="0b1" description="The assertion of IS7816[BWT] results in the generation of an interrupt."/>
      </BitField>
      <BitField start="6" size="1" name="CWTE">
        <Enum name="0" start="0b0" description="The assertion of IS7816[CWT] does not result in the generation of an interrupt."/>
        <Enum name="1" start="0b1" description="The assertion of IS7816[CWT] results in the generation of an interrupt."/>
      </BitField>
      <BitField start="7" size="1" name="WTE">
        <Enum name="0" start="0b0" description="The assertion of IS7816[WT] does not result in the generation of an interrupt."/>
        <Enum name="1" start="0b1" description="The assertion of IS7816[WT] results in the generation of an interrupt."/>
      </BitField>
    </Register>
    <Register start="+0x1A" size="1" name="UART0_IS7816" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="RXT">
        <Enum name="0" start="0b0" description="The number of consecutive NACKS generated as a result of parity errors and buffer overruns is less than or equal to the value in ET7816[RXTHRESHOLD]."/>
        <Enum name="1" start="0b1" description="The number of consecutive NACKS generated as a result of parity errors and buffer overruns is greater than the value in ET7816[RXTHRESHOLD]."/>
      </BitField>
      <BitField start="1" size="1" name="TXT">
        <Enum name="0" start="0b0" description="The number of retries and corresponding NACKS does not exceed the value in ET7816[TXTHRESHOLD]."/>
        <Enum name="1" start="0b1" description="The number of retries and corresponding NACKS exceeds the value in ET7816[TXTHRESHOLD]."/>
      </BitField>
      <BitField start="2" size="1" name="GTV">
        <Enum name="0" start="0b0" description="A guard time (GT, CGT, or BGT) has not been violated."/>
        <Enum name="1" start="0b1" description="A guard time (GT, CGT, or BGT) has been violated."/>
      </BitField>
      <BitField start="4" size="1" name="INITD">
        <Enum name="0" start="0b0" description="A valid initial character has not been received."/>
        <Enum name="1" start="0b1" description="A valid initial character has been received."/>
      </BitField>
      <BitField start="5" size="1" name="BWT">
        <Enum name="0" start="0b0" description="Block wait time (BWT) has not been violated."/>
        <Enum name="1" start="0b1" description="Block wait time (BWT) has been violated."/>
      </BitField>
      <BitField start="6" size="1" name="CWT">
        <Enum name="0" start="0b0" description="Character wait time (CWT) has not been violated."/>
        <Enum name="1" start="0b1" description="Character wait time (CWT) has been violated."/>
      </BitField>
      <BitField start="7" size="1" name="WT">
        <Enum name="0" start="0b0" description="Wait time (WT) has not been violated."/>
        <Enum name="1" start="0b1" description="Wait time (WT) has been violated."/>
      </BitField>
    </Register>
    <Register start="+0x1B" size="1" name="UART0_WP7816T1" access="Read/Write" reset_value="0xA" reset_mask="0xFF">
      <BitField start="0" size="4" name="BWI"/>
      <BitField start="4" size="4" name="CWI"/>
    </Register>
    <Register start="+0x1B" size="1" name="UART0_WP7816T0" access="Read/Write" reset_value="0xA" reset_mask="0xFF">
      <BitField start="0" size="8" name="WI"/>
    </Register>
    <Register start="+0x1C" size="1" name="UART0_WN7816" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="GTN"/>
    </Register>
    <Register start="+0x1D" size="1" name="UART0_WF7816" access="Read/Write" reset_value="0x1" reset_mask="0xFF">
      <BitField start="0" size="8" name="GTFD"/>
    </Register>
    <Register start="+0x1E" size="1" name="UART0_ET7816" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="RXTHRESHOLD"/>
      <BitField start="4" size="4" name="TXTHRESHOLD">
        <Enum name="0" start="0b0" description="TXT asserts on the first NACK that is received."/>
        <Enum name="1" start="0b1" description="TXT asserts on the second NACK that is received."/>
      </BitField>
    </Register>
    <Register start="+0x1F" size="1" name="UART0_TL7816" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="TLEN"/>
    </Register>
    <Register start="+0x21" size="1" name="UART0_C6" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="4" size="1" name="CP">
        <Enum name="0" start="0b0" description="Collision signal is active low."/>
        <Enum name="1" start="0b1" description="Collision signal is active high."/>
      </BitField>
      <BitField start="5" size="1" name="CE">
        <Enum name="0" start="0b0" description="Collision detect feature is disabled."/>
        <Enum name="1" start="0b1" description="Collision detect feature is enabled."/>
      </BitField>
      <BitField start="6" size="1" name="TX709">
        <Enum name="0" start="0b0" description="CEA709.1-B transmitter is disabled."/>
        <Enum name="1" start="0b1" description="CEA709.1-B transmitter is enabled."/>
      </BitField>
      <BitField start="7" size="1" name="EN709">
        <Enum name="0" start="0b0" description="CEA709.1-B is disabled."/>
        <Enum name="1" start="0b1" description="CEA709.1-B is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x22" size="1" name="UART0_PCTH" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="PCTH"/>
    </Register>
    <Register start="+0x23" size="1" name="UART0_PCTL" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="PCTL"/>
    </Register>
    <Register start="+0x24" size="1" name="UART0_B1T" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="B1T"/>
    </Register>
    <Register start="+0x25" size="1" name="UART0_SDTH" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="SDTH"/>
    </Register>
    <Register start="+0x26" size="1" name="UART0_SDTL" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="SDTL"/>
    </Register>
    <Register start="+0x27" size="1" name="UART0_PRE" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="PREAMBLE"/>
    </Register>
    <Register start="+0x28" size="1" name="UART0_TPL" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="TPL"/>
    </Register>
    <Register start="+0x29" size="1" name="UART0_IE" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="TXFIE">
        <Enum name="0" start="0b0" description="Interrupt is disabled."/>
        <Enum name="1" start="0b1" description="Interrupt is enabled."/>
      </BitField>
      <BitField start="1" size="1" name="PSIE">
        <Enum name="0" start="0b0" description="Interrupt is disabled."/>
        <Enum name="1" start="0b1" description="Interrupt is enabled."/>
      </BitField>
      <BitField start="2" size="1" name="PCTEIE">
        <Enum name="0" start="0b0" description="Interrupt is disabled."/>
        <Enum name="1" start="0b1" description="Interrupt is enabled."/>
      </BitField>
      <BitField start="3" size="1" name="PTXIE">
        <Enum name="0" start="0b0" description="Interrupt is disabled."/>
        <Enum name="1" start="0b1" description="Interrupt is enabled."/>
      </BitField>
      <BitField start="4" size="1" name="PRXIE">
        <Enum name="0" start="0b0" description="Interrupt is disabled."/>
        <Enum name="1" start="0b1" description="Interrupt is enabled."/>
      </BitField>
      <BitField start="5" size="1" name="ISDIE">
        <Enum name="0" start="0b0" description="Interrupt is disabled."/>
        <Enum name="1" start="0b1" description="Interrupt is enabled."/>
      </BitField>
      <BitField start="6" size="1" name="WBEIE">
        <Enum name="0" start="0b0" description="Interrupt is disabled."/>
        <Enum name="1" start="0b1" description="Interrupt is enabled."/>
      </BitField>
    </Register>
    <Register start="+0x2A" size="1" name="UART0_WB" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="WBASE"/>
    </Register>
    <Register start="+0x2B" size="1" name="UART0_S3" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="TXFF">
        <Enum name="0" start="0b0" description="Transmission continues normally."/>
        <Enum name="1" start="0b1" description="Transmission has failed."/>
      </BitField>
      <BitField start="1" size="1" name="PSF">
        <Enum name="0" start="0b0" description="Preamble start is not detected."/>
        <Enum name="1" start="0b1" description="Preamble start is detected."/>
      </BitField>
      <BitField start="2" size="1" name="PCTEF">
        <Enum name="0" start="0b0" description="Packet cycle time has not expired."/>
        <Enum name="1" start="0b1" description="Packet cycle time has expired."/>
      </BitField>
      <BitField start="3" size="1" name="PTXF">
        <Enum name="0" start="0b0" description="Packet transmission is not complete."/>
        <Enum name="1" start="0b1" description="Packet transmission is complete."/>
      </BitField>
      <BitField start="4" size="1" name="PRXF">
        <Enum name="0" start="0b0" description="Packet is not received."/>
        <Enum name="1" start="0b1" description="Packet is received."/>
      </BitField>
      <BitField start="5" size="1" name="ISD">
        <Enum name="0" start="0b0" description="Initial sync is not detected."/>
        <Enum name="1" start="0b1" description="Initial sync is detected."/>
      </BitField>
      <BitField start="6" size="1" name="WBEF">
        <Enum name="0" start="0b0" description="WBASE time period has not expired."/>
        <Enum name="1" start="0b1" description="WBASE time period has expired after beta1 time slots."/>
      </BitField>
      <BitField start="7" size="1" name="PEF">
        <Enum name="0" start="0b0" description="Preamble is correct."/>
        <Enum name="1" start="0b1" description="Preamble has an error."/>
      </BitField>
    </Register>
    <Register start="+0x2C" size="1" name="UART0_S4" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="FE">
        <Enum name="0" start="0b0" description="Received packet is byte bound."/>
        <Enum name="1" start="0b1" description="Received packet is not byte bound."/>
      </BitField>
      <BitField start="1" size="1" name="ILCV">
        <Enum name="0" start="0b0" description="Line code violation received is proper."/>
        <Enum name="1" start="0b1" description="Line code violation received is improper, that is, less than three bit periods."/>
      </BitField>
      <BitField start="2" size="2" name="CDET">
        <Enum name="00" start="0b00" description="No collision."/>
        <Enum name="01" start="0b01" description="Collision occurred during preamble."/>
        <Enum name="10" start="0b10" description="Collision occurred during data."/>
        <Enum name="11" start="0b11" description="Collision occurred during line code violation."/>
      </BitField>
      <BitField start="4" size="1" name="INITF">
        <Enum name="0" start="0b0" description="Initial synchronization has not failed."/>
        <Enum name="1" start="0b1" description="Initial synchronization has failed."/>
      </BitField>
    </Register>
    <Register start="+0x2D" size="1" name="UART0_RPL" access="ReadOnly" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="RPL"/>
    </Register>
    <Register start="+0x2E" size="1" name="UART0_RPREL" access="ReadOnly" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="RPREL"/>
    </Register>
    <Register start="+0x2F" size="1" name="UART0_CPW" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CPW"/>
    </Register>
    <Register start="+0x30" size="1" name="UART0_RIDT" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="RIDT"/>
    </Register>
    <Register start="+0x31" size="1" name="UART0_TIDT" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="TIDT"/>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="UART1" start="0x4006B000">
    <Register start="+0" size="1" name="UART1_BDH" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="5" name="SBR"/>
      <BitField start="6" size="1" name="RXEDGIE">
        <Enum name="0" start="0b0" description="Hardware interrupts from RXEDGIF disabled using polling."/>
        <Enum name="1" start="0b1" description="RXEDGIF interrupt request enabled."/>
      </BitField>
      <BitField start="7" size="1" name="LBKDIE">
        <Enum name="0" start="0b0" description="LBKDIF interrupt requests disabled."/>
        <Enum name="1" start="0b1" description="LBKDIF interrupt requests enabled."/>
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="UART1_BDL" access="Read/Write" reset_value="0x4" reset_mask="0xFF">
      <BitField start="0" size="8" name="SBR"/>
    </Register>
    <Register start="+0x2" size="1" name="UART1_C1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PT">
        <Enum name="0" start="0b0" description="Even parity."/>
        <Enum name="1" start="0b1" description="Odd parity."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Parity function disabled."/>
        <Enum name="1" start="0b1" description="Parity function enabled."/>
      </BitField>
      <BitField start="2" size="1" name="ILT">
        <Enum name="0" start="0b0" description="Idle character bit count starts after start bit."/>
        <Enum name="1" start="0b1" description="Idle character bit count starts after stop bit."/>
      </BitField>
      <BitField start="3" size="1" name="WAKE">
        <Enum name="0" start="0b0" description="Idle line wakeup."/>
        <Enum name="1" start="0b1" description="Address mark wakeup."/>
      </BitField>
      <BitField start="4" size="1" name="M">
        <Enum name="0" start="0b0" description="Normal-start + 8 data bits (MSB/LSB first as determined by MSBF) + stop."/>
        <Enum name="1" start="0b1" description="Use-start + 9 data bits (MSB/LSB first as determined by MSBF) + stop."/>
      </BitField>
      <BitField start="5" size="1" name="RSRC">
        <Enum name="0" start="0b0" description="Selects internal loop back mode. The receiver input is internally connected to transmitter output."/>
        <Enum name="1" start="0b1" description="Single wire UART mode where the receiver input is connected to the transmit pin input signal."/>
      </BitField>
      <BitField start="6" size="1" name="UARTSWAI">
        <Enum name="0" start="0b0" description="UART clock continues to run in Wait mode."/>
        <Enum name="1" start="0b1" description="UART clock freezes while CPU is in Wait mode."/>
      </BitField>
      <BitField start="7" size="1" name="LOOPS">
        <Enum name="0" start="0b0" description="Normal operation."/>
        <Enum name="1" start="0b1" description="Loop mode where transmitter output is internally connected to receiver input. The receiver input is determined by RSRC."/>
      </BitField>
    </Register>
    <Register start="+0x3" size="1" name="UART1_C2" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="SBK">
        <Enum name="0" start="0b0" description="Normal transmitter operation."/>
        <Enum name="1" start="0b1" description="Queue break characters to be sent."/>
      </BitField>
      <BitField start="1" size="1" name="RWU">
        <Enum name="0" start="0b0" description="Normal operation."/>
        <Enum name="1" start="0b1" description="RWU enables the wakeup function and inhibits further receiver interrupt requests. Normally, hardware wakes the receiver by automatically clearing RWU."/>
      </BitField>
      <BitField start="2" size="1" name="RE">
        <Enum name="0" start="0b0" description="Receiver off."/>
        <Enum name="1" start="0b1" description="Receiver on."/>
      </BitField>
      <BitField start="3" size="1" name="TE">
        <Enum name="0" start="0b0" description="Transmitter off."/>
        <Enum name="1" start="0b1" description="Transmitter on."/>
      </BitField>
      <BitField start="4" size="1" name="ILIE">
        <Enum name="0" start="0b0" description="IDLE interrupt requests disabled."/>
        <Enum name="1" start="0b1" description="IDLE interrupt requests enabled."/>
      </BitField>
      <BitField start="5" size="1" name="RIE">
        <Enum name="0" start="0b0" description="RDRF interrupt and DMA transfer requests disabled."/>
        <Enum name="1" start="0b1" description="RDRF interrupt or DMA transfer requests enabled."/>
      </BitField>
      <BitField start="6" size="1" name="TCIE">
        <Enum name="0" start="0b0" description="TC interrupt requests disabled."/>
        <Enum name="1" start="0b1" description="TC interrupt requests enabled."/>
      </BitField>
      <BitField start="7" size="1" name="TIE">
        <Enum name="0" start="0b0" description="TDRE interrupt and DMA transfer requests disabled."/>
        <Enum name="1" start="0b1" description="TDRE interrupt or DMA transfer requests enabled."/>
      </BitField>
    </Register>
    <Register start="+0x4" size="1" name="UART1_S1" access="ReadOnly" reset_value="0xC0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PF">
        <Enum name="0" start="0b0" description="No parity error detected since the last time this flag was cleared. If the receive buffer has a depth greater than 1, then there may be data in the receive buffer what was received with a parity error."/>
        <Enum name="1" start="0b1" description="At least one dataword was received with a parity error since the last time this flag was cleared."/>
      </BitField>
      <BitField start="1" size="1" name="FE">
        <Enum name="0" start="0b0" description="No framing error detected."/>
        <Enum name="1" start="0b1" description="Framing error."/>
      </BitField>
      <BitField start="2" size="1" name="NF">
        <Enum name="0" start="0b0" description="No noise detected since the last time this flag was cleared. If the receive buffer has a depth greater than 1 then there may be data in the receiver buffer that was received with noise."/>
        <Enum name="1" start="0b1" description="At least one dataword was received with noise detected since the last time the flag was cleared."/>
      </BitField>
      <BitField start="3" size="1" name="OR">
        <Enum name="0" start="0b0" description="No overrun has occurred since the last time the flag was cleared."/>
        <Enum name="1" start="0b1" description="Overrun has occurred or the overrun flag has not been cleared since the last overrun occured."/>
      </BitField>
      <BitField start="4" size="1" name="IDLE">
        <Enum name="0" start="0b0" description="Receiver input is either active now or has never become active since the IDLE flag was last cleared."/>
        <Enum name="1" start="0b1" description="Receiver input has become idle or the flag has not been cleared since it last asserted."/>
      </BitField>
      <BitField start="5" size="1" name="RDRF">
        <Enum name="0" start="0b0" description="The number of datawords in the receive buffer is less than the number indicated by RXWATER."/>
        <Enum name="1" start="0b1" description="The number of datawords in the receive buffer is equal to or greater than the number indicated by RXWATER at some point in time since this flag was last cleared."/>
      </BitField>
      <BitField start="6" size="1" name="TC">
        <Enum name="0" start="0b0" description="Transmitter active (sending data, a preamble, or a break)."/>
        <Enum name="1" start="0b1" description="Transmitter idle (transmission activity complete)."/>
      </BitField>
      <BitField start="7" size="1" name="TDRE">
        <Enum name="0" start="0b0" description="The amount of data in the transmit buffer is greater than the value indicated by TWFIFO[TXWATER]."/>
        <Enum name="1" start="0b1" description="The amount of data in the transmit buffer is less than or equal to the value indicated by TWFIFO[TXWATER] at some point in time since the flag has been cleared."/>
      </BitField>
    </Register>
    <Register start="+0x5" size="1" name="UART1_S2" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="RAF">
        <Enum name="0" start="0b0" description="UART receiver idle/inactive waiting for a start bit."/>
        <Enum name="1" start="0b1" description="UART receiver active, RxD input not idle."/>
      </BitField>
      <BitField start="1" size="1" name="LBKDE">
        <Enum name="0" start="0b0" description="Break character is detected at one of the following lengths: 10 bit times if C1[M] = 0 11 bit times if C1[M] = 1 and C4[M10] = 0 12 bit times if C1[M] = 1, C4[M10] = 1, and S1[PE] = 1"/>
        <Enum name="1" start="0b1" description="Break character is detected at length of 11 bit times if C1[M] = 0 or 12 bits time if C1[M] = 1."/>
      </BitField>
      <BitField start="2" size="1" name="BRK13">
        <Enum name="0" start="0b0" description="Break character is 10, 11, or 12 bits long."/>
        <Enum name="1" start="0b1" description="Break character is 13 or 14 bits long."/>
      </BitField>
      <BitField start="3" size="1" name="RWUID">
        <Enum name="0" start="0b0" description="S1[IDLE] is not set upon detection of an idle character."/>
        <Enum name="1" start="0b1" description="S1[IDLE] is set upon detection of an idle character."/>
      </BitField>
      <BitField start="4" size="1" name="RXINV">
        <Enum name="0" start="0b0" description="Receive data is not inverted."/>
        <Enum name="1" start="0b1" description="Receive data is inverted."/>
      </BitField>
      <BitField start="5" size="1" name="MSBF">
        <Enum name="0" start="0b0" description="LSB (bit0) is the first bit that is transmitted following the start bit. Further, the first bit received after the start bit is identified as bit0."/>
        <Enum name="1" start="0b1" description="MSB (bit8, bit7 or bit6) is the first bit that is transmitted following the start bit, depending on the setting of C1[M] and C1[PE]. Further, the first bit received after the start bit is identified as bit8, bit7, or bit6, depending on the setting of C1[M] and C1[PE]."/>
      </BitField>
      <BitField start="6" size="1" name="RXEDGIF">
        <Enum name="0" start="0b0" description="No active edge on the receive pin has occurred."/>
        <Enum name="1" start="0b1" description="An active edge on the receive pin has occurred."/>
      </BitField>
      <BitField start="7" size="1" name="LBKDIF">
        <Enum name="0" start="0b0" description="No LIN break character detected."/>
        <Enum name="1" start="0b1" description="LIN break character detected."/>
      </BitField>
    </Register>
    <Register start="+0x6" size="1" name="UART1_C3" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PEIE">
        <Enum name="0" start="0b0" description="PF interrupt requests are disabled."/>
        <Enum name="1" start="0b1" description="PF interrupt requests are enabled."/>
      </BitField>
      <BitField start="1" size="1" name="FEIE">
        <Enum name="0" start="0b0" description="FE interrupt requests are disabled."/>
        <Enum name="1" start="0b1" description="FE interrupt requests are enabled."/>
      </BitField>
      <BitField start="2" size="1" name="NEIE">
        <Enum name="0" start="0b0" description="NF interrupt requests are disabled."/>
        <Enum name="1" start="0b1" description="NF interrupt requests are enabled."/>
      </BitField>
      <BitField start="3" size="1" name="ORIE">
        <Enum name="0" start="0b0" description="OR interrupts are disabled."/>
        <Enum name="1" start="0b1" description="OR interrupt requests are enabled."/>
      </BitField>
      <BitField start="4" size="1" name="TXINV">
        <Enum name="0" start="0b0" description="Transmit data is not inverted."/>
        <Enum name="1" start="0b1" description="Transmit data is inverted."/>
      </BitField>
      <BitField start="5" size="1" name="TXDIR">
        <Enum name="0" start="0b0" description="TXD pin is an input in single wire mode."/>
        <Enum name="1" start="0b1" description="TXD pin is an output in single wire mode."/>
      </BitField>
      <BitField start="6" size="1" name="T8"/>
      <BitField start="7" size="1" name="R8"/>
    </Register>
    <Register start="+0x7" size="1" name="UART1_D" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="RT"/>
    </Register>
    <Register start="+0x8" size="1" name="UART1_MA1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="MA"/>
    </Register>
    <Register start="+0x9" size="1" name="UART1_MA2" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="MA"/>
    </Register>
    <Register start="+0xA" size="1" name="UART1_C4" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="5" name="BRFA"/>
      <BitField start="5" size="1" name="M10">
        <Enum name="0" start="0b0" description="The parity bit is the ninth bit in the serial transmission."/>
        <Enum name="1" start="0b1" description="The parity bit is the tenth bit in the serial transmission."/>
      </BitField>
      <BitField start="6" size="1" name="MAEN2">
        <Enum name="0" start="0b0" description="All data received is transferred to the data buffer if MAEN1 is cleared."/>
        <Enum name="1" start="0b1" description="All data received with the most significant bit cleared, is discarded. All data received with the most significant bit set, is compared with contents of MA2 register. If no match occurs, the data is discarded. If a match occurs, data is transferred to the data buffer. This field must be cleared when C7816[ISO7816E] is set/enabled."/>
      </BitField>
      <BitField start="7" size="1" name="MAEN1">
        <Enum name="0" start="0b0" description="All data received is transferred to the data buffer if MAEN2 is cleared."/>
        <Enum name="1" start="0b1" description="All data received with the most significant bit cleared, is discarded. All data received with the most significant bit set, is compared with contents of MA1 register. If no match occurs, the data is discarded. If match occurs, data is transferred to the data buffer. This field must be cleared when C7816[ISO7816E] is set/enabled."/>
      </BitField>
    </Register>
    <Register start="+0xB" size="1" name="UART1_C5" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="5" size="1" name="RDMAS">
        <Enum name="0" start="0b0" description="If C2[RIE] and S1[RDRF] are set, the RDFR interrupt request signal is asserted to request an interrupt service."/>
        <Enum name="1" start="0b1" description="If C2[RIE] and S1[RDRF] are set, the RDRF DMA request signal is asserted to request a DMA transfer."/>
      </BitField>
      <BitField start="7" size="1" name="TDMAS">
        <Enum name="0" start="0b0" description="If C2[TIE] is set and the S1[TDRE] flag is set, the TDRE interrupt request signal is asserted to request interrupt service."/>
        <Enum name="1" start="0b1" description="If C2[TIE] is set and the S1[TDRE] flag is set, the TDRE DMA request signal is asserted to request a DMA transfer."/>
      </BitField>
    </Register>
    <Register start="+0xC" size="1" name="UART1_ED" access="ReadOnly" reset_value="0" reset_mask="0xFF">
      <BitField start="6" size="1" name="PARITYE">
        <Enum name="0" start="0b0" description="The dataword was received without a parity error."/>
        <Enum name="1" start="0b1" description="The dataword was received with a parity error."/>
      </BitField>
      <BitField start="7" size="1" name="NOISY">
        <Enum name="0" start="0b0" description="The dataword was received without noise."/>
        <Enum name="1" start="0b1" description="The data was received with noise."/>
      </BitField>
    </Register>
    <Register start="+0xD" size="1" name="UART1_MODEM" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="TXCTSE">
        <Enum name="0" start="0b0" description="CTS has no effect on the transmitter."/>
        <Enum name="1" start="0b1" description="Enables clear-to-send operation. The transmitter checks the state of CTS each time it is ready to send a character. If CTS is asserted, the character is sent. If CTS is deasserted, the signal TXD remains in the mark state and transmission is delayed until CTS is asserted. Changes in CTS as a character is being sent do not affect its transmission."/>
      </BitField>
      <BitField start="1" size="1" name="TXRTSE">
        <Enum name="0" start="0b0" description="The transmitter has no effect on RTS."/>
        <Enum name="1" start="0b1" description="When a character is placed into an empty transmitter data buffer , RTS asserts one bit time before the start bit is transmitted. RTS deasserts one bit time after all characters in the transmitter data buffer and shift register are completely sent, including the last stop bit. (FIFO) (FIFO)"/>
      </BitField>
      <BitField start="2" size="1" name="TXRTSPOL">
        <Enum name="0" start="0b0" description="Transmitter RTS is active low."/>
        <Enum name="1" start="0b1" description="Transmitter RTS is active high."/>
      </BitField>
      <BitField start="3" size="1" name="RXRTSE">
        <Enum name="0" start="0b0" description="The receiver has no effect on RTS."/>
        <Enum name="1" start="0b1" description="RTS is deasserted if the number of characters in the receiver data register (FIFO) is equal to or greater than RWFIFO[RXWATER]. RTS is asserted when the number of characters in the receiver data register (FIFO) is less than RWFIFO[RXWATER]."/>
      </BitField>
    </Register>
    <Register start="+0xE" size="1" name="UART1_IR" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="TNP">
        <Enum name="00" start="0b00" description="3/16."/>
        <Enum name="01" start="0b01" description="1/16."/>
        <Enum name="10" start="0b10" description="1/32."/>
        <Enum name="11" start="0b11" description="1/4."/>
      </BitField>
      <BitField start="2" size="1" name="IREN">
        <Enum name="0" start="0b0" description="IR disabled."/>
        <Enum name="1" start="0b1" description="IR enabled."/>
      </BitField>
    </Register>
    <Register start="+0x10" size="1" name="UART1_PFIFO" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="RXFIFOSIZE">
        <Enum name="000" start="0b000" description="Receive FIFO/Buffer depth = 1 dataword."/>
        <Enum name="001" start="0b001" description="Receive FIFO/Buffer depth = 4 datawords."/>
        <Enum name="010" start="0b010" description="Receive FIFO/Buffer depth = 8 datawords."/>
        <Enum name="011" start="0b011" description="Receive FIFO/Buffer depth = 16 datawords."/>
        <Enum name="100" start="0b100" description="Receive FIFO/Buffer depth = 32 datawords."/>
        <Enum name="101" start="0b101" description="Receive FIFO/Buffer depth = 64 datawords."/>
        <Enum name="110" start="0b110" description="Receive FIFO/Buffer depth = 128 datawords."/>
        <Enum name="111" start="0b111" description="Reserved."/>
      </BitField>
      <BitField start="3" size="1" name="RXFE">
        <Enum name="0" start="0b0" description="Receive FIFO is not enabled. Buffer is depth 1. (Legacy support)"/>
        <Enum name="1" start="0b1" description="Receive FIFO is enabled. Buffer is depth indicted by RXFIFOSIZE."/>
      </BitField>
      <BitField start="4" size="3" name="TXFIFOSIZE">
        <Enum name="000" start="0b000" description="Transmit FIFO/Buffer depth = 1 dataword."/>
        <Enum name="001" start="0b001" description="Transmit FIFO/Buffer depth = 4 datawords."/>
        <Enum name="010" start="0b010" description="Transmit FIFO/Buffer depth = 8 datawords."/>
        <Enum name="011" start="0b011" description="Transmit FIFO/Buffer depth = 16 datawords."/>
        <Enum name="100" start="0b100" description="Transmit FIFO/Buffer depth = 32 datawords."/>
        <Enum name="101" start="0b101" description="Transmit FIFO/Buffer depth = 64 datawords."/>
        <Enum name="110" start="0b110" description="Transmit FIFO/Buffer depth = 128 datawords."/>
        <Enum name="111" start="0b111" description="Reserved."/>
      </BitField>
      <BitField start="7" size="1" name="TXFE">
        <Enum name="0" start="0b0" description="Transmit FIFO is not enabled. Buffer is depth 1. (Legacy support)."/>
        <Enum name="1" start="0b1" description="Transmit FIFO is enabled. Buffer is depth indicated by TXFIFOSIZE."/>
      </BitField>
    </Register>
    <Register start="+0x11" size="1" name="UART1_CFIFO" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="RXUFE">
        <Enum name="0" start="0b0" description="RXUF flag does not generate an interrupt to the host."/>
        <Enum name="1" start="0b1" description="RXUF flag generates an interrupt to the host."/>
      </BitField>
      <BitField start="1" size="1" name="TXOFE">
        <Enum name="0" start="0b0" description="TXOF flag does not generate an interrupt to the host."/>
        <Enum name="1" start="0b1" description="TXOF flag generates an interrupt to the host."/>
      </BitField>
      <BitField start="2" size="1" name="RXOFE">
        <Enum name="0" start="0b0" description="RXOF flag does not generate an interrupt to the host."/>
        <Enum name="1" start="0b1" description="RXOF flag generates an interrupt to the host."/>
      </BitField>
      <BitField start="6" size="1" name="RXFLUSH">
        <Enum name="0" start="0b0" description="No flush operation occurs."/>
        <Enum name="1" start="0b1" description="All data in the receive FIFO/buffer is cleared out."/>
      </BitField>
      <BitField start="7" size="1" name="TXFLUSH">
        <Enum name="0" start="0b0" description="No flush operation occurs."/>
        <Enum name="1" start="0b1" description="All data in the transmit FIFO/Buffer is cleared out."/>
      </BitField>
    </Register>
    <Register start="+0x12" size="1" name="UART1_SFIFO" access="Read/Write" reset_value="0xC0" reset_mask="0xFF">
      <BitField start="0" size="1" name="RXUF">
        <Enum name="0" start="0b0" description="No receive buffer underflow has occurred since the last time the flag was cleared."/>
        <Enum name="1" start="0b1" description="At least one receive buffer underflow has occurred since the last time the flag was cleared."/>
      </BitField>
      <BitField start="1" size="1" name="TXOF">
        <Enum name="0" start="0b0" description="No transmit buffer overflow has occurred since the last time the flag was cleared."/>
        <Enum name="1" start="0b1" description="At least one transmit buffer overflow has occurred since the last time the flag was cleared."/>
      </BitField>
      <BitField start="2" size="1" name="RXOF">
        <Enum name="0" start="0b0" description="No receive buffer overflow has occurred since the last time the flag was cleared."/>
        <Enum name="1" start="0b1" description="At least one receive buffer overflow has occurred since the last time the flag was cleared."/>
      </BitField>
      <BitField start="6" size="1" name="RXEMPT">
        <Enum name="0" start="0b0" description="Receive buffer is not empty."/>
        <Enum name="1" start="0b1" description="Receive buffer is empty."/>
      </BitField>
      <BitField start="7" size="1" name="TXEMPT">
        <Enum name="0" start="0b0" description="Transmit buffer is not empty."/>
        <Enum name="1" start="0b1" description="Transmit buffer is empty."/>
      </BitField>
    </Register>
    <Register start="+0x13" size="1" name="UART1_TWFIFO" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="TXWATER"/>
    </Register>
    <Register start="+0x14" size="1" name="UART1_TCFIFO" access="ReadOnly" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="TXCOUNT"/>
    </Register>
    <Register start="+0x15" size="1" name="UART1_RWFIFO" access="Read/Write" reset_value="0x1" reset_mask="0xFF">
      <BitField start="0" size="8" name="RXWATER"/>
    </Register>
    <Register start="+0x16" size="1" name="UART1_RCFIFO" access="ReadOnly" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="RXCOUNT"/>
    </Register>
    <Register start="+0x18" size="1" name="UART1_C7816" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="ISO_7816E">
        <Enum name="0" start="0b0" description="ISO-7816 functionality is turned off/not enabled."/>
        <Enum name="1" start="0b1" description="ISO-7816 functionality is turned on/enabled."/>
      </BitField>
      <BitField start="1" size="1" name="TTYPE">
        <Enum name="0" start="0b0" description="T = 0 per the ISO-7816 specification."/>
        <Enum name="1" start="0b1" description="T = 1 per the ISO-7816 specification."/>
      </BitField>
      <BitField start="2" size="1" name="INIT">
        <Enum name="0" start="0b0" description="Normal operating mode. Receiver does not seek to identify initial character."/>
        <Enum name="1" start="0b1" description="Receiver searches for initial character."/>
      </BitField>
      <BitField start="3" size="1" name="ANACK">
        <Enum name="0" start="0b0" description="No NACK is automatically generated."/>
        <Enum name="1" start="0b1" description="A NACK is automatically generated if a parity error is detected or if an invalid initial character is detected."/>
      </BitField>
      <BitField start="4" size="1" name="ONACK">
        <Enum name="0" start="0b0" description="The received data does not generate a NACK when the receipt of the data results in an overflow event."/>
        <Enum name="1" start="0b1" description="If the receiver buffer overflows, a NACK is automatically sent on a received character."/>
      </BitField>
    </Register>
    <Register start="+0x19" size="1" name="UART1_IE7816" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="RXTE">
        <Enum name="0" start="0b0" description="The assertion of IS7816[RXT] does not result in the generation of an interrupt."/>
        <Enum name="1" start="0b1" description="The assertion of IS7816[RXT] results in the generation of an interrupt."/>
      </BitField>
      <BitField start="1" size="1" name="TXTE">
        <Enum name="0" start="0b0" description="The assertion of IS7816[TXT] does not result in the generation of an interrupt."/>
        <Enum name="1" start="0b1" description="The assertion of IS7816[TXT] results in the generation of an interrupt."/>
      </BitField>
      <BitField start="2" size="1" name="GTVE">
        <Enum name="0" start="0b0" description="The assertion of IS7816[GTV] does not result in the generation of an interrupt."/>
        <Enum name="1" start="0b1" description="The assertion of IS7816[GTV] results in the generation of an interrupt."/>
      </BitField>
      <BitField start="4" size="1" name="INITDE">
        <Enum name="0" start="0b0" description="The assertion of IS7816[INITD] does not result in the generation of an interrupt."/>
        <Enum name="1" start="0b1" description="The assertion of IS7816[INITD] results in the generation of an interrupt."/>
      </BitField>
      <BitField start="5" size="1" name="BWTE">
        <Enum name="0" start="0b0" description="The assertion of IS7816[BWT] does not result in the generation of an interrupt."/>
        <Enum name="1" start="0b1" description="The assertion of IS7816[BWT] results in the generation of an interrupt."/>
      </BitField>
      <BitField start="6" size="1" name="CWTE">
        <Enum name="0" start="0b0" description="The assertion of IS7816[CWT] does not result in the generation of an interrupt."/>
        <Enum name="1" start="0b1" description="The assertion of IS7816[CWT] results in the generation of an interrupt."/>
      </BitField>
      <BitField start="7" size="1" name="WTE">
        <Enum name="0" start="0b0" description="The assertion of IS7816[WT] does not result in the generation of an interrupt."/>
        <Enum name="1" start="0b1" description="The assertion of IS7816[WT] results in the generation of an interrupt."/>
      </BitField>
    </Register>
    <Register start="+0x1A" size="1" name="UART1_IS7816" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="RXT">
        <Enum name="0" start="0b0" description="The number of consecutive NACKS generated as a result of parity errors and buffer overruns is less than or equal to the value in ET7816[RXTHRESHOLD]."/>
        <Enum name="1" start="0b1" description="The number of consecutive NACKS generated as a result of parity errors and buffer overruns is greater than the value in ET7816[RXTHRESHOLD]."/>
      </BitField>
      <BitField start="1" size="1" name="TXT">
        <Enum name="0" start="0b0" description="The number of retries and corresponding NACKS does not exceed the value in ET7816[TXTHRESHOLD]."/>
        <Enum name="1" start="0b1" description="The number of retries and corresponding NACKS exceeds the value in ET7816[TXTHRESHOLD]."/>
      </BitField>
      <BitField start="2" size="1" name="GTV">
        <Enum name="0" start="0b0" description="A guard time (GT, CGT, or BGT) has not been violated."/>
        <Enum name="1" start="0b1" description="A guard time (GT, CGT, or BGT) has been violated."/>
      </BitField>
      <BitField start="4" size="1" name="INITD">
        <Enum name="0" start="0b0" description="A valid initial character has not been received."/>
        <Enum name="1" start="0b1" description="A valid initial character has been received."/>
      </BitField>
      <BitField start="5" size="1" name="BWT">
        <Enum name="0" start="0b0" description="Block wait time (BWT) has not been violated."/>
        <Enum name="1" start="0b1" description="Block wait time (BWT) has been violated."/>
      </BitField>
      <BitField start="6" size="1" name="CWT">
        <Enum name="0" start="0b0" description="Character wait time (CWT) has not been violated."/>
        <Enum name="1" start="0b1" description="Character wait time (CWT) has been violated."/>
      </BitField>
      <BitField start="7" size="1" name="WT">
        <Enum name="0" start="0b0" description="Wait time (WT) has not been violated."/>
        <Enum name="1" start="0b1" description="Wait time (WT) has been violated."/>
      </BitField>
    </Register>
    <Register start="+0x1B" size="1" name="UART1_WP7816T1" access="Read/Write" reset_value="0xA" reset_mask="0xFF">
      <BitField start="0" size="4" name="BWI"/>
      <BitField start="4" size="4" name="CWI"/>
    </Register>
    <Register start="+0x1B" size="1" name="UART1_WP7816T0" access="Read/Write" reset_value="0xA" reset_mask="0xFF">
      <BitField start="0" size="8" name="WI"/>
    </Register>
    <Register start="+0x1C" size="1" name="UART1_WN7816" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="GTN"/>
    </Register>
    <Register start="+0x1D" size="1" name="UART1_WF7816" access="Read/Write" reset_value="0x1" reset_mask="0xFF">
      <BitField start="0" size="8" name="GTFD"/>
    </Register>
    <Register start="+0x1E" size="1" name="UART1_ET7816" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="RXTHRESHOLD"/>
      <BitField start="4" size="4" name="TXTHRESHOLD">
        <Enum name="0" start="0b0" description="TXT asserts on the first NACK that is received."/>
        <Enum name="1" start="0b1" description="TXT asserts on the second NACK that is received."/>
      </BitField>
    </Register>
    <Register start="+0x1F" size="1" name="UART1_TL7816" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="TLEN"/>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="UART2" start="0x4006C000">
    <Register start="+0" size="1" name="UART2_BDH" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="5" name="SBR"/>
      <BitField start="6" size="1" name="RXEDGIE">
        <Enum name="0" start="0b0" description="Hardware interrupts from RXEDGIF disabled using polling."/>
        <Enum name="1" start="0b1" description="RXEDGIF interrupt request enabled."/>
      </BitField>
      <BitField start="7" size="1" name="LBKDIE">
        <Enum name="0" start="0b0" description="LBKDIF interrupt requests disabled."/>
        <Enum name="1" start="0b1" description="LBKDIF interrupt requests enabled."/>
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="UART2_BDL" access="Read/Write" reset_value="0x4" reset_mask="0xFF">
      <BitField start="0" size="8" name="SBR"/>
    </Register>
    <Register start="+0x2" size="1" name="UART2_C1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PT">
        <Enum name="0" start="0b0" description="Even parity."/>
        <Enum name="1" start="0b1" description="Odd parity."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Parity function disabled."/>
        <Enum name="1" start="0b1" description="Parity function enabled."/>
      </BitField>
      <BitField start="2" size="1" name="ILT">
        <Enum name="0" start="0b0" description="Idle character bit count starts after start bit."/>
        <Enum name="1" start="0b1" description="Idle character bit count starts after stop bit."/>
      </BitField>
      <BitField start="3" size="1" name="WAKE">
        <Enum name="0" start="0b0" description="Idle line wakeup."/>
        <Enum name="1" start="0b1" description="Address mark wakeup."/>
      </BitField>
      <BitField start="4" size="1" name="M">
        <Enum name="0" start="0b0" description="Normal-start + 8 data bits (MSB/LSB first as determined by MSBF) + stop."/>
        <Enum name="1" start="0b1" description="Use-start + 9 data bits (MSB/LSB first as determined by MSBF) + stop."/>
      </BitField>
      <BitField start="5" size="1" name="RSRC">
        <Enum name="0" start="0b0" description="Selects internal loop back mode. The receiver input is internally connected to transmitter output."/>
        <Enum name="1" start="0b1" description="Single wire UART mode where the receiver input is connected to the transmit pin input signal."/>
      </BitField>
      <BitField start="6" size="1" name="UARTSWAI">
        <Enum name="0" start="0b0" description="UART clock continues to run in Wait mode."/>
        <Enum name="1" start="0b1" description="UART clock freezes while CPU is in Wait mode."/>
      </BitField>
      <BitField start="7" size="1" name="LOOPS">
        <Enum name="0" start="0b0" description="Normal operation."/>
        <Enum name="1" start="0b1" description="Loop mode where transmitter output is internally connected to receiver input. The receiver input is determined by RSRC."/>
      </BitField>
    </Register>
    <Register start="+0x3" size="1" name="UART2_C2" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="SBK">
        <Enum name="0" start="0b0" description="Normal transmitter operation."/>
        <Enum name="1" start="0b1" description="Queue break characters to be sent."/>
      </BitField>
      <BitField start="1" size="1" name="RWU">
        <Enum name="0" start="0b0" description="Normal operation."/>
        <Enum name="1" start="0b1" description="RWU enables the wakeup function and inhibits further receiver interrupt requests. Normally, hardware wakes the receiver by automatically clearing RWU."/>
      </BitField>
      <BitField start="2" size="1" name="RE">
        <Enum name="0" start="0b0" description="Receiver off."/>
        <Enum name="1" start="0b1" description="Receiver on."/>
      </BitField>
      <BitField start="3" size="1" name="TE">
        <Enum name="0" start="0b0" description="Transmitter off."/>
        <Enum name="1" start="0b1" description="Transmitter on."/>
      </BitField>
      <BitField start="4" size="1" name="ILIE">
        <Enum name="0" start="0b0" description="IDLE interrupt requests disabled."/>
        <Enum name="1" start="0b1" description="IDLE interrupt requests enabled."/>
      </BitField>
      <BitField start="5" size="1" name="RIE">
        <Enum name="0" start="0b0" description="RDRF interrupt and DMA transfer requests disabled."/>
        <Enum name="1" start="0b1" description="RDRF interrupt or DMA transfer requests enabled."/>
      </BitField>
      <BitField start="6" size="1" name="TCIE">
        <Enum name="0" start="0b0" description="TC interrupt requests disabled."/>
        <Enum name="1" start="0b1" description="TC interrupt requests enabled."/>
      </BitField>
      <BitField start="7" size="1" name="TIE">
        <Enum name="0" start="0b0" description="TDRE interrupt and DMA transfer requests disabled."/>
        <Enum name="1" start="0b1" description="TDRE interrupt or DMA transfer requests enabled."/>
      </BitField>
    </Register>
    <Register start="+0x4" size="1" name="UART2_S1" access="ReadOnly" reset_value="0xC0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PF">
        <Enum name="0" start="0b0" description="No parity error detected since the last time this flag was cleared. If the receive buffer has a depth greater than 1, then there may be data in the receive buffer what was received with a parity error."/>
        <Enum name="1" start="0b1" description="At least one dataword was received with a parity error since the last time this flag was cleared."/>
      </BitField>
      <BitField start="1" size="1" name="FE">
        <Enum name="0" start="0b0" description="No framing error detected."/>
        <Enum name="1" start="0b1" description="Framing error."/>
      </BitField>
      <BitField start="2" size="1" name="NF">
        <Enum name="0" start="0b0" description="No noise detected since the last time this flag was cleared. If the receive buffer has a depth greater than 1 then there may be data in the receiver buffer that was received with noise."/>
        <Enum name="1" start="0b1" description="At least one dataword was received with noise detected since the last time the flag was cleared."/>
      </BitField>
      <BitField start="3" size="1" name="OR">
        <Enum name="0" start="0b0" description="No overrun has occurred since the last time the flag was cleared."/>
        <Enum name="1" start="0b1" description="Overrun has occurred or the overrun flag has not been cleared since the last overrun occured."/>
      </BitField>
      <BitField start="4" size="1" name="IDLE">
        <Enum name="0" start="0b0" description="Receiver input is either active now or has never become active since the IDLE flag was last cleared."/>
        <Enum name="1" start="0b1" description="Receiver input has become idle or the flag has not been cleared since it last asserted."/>
      </BitField>
      <BitField start="5" size="1" name="RDRF">
        <Enum name="0" start="0b0" description="The number of datawords in the receive buffer is less than the number indicated by RXWATER."/>
        <Enum name="1" start="0b1" description="The number of datawords in the receive buffer is equal to or greater than the number indicated by RXWATER at some point in time since this flag was last cleared."/>
      </BitField>
      <BitField start="6" size="1" name="TC">
        <Enum name="0" start="0b0" description="Transmitter active (sending data, a preamble, or a break)."/>
        <Enum name="1" start="0b1" description="Transmitter idle (transmission activity complete)."/>
      </BitField>
      <BitField start="7" size="1" name="TDRE">
        <Enum name="0" start="0b0" description="The amount of data in the transmit buffer is greater than the value indicated by TWFIFO[TXWATER]."/>
        <Enum name="1" start="0b1" description="The amount of data in the transmit buffer is less than or equal to the value indicated by TWFIFO[TXWATER] at some point in time since the flag has been cleared."/>
      </BitField>
    </Register>
    <Register start="+0x5" size="1" name="UART2_S2" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="RAF">
        <Enum name="0" start="0b0" description="UART receiver idle/inactive waiting for a start bit."/>
        <Enum name="1" start="0b1" description="UART receiver active, RxD input not idle."/>
      </BitField>
      <BitField start="1" size="1" name="LBKDE">
        <Enum name="0" start="0b0" description="Break character is detected at one of the following lengths: 10 bit times if C1[M] = 0 11 bit times if C1[M] = 1 and C4[M10] = 0 12 bit times if C1[M] = 1, C4[M10] = 1, and S1[PE] = 1"/>
        <Enum name="1" start="0b1" description="Break character is detected at length of 11 bit times if C1[M] = 0 or 12 bits time if C1[M] = 1."/>
      </BitField>
      <BitField start="2" size="1" name="BRK13">
        <Enum name="0" start="0b0" description="Break character is 10, 11, or 12 bits long."/>
        <Enum name="1" start="0b1" description="Break character is 13 or 14 bits long."/>
      </BitField>
      <BitField start="3" size="1" name="RWUID">
        <Enum name="0" start="0b0" description="S1[IDLE] is not set upon detection of an idle character."/>
        <Enum name="1" start="0b1" description="S1[IDLE] is set upon detection of an idle character."/>
      </BitField>
      <BitField start="4" size="1" name="RXINV">
        <Enum name="0" start="0b0" description="Receive data is not inverted."/>
        <Enum name="1" start="0b1" description="Receive data is inverted."/>
      </BitField>
      <BitField start="5" size="1" name="MSBF">
        <Enum name="0" start="0b0" description="LSB (bit0) is the first bit that is transmitted following the start bit. Further, the first bit received after the start bit is identified as bit0."/>
        <Enum name="1" start="0b1" description="MSB (bit8, bit7 or bit6) is the first bit that is transmitted following the start bit, depending on the setting of C1[M] and C1[PE]. Further, the first bit received after the start bit is identified as bit8, bit7, or bit6, depending on the setting of C1[M] and C1[PE]."/>
      </BitField>
      <BitField start="6" size="1" name="RXEDGIF">
        <Enum name="0" start="0b0" description="No active edge on the receive pin has occurred."/>
        <Enum name="1" start="0b1" description="An active edge on the receive pin has occurred."/>
      </BitField>
      <BitField start="7" size="1" name="LBKDIF">
        <Enum name="0" start="0b0" description="No LIN break character detected."/>
        <Enum name="1" start="0b1" description="LIN break character detected."/>
      </BitField>
    </Register>
    <Register start="+0x6" size="1" name="UART2_C3" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PEIE">
        <Enum name="0" start="0b0" description="PF interrupt requests are disabled."/>
        <Enum name="1" start="0b1" description="PF interrupt requests are enabled."/>
      </BitField>
      <BitField start="1" size="1" name="FEIE">
        <Enum name="0" start="0b0" description="FE interrupt requests are disabled."/>
        <Enum name="1" start="0b1" description="FE interrupt requests are enabled."/>
      </BitField>
      <BitField start="2" size="1" name="NEIE">
        <Enum name="0" start="0b0" description="NF interrupt requests are disabled."/>
        <Enum name="1" start="0b1" description="NF interrupt requests are enabled."/>
      </BitField>
      <BitField start="3" size="1" name="ORIE">
        <Enum name="0" start="0b0" description="OR interrupts are disabled."/>
        <Enum name="1" start="0b1" description="OR interrupt requests are enabled."/>
      </BitField>
      <BitField start="4" size="1" name="TXINV">
        <Enum name="0" start="0b0" description="Transmit data is not inverted."/>
        <Enum name="1" start="0b1" description="Transmit data is inverted."/>
      </BitField>
      <BitField start="5" size="1" name="TXDIR">
        <Enum name="0" start="0b0" description="TXD pin is an input in single wire mode."/>
        <Enum name="1" start="0b1" description="TXD pin is an output in single wire mode."/>
      </BitField>
      <BitField start="6" size="1" name="T8"/>
      <BitField start="7" size="1" name="R8"/>
    </Register>
    <Register start="+0x7" size="1" name="UART2_D" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="RT"/>
    </Register>
    <Register start="+0x8" size="1" name="UART2_MA1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="MA"/>
    </Register>
    <Register start="+0x9" size="1" name="UART2_MA2" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="MA"/>
    </Register>
    <Register start="+0xA" size="1" name="UART2_C4" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="5" name="BRFA"/>
      <BitField start="5" size="1" name="M10">
        <Enum name="0" start="0b0" description="The parity bit is the ninth bit in the serial transmission."/>
        <Enum name="1" start="0b1" description="The parity bit is the tenth bit in the serial transmission."/>
      </BitField>
      <BitField start="6" size="1" name="MAEN2">
        <Enum name="0" start="0b0" description="All data received is transferred to the data buffer if MAEN1 is cleared."/>
        <Enum name="1" start="0b1" description="All data received with the most significant bit cleared, is discarded. All data received with the most significant bit set, is compared with contents of MA2 register. If no match occurs, the data is discarded. If a match occurs, data is transferred to the data buffer. This field must be cleared when C7816[ISO7816E] is set/enabled."/>
      </BitField>
      <BitField start="7" size="1" name="MAEN1">
        <Enum name="0" start="0b0" description="All data received is transferred to the data buffer if MAEN2 is cleared."/>
        <Enum name="1" start="0b1" description="All data received with the most significant bit cleared, is discarded. All data received with the most significant bit set, is compared with contents of MA1 register. If no match occurs, the data is discarded. If match occurs, data is transferred to the data buffer. This field must be cleared when C7816[ISO7816E] is set/enabled."/>
      </BitField>
    </Register>
    <Register start="+0xB" size="1" name="UART2_C5" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="5" size="1" name="RDMAS">
        <Enum name="0" start="0b0" description="If C2[RIE] and S1[RDRF] are set, the RDFR interrupt request signal is asserted to request an interrupt service."/>
        <Enum name="1" start="0b1" description="If C2[RIE] and S1[RDRF] are set, the RDRF DMA request signal is asserted to request a DMA transfer."/>
      </BitField>
      <BitField start="7" size="1" name="TDMAS">
        <Enum name="0" start="0b0" description="If C2[TIE] is set and the S1[TDRE] flag is set, the TDRE interrupt request signal is asserted to request interrupt service."/>
        <Enum name="1" start="0b1" description="If C2[TIE] is set and the S1[TDRE] flag is set, the TDRE DMA request signal is asserted to request a DMA transfer."/>
      </BitField>
    </Register>
    <Register start="+0xC" size="1" name="UART2_ED" access="ReadOnly" reset_value="0" reset_mask="0xFF">
      <BitField start="6" size="1" name="PARITYE">
        <Enum name="0" start="0b0" description="The dataword was received without a parity error."/>
        <Enum name="1" start="0b1" description="The dataword was received with a parity error."/>
      </BitField>
      <BitField start="7" size="1" name="NOISY">
        <Enum name="0" start="0b0" description="The dataword was received without noise."/>
        <Enum name="1" start="0b1" description="The data was received with noise."/>
      </BitField>
    </Register>
    <Register start="+0xD" size="1" name="UART2_MODEM" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="TXCTSE">
        <Enum name="0" start="0b0" description="CTS has no effect on the transmitter."/>
        <Enum name="1" start="0b1" description="Enables clear-to-send operation. The transmitter checks the state of CTS each time it is ready to send a character. If CTS is asserted, the character is sent. If CTS is deasserted, the signal TXD remains in the mark state and transmission is delayed until CTS is asserted. Changes in CTS as a character is being sent do not affect its transmission."/>
      </BitField>
      <BitField start="1" size="1" name="TXRTSE">
        <Enum name="0" start="0b0" description="The transmitter has no effect on RTS."/>
        <Enum name="1" start="0b1" description="When a character is placed into an empty transmitter data buffer , RTS asserts one bit time before the start bit is transmitted. RTS deasserts one bit time after all characters in the transmitter data buffer and shift register are completely sent, including the last stop bit. (FIFO) (FIFO)"/>
      </BitField>
      <BitField start="2" size="1" name="TXRTSPOL">
        <Enum name="0" start="0b0" description="Transmitter RTS is active low."/>
        <Enum name="1" start="0b1" description="Transmitter RTS is active high."/>
      </BitField>
      <BitField start="3" size="1" name="RXRTSE">
        <Enum name="0" start="0b0" description="The receiver has no effect on RTS."/>
        <Enum name="1" start="0b1" description="RTS is deasserted if the number of characters in the receiver data register (FIFO) is equal to or greater than RWFIFO[RXWATER]. RTS is asserted when the number of characters in the receiver data register (FIFO) is less than RWFIFO[RXWATER]."/>
      </BitField>
    </Register>
    <Register start="+0xE" size="1" name="UART2_IR" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="TNP">
        <Enum name="00" start="0b00" description="3/16."/>
        <Enum name="01" start="0b01" description="1/16."/>
        <Enum name="10" start="0b10" description="1/32."/>
        <Enum name="11" start="0b11" description="1/4."/>
      </BitField>
      <BitField start="2" size="1" name="IREN">
        <Enum name="0" start="0b0" description="IR disabled."/>
        <Enum name="1" start="0b1" description="IR enabled."/>
      </BitField>
    </Register>
    <Register start="+0x10" size="1" name="UART2_PFIFO" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="RXFIFOSIZE">
        <Enum name="000" start="0b000" description="Receive FIFO/Buffer depth = 1 dataword."/>
        <Enum name="001" start="0b001" description="Receive FIFO/Buffer depth = 4 datawords."/>
        <Enum name="010" start="0b010" description="Receive FIFO/Buffer depth = 8 datawords."/>
        <Enum name="011" start="0b011" description="Receive FIFO/Buffer depth = 16 datawords."/>
        <Enum name="100" start="0b100" description="Receive FIFO/Buffer depth = 32 datawords."/>
        <Enum name="101" start="0b101" description="Receive FIFO/Buffer depth = 64 datawords."/>
        <Enum name="110" start="0b110" description="Receive FIFO/Buffer depth = 128 datawords."/>
        <Enum name="111" start="0b111" description="Reserved."/>
      </BitField>
      <BitField start="3" size="1" name="RXFE">
        <Enum name="0" start="0b0" description="Receive FIFO is not enabled. Buffer is depth 1. (Legacy support)"/>
        <Enum name="1" start="0b1" description="Receive FIFO is enabled. Buffer is depth indicted by RXFIFOSIZE."/>
      </BitField>
      <BitField start="4" size="3" name="TXFIFOSIZE">
        <Enum name="000" start="0b000" description="Transmit FIFO/Buffer depth = 1 dataword."/>
        <Enum name="001" start="0b001" description="Transmit FIFO/Buffer depth = 4 datawords."/>
        <Enum name="010" start="0b010" description="Transmit FIFO/Buffer depth = 8 datawords."/>
        <Enum name="011" start="0b011" description="Transmit FIFO/Buffer depth = 16 datawords."/>
        <Enum name="100" start="0b100" description="Transmit FIFO/Buffer depth = 32 datawords."/>
        <Enum name="101" start="0b101" description="Transmit FIFO/Buffer depth = 64 datawords."/>
        <Enum name="110" start="0b110" description="Transmit FIFO/Buffer depth = 128 datawords."/>
        <Enum name="111" start="0b111" description="Reserved."/>
      </BitField>
      <BitField start="7" size="1" name="TXFE">
        <Enum name="0" start="0b0" description="Transmit FIFO is not enabled. Buffer is depth 1. (Legacy support)."/>
        <Enum name="1" start="0b1" description="Transmit FIFO is enabled. Buffer is depth indicated by TXFIFOSIZE."/>
      </BitField>
    </Register>
    <Register start="+0x11" size="1" name="UART2_CFIFO" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="RXUFE">
        <Enum name="0" start="0b0" description="RXUF flag does not generate an interrupt to the host."/>
        <Enum name="1" start="0b1" description="RXUF flag generates an interrupt to the host."/>
      </BitField>
      <BitField start="1" size="1" name="TXOFE">
        <Enum name="0" start="0b0" description="TXOF flag does not generate an interrupt to the host."/>
        <Enum name="1" start="0b1" description="TXOF flag generates an interrupt to the host."/>
      </BitField>
      <BitField start="2" size="1" name="RXOFE">
        <Enum name="0" start="0b0" description="RXOF flag does not generate an interrupt to the host."/>
        <Enum name="1" start="0b1" description="RXOF flag generates an interrupt to the host."/>
      </BitField>
      <BitField start="6" size="1" name="RXFLUSH">
        <Enum name="0" start="0b0" description="No flush operation occurs."/>
        <Enum name="1" start="0b1" description="All data in the receive FIFO/buffer is cleared out."/>
      </BitField>
      <BitField start="7" size="1" name="TXFLUSH">
        <Enum name="0" start="0b0" description="No flush operation occurs."/>
        <Enum name="1" start="0b1" description="All data in the transmit FIFO/Buffer is cleared out."/>
      </BitField>
    </Register>
    <Register start="+0x12" size="1" name="UART2_SFIFO" access="Read/Write" reset_value="0xC0" reset_mask="0xFF">
      <BitField start="0" size="1" name="RXUF">
        <Enum name="0" start="0b0" description="No receive buffer underflow has occurred since the last time the flag was cleared."/>
        <Enum name="1" start="0b1" description="At least one receive buffer underflow has occurred since the last time the flag was cleared."/>
      </BitField>
      <BitField start="1" size="1" name="TXOF">
        <Enum name="0" start="0b0" description="No transmit buffer overflow has occurred since the last time the flag was cleared."/>
        <Enum name="1" start="0b1" description="At least one transmit buffer overflow has occurred since the last time the flag was cleared."/>
      </BitField>
      <BitField start="2" size="1" name="RXOF">
        <Enum name="0" start="0b0" description="No receive buffer overflow has occurred since the last time the flag was cleared."/>
        <Enum name="1" start="0b1" description="At least one receive buffer overflow has occurred since the last time the flag was cleared."/>
      </BitField>
      <BitField start="6" size="1" name="RXEMPT">
        <Enum name="0" start="0b0" description="Receive buffer is not empty."/>
        <Enum name="1" start="0b1" description="Receive buffer is empty."/>
      </BitField>
      <BitField start="7" size="1" name="TXEMPT">
        <Enum name="0" start="0b0" description="Transmit buffer is not empty."/>
        <Enum name="1" start="0b1" description="Transmit buffer is empty."/>
      </BitField>
    </Register>
    <Register start="+0x13" size="1" name="UART2_TWFIFO" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="TXWATER"/>
    </Register>
    <Register start="+0x14" size="1" name="UART2_TCFIFO" access="ReadOnly" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="TXCOUNT"/>
    </Register>
    <Register start="+0x15" size="1" name="UART2_RWFIFO" access="Read/Write" reset_value="0x1" reset_mask="0xFF">
      <BitField start="0" size="8" name="RXWATER"/>
    </Register>
    <Register start="+0x16" size="1" name="UART2_RCFIFO" access="ReadOnly" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="RXCOUNT"/>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="UART3" start="0x4006D000">
    <Register start="+0" size="1" name="UART3_BDH" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="5" name="SBR"/>
      <BitField start="6" size="1" name="RXEDGIE">
        <Enum name="0" start="0b0" description="Hardware interrupts from RXEDGIF disabled using polling."/>
        <Enum name="1" start="0b1" description="RXEDGIF interrupt request enabled."/>
      </BitField>
      <BitField start="7" size="1" name="LBKDIE">
        <Enum name="0" start="0b0" description="LBKDIF interrupt requests disabled."/>
        <Enum name="1" start="0b1" description="LBKDIF interrupt requests enabled."/>
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="UART3_BDL" access="Read/Write" reset_value="0x4" reset_mask="0xFF">
      <BitField start="0" size="8" name="SBR"/>
    </Register>
    <Register start="+0x2" size="1" name="UART3_C1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PT">
        <Enum name="0" start="0b0" description="Even parity."/>
        <Enum name="1" start="0b1" description="Odd parity."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Parity function disabled."/>
        <Enum name="1" start="0b1" description="Parity function enabled."/>
      </BitField>
      <BitField start="2" size="1" name="ILT">
        <Enum name="0" start="0b0" description="Idle character bit count starts after start bit."/>
        <Enum name="1" start="0b1" description="Idle character bit count starts after stop bit."/>
      </BitField>
      <BitField start="3" size="1" name="WAKE">
        <Enum name="0" start="0b0" description="Idle line wakeup."/>
        <Enum name="1" start="0b1" description="Address mark wakeup."/>
      </BitField>
      <BitField start="4" size="1" name="M">
        <Enum name="0" start="0b0" description="Normal-start + 8 data bits (MSB/LSB first as determined by MSBF) + stop."/>
        <Enum name="1" start="0b1" description="Use-start + 9 data bits (MSB/LSB first as determined by MSBF) + stop."/>
      </BitField>
      <BitField start="5" size="1" name="RSRC">
        <Enum name="0" start="0b0" description="Selects internal loop back mode. The receiver input is internally connected to transmitter output."/>
        <Enum name="1" start="0b1" description="Single wire UART mode where the receiver input is connected to the transmit pin input signal."/>
      </BitField>
      <BitField start="6" size="1" name="UARTSWAI">
        <Enum name="0" start="0b0" description="UART clock continues to run in Wait mode."/>
        <Enum name="1" start="0b1" description="UART clock freezes while CPU is in Wait mode."/>
      </BitField>
      <BitField start="7" size="1" name="LOOPS">
        <Enum name="0" start="0b0" description="Normal operation."/>
        <Enum name="1" start="0b1" description="Loop mode where transmitter output is internally connected to receiver input. The receiver input is determined by RSRC."/>
      </BitField>
    </Register>
    <Register start="+0x3" size="1" name="UART3_C2" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="SBK">
        <Enum name="0" start="0b0" description="Normal transmitter operation."/>
        <Enum name="1" start="0b1" description="Queue break characters to be sent."/>
      </BitField>
      <BitField start="1" size="1" name="RWU">
        <Enum name="0" start="0b0" description="Normal operation."/>
        <Enum name="1" start="0b1" description="RWU enables the wakeup function and inhibits further receiver interrupt requests. Normally, hardware wakes the receiver by automatically clearing RWU."/>
      </BitField>
      <BitField start="2" size="1" name="RE">
        <Enum name="0" start="0b0" description="Receiver off."/>
        <Enum name="1" start="0b1" description="Receiver on."/>
      </BitField>
      <BitField start="3" size="1" name="TE">
        <Enum name="0" start="0b0" description="Transmitter off."/>
        <Enum name="1" start="0b1" description="Transmitter on."/>
      </BitField>
      <BitField start="4" size="1" name="ILIE">
        <Enum name="0" start="0b0" description="IDLE interrupt requests disabled."/>
        <Enum name="1" start="0b1" description="IDLE interrupt requests enabled."/>
      </BitField>
      <BitField start="5" size="1" name="RIE">
        <Enum name="0" start="0b0" description="RDRF interrupt and DMA transfer requests disabled."/>
        <Enum name="1" start="0b1" description="RDRF interrupt or DMA transfer requests enabled."/>
      </BitField>
      <BitField start="6" size="1" name="TCIE">
        <Enum name="0" start="0b0" description="TC interrupt requests disabled."/>
        <Enum name="1" start="0b1" description="TC interrupt requests enabled."/>
      </BitField>
      <BitField start="7" size="1" name="TIE">
        <Enum name="0" start="0b0" description="TDRE interrupt and DMA transfer requests disabled."/>
        <Enum name="1" start="0b1" description="TDRE interrupt or DMA transfer requests enabled."/>
      </BitField>
    </Register>
    <Register start="+0x4" size="1" name="UART3_S1" access="ReadOnly" reset_value="0xC0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PF">
        <Enum name="0" start="0b0" description="No parity error detected since the last time this flag was cleared. If the receive buffer has a depth greater than 1, then there may be data in the receive buffer what was received with a parity error."/>
        <Enum name="1" start="0b1" description="At least one dataword was received with a parity error since the last time this flag was cleared."/>
      </BitField>
      <BitField start="1" size="1" name="FE">
        <Enum name="0" start="0b0" description="No framing error detected."/>
        <Enum name="1" start="0b1" description="Framing error."/>
      </BitField>
      <BitField start="2" size="1" name="NF">
        <Enum name="0" start="0b0" description="No noise detected since the last time this flag was cleared. If the receive buffer has a depth greater than 1 then there may be data in the receiver buffer that was received with noise."/>
        <Enum name="1" start="0b1" description="At least one dataword was received with noise detected since the last time the flag was cleared."/>
      </BitField>
      <BitField start="3" size="1" name="OR">
        <Enum name="0" start="0b0" description="No overrun has occurred since the last time the flag was cleared."/>
        <Enum name="1" start="0b1" description="Overrun has occurred or the overrun flag has not been cleared since the last overrun occured."/>
      </BitField>
      <BitField start="4" size="1" name="IDLE">
        <Enum name="0" start="0b0" description="Receiver input is either active now or has never become active since the IDLE flag was last cleared."/>
        <Enum name="1" start="0b1" description="Receiver input has become idle or the flag has not been cleared since it last asserted."/>
      </BitField>
      <BitField start="5" size="1" name="RDRF">
        <Enum name="0" start="0b0" description="The number of datawords in the receive buffer is less than the number indicated by RXWATER."/>
        <Enum name="1" start="0b1" description="The number of datawords in the receive buffer is equal to or greater than the number indicated by RXWATER at some point in time since this flag was last cleared."/>
      </BitField>
      <BitField start="6" size="1" name="TC">
        <Enum name="0" start="0b0" description="Transmitter active (sending data, a preamble, or a break)."/>
        <Enum name="1" start="0b1" description="Transmitter idle (transmission activity complete)."/>
      </BitField>
      <BitField start="7" size="1" name="TDRE">
        <Enum name="0" start="0b0" description="The amount of data in the transmit buffer is greater than the value indicated by TWFIFO[TXWATER]."/>
        <Enum name="1" start="0b1" description="The amount of data in the transmit buffer is less than or equal to the value indicated by TWFIFO[TXWATER] at some point in time since the flag has been cleared."/>
      </BitField>
    </Register>
    <Register start="+0x5" size="1" name="UART3_S2" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="RAF">
        <Enum name="0" start="0b0" description="UART receiver idle/inactive waiting for a start bit."/>
        <Enum name="1" start="0b1" description="UART receiver active, RxD input not idle."/>
      </BitField>
      <BitField start="1" size="1" name="LBKDE">
        <Enum name="0" start="0b0" description="Break character is detected at one of the following lengths: 10 bit times if C1[M] = 0 11 bit times if C1[M] = 1 and C4[M10] = 0 12 bit times if C1[M] = 1, C4[M10] = 1, and S1[PE] = 1"/>
        <Enum name="1" start="0b1" description="Break character is detected at length of 11 bit times if C1[M] = 0 or 12 bits time if C1[M] = 1."/>
      </BitField>
      <BitField start="2" size="1" name="BRK13">
        <Enum name="0" start="0b0" description="Break character is 10, 11, or 12 bits long."/>
        <Enum name="1" start="0b1" description="Break character is 13 or 14 bits long."/>
      </BitField>
      <BitField start="3" size="1" name="RWUID">
        <Enum name="0" start="0b0" description="S1[IDLE] is not set upon detection of an idle character."/>
        <Enum name="1" start="0b1" description="S1[IDLE] is set upon detection of an idle character."/>
      </BitField>
      <BitField start="4" size="1" name="RXINV">
        <Enum name="0" start="0b0" description="Receive data is not inverted."/>
        <Enum name="1" start="0b1" description="Receive data is inverted."/>
      </BitField>
      <BitField start="5" size="1" name="MSBF">
        <Enum name="0" start="0b0" description="LSB (bit0) is the first bit that is transmitted following the start bit. Further, the first bit received after the start bit is identified as bit0."/>
        <Enum name="1" start="0b1" description="MSB (bit8, bit7 or bit6) is the first bit that is transmitted following the start bit, depending on the setting of C1[M] and C1[PE]. Further, the first bit received after the start bit is identified as bit8, bit7, or bit6, depending on the setting of C1[M] and C1[PE]."/>
      </BitField>
      <BitField start="6" size="1" name="RXEDGIF">
        <Enum name="0" start="0b0" description="No active edge on the receive pin has occurred."/>
        <Enum name="1" start="0b1" description="An active edge on the receive pin has occurred."/>
      </BitField>
      <BitField start="7" size="1" name="LBKDIF">
        <Enum name="0" start="0b0" description="No LIN break character detected."/>
        <Enum name="1" start="0b1" description="LIN break character detected."/>
      </BitField>
    </Register>
    <Register start="+0x6" size="1" name="UART3_C3" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PEIE">
        <Enum name="0" start="0b0" description="PF interrupt requests are disabled."/>
        <Enum name="1" start="0b1" description="PF interrupt requests are enabled."/>
      </BitField>
      <BitField start="1" size="1" name="FEIE">
        <Enum name="0" start="0b0" description="FE interrupt requests are disabled."/>
        <Enum name="1" start="0b1" description="FE interrupt requests are enabled."/>
      </BitField>
      <BitField start="2" size="1" name="NEIE">
        <Enum name="0" start="0b0" description="NF interrupt requests are disabled."/>
        <Enum name="1" start="0b1" description="NF interrupt requests are enabled."/>
      </BitField>
      <BitField start="3" size="1" name="ORIE">
        <Enum name="0" start="0b0" description="OR interrupts are disabled."/>
        <Enum name="1" start="0b1" description="OR interrupt requests are enabled."/>
      </BitField>
      <BitField start="4" size="1" name="TXINV">
        <Enum name="0" start="0b0" description="Transmit data is not inverted."/>
        <Enum name="1" start="0b1" description="Transmit data is inverted."/>
      </BitField>
      <BitField start="5" size="1" name="TXDIR">
        <Enum name="0" start="0b0" description="TXD pin is an input in single wire mode."/>
        <Enum name="1" start="0b1" description="TXD pin is an output in single wire mode."/>
      </BitField>
      <BitField start="6" size="1" name="T8"/>
      <BitField start="7" size="1" name="R8"/>
    </Register>
    <Register start="+0x7" size="1" name="UART3_D" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="RT"/>
    </Register>
    <Register start="+0x8" size="1" name="UART3_MA1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="MA"/>
    </Register>
    <Register start="+0x9" size="1" name="UART3_MA2" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="MA"/>
    </Register>
    <Register start="+0xA" size="1" name="UART3_C4" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="5" name="BRFA"/>
      <BitField start="5" size="1" name="M10">
        <Enum name="0" start="0b0" description="The parity bit is the ninth bit in the serial transmission."/>
        <Enum name="1" start="0b1" description="The parity bit is the tenth bit in the serial transmission."/>
      </BitField>
      <BitField start="6" size="1" name="MAEN2">
        <Enum name="0" start="0b0" description="All data received is transferred to the data buffer if MAEN1 is cleared."/>
        <Enum name="1" start="0b1" description="All data received with the most significant bit cleared, is discarded. All data received with the most significant bit set, is compared with contents of MA2 register. If no match occurs, the data is discarded. If a match occurs, data is transferred to the data buffer. This field must be cleared when C7816[ISO7816E] is set/enabled."/>
      </BitField>
      <BitField start="7" size="1" name="MAEN1">
        <Enum name="0" start="0b0" description="All data received is transferred to the data buffer if MAEN2 is cleared."/>
        <Enum name="1" start="0b1" description="All data received with the most significant bit cleared, is discarded. All data received with the most significant bit set, is compared with contents of MA1 register. If no match occurs, the data is discarded. If match occurs, data is transferred to the data buffer. This field must be cleared when C7816[ISO7816E] is set/enabled."/>
      </BitField>
    </Register>
    <Register start="+0xB" size="1" name="UART3_C5" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="5" size="1" name="RDMAS">
        <Enum name="0" start="0b0" description="If C2[RIE] and S1[RDRF] are set, the RDFR interrupt request signal is asserted to request an interrupt service."/>
        <Enum name="1" start="0b1" description="If C2[RIE] and S1[RDRF] are set, the RDRF DMA request signal is asserted to request a DMA transfer."/>
      </BitField>
      <BitField start="7" size="1" name="TDMAS">
        <Enum name="0" start="0b0" description="If C2[TIE] is set and the S1[TDRE] flag is set, the TDRE interrupt request signal is asserted to request interrupt service."/>
        <Enum name="1" start="0b1" description="If C2[TIE] is set and the S1[TDRE] flag is set, the TDRE DMA request signal is asserted to request a DMA transfer."/>
      </BitField>
    </Register>
    <Register start="+0xC" size="1" name="UART3_ED" access="ReadOnly" reset_value="0" reset_mask="0xFF">
      <BitField start="6" size="1" name="PARITYE">
        <Enum name="0" start="0b0" description="The dataword was received without a parity error."/>
        <Enum name="1" start="0b1" description="The dataword was received with a parity error."/>
      </BitField>
      <BitField start="7" size="1" name="NOISY">
        <Enum name="0" start="0b0" description="The dataword was received without noise."/>
        <Enum name="1" start="0b1" description="The data was received with noise."/>
      </BitField>
    </Register>
    <Register start="+0xD" size="1" name="UART3_MODEM" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="TXCTSE">
        <Enum name="0" start="0b0" description="CTS has no effect on the transmitter."/>
        <Enum name="1" start="0b1" description="Enables clear-to-send operation. The transmitter checks the state of CTS each time it is ready to send a character. If CTS is asserted, the character is sent. If CTS is deasserted, the signal TXD remains in the mark state and transmission is delayed until CTS is asserted. Changes in CTS as a character is being sent do not affect its transmission."/>
      </BitField>
      <BitField start="1" size="1" name="TXRTSE">
        <Enum name="0" start="0b0" description="The transmitter has no effect on RTS."/>
        <Enum name="1" start="0b1" description="When a character is placed into an empty transmitter data buffer , RTS asserts one bit time before the start bit is transmitted. RTS deasserts one bit time after all characters in the transmitter data buffer and shift register are completely sent, including the last stop bit. (FIFO) (FIFO)"/>
      </BitField>
      <BitField start="2" size="1" name="TXRTSPOL">
        <Enum name="0" start="0b0" description="Transmitter RTS is active low."/>
        <Enum name="1" start="0b1" description="Transmitter RTS is active high."/>
      </BitField>
      <BitField start="3" size="1" name="RXRTSE">
        <Enum name="0" start="0b0" description="The receiver has no effect on RTS."/>
        <Enum name="1" start="0b1" description="RTS is deasserted if the number of characters in the receiver data register (FIFO) is equal to or greater than RWFIFO[RXWATER]. RTS is asserted when the number of characters in the receiver data register (FIFO) is less than RWFIFO[RXWATER]."/>
      </BitField>
    </Register>
    <Register start="+0xE" size="1" name="UART3_IR" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="TNP">
        <Enum name="00" start="0b00" description="3/16."/>
        <Enum name="01" start="0b01" description="1/16."/>
        <Enum name="10" start="0b10" description="1/32."/>
        <Enum name="11" start="0b11" description="1/4."/>
      </BitField>
      <BitField start="2" size="1" name="IREN">
        <Enum name="0" start="0b0" description="IR disabled."/>
        <Enum name="1" start="0b1" description="IR enabled."/>
      </BitField>
    </Register>
    <Register start="+0x10" size="1" name="UART3_PFIFO" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="RXFIFOSIZE">
        <Enum name="000" start="0b000" description="Receive FIFO/Buffer depth = 1 dataword."/>
        <Enum name="001" start="0b001" description="Receive FIFO/Buffer depth = 4 datawords."/>
        <Enum name="010" start="0b010" description="Receive FIFO/Buffer depth = 8 datawords."/>
        <Enum name="011" start="0b011" description="Receive FIFO/Buffer depth = 16 datawords."/>
        <Enum name="100" start="0b100" description="Receive FIFO/Buffer depth = 32 datawords."/>
        <Enum name="101" start="0b101" description="Receive FIFO/Buffer depth = 64 datawords."/>
        <Enum name="110" start="0b110" description="Receive FIFO/Buffer depth = 128 datawords."/>
        <Enum name="111" start="0b111" description="Reserved."/>
      </BitField>
      <BitField start="3" size="1" name="RXFE">
        <Enum name="0" start="0b0" description="Receive FIFO is not enabled. Buffer is depth 1. (Legacy support)"/>
        <Enum name="1" start="0b1" description="Receive FIFO is enabled. Buffer is depth indicted by RXFIFOSIZE."/>
      </BitField>
      <BitField start="4" size="3" name="TXFIFOSIZE">
        <Enum name="000" start="0b000" description="Transmit FIFO/Buffer depth = 1 dataword."/>
        <Enum name="001" start="0b001" description="Transmit FIFO/Buffer depth = 4 datawords."/>
        <Enum name="010" start="0b010" description="Transmit FIFO/Buffer depth = 8 datawords."/>
        <Enum name="011" start="0b011" description="Transmit FIFO/Buffer depth = 16 datawords."/>
        <Enum name="100" start="0b100" description="Transmit FIFO/Buffer depth = 32 datawords."/>
        <Enum name="101" start="0b101" description="Transmit FIFO/Buffer depth = 64 datawords."/>
        <Enum name="110" start="0b110" description="Transmit FIFO/Buffer depth = 128 datawords."/>
        <Enum name="111" start="0b111" description="Reserved."/>
      </BitField>
      <BitField start="7" size="1" name="TXFE">
        <Enum name="0" start="0b0" description="Transmit FIFO is not enabled. Buffer is depth 1. (Legacy support)."/>
        <Enum name="1" start="0b1" description="Transmit FIFO is enabled. Buffer is depth indicated by TXFIFOSIZE."/>
      </BitField>
    </Register>
    <Register start="+0x11" size="1" name="UART3_CFIFO" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="RXUFE">
        <Enum name="0" start="0b0" description="RXUF flag does not generate an interrupt to the host."/>
        <Enum name="1" start="0b1" description="RXUF flag generates an interrupt to the host."/>
      </BitField>
      <BitField start="1" size="1" name="TXOFE">
        <Enum name="0" start="0b0" description="TXOF flag does not generate an interrupt to the host."/>
        <Enum name="1" start="0b1" description="TXOF flag generates an interrupt to the host."/>
      </BitField>
      <BitField start="2" size="1" name="RXOFE">
        <Enum name="0" start="0b0" description="RXOF flag does not generate an interrupt to the host."/>
        <Enum name="1" start="0b1" description="RXOF flag generates an interrupt to the host."/>
      </BitField>
      <BitField start="6" size="1" name="RXFLUSH">
        <Enum name="0" start="0b0" description="No flush operation occurs."/>
        <Enum name="1" start="0b1" description="All data in the receive FIFO/buffer is cleared out."/>
      </BitField>
      <BitField start="7" size="1" name="TXFLUSH">
        <Enum name="0" start="0b0" description="No flush operation occurs."/>
        <Enum name="1" start="0b1" description="All data in the transmit FIFO/Buffer is cleared out."/>
      </BitField>
    </Register>
    <Register start="+0x12" size="1" name="UART3_SFIFO" access="Read/Write" reset_value="0xC0" reset_mask="0xFF">
      <BitField start="0" size="1" name="RXUF">
        <Enum name="0" start="0b0" description="No receive buffer underflow has occurred since the last time the flag was cleared."/>
        <Enum name="1" start="0b1" description="At least one receive buffer underflow has occurred since the last time the flag was cleared."/>
      </BitField>
      <BitField start="1" size="1" name="TXOF">
        <Enum name="0" start="0b0" description="No transmit buffer overflow has occurred since the last time the flag was cleared."/>
        <Enum name="1" start="0b1" description="At least one transmit buffer overflow has occurred since the last time the flag was cleared."/>
      </BitField>
      <BitField start="2" size="1" name="RXOF">
        <Enum name="0" start="0b0" description="No receive buffer overflow has occurred since the last time the flag was cleared."/>
        <Enum name="1" start="0b1" description="At least one receive buffer overflow has occurred since the last time the flag was cleared."/>
      </BitField>
      <BitField start="6" size="1" name="RXEMPT">
        <Enum name="0" start="0b0" description="Receive buffer is not empty."/>
        <Enum name="1" start="0b1" description="Receive buffer is empty."/>
      </BitField>
      <BitField start="7" size="1" name="TXEMPT">
        <Enum name="0" start="0b0" description="Transmit buffer is not empty."/>
        <Enum name="1" start="0b1" description="Transmit buffer is empty."/>
      </BitField>
    </Register>
    <Register start="+0x13" size="1" name="UART3_TWFIFO" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="TXWATER"/>
    </Register>
    <Register start="+0x14" size="1" name="UART3_TCFIFO" access="ReadOnly" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="TXCOUNT"/>
    </Register>
    <Register start="+0x15" size="1" name="UART3_RWFIFO" access="Read/Write" reset_value="0x1" reset_mask="0xFF">
      <BitField start="0" size="8" name="RXWATER"/>
    </Register>
    <Register start="+0x16" size="1" name="UART3_RCFIFO" access="ReadOnly" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="RXCOUNT"/>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="UART4" start="0x400EA000">
    <Register start="+0" size="1" name="UART4_BDH" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="5" name="SBR"/>
      <BitField start="6" size="1" name="RXEDGIE">
        <Enum name="0" start="0b0" description="Hardware interrupts from RXEDGIF disabled using polling."/>
        <Enum name="1" start="0b1" description="RXEDGIF interrupt request enabled."/>
      </BitField>
      <BitField start="7" size="1" name="LBKDIE">
        <Enum name="0" start="0b0" description="LBKDIF interrupt requests disabled."/>
        <Enum name="1" start="0b1" description="LBKDIF interrupt requests enabled."/>
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="UART4_BDL" access="Read/Write" reset_value="0x4" reset_mask="0xFF">
      <BitField start="0" size="8" name="SBR"/>
    </Register>
    <Register start="+0x2" size="1" name="UART4_C1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PT">
        <Enum name="0" start="0b0" description="Even parity."/>
        <Enum name="1" start="0b1" description="Odd parity."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Parity function disabled."/>
        <Enum name="1" start="0b1" description="Parity function enabled."/>
      </BitField>
      <BitField start="2" size="1" name="ILT">
        <Enum name="0" start="0b0" description="Idle character bit count starts after start bit."/>
        <Enum name="1" start="0b1" description="Idle character bit count starts after stop bit."/>
      </BitField>
      <BitField start="3" size="1" name="WAKE">
        <Enum name="0" start="0b0" description="Idle line wakeup."/>
        <Enum name="1" start="0b1" description="Address mark wakeup."/>
      </BitField>
      <BitField start="4" size="1" name="M">
        <Enum name="0" start="0b0" description="Normal-start + 8 data bits (MSB/LSB first as determined by MSBF) + stop."/>
        <Enum name="1" start="0b1" description="Use-start + 9 data bits (MSB/LSB first as determined by MSBF) + stop."/>
      </BitField>
      <BitField start="5" size="1" name="RSRC">
        <Enum name="0" start="0b0" description="Selects internal loop back mode. The receiver input is internally connected to transmitter output."/>
        <Enum name="1" start="0b1" description="Single wire UART mode where the receiver input is connected to the transmit pin input signal."/>
      </BitField>
      <BitField start="6" size="1" name="UARTSWAI">
        <Enum name="0" start="0b0" description="UART clock continues to run in Wait mode."/>
        <Enum name="1" start="0b1" description="UART clock freezes while CPU is in Wait mode."/>
      </BitField>
      <BitField start="7" size="1" name="LOOPS">
        <Enum name="0" start="0b0" description="Normal operation."/>
        <Enum name="1" start="0b1" description="Loop mode where transmitter output is internally connected to receiver input. The receiver input is determined by RSRC."/>
      </BitField>
    </Register>
    <Register start="+0x3" size="1" name="UART4_C2" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="SBK">
        <Enum name="0" start="0b0" description="Normal transmitter operation."/>
        <Enum name="1" start="0b1" description="Queue break characters to be sent."/>
      </BitField>
      <BitField start="1" size="1" name="RWU">
        <Enum name="0" start="0b0" description="Normal operation."/>
        <Enum name="1" start="0b1" description="RWU enables the wakeup function and inhibits further receiver interrupt requests. Normally, hardware wakes the receiver by automatically clearing RWU."/>
      </BitField>
      <BitField start="2" size="1" name="RE">
        <Enum name="0" start="0b0" description="Receiver off."/>
        <Enum name="1" start="0b1" description="Receiver on."/>
      </BitField>
      <BitField start="3" size="1" name="TE">
        <Enum name="0" start="0b0" description="Transmitter off."/>
        <Enum name="1" start="0b1" description="Transmitter on."/>
      </BitField>
      <BitField start="4" size="1" name="ILIE">
        <Enum name="0" start="0b0" description="IDLE interrupt requests disabled."/>
        <Enum name="1" start="0b1" description="IDLE interrupt requests enabled."/>
      </BitField>
      <BitField start="5" size="1" name="RIE">
        <Enum name="0" start="0b0" description="RDRF interrupt and DMA transfer requests disabled."/>
        <Enum name="1" start="0b1" description="RDRF interrupt or DMA transfer requests enabled."/>
      </BitField>
      <BitField start="6" size="1" name="TCIE">
        <Enum name="0" start="0b0" description="TC interrupt requests disabled."/>
        <Enum name="1" start="0b1" description="TC interrupt requests enabled."/>
      </BitField>
      <BitField start="7" size="1" name="TIE">
        <Enum name="0" start="0b0" description="TDRE interrupt and DMA transfer requests disabled."/>
        <Enum name="1" start="0b1" description="TDRE interrupt or DMA transfer requests enabled."/>
      </BitField>
    </Register>
    <Register start="+0x4" size="1" name="UART4_S1" access="ReadOnly" reset_value="0xC0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PF">
        <Enum name="0" start="0b0" description="No parity error detected since the last time this flag was cleared. If the receive buffer has a depth greater than 1, then there may be data in the receive buffer what was received with a parity error."/>
        <Enum name="1" start="0b1" description="At least one dataword was received with a parity error since the last time this flag was cleared."/>
      </BitField>
      <BitField start="1" size="1" name="FE">
        <Enum name="0" start="0b0" description="No framing error detected."/>
        <Enum name="1" start="0b1" description="Framing error."/>
      </BitField>
      <BitField start="2" size="1" name="NF">
        <Enum name="0" start="0b0" description="No noise detected since the last time this flag was cleared. If the receive buffer has a depth greater than 1 then there may be data in the receiver buffer that was received with noise."/>
        <Enum name="1" start="0b1" description="At least one dataword was received with noise detected since the last time the flag was cleared."/>
      </BitField>
      <BitField start="3" size="1" name="OR">
        <Enum name="0" start="0b0" description="No overrun has occurred since the last time the flag was cleared."/>
        <Enum name="1" start="0b1" description="Overrun has occurred or the overrun flag has not been cleared since the last overrun occured."/>
      </BitField>
      <BitField start="4" size="1" name="IDLE">
        <Enum name="0" start="0b0" description="Receiver input is either active now or has never become active since the IDLE flag was last cleared."/>
        <Enum name="1" start="0b1" description="Receiver input has become idle or the flag has not been cleared since it last asserted."/>
      </BitField>
      <BitField start="5" size="1" name="RDRF">
        <Enum name="0" start="0b0" description="The number of datawords in the receive buffer is less than the number indicated by RXWATER."/>
        <Enum name="1" start="0b1" description="The number of datawords in the receive buffer is equal to or greater than the number indicated by RXWATER at some point in time since this flag was last cleared."/>
      </BitField>
      <BitField start="6" size="1" name="TC">
        <Enum name="0" start="0b0" description="Transmitter active (sending data, a preamble, or a break)."/>
        <Enum name="1" start="0b1" description="Transmitter idle (transmission activity complete)."/>
      </BitField>
      <BitField start="7" size="1" name="TDRE">
        <Enum name="0" start="0b0" description="The amount of data in the transmit buffer is greater than the value indicated by TWFIFO[TXWATER]."/>
        <Enum name="1" start="0b1" description="The amount of data in the transmit buffer is less than or equal to the value indicated by TWFIFO[TXWATER] at some point in time since the flag has been cleared."/>
      </BitField>
    </Register>
    <Register start="+0x5" size="1" name="UART4_S2" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="RAF">
        <Enum name="0" start="0b0" description="UART receiver idle/inactive waiting for a start bit."/>
        <Enum name="1" start="0b1" description="UART receiver active, RxD input not idle."/>
      </BitField>
      <BitField start="1" size="1" name="LBKDE">
        <Enum name="0" start="0b0" description="Break character is detected at one of the following lengths: 10 bit times if C1[M] = 0 11 bit times if C1[M] = 1 and C4[M10] = 0 12 bit times if C1[M] = 1, C4[M10] = 1, and S1[PE] = 1"/>
        <Enum name="1" start="0b1" description="Break character is detected at length of 11 bit times if C1[M] = 0 or 12 bits time if C1[M] = 1."/>
      </BitField>
      <BitField start="2" size="1" name="BRK13">
        <Enum name="0" start="0b0" description="Break character is 10, 11, or 12 bits long."/>
        <Enum name="1" start="0b1" description="Break character is 13 or 14 bits long."/>
      </BitField>
      <BitField start="3" size="1" name="RWUID">
        <Enum name="0" start="0b0" description="S1[IDLE] is not set upon detection of an idle character."/>
        <Enum name="1" start="0b1" description="S1[IDLE] is set upon detection of an idle character."/>
      </BitField>
      <BitField start="4" size="1" name="RXINV">
        <Enum name="0" start="0b0" description="Receive data is not inverted."/>
        <Enum name="1" start="0b1" description="Receive data is inverted."/>
      </BitField>
      <BitField start="5" size="1" name="MSBF">
        <Enum name="0" start="0b0" description="LSB (bit0) is the first bit that is transmitted following the start bit. Further, the first bit received after the start bit is identified as bit0."/>
        <Enum name="1" start="0b1" description="MSB (bit8, bit7 or bit6) is the first bit that is transmitted following the start bit, depending on the setting of C1[M] and C1[PE]. Further, the first bit received after the start bit is identified as bit8, bit7, or bit6, depending on the setting of C1[M] and C1[PE]."/>
      </BitField>
      <BitField start="6" size="1" name="RXEDGIF">
        <Enum name="0" start="0b0" description="No active edge on the receive pin has occurred."/>
        <Enum name="1" start="0b1" description="An active edge on the receive pin has occurred."/>
      </BitField>
      <BitField start="7" size="1" name="LBKDIF">
        <Enum name="0" start="0b0" description="No LIN break character detected."/>
        <Enum name="1" start="0b1" description="LIN break character detected."/>
      </BitField>
    </Register>
    <Register start="+0x6" size="1" name="UART4_C3" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PEIE">
        <Enum name="0" start="0b0" description="PF interrupt requests are disabled."/>
        <Enum name="1" start="0b1" description="PF interrupt requests are enabled."/>
      </BitField>
      <BitField start="1" size="1" name="FEIE">
        <Enum name="0" start="0b0" description="FE interrupt requests are disabled."/>
        <Enum name="1" start="0b1" description="FE interrupt requests are enabled."/>
      </BitField>
      <BitField start="2" size="1" name="NEIE">
        <Enum name="0" start="0b0" description="NF interrupt requests are disabled."/>
        <Enum name="1" start="0b1" description="NF interrupt requests are enabled."/>
      </BitField>
      <BitField start="3" size="1" name="ORIE">
        <Enum name="0" start="0b0" description="OR interrupts are disabled."/>
        <Enum name="1" start="0b1" description="OR interrupt requests are enabled."/>
      </BitField>
      <BitField start="4" size="1" name="TXINV">
        <Enum name="0" start="0b0" description="Transmit data is not inverted."/>
        <Enum name="1" start="0b1" description="Transmit data is inverted."/>
      </BitField>
      <BitField start="5" size="1" name="TXDIR">
        <Enum name="0" start="0b0" description="TXD pin is an input in single wire mode."/>
        <Enum name="1" start="0b1" description="TXD pin is an output in single wire mode."/>
      </BitField>
      <BitField start="6" size="1" name="T8"/>
      <BitField start="7" size="1" name="R8"/>
    </Register>
    <Register start="+0x7" size="1" name="UART4_D" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="RT"/>
    </Register>
    <Register start="+0x8" size="1" name="UART4_MA1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="MA"/>
    </Register>
    <Register start="+0x9" size="1" name="UART4_MA2" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="MA"/>
    </Register>
    <Register start="+0xA" size="1" name="UART4_C4" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="5" name="BRFA"/>
      <BitField start="5" size="1" name="M10">
        <Enum name="0" start="0b0" description="The parity bit is the ninth bit in the serial transmission."/>
        <Enum name="1" start="0b1" description="The parity bit is the tenth bit in the serial transmission."/>
      </BitField>
      <BitField start="6" size="1" name="MAEN2">
        <Enum name="0" start="0b0" description="All data received is transferred to the data buffer if MAEN1 is cleared."/>
        <Enum name="1" start="0b1" description="All data received with the most significant bit cleared, is discarded. All data received with the most significant bit set, is compared with contents of MA2 register. If no match occurs, the data is discarded. If a match occurs, data is transferred to the data buffer. This field must be cleared when C7816[ISO7816E] is set/enabled."/>
      </BitField>
      <BitField start="7" size="1" name="MAEN1">
        <Enum name="0" start="0b0" description="All data received is transferred to the data buffer if MAEN2 is cleared."/>
        <Enum name="1" start="0b1" description="All data received with the most significant bit cleared, is discarded. All data received with the most significant bit set, is compared with contents of MA1 register. If no match occurs, the data is discarded. If match occurs, data is transferred to the data buffer. This field must be cleared when C7816[ISO7816E] is set/enabled."/>
      </BitField>
    </Register>
    <Register start="+0xB" size="1" name="UART4_C5" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="5" size="1" name="RDMAS">
        <Enum name="0" start="0b0" description="If C2[RIE] and S1[RDRF] are set, the RDFR interrupt request signal is asserted to request an interrupt service."/>
        <Enum name="1" start="0b1" description="If C2[RIE] and S1[RDRF] are set, the RDRF DMA request signal is asserted to request a DMA transfer."/>
      </BitField>
      <BitField start="7" size="1" name="TDMAS">
        <Enum name="0" start="0b0" description="If C2[TIE] is set and the S1[TDRE] flag is set, the TDRE interrupt request signal is asserted to request interrupt service."/>
        <Enum name="1" start="0b1" description="If C2[TIE] is set and the S1[TDRE] flag is set, the TDRE DMA request signal is asserted to request a DMA transfer."/>
      </BitField>
    </Register>
    <Register start="+0xC" size="1" name="UART4_ED" access="ReadOnly" reset_value="0" reset_mask="0xFF">
      <BitField start="6" size="1" name="PARITYE">
        <Enum name="0" start="0b0" description="The dataword was received without a parity error."/>
        <Enum name="1" start="0b1" description="The dataword was received with a parity error."/>
      </BitField>
      <BitField start="7" size="1" name="NOISY">
        <Enum name="0" start="0b0" description="The dataword was received without noise."/>
        <Enum name="1" start="0b1" description="The data was received with noise."/>
      </BitField>
    </Register>
    <Register start="+0xD" size="1" name="UART4_MODEM" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="TXCTSE">
        <Enum name="0" start="0b0" description="CTS has no effect on the transmitter."/>
        <Enum name="1" start="0b1" description="Enables clear-to-send operation. The transmitter checks the state of CTS each time it is ready to send a character. If CTS is asserted, the character is sent. If CTS is deasserted, the signal TXD remains in the mark state and transmission is delayed until CTS is asserted. Changes in CTS as a character is being sent do not affect its transmission."/>
      </BitField>
      <BitField start="1" size="1" name="TXRTSE">
        <Enum name="0" start="0b0" description="The transmitter has no effect on RTS."/>
        <Enum name="1" start="0b1" description="When a character is placed into an empty transmitter data buffer , RTS asserts one bit time before the start bit is transmitted. RTS deasserts one bit time after all characters in the transmitter data buffer and shift register are completely sent, including the last stop bit. (FIFO) (FIFO)"/>
      </BitField>
      <BitField start="2" size="1" name="TXRTSPOL">
        <Enum name="0" start="0b0" description="Transmitter RTS is active low."/>
        <Enum name="1" start="0b1" description="Transmitter RTS is active high."/>
      </BitField>
      <BitField start="3" size="1" name="RXRTSE">
        <Enum name="0" start="0b0" description="The receiver has no effect on RTS."/>
        <Enum name="1" start="0b1" description="RTS is deasserted if the number of characters in the receiver data register (FIFO) is equal to or greater than RWFIFO[RXWATER]. RTS is asserted when the number of characters in the receiver data register (FIFO) is less than RWFIFO[RXWATER]."/>
      </BitField>
    </Register>
    <Register start="+0xE" size="1" name="UART4_IR" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="TNP">
        <Enum name="00" start="0b00" description="3/16."/>
        <Enum name="01" start="0b01" description="1/16."/>
        <Enum name="10" start="0b10" description="1/32."/>
        <Enum name="11" start="0b11" description="1/4."/>
      </BitField>
      <BitField start="2" size="1" name="IREN">
        <Enum name="0" start="0b0" description="IR disabled."/>
        <Enum name="1" start="0b1" description="IR enabled."/>
      </BitField>
    </Register>
    <Register start="+0x10" size="1" name="UART4_PFIFO" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="RXFIFOSIZE">
        <Enum name="000" start="0b000" description="Receive FIFO/Buffer depth = 1 dataword."/>
        <Enum name="001" start="0b001" description="Receive FIFO/Buffer depth = 4 datawords."/>
        <Enum name="010" start="0b010" description="Receive FIFO/Buffer depth = 8 datawords."/>
        <Enum name="011" start="0b011" description="Receive FIFO/Buffer depth = 16 datawords."/>
        <Enum name="100" start="0b100" description="Receive FIFO/Buffer depth = 32 datawords."/>
        <Enum name="101" start="0b101" description="Receive FIFO/Buffer depth = 64 datawords."/>
        <Enum name="110" start="0b110" description="Receive FIFO/Buffer depth = 128 datawords."/>
        <Enum name="111" start="0b111" description="Reserved."/>
      </BitField>
      <BitField start="3" size="1" name="RXFE">
        <Enum name="0" start="0b0" description="Receive FIFO is not enabled. Buffer is depth 1. (Legacy support)"/>
        <Enum name="1" start="0b1" description="Receive FIFO is enabled. Buffer is depth indicted by RXFIFOSIZE."/>
      </BitField>
      <BitField start="4" size="3" name="TXFIFOSIZE">
        <Enum name="000" start="0b000" description="Transmit FIFO/Buffer depth = 1 dataword."/>
        <Enum name="001" start="0b001" description="Transmit FIFO/Buffer depth = 4 datawords."/>
        <Enum name="010" start="0b010" description="Transmit FIFO/Buffer depth = 8 datawords."/>
        <Enum name="011" start="0b011" description="Transmit FIFO/Buffer depth = 16 datawords."/>
        <Enum name="100" start="0b100" description="Transmit FIFO/Buffer depth = 32 datawords."/>
        <Enum name="101" start="0b101" description="Transmit FIFO/Buffer depth = 64 datawords."/>
        <Enum name="110" start="0b110" description="Transmit FIFO/Buffer depth = 128 datawords."/>
        <Enum name="111" start="0b111" description="Reserved."/>
      </BitField>
      <BitField start="7" size="1" name="TXFE">
        <Enum name="0" start="0b0" description="Transmit FIFO is not enabled. Buffer is depth 1. (Legacy support)."/>
        <Enum name="1" start="0b1" description="Transmit FIFO is enabled. Buffer is depth indicated by TXFIFOSIZE."/>
      </BitField>
    </Register>
    <Register start="+0x11" size="1" name="UART4_CFIFO" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="RXUFE">
        <Enum name="0" start="0b0" description="RXUF flag does not generate an interrupt to the host."/>
        <Enum name="1" start="0b1" description="RXUF flag generates an interrupt to the host."/>
      </BitField>
      <BitField start="1" size="1" name="TXOFE">
        <Enum name="0" start="0b0" description="TXOF flag does not generate an interrupt to the host."/>
        <Enum name="1" start="0b1" description="TXOF flag generates an interrupt to the host."/>
      </BitField>
      <BitField start="2" size="1" name="RXOFE">
        <Enum name="0" start="0b0" description="RXOF flag does not generate an interrupt to the host."/>
        <Enum name="1" start="0b1" description="RXOF flag generates an interrupt to the host."/>
      </BitField>
      <BitField start="6" size="1" name="RXFLUSH">
        <Enum name="0" start="0b0" description="No flush operation occurs."/>
        <Enum name="1" start="0b1" description="All data in the receive FIFO/buffer is cleared out."/>
      </BitField>
      <BitField start="7" size="1" name="TXFLUSH">
        <Enum name="0" start="0b0" description="No flush operation occurs."/>
        <Enum name="1" start="0b1" description="All data in the transmit FIFO/Buffer is cleared out."/>
      </BitField>
    </Register>
    <Register start="+0x12" size="1" name="UART4_SFIFO" access="Read/Write" reset_value="0xC0" reset_mask="0xFF">
      <BitField start="0" size="1" name="RXUF">
        <Enum name="0" start="0b0" description="No receive buffer underflow has occurred since the last time the flag was cleared."/>
        <Enum name="1" start="0b1" description="At least one receive buffer underflow has occurred since the last time the flag was cleared."/>
      </BitField>
      <BitField start="1" size="1" name="TXOF">
        <Enum name="0" start="0b0" description="No transmit buffer overflow has occurred since the last time the flag was cleared."/>
        <Enum name="1" start="0b1" description="At least one transmit buffer overflow has occurred since the last time the flag was cleared."/>
      </BitField>
      <BitField start="2" size="1" name="RXOF">
        <Enum name="0" start="0b0" description="No receive buffer overflow has occurred since the last time the flag was cleared."/>
        <Enum name="1" start="0b1" description="At least one receive buffer overflow has occurred since the last time the flag was cleared."/>
      </BitField>
      <BitField start="6" size="1" name="RXEMPT">
        <Enum name="0" start="0b0" description="Receive buffer is not empty."/>
        <Enum name="1" start="0b1" description="Receive buffer is empty."/>
      </BitField>
      <BitField start="7" size="1" name="TXEMPT">
        <Enum name="0" start="0b0" description="Transmit buffer is not empty."/>
        <Enum name="1" start="0b1" description="Transmit buffer is empty."/>
      </BitField>
    </Register>
    <Register start="+0x13" size="1" name="UART4_TWFIFO" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="TXWATER"/>
    </Register>
    <Register start="+0x14" size="1" name="UART4_TCFIFO" access="ReadOnly" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="TXCOUNT"/>
    </Register>
    <Register start="+0x15" size="1" name="UART4_RWFIFO" access="Read/Write" reset_value="0x1" reset_mask="0xFF">
      <BitField start="0" size="8" name="RXWATER"/>
    </Register>
    <Register start="+0x16" size="1" name="UART4_RCFIFO" access="ReadOnly" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="RXCOUNT"/>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="UART5" start="0x400EB000">
    <Register start="+0" size="1" name="UART5_BDH" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="5" name="SBR"/>
      <BitField start="6" size="1" name="RXEDGIE">
        <Enum name="0" start="0b0" description="Hardware interrupts from RXEDGIF disabled using polling."/>
        <Enum name="1" start="0b1" description="RXEDGIF interrupt request enabled."/>
      </BitField>
      <BitField start="7" size="1" name="LBKDIE">
        <Enum name="0" start="0b0" description="LBKDIF interrupt requests disabled."/>
        <Enum name="1" start="0b1" description="LBKDIF interrupt requests enabled."/>
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="UART5_BDL" access="Read/Write" reset_value="0x4" reset_mask="0xFF">
      <BitField start="0" size="8" name="SBR"/>
    </Register>
    <Register start="+0x2" size="1" name="UART5_C1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PT">
        <Enum name="0" start="0b0" description="Even parity."/>
        <Enum name="1" start="0b1" description="Odd parity."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Parity function disabled."/>
        <Enum name="1" start="0b1" description="Parity function enabled."/>
      </BitField>
      <BitField start="2" size="1" name="ILT">
        <Enum name="0" start="0b0" description="Idle character bit count starts after start bit."/>
        <Enum name="1" start="0b1" description="Idle character bit count starts after stop bit."/>
      </BitField>
      <BitField start="3" size="1" name="WAKE">
        <Enum name="0" start="0b0" description="Idle line wakeup."/>
        <Enum name="1" start="0b1" description="Address mark wakeup."/>
      </BitField>
      <BitField start="4" size="1" name="M">
        <Enum name="0" start="0b0" description="Normal-start + 8 data bits (MSB/LSB first as determined by MSBF) + stop."/>
        <Enum name="1" start="0b1" description="Use-start + 9 data bits (MSB/LSB first as determined by MSBF) + stop."/>
      </BitField>
      <BitField start="5" size="1" name="RSRC">
        <Enum name="0" start="0b0" description="Selects internal loop back mode. The receiver input is internally connected to transmitter output."/>
        <Enum name="1" start="0b1" description="Single wire UART mode where the receiver input is connected to the transmit pin input signal."/>
      </BitField>
      <BitField start="6" size="1" name="UARTSWAI">
        <Enum name="0" start="0b0" description="UART clock continues to run in Wait mode."/>
        <Enum name="1" start="0b1" description="UART clock freezes while CPU is in Wait mode."/>
      </BitField>
      <BitField start="7" size="1" name="LOOPS">
        <Enum name="0" start="0b0" description="Normal operation."/>
        <Enum name="1" start="0b1" description="Loop mode where transmitter output is internally connected to receiver input. The receiver input is determined by RSRC."/>
      </BitField>
    </Register>
    <Register start="+0x3" size="1" name="UART5_C2" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="SBK">
        <Enum name="0" start="0b0" description="Normal transmitter operation."/>
        <Enum name="1" start="0b1" description="Queue break characters to be sent."/>
      </BitField>
      <BitField start="1" size="1" name="RWU">
        <Enum name="0" start="0b0" description="Normal operation."/>
        <Enum name="1" start="0b1" description="RWU enables the wakeup function and inhibits further receiver interrupt requests. Normally, hardware wakes the receiver by automatically clearing RWU."/>
      </BitField>
      <BitField start="2" size="1" name="RE">
        <Enum name="0" start="0b0" description="Receiver off."/>
        <Enum name="1" start="0b1" description="Receiver on."/>
      </BitField>
      <BitField start="3" size="1" name="TE">
        <Enum name="0" start="0b0" description="Transmitter off."/>
        <Enum name="1" start="0b1" description="Transmitter on."/>
      </BitField>
      <BitField start="4" size="1" name="ILIE">
        <Enum name="0" start="0b0" description="IDLE interrupt requests disabled."/>
        <Enum name="1" start="0b1" description="IDLE interrupt requests enabled."/>
      </BitField>
      <BitField start="5" size="1" name="RIE">
        <Enum name="0" start="0b0" description="RDRF interrupt and DMA transfer requests disabled."/>
        <Enum name="1" start="0b1" description="RDRF interrupt or DMA transfer requests enabled."/>
      </BitField>
      <BitField start="6" size="1" name="TCIE">
        <Enum name="0" start="0b0" description="TC interrupt requests disabled."/>
        <Enum name="1" start="0b1" description="TC interrupt requests enabled."/>
      </BitField>
      <BitField start="7" size="1" name="TIE">
        <Enum name="0" start="0b0" description="TDRE interrupt and DMA transfer requests disabled."/>
        <Enum name="1" start="0b1" description="TDRE interrupt or DMA transfer requests enabled."/>
      </BitField>
    </Register>
    <Register start="+0x4" size="1" name="UART5_S1" access="ReadOnly" reset_value="0xC0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PF">
        <Enum name="0" start="0b0" description="No parity error detected since the last time this flag was cleared. If the receive buffer has a depth greater than 1, then there may be data in the receive buffer what was received with a parity error."/>
        <Enum name="1" start="0b1" description="At least one dataword was received with a parity error since the last time this flag was cleared."/>
      </BitField>
      <BitField start="1" size="1" name="FE">
        <Enum name="0" start="0b0" description="No framing error detected."/>
        <Enum name="1" start="0b1" description="Framing error."/>
      </BitField>
      <BitField start="2" size="1" name="NF">
        <Enum name="0" start="0b0" description="No noise detected since the last time this flag was cleared. If the receive buffer has a depth greater than 1 then there may be data in the receiver buffer that was received with noise."/>
        <Enum name="1" start="0b1" description="At least one dataword was received with noise detected since the last time the flag was cleared."/>
      </BitField>
      <BitField start="3" size="1" name="OR">
        <Enum name="0" start="0b0" description="No overrun has occurred since the last time the flag was cleared."/>
        <Enum name="1" start="0b1" description="Overrun has occurred or the overrun flag has not been cleared since the last overrun occured."/>
      </BitField>
      <BitField start="4" size="1" name="IDLE">
        <Enum name="0" start="0b0" description="Receiver input is either active now or has never become active since the IDLE flag was last cleared."/>
        <Enum name="1" start="0b1" description="Receiver input has become idle or the flag has not been cleared since it last asserted."/>
      </BitField>
      <BitField start="5" size="1" name="RDRF">
        <Enum name="0" start="0b0" description="The number of datawords in the receive buffer is less than the number indicated by RXWATER."/>
        <Enum name="1" start="0b1" description="The number of datawords in the receive buffer is equal to or greater than the number indicated by RXWATER at some point in time since this flag was last cleared."/>
      </BitField>
      <BitField start="6" size="1" name="TC">
        <Enum name="0" start="0b0" description="Transmitter active (sending data, a preamble, or a break)."/>
        <Enum name="1" start="0b1" description="Transmitter idle (transmission activity complete)."/>
      </BitField>
      <BitField start="7" size="1" name="TDRE">
        <Enum name="0" start="0b0" description="The amount of data in the transmit buffer is greater than the value indicated by TWFIFO[TXWATER]."/>
        <Enum name="1" start="0b1" description="The amount of data in the transmit buffer is less than or equal to the value indicated by TWFIFO[TXWATER] at some point in time since the flag has been cleared."/>
      </BitField>
    </Register>
    <Register start="+0x5" size="1" name="UART5_S2" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="RAF">
        <Enum name="0" start="0b0" description="UART receiver idle/inactive waiting for a start bit."/>
        <Enum name="1" start="0b1" description="UART receiver active, RxD input not idle."/>
      </BitField>
      <BitField start="1" size="1" name="LBKDE">
        <Enum name="0" start="0b0" description="Break character is detected at one of the following lengths: 10 bit times if C1[M] = 0 11 bit times if C1[M] = 1 and C4[M10] = 0 12 bit times if C1[M] = 1, C4[M10] = 1, and S1[PE] = 1"/>
        <Enum name="1" start="0b1" description="Break character is detected at length of 11 bit times if C1[M] = 0 or 12 bits time if C1[M] = 1."/>
      </BitField>
      <BitField start="2" size="1" name="BRK13">
        <Enum name="0" start="0b0" description="Break character is 10, 11, or 12 bits long."/>
        <Enum name="1" start="0b1" description="Break character is 13 or 14 bits long."/>
      </BitField>
      <BitField start="3" size="1" name="RWUID">
        <Enum name="0" start="0b0" description="S1[IDLE] is not set upon detection of an idle character."/>
        <Enum name="1" start="0b1" description="S1[IDLE] is set upon detection of an idle character."/>
      </BitField>
      <BitField start="4" size="1" name="RXINV">
        <Enum name="0" start="0b0" description="Receive data is not inverted."/>
        <Enum name="1" start="0b1" description="Receive data is inverted."/>
      </BitField>
      <BitField start="5" size="1" name="MSBF">
        <Enum name="0" start="0b0" description="LSB (bit0) is the first bit that is transmitted following the start bit. Further, the first bit received after the start bit is identified as bit0."/>
        <Enum name="1" start="0b1" description="MSB (bit8, bit7 or bit6) is the first bit that is transmitted following the start bit, depending on the setting of C1[M] and C1[PE]. Further, the first bit received after the start bit is identified as bit8, bit7, or bit6, depending on the setting of C1[M] and C1[PE]."/>
      </BitField>
      <BitField start="6" size="1" name="RXEDGIF">
        <Enum name="0" start="0b0" description="No active edge on the receive pin has occurred."/>
        <Enum name="1" start="0b1" description="An active edge on the receive pin has occurred."/>
      </BitField>
      <BitField start="7" size="1" name="LBKDIF">
        <Enum name="0" start="0b0" description="No LIN break character detected."/>
        <Enum name="1" start="0b1" description="LIN break character detected."/>
      </BitField>
    </Register>
    <Register start="+0x6" size="1" name="UART5_C3" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PEIE">
        <Enum name="0" start="0b0" description="PF interrupt requests are disabled."/>
        <Enum name="1" start="0b1" description="PF interrupt requests are enabled."/>
      </BitField>
      <BitField start="1" size="1" name="FEIE">
        <Enum name="0" start="0b0" description="FE interrupt requests are disabled."/>
        <Enum name="1" start="0b1" description="FE interrupt requests are enabled."/>
      </BitField>
      <BitField start="2" size="1" name="NEIE">
        <Enum name="0" start="0b0" description="NF interrupt requests are disabled."/>
        <Enum name="1" start="0b1" description="NF interrupt requests are enabled."/>
      </BitField>
      <BitField start="3" size="1" name="ORIE">
        <Enum name="0" start="0b0" description="OR interrupts are disabled."/>
        <Enum name="1" start="0b1" description="OR interrupt requests are enabled."/>
      </BitField>
      <BitField start="4" size="1" name="TXINV">
        <Enum name="0" start="0b0" description="Transmit data is not inverted."/>
        <Enum name="1" start="0b1" description="Transmit data is inverted."/>
      </BitField>
      <BitField start="5" size="1" name="TXDIR">
        <Enum name="0" start="0b0" description="TXD pin is an input in single wire mode."/>
        <Enum name="1" start="0b1" description="TXD pin is an output in single wire mode."/>
      </BitField>
      <BitField start="6" size="1" name="T8"/>
      <BitField start="7" size="1" name="R8"/>
    </Register>
    <Register start="+0x7" size="1" name="UART5_D" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="RT"/>
    </Register>
    <Register start="+0x8" size="1" name="UART5_MA1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="MA"/>
    </Register>
    <Register start="+0x9" size="1" name="UART5_MA2" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="MA"/>
    </Register>
    <Register start="+0xA" size="1" name="UART5_C4" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="5" name="BRFA"/>
      <BitField start="5" size="1" name="M10">
        <Enum name="0" start="0b0" description="The parity bit is the ninth bit in the serial transmission."/>
        <Enum name="1" start="0b1" description="The parity bit is the tenth bit in the serial transmission."/>
      </BitField>
      <BitField start="6" size="1" name="MAEN2">
        <Enum name="0" start="0b0" description="All data received is transferred to the data buffer if MAEN1 is cleared."/>
        <Enum name="1" start="0b1" description="All data received with the most significant bit cleared, is discarded. All data received with the most significant bit set, is compared with contents of MA2 register. If no match occurs, the data is discarded. If a match occurs, data is transferred to the data buffer. This field must be cleared when C7816[ISO7816E] is set/enabled."/>
      </BitField>
      <BitField start="7" size="1" name="MAEN1">
        <Enum name="0" start="0b0" description="All data received is transferred to the data buffer if MAEN2 is cleared."/>
        <Enum name="1" start="0b1" description="All data received with the most significant bit cleared, is discarded. All data received with the most significant bit set, is compared with contents of MA1 register. If no match occurs, the data is discarded. If match occurs, data is transferred to the data buffer. This field must be cleared when C7816[ISO7816E] is set/enabled."/>
      </BitField>
    </Register>
    <Register start="+0xB" size="1" name="UART5_C5" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="5" size="1" name="RDMAS">
        <Enum name="0" start="0b0" description="If C2[RIE] and S1[RDRF] are set, the RDFR interrupt request signal is asserted to request an interrupt service."/>
        <Enum name="1" start="0b1" description="If C2[RIE] and S1[RDRF] are set, the RDRF DMA request signal is asserted to request a DMA transfer."/>
      </BitField>
      <BitField start="7" size="1" name="TDMAS">
        <Enum name="0" start="0b0" description="If C2[TIE] is set and the S1[TDRE] flag is set, the TDRE interrupt request signal is asserted to request interrupt service."/>
        <Enum name="1" start="0b1" description="If C2[TIE] is set and the S1[TDRE] flag is set, the TDRE DMA request signal is asserted to request a DMA transfer."/>
      </BitField>
    </Register>
    <Register start="+0xC" size="1" name="UART5_ED" access="ReadOnly" reset_value="0" reset_mask="0xFF">
      <BitField start="6" size="1" name="PARITYE">
        <Enum name="0" start="0b0" description="The dataword was received without a parity error."/>
        <Enum name="1" start="0b1" description="The dataword was received with a parity error."/>
      </BitField>
      <BitField start="7" size="1" name="NOISY">
        <Enum name="0" start="0b0" description="The dataword was received without noise."/>
        <Enum name="1" start="0b1" description="The data was received with noise."/>
      </BitField>
    </Register>
    <Register start="+0xD" size="1" name="UART5_MODEM" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="TXCTSE">
        <Enum name="0" start="0b0" description="CTS has no effect on the transmitter."/>
        <Enum name="1" start="0b1" description="Enables clear-to-send operation. The transmitter checks the state of CTS each time it is ready to send a character. If CTS is asserted, the character is sent. If CTS is deasserted, the signal TXD remains in the mark state and transmission is delayed until CTS is asserted. Changes in CTS as a character is being sent do not affect its transmission."/>
      </BitField>
      <BitField start="1" size="1" name="TXRTSE">
        <Enum name="0" start="0b0" description="The transmitter has no effect on RTS."/>
        <Enum name="1" start="0b1" description="When a character is placed into an empty transmitter data buffer , RTS asserts one bit time before the start bit is transmitted. RTS deasserts one bit time after all characters in the transmitter data buffer and shift register are completely sent, including the last stop bit. (FIFO) (FIFO)"/>
      </BitField>
      <BitField start="2" size="1" name="TXRTSPOL">
        <Enum name="0" start="0b0" description="Transmitter RTS is active low."/>
        <Enum name="1" start="0b1" description="Transmitter RTS is active high."/>
      </BitField>
      <BitField start="3" size="1" name="RXRTSE">
        <Enum name="0" start="0b0" description="The receiver has no effect on RTS."/>
        <Enum name="1" start="0b1" description="RTS is deasserted if the number of characters in the receiver data register (FIFO) is equal to or greater than RWFIFO[RXWATER]. RTS is asserted when the number of characters in the receiver data register (FIFO) is less than RWFIFO[RXWATER]."/>
      </BitField>
    </Register>
    <Register start="+0xE" size="1" name="UART5_IR" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="TNP">
        <Enum name="00" start="0b00" description="3/16."/>
        <Enum name="01" start="0b01" description="1/16."/>
        <Enum name="10" start="0b10" description="1/32."/>
        <Enum name="11" start="0b11" description="1/4."/>
      </BitField>
      <BitField start="2" size="1" name="IREN">
        <Enum name="0" start="0b0" description="IR disabled."/>
        <Enum name="1" start="0b1" description="IR enabled."/>
      </BitField>
    </Register>
    <Register start="+0x10" size="1" name="UART5_PFIFO" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="RXFIFOSIZE">
        <Enum name="000" start="0b000" description="Receive FIFO/Buffer depth = 1 dataword."/>
        <Enum name="001" start="0b001" description="Receive FIFO/Buffer depth = 4 datawords."/>
        <Enum name="010" start="0b010" description="Receive FIFO/Buffer depth = 8 datawords."/>
        <Enum name="011" start="0b011" description="Receive FIFO/Buffer depth = 16 datawords."/>
        <Enum name="100" start="0b100" description="Receive FIFO/Buffer depth = 32 datawords."/>
        <Enum name="101" start="0b101" description="Receive FIFO/Buffer depth = 64 datawords."/>
        <Enum name="110" start="0b110" description="Receive FIFO/Buffer depth = 128 datawords."/>
        <Enum name="111" start="0b111" description="Reserved."/>
      </BitField>
      <BitField start="3" size="1" name="RXFE">
        <Enum name="0" start="0b0" description="Receive FIFO is not enabled. Buffer is depth 1. (Legacy support)"/>
        <Enum name="1" start="0b1" description="Receive FIFO is enabled. Buffer is depth indicted by RXFIFOSIZE."/>
      </BitField>
      <BitField start="4" size="3" name="TXFIFOSIZE">
        <Enum name="000" start="0b000" description="Transmit FIFO/Buffer depth = 1 dataword."/>
        <Enum name="001" start="0b001" description="Transmit FIFO/Buffer depth = 4 datawords."/>
        <Enum name="010" start="0b010" description="Transmit FIFO/Buffer depth = 8 datawords."/>
        <Enum name="011" start="0b011" description="Transmit FIFO/Buffer depth = 16 datawords."/>
        <Enum name="100" start="0b100" description="Transmit FIFO/Buffer depth = 32 datawords."/>
        <Enum name="101" start="0b101" description="Transmit FIFO/Buffer depth = 64 datawords."/>
        <Enum name="110" start="0b110" description="Transmit FIFO/Buffer depth = 128 datawords."/>
        <Enum name="111" start="0b111" description="Reserved."/>
      </BitField>
      <BitField start="7" size="1" name="TXFE">
        <Enum name="0" start="0b0" description="Transmit FIFO is not enabled. Buffer is depth 1. (Legacy support)."/>
        <Enum name="1" start="0b1" description="Transmit FIFO is enabled. Buffer is depth indicated by TXFIFOSIZE."/>
      </BitField>
    </Register>
    <Register start="+0x11" size="1" name="UART5_CFIFO" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="RXUFE">
        <Enum name="0" start="0b0" description="RXUF flag does not generate an interrupt to the host."/>
        <Enum name="1" start="0b1" description="RXUF flag generates an interrupt to the host."/>
      </BitField>
      <BitField start="1" size="1" name="TXOFE">
        <Enum name="0" start="0b0" description="TXOF flag does not generate an interrupt to the host."/>
        <Enum name="1" start="0b1" description="TXOF flag generates an interrupt to the host."/>
      </BitField>
      <BitField start="2" size="1" name="RXOFE">
        <Enum name="0" start="0b0" description="RXOF flag does not generate an interrupt to the host."/>
        <Enum name="1" start="0b1" description="RXOF flag generates an interrupt to the host."/>
      </BitField>
      <BitField start="6" size="1" name="RXFLUSH">
        <Enum name="0" start="0b0" description="No flush operation occurs."/>
        <Enum name="1" start="0b1" description="All data in the receive FIFO/buffer is cleared out."/>
      </BitField>
      <BitField start="7" size="1" name="TXFLUSH">
        <Enum name="0" start="0b0" description="No flush operation occurs."/>
        <Enum name="1" start="0b1" description="All data in the transmit FIFO/Buffer is cleared out."/>
      </BitField>
    </Register>
    <Register start="+0x12" size="1" name="UART5_SFIFO" access="Read/Write" reset_value="0xC0" reset_mask="0xFF">
      <BitField start="0" size="1" name="RXUF">
        <Enum name="0" start="0b0" description="No receive buffer underflow has occurred since the last time the flag was cleared."/>
        <Enum name="1" start="0b1" description="At least one receive buffer underflow has occurred since the last time the flag was cleared."/>
      </BitField>
      <BitField start="1" size="1" name="TXOF">
        <Enum name="0" start="0b0" description="No transmit buffer overflow has occurred since the last time the flag was cleared."/>
        <Enum name="1" start="0b1" description="At least one transmit buffer overflow has occurred since the last time the flag was cleared."/>
      </BitField>
      <BitField start="2" size="1" name="RXOF">
        <Enum name="0" start="0b0" description="No receive buffer overflow has occurred since the last time the flag was cleared."/>
        <Enum name="1" start="0b1" description="At least one receive buffer overflow has occurred since the last time the flag was cleared."/>
      </BitField>
      <BitField start="6" size="1" name="RXEMPT">
        <Enum name="0" start="0b0" description="Receive buffer is not empty."/>
        <Enum name="1" start="0b1" description="Receive buffer is empty."/>
      </BitField>
      <BitField start="7" size="1" name="TXEMPT">
        <Enum name="0" start="0b0" description="Transmit buffer is not empty."/>
        <Enum name="1" start="0b1" description="Transmit buffer is empty."/>
      </BitField>
    </Register>
    <Register start="+0x13" size="1" name="UART5_TWFIFO" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="TXWATER"/>
    </Register>
    <Register start="+0x14" size="1" name="UART5_TCFIFO" access="ReadOnly" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="TXCOUNT"/>
    </Register>
    <Register start="+0x15" size="1" name="UART5_RWFIFO" access="Read/Write" reset_value="0x1" reset_mask="0xFF">
      <BitField start="0" size="8" name="RXWATER"/>
    </Register>
    <Register start="+0x16" size="1" name="UART5_RCFIFO" access="ReadOnly" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="RXCOUNT"/>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="USB0" start="0x40072000">
    <Register start="+0" size="1" name="USB0_PERID" access="ReadOnly" reset_value="0x4" reset_mask="0xFF">
      <BitField start="0" size="6" name="ID"/>
    </Register>
    <Register start="+0x4" size="1" name="USB0_IDCOMP" access="ReadOnly" reset_value="0xFB" reset_mask="0xFF">
      <BitField start="0" size="6" name="NID"/>
    </Register>
    <Register start="+0x8" size="1" name="USB0_REV" access="ReadOnly" reset_value="0x33" reset_mask="0xFF">
      <BitField start="0" size="8" name="REV"/>
    </Register>
    <Register start="+0xC" size="1" name="USB0_ADDINFO" access="ReadOnly" reset_value="0x1" reset_mask="0xFF">
      <BitField start="0" size="1" name="IEHOST"/>
      <BitField start="3" size="5" name="IRQNUM"/>
    </Register>
    <Register start="+0x10" size="1" name="USB0_OTGISTAT" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="AVBUSCHG"/>
      <BitField start="2" size="1" name="B_SESS_CHG"/>
      <BitField start="3" size="1" name="SESSVLDCHG"/>
      <BitField start="5" size="1" name="LINE_STATE_CHG"/>
      <BitField start="6" size="1" name="ONEMSEC"/>
      <BitField start="7" size="1" name="IDCHG"/>
    </Register>
    <Register start="+0x14" size="1" name="USB0_OTGICR" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="AVBUSEN">
        <Enum name="0" start="0b0" description="The AVBUSCHG interrupt is disabled"/>
        <Enum name="1" start="0b1" description="The AVBUSCHG interrupt is enabled"/>
      </BitField>
      <BitField start="2" size="1" name="BSESSEN">
        <Enum name="0" start="0b0" description="The B_SESS_CHG interrupt is disabled"/>
        <Enum name="1" start="0b1" description="The B_SESS_CHG interrupt is enabled"/>
      </BitField>
      <BitField start="3" size="1" name="SESSVLDEN">
        <Enum name="0" start="0b0" description="The SESSVLDCHG interrupt is disabled."/>
        <Enum name="1" start="0b1" description="The SESSVLDCHG interrupt is enabled."/>
      </BitField>
      <BitField start="5" size="1" name="LINESTATEEN">
        <Enum name="0" start="0b0" description="The LINE_STAT_CHG interrupt is disabled."/>
        <Enum name="1" start="0b1" description="The LINE_STAT_CHG interrupt is enabled"/>
      </BitField>
      <BitField start="6" size="1" name="ONEMSECEN">
        <Enum name="0" start="0b0" description="The 1msec timer interrupt is disabled."/>
        <Enum name="1" start="0b1" description="The 1msec timer interrupt is enabled."/>
      </BitField>
      <BitField start="7" size="1" name="IDEN">
        <Enum name="0" start="0b0" description="The ID interrupt is disabled"/>
        <Enum name="1" start="0b1" description="The ID interrupt is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x18" size="1" name="USB0_OTGSTAT" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="AVBUSVLD">
        <Enum name="0" start="0b0" description="The VBUS voltage is below the A VBUS Valid threshold."/>
        <Enum name="1" start="0b1" description="The VBUS voltage is above the A VBUS Valid threshold."/>
      </BitField>
      <BitField start="2" size="1" name="BSESSEND">
        <Enum name="0" start="0b0" description="The VBUS voltage is above the B session End threshold."/>
        <Enum name="1" start="0b1" description="The VBUS voltage is below the B session End threshold."/>
      </BitField>
      <BitField start="3" size="1" name="SESS_VLD">
        <Enum name="0" start="0b0" description="The VBUS voltage is below the B session Valid threshold"/>
        <Enum name="1" start="0b1" description="The VBUS voltage is above the B session Valid threshold."/>
      </BitField>
      <BitField start="5" size="1" name="LINESTATESTABLE">
        <Enum name="0" start="0b0" description="The LINE_STAT_CHG bit is not yet stable."/>
        <Enum name="1" start="0b1" description="The LINE_STAT_CHG bit has been debounced and is stable."/>
      </BitField>
      <BitField start="6" size="1" name="ONEMSECEN"/>
      <BitField start="7" size="1" name="ID">
        <Enum name="0" start="0b0" description="Indicates a Type A cable has been plugged into the USB connector"/>
        <Enum name="1" start="0b1" description="Indicates no cable is attached or a Type B cable has been plugged into the USB connector"/>
      </BitField>
    </Register>
    <Register start="+0x1C" size="1" name="USB0_OTGCTL" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="2" size="1" name="OTGEN">
        <Enum name="0" start="0b0" description="If USB_EN is set and HOST_MODE is clear in the Control Register (CTL), then the D+ Data Line pull-up resistors are enabled. If HOST_MODE is set the D+ and D- Data Line pull-down resistors are engaged."/>
        <Enum name="1" start="0b1" description="The pull-up and pull-down controls in this register are used."/>
      </BitField>
      <BitField start="4" size="1" name="DMLOW">
        <Enum name="0" start="0b0" description="D- pulldown resistor is not enabled."/>
        <Enum name="1" start="0b1" description="D- pulldown resistor is enabled."/>
      </BitField>
      <BitField start="5" size="1" name="DPLOW">
        <Enum name="0" start="0b0" description="D+ pulldown resistor is not enabled."/>
        <Enum name="1" start="0b1" description="D+ pulldown resistor is enabled."/>
      </BitField>
      <BitField start="7" size="1" name="DPHIGH">
        <Enum name="0" start="0b0" description="D+ pullup resistor is not enabled"/>
        <Enum name="1" start="0b1" description="D+ pullup resistor is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x80" size="1" name="USB0_ISTAT" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="USBRST"/>
      <BitField start="1" size="1" name="ERROR"/>
      <BitField start="2" size="1" name="SOFTOK"/>
      <BitField start="3" size="1" name="TOKDNE"/>
      <BitField start="4" size="1" name="SLEEP"/>
      <BitField start="5" size="1" name="RESUME"/>
      <BitField start="6" size="1" name="ATTACH"/>
      <BitField start="7" size="1" name="STALL"/>
    </Register>
    <Register start="+0x84" size="1" name="USB0_INTEN" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="USBRSTEN">
        <Enum name="0" start="0b0" description="The USBRST interrupt is not enabled."/>
        <Enum name="1" start="0b1" description="The USBRST interrupt is enabled."/>
      </BitField>
      <BitField start="1" size="1" name="ERROREN">
        <Enum name="0" start="0b0" description="The ERROR interrupt is not enabled."/>
        <Enum name="1" start="0b1" description="The ERROR interrupt is enabled."/>
      </BitField>
      <BitField start="2" size="1" name="SOFTOKEN">
        <Enum name="0" start="0b0" description="The SOFTOK interrupt is not enabled."/>
        <Enum name="1" start="0b1" description="The SOFTOK interrupt is enabled."/>
      </BitField>
      <BitField start="3" size="1" name="TOKDNEEN">
        <Enum name="0" start="0b0" description="The TOKDNE interrupt is not enabled."/>
        <Enum name="1" start="0b1" description="The TOKDNE interrupt is enabled."/>
      </BitField>
      <BitField start="4" size="1" name="SLEEPEN">
        <Enum name="0" start="0b0" description="The SLEEP interrupt is not enabled."/>
        <Enum name="1" start="0b1" description="The SLEEP interrupt is enabled."/>
      </BitField>
      <BitField start="5" size="1" name="RESUMEEN">
        <Enum name="0" start="0b0" description="The RESUME interrupt is not enabled."/>
        <Enum name="1" start="0b1" description="The RESUME interrupt is enabled."/>
      </BitField>
      <BitField start="6" size="1" name="ATTACHEN">
        <Enum name="0" start="0b0" description="The ATTACH interrupt is not enabled."/>
        <Enum name="1" start="0b1" description="The ATTACH interrupt is enabled."/>
      </BitField>
      <BitField start="7" size="1" name="STALLEN">
        <Enum name="0" start="0b0" description="The STALL interrupt is not enabled."/>
        <Enum name="1" start="0b1" description="The STALL interrupt is enabled."/>
      </BitField>
    </Register>
    <Register start="+0x88" size="1" name="USB0_ERRSTAT" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PIDERR"/>
      <BitField start="1" size="1" name="CRC5EOF"/>
      <BitField start="2" size="1" name="CRC16"/>
      <BitField start="3" size="1" name="DFN8"/>
      <BitField start="4" size="1" name="BTOERR"/>
      <BitField start="5" size="1" name="DMAERR"/>
      <BitField start="7" size="1" name="BTSERR"/>
    </Register>
    <Register start="+0x8C" size="1" name="USB0_ERREN" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PIDERREN">
        <Enum name="0" start="0b0" description="The PIDERR interrupt is not enabled."/>
        <Enum name="1" start="0b1" description="The PIDERR interrupt is enabled."/>
      </BitField>
      <BitField start="1" size="1" name="CRC5EOFEN">
        <Enum name="0" start="0b0" description="The CRC5/EOF interrupt is not enabled."/>
        <Enum name="1" start="0b1" description="The CRC5/EOF interrupt is enabled."/>
      </BitField>
      <BitField start="2" size="1" name="CRC16EN">
        <Enum name="0" start="0b0" description="The CRC16 interrupt is not enabled."/>
        <Enum name="1" start="0b1" description="The CRC16 interrupt is enabled."/>
      </BitField>
      <BitField start="3" size="1" name="DFN8EN">
        <Enum name="0" start="0b0" description="The DFN8 interrupt is not enabled."/>
        <Enum name="1" start="0b1" description="The DFN8 interrupt is enabled."/>
      </BitField>
      <BitField start="4" size="1" name="BTOERREN">
        <Enum name="0" start="0b0" description="The BTOERR interrupt is not enabled."/>
        <Enum name="1" start="0b1" description="The BTOERR interrupt is enabled."/>
      </BitField>
      <BitField start="5" size="1" name="DMAERREN">
        <Enum name="0" start="0b0" description="The DMAERR interrupt is not enabled."/>
        <Enum name="1" start="0b1" description="The DMAERR interrupt is enabled."/>
      </BitField>
      <BitField start="7" size="1" name="BTSERREN">
        <Enum name="0" start="0b0" description="The BTSERR interrupt is not enabled."/>
        <Enum name="1" start="0b1" description="The BTSERR interrupt is enabled."/>
      </BitField>
    </Register>
    <Register start="+0x90" size="1" name="USB0_STAT" access="ReadOnly" reset_value="0" reset_mask="0xFF">
      <BitField start="2" size="1" name="ODD"/>
      <BitField start="3" size="1" name="TX">
        <Enum name="0" start="0b0" description="The most recent transaction was a Receive operation."/>
        <Enum name="1" start="0b1" description="The most recent transaction was a Transmit operation."/>
      </BitField>
      <BitField start="4" size="4" name="ENDP"/>
    </Register>
    <Register start="+0x94" size="1" name="USB0_CTL" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="USBENSOFEN">
        <Enum name="0" start="0b0" description="The USB Module is disabled."/>
        <Enum name="1" start="0b1" description="The USB Module is enabled."/>
      </BitField>
      <BitField start="1" size="1" name="ODDRST"/>
      <BitField start="2" size="1" name="RESUME"/>
      <BitField start="3" size="1" name="HOSTMODEEN"/>
      <BitField start="4" size="1" name="RESET"/>
      <BitField start="5" size="1" name="TXSUSPENDTOKENBUSY"/>
      <BitField start="6" size="1" name="SE0"/>
      <BitField start="7" size="1" name="JSTATE"/>
    </Register>
    <Register start="+0x98" size="1" name="USB0_ADDR" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="7" name="ADDR"/>
      <BitField start="7" size="1" name="LSEN"/>
    </Register>
    <Register start="+0x9C" size="1" name="USB0_BDTPAGE1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="1" size="7" name="BDTBA"/>
    </Register>
    <Register start="+0xA0" size="1" name="USB0_FRMNUML" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="FRM"/>
    </Register>
    <Register start="+0xA4" size="1" name="USB0_FRMNUMH" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="FRM"/>
    </Register>
    <Register start="+0xA8" size="1" name="USB0_TOKEN" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="TOKENENDPT"/>
      <BitField start="4" size="4" name="TOKENPID">
        <Enum name="0001" start="0b0001" description="OUT Token. USB Module performs an OUT (TX) transaction."/>
        <Enum name="1001" start="0b1001" description="IN Token. USB Module performs an In (RX) transaction."/>
        <Enum name="1101" start="0b1101" description="SETUP Token. USB Module performs a SETUP (TX) transaction"/>
      </BitField>
    </Register>
    <Register start="+0xAC" size="1" name="USB0_SOFTHLD" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CNT"/>
    </Register>
    <Register start="+0xB0" size="1" name="USB0_BDTPAGE2" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="BDTBA"/>
    </Register>
    <Register start="+0xB4" size="1" name="USB0_BDTPAGE3" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="BDTBA"/>
    </Register>
    <Register start="+0xC0+0" size="1" name="USB0_ENDPT0" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EPHSHK"/>
      <BitField start="1" size="1" name="EPSTALL"/>
      <BitField start="2" size="1" name="EPTXEN"/>
      <BitField start="3" size="1" name="EPRXEN"/>
      <BitField start="4" size="1" name="EPCTLDIS"/>
      <BitField start="6" size="1" name="RETRYDIS"/>
      <BitField start="7" size="1" name="HOSTWOHUB"/>
    </Register>
    <Register start="+0xC0+4" size="1" name="USB0_ENDPT1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EPHSHK"/>
      <BitField start="1" size="1" name="EPSTALL"/>
      <BitField start="2" size="1" name="EPTXEN"/>
      <BitField start="3" size="1" name="EPRXEN"/>
      <BitField start="4" size="1" name="EPCTLDIS"/>
      <BitField start="6" size="1" name="RETRYDIS"/>
      <BitField start="7" size="1" name="HOSTWOHUB"/>
    </Register>
    <Register start="+0xC0+8" size="1" name="USB0_ENDPT2" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EPHSHK"/>
      <BitField start="1" size="1" name="EPSTALL"/>
      <BitField start="2" size="1" name="EPTXEN"/>
      <BitField start="3" size="1" name="EPRXEN"/>
      <BitField start="4" size="1" name="EPCTLDIS"/>
      <BitField start="6" size="1" name="RETRYDIS"/>
      <BitField start="7" size="1" name="HOSTWOHUB"/>
    </Register>
    <Register start="+0xC0+12" size="1" name="USB0_ENDPT3" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EPHSHK"/>
      <BitField start="1" size="1" name="EPSTALL"/>
      <BitField start="2" size="1" name="EPTXEN"/>
      <BitField start="3" size="1" name="EPRXEN"/>
      <BitField start="4" size="1" name="EPCTLDIS"/>
      <BitField start="6" size="1" name="RETRYDIS"/>
      <BitField start="7" size="1" name="HOSTWOHUB"/>
    </Register>
    <Register start="+0xC0+16" size="1" name="USB0_ENDPT4" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EPHSHK"/>
      <BitField start="1" size="1" name="EPSTALL"/>
      <BitField start="2" size="1" name="EPTXEN"/>
      <BitField start="3" size="1" name="EPRXEN"/>
      <BitField start="4" size="1" name="EPCTLDIS"/>
      <BitField start="6" size="1" name="RETRYDIS"/>
      <BitField start="7" size="1" name="HOSTWOHUB"/>
    </Register>
    <Register start="+0xC0+20" size="1" name="USB0_ENDPT5" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EPHSHK"/>
      <BitField start="1" size="1" name="EPSTALL"/>
      <BitField start="2" size="1" name="EPTXEN"/>
      <BitField start="3" size="1" name="EPRXEN"/>
      <BitField start="4" size="1" name="EPCTLDIS"/>
      <BitField start="6" size="1" name="RETRYDIS"/>
      <BitField start="7" size="1" name="HOSTWOHUB"/>
    </Register>
    <Register start="+0xC0+24" size="1" name="USB0_ENDPT6" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EPHSHK"/>
      <BitField start="1" size="1" name="EPSTALL"/>
      <BitField start="2" size="1" name="EPTXEN"/>
      <BitField start="3" size="1" name="EPRXEN"/>
      <BitField start="4" size="1" name="EPCTLDIS"/>
      <BitField start="6" size="1" name="RETRYDIS"/>
      <BitField start="7" size="1" name="HOSTWOHUB"/>
    </Register>
    <Register start="+0xC0+28" size="1" name="USB0_ENDPT7" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EPHSHK"/>
      <BitField start="1" size="1" name="EPSTALL"/>
      <BitField start="2" size="1" name="EPTXEN"/>
      <BitField start="3" size="1" name="EPRXEN"/>
      <BitField start="4" size="1" name="EPCTLDIS"/>
      <BitField start="6" size="1" name="RETRYDIS"/>
      <BitField start="7" size="1" name="HOSTWOHUB"/>
    </Register>
    <Register start="+0xC0+32" size="1" name="USB0_ENDPT8" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EPHSHK"/>
      <BitField start="1" size="1" name="EPSTALL"/>
      <BitField start="2" size="1" name="EPTXEN"/>
      <BitField start="3" size="1" name="EPRXEN"/>
      <BitField start="4" size="1" name="EPCTLDIS"/>
      <BitField start="6" size="1" name="RETRYDIS"/>
      <BitField start="7" size="1" name="HOSTWOHUB"/>
    </Register>
    <Register start="+0xC0+36" size="1" name="USB0_ENDPT9" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EPHSHK"/>
      <BitField start="1" size="1" name="EPSTALL"/>
      <BitField start="2" size="1" name="EPTXEN"/>
      <BitField start="3" size="1" name="EPRXEN"/>
      <BitField start="4" size="1" name="EPCTLDIS"/>
      <BitField start="6" size="1" name="RETRYDIS"/>
      <BitField start="7" size="1" name="HOSTWOHUB"/>
    </Register>
    <Register start="+0xC0+40" size="1" name="USB0_ENDPT10" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EPHSHK"/>
      <BitField start="1" size="1" name="EPSTALL"/>
      <BitField start="2" size="1" name="EPTXEN"/>
      <BitField start="3" size="1" name="EPRXEN"/>
      <BitField start="4" size="1" name="EPCTLDIS"/>
      <BitField start="6" size="1" name="RETRYDIS"/>
      <BitField start="7" size="1" name="HOSTWOHUB"/>
    </Register>
    <Register start="+0xC0+44" size="1" name="USB0_ENDPT11" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EPHSHK"/>
      <BitField start="1" size="1" name="EPSTALL"/>
      <BitField start="2" size="1" name="EPTXEN"/>
      <BitField start="3" size="1" name="EPRXEN"/>
      <BitField start="4" size="1" name="EPCTLDIS"/>
      <BitField start="6" size="1" name="RETRYDIS"/>
      <BitField start="7" size="1" name="HOSTWOHUB"/>
    </Register>
    <Register start="+0xC0+48" size="1" name="USB0_ENDPT12" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EPHSHK"/>
      <BitField start="1" size="1" name="EPSTALL"/>
      <BitField start="2" size="1" name="EPTXEN"/>
      <BitField start="3" size="1" name="EPRXEN"/>
      <BitField start="4" size="1" name="EPCTLDIS"/>
      <BitField start="6" size="1" name="RETRYDIS"/>
      <BitField start="7" size="1" name="HOSTWOHUB"/>
    </Register>
    <Register start="+0xC0+52" size="1" name="USB0_ENDPT13" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EPHSHK"/>
      <BitField start="1" size="1" name="EPSTALL"/>
      <BitField start="2" size="1" name="EPTXEN"/>
      <BitField start="3" size="1" name="EPRXEN"/>
      <BitField start="4" size="1" name="EPCTLDIS"/>
      <BitField start="6" size="1" name="RETRYDIS"/>
      <BitField start="7" size="1" name="HOSTWOHUB"/>
    </Register>
    <Register start="+0xC0+56" size="1" name="USB0_ENDPT14" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EPHSHK"/>
      <BitField start="1" size="1" name="EPSTALL"/>
      <BitField start="2" size="1" name="EPTXEN"/>
      <BitField start="3" size="1" name="EPRXEN"/>
      <BitField start="4" size="1" name="EPCTLDIS"/>
      <BitField start="6" size="1" name="RETRYDIS"/>
      <BitField start="7" size="1" name="HOSTWOHUB"/>
    </Register>
    <Register start="+0xC0+60" size="1" name="USB0_ENDPT15" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EPHSHK"/>
      <BitField start="1" size="1" name="EPSTALL"/>
      <BitField start="2" size="1" name="EPTXEN"/>
      <BitField start="3" size="1" name="EPRXEN"/>
      <BitField start="4" size="1" name="EPCTLDIS"/>
      <BitField start="6" size="1" name="RETRYDIS"/>
      <BitField start="7" size="1" name="HOSTWOHUB"/>
    </Register>
    <Register start="+0x100" size="1" name="USB0_USBCTRL" access="Read/Write" reset_value="0xC0" reset_mask="0xFF">
      <BitField start="6" size="1" name="PDE">
        <Enum name="0" start="0b0" description="Weak pulldowns are disabled on D+ and D-"/>
        <Enum name="1" start="0b1" description="Weak pulldowns are enabled on D+ and D-."/>
      </BitField>
      <BitField start="7" size="1" name="SUSP">
        <Enum name="0" start="0b0" description="USB transceiver is not in suspend state."/>
        <Enum name="1" start="0b1" description="USB transceiver is in suspend state."/>
      </BitField>
    </Register>
    <Register start="+0x104" size="1" name="USB0_OBSERVE" access="ReadOnly" reset_value="0x50" reset_mask="0xFF">
      <BitField start="4" size="1" name="DMPD">
        <Enum name="0" start="0b0" description="D- pulldown disabled."/>
        <Enum name="1" start="0b1" description="D- pulldown enabled."/>
      </BitField>
      <BitField start="6" size="1" name="DPPD">
        <Enum name="0" start="0b0" description="D+ pulldown disabled."/>
        <Enum name="1" start="0b1" description="D+ pulldown enabled."/>
      </BitField>
      <BitField start="7" size="1" name="DPPU">
        <Enum name="0" start="0b0" description="D+ pullup disabled."/>
        <Enum name="1" start="0b1" description="D+ pullup enabled."/>
      </BitField>
    </Register>
    <Register start="+0x108" size="1" name="USB0_CONTROL" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="4" size="1" name="DPPULLUPNONOTG">
        <Enum name="0" start="0b0" description="DP Pull up in non-OTG device mode is not enabled."/>
        <Enum name="1" start="0b1" description="DP Pull up in non-OTG device mode is enabled."/>
      </BitField>
    </Register>
    <Register start="+0x10C" size="1" name="USB0_USBTRC0" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="USB_RESUME_INT">
        <Enum name="0" start="0b0" description="No interrupt was generated."/>
        <Enum name="1" start="0b1" description="Interrupt was generated because of the USB asynchronous interrupt."/>
      </BitField>
      <BitField start="1" size="1" name="SYNC_DET">
        <Enum name="0" start="0b0" description="Synchronous interrupt has not been detected."/>
        <Enum name="1" start="0b1" description="Synchronous interrupt has been detected."/>
      </BitField>
      <BitField start="5" size="1" name="USBRESMEN">
        <Enum name="0" start="0b0" description="USB asynchronous wakeup from suspend mode disabled."/>
        <Enum name="1" start="0b1" description="USB asynchronous wakeup from suspend mode enabled. The asynchronous resume interrupt differs from the synchronous resume interrupt in that it asynchronously detects K-state using the unfiltered state of the D+ and D- pins. This interupt should only be enabled when the Transceiver is suspended."/>
      </BitField>
      <BitField start="7" size="1" name="USBRESET">
        <Enum name="0" start="0b0" description="Normal USB module operation."/>
        <Enum name="1" start="0b1" description="Returns the USB module to its reset state."/>
      </BitField>
    </Register>
    <Register start="+0x114" size="1" name="USB0_USBFRMADJUST" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="ADJ"/>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="CMP0" start="0x40073000">
    <Register start="+0" size="1" name="CMP0_CR0" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="HYSTCTR">
        <Enum name="00" start="0b00" description="Level 0"/>
        <Enum name="01" start="0b01" description="Level 1"/>
        <Enum name="10" start="0b10" description="Level 2"/>
        <Enum name="11" start="0b11" description="Level 3"/>
      </BitField>
      <BitField start="4" size="3" name="FILTER_CNT">
        <Enum name="000" start="0b000" description="Filter is disabled. If SE = 1, then COUT is a logic zero (this is not a legal state, and is not recommended). If SE = 0, COUT = COUTA."/>
        <Enum name="001" start="0b001" description="1 consecutive sample must agree (comparator output is simply sampled)."/>
        <Enum name="010" start="0b010" description="2 consecutive samples must agree."/>
        <Enum name="011" start="0b011" description="3 consecutive samples must agree."/>
        <Enum name="100" start="0b100" description="4 consecutive samples must agree."/>
        <Enum name="101" start="0b101" description="5 consecutive samples must agree."/>
        <Enum name="110" start="0b110" description="6 consecutive samples must agree."/>
        <Enum name="111" start="0b111" description="7 consecutive samples must agree."/>
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="CMP0_CR1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EN">
        <Enum name="0" start="0b0" description="Analog Comparator disabled."/>
        <Enum name="1" start="0b1" description="Analog Comparator enabled."/>
      </BitField>
      <BitField start="1" size="1" name="OPE">
        <Enum name="0" start="0b0" description="The comparator output (CMPO) is not available on the associated CMPO output pin."/>
        <Enum name="1" start="0b1" description="The comparator output (CMPO) is available on the associated CMPO output pin."/>
      </BitField>
      <BitField start="2" size="1" name="COS">
        <Enum name="0" start="0b0" description="Set CMPO to equal COUT (filtered comparator output)."/>
        <Enum name="1" start="0b1" description="Set CMPO to equal COUTA (unfiltered comparator output)."/>
      </BitField>
      <BitField start="3" size="1" name="INV">
        <Enum name="0" start="0b0" description="Does not invert the comparator output."/>
        <Enum name="1" start="0b1" description="Inverts the comparator output."/>
      </BitField>
      <BitField start="4" size="1" name="PMODE">
        <Enum name="0" start="0b0" description="Low Speed (LS) comparison mode selected. In this mode, CMP has slower output propagation delay and lower current consumption."/>
        <Enum name="1" start="0b1" description="High Speed (HS) comparison mode selected. In this mode, CMP has faster output propagation delay and higher current consumption."/>
      </BitField>
      <BitField start="6" size="1" name="WE">
        <Enum name="0" start="0b0" description="Windowing mode not selected."/>
        <Enum name="1" start="0b1" description="Windowing mode selected."/>
      </BitField>
      <BitField start="7" size="1" name="SE">
        <Enum name="0" start="0b0" description="Sampling mode not selected."/>
        <Enum name="1" start="0b1" description="Sampling mode selected."/>
      </BitField>
    </Register>
    <Register start="+0x2" size="1" name="CMP0_FPR" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="FILT_PER"/>
    </Register>
    <Register start="+0x3" size="1" name="CMP0_SCR" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="COUT"/>
      <BitField start="1" size="1" name="CFF">
        <Enum name="0" start="0b0" description="Falling edge on COUT has not been detected."/>
        <Enum name="1" start="0b1" description="Falling edge on COUT has occurred."/>
      </BitField>
      <BitField start="2" size="1" name="CFR">
        <Enum name="0" start="0b0" description="Rising edge on COUT has not been detected."/>
        <Enum name="1" start="0b1" description="Rising edge on COUT has occurred."/>
      </BitField>
      <BitField start="3" size="1" name="IEF">
        <Enum name="0" start="0b0" description="Interrupt disabled."/>
        <Enum name="1" start="0b1" description="Interrupt enabled."/>
      </BitField>
      <BitField start="4" size="1" name="IER">
        <Enum name="0" start="0b0" description="Interrupt disabled."/>
        <Enum name="1" start="0b1" description="Interrupt enabled."/>
      </BitField>
      <BitField start="6" size="1" name="DMAEN">
        <Enum name="0" start="0b0" description="DMA disabled."/>
        <Enum name="1" start="0b1" description="DMA enabled."/>
      </BitField>
    </Register>
    <Register start="+0x4" size="1" name="CMP0_DACCR" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="VOSEL"/>
      <BitField start="6" size="1" name="VRSEL">
        <Enum name="0" start="0b0" description="Vin1 is selected as resistor ladder network supply reference Vin."/>
        <Enum name="1" start="0b1" description="Vin2 is selected as resistor ladder network supply reference Vin."/>
      </BitField>
      <BitField start="7" size="1" name="DACEN">
        <Enum name="0" start="0b0" description="DAC is disabled."/>
        <Enum name="1" start="0b1" description="DAC is enabled."/>
      </BitField>
    </Register>
    <Register start="+0x5" size="1" name="CMP0_MUXCR" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="MSEL">
        <Enum name="000" start="0b000" description="IN0"/>
        <Enum name="001" start="0b001" description="IN1"/>
        <Enum name="010" start="0b010" description="IN2"/>
        <Enum name="011" start="0b011" description="IN3"/>
        <Enum name="100" start="0b100" description="IN4"/>
        <Enum name="101" start="0b101" description="IN5"/>
        <Enum name="110" start="0b110" description="IN6"/>
        <Enum name="111" start="0b111" description="IN7"/>
      </BitField>
      <BitField start="3" size="3" name="PSEL">
        <Enum name="000" start="0b000" description="IN0"/>
        <Enum name="001" start="0b001" description="IN1"/>
        <Enum name="010" start="0b010" description="IN2"/>
        <Enum name="011" start="0b011" description="IN3"/>
        <Enum name="100" start="0b100" description="IN4"/>
        <Enum name="101" start="0b101" description="IN5"/>
        <Enum name="110" start="0b110" description="IN6"/>
        <Enum name="111" start="0b111" description="IN7"/>
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="CMP1" start="0x40073008">
    <Register start="+0" size="1" name="CMP1_CR0" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="HYSTCTR">
        <Enum name="00" start="0b00" description="Level 0"/>
        <Enum name="01" start="0b01" description="Level 1"/>
        <Enum name="10" start="0b10" description="Level 2"/>
        <Enum name="11" start="0b11" description="Level 3"/>
      </BitField>
      <BitField start="4" size="3" name="FILTER_CNT">
        <Enum name="000" start="0b000" description="Filter is disabled. If SE = 1, then COUT is a logic zero (this is not a legal state, and is not recommended). If SE = 0, COUT = COUTA."/>
        <Enum name="001" start="0b001" description="1 consecutive sample must agree (comparator output is simply sampled)."/>
        <Enum name="010" start="0b010" description="2 consecutive samples must agree."/>
        <Enum name="011" start="0b011" description="3 consecutive samples must agree."/>
        <Enum name="100" start="0b100" description="4 consecutive samples must agree."/>
        <Enum name="101" start="0b101" description="5 consecutive samples must agree."/>
        <Enum name="110" start="0b110" description="6 consecutive samples must agree."/>
        <Enum name="111" start="0b111" description="7 consecutive samples must agree."/>
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="CMP1_CR1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EN">
        <Enum name="0" start="0b0" description="Analog Comparator disabled."/>
        <Enum name="1" start="0b1" description="Analog Comparator enabled."/>
      </BitField>
      <BitField start="1" size="1" name="OPE">
        <Enum name="0" start="0b0" description="The comparator output (CMPO) is not available on the associated CMPO output pin."/>
        <Enum name="1" start="0b1" description="The comparator output (CMPO) is available on the associated CMPO output pin."/>
      </BitField>
      <BitField start="2" size="1" name="COS">
        <Enum name="0" start="0b0" description="Set CMPO to equal COUT (filtered comparator output)."/>
        <Enum name="1" start="0b1" description="Set CMPO to equal COUTA (unfiltered comparator output)."/>
      </BitField>
      <BitField start="3" size="1" name="INV">
        <Enum name="0" start="0b0" description="Does not invert the comparator output."/>
        <Enum name="1" start="0b1" description="Inverts the comparator output."/>
      </BitField>
      <BitField start="4" size="1" name="PMODE">
        <Enum name="0" start="0b0" description="Low Speed (LS) comparison mode selected. In this mode, CMP has slower output propagation delay and lower current consumption."/>
        <Enum name="1" start="0b1" description="High Speed (HS) comparison mode selected. In this mode, CMP has faster output propagation delay and higher current consumption."/>
      </BitField>
      <BitField start="6" size="1" name="WE">
        <Enum name="0" start="0b0" description="Windowing mode not selected."/>
        <Enum name="1" start="0b1" description="Windowing mode selected."/>
      </BitField>
      <BitField start="7" size="1" name="SE">
        <Enum name="0" start="0b0" description="Sampling mode not selected."/>
        <Enum name="1" start="0b1" description="Sampling mode selected."/>
      </BitField>
    </Register>
    <Register start="+0x2" size="1" name="CMP1_FPR" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="FILT_PER"/>
    </Register>
    <Register start="+0x3" size="1" name="CMP1_SCR" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="COUT"/>
      <BitField start="1" size="1" name="CFF">
        <Enum name="0" start="0b0" description="Falling edge on COUT has not been detected."/>
        <Enum name="1" start="0b1" description="Falling edge on COUT has occurred."/>
      </BitField>
      <BitField start="2" size="1" name="CFR">
        <Enum name="0" start="0b0" description="Rising edge on COUT has not been detected."/>
        <Enum name="1" start="0b1" description="Rising edge on COUT has occurred."/>
      </BitField>
      <BitField start="3" size="1" name="IEF">
        <Enum name="0" start="0b0" description="Interrupt disabled."/>
        <Enum name="1" start="0b1" description="Interrupt enabled."/>
      </BitField>
      <BitField start="4" size="1" name="IER">
        <Enum name="0" start="0b0" description="Interrupt disabled."/>
        <Enum name="1" start="0b1" description="Interrupt enabled."/>
      </BitField>
      <BitField start="6" size="1" name="DMAEN">
        <Enum name="0" start="0b0" description="DMA disabled."/>
        <Enum name="1" start="0b1" description="DMA enabled."/>
      </BitField>
    </Register>
    <Register start="+0x4" size="1" name="CMP1_DACCR" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="VOSEL"/>
      <BitField start="6" size="1" name="VRSEL">
        <Enum name="0" start="0b0" description="Vin1 is selected as resistor ladder network supply reference Vin."/>
        <Enum name="1" start="0b1" description="Vin2 is selected as resistor ladder network supply reference Vin."/>
      </BitField>
      <BitField start="7" size="1" name="DACEN">
        <Enum name="0" start="0b0" description="DAC is disabled."/>
        <Enum name="1" start="0b1" description="DAC is enabled."/>
      </BitField>
    </Register>
    <Register start="+0x5" size="1" name="CMP1_MUXCR" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="MSEL">
        <Enum name="000" start="0b000" description="IN0"/>
        <Enum name="001" start="0b001" description="IN1"/>
        <Enum name="010" start="0b010" description="IN2"/>
        <Enum name="011" start="0b011" description="IN3"/>
        <Enum name="100" start="0b100" description="IN4"/>
        <Enum name="101" start="0b101" description="IN5"/>
        <Enum name="110" start="0b110" description="IN6"/>
        <Enum name="111" start="0b111" description="IN7"/>
      </BitField>
      <BitField start="3" size="3" name="PSEL">
        <Enum name="000" start="0b000" description="IN0"/>
        <Enum name="001" start="0b001" description="IN1"/>
        <Enum name="010" start="0b010" description="IN2"/>
        <Enum name="011" start="0b011" description="IN3"/>
        <Enum name="100" start="0b100" description="IN4"/>
        <Enum name="101" start="0b101" description="IN5"/>
        <Enum name="110" start="0b110" description="IN6"/>
        <Enum name="111" start="0b111" description="IN7"/>
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="CMP2" start="0x40073010">
    <Register start="+0" size="1" name="CMP2_CR0" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="HYSTCTR">
        <Enum name="00" start="0b00" description="Level 0"/>
        <Enum name="01" start="0b01" description="Level 1"/>
        <Enum name="10" start="0b10" description="Level 2"/>
        <Enum name="11" start="0b11" description="Level 3"/>
      </BitField>
      <BitField start="4" size="3" name="FILTER_CNT">
        <Enum name="000" start="0b000" description="Filter is disabled. If SE = 1, then COUT is a logic zero (this is not a legal state, and is not recommended). If SE = 0, COUT = COUTA."/>
        <Enum name="001" start="0b001" description="1 consecutive sample must agree (comparator output is simply sampled)."/>
        <Enum name="010" start="0b010" description="2 consecutive samples must agree."/>
        <Enum name="011" start="0b011" description="3 consecutive samples must agree."/>
        <Enum name="100" start="0b100" description="4 consecutive samples must agree."/>
        <Enum name="101" start="0b101" description="5 consecutive samples must agree."/>
        <Enum name="110" start="0b110" description="6 consecutive samples must agree."/>
        <Enum name="111" start="0b111" description="7 consecutive samples must agree."/>
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="CMP2_CR1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EN">
        <Enum name="0" start="0b0" description="Analog Comparator disabled."/>
        <Enum name="1" start="0b1" description="Analog Comparator enabled."/>
      </BitField>
      <BitField start="1" size="1" name="OPE">
        <Enum name="0" start="0b0" description="The comparator output (CMPO) is not available on the associated CMPO output pin."/>
        <Enum name="1" start="0b1" description="The comparator output (CMPO) is available on the associated CMPO output pin."/>
      </BitField>
      <BitField start="2" size="1" name="COS">
        <Enum name="0" start="0b0" description="Set CMPO to equal COUT (filtered comparator output)."/>
        <Enum name="1" start="0b1" description="Set CMPO to equal COUTA (unfiltered comparator output)."/>
      </BitField>
      <BitField start="3" size="1" name="INV">
        <Enum name="0" start="0b0" description="Does not invert the comparator output."/>
        <Enum name="1" start="0b1" description="Inverts the comparator output."/>
      </BitField>
      <BitField start="4" size="1" name="PMODE">
        <Enum name="0" start="0b0" description="Low Speed (LS) comparison mode selected. In this mode, CMP has slower output propagation delay and lower current consumption."/>
        <Enum name="1" start="0b1" description="High Speed (HS) comparison mode selected. In this mode, CMP has faster output propagation delay and higher current consumption."/>
      </BitField>
      <BitField start="6" size="1" name="WE">
        <Enum name="0" start="0b0" description="Windowing mode not selected."/>
        <Enum name="1" start="0b1" description="Windowing mode selected."/>
      </BitField>
      <BitField start="7" size="1" name="SE">
        <Enum name="0" start="0b0" description="Sampling mode not selected."/>
        <Enum name="1" start="0b1" description="Sampling mode selected."/>
      </BitField>
    </Register>
    <Register start="+0x2" size="1" name="CMP2_FPR" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="FILT_PER"/>
    </Register>
    <Register start="+0x3" size="1" name="CMP2_SCR" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="COUT"/>
      <BitField start="1" size="1" name="CFF">
        <Enum name="0" start="0b0" description="Falling edge on COUT has not been detected."/>
        <Enum name="1" start="0b1" description="Falling edge on COUT has occurred."/>
      </BitField>
      <BitField start="2" size="1" name="CFR">
        <Enum name="0" start="0b0" description="Rising edge on COUT has not been detected."/>
        <Enum name="1" start="0b1" description="Rising edge on COUT has occurred."/>
      </BitField>
      <BitField start="3" size="1" name="IEF">
        <Enum name="0" start="0b0" description="Interrupt disabled."/>
        <Enum name="1" start="0b1" description="Interrupt enabled."/>
      </BitField>
      <BitField start="4" size="1" name="IER">
        <Enum name="0" start="0b0" description="Interrupt disabled."/>
        <Enum name="1" start="0b1" description="Interrupt enabled."/>
      </BitField>
      <BitField start="6" size="1" name="DMAEN">
        <Enum name="0" start="0b0" description="DMA disabled."/>
        <Enum name="1" start="0b1" description="DMA enabled."/>
      </BitField>
    </Register>
    <Register start="+0x4" size="1" name="CMP2_DACCR" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="VOSEL"/>
      <BitField start="6" size="1" name="VRSEL">
        <Enum name="0" start="0b0" description="Vin1 is selected as resistor ladder network supply reference Vin."/>
        <Enum name="1" start="0b1" description="Vin2 is selected as resistor ladder network supply reference Vin."/>
      </BitField>
      <BitField start="7" size="1" name="DACEN">
        <Enum name="0" start="0b0" description="DAC is disabled."/>
        <Enum name="1" start="0b1" description="DAC is enabled."/>
      </BitField>
    </Register>
    <Register start="+0x5" size="1" name="CMP2_MUXCR" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="MSEL">
        <Enum name="000" start="0b000" description="IN0"/>
        <Enum name="001" start="0b001" description="IN1"/>
        <Enum name="010" start="0b010" description="IN2"/>
        <Enum name="011" start="0b011" description="IN3"/>
        <Enum name="100" start="0b100" description="IN4"/>
        <Enum name="101" start="0b101" description="IN5"/>
        <Enum name="110" start="0b110" description="IN6"/>
        <Enum name="111" start="0b111" description="IN7"/>
      </BitField>
      <BitField start="3" size="3" name="PSEL">
        <Enum name="000" start="0b000" description="IN0"/>
        <Enum name="001" start="0b001" description="IN1"/>
        <Enum name="010" start="0b010" description="IN2"/>
        <Enum name="011" start="0b011" description="IN3"/>
        <Enum name="100" start="0b100" description="IN4"/>
        <Enum name="101" start="0b101" description="IN5"/>
        <Enum name="110" start="0b110" description="IN6"/>
        <Enum name="111" start="0b111" description="IN7"/>
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="CMP3" start="0x40073018">
    <Register start="+0" size="1" name="CMP3_CR0" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="HYSTCTR">
        <Enum name="00" start="0b00" description="Level 0"/>
        <Enum name="01" start="0b01" description="Level 1"/>
        <Enum name="10" start="0b10" description="Level 2"/>
        <Enum name="11" start="0b11" description="Level 3"/>
      </BitField>
      <BitField start="4" size="3" name="FILTER_CNT">
        <Enum name="000" start="0b000" description="Filter is disabled. If SE = 1, then COUT is a logic zero (this is not a legal state, and is not recommended). If SE = 0, COUT = COUTA."/>
        <Enum name="001" start="0b001" description="1 consecutive sample must agree (comparator output is simply sampled)."/>
        <Enum name="010" start="0b010" description="2 consecutive samples must agree."/>
        <Enum name="011" start="0b011" description="3 consecutive samples must agree."/>
        <Enum name="100" start="0b100" description="4 consecutive samples must agree."/>
        <Enum name="101" start="0b101" description="5 consecutive samples must agree."/>
        <Enum name="110" start="0b110" description="6 consecutive samples must agree."/>
        <Enum name="111" start="0b111" description="7 consecutive samples must agree."/>
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="CMP3_CR1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EN">
        <Enum name="0" start="0b0" description="Analog Comparator disabled."/>
        <Enum name="1" start="0b1" description="Analog Comparator enabled."/>
      </BitField>
      <BitField start="1" size="1" name="OPE">
        <Enum name="0" start="0b0" description="The comparator output (CMPO) is not available on the associated CMPO output pin."/>
        <Enum name="1" start="0b1" description="The comparator output (CMPO) is available on the associated CMPO output pin."/>
      </BitField>
      <BitField start="2" size="1" name="COS">
        <Enum name="0" start="0b0" description="Set CMPO to equal COUT (filtered comparator output)."/>
        <Enum name="1" start="0b1" description="Set CMPO to equal COUTA (unfiltered comparator output)."/>
      </BitField>
      <BitField start="3" size="1" name="INV">
        <Enum name="0" start="0b0" description="Does not invert the comparator output."/>
        <Enum name="1" start="0b1" description="Inverts the comparator output."/>
      </BitField>
      <BitField start="4" size="1" name="PMODE">
        <Enum name="0" start="0b0" description="Low Speed (LS) comparison mode selected. In this mode, CMP has slower output propagation delay and lower current consumption."/>
        <Enum name="1" start="0b1" description="High Speed (HS) comparison mode selected. In this mode, CMP has faster output propagation delay and higher current consumption."/>
      </BitField>
      <BitField start="6" size="1" name="WE">
        <Enum name="0" start="0b0" description="Windowing mode not selected."/>
        <Enum name="1" start="0b1" description="Windowing mode selected."/>
      </BitField>
      <BitField start="7" size="1" name="SE">
        <Enum name="0" start="0b0" description="Sampling mode not selected."/>
        <Enum name="1" start="0b1" description="Sampling mode selected."/>
      </BitField>
    </Register>
    <Register start="+0x2" size="1" name="CMP3_FPR" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="FILT_PER"/>
    </Register>
    <Register start="+0x3" size="1" name="CMP3_SCR" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="COUT"/>
      <BitField start="1" size="1" name="CFF">
        <Enum name="0" start="0b0" description="Falling edge on COUT has not been detected."/>
        <Enum name="1" start="0b1" description="Falling edge on COUT has occurred."/>
      </BitField>
      <BitField start="2" size="1" name="CFR">
        <Enum name="0" start="0b0" description="Rising edge on COUT has not been detected."/>
        <Enum name="1" start="0b1" description="Rising edge on COUT has occurred."/>
      </BitField>
      <BitField start="3" size="1" name="IEF">
        <Enum name="0" start="0b0" description="Interrupt disabled."/>
        <Enum name="1" start="0b1" description="Interrupt enabled."/>
      </BitField>
      <BitField start="4" size="1" name="IER">
        <Enum name="0" start="0b0" description="Interrupt disabled."/>
        <Enum name="1" start="0b1" description="Interrupt enabled."/>
      </BitField>
      <BitField start="6" size="1" name="DMAEN">
        <Enum name="0" start="0b0" description="DMA disabled."/>
        <Enum name="1" start="0b1" description="DMA enabled."/>
      </BitField>
    </Register>
    <Register start="+0x4" size="1" name="CMP3_DACCR" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="VOSEL"/>
      <BitField start="6" size="1" name="VRSEL">
        <Enum name="0" start="0b0" description="Vin1 is selected as resistor ladder network supply reference Vin."/>
        <Enum name="1" start="0b1" description="Vin2 is selected as resistor ladder network supply reference Vin."/>
      </BitField>
      <BitField start="7" size="1" name="DACEN">
        <Enum name="0" start="0b0" description="DAC is disabled."/>
        <Enum name="1" start="0b1" description="DAC is enabled."/>
      </BitField>
    </Register>
    <Register start="+0x5" size="1" name="CMP3_MUXCR" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="MSEL">
        <Enum name="000" start="0b000" description="IN0"/>
        <Enum name="001" start="0b001" description="IN1"/>
        <Enum name="010" start="0b010" description="IN2"/>
        <Enum name="011" start="0b011" description="IN3"/>
        <Enum name="100" start="0b100" description="IN4"/>
        <Enum name="101" start="0b101" description="IN5"/>
        <Enum name="110" start="0b110" description="IN6"/>
        <Enum name="111" start="0b111" description="IN7"/>
      </BitField>
      <BitField start="3" size="3" name="PSEL">
        <Enum name="000" start="0b000" description="IN0"/>
        <Enum name="001" start="0b001" description="IN1"/>
        <Enum name="010" start="0b010" description="IN2"/>
        <Enum name="011" start="0b011" description="IN3"/>
        <Enum name="100" start="0b100" description="IN4"/>
        <Enum name="101" start="0b101" description="IN5"/>
        <Enum name="110" start="0b110" description="IN6"/>
        <Enum name="111" start="0b111" description="IN7"/>
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="VREF" start="0x40074000">
    <Register start="+0" size="1" name="VREF_TRM" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="6" name="TRIM">
        <Enum name="000000" start="0b000000" description="Min"/>
        <Enum name="111111" start="0b111111" description="Max"/>
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="VREF_SC" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="MODE_LV">
        <Enum name="00" start="0b00" description="Bandgap on only, for stabilization and startup"/>
        <Enum name="01" start="0b01" description="Reserved"/>
        <Enum name="10" start="0b10" description="Tight-regulation buffer enabled"/>
        <Enum name="11" start="0b11" description="Reserved"/>
      </BitField>
      <BitField start="2" size="1" name="VREFST">
        <Enum name="0" start="0b0" description="The bandgap is disabled or not ready."/>
        <Enum name="1" start="0b1" description="The bandgap is ready."/>
      </BitField>
      <BitField start="6" size="1" name="REGEN">
        <Enum name="0" start="0b0" description="Internal 1.75 V regulator is disabled."/>
        <Enum name="1" start="0b1" description="Internal 1.75 V regulator is enabled."/>
      </BitField>
      <BitField start="7" size="1" name="VREFEN">
        <Enum name="0" start="0b0" description="The module is disabled."/>
        <Enum name="1" start="0b1" description="The module is enabled."/>
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LLWU" start="0x4007C000">
    <Register start="+0" size="1" name="LLWU_PE1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="WUPE0">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input"/>
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection"/>
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection"/>
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection"/>
      </BitField>
      <BitField start="2" size="2" name="WUPE1">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input"/>
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection"/>
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection"/>
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection"/>
      </BitField>
      <BitField start="4" size="2" name="WUPE2">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input"/>
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection"/>
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection"/>
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection"/>
      </BitField>
      <BitField start="6" size="2" name="WUPE3">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input"/>
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection"/>
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection"/>
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection"/>
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="LLWU_PE2" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="WUPE4">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input"/>
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection"/>
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection"/>
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection"/>
      </BitField>
      <BitField start="2" size="2" name="WUPE5">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input"/>
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection"/>
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection"/>
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection"/>
      </BitField>
      <BitField start="4" size="2" name="WUPE6">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input"/>
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection"/>
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection"/>
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection"/>
      </BitField>
      <BitField start="6" size="2" name="WUPE7">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input"/>
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection"/>
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection"/>
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection"/>
      </BitField>
    </Register>
    <Register start="+0x2" size="1" name="LLWU_PE3" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="WUPE8">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input"/>
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection"/>
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection"/>
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection"/>
      </BitField>
      <BitField start="2" size="2" name="WUPE9">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input"/>
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection"/>
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection"/>
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection"/>
      </BitField>
      <BitField start="4" size="2" name="WUPE10">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input"/>
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection"/>
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection"/>
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection"/>
      </BitField>
      <BitField start="6" size="2" name="WUPE11">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input"/>
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection"/>
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection"/>
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection"/>
      </BitField>
    </Register>
    <Register start="+0x3" size="1" name="LLWU_PE4" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="WUPE12">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input"/>
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection"/>
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection"/>
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection"/>
      </BitField>
      <BitField start="2" size="2" name="WUPE13">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input"/>
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection"/>
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection"/>
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection"/>
      </BitField>
      <BitField start="4" size="2" name="WUPE14">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input"/>
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection"/>
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection"/>
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection"/>
      </BitField>
      <BitField start="6" size="2" name="WUPE15">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input"/>
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection"/>
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection"/>
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection"/>
      </BitField>
    </Register>
    <Register start="+0x4" size="1" name="LLWU_ME" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="WUME0">
        <Enum name="0" start="0b0" description="Internal module flag not used as wakeup source"/>
        <Enum name="1" start="0b1" description="Internal module flag used as wakeup source"/>
      </BitField>
      <BitField start="1" size="1" name="WUME1">
        <Enum name="0" start="0b0" description="Internal module flag not used as wakeup source"/>
        <Enum name="1" start="0b1" description="Internal module flag used as wakeup source"/>
      </BitField>
      <BitField start="2" size="1" name="WUME2">
        <Enum name="0" start="0b0" description="Internal module flag not used as wakeup source"/>
        <Enum name="1" start="0b1" description="Internal module flag used as wakeup source"/>
      </BitField>
      <BitField start="3" size="1" name="WUME3">
        <Enum name="0" start="0b0" description="Internal module flag not used as wakeup source"/>
        <Enum name="1" start="0b1" description="Internal module flag used as wakeup source"/>
      </BitField>
      <BitField start="4" size="1" name="WUME4">
        <Enum name="0" start="0b0" description="Internal module flag not used as wakeup source"/>
        <Enum name="1" start="0b1" description="Internal module flag used as wakeup source"/>
      </BitField>
      <BitField start="5" size="1" name="WUME5">
        <Enum name="0" start="0b0" description="Internal module flag not used as wakeup source"/>
        <Enum name="1" start="0b1" description="Internal module flag used as wakeup source"/>
      </BitField>
      <BitField start="6" size="1" name="WUME6">
        <Enum name="0" start="0b0" description="Internal module flag not used as wakeup source"/>
        <Enum name="1" start="0b1" description="Internal module flag used as wakeup source"/>
      </BitField>
      <BitField start="7" size="1" name="WUME7">
        <Enum name="0" start="0b0" description="Internal module flag not used as wakeup source"/>
        <Enum name="1" start="0b1" description="Internal module flag used as wakeup source"/>
      </BitField>
    </Register>
    <Register start="+0x5" size="1" name="LLWU_F1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="WUF0">
        <Enum name="0" start="0b0" description="LLWU_P0 input was not a wakeup source"/>
        <Enum name="1" start="0b1" description="LLWU_P0 input was a wakeup source"/>
      </BitField>
      <BitField start="1" size="1" name="WUF1">
        <Enum name="0" start="0b0" description="LLWU_P1 input was not a wakeup source"/>
        <Enum name="1" start="0b1" description="LLWU_P1 input was a wakeup source"/>
      </BitField>
      <BitField start="2" size="1" name="WUF2">
        <Enum name="0" start="0b0" description="LLWU_P2 input was not a wakeup source"/>
        <Enum name="1" start="0b1" description="LLWU_P2 input was a wakeup source"/>
      </BitField>
      <BitField start="3" size="1" name="WUF3">
        <Enum name="0" start="0b0" description="LLWU_P3 input was not a wakeup source"/>
        <Enum name="1" start="0b1" description="LLWU_P3 input was a wakeup source"/>
      </BitField>
      <BitField start="4" size="1" name="WUF4">
        <Enum name="0" start="0b0" description="LLWU_P4 input was not a wakeup source"/>
        <Enum name="1" start="0b1" description="LLWU_P4 input was a wakeup source"/>
      </BitField>
      <BitField start="5" size="1" name="WUF5">
        <Enum name="0" start="0b0" description="LLWU_P5 input was not a wakeup source"/>
        <Enum name="1" start="0b1" description="LLWU_P5 input was a wakeup source"/>
      </BitField>
      <BitField start="6" size="1" name="WUF6">
        <Enum name="0" start="0b0" description="LLWU_P6 input was not a wakeup source"/>
        <Enum name="1" start="0b1" description="LLWU_P6 input was a wakeup source"/>
      </BitField>
      <BitField start="7" size="1" name="WUF7">
        <Enum name="0" start="0b0" description="LLWU_P7 input was not a wakeup source"/>
        <Enum name="1" start="0b1" description="LLWU_P7 input was a wakeup source"/>
      </BitField>
    </Register>
    <Register start="+0x6" size="1" name="LLWU_F2" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="WUF8">
        <Enum name="0" start="0b0" description="LLWU_P8 input was not a wakeup source"/>
        <Enum name="1" start="0b1" description="LLWU_P8 input was a wakeup source"/>
      </BitField>
      <BitField start="1" size="1" name="WUF9">
        <Enum name="0" start="0b0" description="LLWU_P9 input was not a wakeup source"/>
        <Enum name="1" start="0b1" description="LLWU_P9 input was a wakeup source"/>
      </BitField>
      <BitField start="2" size="1" name="WUF10">
        <Enum name="0" start="0b0" description="LLWU_P10 input was not a wakeup source"/>
        <Enum name="1" start="0b1" description="LLWU_P10 input was a wakeup source"/>
      </BitField>
      <BitField start="3" size="1" name="WUF11">
        <Enum name="0" start="0b0" description="LLWU_P11 input was not a wakeup source"/>
        <Enum name="1" start="0b1" description="LLWU_P11 input was a wakeup source"/>
      </BitField>
      <BitField start="4" size="1" name="WUF12">
        <Enum name="0" start="0b0" description="LLWU_P12 input was not a wakeup source"/>
        <Enum name="1" start="0b1" description="LLWU_P12 input was a wakeup source"/>
      </BitField>
      <BitField start="5" size="1" name="WUF13">
        <Enum name="0" start="0b0" description="LLWU_P13 input was not a wakeup source"/>
        <Enum name="1" start="0b1" description="LLWU_P13 input was a wakeup source"/>
      </BitField>
      <BitField start="6" size="1" name="WUF14">
        <Enum name="0" start="0b0" description="LLWU_P14 input was not a wakeup source"/>
        <Enum name="1" start="0b1" description="LLWU_P14 input was a wakeup source"/>
      </BitField>
      <BitField start="7" size="1" name="WUF15">
        <Enum name="0" start="0b0" description="LLWU_P15 input was not a wakeup source"/>
        <Enum name="1" start="0b1" description="LLWU_P15 input was a wakeup source"/>
      </BitField>
    </Register>
    <Register start="+0x7" size="1" name="LLWU_F3" access="ReadOnly" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="MWUF0">
        <Enum name="0" start="0b0" description="Module 0 input was not a wakeup source"/>
        <Enum name="1" start="0b1" description="Module 0 input was a wakeup source"/>
      </BitField>
      <BitField start="1" size="1" name="MWUF1">
        <Enum name="0" start="0b0" description="Module 1 input was not a wakeup source"/>
        <Enum name="1" start="0b1" description="Module 1 input was a wakeup source"/>
      </BitField>
      <BitField start="2" size="1" name="MWUF2">
        <Enum name="0" start="0b0" description="Module 2 input was not a wakeup source"/>
        <Enum name="1" start="0b1" description="Module 2 input was a wakeup source"/>
      </BitField>
      <BitField start="3" size="1" name="MWUF3">
        <Enum name="0" start="0b0" description="Module 3 input was not a wakeup source"/>
        <Enum name="1" start="0b1" description="Module 3 input was a wakeup source"/>
      </BitField>
      <BitField start="4" size="1" name="MWUF4">
        <Enum name="0" start="0b0" description="Module 4 input was not a wakeup source"/>
        <Enum name="1" start="0b1" description="Module 4 input was a wakeup source"/>
      </BitField>
      <BitField start="5" size="1" name="MWUF5">
        <Enum name="0" start="0b0" description="Module 5 input was not a wakeup source"/>
        <Enum name="1" start="0b1" description="Module 5 input was a wakeup source"/>
      </BitField>
      <BitField start="6" size="1" name="MWUF6">
        <Enum name="0" start="0b0" description="Module 6 input was not a wakeup source"/>
        <Enum name="1" start="0b1" description="Module 6 input was a wakeup source"/>
      </BitField>
      <BitField start="7" size="1" name="MWUF7">
        <Enum name="0" start="0b0" description="Module 7 input was not a wakeup source"/>
        <Enum name="1" start="0b1" description="Module 7 input was a wakeup source"/>
      </BitField>
    </Register>
    <Register start="+0x8" size="1" name="LLWU_FILT1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="FILTSEL">
        <Enum name="0000" start="0b0000" description="Select LLWU_P0 for filter"/>
        <Enum name="1111" start="0b1111" description="Select LLWU_P15 for filter"/>
      </BitField>
      <BitField start="5" size="2" name="FILTE">
        <Enum name="00" start="0b00" description="Filter disabled"/>
        <Enum name="01" start="0b01" description="Filter posedge detect enabled"/>
        <Enum name="10" start="0b10" description="Filter negedge detect enabled"/>
        <Enum name="11" start="0b11" description="Filter any edge detect enabled"/>
      </BitField>
      <BitField start="7" size="1" name="FILTF">
        <Enum name="0" start="0b0" description="Pin Filter 1 was not a wakeup source"/>
        <Enum name="1" start="0b1" description="Pin Filter 1 was a wakeup source"/>
      </BitField>
    </Register>
    <Register start="+0x9" size="1" name="LLWU_FILT2" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="FILTSEL">
        <Enum name="0000" start="0b0000" description="Select LLWU_P0 for filter"/>
        <Enum name="1111" start="0b1111" description="Select LLWU_P15 for filter"/>
      </BitField>
      <BitField start="5" size="2" name="FILTE">
        <Enum name="00" start="0b00" description="Filter disabled"/>
        <Enum name="01" start="0b01" description="Filter posedge detect enabled"/>
        <Enum name="10" start="0b10" description="Filter negedge detect enabled"/>
        <Enum name="11" start="0b11" description="Filter any edge detect enabled"/>
      </BitField>
      <BitField start="7" size="1" name="FILTF">
        <Enum name="0" start="0b0" description="Pin Filter 2 was not a wakeup source"/>
        <Enum name="1" start="0b1" description="Pin Filter 2 was a wakeup source"/>
      </BitField>
    </Register>
    <Register start="+0xA" size="1" name="LLWU_RST" access="Read/Write" reset_value="0x2" reset_mask="0xFF">
      <BitField start="0" size="1" name="RSTFILT">
        <Enum name="0" start="0b0" description="Filter not enabled"/>
        <Enum name="1" start="0b1" description="Filter enabled"/>
      </BitField>
      <BitField start="1" size="1" name="LLRSTE">
        <Enum name="0" start="0b0" description="RESET pin not enabled as a leakage mode exit source"/>
        <Enum name="1" start="0b1" description="RESET pin enabled as a low leakage mode exit source"/>
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PMC" start="0x4007D000">
    <Register start="+0" size="1" name="PMC_LVDSC1" access="Read/Write" reset_value="0x10" reset_mask="0xFF">
      <BitField start="0" size="2" name="LVDV">
        <Enum name="00" start="0b00" description="Low trip point selected (V LVD = V LVDL )"/>
        <Enum name="01" start="0b01" description="High trip point selected (V LVD = V LVDH )"/>
        <Enum name="10" start="0b10" description="Reserved"/>
        <Enum name="11" start="0b11" description="Reserved"/>
      </BitField>
      <BitField start="4" size="1" name="LVDRE">
        <Enum name="0" start="0b0" description="LVDF does not generate hardware resets"/>
        <Enum name="1" start="0b1" description="Force an MCU reset when LVDF = 1"/>
      </BitField>
      <BitField start="5" size="1" name="LVDIE">
        <Enum name="0" start="0b0" description="Hardware interrupt disabled (use polling)"/>
        <Enum name="1" start="0b1" description="Request a hardware interrupt when LVDF = 1."/>
      </BitField>
      <BitField start="6" size="1" name="LVDACK"/>
      <BitField start="7" size="1" name="LVDF">
        <Enum name="0" start="0b0" description="Low-voltage event not detected"/>
        <Enum name="1" start="0b1" description="Low-voltage event detected"/>
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="PMC_LVDSC2" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="LVWV">
        <Enum name="00" start="0b00" description="Low trip point selected (V LVW = V LVW1 )"/>
        <Enum name="01" start="0b01" description="Mid 1 trip point selected (V LVW = V LVW2 )"/>
        <Enum name="10" start="0b10" description="Mid 2 trip point selected (V LVW = V LVW3 )"/>
        <Enum name="11" start="0b11" description="High trip point selected (V LVW = V LVW4 )"/>
      </BitField>
      <BitField start="5" size="1" name="LVWIE">
        <Enum name="0" start="0b0" description="Hardware interrupt disabled (use polling)"/>
        <Enum name="1" start="0b1" description="Request a hardware interrupt when LVWF = 1."/>
      </BitField>
      <BitField start="6" size="1" name="LVWACK"/>
      <BitField start="7" size="1" name="LVWF">
        <Enum name="0" start="0b0" description="Low-voltage warning event not detected"/>
        <Enum name="1" start="0b1" description="Low-voltage warning event detected"/>
      </BitField>
    </Register>
    <Register start="+0x2" size="1" name="PMC_REGSC" access="Read/Write" reset_value="0x4" reset_mask="0xFF">
      <BitField start="0" size="1" name="BGBE">
        <Enum name="0" start="0b0" description="Bandgap buffer not enabled"/>
        <Enum name="1" start="0b1" description="Bandgap buffer enabled"/>
      </BitField>
      <BitField start="2" size="1" name="REGONS">
        <Enum name="0" start="0b0" description="Regulator is in stop regulation or in transition to/from it"/>
        <Enum name="1" start="0b1" description="Regulator is in run regulation"/>
      </BitField>
      <BitField start="3" size="1" name="ACKISO">
        <Enum name="0" start="0b0" description="Peripherals and I/O pads are in normal run state"/>
        <Enum name="1" start="0b1" description="Certain peripherals and I/O pads are in an isolated and latched state"/>
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SMC" start="0x4007E000">
    <Register start="+0" size="1" name="SMC_PMPROT" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="1" size="1" name="AVLLS">
        <Enum name="0" start="0b0" description="Any VLLSx mode is not allowed"/>
        <Enum name="1" start="0b1" description="Any VLLSx mode is allowed"/>
      </BitField>
      <BitField start="3" size="1" name="ALLS">
        <Enum name="0" start="0b0" description="LLS is not allowed"/>
        <Enum name="1" start="0b1" description="LLS is allowed"/>
      </BitField>
      <BitField start="5" size="1" name="AVLP">
        <Enum name="0" start="0b0" description="VLPR, VLPW and VLPS are not allowed"/>
        <Enum name="1" start="0b1" description="VLPR, VLPW and VLPS are allowed"/>
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="SMC_PMCTRL" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="STOPM">
        <Enum name="000" start="0b000" description="Normal stop (STOP)"/>
        <Enum name="001" start="0b001" description="Reserved"/>
        <Enum name="010" start="0b010" description="Very low power stop (VLPS)"/>
        <Enum name="011" start="0b011" description="Low leakage stop (LLS)"/>
        <Enum name="100" start="0b100" description="Very low leakage stop (VLLSx)"/>
        <Enum name="101" start="0b101" description="Reserved"/>
        <Enum name="110" start="0b110" description="Reseved"/>
        <Enum name="111" start="0b111" description="Reserved"/>
      </BitField>
      <BitField start="3" size="1" name="STOPA">
        <Enum name="0" start="0b0" description="The previous stop mode entry was successsful."/>
        <Enum name="1" start="0b1" description="The previous stop mode entry was aborted."/>
      </BitField>
      <BitField start="5" size="2" name="RUNM">
        <Enum name="00" start="0b00" description="Normal run mode (RUN)"/>
        <Enum name="01" start="0b01" description="Reserved"/>
        <Enum name="10" start="0b10" description="Very low power run mode (VLPR)"/>
        <Enum name="11" start="0b11" description="Reserved"/>
      </BitField>
      <BitField start="7" size="1" name="LPWUI">
        <Enum name="0" start="0b0" description="The system remains in a VLP mode on an interrupt"/>
        <Enum name="1" start="0b1" description="The system exits to normal RUN mode on an interrupt"/>
      </BitField>
    </Register>
    <Register start="+0x2" size="1" name="SMC_VLLSCTRL" access="Read/Write" reset_value="0x3" reset_mask="0xFF">
      <BitField start="0" size="3" name="VLLSM">
        <Enum name="000" start="0b000" description="Reserved"/>
        <Enum name="001" start="0b001" description="VLLS1"/>
        <Enum name="010" start="0b010" description="VLLS2"/>
        <Enum name="011" start="0b011" description="VLLS3"/>
        <Enum name="100" start="0b100" description="Reserved"/>
        <Enum name="101" start="0b101" description="Reserved"/>
        <Enum name="110" start="0b110" description="Reserved"/>
        <Enum name="111" start="0b111" description="Reserved"/>
      </BitField>
    </Register>
    <Register start="+0x3" size="1" name="SMC_PMSTAT" access="ReadOnly" reset_value="0x1" reset_mask="0xFF">
      <BitField start="0" size="7" name="PMSTAT"/>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="RCM" start="0x4007F000">
    <Register start="+0" size="1" name="RCM_SRS0" access="ReadOnly" reset_value="0x82" reset_mask="0xFF">
      <BitField start="0" size="1" name="WAKEUP">
        <Enum name="0" start="0b0" description="Reset not caused by LLWU module wakeup source"/>
        <Enum name="1" start="0b1" description="Reset caused by LLWU module wakeup source"/>
      </BitField>
      <BitField start="1" size="1" name="LVD">
        <Enum name="0" start="0b0" description="Reset not caused by LVD trip or POR"/>
        <Enum name="1" start="0b1" description="Reset caused by LVD trip or POR"/>
      </BitField>
      <BitField start="2" size="1" name="LOC">
        <Enum name="0" start="0b0" description="Reset not caused by a loss of external clock."/>
        <Enum name="1" start="0b1" description="Reset caused by a loss of external clock."/>
      </BitField>
      <BitField start="5" size="1" name="WDOG">
        <Enum name="0" start="0b0" description="Reset not caused by watchdog timeout"/>
        <Enum name="1" start="0b1" description="Reset caused by watchdog timeout"/>
      </BitField>
      <BitField start="6" size="1" name="PIN">
        <Enum name="0" start="0b0" description="Reset not caused by external reset pin"/>
        <Enum name="1" start="0b1" description="Reset caused by external reset pin"/>
      </BitField>
      <BitField start="7" size="1" name="POR">
        <Enum name="0" start="0b0" description="Reset not caused by POR"/>
        <Enum name="1" start="0b1" description="Reset caused by POR"/>
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="RCM_SRS1" access="ReadOnly" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="JTAG">
        <Enum name="0" start="0b0" description="Reset not caused by JTAG"/>
        <Enum name="1" start="0b1" description="Reset caused by JTAG"/>
      </BitField>
      <BitField start="1" size="1" name="LOCKUP">
        <Enum name="0" start="0b0" description="Reset not caused by core LOCKUP event"/>
        <Enum name="1" start="0b1" description="Reset caused by core LOCKUP event"/>
      </BitField>
      <BitField start="2" size="1" name="SW">
        <Enum name="0" start="0b0" description="Reset not caused by software setting of SYSRESETREQ bit"/>
        <Enum name="1" start="0b1" description="Reset caused by software setting of SYSRESETREQ bit"/>
      </BitField>
      <BitField start="3" size="1" name="MDM_AP">
        <Enum name="0" start="0b0" description="Reset not caused by host debugger system setting of the System Reset Request bit"/>
        <Enum name="1" start="0b1" description="Reset caused by host debugger system setting of the System Reset Request bit"/>
      </BitField>
      <BitField start="4" size="1" name="EZPT">
        <Enum name="0" start="0b0" description="Reset not caused by EzPort receiving the RESET command while the device is in EzPort mode"/>
        <Enum name="1" start="0b1" description="Reset caused by EzPort receiving the RESET command while the device is in EzPort mode"/>
      </BitField>
      <BitField start="5" size="1" name="SACKERR">
        <Enum name="0" start="0b0" description="Reset not caused by peripheral failure to acknowledge attempt to enter stop mode"/>
        <Enum name="1" start="0b1" description="Reset caused by peripheral failure to acknowledge attempt to enter stop mode"/>
      </BitField>
    </Register>
    <Register start="+0x4" size="1" name="RCM_RPFC" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="RSTFLTSRW">
        <Enum name="00" start="0b00" description="All filtering disabled"/>
        <Enum name="01" start="0b01" description="Bus clock filter enabled for normal operation"/>
        <Enum name="10" start="0b10" description="LPO clock filter enabled for normal operation"/>
        <Enum name="11" start="0b11" description="Reserved (all filtering disabled)"/>
      </BitField>
      <BitField start="2" size="1" name="RSTFLTSS">
        <Enum name="0" start="0b0" description="All filtering disabled"/>
        <Enum name="1" start="0b1" description="LPO clock filter enabled"/>
      </BitField>
    </Register>
    <Register start="+0x5" size="1" name="RCM_RPFW" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="5" name="RSTFLTSEL">
        <Enum name="00000" start="0b00000" description="Bus clock filter count is 1"/>
        <Enum name="00001" start="0b00001" description="Bus clock filter count is 2"/>
        <Enum name="00010" start="0b00010" description="Bus clock filter count is 3"/>
        <Enum name="00011" start="0b00011" description="Bus clock filter count is 4"/>
        <Enum name="00100" start="0b00100" description="Bus clock filter count is 5"/>
        <Enum name="00101" start="0b00101" description="Bus clock filter count is 6"/>
        <Enum name="00110" start="0b00110" description="Bus clock filter count is 7"/>
        <Enum name="00111" start="0b00111" description="Bus clock filter count is 8"/>
        <Enum name="01000" start="0b01000" description="Bus clock filter count is 9"/>
        <Enum name="01001" start="0b01001" description="Bus clock filter count is 10"/>
        <Enum name="01010" start="0b01010" description="Bus clock filter count is 11"/>
        <Enum name="01011" start="0b01011" description="Bus clock filter count is 12"/>
        <Enum name="01100" start="0b01100" description="Bus clock filter count is 13"/>
        <Enum name="01101" start="0b01101" description="Bus clock filter count is 14"/>
        <Enum name="01110" start="0b01110" description="Bus clock filter count is 15"/>
        <Enum name="01111" start="0b01111" description="Bus clock filter count is 16"/>
        <Enum name="10000" start="0b10000" description="Bus clock filter count is 17"/>
        <Enum name="10001" start="0b10001" description="Bus clock filter count is 18"/>
        <Enum name="10010" start="0b10010" description="Bus clock filter count is 19"/>
        <Enum name="10011" start="0b10011" description="Bus clock filter count is 20"/>
        <Enum name="10100" start="0b10100" description="Bus clock filter count is 21"/>
        <Enum name="10101" start="0b10101" description="Bus clock filter count is 22"/>
        <Enum name="10110" start="0b10110" description="Bus clock filter count is 23"/>
        <Enum name="10111" start="0b10111" description="Bus clock filter count is 24"/>
        <Enum name="11000" start="0b11000" description="Bus clock filter count is 25"/>
        <Enum name="11001" start="0b11001" description="Bus clock filter count is 26"/>
        <Enum name="11010" start="0b11010" description="Bus clock filter count is 27"/>
        <Enum name="11011" start="0b11011" description="Bus clock filter count is 28"/>
        <Enum name="11100" start="0b11100" description="Bus clock filter count is 29"/>
        <Enum name="11101" start="0b11101" description="Bus clock filter count is 30"/>
        <Enum name="11110" start="0b11110" description="Bus clock filter count is 31"/>
        <Enum name="11111" start="0b11111" description="Bus clock filter count is 32"/>
      </BitField>
    </Register>
    <Register start="+0x7" size="1" name="RCM_MR" access="ReadOnly" reset_value="0" reset_mask="0xFF">
      <BitField start="1" size="1" name="EZP_MS">
        <Enum name="0" start="0b0" description="Pin negated (logic 1)"/>
        <Enum name="1" start="0b1" description="Pin asserted (logic 0)"/>
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="RNG" start="0x400A0000">
    <Register start="+0" size="4" name="RNG_CR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="GO">
        <Enum name="0" start="0b0" description="RNGA Output Register is not loaded with random data."/>
        <Enum name="1" start="0b1" description="RNGA Output Register is loaded with random data."/>
      </BitField>
      <BitField start="1" size="1" name="HA">
        <Enum name="0" start="0b0" description="Notification of security violations is enabled."/>
        <Enum name="1" start="0b1" description="Notification of security violations is masked."/>
      </BitField>
      <BitField start="2" size="1" name="INTM">
        <Enum name="0" start="0b0" description="Interrupt is enabled."/>
        <Enum name="1" start="0b1" description="Interrupt is masked."/>
      </BitField>
      <BitField start="3" size="1" name="CLRI">
        <Enum name="0" start="0b0" description="Do not clear the interrupt."/>
        <Enum name="1" start="0b1" description="Clear the interrupt."/>
      </BitField>
      <BitField start="4" size="1" name="SLP">
        <Enum name="0" start="0b0" description="RNGA is not in Sleep mode."/>
        <Enum name="1" start="0b1" description="RNGA is in Sleep mode."/>
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="RNG_SR" access="ReadOnly" reset_value="0x10000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SECV">
        <Enum name="0" start="0b0" description="No security violations have occured or the High Assurance bit (HA) in the RNGA Control Register is not set."/>
        <Enum name="1" start="0b1" description="A security violation has occurred."/>
      </BitField>
      <BitField start="1" size="1" name="LRS">
        <Enum name="0" start="0b0" description="Last read was performed while the RNGA Output Register was not empty."/>
        <Enum name="1" start="0b1" description="Last read was performed while the RNGA Output Register was empty (underflow condition)."/>
      </BitField>
      <BitField start="2" size="1" name="ORU">
        <Enum name="0" start="0b0" description="The RNGA Output Register has not been read while empty since last read of the RNGA Status Register."/>
        <Enum name="1" start="0b1" description="The RNGA Output Register has been read while empty since last read of the RNGA Status Register."/>
      </BitField>
      <BitField start="3" size="1" name="ERRI">
        <Enum name="0" start="0b0" description="The RNGA Output Register has not been read while empty."/>
        <Enum name="1" start="0b1" description="The RNGA Output Register has been read while empty."/>
      </BitField>
      <BitField start="4" size="1" name="SLP">
        <Enum name="0" start="0b0" description="The RNGA is not in Sleep mode."/>
        <Enum name="1" start="0b1" description="The RNGA is in Sleep mode."/>
      </BitField>
      <BitField start="8" size="8" name="OREG_LVL"/>
      <BitField start="16" size="8" name="OREG_SIZE"/>
    </Register>
    <Register start="+0x8" size="4" name="RNG_ER" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="EXT_ENT"/>
    </Register>
    <Register start="+0xC" size="4" name="RNG_OR" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RANDOUT"/>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="NFC" start="0x400A8000">
    <Register start="+0x3F00" size="4" name="NFC_CMD1" access="Read/Write" reset_value="0x30FF0000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="8" name="BYTE3"/>
      <BitField start="24" size="8" name="BYTE2"/>
    </Register>
    <Register start="+0x3F04" size="4" name="NFC_CMD2" access="Read/Write" reset_value="0x7EE000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BUSY_START">
        <Enum name="0" start="0b0" description="During reads, flash controller is idle and it is okay to send next command. During writes, no action."/>
        <Enum name="1" start="0b1" description="During reads, command execution is busy. During writes, start command execution."/>
      </BitField>
      <BitField start="1" size="2" name="BUFNO"/>
      <BitField start="8" size="16" name="CODE"/>
      <BitField start="24" size="8" name="BYTE1"/>
    </Register>
    <Register start="+0x3F08" size="4" name="NFC_CAR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="BYTE1"/>
      <BitField start="8" size="8" name="BYTE2"/>
    </Register>
    <Register start="+0x3F0C" size="4" name="NFC_RAR" access="Read/Write" reset_value="0x11000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="BYTE1"/>
      <BitField start="8" size="8" name="BYTE2"/>
      <BitField start="16" size="8" name="BYTE3"/>
      <BitField start="24" size="1" name="RB0">
        <Enum name="0" start="0b0" description="NFC_R/ B 0 is disabled"/>
        <Enum name="1" start="0b1" description="NFC_R/ B 0 is enabled"/>
      </BitField>
      <BitField start="25" size="1" name="RB1">
        <Enum name="0" start="0b0" description="NFC_R/ B 1 is disabled"/>
        <Enum name="1" start="0b1" description="NFC_R/ B 1 is enabled"/>
      </BitField>
      <BitField start="28" size="1" name="CS0">
        <Enum name="0" start="0b0" description="NFC_CE0 is disabled"/>
        <Enum name="1" start="0b1" description="NFC_CE0 is enabled"/>
      </BitField>
      <BitField start="29" size="1" name="CS1">
        <Enum name="0" start="0b0" description="NFC_CE1 is disabled"/>
        <Enum name="1" start="0b1" description="NFC_CE1 is enabled"/>
      </BitField>
    </Register>
    <Register start="+0x3F10" size="4" name="NFC_RPT" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="COUNT"/>
    </Register>
    <Register start="+0x3F14" size="4" name="NFC_RAI" access="Read/Write" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="INC1"/>
      <BitField start="8" size="8" name="INC2"/>
      <BitField start="16" size="8" name="INC3"/>
    </Register>
    <Register start="+0x3F18" size="4" name="NFC_SR1" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="ID4"/>
      <BitField start="8" size="8" name="ID3"/>
      <BitField start="16" size="8" name="ID2"/>
      <BitField start="24" size="8" name="ID1"/>
    </Register>
    <Register start="+0x3F1C" size="4" name="NFC_SR2" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="STATUS1"/>
      <BitField start="24" size="8" name="ID5"/>
    </Register>
    <Register start="+0x3F20" size="4" name="NFC_DMA1" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ADDRESS"/>
    </Register>
    <Register start="+0x3F24" size="4" name="NFC_DMACFG" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ACT2">
        <Enum name="0" start="0b0" description="Inactive"/>
        <Enum name="1" start="0b1" description="Active, and transfers to memory when triggered"/>
      </BitField>
      <BitField start="1" size="1" name="ACT1">
        <Enum name="0" start="0b0" description="Inactive"/>
        <Enum name="1" start="0b1" description="Active, and transfers to memory when triggered"/>
      </BitField>
      <BitField start="9" size="4" name="OFFSET2"/>
      <BitField start="13" size="7" name="COUNT2"/>
      <BitField start="20" size="12" name="COUNT1"/>
    </Register>
    <Register start="+0x3F28" size="4" name="NFC_SWAP" access="Read/Write" reset_value="0xFFE0FFE" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="11" name="ADDR2"/>
      <BitField start="17" size="11" name="ADDR1"/>
    </Register>
    <Register start="+0x3F2C" size="4" name="NFC_SECSZ" access="Read/Write" reset_value="0x420" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="13" name="SIZE"/>
    </Register>
    <Register start="+0x3F30" size="4" name="NFC_CFG" access="Read/Write" reset_value="0xEA631" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="PAGECNT"/>
      <BitField start="4" size="1" name="AIBN">
        <Enum name="0" start="0b0" description="Do not auto-increment buffer number"/>
        <Enum name="1" start="0b1" description="Auto-increment buffer number"/>
      </BitField>
      <BitField start="5" size="1" name="AIAD">
        <Enum name="0" start="0b0" description="Do not auto-increment flash row address"/>
        <Enum name="1" start="0b1" description="Auto-increment flash row address"/>
      </BitField>
      <BitField start="7" size="1" name="BITWIDTH">
        <Enum name="0" start="0b0" description="8-bit wide flash mode"/>
        <Enum name="1" start="0b1" description="16-bit wide flash mode"/>
      </BitField>
      <BitField start="8" size="5" name="TIMEOUT"/>
      <BitField start="13" size="3" name="IDCNT"/>
      <BitField start="16" size="1" name="FAST">
        <Enum name="0" start="0b0" description="Slow flash timing. Clock in read data on rising edge of read strobe"/>
        <Enum name="1" start="0b1" description="Fast flash timing. Clock in read data a half clock later than rising edge of read strobe"/>
      </BitField>
      <BitField start="17" size="3" name="ECCMODE">
        <Enum name="000" start="0b000" description="No correction, ECC bypass"/>
        <Enum name="001" start="0b001" description="4-error correction (8 ECC bytes)"/>
        <Enum name="010" start="0b010" description="6-error correction (12 ECC bytes)"/>
        <Enum name="011" start="0b011" description="8-error correction (15 ECC bytes)"/>
        <Enum name="100" start="0b100" description="12-error correction (23 ECC bytes)"/>
        <Enum name="101" start="0b101" description="16-error correction (30 ECC bytes)"/>
        <Enum name="110" start="0b110" description="24-error correction (45 ECC bytes)"/>
        <Enum name="111" start="0b111" description="32-error correction (60 ECC bytes)"/>
      </BitField>
      <BitField start="20" size="1" name="DMAREQ">
        <Enum name="0" start="0b0" description="Do not transfer sector after ECC done"/>
        <Enum name="1" start="0b1" description="After ECC done, transfer sector using DMA"/>
      </BitField>
      <BitField start="21" size="1" name="ECCSRAM">
        <Enum name="0" start="0b0" description="Do not write ECC status to SRAM"/>
        <Enum name="1" start="0b1" description="Write ECC status to SRAM"/>
      </BitField>
      <BitField start="22" size="9" name="ECCAD"/>
      <BitField start="31" size="1" name="STOPWERR">
        <Enum name="0" start="0b0" description="No stop on write error"/>
        <Enum name="1" start="0b1" description="Auto-sequencer stops on a write error"/>
      </BitField>
    </Register>
    <Register start="+0x3F34" size="4" name="NFC_DMA2" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ADDRESS"/>
    </Register>
    <Register start="+0x3F38" size="4" name="NFC_ISR" access="Read/Write" reset_value="0x60000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="DMABN"/>
      <BitField start="2" size="2" name="ECCBN"/>
      <BitField start="4" size="2" name="RESBN"/>
      <BitField start="17" size="1" name="IDLECLR"/>
      <BitField start="18" size="1" name="DONECLR"/>
      <BitField start="19" size="1" name="WERRCLR"/>
      <BitField start="20" size="1" name="IDLEEN"/>
      <BitField start="21" size="1" name="DONEEN"/>
      <BitField start="22" size="1" name="WERREN"/>
      <BitField start="23" size="1" name="DMABUSY"/>
      <BitField start="24" size="1" name="ECCBUSY"/>
      <BitField start="25" size="1" name="RESBUSY"/>
      <BitField start="26" size="1" name="CMDBUSY"/>
      <BitField start="27" size="1" name="WERRNS"/>
      <BitField start="29" size="1" name="IDLE"/>
      <BitField start="30" size="1" name="DONE"/>
      <BitField start="31" size="1" name="WERR"/>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SDHC" start="0x400B1000">
    <Register start="+0" size="4" name="SDHC_DSADDR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="30" name="DSADDR"/>
    </Register>
    <Register start="+0x4" size="4" name="SDHC_BLKATTR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="13" name="BLKSIZE">
        <Enum name="0" start="0b0" description="No data transfer"/>
        <Enum name="1" start="0b1" description="1 Byte"/>
        <Enum name="10" start="0b10" description="2 Bytes"/>
        <Enum name="11" start="0b11" description="3 Bytes"/>
        <Enum name="100" start="0b100" description="4 Bytes"/>
        <Enum name="111111111" start="0b111111111" description="511 Bytes"/>
        <Enum name="1000000000" start="0b1000000000" description="512 Bytes"/>
        <Enum name="100000000000" start="0b100000000000" description="2048 Bytes"/>
        <Enum name="1000000000000" start="0b1000000000000" description="4096 Bytes"/>
      </BitField>
      <BitField start="16" size="16" name="BLKCNT">
        <Enum name="0" start="0b0" description="Stop count"/>
        <Enum name="1" start="0b1" description="1 block"/>
        <Enum name="10" start="0b10" description="2 blocks"/>
        <Enum name="1111111111111111" start="0b1111111111111111" description="65535 blocks"/>
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="SDHC_CMDARG" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CMDARG"/>
    </Register>
    <Register start="+0xC" size="4" name="SDHC_XFERTYP" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMAEN">
        <Enum name="0" start="0b0" description="Disable"/>
        <Enum name="1" start="0b1" description="Enable"/>
      </BitField>
      <BitField start="1" size="1" name="BCEN">
        <Enum name="0" start="0b0" description="Disable"/>
        <Enum name="1" start="0b1" description="Enable"/>
      </BitField>
      <BitField start="2" size="1" name="AC12EN">
        <Enum name="0" start="0b0" description="Disable"/>
        <Enum name="1" start="0b1" description="Enable"/>
      </BitField>
      <BitField start="4" size="1" name="DTDSEL">
        <Enum name="0" start="0b0" description="Write (host to card)"/>
        <Enum name="1" start="0b1" description="Read (card to host)"/>
      </BitField>
      <BitField start="5" size="1" name="MSBSEL">
        <Enum name="0" start="0b0" description="Single block"/>
        <Enum name="1" start="0b1" description="Multiple blocks"/>
      </BitField>
      <BitField start="16" size="2" name="RSPTYP">
        <Enum name="00" start="0b00" description="No response"/>
        <Enum name="01" start="0b01" description="Response length 136"/>
        <Enum name="10" start="0b10" description="Response length 48"/>
        <Enum name="11" start="0b11" description="Response length 48, check busy after response"/>
      </BitField>
      <BitField start="19" size="1" name="CCCEN">
        <Enum name="0" start="0b0" description="Disable"/>
        <Enum name="1" start="0b1" description="Enable"/>
      </BitField>
      <BitField start="20" size="1" name="CICEN">
        <Enum name="0" start="0b0" description="Disable"/>
        <Enum name="1" start="0b1" description="Enable"/>
      </BitField>
      <BitField start="21" size="1" name="DPSEL">
        <Enum name="0" start="0b0" description="No data present"/>
        <Enum name="1" start="0b1" description="Data present"/>
      </BitField>
      <BitField start="22" size="2" name="CMDTYP">
        <Enum name="00" start="0b00" description="Normal other commands"/>
        <Enum name="01" start="0b01" description="Suspend CMD52 for writing bus suspend in CCCR"/>
        <Enum name="10" start="0b10" description="Resume CMD52 for writing function select in CCCR"/>
        <Enum name="11" start="0b11" description="Abort CMD12, CMD52 for writing I/O abort in CCCR"/>
      </BitField>
      <BitField start="24" size="6" name="CMDINX"/>
    </Register>
    <Register start="+0x10" size="4" name="SDHC_CMDRSP0" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CMDRSP0"/>
    </Register>
    <Register start="+0x14" size="4" name="SDHC_CMDRSP1" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CMDRSP1"/>
    </Register>
    <Register start="+0x18" size="4" name="SDHC_CMDRSP2" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CMDRSP2"/>
    </Register>
    <Register start="+0x1C" size="4" name="SDHC_CMDRSP3" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="CMDRSP3"/>
    </Register>
    <Register start="+0x20" size="4" name="SDHC_DATPORT" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DATCONT"/>
    </Register>
    <Register start="+0x24" size="4" name="SDHC_PRSSTAT" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CIHB">
        <Enum name="0" start="0b0" description="Can issue command using only CMD line"/>
        <Enum name="1" start="0b1" description="Cannot issue command"/>
      </BitField>
      <BitField start="1" size="1" name="CDIHB">
        <Enum name="0" start="0b0" description="Can issue command which uses the DAT line"/>
        <Enum name="1" start="0b1" description="Cannot issue command which uses the DAT line"/>
      </BitField>
      <BitField start="2" size="1" name="DLA">
        <Enum name="0" start="0b0" description="DAT line inactive"/>
        <Enum name="1" start="0b1" description="DAT line active"/>
      </BitField>
      <BitField start="3" size="1" name="SDSTB">
        <Enum name="0" start="0b0" description="Clock is changing frequency and not stable"/>
        <Enum name="1" start="0b1" description="Clock is stable"/>
      </BitField>
      <BitField start="4" size="1" name="IPGOFF">
        <Enum name="0" start="0b0" description="Bus clock is active"/>
        <Enum name="1" start="0b1" description="Bus clock is gated off"/>
      </BitField>
      <BitField start="5" size="1" name="HCKOFF">
        <Enum name="0" start="0b0" description="System clock is active"/>
        <Enum name="1" start="0b1" description="System clock is gated off"/>
      </BitField>
      <BitField start="6" size="1" name="PEROFF">
        <Enum name="0" start="0b0" description="SDHC clock is active"/>
        <Enum name="1" start="0b1" description="SDHC clock is gated off"/>
      </BitField>
      <BitField start="7" size="1" name="SDOFF">
        <Enum name="0" start="0b0" description="SD clock is active"/>
        <Enum name="1" start="0b1" description="SD clock is gated off"/>
      </BitField>
      <BitField start="8" size="1" name="WTA">
        <Enum name="0" start="0b0" description="No valid data"/>
        <Enum name="1" start="0b1" description="Transferring data"/>
      </BitField>
      <BitField start="9" size="1" name="RTA">
        <Enum name="0" start="0b0" description="No valid data"/>
        <Enum name="1" start="0b1" description="Transferring data"/>
      </BitField>
      <BitField start="10" size="1" name="BWEN">
        <Enum name="0" start="0b0" description="Write disable, the buffer can hold valid data less than the write watermark level."/>
        <Enum name="1" start="0b1" description="Write enable, the buffer can hold valid data greater than the write watermark level."/>
      </BitField>
      <BitField start="11" size="1" name="BREN">
        <Enum name="0" start="0b0" description="Read disable, valid data less than the watermark level exist in the buffer."/>
        <Enum name="1" start="0b1" description="Read enable, valid data greater than the watermark level exist in the buffer."/>
      </BitField>
      <BitField start="16" size="1" name="CINS">
        <Enum name="0" start="0b0" description="Power on reset or no card"/>
        <Enum name="1" start="0b1" description="Card inserted"/>
      </BitField>
      <BitField start="23" size="1" name="CLSL"/>
      <BitField start="24" size="8" name="DLSL"/>
    </Register>
    <Register start="+0x28" size="4" name="SDHC_PROCTL" access="Read/Write" reset_value="0x20" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LCTL">
        <Enum name="0" start="0b0" description="LED off"/>
        <Enum name="1" start="0b1" description="LED on"/>
      </BitField>
      <BitField start="1" size="2" name="DTW">
        <Enum name="00" start="0b00" description="1-bit mode"/>
        <Enum name="01" start="0b01" description="4-bit mode"/>
        <Enum name="10" start="0b10" description="8-bit mode"/>
        <Enum name="11" start="0b11" description="Reserved"/>
      </BitField>
      <BitField start="3" size="1" name="D3CD">
        <Enum name="0" start="0b0" description="DAT3 does not monitor card Insertion"/>
        <Enum name="1" start="0b1" description="DAT3 as card detection pin"/>
      </BitField>
      <BitField start="4" size="2" name="EMODE">
        <Enum name="00" start="0b00" description="Big endian mode"/>
        <Enum name="01" start="0b01" description="Half word big endian mode"/>
        <Enum name="10" start="0b10" description="Little endian mode"/>
        <Enum name="11" start="0b11" description="Reserved"/>
      </BitField>
      <BitField start="6" size="1" name="CDTL">
        <Enum name="0" start="0b0" description="Card detect test level is 0, no card inserted"/>
        <Enum name="1" start="0b1" description="Card detect test level is 1, card inserted"/>
      </BitField>
      <BitField start="7" size="1" name="CDSS">
        <Enum name="0" start="0b0" description="Card detection level is selected (for normal purpose)"/>
        <Enum name="1" start="0b1" description="Card detection test level is selected (for test purpose)"/>
      </BitField>
      <BitField start="8" size="2" name="DMAS">
        <Enum name="00" start="0b00" description="No DMA or simple DMA is selected"/>
        <Enum name="01" start="0b01" description="ADMA1 is selected"/>
        <Enum name="10" start="0b10" description="ADMA2 is selected"/>
        <Enum name="11" start="0b11" description="Reserved"/>
      </BitField>
      <BitField start="16" size="1" name="SABGREQ">
        <Enum name="0" start="0b0" description="Transfer"/>
        <Enum name="1" start="0b1" description="Stop"/>
      </BitField>
      <BitField start="17" size="1" name="CREQ">
        <Enum name="0" start="0b0" description="No effect"/>
        <Enum name="1" start="0b1" description="Restart"/>
      </BitField>
      <BitField start="18" size="1" name="RWCTL">
        <Enum name="0" start="0b0" description="Disable read wait control, and stop SD clock at block gap when SABGREQ bit is set."/>
        <Enum name="1" start="0b1" description="Enable read wait control, and assert read wait without stopping SD clock at block gap when SABGREQ bit is set."/>
      </BitField>
      <BitField start="19" size="1" name="IABG">
        <Enum name="0" start="0b0" description="Disabled"/>
        <Enum name="1" start="0b1" description="Enabled"/>
      </BitField>
      <BitField start="24" size="1" name="WECINT">
        <Enum name="0" start="0b0" description="Disabled"/>
        <Enum name="1" start="0b1" description="Enabled"/>
      </BitField>
      <BitField start="25" size="1" name="WECINS">
        <Enum name="0" start="0b0" description="Disabled"/>
        <Enum name="1" start="0b1" description="Enabled"/>
      </BitField>
      <BitField start="26" size="1" name="WECRM">
        <Enum name="0" start="0b0" description="Disabled"/>
        <Enum name="1" start="0b1" description="Enabled"/>
      </BitField>
    </Register>
    <Register start="+0x2C" size="4" name="SDHC_SYSCTL" access="Read/Write" reset_value="0x8008" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="IPGEN">
        <Enum name="0" start="0b0" description="Bus clock will be internally gated off"/>
        <Enum name="1" start="0b1" description="Bus clock will not be automatically gated off"/>
      </BitField>
      <BitField start="1" size="1" name="HCKEN">
        <Enum name="0" start="0b0" description="System clock will be internally gated off"/>
        <Enum name="1" start="0b1" description="System clock will not be automatically gated off"/>
      </BitField>
      <BitField start="2" size="1" name="PEREN">
        <Enum name="0" start="0b0" description="SDHC clock will be internally gated off"/>
        <Enum name="1" start="0b1" description="SDHC clock will not be automatically gated off"/>
      </BitField>
      <BitField start="3" size="1" name="SDCLKEN"/>
      <BitField start="4" size="4" name="DVS">
        <Enum name="0" start="0b0" description="Divisor by 1"/>
        <Enum name="1" start="0b1" description="Divisor by 2"/>
        <Enum name="1110" start="0b1110" description="Divisor by 15"/>
        <Enum name="1111" start="0b1111" description="Divisor by 16"/>
      </BitField>
      <BitField start="8" size="8" name="SDCLKFS">
        <Enum name="1" start="0b1" description="Base clock divided by 2"/>
        <Enum name="10" start="0b10" description="Base clock divided by 4"/>
        <Enum name="100" start="0b100" description="Base clock divided by 8"/>
        <Enum name="1000" start="0b1000" description="Base clock divided by 16"/>
        <Enum name="10000" start="0b10000" description="Base clock divided by 32"/>
        <Enum name="100000" start="0b100000" description="Base clock divided by 64"/>
        <Enum name="1000000" start="0b1000000" description="Base clock divided by 128"/>
        <Enum name="10000000" start="0b10000000" description="Base clock divided by 256"/>
      </BitField>
      <BitField start="16" size="4" name="DTOCV">
        <Enum name="0000" start="0b0000" description="SDCLK x 213"/>
        <Enum name="0001" start="0b0001" description="SDCLK x 214"/>
        <Enum name="1110" start="0b1110" description="SDCLK x 227"/>
        <Enum name="1111" start="0b1111" description="Reserved"/>
      </BitField>
      <BitField start="24" size="1" name="RSTA">
        <Enum name="0" start="0b0" description="No reset"/>
        <Enum name="1" start="0b1" description="Reset"/>
      </BitField>
      <BitField start="25" size="1" name="RSTC">
        <Enum name="0" start="0b0" description="No reset"/>
        <Enum name="1" start="0b1" description="Reset"/>
      </BitField>
      <BitField start="26" size="1" name="RSTD">
        <Enum name="0" start="0b0" description="No reset"/>
        <Enum name="1" start="0b1" description="Reset"/>
      </BitField>
      <BitField start="27" size="1" name="INITA"/>
    </Register>
    <Register start="+0x30" size="4" name="SDHC_IRQSTAT" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CC">
        <Enum name="0" start="0b0" description="Command not complete"/>
        <Enum name="1" start="0b1" description="Command complete"/>
      </BitField>
      <BitField start="1" size="1" name="TC">
        <Enum name="0" start="0b0" description="Transfer not complete"/>
        <Enum name="1" start="0b1" description="Transfer complete"/>
      </BitField>
      <BitField start="2" size="1" name="BGE">
        <Enum name="0" start="0b0" description="No block gap event"/>
        <Enum name="1" start="0b1" description="Transaction stopped at block gap"/>
      </BitField>
      <BitField start="3" size="1" name="DINT">
        <Enum name="0" start="0b0" description="No DMA Interrupt"/>
        <Enum name="1" start="0b1" description="DMA Interrupt is generated"/>
      </BitField>
      <BitField start="4" size="1" name="BWR">
        <Enum name="0" start="0b0" description="Not ready to write buffer"/>
        <Enum name="1" start="0b1" description="Ready to write buffer"/>
      </BitField>
      <BitField start="5" size="1" name="BRR">
        <Enum name="0" start="0b0" description="Not ready to read buffer"/>
        <Enum name="1" start="0b1" description="Ready to read buffer"/>
      </BitField>
      <BitField start="6" size="1" name="CINS">
        <Enum name="0" start="0b0" description="Card state unstable or removed"/>
        <Enum name="1" start="0b1" description="Card inserted"/>
      </BitField>
      <BitField start="7" size="1" name="CRM">
        <Enum name="0" start="0b0" description="Card state unstable or inserted"/>
        <Enum name="1" start="0b1" description="Card removed"/>
      </BitField>
      <BitField start="8" size="1" name="CINT">
        <Enum name="0" start="0b0" description="No Card Interrupt"/>
        <Enum name="1" start="0b1" description="Generate Card Interrupt"/>
      </BitField>
      <BitField start="16" size="1" name="CTOE">
        <Enum name="0" start="0b0" description="No Error"/>
        <Enum name="1" start="0b1" description="Time out"/>
      </BitField>
      <BitField start="17" size="1" name="CCE">
        <Enum name="0" start="0b0" description="No Error"/>
        <Enum name="1" start="0b1" description="CRC Error Generated"/>
      </BitField>
      <BitField start="18" size="1" name="CEBE">
        <Enum name="0" start="0b0" description="No Error"/>
        <Enum name="1" start="0b1" description="End Bit Error Generated"/>
      </BitField>
      <BitField start="19" size="1" name="CIE">
        <Enum name="0" start="0b0" description="No Error"/>
        <Enum name="1" start="0b1" description="Error"/>
      </BitField>
      <BitField start="20" size="1" name="DTOE">
        <Enum name="0" start="0b0" description="No Error"/>
        <Enum name="1" start="0b1" description="Time out"/>
      </BitField>
      <BitField start="21" size="1" name="DCE">
        <Enum name="0" start="0b0" description="No Error"/>
        <Enum name="1" start="0b1" description="Error"/>
      </BitField>
      <BitField start="22" size="1" name="DEBE">
        <Enum name="0" start="0b0" description="No Error"/>
        <Enum name="1" start="0b1" description="Error"/>
      </BitField>
      <BitField start="24" size="1" name="AC12E">
        <Enum name="0" start="0b0" description="No Error"/>
        <Enum name="1" start="0b1" description="Error"/>
      </BitField>
      <BitField start="28" size="1" name="DMAE">
        <Enum name="0" start="0b0" description="No Error"/>
        <Enum name="1" start="0b1" description="Error"/>
      </BitField>
    </Register>
    <Register start="+0x34" size="4" name="SDHC_IRQSTATEN" access="Read/Write" reset_value="0x117F013F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CCSEN">
        <Enum name="0" start="0b0" description="Masked"/>
        <Enum name="1" start="0b1" description="Enabled"/>
      </BitField>
      <BitField start="1" size="1" name="TCSEN">
        <Enum name="0" start="0b0" description="Masked"/>
        <Enum name="1" start="0b1" description="Enabled"/>
      </BitField>
      <BitField start="2" size="1" name="BGESEN">
        <Enum name="0" start="0b0" description="Masked"/>
        <Enum name="1" start="0b1" description="Enabled"/>
      </BitField>
      <BitField start="3" size="1" name="DINTSEN">
        <Enum name="0" start="0b0" description="Masked"/>
        <Enum name="1" start="0b1" description="Enabled"/>
      </BitField>
      <BitField start="4" size="1" name="BWRSEN">
        <Enum name="0" start="0b0" description="Masked"/>
        <Enum name="1" start="0b1" description="Enabled"/>
      </BitField>
      <BitField start="5" size="1" name="BRRSEN">
        <Enum name="0" start="0b0" description="Masked"/>
        <Enum name="1" start="0b1" description="Enabled"/>
      </BitField>
      <BitField start="6" size="1" name="CINSEN">
        <Enum name="0" start="0b0" description="Masked"/>
        <Enum name="1" start="0b1" description="Enabled"/>
      </BitField>
      <BitField start="7" size="1" name="CRMSEN">
        <Enum name="0" start="0b0" description="Masked"/>
        <Enum name="1" start="0b1" description="Enabled"/>
      </BitField>
      <BitField start="8" size="1" name="CINTSEN">
        <Enum name="0" start="0b0" description="Masked"/>
        <Enum name="1" start="0b1" description="Enabled"/>
      </BitField>
      <BitField start="16" size="1" name="CTOESEN">
        <Enum name="0" start="0b0" description="Masked"/>
        <Enum name="1" start="0b1" description="Enabled"/>
      </BitField>
      <BitField start="17" size="1" name="CCESEN">
        <Enum name="0" start="0b0" description="Masked"/>
        <Enum name="1" start="0b1" description="Enabled"/>
      </BitField>
      <BitField start="18" size="1" name="CEBESEN">
        <Enum name="0" start="0b0" description="Masked"/>
        <Enum name="1" start="0b1" description="Enabled"/>
      </BitField>
      <BitField start="19" size="1" name="CIESEN">
        <Enum name="0" start="0b0" description="Masked"/>
        <Enum name="1" start="0b1" description="Enabled"/>
      </BitField>
      <BitField start="20" size="1" name="DTOESEN">
        <Enum name="0" start="0b0" description="Masked"/>
        <Enum name="1" start="0b1" description="Enabled"/>
      </BitField>
      <BitField start="21" size="1" name="DCESEN">
        <Enum name="0" start="0b0" description="Masked"/>
        <Enum name="1" start="0b1" description="Enabled"/>
      </BitField>
      <BitField start="22" size="1" name="DEBESEN">
        <Enum name="0" start="0b0" description="Masked"/>
        <Enum name="1" start="0b1" description="Enabled"/>
      </BitField>
      <BitField start="24" size="1" name="AC12ESEN">
        <Enum name="0" start="0b0" description="Masked"/>
        <Enum name="1" start="0b1" description="Enabled"/>
      </BitField>
      <BitField start="28" size="1" name="DMAESEN">
        <Enum name="0" start="0b0" description="Masked"/>
        <Enum name="1" start="0b1" description="Enabled"/>
      </BitField>
    </Register>
    <Register start="+0x38" size="4" name="SDHC_IRQSIGEN" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CCIEN">
        <Enum name="0" start="0b0" description="Masked"/>
        <Enum name="1" start="0b1" description="Enabled"/>
      </BitField>
      <BitField start="1" size="1" name="TCIEN">
        <Enum name="0" start="0b0" description="Masked"/>
        <Enum name="1" start="0b1" description="Enabled"/>
      </BitField>
      <BitField start="2" size="1" name="BGEIEN">
        <Enum name="0" start="0b0" description="Masked"/>
        <Enum name="1" start="0b1" description="Enabled"/>
      </BitField>
      <BitField start="3" size="1" name="DINTIEN">
        <Enum name="0" start="0b0" description="Masked"/>
        <Enum name="1" start="0b1" description="Enabled"/>
      </BitField>
      <BitField start="4" size="1" name="BWRIEN">
        <Enum name="0" start="0b0" description="Masked"/>
        <Enum name="1" start="0b1" description="Enabled"/>
      </BitField>
      <BitField start="5" size="1" name="BRRIEN">
        <Enum name="0" start="0b0" description="Masked"/>
        <Enum name="1" start="0b1" description="Enabled"/>
      </BitField>
      <BitField start="6" size="1" name="CINSIEN">
        <Enum name="0" start="0b0" description="Masked"/>
        <Enum name="1" start="0b1" description="Enabled"/>
      </BitField>
      <BitField start="7" size="1" name="CRMIEN">
        <Enum name="0" start="0b0" description="Masked"/>
        <Enum name="1" start="0b1" description="Enabled"/>
      </BitField>
      <BitField start="8" size="1" name="CINTIEN">
        <Enum name="0" start="0b0" description="Masked"/>
        <Enum name="1" start="0b1" description="Enabled"/>
      </BitField>
      <BitField start="16" size="1" name="CTOEIEN">
        <Enum name="0" start="0b0" description="Masked"/>
        <Enum name="1" start="0b1" description="Enabled"/>
      </BitField>
      <BitField start="17" size="1" name="CCEIEN">
        <Enum name="0" start="0b0" description="Masked"/>
        <Enum name="1" start="0b1" description="Enabled"/>
      </BitField>
      <BitField start="18" size="1" name="CEBEIEN">
        <Enum name="0" start="0b0" description="Masked"/>
        <Enum name="1" start="0b1" description="Enabled"/>
      </BitField>
      <BitField start="19" size="1" name="CIEIEN">
        <Enum name="0" start="0b0" description="Masked"/>
        <Enum name="1" start="0b1" description="Enabled"/>
      </BitField>
      <BitField start="20" size="1" name="DTOEIEN">
        <Enum name="0" start="0b0" description="Masked"/>
        <Enum name="1" start="0b1" description="Enabled"/>
      </BitField>
      <BitField start="21" size="1" name="DCEIEN">
        <Enum name="0" start="0b0" description="Masked"/>
        <Enum name="1" start="0b1" description="Enabled"/>
      </BitField>
      <BitField start="22" size="1" name="DEBEIEN">
        <Enum name="0" start="0b0" description="Masked"/>
        <Enum name="1" start="0b1" description="Enabled"/>
      </BitField>
      <BitField start="24" size="1" name="AC12EIEN">
        <Enum name="0" start="0b0" description="Masked"/>
        <Enum name="1" start="0b1" description="Enabled"/>
      </BitField>
      <BitField start="28" size="1" name="DMAEIEN">
        <Enum name="0" start="0b0" description="Masked"/>
        <Enum name="1" start="0b1" description="Enabled"/>
      </BitField>
    </Register>
    <Register start="+0x3C" size="4" name="SDHC_AC12ERR" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="AC12NE">
        <Enum name="0" start="0b0" description="Executed"/>
        <Enum name="1" start="0b1" description="Not executed"/>
      </BitField>
      <BitField start="1" size="1" name="AC12TOE">
        <Enum name="0" start="0b0" description="No error"/>
        <Enum name="1" start="0b1" description="Time out"/>
      </BitField>
      <BitField start="2" size="1" name="AC12EBE">
        <Enum name="0" start="0b0" description="No error"/>
        <Enum name="1" start="0b1" description="End bit error generated"/>
      </BitField>
      <BitField start="3" size="1" name="AC12CE">
        <Enum name="0" start="0b0" description="No CRC error"/>
        <Enum name="1" start="0b1" description="CRC Error met in auto CMD12 Response"/>
      </BitField>
      <BitField start="4" size="1" name="AC12IE">
        <Enum name="0" start="0b0" description="No error"/>
        <Enum name="1" start="0b1" description="Error, the CMD index in response is not CMD12"/>
      </BitField>
      <BitField start="7" size="1" name="CNIBAC12E">
        <Enum name="0" start="0b0" description="No error"/>
        <Enum name="1" start="0b1" description="Not issued"/>
      </BitField>
    </Register>
    <Register start="+0x40" size="4" name="SDHC_HTCAPBLT" access="ReadOnly" reset_value="0x7F30000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="3" name="MBL">
        <Enum name="000" start="0b000" description="512 bytes"/>
        <Enum name="001" start="0b001" description="1024 bytes"/>
        <Enum name="010" start="0b010" description="2048 bytes"/>
        <Enum name="011" start="0b011" description="4096 bytes"/>
      </BitField>
      <BitField start="20" size="1" name="ADMAS">
        <Enum name="0" start="0b0" description="Advanced DMA not supported"/>
        <Enum name="1" start="0b1" description="Advanced DMA supported"/>
      </BitField>
      <BitField start="21" size="1" name="HSS">
        <Enum name="0" start="0b0" description="High speed not supported"/>
        <Enum name="1" start="0b1" description="High speed supported"/>
      </BitField>
      <BitField start="22" size="1" name="DMAS">
        <Enum name="0" start="0b0" description="DMA not supported"/>
        <Enum name="1" start="0b1" description="DMA supported"/>
      </BitField>
      <BitField start="23" size="1" name="SRS">
        <Enum name="0" start="0b0" description="Not supported"/>
        <Enum name="1" start="0b1" description="Supported"/>
      </BitField>
      <BitField start="24" size="1" name="VS33">
        <Enum name="0" start="0b0" description="3.3 V not supported"/>
        <Enum name="1" start="0b1" description="3.3 V supported"/>
      </BitField>
      <BitField start="25" size="1" name="VS30">
        <Enum name="0" start="0b0" description="3.0 V not supported"/>
        <Enum name="1" start="0b1" description="3.0 V supported"/>
      </BitField>
      <BitField start="26" size="1" name="VS18">
        <Enum name="0" start="0b0" description="1.8 V not supported"/>
        <Enum name="1" start="0b1" description="1.8 V supported"/>
      </BitField>
    </Register>
    <Register start="+0x44" size="4" name="SDHC_WML" access="Read/Write" reset_value="0x100010" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="RDWML"/>
      <BitField start="16" size="8" name="WRWML"/>
      <BitField start="24" size="5" name="WRBRSTLEN"/>
    </Register>
    <Register start="+0x50" size="4" name="SDHC_FEVT" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="AC12NE"/>
      <BitField start="1" size="1" name="AC12TOE"/>
      <BitField start="2" size="1" name="AC12CE"/>
      <BitField start="3" size="1" name="AC12EBE"/>
      <BitField start="4" size="1" name="AC12IE"/>
      <BitField start="7" size="1" name="CNIBAC12E"/>
      <BitField start="16" size="1" name="CTOE"/>
      <BitField start="17" size="1" name="CCE"/>
      <BitField start="18" size="1" name="CEBE"/>
      <BitField start="19" size="1" name="CIE"/>
      <BitField start="20" size="1" name="DTOE"/>
      <BitField start="21" size="1" name="DCE"/>
      <BitField start="22" size="1" name="DEBE"/>
      <BitField start="24" size="1" name="AC12E"/>
      <BitField start="28" size="1" name="DMAE"/>
      <BitField start="31" size="1" name="CINT"/>
    </Register>
    <Register start="+0x54" size="4" name="SDHC_ADMAES" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="ADMAES"/>
      <BitField start="2" size="1" name="ADMALME">
        <Enum name="0" start="0b0" description="No error"/>
        <Enum name="1" start="0b1" description="Error"/>
      </BitField>
      <BitField start="3" size="1" name="ADMADCE">
        <Enum name="0" start="0b0" description="No error"/>
        <Enum name="1" start="0b1" description="Error"/>
      </BitField>
    </Register>
    <Register start="+0x58" size="4" name="SDHC_ADSADDR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="2" size="30" name="ADSADDR"/>
    </Register>
    <Register start="+0xC0" size="4" name="SDHC_VENDOR" access="Read/Write" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EXTDMAEN">
        <Enum name="0" start="0b0" description="In any scenario, SDHC does not send out external DMA request."/>
        <Enum name="1" start="0b1" description="When internal DMA is not active, the external DMA request will be sent out."/>
      </BitField>
      <BitField start="1" size="1" name="EXBLKNU">
        <Enum name="0" start="0b0" description="none exact block read."/>
        <Enum name="1" start="0b1" description="Exact block read for SDIO CMD53."/>
      </BitField>
      <BitField start="16" size="8" name="INTSTVAL"/>
    </Register>
    <Register start="+0xC4" size="4" name="SDHC_MMCBOOT" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="DTOCVACK">
        <Enum name="0000" start="0b0000" description="SDCLK x 2^8"/>
        <Enum name="0001" start="0b0001" description="SDCLK x 2^9"/>
        <Enum name="0010" start="0b0010" description="SDCLK x 2^10"/>
        <Enum name="0011" start="0b0011" description="SDCLK x 2^11"/>
        <Enum name="0100" start="0b0100" description="SDCLK x 2^12"/>
        <Enum name="0101" start="0b0101" description="SDCLK x 2^13"/>
        <Enum name="0110" start="0b0110" description="SDCLK x 2^14"/>
        <Enum name="0111" start="0b0111" description="SDCLK x 2^15"/>
        <Enum name="1110" start="0b1110" description="SDCLK x 2^22"/>
        <Enum name="1111" start="0b1111" description="Reserved"/>
      </BitField>
      <BitField start="4" size="1" name="BOOTACK">
        <Enum name="0" start="0b0" description="No ack"/>
        <Enum name="1" start="0b1" description="Ack"/>
      </BitField>
      <BitField start="5" size="1" name="BOOTMODE">
        <Enum name="0" start="0b0" description="Normal boot"/>
        <Enum name="1" start="0b1" description="Alternative boot"/>
      </BitField>
      <BitField start="6" size="1" name="BOOTEN">
        <Enum name="0" start="0b0" description="Fast boot disable"/>
        <Enum name="1" start="0b1" description="Fast boot enable"/>
      </BitField>
      <BitField start="7" size="1" name="AUTOSABGEN"/>
      <BitField start="16" size="16" name="BOOTBLKCNT"/>
    </Register>
    <Register start="+0xFC" size="4" name="SDHC_HOSTVER" access="ReadOnly" reset_value="0x1201" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SVN">
        <Enum name="1" start="0b1" description="SD host specification version 2.0, supports test event register and ADMA."/>
      </BitField>
      <BitField start="8" size="8" name="VVN">
        <Enum name="0" start="0b0" description="Freescale SDHC version 1.0"/>
        <Enum name="10000" start="0b10000" description="Freescale SDHC version 2.0"/>
        <Enum name="10001" start="0b10001" description="Freescale SDHC version 2.1"/>
        <Enum name="10010" start="0b10010" description="Freescale SDHC version 2.2"/>
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="ENET" start="0x400C0000">
    <Register start="+0x4" size="4" name="ENET_EIR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="15" size="1" name="TS_TIMER"/>
      <BitField start="16" size="1" name="TS_AVAIL"/>
      <BitField start="17" size="1" name="WAKEUP"/>
      <BitField start="18" size="1" name="PLR"/>
      <BitField start="19" size="1" name="UN"/>
      <BitField start="20" size="1" name="RL"/>
      <BitField start="21" size="1" name="LC"/>
      <BitField start="22" size="1" name="EBERR"/>
      <BitField start="23" size="1" name="MII"/>
      <BitField start="24" size="1" name="RXB"/>
      <BitField start="25" size="1" name="RXF"/>
      <BitField start="26" size="1" name="TXB"/>
      <BitField start="27" size="1" name="TXF"/>
      <BitField start="28" size="1" name="GRA"/>
      <BitField start="29" size="1" name="BABT"/>
      <BitField start="30" size="1" name="BABR"/>
    </Register>
    <Register start="+0x8" size="4" name="ENET_EIMR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="15" size="1" name="TS_TIMER"/>
      <BitField start="16" size="1" name="TS_AVAIL"/>
      <BitField start="17" size="1" name="WAKEUP"/>
      <BitField start="18" size="1" name="PLR"/>
      <BitField start="19" size="1" name="UN"/>
      <BitField start="20" size="1" name="RL"/>
      <BitField start="21" size="1" name="LC"/>
      <BitField start="22" size="1" name="EBERR"/>
      <BitField start="23" size="1" name="MII"/>
      <BitField start="24" size="1" name="RXB"/>
      <BitField start="25" size="1" name="RXF"/>
      <BitField start="26" size="1" name="TXB">
        <Enum name="0" start="0b0" description="The corresponding interrupt source is masked."/>
        <Enum name="1" start="0b1" description="The corresponding interrupt source is not masked."/>
      </BitField>
      <BitField start="27" size="1" name="TXF">
        <Enum name="0" start="0b0" description="The corresponding interrupt source is masked."/>
        <Enum name="1" start="0b1" description="The corresponding interrupt source is not masked."/>
      </BitField>
      <BitField start="28" size="1" name="GRA">
        <Enum name="0" start="0b0" description="The corresponding interrupt source is masked."/>
        <Enum name="1" start="0b1" description="The corresponding interrupt source is not masked."/>
      </BitField>
      <BitField start="29" size="1" name="BABT">
        <Enum name="0" start="0b0" description="The corresponding interrupt source is masked."/>
        <Enum name="1" start="0b1" description="The corresponding interrupt source is not masked."/>
      </BitField>
      <BitField start="30" size="1" name="BABR">
        <Enum name="0" start="0b0" description="The corresponding interrupt source is masked."/>
        <Enum name="1" start="0b1" description="The corresponding interrupt source is not masked."/>
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="ENET_RDAR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="1" name="RDAR"/>
    </Register>
    <Register start="+0x14" size="4" name="ENET_TDAR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="1" name="TDAR"/>
    </Register>
    <Register start="+0x24" size="4" name="ENET_ECR" access="Read/Write" reset_value="0xF0000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="RESET"/>
      <BitField start="1" size="1" name="ETHEREN">
        <Enum name="0" start="0b0" description="Reception immediately stops and transmission stops after a bad CRC is appended to any currently transmitted frame."/>
        <Enum name="1" start="0b1" description="MAC is enabled, and reception and transmission are possible."/>
      </BitField>
      <BitField start="2" size="1" name="MAGICEN">
        <Enum name="0" start="0b0" description="Magic detection logic disabled"/>
        <Enum name="1" start="0b1" description="The MAC core detects magic packets and asserts EIR[WAKEUP] when a frame is detected."/>
      </BitField>
      <BitField start="3" size="1" name="SLEEP">
        <Enum name="0" start="0b0" description="Normal operating mode."/>
        <Enum name="1" start="0b1" description="Sleep mode."/>
      </BitField>
      <BitField start="4" size="1" name="EN1588">
        <Enum name="0" start="0b0" description="Legacy FEC buffer descriptors and functions enabled."/>
        <Enum name="1" start="0b1" description="Enhanced frame time-stamping functions enabled."/>
      </BitField>
      <BitField start="6" size="1" name="DBGEN">
        <Enum name="0" start="0b0" description="MAC continues operation in debug mode."/>
        <Enum name="1" start="0b1" description="MAC enters hardware freeze mode when the processor is in debug mode."/>
      </BitField>
      <BitField start="7" size="1" name="STOPEN"/>
      <BitField start="8" size="1" name="DBSWP">
        <Enum name="0" start="0b0" description="The buffer descriptor bytes are not swapped to support big-endian devices"/>
        <Enum name="1" start="0b1" description="The buffer descriptor bytes are swapped to support little-endian devices"/>
      </BitField>
    </Register>
    <Register start="+0x40" size="4" name="ENET_MMFR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="DATA"/>
      <BitField start="16" size="2" name="TA"/>
      <BitField start="18" size="5" name="RA"/>
      <BitField start="23" size="5" name="PA"/>
      <BitField start="28" size="2" name="OP">
        <Enum name="00" start="0b00" description="Write frame operation, but not MII compliant."/>
        <Enum name="01" start="0b01" description="Write frame operation for a valid MII management frame."/>
        <Enum name="10" start="0b10" description="Read frame operation for a valid MII management frame."/>
        <Enum name="11" start="0b11" description="Read frame operation, but not MII compliant."/>
      </BitField>
      <BitField start="30" size="2" name="ST"/>
    </Register>
    <Register start="+0x44" size="4" name="ENET_MSCR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="6" name="MII_SPEED"/>
      <BitField start="7" size="1" name="DIS_PRE">
        <Enum name="0" start="0b0" description="Preamble enabled."/>
        <Enum name="1" start="0b1" description="Preamble (32 ones) is not prepended to the MII management frame."/>
      </BitField>
      <BitField start="8" size="3" name="HOLDTIME">
        <Enum name="000" start="0b000" description="1 internal module clock cycle"/>
        <Enum name="001" start="0b001" description="2 internal module clock cycles"/>
        <Enum name="010" start="0b010" description="3 internal module clock cycles"/>
        <Enum name="111" start="0b111" description="8 internal module clock cycles"/>
      </BitField>
    </Register>
    <Register start="+0x64" size="4" name="ENET_MIBC" access="Read/Write" reset_value="0xC0000000" reset_mask="0xFFFFFFFF">
      <BitField start="29" size="1" name="MIB_CLEAR"/>
      <BitField start="30" size="1" name="MIB_IDLE"/>
      <BitField start="31" size="1" name="MIB_DIS"/>
    </Register>
    <Register start="+0x84" size="4" name="ENET_RCR" access="Read/Write" reset_value="0x5EE0001" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LOOP">
        <Enum name="0" start="0b0" description="Loopback disabled."/>
        <Enum name="1" start="0b1" description="Transmitted frames are looped back internal to the device and transmit MII output signals are not asserted. DRT must be cleared. ."/>
      </BitField>
      <BitField start="1" size="1" name="DRT">
        <Enum name="0" start="0b0" description="Receive path operates independently of transmit (use for full duplex or to monitor transmit activity in half duplex mode)."/>
        <Enum name="1" start="0b1" description="Disable reception of frames while transmitting (normally used for half duplex mode)."/>
      </BitField>
      <BitField start="2" size="1" name="MII_MODE">
        <Enum name="0" start="0b0" description="Reserved."/>
        <Enum name="1" start="0b1" description="MII or RMII mode, as indicated by the RMII_MODE bit"/>
      </BitField>
      <BitField start="3" size="1" name="PROM">
        <Enum name="0" start="0b0" description="Disabled"/>
        <Enum name="1" start="0b1" description="Enabled"/>
      </BitField>
      <BitField start="4" size="1" name="BC_REJ"/>
      <BitField start="5" size="1" name="FCE"/>
      <BitField start="8" size="1" name="RMII_MODE">
        <Enum name="0" start="0b0" description="MAC configured for MII mode."/>
        <Enum name="1" start="0b1" description="MAC configured for RMII operation."/>
      </BitField>
      <BitField start="9" size="1" name="RMII_10T">
        <Enum name="0" start="0b0" description="100 Mbps operation"/>
        <Enum name="1" start="0b1" description="10 Mbps operation"/>
      </BitField>
      <BitField start="12" size="1" name="PADEN">
        <Enum name="0" start="0b0" description="No padding is removed on receive by the MAC."/>
        <Enum name="1" start="0b1" description="Padding is removed from received frames."/>
      </BitField>
      <BitField start="13" size="1" name="PAUFWD">
        <Enum name="0" start="0b0" description="Pause frames are terminated and discarded in the MAC."/>
        <Enum name="1" start="0b1" description="Pause frames are forwarded to the user application."/>
      </BitField>
      <BitField start="14" size="1" name="CRCFWD">
        <Enum name="0" start="0b0" description="The CRC field of received frames is transmitted to the user application."/>
        <Enum name="1" start="0b1" description="The CRC field is stripped from the frame."/>
      </BitField>
      <BitField start="15" size="1" name="CFEN">
        <Enum name="0" start="0b0" description="MAC control frames with any opcode other than 0x0001 are accepted and forwarded to the client interface."/>
        <Enum name="1" start="0b1" description="MAC control frames with any opcode other than 0x0001 (pause frame) are silently discarded."/>
      </BitField>
      <BitField start="16" size="14" name="MAX_FL"/>
      <BitField start="30" size="1" name="NLC">
        <Enum name="0" start="0b0" description="The payload length check is disabled"/>
        <Enum name="1" start="0b1" description="The core checks the frame's payload length with the frame length/type field. Errors are indicated in the EIR[PLC] bit."/>
      </BitField>
      <BitField start="31" size="1" name="GRS"/>
    </Register>
    <Register start="+0xC4" size="4" name="ENET_TCR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="GTS"/>
      <BitField start="2" size="1" name="FDEN"/>
      <BitField start="3" size="1" name="TFC_PAUSE">
        <Enum name="0" start="0b0" description="No PAUSE frame transmitted."/>
        <Enum name="1" start="0b1" description="The MAC stops transmission of data frames after the current transmission is complete."/>
      </BitField>
      <BitField start="4" size="1" name="RFC_PAUSE"/>
      <BitField start="5" size="3" name="ADDSEL">
        <Enum name="000" start="0b000" description="Node MAC address programmed on PADDR1/2 registers."/>
        <Enum name="100" start="0b100" description="Reserved"/>
        <Enum name="101" start="0b101" description="Reserved"/>
        <Enum name="110" start="0b110" description="Reserved"/>
      </BitField>
      <BitField start="8" size="1" name="ADDINS">
        <Enum name="0" start="0b0" description="The source MAC address is not modified by the MAC."/>
        <Enum name="1" start="0b1" description="The MAC overwrites the source MAC address with the programmed MAC address according to ADDSEL."/>
      </BitField>
      <BitField start="9" size="1" name="CRCFWD">
        <Enum name="0" start="0b0" description="TxBD[TC] controls whether the frame has a CRC from the application"/>
        <Enum name="1" start="0b1" description="The transmitter does not append any CRC to transmitted frames as it is expecting a frame with CRC from the application."/>
      </BitField>
    </Register>
    <Register start="+0xE4" size="4" name="ENET_PALR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PADDR1"/>
    </Register>
    <Register start="+0xE8" size="4" name="ENET_PAUR" access="Read/Write" reset_value="0x8808" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TYPE"/>
      <BitField start="16" size="16" name="PADDR2"/>
    </Register>
    <Register start="+0xEC" size="4" name="ENET_OPD" access="Read/Write" reset_value="0x10000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PAUSE_DUR"/>
      <BitField start="16" size="16" name="OPCODE"/>
    </Register>
    <Register start="+0x118" size="4" name="ENET_IAUR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="IADDR1"/>
    </Register>
    <Register start="+0x11C" size="4" name="ENET_IALR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="IADDR2"/>
    </Register>
    <Register start="+0x120" size="4" name="ENET_GAUR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="GADDR1"/>
    </Register>
    <Register start="+0x124" size="4" name="ENET_GALR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="GADDR2"/>
    </Register>
    <Register start="+0x144" size="4" name="ENET_TFWR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="TFWR">
        <Enum name="000000" start="0b000000" description="64 bytes written"/>
        <Enum name="000001" start="0b000001" description="64 bytes written"/>
        <Enum name="000010" start="0b000010" description="128 bytes written"/>
        <Enum name="000011" start="0b000011" description="192 bytes written"/>
        <Enum name="111111" start="0b111111" description="4032 bytes written"/>
      </BitField>
      <BitField start="8" size="1" name="STRFWD">
        <Enum name="0" start="0b0" description="Disabled, the transmission start threshold is programmed in TFWR."/>
        <Enum name="1" start="0b1" description="Enabled."/>
      </BitField>
    </Register>
    <Register start="+0x180" size="4" name="ENET_RDSR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="29" name="R_DES_START"/>
    </Register>
    <Register start="+0x184" size="4" name="ENET_TDSR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="29" name="X_DES_START"/>
    </Register>
    <Register start="+0x188" size="4" name="ENET_MRBR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="10" name="R_BUF_SIZE"/>
    </Register>
    <Register start="+0x190" size="4" name="ENET_RSFL" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="RX_SECTION_FULL"/>
    </Register>
    <Register start="+0x194" size="4" name="ENET_RSEM" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="RX_SECTION_EMPTY"/>
    </Register>
    <Register start="+0x198" size="4" name="ENET_RAEM" access="Read/Write" reset_value="0x4" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="RX_ALMOST_EMPTY"/>
    </Register>
    <Register start="+0x19C" size="4" name="ENET_RAFL" access="Read/Write" reset_value="0x4" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="RX_ALMOST_FULL"/>
    </Register>
    <Register start="+0x1A0" size="4" name="ENET_TSEM" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TX_SECTION_EMPTY"/>
    </Register>
    <Register start="+0x1A4" size="4" name="ENET_TAEM" access="Read/Write" reset_value="0x4" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TX_ALMOST_EMPTY"/>
    </Register>
    <Register start="+0x1A8" size="4" name="ENET_TAFL" access="Read/Write" reset_value="0x8" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TX_ALMOST_FULL"/>
    </Register>
    <Register start="+0x1AC" size="4" name="ENET_TIPG" access="Read/Write" reset_value="0xC" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="IPG"/>
    </Register>
    <Register start="+0x1B0" size="4" name="ENET_FTRL" access="Read/Write" reset_value="0x7FF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="14" name="TRUNC_FL"/>
    </Register>
    <Register start="+0x1C0" size="4" name="ENET_TACC" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SHIFT16">
        <Enum name="0" start="0b0" description="Disabled."/>
        <Enum name="1" start="0b1" description="Indicates to the transmit data FIFO, that the written frames contain two additional octets before the frame data. This means the actual frame starts at bit 16 of the first word written into the FIFO. This function allows putting the frame payload on a 32-bit boundary in memory, as the 14-byte Ethernet header is extended to a 16-byte header."/>
      </BitField>
      <BitField start="3" size="1" name="IPCHK">
        <Enum name="0" start="0b0" description="Checksum is not inserted."/>
        <Enum name="1" start="0b1" description="If an IP frame is transmitted, the checksum is inserted automatically. The IP header checksum field must be cleared. If a non-IP frame is transmitted the frame is not modified."/>
      </BitField>
      <BitField start="4" size="1" name="PROCHK">
        <Enum name="0" start="0b0" description="Checksum not inserted."/>
        <Enum name="1" start="0b1" description="If an IP frame with a known protocol is transmitted, the checksum is inserted automatically into the frame. The checksum field must be cleared. The other frames are not modified."/>
      </BitField>
    </Register>
    <Register start="+0x1C4" size="4" name="ENET_RACC" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PADREM">
        <Enum name="0" start="0b0" description="Padding not removed."/>
        <Enum name="1" start="0b1" description="Any bytes following the IP payload section of the frame are removed from the frame."/>
      </BitField>
      <BitField start="1" size="1" name="IPDIS">
        <Enum name="0" start="0b0" description="Frames with wrong IPv4 header checksum are not discarded."/>
        <Enum name="1" start="0b1" description="If an IPv4 frame is received with a mismatching header checksum, the frame is discarded. IPv6 has no header checksum and is not affected by this setting. Discarding is only available when the RX FIFO operates in store and forward mode (RSFL cleared)."/>
      </BitField>
      <BitField start="2" size="1" name="PRODIS">
        <Enum name="0" start="0b0" description="Frames with wrong checksum are not discarded."/>
        <Enum name="1" start="0b1" description="If a TCP/IP, UDP/IP, or ICMP/IP frame is received that has a wrong TCP, UDP, or ICMP checksum, the frame is discarded. Discarding is only available when the RX FIFO operates in store and forward mode (RSFL cleared)."/>
      </BitField>
      <BitField start="6" size="1" name="LINEDIS">
        <Enum name="0" start="0b0" description="Frames with errors are not discarded."/>
        <Enum name="1" start="0b1" description="Any frame received with a CRC, length, or PHY error is automatically discarded and not forwarded to the user application interface."/>
      </BitField>
      <BitField start="7" size="1" name="SHIFT16">
        <Enum name="0" start="0b0" description="Disabled."/>
        <Enum name="1" start="0b1" description="Instructs the MAC to write two additional bytes in front of each frame received into the RX FIFO."/>
      </BitField>
    </Register>
    <Register start="+0x200" size="4" name="ENET_RMON_T_DROP" access="Read/Write" reset_value="0" reset_mask="0"/>
    <Register start="+0x204" size="4" name="ENET_RMON_T_PACKETS" access="Read/Write" reset_value="0" reset_mask="0"/>
    <Register start="+0x208" size="4" name="ENET_RMON_T_BC_PKT" access="Read/Write" reset_value="0" reset_mask="0"/>
    <Register start="+0x20C" size="4" name="ENET_RMON_T_MC_PKT" access="Read/Write" reset_value="0" reset_mask="0"/>
    <Register start="+0x210" size="4" name="ENET_RMON_T_CRC_ALIGN" access="Read/Write" reset_value="0" reset_mask="0"/>
    <Register start="+0x214" size="4" name="ENET_RMON_T_UNDERSIZE" access="Read/Write" reset_value="0" reset_mask="0"/>
    <Register start="+0x218" size="4" name="ENET_RMON_T_OVERSIZE" access="Read/Write" reset_value="0" reset_mask="0"/>
    <Register start="+0x21C" size="4" name="ENET_RMON_T_FRAG" access="Read/Write" reset_value="0" reset_mask="0"/>
    <Register start="+0x220" size="4" name="ENET_RMON_T_JAB" access="Read/Write" reset_value="0" reset_mask="0"/>
    <Register start="+0x224" size="4" name="ENET_RMON_T_COL" access="Read/Write" reset_value="0" reset_mask="0"/>
    <Register start="+0x228" size="4" name="ENET_RMON_T_P64" access="Read/Write" reset_value="0" reset_mask="0"/>
    <Register start="+0x22C" size="4" name="ENET_RMON_T_P65TO127" access="Read/Write" reset_value="0" reset_mask="0"/>
    <Register start="+0x230" size="4" name="ENET_RMON_T_P128TO255" access="Read/Write" reset_value="0" reset_mask="0"/>
    <Register start="+0x234" size="4" name="ENET_RMON_T_P256TO511" access="Read/Write" reset_value="0" reset_mask="0"/>
    <Register start="+0x238" size="4" name="ENET_RMON_T_P512TO1023" access="Read/Write" reset_value="0" reset_mask="0"/>
    <Register start="+0x23C" size="4" name="ENET_RMON_T_P1024TO2047" access="Read/Write" reset_value="0" reset_mask="0"/>
    <Register start="+0x240" size="4" name="ENET_RMON_T_P_GTE2048" access="Read/Write" reset_value="0" reset_mask="0"/>
    <Register start="+0x244" size="4" name="ENET_RMON_T_OCTETS" access="Read/Write" reset_value="0" reset_mask="0"/>
    <Register start="+0x248" size="4" name="ENET_IEEE_T_DROP" access="Read/Write" reset_value="0" reset_mask="0"/>
    <Register start="+0x24C" size="4" name="ENET_IEEE_T_FRAME_OK" access="Read/Write" reset_value="0" reset_mask="0"/>
    <Register start="+0x250" size="4" name="ENET_IEEE_T_1COL" access="Read/Write" reset_value="0" reset_mask="0"/>
    <Register start="+0x254" size="4" name="ENET_IEEE_T_MCOL" access="Read/Write" reset_value="0" reset_mask="0"/>
    <Register start="+0x258" size="4" name="ENET_IEEE_T_DEF" access="Read/Write" reset_value="0" reset_mask="0"/>
    <Register start="+0x25C" size="4" name="ENET_IEEE_T_LCOL" access="Read/Write" reset_value="0" reset_mask="0"/>
    <Register start="+0x260" size="4" name="ENET_IEEE_T_EXCOL" access="Read/Write" reset_value="0" reset_mask="0"/>
    <Register start="+0x264" size="4" name="ENET_IEEE_T_MACERR" access="Read/Write" reset_value="0" reset_mask="0"/>
    <Register start="+0x268" size="4" name="ENET_IEEE_T_CSERR" access="Read/Write" reset_value="0" reset_mask="0"/>
    <Register start="+0x26C" size="4" name="ENET_IEEE_T_SQE" access="Read/Write" reset_value="0" reset_mask="0"/>
    <Register start="+0x270" size="4" name="ENET_IEEE_T_FDXFC" access="Read/Write" reset_value="0" reset_mask="0"/>
    <Register start="+0x274" size="4" name="ENET_IEEE_T_OCTETS_OK" access="Read/Write" reset_value="0" reset_mask="0"/>
    <Register start="+0x284" size="4" name="ENET_RMON_R_PACKETS" access="Read/Write" reset_value="0" reset_mask="0"/>
    <Register start="+0x288" size="4" name="ENET_RMON_R_BC_PKT" access="Read/Write" reset_value="0" reset_mask="0"/>
    <Register start="+0x28C" size="4" name="ENET_RMON_R_MC_PKT" access="Read/Write" reset_value="0" reset_mask="0"/>
    <Register start="+0x290" size="4" name="ENET_RMON_R_CRC_ALIGN" access="Read/Write" reset_value="0" reset_mask="0"/>
    <Register start="+0x294" size="4" name="ENET_RMON_R_UNDERSIZE" access="Read/Write" reset_value="0" reset_mask="0"/>
    <Register start="+0x298" size="4" name="ENET_RMON_R_OVERSIZE" access="Read/Write" reset_value="0" reset_mask="0"/>
    <Register start="+0x29C" size="4" name="ENET_RMON_R_FRAG" access="Read/Write" reset_value="0" reset_mask="0"/>
    <Register start="+0x2A0" size="4" name="ENET_RMON_R_JAB" access="Read/Write" reset_value="0" reset_mask="0"/>
    <Register start="+0x2A4" size="4" name="ENET_RMON_R_RESVD_0" access="Read/Write" reset_value="0" reset_mask="0"/>
    <Register start="+0x2A8" size="4" name="ENET_RMON_R_P64" access="Read/Write" reset_value="0" reset_mask="0"/>
    <Register start="+0x2AC" size="4" name="ENET_RMON_R_P65TO127" access="Read/Write" reset_value="0" reset_mask="0"/>
    <Register start="+0x2B0" size="4" name="ENET_RMON_R_P128TO255" access="Read/Write" reset_value="0" reset_mask="0"/>
    <Register start="+0x2B4" size="4" name="ENET_RMON_R_P256TO511" access="Read/Write" reset_value="0" reset_mask="0"/>
    <Register start="+0x2B8" size="4" name="ENET_RMON_R_P512TO1023" access="Read/Write" reset_value="0" reset_mask="0"/>
    <Register start="+0x2BC" size="4" name="ENET_RMON_R_P1024TO2047" access="Read/Write" reset_value="0" reset_mask="0"/>
    <Register start="+0x2C0" size="4" name="ENET_RMON_R_P_GTE2048" access="Read/Write" reset_value="0" reset_mask="0"/>
    <Register start="+0x2C4" size="4" name="ENET_RMON_R_OCTETS" access="Read/Write" reset_value="0" reset_mask="0"/>
    <Register start="+0x2C8" size="4" name="ENET_IEEE_R_DROP" access="Read/Write" reset_value="0" reset_mask="0"/>
    <Register start="+0x2CC" size="4" name="ENET_IEEE_R_FRAME_OK" access="Read/Write" reset_value="0" reset_mask="0"/>
    <Register start="+0x2D0" size="4" name="ENET_IEEE_R_CRC" access="Read/Write" reset_value="0" reset_mask="0"/>
    <Register start="+0x2D4" size="4" name="ENET_IEEE_R_ALIGN" access="Read/Write" reset_value="0" reset_mask="0"/>
    <Register start="+0x2D8" size="4" name="ENET_IEEE_R_MACERR" access="Read/Write" reset_value="0" reset_mask="0"/>
    <Register start="+0x2DC" size="4" name="ENET_IEEE_R_FDXFC" access="Read/Write" reset_value="0" reset_mask="0"/>
    <Register start="+0x2E0" size="4" name="ENET_IEEE_R_OCTETS_OK" access="Read/Write" reset_value="0" reset_mask="0"/>
    <Register start="+0x400" size="4" name="ENET_ATCR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="EN">
        <Enum name="0" start="0b0" description="The timer stops at the current value."/>
        <Enum name="1" start="0b1" description="The timer starts incrementing."/>
      </BitField>
      <BitField start="2" size="1" name="OFFEN">
        <Enum name="0" start="0b0" description="Disable."/>
        <Enum name="1" start="0b1" description="The timer can be reset to zero when the given offset time is reached (offset event). The bit is cleared when the offset event is reached, so no further event occurs until the bit is set again. Set the timer offset value before setting this bit."/>
      </BitField>
      <BitField start="3" size="1" name="OFFRST">
        <Enum name="0" start="0b0" description="The timer is not affected and no action occurs (besides clearing OFFEN) when the offset is reached."/>
        <Enum name="1" start="0b1" description="If OFFEN is set, the timer resets to zero when the offset setting is reached. The offset event does not cause a timer interrupt."/>
      </BitField>
      <BitField start="4" size="1" name="PEREN">
        <Enum name="0" start="0b0" description="Disable."/>
        <Enum name="1" start="0b1" description="A period event interrupt can be generated (EIR[TS_TIMER]) and the event signal output is asserted when the timer wraps around according to the periodic setting ATPER. Set the timer period value before setting this bit. Not all devices contain the event signal output. See the Chip Configuration details."/>
      </BitField>
      <BitField start="7" size="1" name="PINPER">
        <Enum name="0" start="0b0" description="Disable."/>
        <Enum name="1" start="0b1" description="Enable."/>
      </BitField>
      <BitField start="9" size="1" name="RESTART"/>
      <BitField start="11" size="1" name="CAPTURE">
        <Enum name="0" start="0b0" description="No effect."/>
        <Enum name="1" start="0b1" description="The current time is captured and can be read from the ATVR register."/>
      </BitField>
      <BitField start="13" size="1" name="SLAVE">
        <Enum name="0" start="0b0" description="The timer is active and all configuration bits in this register are relevant."/>
        <Enum name="1" start="0b1" description="The internal timer is disabled and the externally provided timer value is used. All other bits, except CAPTURE, in this register have no effect. CAPTURE can still be used to capture the current timer value."/>
      </BitField>
    </Register>
    <Register start="+0x404" size="4" name="ENET_ATVR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ATIME"/>
    </Register>
    <Register start="+0x408" size="4" name="ENET_ATOFF" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="OFFSET"/>
    </Register>
    <Register start="+0x40C" size="4" name="ENET_ATPER" access="Read/Write" reset_value="0x3B9ACA00" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PERIOD"/>
    </Register>
    <Register start="+0x410" size="4" name="ENET_ATCOR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="31" name="COR"/>
    </Register>
    <Register start="+0x414" size="4" name="ENET_ATINC" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="INC"/>
      <BitField start="8" size="7" name="INC_CORR"/>
    </Register>
    <Register start="+0x418" size="4" name="ENET_ATSTMP" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TIMESTAMP"/>
    </Register>
    <Register start="+0x604" size="4" name="ENET_TGSR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TF0">
        <Enum name="0" start="0b0" description="Timer Flag for Channel 0 is clear"/>
        <Enum name="1" start="0b1" description="Timer Flag for Channel 0 is set"/>
      </BitField>
      <BitField start="1" size="1" name="TF1">
        <Enum name="0" start="0b0" description="Timer Flag for Channel 1 is clear"/>
        <Enum name="1" start="0b1" description="Timer Flag for Channel 1 is set"/>
      </BitField>
      <BitField start="2" size="1" name="TF2">
        <Enum name="0" start="0b0" description="Timer Flag for Channel 2 is clear"/>
        <Enum name="1" start="0b1" description="Timer Flag for Channel 2 is set"/>
      </BitField>
      <BitField start="3" size="1" name="TF3">
        <Enum name="0" start="0b0" description="Timer Flag for Channel 3 is clear"/>
        <Enum name="1" start="0b1" description="Timer Flag for Channel 3 is set"/>
      </BitField>
    </Register>
    <Register start="+0x608+0" size="4" name="ENET_TCSR0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TDRE">
        <Enum name="0" start="0b0" description="DMA request is disabled"/>
        <Enum name="1" start="0b1" description="DMA request is enabled"/>
      </BitField>
      <BitField start="2" size="4" name="TMODE">
        <Enum name="0000" start="0b0000" description="Timer Channel is disabled."/>
        <Enum name="0001" start="0b0001" description="Timer Channel is configured for Input Capture on rising edge"/>
        <Enum name="0010" start="0b0010" description="Timer Channel is configured for Input Capture on falling edge"/>
        <Enum name="0011" start="0b0011" description="Timer Channel is configured for Input Capture on both edges"/>
        <Enum name="0100" start="0b0100" description="Timer Channel is configured for Output Compare - software only"/>
        <Enum name="0101" start="0b0101" description="Timer Channel is configured for Output Compare - toggle output on compare"/>
        <Enum name="0110" start="0b0110" description="Timer Channel is configured for Output Compare - clear output on compare"/>
        <Enum name="0111" start="0b0111" description="Timer Channel is configured for Output Compare - set output on compare"/>
        <Enum name="1000" start="0b1000" description="Reserved"/>
        <Enum name="1010" start="0b1010" description="Timer Channel is configured for Output Compare - clear output on compare, set output on overflow"/>
        <Enum name="10x1" start="0b10x1" description="Timer Channel is configured for Output Compare - set output on compare, clear output on overflow"/>
        <Enum name="1100" start="0b1100" description="Reserved"/>
        <Enum name="1110" start="0b1110" description="Timer Channel is configured for Output Compare - pulse output low on compare for one 1588 clock cycle"/>
        <Enum name="1111" start="0b1111" description="Timer Channel is configured for Output Compare - pulse output high on compare for one 1588 clock cycle"/>
      </BitField>
      <BitField start="6" size="1" name="TIE">
        <Enum name="0" start="0b0" description="Interrupt is disabled"/>
        <Enum name="1" start="0b1" description="Interrupt is enabled"/>
      </BitField>
      <BitField start="7" size="1" name="TF">
        <Enum name="0" start="0b0" description="Input Capture or Output Compare has not occurred"/>
        <Enum name="1" start="0b1" description="Input Capture or Output Compare has occurred"/>
      </BitField>
    </Register>
    <Register start="+0x608+8" size="4" name="ENET_TCSR1" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TDRE">
        <Enum name="0" start="0b0" description="DMA request is disabled"/>
        <Enum name="1" start="0b1" description="DMA request is enabled"/>
      </BitField>
      <BitField start="2" size="4" name="TMODE">
        <Enum name="0000" start="0b0000" description="Timer Channel is disabled."/>
        <Enum name="0001" start="0b0001" description="Timer Channel is configured for Input Capture on rising edge"/>
        <Enum name="0010" start="0b0010" description="Timer Channel is configured for Input Capture on falling edge"/>
        <Enum name="0011" start="0b0011" description="Timer Channel is configured for Input Capture on both edges"/>
        <Enum name="0100" start="0b0100" description="Timer Channel is configured for Output Compare - software only"/>
        <Enum name="0101" start="0b0101" description="Timer Channel is configured for Output Compare - toggle output on compare"/>
        <Enum name="0110" start="0b0110" description="Timer Channel is configured for Output Compare - clear output on compare"/>
        <Enum name="0111" start="0b0111" description="Timer Channel is configured for Output Compare - set output on compare"/>
        <Enum name="1000" start="0b1000" description="Reserved"/>
        <Enum name="1010" start="0b1010" description="Timer Channel is configured for Output Compare - clear output on compare, set output on overflow"/>
        <Enum name="10x1" start="0b10x1" description="Timer Channel is configured for Output Compare - set output on compare, clear output on overflow"/>
        <Enum name="1100" start="0b1100" description="Reserved"/>
        <Enum name="1110" start="0b1110" description="Timer Channel is configured for Output Compare - pulse output low on compare for one 1588 clock cycle"/>
        <Enum name="1111" start="0b1111" description="Timer Channel is configured for Output Compare - pulse output high on compare for one 1588 clock cycle"/>
      </BitField>
      <BitField start="6" size="1" name="TIE">
        <Enum name="0" start="0b0" description="Interrupt is disabled"/>
        <Enum name="1" start="0b1" description="Interrupt is enabled"/>
      </BitField>
      <BitField start="7" size="1" name="TF">
        <Enum name="0" start="0b0" description="Input Capture or Output Compare has not occurred"/>
        <Enum name="1" start="0b1" description="Input Capture or Output Compare has occurred"/>
      </BitField>
    </Register>
    <Register start="+0x608+16" size="4" name="ENET_TCSR2" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TDRE">
        <Enum name="0" start="0b0" description="DMA request is disabled"/>
        <Enum name="1" start="0b1" description="DMA request is enabled"/>
      </BitField>
      <BitField start="2" size="4" name="TMODE">
        <Enum name="0000" start="0b0000" description="Timer Channel is disabled."/>
        <Enum name="0001" start="0b0001" description="Timer Channel is configured for Input Capture on rising edge"/>
        <Enum name="0010" start="0b0010" description="Timer Channel is configured for Input Capture on falling edge"/>
        <Enum name="0011" start="0b0011" description="Timer Channel is configured for Input Capture on both edges"/>
        <Enum name="0100" start="0b0100" description="Timer Channel is configured for Output Compare - software only"/>
        <Enum name="0101" start="0b0101" description="Timer Channel is configured for Output Compare - toggle output on compare"/>
        <Enum name="0110" start="0b0110" description="Timer Channel is configured for Output Compare - clear output on compare"/>
        <Enum name="0111" start="0b0111" description="Timer Channel is configured for Output Compare - set output on compare"/>
        <Enum name="1000" start="0b1000" description="Reserved"/>
        <Enum name="1010" start="0b1010" description="Timer Channel is configured for Output Compare - clear output on compare, set output on overflow"/>
        <Enum name="10x1" start="0b10x1" description="Timer Channel is configured for Output Compare - set output on compare, clear output on overflow"/>
        <Enum name="1100" start="0b1100" description="Reserved"/>
        <Enum name="1110" start="0b1110" description="Timer Channel is configured for Output Compare - pulse output low on compare for one 1588 clock cycle"/>
        <Enum name="1111" start="0b1111" description="Timer Channel is configured for Output Compare - pulse output high on compare for one 1588 clock cycle"/>
      </BitField>
      <BitField start="6" size="1" name="TIE">
        <Enum name="0" start="0b0" description="Interrupt is disabled"/>
        <Enum name="1" start="0b1" description="Interrupt is enabled"/>
      </BitField>
      <BitField start="7" size="1" name="TF">
        <Enum name="0" start="0b0" description="Input Capture or Output Compare has not occurred"/>
        <Enum name="1" start="0b1" description="Input Capture or Output Compare has occurred"/>
      </BitField>
    </Register>
    <Register start="+0x608+24" size="4" name="ENET_TCSR3" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TDRE">
        <Enum name="0" start="0b0" description="DMA request is disabled"/>
        <Enum name="1" start="0b1" description="DMA request is enabled"/>
      </BitField>
      <BitField start="2" size="4" name="TMODE">
        <Enum name="0000" start="0b0000" description="Timer Channel is disabled."/>
        <Enum name="0001" start="0b0001" description="Timer Channel is configured for Input Capture on rising edge"/>
        <Enum name="0010" start="0b0010" description="Timer Channel is configured for Input Capture on falling edge"/>
        <Enum name="0011" start="0b0011" description="Timer Channel is configured for Input Capture on both edges"/>
        <Enum name="0100" start="0b0100" description="Timer Channel is configured for Output Compare - software only"/>
        <Enum name="0101" start="0b0101" description="Timer Channel is configured for Output Compare - toggle output on compare"/>
        <Enum name="0110" start="0b0110" description="Timer Channel is configured for Output Compare - clear output on compare"/>
        <Enum name="0111" start="0b0111" description="Timer Channel is configured for Output Compare - set output on compare"/>
        <Enum name="1000" start="0b1000" description="Reserved"/>
        <Enum name="1010" start="0b1010" description="Timer Channel is configured for Output Compare - clear output on compare, set output on overflow"/>
        <Enum name="10x1" start="0b10x1" description="Timer Channel is configured for Output Compare - set output on compare, clear output on overflow"/>
        <Enum name="1100" start="0b1100" description="Reserved"/>
        <Enum name="1110" start="0b1110" description="Timer Channel is configured for Output Compare - pulse output low on compare for one 1588 clock cycle"/>
        <Enum name="1111" start="0b1111" description="Timer Channel is configured for Output Compare - pulse output high on compare for one 1588 clock cycle"/>
      </BitField>
      <BitField start="6" size="1" name="TIE">
        <Enum name="0" start="0b0" description="Interrupt is disabled"/>
        <Enum name="1" start="0b1" description="Interrupt is enabled"/>
      </BitField>
      <BitField start="7" size="1" name="TF">
        <Enum name="0" start="0b0" description="Input Capture or Output Compare has not occurred"/>
        <Enum name="1" start="0b1" description="Input Capture or Output Compare has occurred"/>
      </BitField>
    </Register>
    <Register start="+0x60C+0" size="4" name="ENET_TCCR0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TCC"/>
    </Register>
    <Register start="+0x60C+8" size="4" name="ENET_TCCR1" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TCC"/>
    </Register>
    <Register start="+0x60C+16" size="4" name="ENET_TCCR2" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TCC"/>
    </Register>
    <Register start="+0x60C+24" size="4" name="ENET_TCCR3" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TCC"/>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="DAC0" start="0x400CC000">
    <Register start="+0+0" size="1" name="DAC0_DAT0L" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA"/>
    </Register>
    <Register start="+0+2" size="1" name="DAC0_DAT1L" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA"/>
    </Register>
    <Register start="+0+4" size="1" name="DAC0_DAT2L" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA"/>
    </Register>
    <Register start="+0+6" size="1" name="DAC0_DAT3L" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA"/>
    </Register>
    <Register start="+0+8" size="1" name="DAC0_DAT4L" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA"/>
    </Register>
    <Register start="+0+10" size="1" name="DAC0_DAT5L" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA"/>
    </Register>
    <Register start="+0+12" size="1" name="DAC0_DAT6L" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA"/>
    </Register>
    <Register start="+0+14" size="1" name="DAC0_DAT7L" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA"/>
    </Register>
    <Register start="+0+16" size="1" name="DAC0_DAT8L" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA"/>
    </Register>
    <Register start="+0+18" size="1" name="DAC0_DAT9L" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA"/>
    </Register>
    <Register start="+0+20" size="1" name="DAC0_DAT10L" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA"/>
    </Register>
    <Register start="+0+22" size="1" name="DAC0_DAT11L" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA"/>
    </Register>
    <Register start="+0+24" size="1" name="DAC0_DAT12L" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA"/>
    </Register>
    <Register start="+0+26" size="1" name="DAC0_DAT13L" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA"/>
    </Register>
    <Register start="+0+28" size="1" name="DAC0_DAT14L" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA"/>
    </Register>
    <Register start="+0+30" size="1" name="DAC0_DAT15L" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA"/>
    </Register>
    <Register start="+0x1+0" size="1" name="DAC0_DAT0H" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA"/>
    </Register>
    <Register start="+0x1+2" size="1" name="DAC0_DAT1H" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA"/>
    </Register>
    <Register start="+0x1+4" size="1" name="DAC0_DAT2H" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA"/>
    </Register>
    <Register start="+0x1+6" size="1" name="DAC0_DAT3H" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA"/>
    </Register>
    <Register start="+0x1+8" size="1" name="DAC0_DAT4H" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA"/>
    </Register>
    <Register start="+0x1+10" size="1" name="DAC0_DAT5H" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA"/>
    </Register>
    <Register start="+0x1+12" size="1" name="DAC0_DAT6H" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA"/>
    </Register>
    <Register start="+0x1+14" size="1" name="DAC0_DAT7H" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA"/>
    </Register>
    <Register start="+0x1+16" size="1" name="DAC0_DAT8H" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA"/>
    </Register>
    <Register start="+0x1+18" size="1" name="DAC0_DAT9H" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA"/>
    </Register>
    <Register start="+0x1+20" size="1" name="DAC0_DAT10H" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA"/>
    </Register>
    <Register start="+0x1+22" size="1" name="DAC0_DAT11H" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA"/>
    </Register>
    <Register start="+0x1+24" size="1" name="DAC0_DAT12H" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA"/>
    </Register>
    <Register start="+0x1+26" size="1" name="DAC0_DAT13H" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA"/>
    </Register>
    <Register start="+0x1+28" size="1" name="DAC0_DAT14H" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA"/>
    </Register>
    <Register start="+0x1+30" size="1" name="DAC0_DAT15H" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA"/>
    </Register>
    <Register start="+0x20" size="1" name="DAC0_SR" access="Read/Write" reset_value="0x2" reset_mask="0xFF">
      <BitField start="0" size="1" name="DACBFRPBF">
        <Enum name="0" start="0b0" description="The DAC buffer read pointer is not equal to the DACBFUP."/>
        <Enum name="1" start="0b1" description="The DAC buffer read pointer is equal to the DACBFUP."/>
      </BitField>
      <BitField start="1" size="1" name="DACBFRPTF">
        <Enum name="0" start="0b0" description="The DAC buffer read pointer is not zero."/>
        <Enum name="1" start="0b1" description="The DAC buffer read pointer is zero."/>
      </BitField>
      <BitField start="2" size="1" name="DACBFWMF">
        <Enum name="0" start="0b0" description="The DAC buffer read pointer has not reached the watermark level."/>
        <Enum name="1" start="0b1" description="The DAC buffer read pointer has reached the watermark level."/>
      </BitField>
    </Register>
    <Register start="+0x21" size="1" name="DAC0_C0" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="DACBBIEN">
        <Enum name="0" start="0b0" description="The DAC buffer read pointer bottom flag interrupt is disabled."/>
        <Enum name="1" start="0b1" description="The DAC buffer read pointer bottom flag interrupt is enabled."/>
      </BitField>
      <BitField start="1" size="1" name="DACBTIEN">
        <Enum name="0" start="0b0" description="The DAC buffer read pointer top flag interrupt is disabled."/>
        <Enum name="1" start="0b1" description="The DAC buffer read pointer top flag interrupt is enabled."/>
      </BitField>
      <BitField start="2" size="1" name="DACBWIEN">
        <Enum name="0" start="0b0" description="The DAC buffer watermark interrupt is disabled."/>
        <Enum name="1" start="0b1" description="The DAC buffer watermark interrupt is enabled."/>
      </BitField>
      <BitField start="3" size="1" name="LPEN">
        <Enum name="0" start="0b0" description="high power mode."/>
        <Enum name="1" start="0b1" description="low power mode."/>
      </BitField>
      <BitField start="4" size="1" name="DACSWTRG">
        <Enum name="0" start="0b0" description="The DAC soft trigger is not valid."/>
        <Enum name="1" start="0b1" description="The DAC soft trigger is valid."/>
      </BitField>
      <BitField start="5" size="1" name="DACTRGSEL">
        <Enum name="0" start="0b0" description="The DAC hardware trigger is selected."/>
        <Enum name="1" start="0b1" description="The DAC software trigger is selected."/>
      </BitField>
      <BitField start="6" size="1" name="DACRFS">
        <Enum name="0" start="0b0" description="The DAC selets DACREF_1 as the reference voltage."/>
        <Enum name="1" start="0b1" description="The DAC selets DACREF_2 as the reference voltage."/>
      </BitField>
      <BitField start="7" size="1" name="DACEN">
        <Enum name="0" start="0b0" description="The DAC system is disabled."/>
        <Enum name="1" start="0b1" description="The DAC system is enabled."/>
      </BitField>
    </Register>
    <Register start="+0x22" size="1" name="DAC0_C1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="DACBFEN">
        <Enum name="0" start="0b0" description="Buffer read pointer disabled. The converted data is always the first word of the buffer."/>
        <Enum name="1" start="0b1" description="Buffer read pointer enabled. The converted data is the word that the read pointer points to. It means converted data can be from any word of the buffer."/>
      </BitField>
      <BitField start="1" size="2" name="DACBFMD">
        <Enum name="00" start="0b00" description="Normal Mode"/>
        <Enum name="01" start="0b01" description="Swing Mode"/>
        <Enum name="10" start="0b10" description="One-Time Scan Mode"/>
        <Enum name="11" start="0b11" description="Reserved"/>
      </BitField>
      <BitField start="3" size="2" name="DACBFWM">
        <Enum name="00" start="0b00" description="1 word"/>
        <Enum name="01" start="0b01" description="2 words"/>
        <Enum name="10" start="0b10" description="3 words"/>
        <Enum name="11" start="0b11" description="4 words"/>
      </BitField>
      <BitField start="7" size="1" name="DMAEN">
        <Enum name="0" start="0b0" description="DMA disabled."/>
        <Enum name="1" start="0b1" description="DMA enabled. When DMA enabled, DMA request will be generated by original interrupts. And interrupts will not be presented on this module at the same time."/>
      </BitField>
    </Register>
    <Register start="+0x23" size="1" name="DAC0_C2" access="Read/Write" reset_value="0xF" reset_mask="0xFF">
      <BitField start="0" size="4" name="DACBFUP"/>
      <BitField start="4" size="4" name="DACBFRP"/>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="DAC1" start="0x400CD000">
    <Register start="+0+0" size="1" name="DAC1_DAT0L" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA"/>
    </Register>
    <Register start="+0+2" size="1" name="DAC1_DAT1L" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA"/>
    </Register>
    <Register start="+0+4" size="1" name="DAC1_DAT2L" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA"/>
    </Register>
    <Register start="+0+6" size="1" name="DAC1_DAT3L" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA"/>
    </Register>
    <Register start="+0+8" size="1" name="DAC1_DAT4L" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA"/>
    </Register>
    <Register start="+0+10" size="1" name="DAC1_DAT5L" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA"/>
    </Register>
    <Register start="+0+12" size="1" name="DAC1_DAT6L" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA"/>
    </Register>
    <Register start="+0+14" size="1" name="DAC1_DAT7L" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA"/>
    </Register>
    <Register start="+0+16" size="1" name="DAC1_DAT8L" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA"/>
    </Register>
    <Register start="+0+18" size="1" name="DAC1_DAT9L" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA"/>
    </Register>
    <Register start="+0+20" size="1" name="DAC1_DAT10L" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA"/>
    </Register>
    <Register start="+0+22" size="1" name="DAC1_DAT11L" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA"/>
    </Register>
    <Register start="+0+24" size="1" name="DAC1_DAT12L" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA"/>
    </Register>
    <Register start="+0+26" size="1" name="DAC1_DAT13L" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA"/>
    </Register>
    <Register start="+0+28" size="1" name="DAC1_DAT14L" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA"/>
    </Register>
    <Register start="+0+30" size="1" name="DAC1_DAT15L" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA"/>
    </Register>
    <Register start="+0x1+0" size="1" name="DAC1_DAT0H" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA"/>
    </Register>
    <Register start="+0x1+2" size="1" name="DAC1_DAT1H" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA"/>
    </Register>
    <Register start="+0x1+4" size="1" name="DAC1_DAT2H" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA"/>
    </Register>
    <Register start="+0x1+6" size="1" name="DAC1_DAT3H" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA"/>
    </Register>
    <Register start="+0x1+8" size="1" name="DAC1_DAT4H" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA"/>
    </Register>
    <Register start="+0x1+10" size="1" name="DAC1_DAT5H" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA"/>
    </Register>
    <Register start="+0x1+12" size="1" name="DAC1_DAT6H" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA"/>
    </Register>
    <Register start="+0x1+14" size="1" name="DAC1_DAT7H" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA"/>
    </Register>
    <Register start="+0x1+16" size="1" name="DAC1_DAT8H" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA"/>
    </Register>
    <Register start="+0x1+18" size="1" name="DAC1_DAT9H" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA"/>
    </Register>
    <Register start="+0x1+20" size="1" name="DAC1_DAT10H" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA"/>
    </Register>
    <Register start="+0x1+22" size="1" name="DAC1_DAT11H" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA"/>
    </Register>
    <Register start="+0x1+24" size="1" name="DAC1_DAT12H" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA"/>
    </Register>
    <Register start="+0x1+26" size="1" name="DAC1_DAT13H" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA"/>
    </Register>
    <Register start="+0x1+28" size="1" name="DAC1_DAT14H" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA"/>
    </Register>
    <Register start="+0x1+30" size="1" name="DAC1_DAT15H" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA"/>
    </Register>
    <Register start="+0x20" size="1" name="DAC1_SR" access="Read/Write" reset_value="0x2" reset_mask="0xFF">
      <BitField start="0" size="1" name="DACBFRPBF">
        <Enum name="0" start="0b0" description="The DAC buffer read pointer is not equal to the DACBFUP."/>
        <Enum name="1" start="0b1" description="The DAC buffer read pointer is equal to the DACBFUP."/>
      </BitField>
      <BitField start="1" size="1" name="DACBFRPTF">
        <Enum name="0" start="0b0" description="The DAC buffer read pointer is not zero."/>
        <Enum name="1" start="0b1" description="The DAC buffer read pointer is zero."/>
      </BitField>
      <BitField start="2" size="1" name="DACBFWMF">
        <Enum name="0" start="0b0" description="The DAC buffer read pointer has not reached the watermark level."/>
        <Enum name="1" start="0b1" description="The DAC buffer read pointer has reached the watermark level."/>
      </BitField>
    </Register>
    <Register start="+0x21" size="1" name="DAC1_C0" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="DACBBIEN">
        <Enum name="0" start="0b0" description="The DAC buffer read pointer bottom flag interrupt is disabled."/>
        <Enum name="1" start="0b1" description="The DAC buffer read pointer bottom flag interrupt is enabled."/>
      </BitField>
      <BitField start="1" size="1" name="DACBTIEN">
        <Enum name="0" start="0b0" description="The DAC buffer read pointer top flag interrupt is disabled."/>
        <Enum name="1" start="0b1" description="The DAC buffer read pointer top flag interrupt is enabled."/>
      </BitField>
      <BitField start="2" size="1" name="DACBWIEN">
        <Enum name="0" start="0b0" description="The DAC buffer watermark interrupt is disabled."/>
        <Enum name="1" start="0b1" description="The DAC buffer watermark interrupt is enabled."/>
      </BitField>
      <BitField start="3" size="1" name="LPEN">
        <Enum name="0" start="0b0" description="high power mode."/>
        <Enum name="1" start="0b1" description="low power mode."/>
      </BitField>
      <BitField start="4" size="1" name="DACSWTRG">
        <Enum name="0" start="0b0" description="The DAC soft trigger is not valid."/>
        <Enum name="1" start="0b1" description="The DAC soft trigger is valid."/>
      </BitField>
      <BitField start="5" size="1" name="DACTRGSEL">
        <Enum name="0" start="0b0" description="The DAC hardware trigger is selected."/>
        <Enum name="1" start="0b1" description="The DAC software trigger is selected."/>
      </BitField>
      <BitField start="6" size="1" name="DACRFS">
        <Enum name="0" start="0b0" description="The DAC selets DACREF_1 as the reference voltage."/>
        <Enum name="1" start="0b1" description="The DAC selets DACREF_2 as the reference voltage."/>
      </BitField>
      <BitField start="7" size="1" name="DACEN">
        <Enum name="0" start="0b0" description="The DAC system is disabled."/>
        <Enum name="1" start="0b1" description="The DAC system is enabled."/>
      </BitField>
    </Register>
    <Register start="+0x22" size="1" name="DAC1_C1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="DACBFEN">
        <Enum name="0" start="0b0" description="Buffer read pointer disabled. The converted data is always the first word of the buffer."/>
        <Enum name="1" start="0b1" description="Buffer read pointer enabled. The converted data is the word that the read pointer points to. It means converted data can be from any word of the buffer."/>
      </BitField>
      <BitField start="1" size="2" name="DACBFMD">
        <Enum name="00" start="0b00" description="Normal Mode"/>
        <Enum name="01" start="0b01" description="Swing Mode"/>
        <Enum name="10" start="0b10" description="One-Time Scan Mode"/>
        <Enum name="11" start="0b11" description="Reserved"/>
      </BitField>
      <BitField start="3" size="2" name="DACBFWM">
        <Enum name="00" start="0b00" description="1 word"/>
        <Enum name="01" start="0b01" description="2 words"/>
        <Enum name="10" start="0b10" description="3 words"/>
        <Enum name="11" start="0b11" description="4 words"/>
      </BitField>
      <BitField start="7" size="1" name="DMAEN">
        <Enum name="0" start="0b0" description="DMA disabled."/>
        <Enum name="1" start="0b1" description="DMA enabled. When DMA enabled, DMA request will be generated by original interrupts. And interrupts will not be presented on this module at the same time."/>
      </BitField>
    </Register>
    <Register start="+0x23" size="1" name="DAC1_C2" access="Read/Write" reset_value="0xF" reset_mask="0xFF">
      <BitField start="0" size="4" name="DACBFUP"/>
      <BitField start="4" size="4" name="DACBFRP"/>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PTA" start="0x400FF000">
    <Register start="+0" size="4" name="GPIOA_PDOR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDO">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."/>
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."/>
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="GPIOA_PSOR" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTSO">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change."/>
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1."/>
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="GPIOA_PCOR" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTCO">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change."/>
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0."/>
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="GPIOA_PTOR" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTTO">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change."/>
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state."/>
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="GPIOA_PDIR" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDI">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0 or, is not configured for use by digital function."/>
        <Enum name="1" start="0b1" description="Pin logic level is logic 1."/>
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="GPIOA_PDDR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDD">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function."/>
        <Enum name="1" start="0b1" description="Pin is configured for general-purpose output, for the GPIO function."/>
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PTB" start="0x400FF040">
    <Register start="+0" size="4" name="GPIOB_PDOR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDO">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."/>
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."/>
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="GPIOB_PSOR" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTSO">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change."/>
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1."/>
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="GPIOB_PCOR" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTCO">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change."/>
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0."/>
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="GPIOB_PTOR" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTTO">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change."/>
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state."/>
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="GPIOB_PDIR" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDI">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0 or, is not configured for use by digital function."/>
        <Enum name="1" start="0b1" description="Pin logic level is logic 1."/>
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="GPIOB_PDDR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDD">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function."/>
        <Enum name="1" start="0b1" description="Pin is configured for general-purpose output, for the GPIO function."/>
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PTC" start="0x400FF080">
    <Register start="+0" size="4" name="GPIOC_PDOR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDO">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."/>
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."/>
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="GPIOC_PSOR" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTSO">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change."/>
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1."/>
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="GPIOC_PCOR" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTCO">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change."/>
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0."/>
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="GPIOC_PTOR" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTTO">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change."/>
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state."/>
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="GPIOC_PDIR" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDI">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0 or, is not configured for use by digital function."/>
        <Enum name="1" start="0b1" description="Pin logic level is logic 1."/>
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="GPIOC_PDDR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDD">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function."/>
        <Enum name="1" start="0b1" description="Pin is configured for general-purpose output, for the GPIO function."/>
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PTD" start="0x400FF0C0">
    <Register start="+0" size="4" name="GPIOD_PDOR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDO">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."/>
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."/>
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="GPIOD_PSOR" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTSO">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change."/>
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1."/>
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="GPIOD_PCOR" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTCO">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change."/>
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0."/>
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="GPIOD_PTOR" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTTO">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change."/>
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state."/>
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="GPIOD_PDIR" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDI">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0 or, is not configured for use by digital function."/>
        <Enum name="1" start="0b1" description="Pin logic level is logic 1."/>
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="GPIOD_PDDR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDD">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function."/>
        <Enum name="1" start="0b1" description="Pin is configured for general-purpose output, for the GPIO function."/>
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PTE" start="0x400FF100">
    <Register start="+0" size="4" name="GPIOE_PDOR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDO">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."/>
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."/>
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="GPIOE_PSOR" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTSO">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change."/>
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1."/>
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="GPIOE_PCOR" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTCO">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change."/>
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0."/>
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="GPIOE_PTOR" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTTO">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change."/>
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state."/>
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="GPIOE_PDIR" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDI">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0 or, is not configured for use by digital function."/>
        <Enum name="1" start="0b1" description="Pin logic level is logic 1."/>
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="GPIOE_PDDR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDD">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function."/>
        <Enum name="1" start="0b1" description="Pin is configured for general-purpose output, for the GPIO function."/>
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PTF" start="0x400FF140">
    <Register start="+0" size="4" name="GPIOF_PDOR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDO">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."/>
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."/>
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="GPIOF_PSOR" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTSO">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change."/>
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1."/>
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="GPIOF_PCOR" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTCO">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change."/>
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0."/>
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="GPIOF_PTOR" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTTO">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change."/>
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state."/>
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="GPIOF_PDIR" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDI">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0 or, is not configured for use by digital function."/>
        <Enum name="1" start="0b1" description="Pin logic level is logic 1."/>
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="GPIOF_PDDR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDD">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function."/>
        <Enum name="1" start="0b1" description="Pin is configured for general-purpose output, for the GPIO function."/>
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="MCM" start="0xE0080000">
    <Register start="+0x8" size="2" name="MCM_PLASC" access="ReadOnly" reset_value="0x1F" reset_mask="0xFFFF">
      <BitField start="0" size="8" name="ASC">
        <Enum name="0" start="0b0" description="A bus slave connection to AXBS input port n is absent"/>
        <Enum name="1" start="0b1" description="A bus slave connection to AXBS input port n is present"/>
      </BitField>
    </Register>
    <Register start="+0xA" size="2" name="MCM_PLAMC" access="ReadOnly" reset_value="0x3F" reset_mask="0xFFFF">
      <BitField start="0" size="8" name="AMC">
        <Enum name="0" start="0b0" description="A bus master connection to AXBS input port n is absent"/>
        <Enum name="1" start="0b1" description="A bus master connection to AXBS input port n is present"/>
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="MCM_CR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="SRAMUAP">
        <Enum name="00" start="0b00" description="Round robin"/>
        <Enum name="01" start="0b01" description="Special round robin (favors SRAM backoor accesses over the processor)"/>
        <Enum name="10" start="0b10" description="Fixed priority. Processor has highest, backdoor has lowest"/>
        <Enum name="11" start="0b11" description="Fixed priority. Backdoor has highest, processor has lowest"/>
      </BitField>
      <BitField start="26" size="1" name="SRAMUWP"/>
      <BitField start="28" size="2" name="SRAMLAP">
        <Enum name="00" start="0b00" description="Round robin"/>
        <Enum name="01" start="0b01" description="Special round robin (favors SRAM backoor accesses over the processor)"/>
        <Enum name="10" start="0b10" description="Fixed priority. Processor has highest, backdoor has lowest"/>
        <Enum name="11" start="0b11" description="Fixed priority. Backdoor has highest, processor has lowest"/>
      </BitField>
      <BitField start="30" size="1" name="SRAMLWP"/>
    </Register>
    <Register start="+0x10" size="4" name="MCM_ISCR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="IRQ">
        <Enum name="0" start="0b0" description="No pending interrupt"/>
        <Enum name="1" start="0b1" description="Due to the ETB counter expiring, a normal interrupt is pending"/>
      </BitField>
      <BitField start="2" size="1" name="NMI">
        <Enum name="0" start="0b0" description="No pending NMI"/>
        <Enum name="1" start="0b1" description="Due to the ETB counter expiring, an NMI is pending"/>
      </BitField>
      <BitField start="3" size="1" name="DHREQ">
        <Enum name="0" start="0b0" description="No debug halt request"/>
        <Enum name="1" start="0b1" description="Debug halt request initiated"/>
      </BitField>
      <BitField start="4" size="1" name="CWBER">
        <Enum name="0" start="0b0" description="No error"/>
        <Enum name="1" start="0b1" description="Error occurred"/>
      </BitField>
      <BitField start="8" size="1" name="FIOC">
        <Enum name="0" start="0b0" description="No interrupt"/>
        <Enum name="1" start="0b1" description="Interrupt occurred"/>
      </BitField>
      <BitField start="9" size="1" name="FDZC">
        <Enum name="0" start="0b0" description="No interrupt"/>
        <Enum name="1" start="0b1" description="Interrupt occurred"/>
      </BitField>
      <BitField start="10" size="1" name="FOFC">
        <Enum name="0" start="0b0" description="No interrupt"/>
        <Enum name="1" start="0b1" description="Interrupt occurred"/>
      </BitField>
      <BitField start="11" size="1" name="FUFC">
        <Enum name="0" start="0b0" description="No interrupt"/>
        <Enum name="1" start="0b1" description="Interrupt occurred"/>
      </BitField>
      <BitField start="12" size="1" name="FIXC">
        <Enum name="0" start="0b0" description="No interrupt"/>
        <Enum name="1" start="0b1" description="Interrupt occurred"/>
      </BitField>
      <BitField start="15" size="1" name="FIDC">
        <Enum name="0" start="0b0" description="No interrupt"/>
        <Enum name="1" start="0b1" description="Interrupt occurred"/>
      </BitField>
      <BitField start="20" size="1" name="CWBEE">
        <Enum name="0" start="0b0" description="Disable error interrupt"/>
        <Enum name="1" start="0b1" description="Enable error interrupt"/>
      </BitField>
      <BitField start="24" size="1" name="FIOCE">
        <Enum name="0" start="0b0" description="Disable interrupt"/>
        <Enum name="1" start="0b1" description="Enable interrupt"/>
      </BitField>
      <BitField start="25" size="1" name="FDZCE">
        <Enum name="0" start="0b0" description="Disable interrupt"/>
        <Enum name="1" start="0b1" description="Enable interrupt"/>
      </BitField>
      <BitField start="26" size="1" name="FOFCE">
        <Enum name="0" start="0b0" description="Disable interrupt"/>
        <Enum name="1" start="0b1" description="Enable interrupt"/>
      </BitField>
      <BitField start="27" size="1" name="FUFCE">
        <Enum name="0" start="0b0" description="Disable interrupt"/>
        <Enum name="1" start="0b1" description="Enable interrupt"/>
      </BitField>
      <BitField start="28" size="1" name="FIXCE">
        <Enum name="0" start="0b0" description="Disable interrupt"/>
        <Enum name="1" start="0b1" description="Enable interrupt"/>
      </BitField>
      <BitField start="31" size="1" name="FIDCE">
        <Enum name="0" start="0b0" description="Disable interrupt"/>
        <Enum name="1" start="0b1" description="Enable interrupt"/>
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="MCM_ETBCC" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CNTEN">
        <Enum name="0" start="0b0" description="ETB counter disabled"/>
        <Enum name="1" start="0b1" description="ETB counter enabled"/>
      </BitField>
      <BitField start="1" size="2" name="RSPT">
        <Enum name="00" start="0b00" description="No response when the ETB count expires"/>
        <Enum name="01" start="0b01" description="Generate a normal interrupt when the ETB count expires"/>
        <Enum name="10" start="0b10" description="Generate an NMI when the ETB count expires"/>
        <Enum name="11" start="0b11" description="Generate a debug halt when the ETB count expires"/>
      </BitField>
      <BitField start="3" size="1" name="RLRQ">
        <Enum name="0" start="0b0" description="No effect"/>
        <Enum name="1" start="0b1" description="Clears pending debug halt, NMI, or IRQ interrupt requests"/>
      </BitField>
      <BitField start="4" size="1" name="ETDIS">
        <Enum name="0" start="0b0" description="ETM-to-TPIU trace path enabled"/>
        <Enum name="1" start="0b1" description="ETM-to-TPIU trace path disabled"/>
      </BitField>
      <BitField start="5" size="1" name="ITDIS">
        <Enum name="0" start="0b0" description="ITM-to-TPIU trace path enabled"/>
        <Enum name="1" start="0b1" description="ITM-to-TPIU trace path disabled"/>
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="MCM_ETBRL" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="RELOAD"/>
    </Register>
    <Register start="+0x1C" size="4" name="MCM_ETBCNT" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="11" name="COUNTER"/>
    </Register>
    <Register start="+0x20" size="4" name="MCM_FADR" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="ADDRESS"/>
    </Register>
    <Register start="+0x24" size="4" name="MCM_FATR" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BEDA">
        <Enum name="0" start="0b0" description="Instruction"/>
        <Enum name="1" start="0b1" description="Data"/>
      </BitField>
      <BitField start="1" size="1" name="BEMD">
        <Enum name="0" start="0b0" description="User mode"/>
        <Enum name="1" start="0b1" description="Supervisor/privileged mode"/>
      </BitField>
      <BitField start="4" size="2" name="BESZ">
        <Enum name="00" start="0b00" description="8-bit access"/>
        <Enum name="01" start="0b01" description="16-bit access"/>
        <Enum name="10" start="0b10" description="32-bit access"/>
        <Enum name="11" start="0b11" description="Reserved"/>
      </BitField>
      <BitField start="7" size="1" name="BEWT">
        <Enum name="0" start="0b0" description="Read access"/>
        <Enum name="1" start="0b1" description="Write access"/>
      </BitField>
      <BitField start="8" size="4" name="BEMN"/>
      <BitField start="31" size="1" name="BEOVR">
        <Enum name="0" start="0b0" description="No bus error overrun"/>
        <Enum name="1" start="0b1" description="Bus error overrun occurred. The FADR and FDR registers and the other FATR bits are not updated to reflect this new bus error."/>
      </BitField>
    </Register>
    <Register start="+0x28" size="4" name="MCM_FDR" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="DATA"/>
    </Register>
    <Register start="+0x30" size="4" name="MCM_PID" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="PID"/>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="CAU" start="0xE0081000">
    <Register start="+0" size="4" name="CAU_DIRECT0" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF"/>
    <Register start="+0x4" size="4" name="CAU_DIRECT1" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF"/>
    <Register start="+0x8" size="4" name="CAU_DIRECT2" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF"/>
    <Register start="+0xC" size="4" name="CAU_DIRECT3" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF"/>
    <Register start="+0x10" size="4" name="CAU_DIRECT4" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF"/>
    <Register start="+0x14" size="4" name="CAU_DIRECT5" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF"/>
    <Register start="+0x18" size="4" name="CAU_DIRECT6" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF"/>
    <Register start="+0x1C" size="4" name="CAU_DIRECT7" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF"/>
    <Register start="+0x20" size="4" name="CAU_DIRECT8" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF"/>
    <Register start="+0x24" size="4" name="CAU_DIRECT9" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF"/>
    <Register start="+0x28" size="4" name="CAU_DIRECT10" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF"/>
    <Register start="+0x2C" size="4" name="CAU_DIRECT11" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF"/>
    <Register start="+0x30" size="4" name="CAU_DIRECT12" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF"/>
    <Register start="+0x34" size="4" name="CAU_DIRECT13" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF"/>
    <Register start="+0x38" size="4" name="CAU_DIRECT14" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF"/>
    <Register start="+0x3C" size="4" name="CAU_DIRECT15" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF"/>
    <Register start="+0x840" size="4" name="CAU_LDR_CASR" access="WriteOnly" reset_value="0x20000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="IC">
        <Enum name="0" start="0b0" description="No illegal commands issued"/>
        <Enum name="1" start="0b1" description="Illegal command issued"/>
      </BitField>
      <BitField start="1" size="1" name="DPE">
        <Enum name="0" start="0b0" description="No error detected"/>
        <Enum name="1" start="0b1" description="DES key parity error detected"/>
      </BitField>
      <BitField start="28" size="4" name="VER">
        <Enum name="0001" start="0b0001" description="Initial CAU version"/>
        <Enum name="0010" start="0b0010" description="Second version, added support for SHA-256 algorithm.(This is the value on this device)"/>
      </BitField>
    </Register>
    <Register start="+0x844" size="4" name="CAU_LDR_CAA" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF"/>
    <Register start="+0x848" size="4" name="CAU_LDR_CA0" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF"/>
    <Register start="+0x84C" size="4" name="CAU_LDR_CA1" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF"/>
    <Register start="+0x850" size="4" name="CAU_LDR_CA2" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF"/>
    <Register start="+0x854" size="4" name="CAU_LDR_CA3" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF"/>
    <Register start="+0x858" size="4" name="CAU_LDR_CA4" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF"/>
    <Register start="+0x85C" size="4" name="CAU_LDR_CA5" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF"/>
    <Register start="+0x860" size="4" name="CAU_LDR_CA6" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF"/>
    <Register start="+0x864" size="4" name="CAU_LDR_CA7" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF"/>
    <Register start="+0x868" size="4" name="CAU_LDR_CA8" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF"/>
    <Register start="+0x880" size="4" name="CAU_STR_CASR" access="ReadOnly" reset_value="0x20000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="IC">
        <Enum name="0" start="0b0" description="No illegal commands issued"/>
        <Enum name="1" start="0b1" description="Illegal command issued"/>
      </BitField>
      <BitField start="1" size="1" name="DPE">
        <Enum name="0" start="0b0" description="No error detected"/>
        <Enum name="1" start="0b1" description="DES key parity error detected"/>
      </BitField>
      <BitField start="28" size="4" name="VER">
        <Enum name="0001" start="0b0001" description="Initial CAU version"/>
        <Enum name="0010" start="0b0010" description="Second version, added support for SHA-256 algorithm.(This is the value on this device)"/>
      </BitField>
    </Register>
    <Register start="+0x884" size="4" name="CAU_STR_CAA" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF"/>
    <Register start="+0x888" size="4" name="CAU_STR_CA0" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF"/>
    <Register start="+0x88C" size="4" name="CAU_STR_CA1" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF"/>
    <Register start="+0x890" size="4" name="CAU_STR_CA2" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF"/>
    <Register start="+0x894" size="4" name="CAU_STR_CA3" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF"/>
    <Register start="+0x898" size="4" name="CAU_STR_CA4" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF"/>
    <Register start="+0x89C" size="4" name="CAU_STR_CA5" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF"/>
    <Register start="+0x8A0" size="4" name="CAU_STR_CA6" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF"/>
    <Register start="+0x8A4" size="4" name="CAU_STR_CA7" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF"/>
    <Register start="+0x8A8" size="4" name="CAU_STR_CA8" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF"/>
    <Register start="+0x8C0" size="4" name="CAU_ADR_CASR" access="WriteOnly" reset_value="0x20000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="IC">
        <Enum name="0" start="0b0" description="No illegal commands issued"/>
        <Enum name="1" start="0b1" description="Illegal command issued"/>
      </BitField>
      <BitField start="1" size="1" name="DPE">
        <Enum name="0" start="0b0" description="No error detected"/>
        <Enum name="1" start="0b1" description="DES key parity error detected"/>
      </BitField>
      <BitField start="28" size="4" name="VER">
        <Enum name="0001" start="0b0001" description="Initial CAU version"/>
        <Enum name="0010" start="0b0010" description="Second version, added support for SHA-256 algorithm.(This is the value on this device)"/>
      </BitField>
    </Register>
    <Register start="+0x8C4" size="4" name="CAU_ADR_CAA" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF"/>
    <Register start="+0x8C8" size="4" name="CAU_ADR_CA0" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF"/>
    <Register start="+0x8CC" size="4" name="CAU_ADR_CA1" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF"/>
    <Register start="+0x8D0" size="4" name="CAU_ADR_CA2" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF"/>
    <Register start="+0x8D4" size="4" name="CAU_ADR_CA3" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF"/>
    <Register start="+0x8D8" size="4" name="CAU_ADR_CA4" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF"/>
    <Register start="+0x8DC" size="4" name="CAU_ADR_CA5" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF"/>
    <Register start="+0x8E0" size="4" name="CAU_ADR_CA6" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF"/>
    <Register start="+0x8E4" size="4" name="CAU_ADR_CA7" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF"/>
    <Register start="+0x8E8" size="4" name="CAU_ADR_CA8" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF"/>
    <Register start="+0x900" size="4" name="CAU_RADR_CASR" access="WriteOnly" reset_value="0x20000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="IC">
        <Enum name="0" start="0b0" description="No illegal commands issued"/>
        <Enum name="1" start="0b1" description="Illegal command issued"/>
      </BitField>
      <BitField start="1" size="1" name="DPE">
        <Enum name="0" start="0b0" description="No error detected"/>
        <Enum name="1" start="0b1" description="DES key parity error detected"/>
      </BitField>
      <BitField start="28" size="4" name="VER">
        <Enum name="0001" start="0b0001" description="Initial CAU version"/>
        <Enum name="0010" start="0b0010" description="Second version, added support for SHA-256 algorithm.(This is the value on this device)"/>
      </BitField>
    </Register>
    <Register start="+0x904" size="4" name="CAU_RADR_CAA" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF"/>
    <Register start="+0x908" size="4" name="CAU_RADR_CA0" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF"/>
    <Register start="+0x90C" size="4" name="CAU_RADR_CA1" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF"/>
    <Register start="+0x910" size="4" name="CAU_RADR_CA2" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF"/>
    <Register start="+0x914" size="4" name="CAU_RADR_CA3" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF"/>
    <Register start="+0x918" size="4" name="CAU_RADR_CA4" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF"/>
    <Register start="+0x91C" size="4" name="CAU_RADR_CA5" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF"/>
    <Register start="+0x920" size="4" name="CAU_RADR_CA6" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF"/>
    <Register start="+0x924" size="4" name="CAU_RADR_CA7" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF"/>
    <Register start="+0x928" size="4" name="CAU_RADR_CA8" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF"/>
    <Register start="+0x980" size="4" name="CAU_XOR_CASR" access="WriteOnly" reset_value="0x20000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="IC">
        <Enum name="0" start="0b0" description="No illegal commands issued"/>
        <Enum name="1" start="0b1" description="Illegal command issued"/>
      </BitField>
      <BitField start="1" size="1" name="DPE">
        <Enum name="0" start="0b0" description="No error detected"/>
        <Enum name="1" start="0b1" description="DES key parity error detected"/>
      </BitField>
      <BitField start="28" size="4" name="VER">
        <Enum name="0001" start="0b0001" description="Initial CAU version"/>
        <Enum name="0010" start="0b0010" description="Second version, added support for SHA-256 algorithm.(This is the value on this device)"/>
      </BitField>
    </Register>
    <Register start="+0x984" size="4" name="CAU_XOR_CAA" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF"/>
    <Register start="+0x988" size="4" name="CAU_XOR_CA0" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF"/>
    <Register start="+0x98C" size="4" name="CAU_XOR_CA1" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF"/>
    <Register start="+0x990" size="4" name="CAU_XOR_CA2" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF"/>
    <Register start="+0x994" size="4" name="CAU_XOR_CA3" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF"/>
    <Register start="+0x998" size="4" name="CAU_XOR_CA4" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF"/>
    <Register start="+0x99C" size="4" name="CAU_XOR_CA5" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF"/>
    <Register start="+0x9A0" size="4" name="CAU_XOR_CA6" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF"/>
    <Register start="+0x9A4" size="4" name="CAU_XOR_CA7" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF"/>
    <Register start="+0x9A8" size="4" name="CAU_XOR_CA8" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF"/>
    <Register start="+0x9C0" size="4" name="CAU_ROTL_CASR" access="WriteOnly" reset_value="0x20000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="IC">
        <Enum name="0" start="0b0" description="No illegal commands issued"/>
        <Enum name="1" start="0b1" description="Illegal command issued"/>
      </BitField>
      <BitField start="1" size="1" name="DPE">
        <Enum name="0" start="0b0" description="No error detected"/>
        <Enum name="1" start="0b1" description="DES key parity error detected"/>
      </BitField>
      <BitField start="28" size="4" name="VER">
        <Enum name="0001" start="0b0001" description="Initial CAU version"/>
        <Enum name="0010" start="0b0010" description="Second version, added support for SHA-256 algorithm.(This is the value on this device)"/>
      </BitField>
    </Register>
    <Register start="+0x9C4" size="4" name="CAU_ROTL_CAA" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF"/>
    <Register start="+0x9C8" size="4" name="CAU_ROTL_CA0" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF"/>
    <Register start="+0x9CC" size="4" name="CAU_ROTL_CA1" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF"/>
    <Register start="+0x9D0" size="4" name="CAU_ROTL_CA2" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF"/>
    <Register start="+0x9D4" size="4" name="CAU_ROTL_CA3" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF"/>
    <Register start="+0x9D8" size="4" name="CAU_ROTL_CA4" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF"/>
    <Register start="+0x9DC" size="4" name="CAU_ROTL_CA5" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF"/>
    <Register start="+0x9E0" size="4" name="CAU_ROTL_CA6" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF"/>
    <Register start="+0x9E4" size="4" name="CAU_ROTL_CA7" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF"/>
    <Register start="+0x9E8" size="4" name="CAU_ROTL_CA8" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF"/>
    <Register start="+0xB00" size="4" name="CAU_AESC_CASR" access="WriteOnly" reset_value="0x20000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="IC">
        <Enum name="0" start="0b0" description="No illegal commands issued"/>
        <Enum name="1" start="0b1" description="Illegal command issued"/>
      </BitField>
      <BitField start="1" size="1" name="DPE">
        <Enum name="0" start="0b0" description="No error detected"/>
        <Enum name="1" start="0b1" description="DES key parity error detected"/>
      </BitField>
      <BitField start="28" size="4" name="VER">
        <Enum name="0001" start="0b0001" description="Initial CAU version"/>
        <Enum name="0010" start="0b0010" description="Second version, added support for SHA-256 algorithm.(This is the value on this device)"/>
      </BitField>
    </Register>
    <Register start="+0xB04" size="4" name="CAU_AESC_CAA" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF"/>
    <Register start="+0xB08" size="4" name="CAU_AESC_CA0" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF"/>
    <Register start="+0xB0C" size="4" name="CAU_AESC_CA1" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF"/>
    <Register start="+0xB10" size="4" name="CAU_AESC_CA2" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF"/>
    <Register start="+0xB14" size="4" name="CAU_AESC_CA3" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF"/>
    <Register start="+0xB18" size="4" name="CAU_AESC_CA4" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF"/>
    <Register start="+0xB1C" size="4" name="CAU_AESC_CA5" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF"/>
    <Register start="+0xB20" size="4" name="CAU_AESC_CA6" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF"/>
    <Register start="+0xB24" size="4" name="CAU_AESC_CA7" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF"/>
    <Register start="+0xB28" size="4" name="CAU_AESC_CA8" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF"/>
    <Register start="+0xB40" size="4" name="CAU_AESIC_CASR" access="WriteOnly" reset_value="0x20000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="IC">
        <Enum name="0" start="0b0" description="No illegal commands issued"/>
        <Enum name="1" start="0b1" description="Illegal command issued"/>
      </BitField>
      <BitField start="1" size="1" name="DPE">
        <Enum name="0" start="0b0" description="No error detected"/>
        <Enum name="1" start="0b1" description="DES key parity error detected"/>
      </BitField>
      <BitField start="28" size="4" name="VER">
        <Enum name="0001" start="0b0001" description="Initial CAU version"/>
        <Enum name="0010" start="0b0010" description="Second version, added support for SHA-256 algorithm.(This is the value on this device)"/>
      </BitField>
    </Register>
    <Register start="+0xB44" size="4" name="CAU_AESIC_CAA" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF"/>
    <Register start="+0xB48" size="4" name="CAU_AESIC_CA0" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF"/>
    <Register start="+0xB4C" size="4" name="CAU_AESIC_CA1" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF"/>
    <Register start="+0xB50" size="4" name="CAU_AESIC_CA2" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF"/>
    <Register start="+0xB54" size="4" name="CAU_AESIC_CA3" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF"/>
    <Register start="+0xB58" size="4" name="CAU_AESIC_CA4" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF"/>
    <Register start="+0xB5C" size="4" name="CAU_AESIC_CA5" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF"/>
    <Register start="+0xB60" size="4" name="CAU_AESIC_CA6" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF"/>
    <Register start="+0xB64" size="4" name="CAU_AESIC_CA7" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF"/>
    <Register start="+0xB68" size="4" name="CAU_AESIC_CA8" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF"/>
  </RegisterGroup>
  <RegisterGroup name="LMEM" start="0xE0082000">
    <Register start="+0" size="4" name="LMEM_PCCCR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ENCACHE">
        <Enum name="0" start="0b0" description="Cache disabled"/>
        <Enum name="1" start="0b1" description="Cache enabled"/>
      </BitField>
      <BitField start="1" size="1" name="ENWRBUF">
        <Enum name="0" start="0b0" description="Write buffer disabled"/>
        <Enum name="1" start="0b1" description="Write buffer enabled"/>
      </BitField>
      <BitField start="24" size="1" name="INVW0">
        <Enum name="0" start="0b0" description="No operation"/>
        <Enum name="1" start="0b1" description="When setting the GO bit, invalidate all lines in way 0."/>
      </BitField>
      <BitField start="25" size="1" name="PUSHW0">
        <Enum name="0" start="0b0" description="No operation"/>
        <Enum name="1" start="0b1" description="When setting the GO bit, push all modified lines in way 0"/>
      </BitField>
      <BitField start="26" size="1" name="INVW1">
        <Enum name="0" start="0b0" description="No operation"/>
        <Enum name="1" start="0b1" description="When setting the GO bit, invalidate all lines in way 1"/>
      </BitField>
      <BitField start="27" size="1" name="PUSHW1">
        <Enum name="0" start="0b0" description="No operation"/>
        <Enum name="1" start="0b1" description="When setting the GO bit, push all modified lines in way 1"/>
      </BitField>
      <BitField start="31" size="1" name="GO">
        <Enum name="0" start="0b0" description="Write: no effect. Read: no cache command active."/>
        <Enum name="1" start="0b1" description="Write: initiate command indicated by bits 27-24. Read: cache command active."/>
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="LMEM_PCCLCR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LGO">
        <Enum name="0" start="0b0" description="Write: no effect. Read: no line command active."/>
        <Enum name="1" start="0b1" description="Write: initiate line command indicated by bits 27-24. Read: line command active."/>
      </BitField>
      <BitField start="2" size="10" name="CACHEADDR"/>
      <BitField start="14" size="1" name="WSEL">
        <Enum name="0" start="0b0" description="Way 0"/>
        <Enum name="1" start="0b1" description="Way 1"/>
      </BitField>
      <BitField start="16" size="1" name="TDSEL">
        <Enum name="0" start="0b0" description="Data"/>
        <Enum name="1" start="0b1" description="Tag"/>
      </BitField>
      <BitField start="20" size="1" name="LCIVB"/>
      <BitField start="21" size="1" name="LCIMB"/>
      <BitField start="22" size="1" name="LCWAY"/>
      <BitField start="24" size="2" name="LCMD">
        <Enum name="00" start="0b00" description="Search and read or write"/>
        <Enum name="01" start="0b01" description="Invalidate"/>
        <Enum name="10" start="0b10" description="Push"/>
        <Enum name="11" start="0b11" description="Clear"/>
      </BitField>
      <BitField start="26" size="1" name="LADSEL">
        <Enum name="0" start="0b0" description="Cache address"/>
        <Enum name="1" start="0b1" description="Physical address"/>
      </BitField>
      <BitField start="27" size="1" name="LACC">
        <Enum name="0" start="0b0" description="Read"/>
        <Enum name="1" start="0b1" description="Write"/>
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="LMEM_PCCSAR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LGO">
        <Enum name="0" start="0b0" description="Write: no effect. Read: no line command active."/>
        <Enum name="1" start="0b1" description="Write: initiate line command indicated by bits CLCR[27:24]. Read: line command active."/>
      </BitField>
      <BitField start="2" size="30" name="PHYADDR"/>
    </Register>
    <Register start="+0xC" size="4" name="LMEM_PCCCVR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DATA"/>
    </Register>
    <Register start="+0x20" size="4" name="LMEM_PCCRMR" access="Read/Write" reset_value="0xAA0FA000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="R15">
        <Enum name="00" start="0b00" description="Non-cacheable"/>
        <Enum name="01" start="0b01" description="Non-cacheable"/>
        <Enum name="10" start="0b10" description="Write-through"/>
        <Enum name="11" start="0b11" description="Write-back"/>
      </BitField>
      <BitField start="2" size="2" name="R14">
        <Enum name="00" start="0b00" description="Non-cacheable"/>
        <Enum name="01" start="0b01" description="Non-cacheable"/>
        <Enum name="10" start="0b10" description="Write-through"/>
        <Enum name="11" start="0b11" description="Write-back"/>
      </BitField>
      <BitField start="4" size="2" name="R13">
        <Enum name="00" start="0b00" description="Non-cacheable"/>
        <Enum name="01" start="0b01" description="Non-cacheable"/>
        <Enum name="10" start="0b10" description="Write-through"/>
        <Enum name="11" start="0b11" description="Write-back"/>
      </BitField>
      <BitField start="6" size="2" name="R12">
        <Enum name="00" start="0b00" description="Non-cacheable"/>
        <Enum name="01" start="0b01" description="Non-cacheable"/>
        <Enum name="10" start="0b10" description="Write-through"/>
        <Enum name="11" start="0b11" description="Write-back"/>
      </BitField>
      <BitField start="8" size="2" name="R11">
        <Enum name="00" start="0b00" description="Non-cacheable"/>
        <Enum name="01" start="0b01" description="Non-cacheable"/>
        <Enum name="10" start="0b10" description="Write-through"/>
        <Enum name="11" start="0b11" description="Write-back"/>
      </BitField>
      <BitField start="10" size="2" name="R10">
        <Enum name="00" start="0b00" description="Non-cacheable"/>
        <Enum name="01" start="0b01" description="Non-cacheable"/>
        <Enum name="10" start="0b10" description="Write-through"/>
        <Enum name="11" start="0b11" description="Write-back"/>
      </BitField>
      <BitField start="12" size="2" name="R9">
        <Enum name="00" start="0b00" description="Non-cacheable"/>
        <Enum name="01" start="0b01" description="Non-cacheable"/>
        <Enum name="10" start="0b10" description="Write-through"/>
        <Enum name="11" start="0b11" description="Write-back"/>
      </BitField>
      <BitField start="14" size="2" name="R8">
        <Enum name="00" start="0b00" description="Non-cacheable"/>
        <Enum name="01" start="0b01" description="Non-cacheable"/>
        <Enum name="10" start="0b10" description="Write-through"/>
        <Enum name="11" start="0b11" description="Write-back"/>
      </BitField>
      <BitField start="16" size="2" name="R7">
        <Enum name="00" start="0b00" description="Non-cacheable"/>
        <Enum name="01" start="0b01" description="Non-cacheable"/>
        <Enum name="10" start="0b10" description="Write-through"/>
        <Enum name="11" start="0b11" description="Write-back"/>
      </BitField>
      <BitField start="18" size="2" name="R6">
        <Enum name="00" start="0b00" description="Non-cacheable"/>
        <Enum name="01" start="0b01" description="Non-cacheable"/>
        <Enum name="10" start="0b10" description="Write-through"/>
        <Enum name="11" start="0b11" description="Write-back"/>
      </BitField>
      <BitField start="20" size="2" name="R5">
        <Enum name="00" start="0b00" description="Non-cacheable"/>
        <Enum name="01" start="0b01" description="Non-cacheable"/>
        <Enum name="10" start="0b10" description="Write-through"/>
        <Enum name="11" start="0b11" description="Write-back"/>
      </BitField>
      <BitField start="22" size="2" name="R4">
        <Enum name="00" start="0b00" description="Non-cacheable"/>
        <Enum name="01" start="0b01" description="Non-cacheable"/>
        <Enum name="10" start="0b10" description="Write-through"/>
        <Enum name="11" start="0b11" description="Write-back"/>
      </BitField>
      <BitField start="24" size="2" name="R3">
        <Enum name="00" start="0b00" description="Non-cacheable"/>
        <Enum name="01" start="0b01" description="Non-cacheable"/>
        <Enum name="10" start="0b10" description="Write-through"/>
        <Enum name="11" start="0b11" description="Write-back"/>
      </BitField>
      <BitField start="26" size="2" name="R2">
        <Enum name="00" start="0b00" description="Non-cacheable"/>
        <Enum name="01" start="0b01" description="Non-cacheable"/>
        <Enum name="10" start="0b10" description="Write-through"/>
        <Enum name="11" start="0b11" description="Write-back"/>
      </BitField>
      <BitField start="28" size="2" name="R1">
        <Enum name="00" start="0b00" description="Non-cacheable"/>
        <Enum name="01" start="0b01" description="Non-cacheable"/>
        <Enum name="10" start="0b10" description="Write-through"/>
        <Enum name="11" start="0b11" description="Write-back"/>
      </BitField>
      <BitField start="30" size="2" name="R0">
        <Enum name="00" start="0b00" description="Non-cacheable"/>
        <Enum name="01" start="0b01" description="Non-cacheable"/>
        <Enum name="10" start="0b10" description="Write-through"/>
        <Enum name="11" start="0b11" description="Write-back"/>
      </BitField>
    </Register>
    <Register start="+0x800" size="4" name="LMEM_PSCCR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ENCACHE">
        <Enum name="0" start="0b0" description="Cache disabled"/>
        <Enum name="1" start="0b1" description="Cache enabled"/>
      </BitField>
      <BitField start="1" size="1" name="ENWRBUF">
        <Enum name="0" start="0b0" description="Write buffer disabled"/>
        <Enum name="1" start="0b1" description="Write buffer enabled"/>
      </BitField>
      <BitField start="24" size="1" name="INVW0">
        <Enum name="0" start="0b0" description="No operation"/>
        <Enum name="1" start="0b1" description="When setting the GO bit, invalidate all lines in way 0."/>
      </BitField>
      <BitField start="25" size="1" name="PUSHW0">
        <Enum name="0" start="0b0" description="No operation"/>
        <Enum name="1" start="0b1" description="When setting the GO bit, push all modified lines in way 0"/>
      </BitField>
      <BitField start="26" size="1" name="INVW1">
        <Enum name="0" start="0b0" description="No operation"/>
        <Enum name="1" start="0b1" description="When setting the GO bit, invalidate all lines in way 1"/>
      </BitField>
      <BitField start="27" size="1" name="PUSHW1">
        <Enum name="0" start="0b0" description="No operation"/>
        <Enum name="1" start="0b1" description="When setting the GO bit, push all modified lines in way 1"/>
      </BitField>
      <BitField start="31" size="1" name="GO">
        <Enum name="0" start="0b0" description="Write: no effect. Read: no cache command active."/>
        <Enum name="1" start="0b1" description="Write: initiate command indicated by bits 27-24. Read: cache command active."/>
      </BitField>
    </Register>
    <Register start="+0x804" size="4" name="LMEM_PSCLCR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LGO">
        <Enum name="0" start="0b0" description="Write: no effect. Read: no line command active."/>
        <Enum name="1" start="0b1" description="Write: initiate line command indicated by bits 27-24. Read: line command active."/>
      </BitField>
      <BitField start="2" size="10" name="CACHEADDR"/>
      <BitField start="14" size="1" name="WSEL">
        <Enum name="0" start="0b0" description="Way 0"/>
        <Enum name="1" start="0b1" description="Way 1"/>
      </BitField>
      <BitField start="16" size="1" name="TDSEL">
        <Enum name="0" start="0b0" description="Data"/>
        <Enum name="1" start="0b1" description="Tag"/>
      </BitField>
      <BitField start="20" size="1" name="LCIVB"/>
      <BitField start="21" size="1" name="LCIMB"/>
      <BitField start="22" size="1" name="LCWAY"/>
      <BitField start="24" size="2" name="LCMD">
        <Enum name="00" start="0b00" description="Search and read or write"/>
        <Enum name="01" start="0b01" description="Invalidate"/>
        <Enum name="10" start="0b10" description="Push"/>
        <Enum name="11" start="0b11" description="Clear"/>
      </BitField>
      <BitField start="26" size="1" name="LADSEL">
        <Enum name="0" start="0b0" description="Cache address"/>
        <Enum name="1" start="0b1" description="Physical address"/>
      </BitField>
      <BitField start="27" size="1" name="LACC">
        <Enum name="0" start="0b0" description="Read"/>
        <Enum name="1" start="0b1" description="Write"/>
      </BitField>
    </Register>
    <Register start="+0x808" size="4" name="LMEM_PSCSAR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LGO">
        <Enum name="0" start="0b0" description="Write: no effect. Read: no line command active."/>
        <Enum name="1" start="0b1" description="Write: initiate line command indicated by bits CLCR[27:24]. Read: line command active."/>
      </BitField>
      <BitField start="2" size="30" name="PHYADDR"/>
    </Register>
    <Register start="+0x80C" size="4" name="LMEM_PSCCVR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DATA"/>
    </Register>
    <Register start="+0x820" size="4" name="LMEM_PSCRMR" access="Read/Write" reset_value="0xAA0FA000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="R15">
        <Enum name="00" start="0b00" description="Non-cacheable"/>
        <Enum name="01" start="0b01" description="Non-cacheable"/>
        <Enum name="10" start="0b10" description="Write-through"/>
        <Enum name="11" start="0b11" description="Write-back"/>
      </BitField>
      <BitField start="2" size="2" name="R14">
        <Enum name="00" start="0b00" description="Non-cacheable"/>
        <Enum name="01" start="0b01" description="Non-cacheable"/>
        <Enum name="10" start="0b10" description="Write-through"/>
        <Enum name="11" start="0b11" description="Write-back"/>
      </BitField>
      <BitField start="4" size="2" name="R13">
        <Enum name="00" start="0b00" description="Non-cacheable"/>
        <Enum name="01" start="0b01" description="Non-cacheable"/>
        <Enum name="10" start="0b10" description="Write-through"/>
        <Enum name="11" start="0b11" description="Write-back"/>
      </BitField>
      <BitField start="6" size="2" name="R12">
        <Enum name="00" start="0b00" description="Non-cacheable"/>
        <Enum name="01" start="0b01" description="Non-cacheable"/>
        <Enum name="10" start="0b10" description="Write-through"/>
        <Enum name="11" start="0b11" description="Write-back"/>
      </BitField>
      <BitField start="8" size="2" name="R11">
        <Enum name="00" start="0b00" description="Non-cacheable"/>
        <Enum name="01" start="0b01" description="Non-cacheable"/>
        <Enum name="10" start="0b10" description="Write-through"/>
        <Enum name="11" start="0b11" description="Write-back"/>
      </BitField>
      <BitField start="10" size="2" name="R10">
        <Enum name="00" start="0b00" description="Non-cacheable"/>
        <Enum name="01" start="0b01" description="Non-cacheable"/>
        <Enum name="10" start="0b10" description="Write-through"/>
        <Enum name="11" start="0b11" description="Write-back"/>
      </BitField>
      <BitField start="12" size="2" name="R9">
        <Enum name="00" start="0b00" description="Non-cacheable"/>
        <Enum name="01" start="0b01" description="Non-cacheable"/>
        <Enum name="10" start="0b10" description="Write-through"/>
        <Enum name="11" start="0b11" description="Write-back"/>
      </BitField>
      <BitField start="14" size="2" name="R8">
        <Enum name="00" start="0b00" description="Non-cacheable"/>
        <Enum name="01" start="0b01" description="Non-cacheable"/>
        <Enum name="10" start="0b10" description="Write-through"/>
        <Enum name="11" start="0b11" description="Write-back"/>
      </BitField>
      <BitField start="16" size="2" name="R7">
        <Enum name="00" start="0b00" description="Non-cacheable"/>
        <Enum name="01" start="0b01" description="Non-cacheable"/>
        <Enum name="10" start="0b10" description="Write-through"/>
        <Enum name="11" start="0b11" description="Write-back"/>
      </BitField>
      <BitField start="18" size="2" name="R6">
        <Enum name="00" start="0b00" description="Non-cacheable"/>
        <Enum name="01" start="0b01" description="Non-cacheable"/>
        <Enum name="10" start="0b10" description="Write-through"/>
        <Enum name="11" start="0b11" description="Write-back"/>
      </BitField>
      <BitField start="20" size="2" name="R5">
        <Enum name="00" start="0b00" description="Non-cacheable"/>
        <Enum name="01" start="0b01" description="Non-cacheable"/>
        <Enum name="10" start="0b10" description="Write-through"/>
        <Enum name="11" start="0b11" description="Write-back"/>
      </BitField>
      <BitField start="22" size="2" name="R4">
        <Enum name="00" start="0b00" description="Non-cacheable"/>
        <Enum name="01" start="0b01" description="Non-cacheable"/>
        <Enum name="10" start="0b10" description="Write-through"/>
        <Enum name="11" start="0b11" description="Write-back"/>
      </BitField>
      <BitField start="24" size="2" name="R3">
        <Enum name="00" start="0b00" description="Non-cacheable"/>
        <Enum name="01" start="0b01" description="Non-cacheable"/>
        <Enum name="10" start="0b10" description="Write-through"/>
        <Enum name="11" start="0b11" description="Write-back"/>
      </BitField>
      <BitField start="26" size="2" name="R2">
        <Enum name="00" start="0b00" description="Non-cacheable"/>
        <Enum name="01" start="0b01" description="Non-cacheable"/>
        <Enum name="10" start="0b10" description="Write-through"/>
        <Enum name="11" start="0b11" description="Write-back"/>
      </BitField>
      <BitField start="28" size="2" name="R1">
        <Enum name="00" start="0b00" description="Non-cacheable"/>
        <Enum name="01" start="0b01" description="Non-cacheable"/>
        <Enum name="10" start="0b10" description="Write-through"/>
        <Enum name="11" start="0b11" description="Write-back"/>
      </BitField>
      <BitField start="30" size="2" name="R0">
        <Enum name="00" start="0b00" description="Non-cacheable"/>
        <Enum name="01" start="0b01" description="Non-cacheable"/>
        <Enum name="10" start="0b10" description="Write-through"/>
        <Enum name="11" start="0b11" description="Write-back"/>
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="NVIC" start="0xE000E100">
    <Register name="NVIC_ISER0" start="0xE000E100">
      <BitField name="DMA0_DMA16" start="0" size="1"/>
      <BitField name="DMA1_DMA17" start="1" size="1"/>
      <BitField name="DMA2_DMA18" start="2" size="1"/>
      <BitField name="DMA3_DMA19" start="3" size="1"/>
      <BitField name="DMA4_DMA20" start="4" size="1"/>
      <BitField name="DMA5_DMA21" start="5" size="1"/>
      <BitField name="DMA6_DMA22" start="6" size="1"/>
      <BitField name="DMA7_DMA23" start="7" size="1"/>
      <BitField name="DMA8_DMA24" start="8" size="1"/>
      <BitField name="DMA9_DMA25" start="9" size="1"/>
      <BitField name="DMA10_DMA26" start="10" size="1"/>
      <BitField name="DMA11_DMA27" start="11" size="1"/>
      <BitField name="DMA12_DMA28" start="12" size="1"/>
      <BitField name="DMA13_DMA29" start="13" size="1"/>
      <BitField name="DMA14_DMA30" start="14" size="1"/>
      <BitField name="DMA15_DMA31" start="15" size="1"/>
      <BitField name="DMA_Error" start="16" size="1"/>
      <BitField name="FTFE" start="18" size="1"/>
      <BitField name="Read_Collision" start="19" size="1"/>
      <BitField name="LVD_LVW" start="20" size="1"/>
      <BitField name="LLW" start="21" size="1"/>
      <BitField name="Watchdog" start="22" size="1"/>
      <BitField name="RNG" start="23" size="1"/>
      <BitField name="I2C0" start="24" size="1"/>
      <BitField name="I2C1" start="25" size="1"/>
      <BitField name="SPI0" start="26" size="1"/>
      <BitField name="SPI1" start="27" size="1"/>
      <BitField name="SPI2" start="28" size="1"/>
      <BitField name="CAN0_ORed_Message_buffer" start="29" size="1"/>
      <BitField name="CAN0_Bus_Off" start="30" size="1"/>
      <BitField name="CAN0_Error" start="31" size="1"/>
    </Register>
    <Register name="NVIC_ISER1" start="0xE000E104">
      <BitField name="CAN0_Tx_Warning" start="0" size="1"/>
      <BitField name="CAN0_Rx_Warning" start="1" size="1"/>
      <BitField name="CAN0_Wake_Up" start="2" size="1"/>
      <BitField name="I2S0_Tx" start="3" size="1"/>
      <BitField name="I2S0_Rx" start="4" size="1"/>
      <BitField name="CAN1_ORed_Message_buffer" start="5" size="1"/>
      <BitField name="CAN1_Bus_Off" start="6" size="1"/>
      <BitField name="CAN1_Error" start="7" size="1"/>
      <BitField name="CAN1_Tx_Warning" start="8" size="1"/>
      <BitField name="CAN1_Rx_Warning" start="9" size="1"/>
      <BitField name="CAN1_Wake_Up" start="10" size="1"/>
      <BitField name="UART0_LON" start="12" size="1"/>
      <BitField name="UART0_RX_TX" start="13" size="1"/>
      <BitField name="UART0_ERR" start="14" size="1"/>
      <BitField name="UART1_RX_TX" start="15" size="1"/>
      <BitField name="UART1_ERR" start="16" size="1"/>
      <BitField name="UART2_RX_TX" start="17" size="1"/>
      <BitField name="UART2_ERR" start="18" size="1"/>
      <BitField name="UART3_RX_TX" start="19" size="1"/>
      <BitField name="UART3_ERR" start="20" size="1"/>
      <BitField name="UART4_RX_TX" start="21" size="1"/>
      <BitField name="UART4_ERR" start="22" size="1"/>
      <BitField name="UART5_RX_TX" start="23" size="1"/>
      <BitField name="UART5_ERR" start="24" size="1"/>
      <BitField name="ADC0" start="25" size="1"/>
      <BitField name="ADC1" start="26" size="1"/>
      <BitField name="CMP0" start="27" size="1"/>
      <BitField name="CMP1" start="28" size="1"/>
      <BitField name="CMP2" start="29" size="1"/>
      <BitField name="FTM0" start="30" size="1"/>
      <BitField name="FTM1" start="31" size="1"/>
    </Register>
    <Register name="NVIC_ISER2" start="0xE000E108">
      <BitField name="FTM2" start="0" size="1"/>
      <BitField name="CMT" start="1" size="1"/>
      <BitField name="RTC" start="2" size="1"/>
      <BitField name="RTC_Seconds" start="3" size="1"/>
      <BitField name="PIT0" start="4" size="1"/>
      <BitField name="PIT1" start="5" size="1"/>
      <BitField name="PIT2" start="6" size="1"/>
      <BitField name="PIT3" start="7" size="1"/>
      <BitField name="PDB0" start="8" size="1"/>
      <BitField name="USB0" start="9" size="1"/>
      <BitField name="USBDCD" start="10" size="1"/>
      <BitField name="ENET_1588_Timer" start="11" size="1"/>
      <BitField name="ENET_Transmit" start="12" size="1"/>
      <BitField name="ENET_Receive" start="13" size="1"/>
      <BitField name="ENET_Error" start="14" size="1"/>
      <BitField name="SDHC" start="16" size="1"/>
      <BitField name="DAC0" start="17" size="1"/>
      <BitField name="DAC1" start="18" size="1"/>
      <BitField name="TSI0" start="19" size="1"/>
      <BitField name="LPTimer" start="21" size="1"/>
      <BitField name="PORTA" start="23" size="1"/>
      <BitField name="PORTB" start="24" size="1"/>
      <BitField name="PORTC" start="25" size="1"/>
      <BitField name="PORTD" start="26" size="1"/>
      <BitField name="PORTE" start="27" size="1"/>
      <BitField name="PORTF" start="28" size="1"/>
      <BitField name="NFC" start="31" size="1"/>
    </Register>
    <Register name="NVIC_ISER3" start="0xE000E10C">
      <BitField name="USBHS" start="0" size="1"/>
      <BitField name="CMP3" start="2" size="1"/>
      <BitField name="FTM3" start="5" size="1"/>
      <BitField name="ADC2" start="6" size="1"/>
      <BitField name="ADC3" start="7" size="1"/>
      <BitField name="I2S1_Tx" start="8" size="1"/>
      <BitField name="I2S1_Rx" start="9" size="1"/>
    </Register>
    <Register name="NVIC_ICER0" start="0xE000E180">
      <BitField name="DMA0_DMA16" start="0" size="1"/>
      <BitField name="DMA1_DMA17" start="1" size="1"/>
      <BitField name="DMA2_DMA18" start="2" size="1"/>
      <BitField name="DMA3_DMA19" start="3" size="1"/>
      <BitField name="DMA4_DMA20" start="4" size="1"/>
      <BitField name="DMA5_DMA21" start="5" size="1"/>
      <BitField name="DMA6_DMA22" start="6" size="1"/>
      <BitField name="DMA7_DMA23" start="7" size="1"/>
      <BitField name="DMA8_DMA24" start="8" size="1"/>
      <BitField name="DMA9_DMA25" start="9" size="1"/>
      <BitField name="DMA10_DMA26" start="10" size="1"/>
      <BitField name="DMA11_DMA27" start="11" size="1"/>
      <BitField name="DMA12_DMA28" start="12" size="1"/>
      <BitField name="DMA13_DMA29" start="13" size="1"/>
      <BitField name="DMA14_DMA30" start="14" size="1"/>
      <BitField name="DMA15_DMA31" start="15" size="1"/>
      <BitField name="DMA_Error" start="16" size="1"/>
      <BitField name="FTFE" start="18" size="1"/>
      <BitField name="Read_Collision" start="19" size="1"/>
      <BitField name="LVD_LVW" start="20" size="1"/>
      <BitField name="LLW" start="21" size="1"/>
      <BitField name="Watchdog" start="22" size="1"/>
      <BitField name="RNG" start="23" size="1"/>
      <BitField name="I2C0" start="24" size="1"/>
      <BitField name="I2C1" start="25" size="1"/>
      <BitField name="SPI0" start="26" size="1"/>
      <BitField name="SPI1" start="27" size="1"/>
      <BitField name="SPI2" start="28" size="1"/>
      <BitField name="CAN0_ORed_Message_buffer" start="29" size="1"/>
      <BitField name="CAN0_Bus_Off" start="30" size="1"/>
      <BitField name="CAN0_Error" start="31" size="1"/>
    </Register>
    <Register name="NVIC_ICER1" start="0xE000E184">
      <BitField name="CAN0_Tx_Warning" start="0" size="1"/>
      <BitField name="CAN0_Rx_Warning" start="1" size="1"/>
      <BitField name="CAN0_Wake_Up" start="2" size="1"/>
      <BitField name="I2S0_Tx" start="3" size="1"/>
      <BitField name="I2S0_Rx" start="4" size="1"/>
      <BitField name="CAN1_ORed_Message_buffer" start="5" size="1"/>
      <BitField name="CAN1_Bus_Off" start="6" size="1"/>
      <BitField name="CAN1_Error" start="7" size="1"/>
      <BitField name="CAN1_Tx_Warning" start="8" size="1"/>
      <BitField name="CAN1_Rx_Warning" start="9" size="1"/>
      <BitField name="CAN1_Wake_Up" start="10" size="1"/>
      <BitField name="UART0_LON" start="12" size="1"/>
      <BitField name="UART0_RX_TX" start="13" size="1"/>
      <BitField name="UART0_ERR" start="14" size="1"/>
      <BitField name="UART1_RX_TX" start="15" size="1"/>
      <BitField name="UART1_ERR" start="16" size="1"/>
      <BitField name="UART2_RX_TX" start="17" size="1"/>
      <BitField name="UART2_ERR" start="18" size="1"/>
      <BitField name="UART3_RX_TX" start="19" size="1"/>
      <BitField name="UART3_ERR" start="20" size="1"/>
      <BitField name="UART4_RX_TX" start="21" size="1"/>
      <BitField name="UART4_ERR" start="22" size="1"/>
      <BitField name="UART5_RX_TX" start="23" size="1"/>
      <BitField name="UART5_ERR" start="24" size="1"/>
      <BitField name="ADC0" start="25" size="1"/>
      <BitField name="ADC1" start="26" size="1"/>
      <BitField name="CMP0" start="27" size="1"/>
      <BitField name="CMP1" start="28" size="1"/>
      <BitField name="CMP2" start="29" size="1"/>
      <BitField name="FTM0" start="30" size="1"/>
      <BitField name="FTM1" start="31" size="1"/>
    </Register>
    <Register name="NVIC_ICER2" start="0xE000E188">
      <BitField name="FTM2" start="0" size="1"/>
      <BitField name="CMT" start="1" size="1"/>
      <BitField name="RTC" start="2" size="1"/>
      <BitField name="RTC_Seconds" start="3" size="1"/>
      <BitField name="PIT0" start="4" size="1"/>
      <BitField name="PIT1" start="5" size="1"/>
      <BitField name="PIT2" start="6" size="1"/>
      <BitField name="PIT3" start="7" size="1"/>
      <BitField name="PDB0" start="8" size="1"/>
      <BitField name="USB0" start="9" size="1"/>
      <BitField name="USBDCD" start="10" size="1"/>
      <BitField name="ENET_1588_Timer" start="11" size="1"/>
      <BitField name="ENET_Transmit" start="12" size="1"/>
      <BitField name="ENET_Receive" start="13" size="1"/>
      <BitField name="ENET_Error" start="14" size="1"/>
      <BitField name="SDHC" start="16" size="1"/>
      <BitField name="DAC0" start="17" size="1"/>
      <BitField name="DAC1" start="18" size="1"/>
      <BitField name="TSI0" start="19" size="1"/>
      <BitField name="LPTimer" start="21" size="1"/>
      <BitField name="PORTA" start="23" size="1"/>
      <BitField name="PORTB" start="24" size="1"/>
      <BitField name="PORTC" start="25" size="1"/>
      <BitField name="PORTD" start="26" size="1"/>
      <BitField name="PORTE" start="27" size="1"/>
      <BitField name="PORTF" start="28" size="1"/>
      <BitField name="NFC" start="31" size="1"/>
    </Register>
    <Register name="NVIC_ICER3" start="0xE000E18C">
      <BitField name="USBHS" start="0" size="1"/>
      <BitField name="CMP3" start="2" size="1"/>
      <BitField name="FTM3" start="5" size="1"/>
      <BitField name="ADC2" start="6" size="1"/>
      <BitField name="ADC3" start="7" size="1"/>
      <BitField name="I2S1_Tx" start="8" size="1"/>
      <BitField name="I2S1_Rx" start="9" size="1"/>
    </Register>
    <Register name="NVIC_ISPR0" start="0xE000E200">
      <BitField name="DMA0_DMA16" start="0" size="1"/>
      <BitField name="DMA1_DMA17" start="1" size="1"/>
      <BitField name="DMA2_DMA18" start="2" size="1"/>
      <BitField name="DMA3_DMA19" start="3" size="1"/>
      <BitField name="DMA4_DMA20" start="4" size="1"/>
      <BitField name="DMA5_DMA21" start="5" size="1"/>
      <BitField name="DMA6_DMA22" start="6" size="1"/>
      <BitField name="DMA7_DMA23" start="7" size="1"/>
      <BitField name="DMA8_DMA24" start="8" size="1"/>
      <BitField name="DMA9_DMA25" start="9" size="1"/>
      <BitField name="DMA10_DMA26" start="10" size="1"/>
      <BitField name="DMA11_DMA27" start="11" size="1"/>
      <BitField name="DMA12_DMA28" start="12" size="1"/>
      <BitField name="DMA13_DMA29" start="13" size="1"/>
      <BitField name="DMA14_DMA30" start="14" size="1"/>
      <BitField name="DMA15_DMA31" start="15" size="1"/>
      <BitField name="DMA_Error" start="16" size="1"/>
      <BitField name="FTFE" start="18" size="1"/>
      <BitField name="Read_Collision" start="19" size="1"/>
      <BitField name="LVD_LVW" start="20" size="1"/>
      <BitField name="LLW" start="21" size="1"/>
      <BitField name="Watchdog" start="22" size="1"/>
      <BitField name="RNG" start="23" size="1"/>
      <BitField name="I2C0" start="24" size="1"/>
      <BitField name="I2C1" start="25" size="1"/>
      <BitField name="SPI0" start="26" size="1"/>
      <BitField name="SPI1" start="27" size="1"/>
      <BitField name="SPI2" start="28" size="1"/>
      <BitField name="CAN0_ORed_Message_buffer" start="29" size="1"/>
      <BitField name="CAN0_Bus_Off" start="30" size="1"/>
      <BitField name="CAN0_Error" start="31" size="1"/>
    </Register>
    <Register name="NVIC_ISPR1" start="0xE000E204">
      <BitField name="CAN0_Tx_Warning" start="0" size="1"/>
      <BitField name="CAN0_Rx_Warning" start="1" size="1"/>
      <BitField name="CAN0_Wake_Up" start="2" size="1"/>
      <BitField name="I2S0_Tx" start="3" size="1"/>
      <BitField name="I2S0_Rx" start="4" size="1"/>
      <BitField name="CAN1_ORed_Message_buffer" start="5" size="1"/>
      <BitField name="CAN1_Bus_Off" start="6" size="1"/>
      <BitField name="CAN1_Error" start="7" size="1"/>
      <BitField name="CAN1_Tx_Warning" start="8" size="1"/>
      <BitField name="CAN1_Rx_Warning" start="9" size="1"/>
      <BitField name="CAN1_Wake_Up" start="10" size="1"/>
      <BitField name="UART0_LON" start="12" size="1"/>
      <BitField name="UART0_RX_TX" start="13" size="1"/>
      <BitField name="UART0_ERR" start="14" size="1"/>
      <BitField name="UART1_RX_TX" start="15" size="1"/>
      <BitField name="UART1_ERR" start="16" size="1"/>
      <BitField name="UART2_RX_TX" start="17" size="1"/>
      <BitField name="UART2_ERR" start="18" size="1"/>
      <BitField name="UART3_RX_TX" start="19" size="1"/>
      <BitField name="UART3_ERR" start="20" size="1"/>
      <BitField name="UART4_RX_TX" start="21" size="1"/>
      <BitField name="UART4_ERR" start="22" size="1"/>
      <BitField name="UART5_RX_TX" start="23" size="1"/>
      <BitField name="UART5_ERR" start="24" size="1"/>
      <BitField name="ADC0" start="25" size="1"/>
      <BitField name="ADC1" start="26" size="1"/>
      <BitField name="CMP0" start="27" size="1"/>
      <BitField name="CMP1" start="28" size="1"/>
      <BitField name="CMP2" start="29" size="1"/>
      <BitField name="FTM0" start="30" size="1"/>
      <BitField name="FTM1" start="31" size="1"/>
    </Register>
    <Register name="NVIC_ISPR2" start="0xE000E208">
      <BitField name="FTM2" start="0" size="1"/>
      <BitField name="CMT" start="1" size="1"/>
      <BitField name="RTC" start="2" size="1"/>
      <BitField name="RTC_Seconds" start="3" size="1"/>
      <BitField name="PIT0" start="4" size="1"/>
      <BitField name="PIT1" start="5" size="1"/>
      <BitField name="PIT2" start="6" size="1"/>
      <BitField name="PIT3" start="7" size="1"/>
      <BitField name="PDB0" start="8" size="1"/>
      <BitField name="USB0" start="9" size="1"/>
      <BitField name="USBDCD" start="10" size="1"/>
      <BitField name="ENET_1588_Timer" start="11" size="1"/>
      <BitField name="ENET_Transmit" start="12" size="1"/>
      <BitField name="ENET_Receive" start="13" size="1"/>
      <BitField name="ENET_Error" start="14" size="1"/>
      <BitField name="SDHC" start="16" size="1"/>
      <BitField name="DAC0" start="17" size="1"/>
      <BitField name="DAC1" start="18" size="1"/>
      <BitField name="TSI0" start="19" size="1"/>
      <BitField name="LPTimer" start="21" size="1"/>
      <BitField name="PORTA" start="23" size="1"/>
      <BitField name="PORTB" start="24" size="1"/>
      <BitField name="PORTC" start="25" size="1"/>
      <BitField name="PORTD" start="26" size="1"/>
      <BitField name="PORTE" start="27" size="1"/>
      <BitField name="PORTF" start="28" size="1"/>
      <BitField name="NFC" start="31" size="1"/>
    </Register>
    <Register name="NVIC_ISPR3" start="0xE000E20C">
      <BitField name="USBHS" start="0" size="1"/>
      <BitField name="CMP3" start="2" size="1"/>
      <BitField name="FTM3" start="5" size="1"/>
      <BitField name="ADC2" start="6" size="1"/>
      <BitField name="ADC3" start="7" size="1"/>
      <BitField name="I2S1_Tx" start="8" size="1"/>
      <BitField name="I2S1_Rx" start="9" size="1"/>
    </Register>
    <Register name="NVIC_ICPR0" start="0xE000E280">
      <BitField name="DMA0_DMA16" start="0" size="1"/>
      <BitField name="DMA1_DMA17" start="1" size="1"/>
      <BitField name="DMA2_DMA18" start="2" size="1"/>
      <BitField name="DMA3_DMA19" start="3" size="1"/>
      <BitField name="DMA4_DMA20" start="4" size="1"/>
      <BitField name="DMA5_DMA21" start="5" size="1"/>
      <BitField name="DMA6_DMA22" start="6" size="1"/>
      <BitField name="DMA7_DMA23" start="7" size="1"/>
      <BitField name="DMA8_DMA24" start="8" size="1"/>
      <BitField name="DMA9_DMA25" start="9" size="1"/>
      <BitField name="DMA10_DMA26" start="10" size="1"/>
      <BitField name="DMA11_DMA27" start="11" size="1"/>
      <BitField name="DMA12_DMA28" start="12" size="1"/>
      <BitField name="DMA13_DMA29" start="13" size="1"/>
      <BitField name="DMA14_DMA30" start="14" size="1"/>
      <BitField name="DMA15_DMA31" start="15" size="1"/>
      <BitField name="DMA_Error" start="16" size="1"/>
      <BitField name="FTFE" start="18" size="1"/>
      <BitField name="Read_Collision" start="19" size="1"/>
      <BitField name="LVD_LVW" start="20" size="1"/>
      <BitField name="LLW" start="21" size="1"/>
      <BitField name="Watchdog" start="22" size="1"/>
      <BitField name="RNG" start="23" size="1"/>
      <BitField name="I2C0" start="24" size="1"/>
      <BitField name="I2C1" start="25" size="1"/>
      <BitField name="SPI0" start="26" size="1"/>
      <BitField name="SPI1" start="27" size="1"/>
      <BitField name="SPI2" start="28" size="1"/>
      <BitField name="CAN0_ORed_Message_buffer" start="29" size="1"/>
      <BitField name="CAN0_Bus_Off" start="30" size="1"/>
      <BitField name="CAN0_Error" start="31" size="1"/>
    </Register>
    <Register name="NVIC_ICPR1" start="0xE000E284">
      <BitField name="CAN0_Tx_Warning" start="0" size="1"/>
      <BitField name="CAN0_Rx_Warning" start="1" size="1"/>
      <BitField name="CAN0_Wake_Up" start="2" size="1"/>
      <BitField name="I2S0_Tx" start="3" size="1"/>
      <BitField name="I2S0_Rx" start="4" size="1"/>
      <BitField name="CAN1_ORed_Message_buffer" start="5" size="1"/>
      <BitField name="CAN1_Bus_Off" start="6" size="1"/>
      <BitField name="CAN1_Error" start="7" size="1"/>
      <BitField name="CAN1_Tx_Warning" start="8" size="1"/>
      <BitField name="CAN1_Rx_Warning" start="9" size="1"/>
      <BitField name="CAN1_Wake_Up" start="10" size="1"/>
      <BitField name="UART0_LON" start="12" size="1"/>
      <BitField name="UART0_RX_TX" start="13" size="1"/>
      <BitField name="UART0_ERR" start="14" size="1"/>
      <BitField name="UART1_RX_TX" start="15" size="1"/>
      <BitField name="UART1_ERR" start="16" size="1"/>
      <BitField name="UART2_RX_TX" start="17" size="1"/>
      <BitField name="UART2_ERR" start="18" size="1"/>
      <BitField name="UART3_RX_TX" start="19" size="1"/>
      <BitField name="UART3_ERR" start="20" size="1"/>
      <BitField name="UART4_RX_TX" start="21" size="1"/>
      <BitField name="UART4_ERR" start="22" size="1"/>
      <BitField name="UART5_RX_TX" start="23" size="1"/>
      <BitField name="UART5_ERR" start="24" size="1"/>
      <BitField name="ADC0" start="25" size="1"/>
      <BitField name="ADC1" start="26" size="1"/>
      <BitField name="CMP0" start="27" size="1"/>
      <BitField name="CMP1" start="28" size="1"/>
      <BitField name="CMP2" start="29" size="1"/>
      <BitField name="FTM0" start="30" size="1"/>
      <BitField name="FTM1" start="31" size="1"/>
    </Register>
    <Register name="NVIC_ICPR2" start="0xE000E288">
      <BitField name="FTM2" start="0" size="1"/>
      <BitField name="CMT" start="1" size="1"/>
      <BitField name="RTC" start="2" size="1"/>
      <BitField name="RTC_Seconds" start="3" size="1"/>
      <BitField name="PIT0" start="4" size="1"/>
      <BitField name="PIT1" start="5" size="1"/>
      <BitField name="PIT2" start="6" size="1"/>
      <BitField name="PIT3" start="7" size="1"/>
      <BitField name="PDB0" start="8" size="1"/>
      <BitField name="USB0" start="9" size="1"/>
      <BitField name="USBDCD" start="10" size="1"/>
      <BitField name="ENET_1588_Timer" start="11" size="1"/>
      <BitField name="ENET_Transmit" start="12" size="1"/>
      <BitField name="ENET_Receive" start="13" size="1"/>
      <BitField name="ENET_Error" start="14" size="1"/>
      <BitField name="SDHC" start="16" size="1"/>
      <BitField name="DAC0" start="17" size="1"/>
      <BitField name="DAC1" start="18" size="1"/>
      <BitField name="TSI0" start="19" size="1"/>
      <BitField name="LPTimer" start="21" size="1"/>
      <BitField name="PORTA" start="23" size="1"/>
      <BitField name="PORTB" start="24" size="1"/>
      <BitField name="PORTC" start="25" size="1"/>
      <BitField name="PORTD" start="26" size="1"/>
      <BitField name="PORTE" start="27" size="1"/>
      <BitField name="PORTF" start="28" size="1"/>
      <BitField name="NFC" start="31" size="1"/>
    </Register>
    <Register name="NVIC_ICPR3" start="0xE000E28C">
      <BitField name="USBHS" start="0" size="1"/>
      <BitField name="CMP3" start="2" size="1"/>
      <BitField name="FTM3" start="5" size="1"/>
      <BitField name="ADC2" start="6" size="1"/>
      <BitField name="ADC3" start="7" size="1"/>
      <BitField name="I2S1_Tx" start="8" size="1"/>
      <BitField name="I2S1_Rx" start="9" size="1"/>
    </Register>
    <Register name="NVIC_IABR0" start="0xE000E300" access="ReadOnly">
      <BitField name="DMA0_DMA16" start="0" size="1"/>
      <BitField name="DMA1_DMA17" start="1" size="1"/>
      <BitField name="DMA2_DMA18" start="2" size="1"/>
      <BitField name="DMA3_DMA19" start="3" size="1"/>
      <BitField name="DMA4_DMA20" start="4" size="1"/>
      <BitField name="DMA5_DMA21" start="5" size="1"/>
      <BitField name="DMA6_DMA22" start="6" size="1"/>
      <BitField name="DMA7_DMA23" start="7" size="1"/>
      <BitField name="DMA8_DMA24" start="8" size="1"/>
      <BitField name="DMA9_DMA25" start="9" size="1"/>
      <BitField name="DMA10_DMA26" start="10" size="1"/>
      <BitField name="DMA11_DMA27" start="11" size="1"/>
      <BitField name="DMA12_DMA28" start="12" size="1"/>
      <BitField name="DMA13_DMA29" start="13" size="1"/>
      <BitField name="DMA14_DMA30" start="14" size="1"/>
      <BitField name="DMA15_DMA31" start="15" size="1"/>
      <BitField name="DMA_Error" start="16" size="1"/>
      <BitField name="FTFE" start="18" size="1"/>
      <BitField name="Read_Collision" start="19" size="1"/>
      <BitField name="LVD_LVW" start="20" size="1"/>
      <BitField name="LLW" start="21" size="1"/>
      <BitField name="Watchdog" start="22" size="1"/>
      <BitField name="RNG" start="23" size="1"/>
      <BitField name="I2C0" start="24" size="1"/>
      <BitField name="I2C1" start="25" size="1"/>
      <BitField name="SPI0" start="26" size="1"/>
      <BitField name="SPI1" start="27" size="1"/>
      <BitField name="SPI2" start="28" size="1"/>
      <BitField name="CAN0_ORed_Message_buffer" start="29" size="1"/>
      <BitField name="CAN0_Bus_Off" start="30" size="1"/>
      <BitField name="CAN0_Error" start="31" size="1"/>
    </Register>
    <Register name="NVIC_IABR1" start="0xE000E304" access="ReadOnly">
      <BitField name="CAN0_Tx_Warning" start="0" size="1"/>
      <BitField name="CAN0_Rx_Warning" start="1" size="1"/>
      <BitField name="CAN0_Wake_Up" start="2" size="1"/>
      <BitField name="I2S0_Tx" start="3" size="1"/>
      <BitField name="I2S0_Rx" start="4" size="1"/>
      <BitField name="CAN1_ORed_Message_buffer" start="5" size="1"/>
      <BitField name="CAN1_Bus_Off" start="6" size="1"/>
      <BitField name="CAN1_Error" start="7" size="1"/>
      <BitField name="CAN1_Tx_Warning" start="8" size="1"/>
      <BitField name="CAN1_Rx_Warning" start="9" size="1"/>
      <BitField name="CAN1_Wake_Up" start="10" size="1"/>
      <BitField name="UART0_LON" start="12" size="1"/>
      <BitField name="UART0_RX_TX" start="13" size="1"/>
      <BitField name="UART0_ERR" start="14" size="1"/>
      <BitField name="UART1_RX_TX" start="15" size="1"/>
      <BitField name="UART1_ERR" start="16" size="1"/>
      <BitField name="UART2_RX_TX" start="17" size="1"/>
      <BitField name="UART2_ERR" start="18" size="1"/>
      <BitField name="UART3_RX_TX" start="19" size="1"/>
      <BitField name="UART3_ERR" start="20" size="1"/>
      <BitField name="UART4_RX_TX" start="21" size="1"/>
      <BitField name="UART4_ERR" start="22" size="1"/>
      <BitField name="UART5_RX_TX" start="23" size="1"/>
      <BitField name="UART5_ERR" start="24" size="1"/>
      <BitField name="ADC0" start="25" size="1"/>
      <BitField name="ADC1" start="26" size="1"/>
      <BitField name="CMP0" start="27" size="1"/>
      <BitField name="CMP1" start="28" size="1"/>
      <BitField name="CMP2" start="29" size="1"/>
      <BitField name="FTM0" start="30" size="1"/>
      <BitField name="FTM1" start="31" size="1"/>
    </Register>
    <Register name="NVIC_IABR2" start="0xE000E308" access="ReadOnly">
      <BitField name="FTM2" start="0" size="1"/>
      <BitField name="CMT" start="1" size="1"/>
      <BitField name="RTC" start="2" size="1"/>
      <BitField name="RTC_Seconds" start="3" size="1"/>
      <BitField name="PIT0" start="4" size="1"/>
      <BitField name="PIT1" start="5" size="1"/>
      <BitField name="PIT2" start="6" size="1"/>
      <BitField name="PIT3" start="7" size="1"/>
      <BitField name="PDB0" start="8" size="1"/>
      <BitField name="USB0" start="9" size="1"/>
      <BitField name="USBDCD" start="10" size="1"/>
      <BitField name="ENET_1588_Timer" start="11" size="1"/>
      <BitField name="ENET_Transmit" start="12" size="1"/>
      <BitField name="ENET_Receive" start="13" size="1"/>
      <BitField name="ENET_Error" start="14" size="1"/>
      <BitField name="SDHC" start="16" size="1"/>
      <BitField name="DAC0" start="17" size="1"/>
      <BitField name="DAC1" start="18" size="1"/>
      <BitField name="TSI0" start="19" size="1"/>
      <BitField name="LPTimer" start="21" size="1"/>
      <BitField name="PORTA" start="23" size="1"/>
      <BitField name="PORTB" start="24" size="1"/>
      <BitField name="PORTC" start="25" size="1"/>
      <BitField name="PORTD" start="26" size="1"/>
      <BitField name="PORTE" start="27" size="1"/>
      <BitField name="PORTF" start="28" size="1"/>
      <BitField name="NFC" start="31" size="1"/>
    </Register>
    <Register name="NVIC_IABR3" start="0xE000E30C" access="ReadOnly">
      <BitField name="USBHS" start="0" size="1"/>
      <BitField name="CMP3" start="2" size="1"/>
      <BitField name="FTM3" start="5" size="1"/>
      <BitField name="ADC2" start="6" size="1"/>
      <BitField name="ADC3" start="7" size="1"/>
      <BitField name="I2S1_Tx" start="8" size="1"/>
      <BitField name="I2S1_Rx" start="9" size="1"/>
    </Register>
    <Register name="NVIC_IPR0" start="0xE000E400">
      <BitField name="DMA0_DMA16" start="4" size="4"/>
      <BitField name="DMA1_DMA17" start="12" size="4"/>
      <BitField name="DMA2_DMA18" start="20" size="4"/>
      <BitField name="DMA3_DMA19" start="28" size="4"/>
    </Register>
    <Register name="NVIC_IPR1" start="0xE000E404">
      <BitField name="DMA4_DMA20" start="4" size="4"/>
      <BitField name="DMA5_DMA21" start="12" size="4"/>
      <BitField name="DMA6_DMA22" start="20" size="4"/>
      <BitField name="DMA7_DMA23" start="28" size="4"/>
    </Register>
    <Register name="NVIC_IPR2" start="0xE000E408">
      <BitField name="DMA8_DMA24" start="4" size="4"/>
      <BitField name="DMA9_DMA25" start="12" size="4"/>
      <BitField name="DMA10_DMA26" start="20" size="4"/>
      <BitField name="DMA11_DMA27" start="28" size="4"/>
    </Register>
    <Register name="NVIC_IPR3" start="0xE000E40C">
      <BitField name="DMA12_DMA28" start="4" size="4"/>
      <BitField name="DMA13_DMA29" start="12" size="4"/>
      <BitField name="DMA14_DMA30" start="20" size="4"/>
      <BitField name="DMA15_DMA31" start="28" size="4"/>
    </Register>
    <Register name="NVIC_IPR4" start="0xE000E410">
      <BitField name="DMA_Error" start="4" size="4"/>
      <BitField name="FTFE" start="20" size="4"/>
      <BitField name="Read_Collision" start="28" size="4"/>
    </Register>
    <Register name="NVIC_IPR5" start="0xE000E414">
      <BitField name="LVD_LVW" start="4" size="4"/>
      <BitField name="LLW" start="12" size="4"/>
      <BitField name="Watchdog" start="20" size="4"/>
      <BitField name="RNG" start="28" size="4"/>
    </Register>
    <Register name="NVIC_IPR6" start="0xE000E418">
      <BitField name="I2C0" start="4" size="4"/>
      <BitField name="I2C1" start="12" size="4"/>
      <BitField name="SPI0" start="20" size="4"/>
      <BitField name="SPI1" start="28" size="4"/>
    </Register>
    <Register name="NVIC_IPR7" start="0xE000E41C">
      <BitField name="SPI2" start="4" size="4"/>
      <BitField name="CAN0_ORed_Message_buffer" start="12" size="4"/>
      <BitField name="CAN0_Bus_Off" start="20" size="4"/>
      <BitField name="CAN0_Error" start="28" size="4"/>
    </Register>
    <Register name="NVIC_IPR8" start="0xE000E420">
      <BitField name="CAN0_Tx_Warning" start="4" size="4"/>
      <BitField name="CAN0_Rx_Warning" start="12" size="4"/>
      <BitField name="CAN0_Wake_Up" start="20" size="4"/>
      <BitField name="I2S0_Tx" start="28" size="4"/>
    </Register>
    <Register name="NVIC_IPR9" start="0xE000E424">
      <BitField name="I2S0_Rx" start="4" size="4"/>
      <BitField name="CAN1_ORed_Message_buffer" start="12" size="4"/>
      <BitField name="CAN1_Bus_Off" start="20" size="4"/>
      <BitField name="CAN1_Error" start="28" size="4"/>
    </Register>
    <Register name="NVIC_IPR10" start="0xE000E428">
      <BitField name="CAN1_Tx_Warning" start="4" size="4"/>
      <BitField name="CAN1_Rx_Warning" start="12" size="4"/>
      <BitField name="CAN1_Wake_Up" start="20" size="4"/>
    </Register>
    <Register name="NVIC_IPR11" start="0xE000E42C">
      <BitField name="UART0_LON" start="4" size="4"/>
      <BitField name="UART0_RX_TX" start="12" size="4"/>
      <BitField name="UART0_ERR" start="20" size="4"/>
      <BitField name="UART1_RX_TX" start="28" size="4"/>
    </Register>
    <Register name="NVIC_IPR12" start="0xE000E430">
      <BitField name="UART1_ERR" start="4" size="4"/>
      <BitField name="UART2_RX_TX" start="12" size="4"/>
      <BitField name="UART2_ERR" start="20" size="4"/>
      <BitField name="UART3_RX_TX" start="28" size="4"/>
    </Register>
    <Register name="NVIC_IPR13" start="0xE000E434">
      <BitField name="UART3_ERR" start="4" size="4"/>
      <BitField name="UART4_RX_TX" start="12" size="4"/>
      <BitField name="UART4_ERR" start="20" size="4"/>
      <BitField name="UART5_RX_TX" start="28" size="4"/>
    </Register>
    <Register name="NVIC_IPR14" start="0xE000E438">
      <BitField name="UART5_ERR" start="4" size="4"/>
      <BitField name="ADC0" start="12" size="4"/>
      <BitField name="ADC1" start="20" size="4"/>
      <BitField name="CMP0" start="28" size="4"/>
    </Register>
    <Register name="NVIC_IPR15" start="0xE000E43C">
      <BitField name="CMP1" start="4" size="4"/>
      <BitField name="CMP2" start="12" size="4"/>
      <BitField name="FTM0" start="20" size="4"/>
      <BitField name="FTM1" start="28" size="4"/>
    </Register>
    <Register name="NVIC_IPR16" start="0xE000E440">
      <BitField name="FTM2" start="4" size="4"/>
      <BitField name="CMT" start="12" size="4"/>
      <BitField name="RTC" start="20" size="4"/>
      <BitField name="RTC_Seconds" start="28" size="4"/>
    </Register>
    <Register name="NVIC_IPR17" start="0xE000E444">
      <BitField name="PIT0" start="4" size="4"/>
      <BitField name="PIT1" start="12" size="4"/>
      <BitField name="PIT2" start="20" size="4"/>
      <BitField name="PIT3" start="28" size="4"/>
    </Register>
    <Register name="NVIC_IPR18" start="0xE000E448">
      <BitField name="PDB0" start="4" size="4"/>
      <BitField name="USB0" start="12" size="4"/>
      <BitField name="USBDCD" start="20" size="4"/>
      <BitField name="ENET_1588_Timer" start="28" size="4"/>
    </Register>
    <Register name="NVIC_IPR19" start="0xE000E44C">
      <BitField name="ENET_Transmit" start="4" size="4"/>
      <BitField name="ENET_Receive" start="12" size="4"/>
      <BitField name="ENET_Error" start="20" size="4"/>
    </Register>
    <Register name="NVIC_IPR20" start="0xE000E450">
      <BitField name="SDHC" start="4" size="4"/>
      <BitField name="DAC0" start="12" size="4"/>
      <BitField name="DAC1" start="20" size="4"/>
      <BitField name="TSI0" start="28" size="4"/>
    </Register>
    <Register name="NVIC_IPR21" start="0xE000E454">
      <BitField name="LPTimer" start="12" size="4"/>
      <BitField name="PORTA" start="28" size="4"/>
    </Register>
    <Register name="NVIC_IPR22" start="0xE000E458">
      <BitField name="PORTB" start="4" size="4"/>
      <BitField name="PORTC" start="12" size="4"/>
      <BitField name="PORTD" start="20" size="4"/>
      <BitField name="PORTE" start="28" size="4"/>
    </Register>
    <Register name="NVIC_IPR23" start="0xE000E45C">
      <BitField name="PORTF" start="4" size="4"/>
      <BitField name="NFC" start="28" size="4"/>
    </Register>
    <Register name="NVIC_IPR24" start="0xE000E460">
      <BitField name="USBHS" start="4" size="4"/>
      <BitField name="CMP3" start="20" size="4"/>
    </Register>
    <Register name="NVIC_IPR25" start="0xE000E464">
      <BitField name="FTM3" start="12" size="4"/>
      <BitField name="ADC2" start="20" size="4"/>
      <BitField name="ADC3" start="28" size="4"/>
    </Register>
    <Register name="NVIC_IPR26" start="0xE000E468">
      <BitField name="I2S1_Tx" start="4" size="4"/>
      <BitField name="I2S1_Rx" start="12" size="4"/>
    </Register>
  </RegisterGroup>
  <MemorySegment size="0x100000" access="Read/Write" start="0xE0000000" name="PPB"/>
  <MemorySegment size="0x1000" access="Read/Write" start="0xE000E000" name="CM3_System_Control_Space">
    <RegisterGroup start="0xE000E000" name="SCB">
      <Register start="0xE000E004" name="ICTR" aka="Interrupt_Control_Type" access="ReadOnly">
        <BitField size="5" start="0" name="INTLINESNUM">
          <Enum name="0...32" start="0x0"/>
          <Enum name="33...64" start="0x1"/>
          <Enum name="65...96" start="0x2"/>
          <Enum name="97...128" start="0x3"/>
          <Enum name="129...160" start="0x4"/>
          <Enum name="161...192" start="0x5"/>
          <Enum name="193...224" start="0x6"/>
          <Enum name="225...256" start="0x7"/>
        </BitField>
      </Register>
      <Register start="0xE000E008" name="ACTLR">
        <BitField size="1" start="0" name="DISMCYCINT"/>
        <BitField size="1" start="1" name="DISDEFWBUF"/>
        <BitField size="1" start="2" name="DISFOLD"/>
      </Register>
    </RegisterGroup>
    <RegisterGroup start="0xE000E010" name="SysTick">
      <Register start="0xE000E010" name="SYST_CSR" aka="SysTick_Control_And_Status">
        <BitField size="1" name="COUNTFLAG" start="16"/>
        <BitField size="1" name="CLKSOURCE" start="2"/>
        <BitField size="1" name="TICKINT" start="1"/>
        <BitField size="1" name="ENABLE" start="0"/>
      </Register>
      <Register start="0xE000E014" name="SYST_RVR" aka="SysTick_Reload_Value">
        <BitField size="24" name="RELOAD" start="0"/>
      </Register>
      <Register start="0xE000E018" name="SYST_CVR" aka="SysTick_Current_Value">
        <BitField size="24" name="CURRENT" start="0"/>
      </Register>
      <Register start="0xE000E01C" name="SYST_CALIB" aka="SysTick_Calibration_Value" access="ReadOnly">
        <BitField size="1" name="NOREF" start="31"/>
        <BitField size="1" name="SKEW" start="30"/>
        <BitField size="24" name="TENMS" start="0"/>
      </Register>
    </RegisterGroup>
    <RegisterGroup start="0xE000ED00" name="SCB">
      <Register start="0xE000ED04" name="ICSR" aka="Interrupt_Control_State">
        <BitField size="1" name="NMIPENDSET" start="31"/>
        <BitField size="1" name="PENDSVSET" start="28"/>
        <BitField size="1" name="PENDSVCLR" start="27"/>
        <BitField size="1" name="PENDSTSET" start="26"/>
        <BitField size="1" name="PENDSTCLR" start="25"/>
        <BitField size="1" name="ISRPREEMPT" start="23"/>
        <BitField size="1" name="ISRPENDING" start="22"/>
        <BitField size="9" name="VECTPENDING" start="12"/>
        <BitField size="1" name="RETTOBASE" start="11"/>
        <BitField size="9" name="VECTACTIVE" start="0"/>
      </Register>
      <Register start="0xE000ED08" name="VTOR" aka="Vector_Table_Offset">
        <BitField size="1" name="TBLBASE" start="29"/>
        <BitField size="25" name="TBLOFF" start="7"/>
      </Register>
      <Register start="0xE000ED0C" name="AIRCR" aka="Application_Interrupt_and_Reset_Control">
        <BitField size="16" name="VECTKEY" start="16"/>
        <BitField size="1" name="ENDIANESS" start="15"/>
        <BitField size="3" name="PRIGROUP" start="8"/>
        <BitField size="1" name="SYSRESETREQ" start="2"/>
        <BitField size="1" name="VECTCLRACTIVE" start="1"/>
        <BitField size="1" name="VECTRESET" start="0"/>
      </Register>
      <Register start="0xE000ED10" name="SCR" aka="System_Control">
        <BitField size="1" name="SEVONPEND" start="4"/>
        <BitField size="1" name="SLEEPDEEP" start="2"/>
        <BitField size="1" name="SLEEPONEXIT" start="1"/>
      </Register>
      <Register start="0xE000ED14" name="CCR" aka="Configuration_Control">
        <BitField size="1" name="STKALIGN" start="9"/>
        <BitField size="1" name="BFHFNMIGN" start="8"/>
        <BitField size="1" name="DIV_0_TRP" start="4"/>
        <BitField size="1" name="UNALIGN_TRP" start="3"/>
        <BitField size="1" name="USERSETMPEND" start="1"/>
        <BitField size="1" name="NONBASETHRDENA" start="0"/>
      </Register>
      <Register start="0xE000ED18" name="SHPR1" aka="System_Handlers_4_7_Priority">
        <BitField size="4" name="PRI_4(MemManage)" start="8-4"/>
        <BitField size="4" name="PRI_5(BusFault)" start="16-4"/>
        <BitField size="4" name="PRI_6(UsageFault)" start="24-4"/>
        <BitField size="4" name="PRI_7" start="32-4"/>
      </Register>
      <Register start="0xE000ED1C" name="SHPR2" aka="System_Handlers_8_11_Priority">
        <BitField size="4" name="PRI_8" start="8-4"/>
        <BitField size="4" name="PRI_9" start="16-4"/>
        <BitField size="4" name="PRI_10" start="24-4"/>
        <BitField size="4" name="PRI_11(SVCall)" start="32-4"/>
      </Register>
      <Register start="0xE000ED20" name="SHPR3" aka="System_Handlers_12_15_Priority">
        <BitField size="4" name="PRI_12(DebugMonitor)" start="8-4"/>
        <BitField size="4" name="PRI_13" start="16-4"/>
        <BitField size="4" name="PRI_14(PendSV)" start="24-4"/>
        <BitField size="4" name="PRI_15(SysTick)" start="32-4"/>
      </Register>
      <Register start="0xE000ED24" name="SHCSR" aka="System_Handler_Control_and_State">
        <BitField size="1" name="USGFAULTENA" start="18"/>
        <BitField size="1" name="BUSFAULTENA" start="17"/>
        <BitField size="1" name="MEMFAULTENA" start="16"/>
        <BitField size="1" name="SVCALLPENDED" start="15"/>
        <BitField size="1" name="BUSFAULTPENDED" start="14"/>
        <BitField size="1" name="MEMFAULTPENDED" start="13"/>
        <BitField size="1" name="USGFAULTPENDED" start="12"/>
        <BitField size="1" name="SYSTICKACT" start="11"/>
        <BitField size="1" name="PENDSVACT" start="10"/>
        <BitField size="1" name="MONITORACT" start="8"/>
        <BitField size="1" name="SVCALLACT" start="7"/>
        <BitField size="1" name="USGFAULTACT" start="3"/>
        <BitField size="1" name="BUSFAULTACT" start="1"/>
        <BitField size="1" name="MEMFAULTACT" start="0"/>
      </Register>
      <Register start="0xE000ED28" size="1" name="MMFSR" aka="Memory_Manage_Fault_Status">
        <BitField size="1" name="MMARVALID" start="7"/>
        <BitField size="1" name="MSTKERR" start="4"/>
        <BitField size="1" name="MUNSTKERR" start="3"/>
        <BitField size="1" name="DACCVIOL" start="1"/>
        <BitField size="1" name="IACCVIOL" start="0"/>
      </Register>
      <Register start="0xE000ED29" size="1" name="BFSR" aka="Bus_Fault_Status">
        <BitField size="1" name="BFARVALID" start="7"/>
        <BitField size="1" name="STKERR" start="4"/>
        <BitField size="1" name="UNSTKERR" start="3"/>
        <BitField size="1" name="IMPRECISERR" start="2"/>
        <BitField size="1" name="PRECISERR" start="1"/>
        <BitField size="1" name="IBUSERR" start="0"/>
      </Register>
      <Register start="0xE000ED2A" size="2" name="UFSR" aka="Usage_Fault_Status">
        <BitField size="1" name="DIVBYZERO" start="9"/>
        <BitField size="1" name="UNALIGNED" start="8"/>
        <BitField size="1" name="NOCP" start="3"/>
        <BitField size="1" name="INVPC" start="2"/>
        <BitField size="1" name="INVSTATE" start="1"/>
        <BitField size="1" name="UNDEFINSTR" start="0"/>
      </Register>
      <Register start="0xE000ED2C" name="HFSR" aka="Hard_Fault_Status">
        <BitField size="1" name="DEBUGEVT" start="31"/>
        <BitField size="1" name="FORCED" start="30"/>
        <BitField size="1" name="VECTTBL" start="1"/>
      </Register>
      <Register start="0xE000ED30" name="DFSR" aka="Debug_Fault_Status">
        <BitField size="1" name="EXTERNAL" start="4"/>
        <BitField size="1" name="VCATCH" start="3"/>
        <BitField size="1" name="DWTTRAP" start="2"/>
        <BitField size="1" name="BKPT" start="1"/>
        <BitField size="1" name="HALTED" start="0"/>
      </Register>
      <Register start="0xE000ED34" name="MMFAR" aka="Memory_Manage_Fault_Address"/>
      <Register start="0xE000ED38" name="BFAR" aka="Bus_Fault_Address"/>
      <Register start="0xE000ED3C" name="AFSR" aka="Auxillary_Fault_Address"/>
      <Register start="0xE000ED88" name="CPACR">
        <BitField size="2" name="CP0" start="0"/>
        <BitField size="2" name="CP1" start="2"/>
        <BitField size="2" name="CP2" start="4"/>
        <BitField size="2" name="CP3" start="6"/>
        <BitField size="2" name="CP4" start="8"/>
        <BitField size="2" name="CP5" start="10"/>
        <BitField size="2" name="CP6" start="12"/>
        <BitField size="2" name="CP7" start="14"/>
        <BitField size="2" name="CP10" start="20"/>
        <BitField size="2" name="CP11" start="22"/>
      </Register>
    </RegisterGroup>
    <RegisterGroup start="0xE000ED00" name="CPUID">
      <Register start="0xE000ED00" name="CPUID" aka="CPUID_Base" access="ReadOnly">
        <BitField size="8" name="IMPLEMENTER" start="24"/>
        <BitField size="4" name="VARIANT" start="20"/>
        <BitField size="12" name="PARTNO" start="4"/>
        <BitField size="4" name="REVISION" start="0"/>
      </Register>
      <Register start="0xE000ED40" name="ID_PFR0" aka="PFR0" access="ReadOnly"/>
      <Register start="0xE000ED44" name="ID_PFR1" aka="PFR1" access="ReadOnly"/>
      <Register start="0xE000ED48" name="ID_DFR0" aka="DFR0" access="ReadOnly"/>
      <Register start="0xE000ED4C" name="ID_AFR0" aka="AFR0" access="ReadOnly"/>
      <Register start="0xE000ED50" name="ID_MMFR0" aka="MMFR0" access="ReadOnly"/>
      <Register start="0xE000ED54" name="ID_MMFR1" aka="MMFR1" access="ReadOnly"/>
      <Register start="0xE000ED58" name="ID_MMFR2" aka="MMFR2" access="ReadOnly"/>
      <Register start="0xE000ED5C" name="ID_MMFR3" aka="MMFR3" access="ReadOnly"/>
      <Register start="0xE000ED60" name="ID_ISAR0" aka="ISAR0" access="ReadOnly"/>
      <Register start="0xE000ED64" name="ID_ISAR1" aka="ISAR1" access="ReadOnly"/>
      <Register start="0xE000ED68" name="ID_ISAR2" aka="ISAR2" access="ReadOnly"/>
      <Register start="0xE000ED6C" name="ID_ISAR3" aka="ISAR3" access="ReadOnly"/>
      <Register start="0xE000ED70" name="ID_ISAR4" aka="ISAR4" access="ReadOnly"/>
    </RegisterGroup>
    <RegisterGroup start="0xE000ED90" name="MPU">
      <Register start="0xE000ED90" name="MPU_TYPE" aka="MPU_Type" access="ReadOnly">
        <BitField size="8" name="IREGION" start="16"/>
        <BitField size="8" name="DREGION" start="8"/>
        <BitField size="8" name="SEPARATE" start="0"/>
      </Register>
      <Register start="0xE000ED94" name="MPU_CTRL" aka="MPU_Control">
        <BitField size="1" name="PRIVDEFENA" start="2"/>
        <BitField size="1" name="HFNMIENA" start="1"/>
        <BitField size="1" name="ENABLE" start="0"/>
      </Register>
      <Register start="0xE000ED98" name="MPU_RNR" aka="MPU_Region_Number">
        <BitField size="8" name="REGION" start="0"/>
      </Register>
      <Register start="0xE000ED9C" name="MPU_RBAR" aka="MPU_Region_Base_Address">
        <BitField size="27" name="ADDR" start="5"/>
        <BitField size="1" name="VALID" start="4"/>
        <BitField size="4" name="REGION" start="0"/>
      </Register>
      <Register start="0xE000EDA0" name="MPU_RASR" aka="MPU_Attribute_and_Size">
        <BitField size="1" name="XN" start="28"/>
        <BitField size="3" name="AP" start="24"/>
        <BitField size="3" name="TEX" start="19"/>
        <BitField size="1" name="S" start="18"/>
        <BitField size="1" name="C" start="17"/>
        <BitField size="1" name="B" start="16"/>
        <BitField size="8" name="SRD" start="8"/>
        <BitField size="5" name="SIZE" start="1"/>
        <BitField size="1" name="ENABLE" start="0"/>
      </Register>
    </RegisterGroup>
    <RegisterGroup start="0xE000EDF0" name="CoreDebug">
      <Register start="0xE000EDF0" name="DHCSR"/>
      <Register start="0xE000EDF4" name="DCRSR"/>
      <Register start="0xE000EDF8" name="DCRDR"/>
      <Register start="0xE000EDFC" name="DEMCR"/>
    </RegisterGroup>
    <RegisterGroup start="0xE000EF00" name="SCB">
      <Register start="0xE000EF00" name="STIR" aka="SCB_SW_TRIG" access="WriteOnly">
        <BitField size="10" name="INTID" start="0"/>
      </Register>
    </RegisterGroup>
    <RegisterGroup start="0xE000EFD0" name="ID_space">
      <Register start="0xE000EFD0" size="1" name="PID4" access="ReadOnly"/>
      <Register start="0xE000EFD4" size="1" name="PID5" access="ReadOnly"/>
      <Register start="0xE000EFD8" size="1" name="PID6" access="ReadOnly"/>
      <Register start="0xE000EFDC" size="1" name="PID7" access="ReadOnly"/>
      <Register start="0xE000EFE0" size="1" name="PID0" access="ReadOnly"/>
      <Register start="0xE000EFE4" size="1" name="PID1" access="ReadOnly"/>
      <Register start="0xE000EFE8" size="1" name="PID2" access="ReadOnly"/>
      <Register start="0xE000EFEC" size="1" name="PID3" access="ReadOnly"/>
      <Register start="0xE000EFF0" size="1" name="CID0" access="ReadOnly"/>
      <Register start="0xE000EFF4" size="1" name="CID1" access="ReadOnly"/>
      <Register start="0xE000EFF8" size="1" name="CID2" access="ReadOnly"/>
      <Register start="0xE000EFFC" size="1" name="CID3" access="ReadOnly"/>
    </RegisterGroup>
  </MemorySegment>
</Root>
