Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jun  8 12:10:20 2022
| Host         : LAPTOP-NCO9BMV1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 44 register/latch pins with no clock driven by root clock pin: inst_i2c_dri/dri_clk_reg/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: mod1/pixel_clk_reg/Q (HIGH)

 There are 501 register/latch pins with no clock driven by root clock pin: mod2/pixel_clk_reg/Q (HIGH)

 There are 75 register/latch pins with no clock driven by root clock pin: rr/clk_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: tc/change_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2158 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.123        0.000                      0                   79        0.171        0.000                      0                   79        4.500        0.000                       0                    65  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.123        0.000                      0                   79        0.171        0.000                      0                   79        4.500        0.000                       0                    65  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.123ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.123ns  (required time - arrival time)
  Source:                 tc/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tc/cnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.389ns  (logic 1.076ns (24.517%)  route 3.313ns (75.483%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.560     5.081    tc/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y36         FDRE                                         r  tc/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         FDRE (Prop_fdre_C_Q)         0.456     5.537 f  tc/cnt_reg[18]/Q
                         net (fo=2, routed)           1.010     6.547    tc/cnt_reg_n_0_[18]
    SLICE_X30Y36         LUT4 (Prop_lut4_I1_O)        0.124     6.671 f  tc/cnt[0]_i_8/O
                         net (fo=1, routed)           0.416     7.088    tc/cnt[0]_i_8_n_0
    SLICE_X30Y35         LUT5 (Prop_lut5_I4_O)        0.124     7.212 f  tc/cnt[0]_i_7/O
                         net (fo=1, routed)           0.444     7.656    tc/cnt[0]_i_7_n_0
    SLICE_X30Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.780 f  tc/cnt[0]_i_3__0/O
                         net (fo=1, routed)           0.162     7.942    tc/cnt[0]_i_3__0_n_0
    SLICE_X30Y33         LUT6 (Prop_lut6_I0_O)        0.124     8.066 f  tc/cnt[0]_i_2__0/O
                         net (fo=3, routed)           0.321     8.387    tc/cnt[0]_i_2__0_n_0
    SLICE_X30Y32         LUT2 (Prop_lut2_I1_O)        0.124     8.511 r  tc/cnt[27]_i_1/O
                         net (fo=27, routed)          0.959     9.470    tc/change_clk_0
    SLICE_X31Y37         FDRE                                         r  tc/cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.441    14.782    tc/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y37         FDRE                                         r  tc/cnt_reg[21]/C
                         clock pessimism              0.275    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X31Y37         FDRE (Setup_fdre_C_R)       -0.429    14.593    tc/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                          -9.470    
  -------------------------------------------------------------------
                         slack                                  5.123    

Slack (MET) :             5.123ns  (required time - arrival time)
  Source:                 tc/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tc/cnt_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.389ns  (logic 1.076ns (24.517%)  route 3.313ns (75.483%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.560     5.081    tc/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y36         FDRE                                         r  tc/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         FDRE (Prop_fdre_C_Q)         0.456     5.537 f  tc/cnt_reg[18]/Q
                         net (fo=2, routed)           1.010     6.547    tc/cnt_reg_n_0_[18]
    SLICE_X30Y36         LUT4 (Prop_lut4_I1_O)        0.124     6.671 f  tc/cnt[0]_i_8/O
                         net (fo=1, routed)           0.416     7.088    tc/cnt[0]_i_8_n_0
    SLICE_X30Y35         LUT5 (Prop_lut5_I4_O)        0.124     7.212 f  tc/cnt[0]_i_7/O
                         net (fo=1, routed)           0.444     7.656    tc/cnt[0]_i_7_n_0
    SLICE_X30Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.780 f  tc/cnt[0]_i_3__0/O
                         net (fo=1, routed)           0.162     7.942    tc/cnt[0]_i_3__0_n_0
    SLICE_X30Y33         LUT6 (Prop_lut6_I0_O)        0.124     8.066 f  tc/cnt[0]_i_2__0/O
                         net (fo=3, routed)           0.321     8.387    tc/cnt[0]_i_2__0_n_0
    SLICE_X30Y32         LUT2 (Prop_lut2_I1_O)        0.124     8.511 r  tc/cnt[27]_i_1/O
                         net (fo=27, routed)          0.959     9.470    tc/change_clk_0
    SLICE_X31Y37         FDRE                                         r  tc/cnt_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.441    14.782    tc/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y37         FDRE                                         r  tc/cnt_reg[22]/C
                         clock pessimism              0.275    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X31Y37         FDRE (Setup_fdre_C_R)       -0.429    14.593    tc/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                          -9.470    
  -------------------------------------------------------------------
                         slack                                  5.123    

Slack (MET) :             5.123ns  (required time - arrival time)
  Source:                 tc/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tc/cnt_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.389ns  (logic 1.076ns (24.517%)  route 3.313ns (75.483%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.560     5.081    tc/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y36         FDRE                                         r  tc/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         FDRE (Prop_fdre_C_Q)         0.456     5.537 f  tc/cnt_reg[18]/Q
                         net (fo=2, routed)           1.010     6.547    tc/cnt_reg_n_0_[18]
    SLICE_X30Y36         LUT4 (Prop_lut4_I1_O)        0.124     6.671 f  tc/cnt[0]_i_8/O
                         net (fo=1, routed)           0.416     7.088    tc/cnt[0]_i_8_n_0
    SLICE_X30Y35         LUT5 (Prop_lut5_I4_O)        0.124     7.212 f  tc/cnt[0]_i_7/O
                         net (fo=1, routed)           0.444     7.656    tc/cnt[0]_i_7_n_0
    SLICE_X30Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.780 f  tc/cnt[0]_i_3__0/O
                         net (fo=1, routed)           0.162     7.942    tc/cnt[0]_i_3__0_n_0
    SLICE_X30Y33         LUT6 (Prop_lut6_I0_O)        0.124     8.066 f  tc/cnt[0]_i_2__0/O
                         net (fo=3, routed)           0.321     8.387    tc/cnt[0]_i_2__0_n_0
    SLICE_X30Y32         LUT2 (Prop_lut2_I1_O)        0.124     8.511 r  tc/cnt[27]_i_1/O
                         net (fo=27, routed)          0.959     9.470    tc/change_clk_0
    SLICE_X31Y37         FDRE                                         r  tc/cnt_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.441    14.782    tc/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y37         FDRE                                         r  tc/cnt_reg[23]/C
                         clock pessimism              0.275    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X31Y37         FDRE (Setup_fdre_C_R)       -0.429    14.593    tc/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                          -9.470    
  -------------------------------------------------------------------
                         slack                                  5.123    

Slack (MET) :             5.123ns  (required time - arrival time)
  Source:                 tc/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tc/cnt_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.389ns  (logic 1.076ns (24.517%)  route 3.313ns (75.483%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.560     5.081    tc/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y36         FDRE                                         r  tc/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         FDRE (Prop_fdre_C_Q)         0.456     5.537 f  tc/cnt_reg[18]/Q
                         net (fo=2, routed)           1.010     6.547    tc/cnt_reg_n_0_[18]
    SLICE_X30Y36         LUT4 (Prop_lut4_I1_O)        0.124     6.671 f  tc/cnt[0]_i_8/O
                         net (fo=1, routed)           0.416     7.088    tc/cnt[0]_i_8_n_0
    SLICE_X30Y35         LUT5 (Prop_lut5_I4_O)        0.124     7.212 f  tc/cnt[0]_i_7/O
                         net (fo=1, routed)           0.444     7.656    tc/cnt[0]_i_7_n_0
    SLICE_X30Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.780 f  tc/cnt[0]_i_3__0/O
                         net (fo=1, routed)           0.162     7.942    tc/cnt[0]_i_3__0_n_0
    SLICE_X30Y33         LUT6 (Prop_lut6_I0_O)        0.124     8.066 f  tc/cnt[0]_i_2__0/O
                         net (fo=3, routed)           0.321     8.387    tc/cnt[0]_i_2__0_n_0
    SLICE_X30Y32         LUT2 (Prop_lut2_I1_O)        0.124     8.511 r  tc/cnt[27]_i_1/O
                         net (fo=27, routed)          0.959     9.470    tc/change_clk_0
    SLICE_X31Y37         FDRE                                         r  tc/cnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.441    14.782    tc/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y37         FDRE                                         r  tc/cnt_reg[24]/C
                         clock pessimism              0.275    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X31Y37         FDRE (Setup_fdre_C_R)       -0.429    14.593    tc/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                          -9.470    
  -------------------------------------------------------------------
                         slack                                  5.123    

Slack (MET) :             5.129ns  (required time - arrival time)
  Source:                 tc/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tc/cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.384ns  (logic 1.076ns (24.546%)  route 3.308ns (75.454%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.560     5.081    tc/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y36         FDRE                                         r  tc/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         FDRE (Prop_fdre_C_Q)         0.456     5.537 f  tc/cnt_reg[18]/Q
                         net (fo=2, routed)           1.010     6.547    tc/cnt_reg_n_0_[18]
    SLICE_X30Y36         LUT4 (Prop_lut4_I1_O)        0.124     6.671 f  tc/cnt[0]_i_8/O
                         net (fo=1, routed)           0.416     7.088    tc/cnt[0]_i_8_n_0
    SLICE_X30Y35         LUT5 (Prop_lut5_I4_O)        0.124     7.212 f  tc/cnt[0]_i_7/O
                         net (fo=1, routed)           0.444     7.656    tc/cnt[0]_i_7_n_0
    SLICE_X30Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.780 f  tc/cnt[0]_i_3__0/O
                         net (fo=1, routed)           0.162     7.942    tc/cnt[0]_i_3__0_n_0
    SLICE_X30Y33         LUT6 (Prop_lut6_I0_O)        0.124     8.066 f  tc/cnt[0]_i_2__0/O
                         net (fo=3, routed)           0.321     8.387    tc/cnt[0]_i_2__0_n_0
    SLICE_X30Y32         LUT2 (Prop_lut2_I1_O)        0.124     8.511 r  tc/cnt[27]_i_1/O
                         net (fo=27, routed)          0.954     9.465    tc/change_clk_0
    SLICE_X31Y38         FDRE                                         r  tc/cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.442    14.783    tc/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y38         FDRE                                         r  tc/cnt_reg[25]/C
                         clock pessimism              0.275    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X31Y38         FDRE (Setup_fdre_C_R)       -0.429    14.594    tc/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                          -9.465    
  -------------------------------------------------------------------
                         slack                                  5.129    

Slack (MET) :             5.129ns  (required time - arrival time)
  Source:                 tc/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tc/cnt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.384ns  (logic 1.076ns (24.546%)  route 3.308ns (75.454%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.560     5.081    tc/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y36         FDRE                                         r  tc/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         FDRE (Prop_fdre_C_Q)         0.456     5.537 f  tc/cnt_reg[18]/Q
                         net (fo=2, routed)           1.010     6.547    tc/cnt_reg_n_0_[18]
    SLICE_X30Y36         LUT4 (Prop_lut4_I1_O)        0.124     6.671 f  tc/cnt[0]_i_8/O
                         net (fo=1, routed)           0.416     7.088    tc/cnt[0]_i_8_n_0
    SLICE_X30Y35         LUT5 (Prop_lut5_I4_O)        0.124     7.212 f  tc/cnt[0]_i_7/O
                         net (fo=1, routed)           0.444     7.656    tc/cnt[0]_i_7_n_0
    SLICE_X30Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.780 f  tc/cnt[0]_i_3__0/O
                         net (fo=1, routed)           0.162     7.942    tc/cnt[0]_i_3__0_n_0
    SLICE_X30Y33         LUT6 (Prop_lut6_I0_O)        0.124     8.066 f  tc/cnt[0]_i_2__0/O
                         net (fo=3, routed)           0.321     8.387    tc/cnt[0]_i_2__0_n_0
    SLICE_X30Y32         LUT2 (Prop_lut2_I1_O)        0.124     8.511 r  tc/cnt[27]_i_1/O
                         net (fo=27, routed)          0.954     9.465    tc/change_clk_0
    SLICE_X31Y38         FDRE                                         r  tc/cnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.442    14.783    tc/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y38         FDRE                                         r  tc/cnt_reg[26]/C
                         clock pessimism              0.275    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X31Y38         FDRE (Setup_fdre_C_R)       -0.429    14.594    tc/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                          -9.465    
  -------------------------------------------------------------------
                         slack                                  5.129    

Slack (MET) :             5.129ns  (required time - arrival time)
  Source:                 tc/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tc/cnt_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.384ns  (logic 1.076ns (24.546%)  route 3.308ns (75.454%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.560     5.081    tc/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y36         FDRE                                         r  tc/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         FDRE (Prop_fdre_C_Q)         0.456     5.537 f  tc/cnt_reg[18]/Q
                         net (fo=2, routed)           1.010     6.547    tc/cnt_reg_n_0_[18]
    SLICE_X30Y36         LUT4 (Prop_lut4_I1_O)        0.124     6.671 f  tc/cnt[0]_i_8/O
                         net (fo=1, routed)           0.416     7.088    tc/cnt[0]_i_8_n_0
    SLICE_X30Y35         LUT5 (Prop_lut5_I4_O)        0.124     7.212 f  tc/cnt[0]_i_7/O
                         net (fo=1, routed)           0.444     7.656    tc/cnt[0]_i_7_n_0
    SLICE_X30Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.780 f  tc/cnt[0]_i_3__0/O
                         net (fo=1, routed)           0.162     7.942    tc/cnt[0]_i_3__0_n_0
    SLICE_X30Y33         LUT6 (Prop_lut6_I0_O)        0.124     8.066 f  tc/cnt[0]_i_2__0/O
                         net (fo=3, routed)           0.321     8.387    tc/cnt[0]_i_2__0_n_0
    SLICE_X30Y32         LUT2 (Prop_lut2_I1_O)        0.124     8.511 r  tc/cnt[27]_i_1/O
                         net (fo=27, routed)          0.954     9.465    tc/change_clk_0
    SLICE_X31Y38         FDRE                                         r  tc/cnt_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.442    14.783    tc/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y38         FDRE                                         r  tc/cnt_reg[27]/C
                         clock pessimism              0.275    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X31Y38         FDRE (Setup_fdre_C_R)       -0.429    14.594    tc/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                          -9.465    
  -------------------------------------------------------------------
                         slack                                  5.129    

Slack (MET) :             5.285ns  (required time - arrival time)
  Source:                 tc/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tc/cnt_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.250ns  (logic 1.076ns (25.315%)  route 3.174ns (74.685%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.560     5.081    tc/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y36         FDRE                                         r  tc/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         FDRE (Prop_fdre_C_Q)         0.456     5.537 f  tc/cnt_reg[18]/Q
                         net (fo=2, routed)           1.010     6.547    tc/cnt_reg_n_0_[18]
    SLICE_X30Y36         LUT4 (Prop_lut4_I1_O)        0.124     6.671 f  tc/cnt[0]_i_8/O
                         net (fo=1, routed)           0.416     7.088    tc/cnt[0]_i_8_n_0
    SLICE_X30Y35         LUT5 (Prop_lut5_I4_O)        0.124     7.212 f  tc/cnt[0]_i_7/O
                         net (fo=1, routed)           0.444     7.656    tc/cnt[0]_i_7_n_0
    SLICE_X30Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.780 f  tc/cnt[0]_i_3__0/O
                         net (fo=1, routed)           0.162     7.942    tc/cnt[0]_i_3__0_n_0
    SLICE_X30Y33         LUT6 (Prop_lut6_I0_O)        0.124     8.066 f  tc/cnt[0]_i_2__0/O
                         net (fo=3, routed)           0.321     8.387    tc/cnt[0]_i_2__0_n_0
    SLICE_X30Y32         LUT2 (Prop_lut2_I1_O)        0.124     8.511 r  tc/cnt[27]_i_1/O
                         net (fo=27, routed)          0.821     9.332    tc/change_clk_0
    SLICE_X31Y36         FDRE                                         r  tc/cnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.440    14.781    tc/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y36         FDRE                                         r  tc/cnt_reg[17]/C
                         clock pessimism              0.300    15.081    
                         clock uncertainty           -0.035    15.046    
    SLICE_X31Y36         FDRE (Setup_fdre_C_R)       -0.429    14.617    tc/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         14.617    
                         arrival time                          -9.332    
  -------------------------------------------------------------------
                         slack                                  5.285    

Slack (MET) :             5.285ns  (required time - arrival time)
  Source:                 tc/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tc/cnt_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.250ns  (logic 1.076ns (25.315%)  route 3.174ns (74.685%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.560     5.081    tc/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y36         FDRE                                         r  tc/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         FDRE (Prop_fdre_C_Q)         0.456     5.537 f  tc/cnt_reg[18]/Q
                         net (fo=2, routed)           1.010     6.547    tc/cnt_reg_n_0_[18]
    SLICE_X30Y36         LUT4 (Prop_lut4_I1_O)        0.124     6.671 f  tc/cnt[0]_i_8/O
                         net (fo=1, routed)           0.416     7.088    tc/cnt[0]_i_8_n_0
    SLICE_X30Y35         LUT5 (Prop_lut5_I4_O)        0.124     7.212 f  tc/cnt[0]_i_7/O
                         net (fo=1, routed)           0.444     7.656    tc/cnt[0]_i_7_n_0
    SLICE_X30Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.780 f  tc/cnt[0]_i_3__0/O
                         net (fo=1, routed)           0.162     7.942    tc/cnt[0]_i_3__0_n_0
    SLICE_X30Y33         LUT6 (Prop_lut6_I0_O)        0.124     8.066 f  tc/cnt[0]_i_2__0/O
                         net (fo=3, routed)           0.321     8.387    tc/cnt[0]_i_2__0_n_0
    SLICE_X30Y32         LUT2 (Prop_lut2_I1_O)        0.124     8.511 r  tc/cnt[27]_i_1/O
                         net (fo=27, routed)          0.821     9.332    tc/change_clk_0
    SLICE_X31Y36         FDRE                                         r  tc/cnt_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.440    14.781    tc/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y36         FDRE                                         r  tc/cnt_reg[18]/C
                         clock pessimism              0.300    15.081    
                         clock uncertainty           -0.035    15.046    
    SLICE_X31Y36         FDRE (Setup_fdre_C_R)       -0.429    14.617    tc/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         14.617    
                         arrival time                          -9.332    
  -------------------------------------------------------------------
                         slack                                  5.285    

Slack (MET) :             5.285ns  (required time - arrival time)
  Source:                 tc/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tc/cnt_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.250ns  (logic 1.076ns (25.315%)  route 3.174ns (74.685%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.560     5.081    tc/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y36         FDRE                                         r  tc/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         FDRE (Prop_fdre_C_Q)         0.456     5.537 f  tc/cnt_reg[18]/Q
                         net (fo=2, routed)           1.010     6.547    tc/cnt_reg_n_0_[18]
    SLICE_X30Y36         LUT4 (Prop_lut4_I1_O)        0.124     6.671 f  tc/cnt[0]_i_8/O
                         net (fo=1, routed)           0.416     7.088    tc/cnt[0]_i_8_n_0
    SLICE_X30Y35         LUT5 (Prop_lut5_I4_O)        0.124     7.212 f  tc/cnt[0]_i_7/O
                         net (fo=1, routed)           0.444     7.656    tc/cnt[0]_i_7_n_0
    SLICE_X30Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.780 f  tc/cnt[0]_i_3__0/O
                         net (fo=1, routed)           0.162     7.942    tc/cnt[0]_i_3__0_n_0
    SLICE_X30Y33         LUT6 (Prop_lut6_I0_O)        0.124     8.066 f  tc/cnt[0]_i_2__0/O
                         net (fo=3, routed)           0.321     8.387    tc/cnt[0]_i_2__0_n_0
    SLICE_X30Y32         LUT2 (Prop_lut2_I1_O)        0.124     8.511 r  tc/cnt[27]_i_1/O
                         net (fo=27, routed)          0.821     9.332    tc/change_clk_0
    SLICE_X31Y36         FDRE                                         r  tc/cnt_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.440    14.781    tc/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y36         FDRE                                         r  tc/cnt_reg[19]/C
                         clock pessimism              0.300    15.081    
                         clock uncertainty           -0.035    15.046    
    SLICE_X31Y36         FDRE (Setup_fdre_C_R)       -0.429    14.617    tc/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         14.617    
                         arrival time                          -9.332    
  -------------------------------------------------------------------
                         slack                                  5.285    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 inst_i2c_dri/clk_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_i2c_dri/clk_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.606%)  route 0.089ns (32.394%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.564     1.447    inst_i2c_dri/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y47         FDCE                                         r  inst_i2c_dri/clk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.141     1.588 f  inst_i2c_dri/clk_cnt_reg[4]/Q
                         net (fo=9, routed)           0.089     1.677    inst_i2c_dri/clk_cnt[4]
    SLICE_X37Y47         LUT6 (Prop_lut6_I2_O)        0.045     1.722 r  inst_i2c_dri/clk_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.722    inst_i2c_dri/clk_cnt_0[0]
    SLICE_X37Y47         FDCE                                         r  inst_i2c_dri/clk_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.833     1.960    inst_i2c_dri/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y47         FDCE                                         r  inst_i2c_dri/clk_cnt_reg[0]/C
                         clock pessimism             -0.500     1.460    
    SLICE_X37Y47         FDCE (Hold_fdce_C_D)         0.091     1.551    inst_i2c_dri/clk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 inst_i2c_dri/clk_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_i2c_dri/clk_cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.475%)  route 0.105ns (33.525%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.563     1.446    inst_i2c_dri/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDCE                                         r  inst_i2c_dri/clk_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  inst_i2c_dri/clk_cnt_reg[8]/Q
                         net (fo=4, routed)           0.105     1.716    inst_i2c_dri/clk_cnt[8]
    SLICE_X39Y46         LUT6 (Prop_lut6_I4_O)        0.045     1.761 r  inst_i2c_dri/clk_cnt[10]_i_1/O
                         net (fo=1, routed)           0.000     1.761    inst_i2c_dri/clk_cnt_0[10]
    SLICE_X39Y46         FDCE                                         r  inst_i2c_dri/clk_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.832     1.959    inst_i2c_dri/CLK100MHZ_IBUF_BUFG
    SLICE_X39Y46         FDCE                                         r  inst_i2c_dri/clk_cnt_reg[10]/C
                         clock pessimism             -0.500     1.459    
    SLICE_X39Y46         FDCE (Hold_fdce_C_D)         0.091     1.550    inst_i2c_dri/clk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 inst_i2c_dri/clk_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_i2c_dri/clk_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.187ns (51.885%)  route 0.173ns (48.115%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.563     1.446    inst_i2c_dri/CLK100MHZ_IBUF_BUFG
    SLICE_X39Y46         FDCE                                         r  inst_i2c_dri/clk_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  inst_i2c_dri/clk_cnt_reg[7]/Q
                         net (fo=5, routed)           0.173     1.761    inst_i2c_dri/clk_cnt[7]
    SLICE_X38Y46         LUT5 (Prop_lut5_I3_O)        0.046     1.807 r  inst_i2c_dri/clk_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     1.807    inst_i2c_dri/clk_cnt_0[9]
    SLICE_X38Y46         FDCE                                         r  inst_i2c_dri/clk_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.832     1.959    inst_i2c_dri/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDCE                                         r  inst_i2c_dri/clk_cnt_reg[9]/C
                         clock pessimism             -0.500     1.459    
    SLICE_X38Y46         FDCE (Hold_fdce_C_D)         0.131     1.590    inst_i2c_dri/clk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 inst_i2c_dri/clk_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_i2c_dri/clk_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.751%)  route 0.173ns (48.249%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.563     1.446    inst_i2c_dri/CLK100MHZ_IBUF_BUFG
    SLICE_X39Y46         FDCE                                         r  inst_i2c_dri/clk_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  inst_i2c_dri/clk_cnt_reg[7]/Q
                         net (fo=5, routed)           0.173     1.761    inst_i2c_dri/clk_cnt[7]
    SLICE_X38Y46         LUT4 (Prop_lut4_I0_O)        0.045     1.806 r  inst_i2c_dri/clk_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     1.806    inst_i2c_dri/clk_cnt_0[8]
    SLICE_X38Y46         FDCE                                         r  inst_i2c_dri/clk_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.832     1.959    inst_i2c_dri/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y46         FDCE                                         r  inst_i2c_dri/clk_cnt_reg[8]/C
                         clock pessimism             -0.500     1.459    
    SLICE_X38Y46         FDCE (Hold_fdce_C_D)         0.120     1.579    inst_i2c_dri/clk_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 inst_i2c_dri/clk_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_i2c_dri/clk_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.654%)  route 0.181ns (49.346%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.564     1.447    inst_i2c_dri/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y47         FDCE                                         r  inst_i2c_dri/clk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  inst_i2c_dri/clk_cnt_reg[4]/Q
                         net (fo=9, routed)           0.181     1.769    inst_i2c_dri/clk_cnt[4]
    SLICE_X38Y47         LUT6 (Prop_lut6_I2_O)        0.045     1.814 r  inst_i2c_dri/clk_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     1.814    inst_i2c_dri/clk_cnt_0[6]
    SLICE_X38Y47         FDCE                                         r  inst_i2c_dri/clk_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.833     1.960    inst_i2c_dri/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y47         FDCE                                         r  inst_i2c_dri/clk_cnt_reg[6]/C
                         clock pessimism             -0.497     1.463    
    SLICE_X38Y47         FDCE (Hold_fdce_C_D)         0.121     1.584    inst_i2c_dri/clk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 inst_i2c_dri/clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_i2c_dri/clk_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.161%)  route 0.185ns (49.839%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.564     1.447    inst_i2c_dri/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y47         FDCE                                         r  inst_i2c_dri/clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  inst_i2c_dri/clk_cnt_reg[0]/Q
                         net (fo=9, routed)           0.185     1.773    inst_i2c_dri/clk_cnt[0]
    SLICE_X38Y47         LUT6 (Prop_lut6_I2_O)        0.045     1.818 r  inst_i2c_dri/clk_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.818    inst_i2c_dri/clk_cnt_0[3]
    SLICE_X38Y47         FDCE                                         r  inst_i2c_dri/clk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.833     1.960    inst_i2c_dri/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y47         FDCE                                         r  inst_i2c_dri/clk_cnt_reg[3]/C
                         clock pessimism             -0.497     1.463    
    SLICE_X38Y47         FDCE (Hold_fdce_C_D)         0.120     1.583    inst_i2c_dri/clk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 inst_i2c_dri/clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_i2c_dri/clk_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.800%)  route 0.153ns (45.200%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.564     1.447    inst_i2c_dri/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y47         FDCE                                         r  inst_i2c_dri/clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  inst_i2c_dri/clk_cnt_reg[0]/Q
                         net (fo=9, routed)           0.153     1.742    inst_i2c_dri/clk_cnt[0]
    SLICE_X36Y47         LUT6 (Prop_lut6_I5_O)        0.045     1.787 r  inst_i2c_dri/clk_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.787    inst_i2c_dri/clk_cnt_0[1]
    SLICE_X36Y47         FDCE                                         r  inst_i2c_dri/clk_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.833     1.960    inst_i2c_dri/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y47         FDCE                                         r  inst_i2c_dri/clk_cnt_reg[1]/C
                         clock pessimism             -0.500     1.460    
    SLICE_X36Y47         FDCE (Hold_fdce_C_D)         0.091     1.551    inst_i2c_dri/clk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 inst_i2c_dri/clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_i2c_dri/clk_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.639%)  route 0.154ns (45.361%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.564     1.447    inst_i2c_dri/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y47         FDCE                                         r  inst_i2c_dri/clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  inst_i2c_dri/clk_cnt_reg[0]/Q
                         net (fo=9, routed)           0.154     1.743    inst_i2c_dri/clk_cnt[0]
    SLICE_X36Y47         LUT6 (Prop_lut6_I0_O)        0.045     1.788 r  inst_i2c_dri/clk_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.788    inst_i2c_dri/clk_cnt_0[2]
    SLICE_X36Y47         FDCE                                         r  inst_i2c_dri/clk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.833     1.960    inst_i2c_dri/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y47         FDCE                                         r  inst_i2c_dri/clk_cnt_reg[2]/C
                         clock pessimism             -0.500     1.460    
    SLICE_X36Y47         FDCE (Hold_fdce_C_D)         0.092     1.552    inst_i2c_dri/clk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 inst_i2c_dri/clk_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_i2c_dri/clk_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.302%)  route 0.149ns (41.698%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.564     1.447    inst_i2c_dri/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y47         FDCE                                         r  inst_i2c_dri/clk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  inst_i2c_dri/clk_cnt_reg[5]/Q
                         net (fo=4, routed)           0.149     1.761    inst_i2c_dri/clk_cnt[5]
    SLICE_X38Y47         LUT6 (Prop_lut6_I5_O)        0.045     1.806 r  inst_i2c_dri/clk_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.806    inst_i2c_dri/clk_cnt_0[5]
    SLICE_X38Y47         FDCE                                         r  inst_i2c_dri/clk_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.833     1.960    inst_i2c_dri/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y47         FDCE                                         r  inst_i2c_dri/clk_cnt_reg[5]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X38Y47         FDCE (Hold_fdce_C_D)         0.121     1.568    inst_i2c_dri/clk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 pi/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pi/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.529%)  route 0.197ns (51.471%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.560     1.443    pi/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y34         FDSE                                         r  pi/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y34         FDSE (Prop_fdse_C_Q)         0.141     1.584 r  pi/FSM_onehot_state_reg[0]/Q
                         net (fo=2, routed)           0.197     1.781    rr/Q[0]
    SLICE_X46Y34         LUT6 (Prop_lut6_I1_O)        0.045     1.826 r  rr/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.826    pi/D[0]
    SLICE_X46Y34         FDRE                                         r  pi/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.828     1.955    pi/CLK100MHZ_IBUF_BUFG
    SLICE_X46Y34         FDRE                                         r  pi/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.498     1.457    
    SLICE_X46Y34         FDRE (Hold_fdre_C_D)         0.120     1.577    pi/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y49   buzzer_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y32   tb/ones_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y32   tb/ones_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y32   tb/ones_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y31   tb/ones_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y31   tb/tens_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y31   tb/tens_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y31   tb/tens_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y31   tb/tens_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   mod2/pixel_clk_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   mod2/cnt_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y47   inst_i2c_dri/clk_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y46   inst_i2c_dri/clk_cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   inst_i2c_dri/clk_cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   inst_i2c_dri/clk_cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y47   inst_i2c_dri/clk_cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   inst_i2c_dri/clk_cnt_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y47   inst_i2c_dri/clk_cnt_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y47   inst_i2c_dri/clk_cnt_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y49   buzzer_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y32   tb/ones_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y32   tb/ones_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y32   tb/ones_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y31   tb/ones_reg[3]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X45Y34   pi/FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X45Y34   pi/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y34   pi/FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y34   pi/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y34   pi/FSM_onehot_state_reg[2]/C



