m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA/18.0
vPS2_CTRL_tb
DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
!s110 1538490823
!i10b 1
!s100 ?lk]^fF65@8SP7H6QD@Tz1
I=T`<HAFGFQhMNGkV3hM9A0
VDg1SIo80bB@j0V0VzS_@n1
!s105 PS2_CTRL_tb_sv_unit
S1
dC:/Users/Dell/Desktop/TESTBENCHHAROTECLADO
w1538490614
8C:/Users/Dell/Desktop/TESTBENCHHAROTECLADO/PS2_CTRL_tb.sv
FC:/Users/Dell/Desktop/TESTBENCHHAROTECLADO/PS2_CTRL_tb.sv
L0 3
OV;L;10.5b;63
r1
!s85 0
31
!s108 1538490821.000000
!s107 C:/Users/Dell/Desktop/TESTBENCHHAROTECLADO/PS2_CTRL_tb.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Dell/Desktop/TESTBENCHHAROTECLADO/PS2_CTRL_tb.sv|
!i113 1
o-work work -sv
tCvgOpt 0
n@p@s2_@c@t@r@l_tb
