<html><body><samp><pre>
<!@TC:1653398423>
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: FIRAS-AIRTOP

# Tue May 24 16:20:23 2022

#Implementation: SBCTI22WORK3_Implmnt

<a name=compilerReport1></a>Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1653398423> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

<a name=compilerReport2></a>Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1653398423> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:<a href="@N:CD720:@XP_HELP">CD720</a> : <a href="C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd:123:18:123:22:@N:CD720:@XP_MSG">std.vhd(123)</a><!@TM:1653398423> | Setting time resolution to ps
@N: : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:33:7:33:10:@N::@XP_MSG">Top.vhd(33)</a><!@TM:1653398423> | Top entity is set to TOP.
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\primary_voltages_enabler.vhd changed - recompiling
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vccin_en.vhd changed - recompiling
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\primary_voltages_enabler.vhd changed - recompiling
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:33:7:33:10:@N:CD630:@XP_MSG">Top.vhd(33)</a><!@TM:1653398423> | Synthesizing work.top.bdf_type.
<font color=#A52A2A>@W:<a href="@W:CD280:@XP_HELP">CD280</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:287:11:287:25:@W:CD280:@XP_MSG">Top.vhd(287)</a><!@TM:1653398423> | Unbound component powerled_block mapped to black box</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:287:11:287:25:@N:CD630:@XP_MSG">Top.vhd(287)</a><!@TM:1653398423> | Synthesizing work.powerled_block.syn_black_box.
Post processing for work.powerled_block.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\pch_pwrok.vhd:50:7:50:22:@N:CD630:@XP_MSG">pch_pwrok.vhd(50)</a><!@TM:1653398423> | Synthesizing work.pch_pwrok_block.pch_pwrok_block_arch.
@N:<a href="@N:CD234:@XP_HELP">CD234</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\pch_pwrok.vhd:60:17:60:19:@N:CD234:@XP_MSG">pch_pwrok.vhd(60)</a><!@TM:1653398423> | Using user defined encoding for type state_type.
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\pch_pwrok.vhd:95:1:95:8:@W:CG296:@XP_MSG">pch_pwrok.vhd(95)</a><!@TM:1653398423> | Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\pch_pwrok.vhd:110:9:110:14:@W:CG290:@XP_MSG">pch_pwrok.vhd(110)</a><!@TM:1653398423> | Referenced variable count is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\pch_pwrok.vhd:101:9:101:17:@W:CG290:@XP_MSG">pch_pwrok.vhd(101)</a><!@TM:1653398423> | Referenced variable vccin_ok is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\pch_pwrok.vhd:98:8:98:18:@W:CG290:@XP_MSG">pch_pwrok.vhd(98)</a><!@TM:1653398423> | Referenced variable curr_state is not in sensitivity list.</font>
Post processing for work.pch_pwrok_block.pch_pwrok_block_arch
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\pch_pwrok.vhd:97:2:97:4:@W:CL117:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1653398423> | Latch generated from process for signal count(15 downto 0); possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\pch_pwrok.vhd:97:2:97:4:@W:CL117:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1653398423> | Latch generated from process for signal curr_state(1 downto 0); possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\pch_pwrok.vhd:97:2:97:4:@W:CL117:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1653398423> | Latch generated from process for signal delayed_vccin_ok; possible missing assignment in an if or case statement.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\rsmrst_pwrgd.vhd:9:7:9:25:@N:CD630:@XP_MSG">rsmrst_pwrgd.vhd(9)</a><!@TM:1653398423> | Synthesizing work.rsmrst_pwrgd_block.rsmrst_arch.
@N:<a href="@N:CD234:@XP_HELP">CD234</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\rsmrst_pwrgd.vhd:21:17:21:19:@N:CD234:@XP_MSG">rsmrst_pwrgd.vhd(21)</a><!@TM:1653398423> | Using user defined encoding for type state_type.
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\rsmrst_pwrgd.vhd:38:1:38:8:@W:CG296:@XP_MSG">rsmrst_pwrgd.vhd(38)</a><!@TM:1653398423> | Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\rsmrst_pwrgd.vhd:53:9:53:14:@W:CG290:@XP_MSG">rsmrst_pwrgd.vhd(53)</a><!@TM:1653398423> | Referenced variable count is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\rsmrst_pwrgd.vhd:44:9:44:21:@W:CG290:@XP_MSG">rsmrst_pwrgd.vhd(44)</a><!@TM:1653398423> | Referenced variable rsmrst_pwrgd is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\rsmrst_pwrgd.vhd:41:8:41:18:@W:CG290:@XP_MSG">rsmrst_pwrgd.vhd(41)</a><!@TM:1653398423> | Referenced variable curr_state is not in sensitivity list.</font>
Post processing for work.rsmrst_pwrgd_block.rsmrst_arch
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\rsmrst_pwrgd.vhd:40:2:40:4:@W:CL117:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1653398423> | Latch generated from process for signal count(15 downto 0); possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\rsmrst_pwrgd.vhd:40:2:40:4:@W:CL117:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1653398423> | Latch generated from process for signal curr_state(1 downto 0); possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\rsmrst_pwrgd.vhd:40:2:40:4:@W:CL117:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1653398423> | Latch generated from process for signal RSMRSTn; possible missing assignment in an if or case statement.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\dsw_pwrok.vhd:21:7:21:22:@N:CD630:@XP_MSG">dsw_pwrok.vhd(21)</a><!@TM:1653398423> | Synthesizing work.dsw_pwrok_block.dsw_pwrok_arch.
@N:<a href="@N:CD234:@XP_HELP">CD234</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\dsw_pwrok.vhd:29:17:29:19:@N:CD234:@XP_MSG">dsw_pwrok.vhd(29)</a><!@TM:1653398423> | Using user defined encoding for type state_type.
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\dsw_pwrok.vhd:41:1:41:8:@W:CG296:@XP_MSG">dsw_pwrok.vhd(41)</a><!@TM:1653398423> | Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\dsw_pwrok.vhd:56:9:56:14:@W:CG290:@XP_MSG">dsw_pwrok.vhd(56)</a><!@TM:1653398423> | Referenced variable count is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\dsw_pwrok.vhd:47:9:47:14:@W:CG290:@XP_MSG">dsw_pwrok.vhd(47)</a><!@TM:1653398423> | Referenced variable pwrok is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\dsw_pwrok.vhd:44:8:44:18:@W:CG290:@XP_MSG">dsw_pwrok.vhd(44)</a><!@TM:1653398423> | Referenced variable curr_state is not in sensitivity list.</font>
Post processing for work.dsw_pwrok_block.dsw_pwrok_arch
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\dsw_pwrok.vhd:43:2:43:4:@W:CL117:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1653398423> | Latch generated from process for signal count(15 downto 0); possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\dsw_pwrok.vhd:43:2:43:4:@W:CL117:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1653398423> | Latch generated from process for signal curr_state(1 downto 0); possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\dsw_pwrok.vhd:43:2:43:4:@W:CL117:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1653398423> | Latch generated from process for signal DSW_PWROK; possible missing assignment in an if or case statement.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vccin_en.vhd:12:7:12:21:@N:CD630:@XP_MSG">vccin_en.vhd(12)</a><!@TM:1653398423> | Synthesizing work.vccin_en_block.vccin_arch.
Post processing for work.vccin_en_block.vccin_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\hda_strap.vhd:6:7:6:22:@N:CD630:@XP_MSG">hda_strap.vhd(6)</a><!@TM:1653398423> | Synthesizing work.hda_strap_block.hda_strap_block_arch.
@N:<a href="@N:CD234:@XP_HELP">CD234</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\hda_strap.vhd:15:17:15:19:@N:CD234:@XP_MSG">hda_strap.vhd(15)</a><!@TM:1653398423> | Using user defined encoding for type state_type.
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\hda_strap.vhd:22:1:22:8:@W:CG296:@XP_MSG">hda_strap.vhd(22)</a><!@TM:1653398423> | Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\hda_strap.vhd:45:9:45:17:@W:CG290:@XP_MSG">hda_strap.vhd(45)</a><!@TM:1653398423> | Referenced variable gpio_pch is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\hda_strap.vhd:28:9:28:18:@W:CG290:@XP_MSG">hda_strap.vhd(28)</a><!@TM:1653398423> | Referenced variable pch_pwrok is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\hda_strap.vhd:36:9:36:14:@W:CG290:@XP_MSG">hda_strap.vhd(36)</a><!@TM:1653398423> | Referenced variable count is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\hda_strap.vhd:25:8:25:18:@W:CG290:@XP_MSG">hda_strap.vhd(25)</a><!@TM:1653398423> | Referenced variable curr_state is not in sensitivity list.</font>
Post processing for work.hda_strap_block.hda_strap_block_arch
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\hda_strap.vhd:24:2:24:4:@W:CL117:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1653398423> | Latch generated from process for signal count(17 downto 0); possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\hda_strap.vhd:24:2:24:4:@W:CL117:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1653398423> | Latch generated from process for signal curr_state(2 downto 0); possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\hda_strap.vhd:24:2:24:4:@W:CL117:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1653398423> | Latch generated from process for signal HDA_SDO_ATP; possible missing assignment in an if or case statement.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\counter.vhd:7:7:7:20:@N:CD630:@XP_MSG">counter.vhd(7)</a><!@TM:1653398423> | Synthesizing work.counter_block.counter_arch.
Post processing for work.counter_block.counter_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\primary_voltages_enabler.vhd:12:7:12:31:@N:CD630:@XP_MSG">primary_voltages_enabler.vhd(12)</a><!@TM:1653398423> | Synthesizing work.primary_voltages_enabler.rsmrst_arch.
Post processing for work.primary_voltages_enabler.rsmrst_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd:16:7:16:21:@N:CD630:@XP_MSG">vpp_vddq.vhd(16)</a><!@TM:1653398423> | Synthesizing work.vpp_vddq_block.vpp_vddq_arch.
@N:<a href="@N:CD234:@XP_HELP">CD234</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd:29:17:29:19:@N:CD234:@XP_MSG">vpp_vddq.vhd(29)</a><!@TM:1653398423> | Using user defined encoding for type state_type.
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd:53:1:53:8:@W:CG296:@XP_MSG">vpp_vddq.vhd(53)</a><!@TM:1653398423> | Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd:64:10:64:20:@W:CG290:@XP_MSG">vpp_vddq.vhd(64)</a><!@TM:1653398423> | Referenced variable vddq_pwrgd is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd:64:33:64:40:@W:CG290:@XP_MSG">vpp_vddq.vhd(64)</a><!@TM:1653398423> | Referenced variable slp_s4n is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd:56:8:56:18:@W:CG290:@XP_MSG">vpp_vddq.vhd(56)</a><!@TM:1653398423> | Referenced variable curr_state is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd:96:1:96:8:@W:CG296:@XP_MSG">vpp_vddq.vhd(96)</a><!@TM:1653398423> | Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd:102:9:102:19:@W:CG290:@XP_MSG">vpp_vddq.vhd(102)</a><!@TM:1653398423> | Referenced variable vddq_pwrgd is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd:111:9:111:16:@W:CG290:@XP_MSG">vpp_vddq.vhd(111)</a><!@TM:1653398423> | Referenced variable count_2 is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd:99:8:99:20:@W:CG290:@XP_MSG">vpp_vddq.vhd(99)</a><!@TM:1653398423> | Referenced variable curr_state_2 is not in sensitivity list.</font>
Post processing for work.vpp_vddq_block.vpp_vddq_arch
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd:98:2:98:4:@W:CL117:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1653398423> | Latch generated from process for signal count_2(15 downto 0); possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd:55:2:55:4:@W:CL117:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1653398423> | Latch generated from process for signal count(15 downto 0); possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd:98:2:98:4:@W:CL117:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1653398423> | Latch generated from process for signal curr_state_2(1 downto 0); possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd:55:2:55:4:@W:CL117:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1653398423> | Latch generated from process for signal curr_state(1 downto 0); possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd:98:2:98:4:@W:CL117:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1653398423> | Latch generated from process for signal delayed_vddq_ok; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd:55:2:55:4:@W:CL117:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1653398423> | Latch generated from process for signal delayed_vddq_pwrgd; possible missing assignment in an if or case statement.</font>
Post processing for work.top.bdf_type
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\primary_voltages_enabler.vhd:14:1:14:11:@N:CL159:@XP_MSG">primary_voltages_enabler.vhd(14)</a><!@TM:1653398423> | Input clk_100Khz is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\primary_voltages_enabler.vhd:17:8:17:17:@N:CL159:@XP_MSG">primary_voltages_enabler.vhd(17)</a><!@TM:1653398423> | Input V33DSW_OK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vccin_en.vhd:20:2:20:12:@N:CL159:@XP_MSG">vccin_en.vhd(20)</a><!@TM:1653398423> | Input clk_100Khz is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:35:2:35:17:@N:CL159:@XP_MSG">Top.vhd(35)</a><!@TM:1653398423> | Input SATAXPCIE0_FPGA is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:36:2:36:17:@N:CL159:@XP_MSG">Top.vhd(36)</a><!@TM:1653398423> | Input SATAXPCIE1_FPGA is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:37:2:37:23:@N:CL159:@XP_MSG">Top.vhd(37)</a><!@TM:1653398423> | Input VCCIN_VR_PROCHOT_FPGA is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:38:2:38:13:@N:CL159:@XP_MSG">Top.vhd(38)</a><!@TM:1653398423> | Input VCCIN_VR_PE is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:46:2:46:26:@N:CL159:@XP_MSG">Top.vhd(46)</a><!@TM:1653398423> | Input VCCINAUX_VR_PROCHOT_FPGA is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:49:2:49:16:@N:CL159:@XP_MSG">Top.vhd(49)</a><!@TM:1653398423> | Input VCCINAUX_VR_PE is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:50:2:50:23:@N:CL159:@XP_MSG">Top.vhd(50)</a><!@TM:1653398423> | Input VR_PROCHOT_FPGA_OUT_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:51:2:51:19:@N:CL159:@XP_MSG">Top.vhd(51)</a><!@TM:1653398423> | Input VR_READY_VCCINAUX is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:59:2:59:16:@N:CL159:@XP_MSG">Top.vhd(59)</a><!@TM:1653398423> | Input CPU_C10_GATE_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:60:2:60:20:@N:CL159:@XP_MSG">Top.vhd(60)</a><!@TM:1653398423> | Input VCCST_OVERRIDE_3V3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:94:2:94:17:@N:CL159:@XP_MSG">Top.vhd(94)</a><!@TM:1653398423> | Input FPGA_SLP_WLAN_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:96:2:96:17:@N:CL159:@XP_MSG">Top.vhd(96)</a><!@TM:1653398423> | Input GPIO_FPGA_SoC_2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:97:2:97:17:@N:CL159:@XP_MSG">Top.vhd(97)</a><!@TM:1653398423> | Input GPIO_FPGA_SoC_3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:99:2:99:17:@N:CL159:@XP_MSG">Top.vhd(99)</a><!@TM:1653398423> | Input GPIO_FPGA_EXP_1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:100:2:100:17:@N:CL159:@XP_MSG">Top.vhd(100)</a><!@TM:1653398423> | Input GPIO_FPGA_EXP_2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:101:2:101:10:@N:CL159:@XP_MSG">Top.vhd(101)</a><!@TM:1653398423> | Input TPM_GPIO is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:135:2:135:14:@N:CL159:@XP_MSG">Top.vhd(135)</a><!@TM:1653398423> | Input V12_MAIN_MON is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:145:2:145:10:@N:CL159:@XP_MSG">Top.vhd(145)</a><!@TM:1653398423> | Input SOC_SPKR is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:146:2:146:10:@N:CL159:@XP_MSG">Top.vhd(146)</a><!@TM:1653398423> | Input SUSACK_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:147:2:147:11:@N:CL159:@XP_MSG">Top.vhd(147)</a><!@TM:1653398423> | Input SUSWARN_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:148:2:148:9:@N:CL159:@XP_MSG">Top.vhd(148)</a><!@TM:1653398423> | Input SLP_S0n is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:154:2:154:9:@N:CL159:@XP_MSG">Top.vhd(154)</a><!@TM:1653398423> | Input SLP_S5n is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:224:2:224:12:@N:CL159:@XP_MSG">Top.vhd(224)</a><!@TM:1653398423> | Input SPI_FP_IO3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:225:2:225:12:@N:CL159:@XP_MSG">Top.vhd(225)</a><!@TM:1653398423> | Input SPI_FP_IO2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:279:2:279:9:@N:CL159:@XP_MSG">Top.vhd(279)</a><!@TM:1653398423> | Input PWRBTNn is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:280:2:280:9:@N:CL159:@XP_MSG">Top.vhd(280)</a><!@TM:1653398423> | Input PLTRSTn is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue May 24 16:20:23 2022

###########################################################]
<a name=compilerReport3></a>Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1653398423> | Running in 64-bit mode 
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:33:7:33:10:@N:NF107:@XP_MSG">Top.vhd(33)</a><!@TM:1653398423> | Selected library: work cell: TOP view bdf_type as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:33:7:33:10:@N:NF107:@XP_MSG">Top.vhd(33)</a><!@TM:1653398423> | Selected library: work cell: TOP view bdf_type as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue May 24 16:20:23 2022

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue May 24 16:20:23 2022

###########################################################]
<a name=compilerReport4></a>Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1653398424> | Running in 64-bit mode 
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\synwork\SBCTI22WORK3_comp.srs changed - recompiling
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:33:7:33:10:@N:NF107:@XP_MSG">Top.vhd(33)</a><!@TM:1653398424> | Selected library: work cell: TOP view bdf_type as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:33:7:33:10:@N:NF107:@XP_MSG">Top.vhd(33)</a><!@TM:1653398424> | Selected library: work cell: TOP view bdf_type as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue May 24 16:20:24 2022

###########################################################]
Pre-mapping Report

# Tue May 24 16:20:24 2022

<a name=mapperReport5></a>Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39</a>
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1653398425> | No constraint file specified. 
@L: C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\SBCTI22WORK3_scck.rpt 
Printing clock  summary report in "C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\SBCTI22WORK3_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1653398425> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1653398425> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



<a name=mapperReport6></a>Clock Summary</a>
*****************

Start                               Requested     Requested     Clock                           Clock                     Clock
Clock                               Frequency     Period        Type                            Group                     Load 
-------------------------------------------------------------------------------------------------------------------------------
System                              1.0 MHz       1000.000      system                          system_clkgroup           0    
TOP|FPGA_OSC                        1.0 MHz       1000.000      inferred                        Autoconstr_clkgroup_0     33   
counter_block|tmp_derived_clock     1.0 MHz       1000.000      derived (from TOP|FPGA_OSC)     Autoconstr_clkgroup_0     117  
===============================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:MT529:@XP_MSG">counter.vhd(46)</a><!@TM:1653398425> | Found inferred clock TOP|FPGA_OSC which controls 33 sequential elements including COUNTER.counter[31:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>

Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1653398425> | Writing default property annotation file C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\SBCTI22WORK3.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue May 24 16:20:25 2022

###########################################################]
Map & Optimize Report

# Tue May 24 16:20:25 2022

<a name=mapperReport7></a>Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39</a>
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1653398428> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1653398428> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N:<a href="@N:MT206:@XP_HELP">MT206</a> : <!@TM:1653398428> | Auto Constrain mode is enabled 
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX1039:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1653398428> | User-specified initial value defined for instance VPP_VDDQ.count_2[15:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX1039:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1653398428> | User-specified initial value defined for instance VPP_VDDQ.count[15:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX1039:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1653398428> | User-specified initial value defined for instance VPP_VDDQ.curr_state_2[1:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX1039:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1653398428> | User-specified initial value defined for instance VPP_VDDQ.curr_state[1:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX1039:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1653398428> | User-specified initial value defined for instance VPP_VDDQ.delayed_vddq_pwrgd is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX1039:@XP_MSG">counter.vhd(46)</a><!@TM:1653398428> | User-specified initial value defined for instance COUNTER.counter[31:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX1039:@XP_MSG">counter.vhd(46)</a><!@TM:1653398428> | User-specified initial value defined for instance COUNTER.tmp is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX1039:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1653398428> | User-specified initial value defined for instance HDA_STRAP.count[17:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX1039:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1653398428> | User-specified initial value defined for instance HDA_STRAP.curr_state[2:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX1039:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1653398428> | User-specified initial value defined for instance DSW_PWRGD.count[15:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX1039:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1653398428> | User-specified initial value defined for instance DSW_PWRGD.curr_state[1:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@W:FX1039:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1653398428> | User-specified initial value defined for instance RSMRST_PWRGD.count[15:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@W:FX1039:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1653398428> | User-specified initial value defined for instance RSMRST_PWRGD.curr_state[1:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX1039:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1653398428> | User-specified initial value defined for instance PCH_PWRGD.count[15:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX1039:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1653398428> | User-specified initial value defined for instance PCH_PWRGD.curr_state[1:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX1039:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1653398428> | User-specified initial value defined for instance PCH_PWRGD.delayed_vccin_ok is being ignored. </font>

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@N:BN362:@XP_MSG">counter.vhd(46)</a><!@TM:1653398428> | Removing sequential instance COUNTER.tmp (in view: work.TOP(bdf_type)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@N:BN362:@XP_MSG">counter.vhd(46)</a><!@TM:1653398428> | Removing sequential instance COUNTER.tmp_0 (in view: work.TOP(bdf_type)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Warning: Found 130 combinational loops!
         Loop details will only be printed for 100 loops.
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@W:BN137:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1653398428> | Found combinational loop during mapping at net RSMRST_PWRGD.curr_state[1]</font>
1) instance RSMRST_PWRGD.curr_state_latmux_0 (in view: work.TOP(bdf_type)), output net RSMRST_PWRGD.curr_state[1] (in view: work.TOP(bdf_type))
    net        RSMRST_PWRGD.curr_state[1]
    input  pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0_a3/I[0]
    instance   RSMRST_PWRGD.curr_state_7_1_0_.m6_0_a3 (cell and)
    output pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0_a3/OUT
    net        N_92
    input  pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0/I[0]
    instance   RSMRST_PWRGD.curr_state_7_1_0_.m6_0 (cell or)
    output pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0/OUT
    net        RSMRST_PWRGD.curr_state_7[1]
    input  pin RSMRST_PWRGD.curr_state_latmux_0/B[0]
    instance   RSMRST_PWRGD.curr_state_latmux_0 (cell mux)
    output pin RSMRST_PWRGD.curr_state_latmux_0/OUT[0]
    net        RSMRST_PWRGD.curr_state[1]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:44:9:44:27:@W:BN137:@XP_MSG">rsmrst_pwrgd.vhd(44)</a><!@TM:1653398428> | Found combinational loop during mapping at net N_117</font>
2) instance RSMRST_PWRGD.RSMRSTn_0_sqmuxa_0_a2 (in view: work.TOP(bdf_type)), output net N_117 (in view: work.TOP(bdf_type))
    net        N_117
    input  pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0_a2/I[0]
    instance   RSMRST_PWRGD.curr_state_7_1_0_.m6_0_a2 (cell and)
    output pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0_a2/OUT
    net        N_123
    input  pin RSMRST_PWRGD.count_0_sqmuxa_0_a3/I[0]
    instance   RSMRST_PWRGD.count_0_sqmuxa_0_a3 (cell and)
    output pin RSMRST_PWRGD.count_0_sqmuxa_0_a3/OUT
    net        RSMRST_PWRGD.count_0_sqmuxa
    input  pin RSMRST_PWRGD.count_eena/I[0]
    instance   RSMRST_PWRGD.count_eena (cell or)
    output pin RSMRST_PWRGD.count_eena/OUT
    net        RSMRST_PWRGD.count_eena
    input  pin RSMRST_PWRGD.count_en/I[0]
    instance   RSMRST_PWRGD.count_en (cell and)
    output pin RSMRST_PWRGD.count_en/OUT
    net        RSMRST_PWRGD.count_en
    input  pin RSMRST_PWRGD.count_fb_9/SEL
    instance   RSMRST_PWRGD.count_fb_9 (cell mux)
    output pin RSMRST_PWRGD.count_fb_9/OUT[0]
    net        RSMRST_PWRGD.count_fb_9
    input  pin RSMRST_PWRGD.count_latmux_9/B[0]
    instance   RSMRST_PWRGD.count_latmux_9 (cell mux)
    output pin RSMRST_PWRGD.count_latmux_9/OUT[0]
    net        RSMRST_PWRGD.count[4]
    input  pin RSMRST_PWRGD.un12_clk_100khz_1/I[0]
    instance   RSMRST_PWRGD.un12_clk_100khz_1 (cell and)
    output pin RSMRST_PWRGD.un12_clk_100khz_1/OUT
    net        RSMRST_PWRGD.curr_state_7_1_0_.N_1_i_1
    input  pin RSMRST_PWRGD.un12_clk_100khz_9/I[0]
    instance   RSMRST_PWRGD.un12_clk_100khz_9 (cell and)
    output pin RSMRST_PWRGD.un12_clk_100khz_9/OUT
    net        RSMRST_PWRGD.curr_state_7_1_0_.N_1_i_9
    input  pin RSMRST_PWRGD.un12_clk_100khz_13/I[0]
    instance   RSMRST_PWRGD.un12_clk_100khz_13 (cell and)
    output pin RSMRST_PWRGD.un12_clk_100khz_13/OUT
    net        RSMRST_PWRGD.curr_state_7_1_0_.N_1_i_13
    input  pin RSMRST_PWRGD.un12_clk_100khz/I[0]
    instance   RSMRST_PWRGD.un12_clk_100khz (cell and)
    output pin RSMRST_PWRGD.un12_clk_100khz/OUT
    net        RSMRST_PWRGD.curr_state_7_1_0_.N_1_i
    input  pin RSMRST_PWRGD.N_1_i_i/I[0]
    instance   RSMRST_PWRGD.N_1_i_i (cell inv)
    output pin RSMRST_PWRGD.N_1_i_i/OUT[0]
    net        RSMRST_PWRGD.curr_state_7_1_0_.N_1_i_i_2
    input  pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0_a3/I[1]
    instance   RSMRST_PWRGD.curr_state_7_1_0_.m6_0_a3 (cell and)
    output pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0_a3/OUT
    net        N_92
    input  pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0/I[0]
    instance   RSMRST_PWRGD.curr_state_7_1_0_.m6_0 (cell or)
    output pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0/OUT
    net        RSMRST_PWRGD.curr_state_7[1]
    input  pin RSMRST_PWRGD.curr_state_latmux_0/B[0]
    instance   RSMRST_PWRGD.curr_state_latmux_0 (cell mux)
    output pin RSMRST_PWRGD.curr_state_latmux_0/OUT[0]
    net        RSMRST_PWRGD.curr_state[1]
    input  pin RSMRST_PWRGD.curr_state_i[1]/I[0]
    instance   RSMRST_PWRGD.curr_state_i[1] (cell inv)
    output pin RSMRST_PWRGD.curr_state_i[1]/OUT[0]
    net        RSMRST_PWRGD.curr_state_i_1[1]
    input  pin RSMRST_PWRGD.RSMRSTn_0_sqmuxa_0_a2/I[1]
    instance   RSMRST_PWRGD.RSMRSTn_0_sqmuxa_0_a2 (cell and)
    output pin RSMRST_PWRGD.RSMRSTn_0_sqmuxa_0_a2/OUT
    net        N_117
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:53:9:53:29:@W:BN137:@XP_MSG">rsmrst_pwrgd.vhd(53)</a><!@TM:1653398428> | Found combinational loop during mapping at net RSMRST_PWRGD.curr_state_7_1_0_.N_1_i</font>
3) instance RSMRST_PWRGD.un12_clk_100khz (in view: work.TOP(bdf_type)), output net RSMRST_PWRGD.curr_state_7_1_0_.N_1_i (in view: work.TOP(bdf_type))
    net        RSMRST_PWRGD.curr_state_7_1_0_.N_1_i
    input  pin RSMRST_PWRGD.curr_state_7_1_0_.m4_0_a3/I[1]
    instance   RSMRST_PWRGD.curr_state_7_1_0_.m4_0_a3 (cell and)
    output pin RSMRST_PWRGD.curr_state_7_1_0_.m4_0_a3/OUT
    net        N_91
    input  pin RSMRST_PWRGD.curr_state_7_1_0_.m4_0/I[0]
    instance   RSMRST_PWRGD.curr_state_7_1_0_.m4_0 (cell or)
    output pin RSMRST_PWRGD.curr_state_7_1_0_.m4_0/OUT
    net        RSMRST_PWRGD.curr_state_7[0]
    input  pin RSMRST_PWRGD.curr_state_latmux/B[0]
    instance   RSMRST_PWRGD.curr_state_latmux (cell mux)
    output pin RSMRST_PWRGD.curr_state_latmux/OUT[0]
    net        RSMRST_PWRGD.curr_state[0]
    input  pin RSMRST_PWRGD.curr_state_i_0[0]/I[0]
    instance   RSMRST_PWRGD.curr_state_i_0[0] (cell inv)
    output pin RSMRST_PWRGD.curr_state_i_0[0]/OUT[0]
    net        RSMRST_PWRGD.curr_state_i_1[0]
    input  pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0_a2/I[1]
    instance   RSMRST_PWRGD.curr_state_7_1_0_.m6_0_a2 (cell and)
    output pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0_a2/OUT
    net        N_123
    input  pin RSMRST_PWRGD.count_0_sqmuxa_0_a3/I[0]
    instance   RSMRST_PWRGD.count_0_sqmuxa_0_a3 (cell and)
    output pin RSMRST_PWRGD.count_0_sqmuxa_0_a3/OUT
    net        RSMRST_PWRGD.count_0_sqmuxa
    input  pin RSMRST_PWRGD.count_eena/I[0]
    instance   RSMRST_PWRGD.count_eena (cell or)
    output pin RSMRST_PWRGD.count_eena/OUT
    net        RSMRST_PWRGD.count_eena
    input  pin RSMRST_PWRGD.count_en/I[0]
    instance   RSMRST_PWRGD.count_en (cell and)
    output pin RSMRST_PWRGD.count_en/OUT
    net        RSMRST_PWRGD.count_en
    input  pin RSMRST_PWRGD.count_fb_9/SEL
    instance   RSMRST_PWRGD.count_fb_9 (cell mux)
    output pin RSMRST_PWRGD.count_fb_9/OUT[0]
    net        RSMRST_PWRGD.count_fb_9
    input  pin RSMRST_PWRGD.count_latmux_9/B[0]
    instance   RSMRST_PWRGD.count_latmux_9 (cell mux)
    output pin RSMRST_PWRGD.count_latmux_9/OUT[0]
    net        RSMRST_PWRGD.count[4]
    input  pin RSMRST_PWRGD.un12_clk_100khz_1/I[0]
    instance   RSMRST_PWRGD.un12_clk_100khz_1 (cell and)
    output pin RSMRST_PWRGD.un12_clk_100khz_1/OUT
    net        RSMRST_PWRGD.curr_state_7_1_0_.N_1_i_1
    input  pin RSMRST_PWRGD.un12_clk_100khz_9/I[0]
    instance   RSMRST_PWRGD.un12_clk_100khz_9 (cell and)
    output pin RSMRST_PWRGD.un12_clk_100khz_9/OUT
    net        RSMRST_PWRGD.curr_state_7_1_0_.N_1_i_9
    input  pin RSMRST_PWRGD.un12_clk_100khz_13/I[0]
    instance   RSMRST_PWRGD.un12_clk_100khz_13 (cell and)
    output pin RSMRST_PWRGD.un12_clk_100khz_13/OUT
    net        RSMRST_PWRGD.curr_state_7_1_0_.N_1_i_13
    input  pin RSMRST_PWRGD.un12_clk_100khz/I[0]
    instance   RSMRST_PWRGD.un12_clk_100khz (cell and)
    output pin RSMRST_PWRGD.un12_clk_100khz/OUT
    net        RSMRST_PWRGD.curr_state_7_1_0_.N_1_i
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:41:3:41:7:@W:BN137:@XP_MSG">rsmrst_pwrgd.vhd(41)</a><!@TM:1653398428> | Found combinational loop during mapping at net RSMRST_PWRGD.curr_state_i_1[0]</font>
4) instance RSMRST_PWRGD.curr_state_i_0[0] (in view: work.TOP(bdf_type)), output net RSMRST_PWRGD.curr_state_i_1[0] (in view: work.TOP(bdf_type))
    net        RSMRST_PWRGD.curr_state_i_1[0]
    input  pin RSMRST_PWRGD.curr_state_7_1_0_.m4_0_a3/I[2]
    instance   RSMRST_PWRGD.curr_state_7_1_0_.m4_0_a3 (cell and)
    output pin RSMRST_PWRGD.curr_state_7_1_0_.m4_0_a3/OUT
    net        N_91
    input  pin RSMRST_PWRGD.curr_state_7_1_0_.m4_0/I[0]
    instance   RSMRST_PWRGD.curr_state_7_1_0_.m4_0 (cell or)
    output pin RSMRST_PWRGD.curr_state_7_1_0_.m4_0/OUT
    net        RSMRST_PWRGD.curr_state_7[0]
    input  pin RSMRST_PWRGD.curr_state_latmux/B[0]
    instance   RSMRST_PWRGD.curr_state_latmux (cell mux)
    output pin RSMRST_PWRGD.curr_state_latmux/OUT[0]
    net        RSMRST_PWRGD.curr_state[0]
    input  pin RSMRST_PWRGD.curr_state_i_0[0]/I[0]
    instance   RSMRST_PWRGD.curr_state_i_0[0] (cell inv)
    output pin RSMRST_PWRGD.curr_state_i_0[0]/OUT[0]
    net        RSMRST_PWRGD.curr_state_i_1[0]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:44:9:44:27:@W:BN137:@XP_MSG">rsmrst_pwrgd.vhd(44)</a><!@TM:1653398428> | Found combinational loop during mapping at net RSMRST_PWRGD.RSMRSTn_latmux</font>
5) instance RSMRST_PWRGD.RSMRSTn_0_sqmuxa_0_a3 (in view: work.TOP(bdf_type)), output net RSMRST_PWRGD.RSMRSTn_latmux (in view: work.TOP(bdf_type))
    net        RSMRST_PWRGD.RSMRSTn_latmux
    input  pin RSMRST_PWRGD.curr_state_7_1_0_.m4_0/I[1]
    instance   RSMRST_PWRGD.curr_state_7_1_0_.m4_0 (cell or)
    output pin RSMRST_PWRGD.curr_state_7_1_0_.m4_0/OUT
    net        RSMRST_PWRGD.curr_state_7[0]
    input  pin RSMRST_PWRGD.curr_state_latmux/B[0]
    instance   RSMRST_PWRGD.curr_state_latmux (cell mux)
    output pin RSMRST_PWRGD.curr_state_latmux/OUT[0]
    net        RSMRST_PWRGD.curr_state[0]
    input  pin RSMRST_PWRGD.curr_state_i_0[0]/I[0]
    instance   RSMRST_PWRGD.curr_state_i_0[0] (cell inv)
    output pin RSMRST_PWRGD.curr_state_i_0[0]/OUT[0]
    net        RSMRST_PWRGD.curr_state_i_1[0]
    input  pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0_a2/I[1]
    instance   RSMRST_PWRGD.curr_state_7_1_0_.m6_0_a2 (cell and)
    output pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0_a2/OUT
    net        N_123
    input  pin RSMRST_PWRGD.count_0_sqmuxa_0_a3/I[0]
    instance   RSMRST_PWRGD.count_0_sqmuxa_0_a3 (cell and)
    output pin RSMRST_PWRGD.count_0_sqmuxa_0_a3/OUT
    net        RSMRST_PWRGD.count_0_sqmuxa
    input  pin RSMRST_PWRGD.count_eena/I[0]
    instance   RSMRST_PWRGD.count_eena (cell or)
    output pin RSMRST_PWRGD.count_eena/OUT
    net        RSMRST_PWRGD.count_eena
    input  pin RSMRST_PWRGD.count_en/I[0]
    instance   RSMRST_PWRGD.count_en (cell and)
    output pin RSMRST_PWRGD.count_en/OUT
    net        RSMRST_PWRGD.count_en
    input  pin RSMRST_PWRGD.count_fb_9/SEL
    instance   RSMRST_PWRGD.count_fb_9 (cell mux)
    output pin RSMRST_PWRGD.count_fb_9/OUT[0]
    net        RSMRST_PWRGD.count_fb_9
    input  pin RSMRST_PWRGD.count_latmux_9/B[0]
    instance   RSMRST_PWRGD.count_latmux_9 (cell mux)
    output pin RSMRST_PWRGD.count_latmux_9/OUT[0]
    net        RSMRST_PWRGD.count[4]
    input  pin RSMRST_PWRGD.un12_clk_100khz_1/I[0]
    instance   RSMRST_PWRGD.un12_clk_100khz_1 (cell and)
    output pin RSMRST_PWRGD.un12_clk_100khz_1/OUT
    net        RSMRST_PWRGD.curr_state_7_1_0_.N_1_i_1
    input  pin RSMRST_PWRGD.un12_clk_100khz_9/I[0]
    instance   RSMRST_PWRGD.un12_clk_100khz_9 (cell and)
    output pin RSMRST_PWRGD.un12_clk_100khz_9/OUT
    net        RSMRST_PWRGD.curr_state_7_1_0_.N_1_i_9
    input  pin RSMRST_PWRGD.un12_clk_100khz_13/I[0]
    instance   RSMRST_PWRGD.un12_clk_100khz_13 (cell and)
    output pin RSMRST_PWRGD.un12_clk_100khz_13/OUT
    net        RSMRST_PWRGD.curr_state_7_1_0_.N_1_i_13
    input  pin RSMRST_PWRGD.un12_clk_100khz/I[0]
    instance   RSMRST_PWRGD.un12_clk_100khz (cell and)
    output pin RSMRST_PWRGD.un12_clk_100khz/OUT
    net        RSMRST_PWRGD.curr_state_7_1_0_.N_1_i
    input  pin RSMRST_PWRGD.N_1_i_i/I[0]
    instance   RSMRST_PWRGD.N_1_i_i (cell inv)
    output pin RSMRST_PWRGD.N_1_i_i/OUT[0]
    net        RSMRST_PWRGD.curr_state_7_1_0_.N_1_i_i_2
    input  pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0_a3/I[1]
    instance   RSMRST_PWRGD.curr_state_7_1_0_.m6_0_a3 (cell and)
    output pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0_a3/OUT
    net        N_92
    input  pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0/I[0]
    instance   RSMRST_PWRGD.curr_state_7_1_0_.m6_0 (cell or)
    output pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0/OUT
    net        RSMRST_PWRGD.curr_state_7[1]
    input  pin RSMRST_PWRGD.curr_state_latmux_0/B[0]
    instance   RSMRST_PWRGD.curr_state_latmux_0 (cell mux)
    output pin RSMRST_PWRGD.curr_state_latmux_0/OUT[0]
    net        RSMRST_PWRGD.curr_state[1]
    input  pin RSMRST_PWRGD.curr_state_i[1]/I[0]
    instance   RSMRST_PWRGD.curr_state_i[1] (cell inv)
    output pin RSMRST_PWRGD.curr_state_i[1]/OUT[0]
    net        RSMRST_PWRGD.curr_state_i_1[1]
    input  pin RSMRST_PWRGD.RSMRSTn_0_sqmuxa_0_a2/I[1]
    instance   RSMRST_PWRGD.RSMRSTn_0_sqmuxa_0_a2 (cell and)
    output pin RSMRST_PWRGD.RSMRSTn_0_sqmuxa_0_a2/OUT
    net        N_117
    input  pin RSMRST_PWRGD.RSMRSTn_0_sqmuxa_0_a3/I[0]
    instance   RSMRST_PWRGD.RSMRSTn_0_sqmuxa_0_a3 (cell and)
    output pin RSMRST_PWRGD.RSMRSTn_0_sqmuxa_0_a3/OUT
    net        RSMRST_PWRGD.RSMRSTn_latmux
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:41:3:41:7:@W:BN137:@XP_MSG">rsmrst_pwrgd.vhd(41)</a><!@TM:1653398428> | Found combinational loop during mapping at net RSMRST_PWRGD.curr_state_7_1_0_.N_1_i_i_2</font>
6) instance RSMRST_PWRGD.N_1_i_i (in view: work.TOP(bdf_type)), output net RSMRST_PWRGD.curr_state_7_1_0_.N_1_i_i_2 (in view: work.TOP(bdf_type))
    net        RSMRST_PWRGD.curr_state_7_1_0_.N_1_i_i_2
    input  pin RSMRST_PWRGD.count_1[4]/I[0]
    instance   RSMRST_PWRGD.count_1[4] (cell and)
    output pin RSMRST_PWRGD.count_1[4]/OUT
    net        RSMRST_PWRGD.count_1[4]
    input  pin RSMRST_PWRGD.count_rst_9/I[0]
    instance   RSMRST_PWRGD.count_rst_9 (cell and)
    output pin RSMRST_PWRGD.count_rst_9/OUT
    net        RSMRST_PWRGD.count_rst_9
    input  pin RSMRST_PWRGD.count_fb_9/B[0]
    instance   RSMRST_PWRGD.count_fb_9 (cell mux)
    output pin RSMRST_PWRGD.count_fb_9/OUT[0]
    net        RSMRST_PWRGD.count_fb_9
    input  pin RSMRST_PWRGD.count_latmux_9/B[0]
    instance   RSMRST_PWRGD.count_latmux_9 (cell mux)
    output pin RSMRST_PWRGD.count_latmux_9/OUT[0]
    net        RSMRST_PWRGD.count[4]
    input  pin RSMRST_PWRGD.un12_clk_100khz_1/I[0]
    instance   RSMRST_PWRGD.un12_clk_100khz_1 (cell and)
    output pin RSMRST_PWRGD.un12_clk_100khz_1/OUT
    net        RSMRST_PWRGD.curr_state_7_1_0_.N_1_i_1
    input  pin RSMRST_PWRGD.un12_clk_100khz_9/I[0]
    instance   RSMRST_PWRGD.un12_clk_100khz_9 (cell and)
    output pin RSMRST_PWRGD.un12_clk_100khz_9/OUT
    net        RSMRST_PWRGD.curr_state_7_1_0_.N_1_i_9
    input  pin RSMRST_PWRGD.un12_clk_100khz_13/I[0]
    instance   RSMRST_PWRGD.un12_clk_100khz_13 (cell and)
    output pin RSMRST_PWRGD.un12_clk_100khz_13/OUT
    net        RSMRST_PWRGD.curr_state_7_1_0_.N_1_i_13
    input  pin RSMRST_PWRGD.un12_clk_100khz/I[0]
    instance   RSMRST_PWRGD.un12_clk_100khz (cell and)
    output pin RSMRST_PWRGD.un12_clk_100khz/OUT
    net        RSMRST_PWRGD.curr_state_7_1_0_.N_1_i
    input  pin RSMRST_PWRGD.N_1_i_i/I[0]
    instance   RSMRST_PWRGD.N_1_i_i (cell inv)
    output pin RSMRST_PWRGD.N_1_i_i/OUT[0]
    net        RSMRST_PWRGD.curr_state_7_1_0_.N_1_i_i_2
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@W:BN137:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1653398428> | Found combinational loop during mapping at net RSMRST_PWRGD.count[0]</font>
7) instance RSMRST_PWRGD.count_latmux_5 (in view: work.TOP(bdf_type)), output net RSMRST_PWRGD.count[0] (in view: work.TOP(bdf_type))
    net        RSMRST_PWRGD.count[0]
    input  pin RSMRST_PWRGD.count_i[0]/I[0]
    instance   RSMRST_PWRGD.count_i[0] (cell inv)
    output pin RSMRST_PWRGD.count_i[0]/OUT[0]
    net        RSMRST_PWRGD.count_i_2[0]
    input  pin RSMRST_PWRGD.count_1[0]/I[0]
    instance   RSMRST_PWRGD.count_1[0] (cell and)
    output pin RSMRST_PWRGD.count_1[0]/OUT
    net        RSMRST_PWRGD.count_1[0]
    input  pin RSMRST_PWRGD.count_rst_5/I[0]
    instance   RSMRST_PWRGD.count_rst_5 (cell and)
    output pin RSMRST_PWRGD.count_rst_5/OUT
    net        RSMRST_PWRGD.count_rst_5
    input  pin RSMRST_PWRGD.count_fb_5/B[0]
    instance   RSMRST_PWRGD.count_fb_5 (cell mux)
    output pin RSMRST_PWRGD.count_fb_5/OUT[0]
    net        RSMRST_PWRGD.count_fb_5
    input  pin RSMRST_PWRGD.count_latmux_5/B[0]
    instance   RSMRST_PWRGD.count_latmux_5 (cell mux)
    output pin RSMRST_PWRGD.count_latmux_5/OUT[0]
    net        RSMRST_PWRGD.count[0]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@W:BN137:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1653398428> | Found combinational loop during mapping at net RSMRST_PWRGD.count[1]</font>
8) instance RSMRST_PWRGD.count_latmux_6 (in view: work.TOP(bdf_type)), output net RSMRST_PWRGD.count[1] (in view: work.TOP(bdf_type))
    net        RSMRST_PWRGD.count[1]
    input  pin RSMRST_PWRGD.un2_count_1[15:0]/D0[1]
    instance   RSMRST_PWRGD.un2_count_1[15:0] (cell add)
    output pin RSMRST_PWRGD.un2_count_1[15:0]/OUT[1]
    net        RSMRST_PWRGD.un2_count_1[1]
    input  pin RSMRST_PWRGD.count_rst_6/I[0]
    instance   RSMRST_PWRGD.count_rst_6 (cell and)
    output pin RSMRST_PWRGD.count_rst_6/OUT
    net        RSMRST_PWRGD.count_rst_6
    input  pin RSMRST_PWRGD.count_fb_6/B[0]
    instance   RSMRST_PWRGD.count_fb_6 (cell mux)
    output pin RSMRST_PWRGD.count_fb_6/OUT[0]
    net        RSMRST_PWRGD.count_fb_6
    input  pin RSMRST_PWRGD.count_latmux_6/B[0]
    instance   RSMRST_PWRGD.count_latmux_6 (cell mux)
    output pin RSMRST_PWRGD.count_latmux_6/OUT[0]
    net        RSMRST_PWRGD.count[1]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@W:BN137:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1653398428> | Found combinational loop during mapping at net RSMRST_PWRGD.count[2]</font>
9) instance RSMRST_PWRGD.count_latmux_7 (in view: work.TOP(bdf_type)), output net RSMRST_PWRGD.count[2] (in view: work.TOP(bdf_type))
    net        RSMRST_PWRGD.count[2]
    input  pin RSMRST_PWRGD.un2_count_1[15:0]/D0[2]
    instance   RSMRST_PWRGD.un2_count_1[15:0] (cell add)
    output pin RSMRST_PWRGD.un2_count_1[15:0]/OUT[2]
    net        RSMRST_PWRGD.un2_count_1[2]
    input  pin RSMRST_PWRGD.count_rst_7/I[0]
    instance   RSMRST_PWRGD.count_rst_7 (cell and)
    output pin RSMRST_PWRGD.count_rst_7/OUT
    net        RSMRST_PWRGD.count_rst_7
    input  pin RSMRST_PWRGD.count_fb_7/B[0]
    instance   RSMRST_PWRGD.count_fb_7 (cell mux)
    output pin RSMRST_PWRGD.count_fb_7/OUT[0]
    net        RSMRST_PWRGD.count_fb_7
    input  pin RSMRST_PWRGD.count_latmux_7/B[0]
    instance   RSMRST_PWRGD.count_latmux_7 (cell mux)
    output pin RSMRST_PWRGD.count_latmux_7/OUT[0]
    net        RSMRST_PWRGD.count[2]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@W:BN137:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1653398428> | Found combinational loop during mapping at net RSMRST_PWRGD.count[3]</font>
10) instance RSMRST_PWRGD.count_latmux_8 (in view: work.TOP(bdf_type)), output net RSMRST_PWRGD.count[3] (in view: work.TOP(bdf_type))
    net        RSMRST_PWRGD.count[3]
    input  pin RSMRST_PWRGD.un2_count_1[15:0]/D0[3]
    instance   RSMRST_PWRGD.un2_count_1[15:0] (cell add)
    output pin RSMRST_PWRGD.un2_count_1[15:0]/OUT[3]
    net        RSMRST_PWRGD.un2_count_1[3]
    input  pin RSMRST_PWRGD.count_rst_8/I[0]
    instance   RSMRST_PWRGD.count_rst_8 (cell and)
    output pin RSMRST_PWRGD.count_rst_8/OUT
    net        RSMRST_PWRGD.count_rst_8
    input  pin RSMRST_PWRGD.count_fb_8/B[0]
    instance   RSMRST_PWRGD.count_fb_8 (cell mux)
    output pin RSMRST_PWRGD.count_fb_8/OUT[0]
    net        RSMRST_PWRGD.count_fb_8
    input  pin RSMRST_PWRGD.count_latmux_8/B[0]
    instance   RSMRST_PWRGD.count_latmux_8 (cell mux)
    output pin RSMRST_PWRGD.count_latmux_8/OUT[0]
    net        RSMRST_PWRGD.count[3]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@W:BN137:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1653398428> | Found combinational loop during mapping at net RSMRST_PWRGD.count[4]</font>
11) instance RSMRST_PWRGD.count_latmux_9 (in view: work.TOP(bdf_type)), output net RSMRST_PWRGD.count[4] (in view: work.TOP(bdf_type))
    net        RSMRST_PWRGD.count[4]
    input  pin RSMRST_PWRGD.un2_count_1[15:0]/D0[4]
    instance   RSMRST_PWRGD.un2_count_1[15:0] (cell add)
    output pin RSMRST_PWRGD.un2_count_1[15:0]/OUT[4]
    net        RSMRST_PWRGD.un2_count_1[4]
    input  pin RSMRST_PWRGD.count_1[4]/I[1]
    instance   RSMRST_PWRGD.count_1[4] (cell and)
    output pin RSMRST_PWRGD.count_1[4]/OUT
    net        RSMRST_PWRGD.count_1[4]
    input  pin RSMRST_PWRGD.count_rst_9/I[0]
    instance   RSMRST_PWRGD.count_rst_9 (cell and)
    output pin RSMRST_PWRGD.count_rst_9/OUT
    net        RSMRST_PWRGD.count_rst_9
    input  pin RSMRST_PWRGD.count_fb_9/B[0]
    instance   RSMRST_PWRGD.count_fb_9 (cell mux)
    output pin RSMRST_PWRGD.count_fb_9/OUT[0]
    net        RSMRST_PWRGD.count_fb_9
    input  pin RSMRST_PWRGD.count_latmux_9/B[0]
    instance   RSMRST_PWRGD.count_latmux_9 (cell mux)
    output pin RSMRST_PWRGD.count_latmux_9/OUT[0]
    net        RSMRST_PWRGD.count[4]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@W:BN137:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1653398428> | Found combinational loop during mapping at net RSMRST_PWRGD.count[5]</font>
12) instance RSMRST_PWRGD.count_latmux_10 (in view: work.TOP(bdf_type)), output net RSMRST_PWRGD.count[5] (in view: work.TOP(bdf_type))
    net        RSMRST_PWRGD.count[5]
    input  pin RSMRST_PWRGD.un2_count_1[15:0]/D0[5]
    instance   RSMRST_PWRGD.un2_count_1[15:0] (cell add)
    output pin RSMRST_PWRGD.un2_count_1[15:0]/OUT[5]
    net        RSMRST_PWRGD.un2_count_1[5]
    input  pin RSMRST_PWRGD.count_rst_10/I[0]
    instance   RSMRST_PWRGD.count_rst_10 (cell and)
    output pin RSMRST_PWRGD.count_rst_10/OUT
    net        RSMRST_PWRGD.count_rst_10
    input  pin RSMRST_PWRGD.count_fb_10/B[0]
    instance   RSMRST_PWRGD.count_fb_10 (cell mux)
    output pin RSMRST_PWRGD.count_fb_10/OUT[0]
    net        RSMRST_PWRGD.count_fb_10
    input  pin RSMRST_PWRGD.count_latmux_10/B[0]
    instance   RSMRST_PWRGD.count_latmux_10 (cell mux)
    output pin RSMRST_PWRGD.count_latmux_10/OUT[0]
    net        RSMRST_PWRGD.count[5]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@W:BN137:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1653398428> | Found combinational loop during mapping at net RSMRST_PWRGD.count[6]</font>
13) instance RSMRST_PWRGD.count_latmux_11 (in view: work.TOP(bdf_type)), output net RSMRST_PWRGD.count[6] (in view: work.TOP(bdf_type))
    net        RSMRST_PWRGD.count[6]
    input  pin RSMRST_PWRGD.un2_count_1[15:0]/D0[6]
    instance   RSMRST_PWRGD.un2_count_1[15:0] (cell add)
    output pin RSMRST_PWRGD.un2_count_1[15:0]/OUT[6]
    net        RSMRST_PWRGD.un2_count_1[6]
    input  pin RSMRST_PWRGD.count_rst_11/I[0]
    instance   RSMRST_PWRGD.count_rst_11 (cell and)
    output pin RSMRST_PWRGD.count_rst_11/OUT
    net        RSMRST_PWRGD.count_rst_11
    input  pin RSMRST_PWRGD.count_fb_11/B[0]
    instance   RSMRST_PWRGD.count_fb_11 (cell mux)
    output pin RSMRST_PWRGD.count_fb_11/OUT[0]
    net        RSMRST_PWRGD.count_fb_11
    input  pin RSMRST_PWRGD.count_latmux_11/B[0]
    instance   RSMRST_PWRGD.count_latmux_11 (cell mux)
    output pin RSMRST_PWRGD.count_latmux_11/OUT[0]
    net        RSMRST_PWRGD.count[6]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@W:BN137:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1653398428> | Found combinational loop during mapping at net RSMRST_PWRGD.count[7]</font>
14) instance RSMRST_PWRGD.count_latmux_12 (in view: work.TOP(bdf_type)), output net RSMRST_PWRGD.count[7] (in view: work.TOP(bdf_type))
    net        RSMRST_PWRGD.count[7]
    input  pin RSMRST_PWRGD.un2_count_1[15:0]/D0[7]
    instance   RSMRST_PWRGD.un2_count_1[15:0] (cell add)
    output pin RSMRST_PWRGD.un2_count_1[15:0]/OUT[7]
    net        RSMRST_PWRGD.un2_count_1[7]
    input  pin RSMRST_PWRGD.count_rst_12/I[0]
    instance   RSMRST_PWRGD.count_rst_12 (cell and)
    output pin RSMRST_PWRGD.count_rst_12/OUT
    net        RSMRST_PWRGD.count_rst_12
    input  pin RSMRST_PWRGD.count_fb_12/B[0]
    instance   RSMRST_PWRGD.count_fb_12 (cell mux)
    output pin RSMRST_PWRGD.count_fb_12/OUT[0]
    net        RSMRST_PWRGD.count_fb_12
    input  pin RSMRST_PWRGD.count_latmux_12/B[0]
    instance   RSMRST_PWRGD.count_latmux_12 (cell mux)
    output pin RSMRST_PWRGD.count_latmux_12/OUT[0]
    net        RSMRST_PWRGD.count[7]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@W:BN137:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1653398428> | Found combinational loop during mapping at net RSMRST_PWRGD.count[8]</font>
15) instance RSMRST_PWRGD.count_latmux_13 (in view: work.TOP(bdf_type)), output net RSMRST_PWRGD.count[8] (in view: work.TOP(bdf_type))
    net        RSMRST_PWRGD.count[8]
    input  pin RSMRST_PWRGD.un2_count_1[15:0]/D0[8]
    instance   RSMRST_PWRGD.un2_count_1[15:0] (cell add)
    output pin RSMRST_PWRGD.un2_count_1[15:0]/OUT[8]
    net        RSMRST_PWRGD.un2_count_1[8]
    input  pin RSMRST_PWRGD.count_1[8]/I[1]
    instance   RSMRST_PWRGD.count_1[8] (cell and)
    output pin RSMRST_PWRGD.count_1[8]/OUT
    net        RSMRST_PWRGD.count_1[8]
    input  pin RSMRST_PWRGD.count_rst_13/I[0]
    instance   RSMRST_PWRGD.count_rst_13 (cell and)
    output pin RSMRST_PWRGD.count_rst_13/OUT
    net        RSMRST_PWRGD.count_rst_13
    input  pin RSMRST_PWRGD.count_fb_13/B[0]
    instance   RSMRST_PWRGD.count_fb_13 (cell mux)
    output pin RSMRST_PWRGD.count_fb_13/OUT[0]
    net        RSMRST_PWRGD.count_fb_13
    input  pin RSMRST_PWRGD.count_latmux_13/B[0]
    instance   RSMRST_PWRGD.count_latmux_13 (cell mux)
    output pin RSMRST_PWRGD.count_latmux_13/OUT[0]
    net        RSMRST_PWRGD.count[8]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@W:BN137:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1653398428> | Found combinational loop during mapping at net RSMRST_PWRGD.count[9]</font>
16) instance RSMRST_PWRGD.count_latmux_14 (in view: work.TOP(bdf_type)), output net RSMRST_PWRGD.count[9] (in view: work.TOP(bdf_type))
    net        RSMRST_PWRGD.count[9]
    input  pin RSMRST_PWRGD.un2_count_1[15:0]/D0[9]
    instance   RSMRST_PWRGD.un2_count_1[15:0] (cell add)
    output pin RSMRST_PWRGD.un2_count_1[15:0]/OUT[9]
    net        RSMRST_PWRGD.un2_count_1[9]
    input  pin RSMRST_PWRGD.count_1[9]/I[1]
    instance   RSMRST_PWRGD.count_1[9] (cell and)
    output pin RSMRST_PWRGD.count_1[9]/OUT
    net        RSMRST_PWRGD.count_1[9]
    input  pin RSMRST_PWRGD.count_rst_14/I[0]
    instance   RSMRST_PWRGD.count_rst_14 (cell and)
    output pin RSMRST_PWRGD.count_rst_14/OUT
    net        RSMRST_PWRGD.count_rst_14
    input  pin RSMRST_PWRGD.count_fb_14/B[0]
    instance   RSMRST_PWRGD.count_fb_14 (cell mux)
    output pin RSMRST_PWRGD.count_fb_14/OUT[0]
    net        RSMRST_PWRGD.count_fb_14
    input  pin RSMRST_PWRGD.count_latmux_14/B[0]
    instance   RSMRST_PWRGD.count_latmux_14 (cell mux)
    output pin RSMRST_PWRGD.count_latmux_14/OUT[0]
    net        RSMRST_PWRGD.count[9]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@W:BN137:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1653398428> | Found combinational loop during mapping at net RSMRST_PWRGD.count[10]</font>
17) instance RSMRST_PWRGD.count_latmux (in view: work.TOP(bdf_type)), output net RSMRST_PWRGD.count[10] (in view: work.TOP(bdf_type))
    net        RSMRST_PWRGD.count[10]
    input  pin RSMRST_PWRGD.un2_count_1[15:0]/D0[10]
    instance   RSMRST_PWRGD.un2_count_1[15:0] (cell add)
    output pin RSMRST_PWRGD.un2_count_1[15:0]/OUT[10]
    net        RSMRST_PWRGD.un2_count_1[10]
    input  pin RSMRST_PWRGD.count_1[10]/I[1]
    instance   RSMRST_PWRGD.count_1[10] (cell and)
    output pin RSMRST_PWRGD.count_1[10]/OUT
    net        RSMRST_PWRGD.count_1[10]
    input  pin RSMRST_PWRGD.count_rst/I[0]
    instance   RSMRST_PWRGD.count_rst (cell and)
    output pin RSMRST_PWRGD.count_rst/OUT
    net        RSMRST_PWRGD.count_rst
    input  pin RSMRST_PWRGD.count_fb/B[0]
    instance   RSMRST_PWRGD.count_fb (cell mux)
    output pin RSMRST_PWRGD.count_fb/OUT[0]
    net        RSMRST_PWRGD.count_fb
    input  pin RSMRST_PWRGD.count_latmux/B[0]
    instance   RSMRST_PWRGD.count_latmux (cell mux)
    output pin RSMRST_PWRGD.count_latmux/OUT[0]
    net        RSMRST_PWRGD.count[10]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@W:BN137:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1653398428> | Found combinational loop during mapping at net RSMRST_PWRGD.count[11]</font>
18) instance RSMRST_PWRGD.count_latmux_0 (in view: work.TOP(bdf_type)), output net RSMRST_PWRGD.count[11] (in view: work.TOP(bdf_type))
    net        RSMRST_PWRGD.count[11]
    input  pin RSMRST_PWRGD.un2_count_1[15:0]/D0[11]
    instance   RSMRST_PWRGD.un2_count_1[15:0] (cell add)
    output pin RSMRST_PWRGD.un2_count_1[15:0]/OUT[11]
    net        RSMRST_PWRGD.un2_count_1[11]
    input  pin RSMRST_PWRGD.count_rst_0/I[0]
    instance   RSMRST_PWRGD.count_rst_0 (cell and)
    output pin RSMRST_PWRGD.count_rst_0/OUT
    net        RSMRST_PWRGD.count_rst_0
    input  pin RSMRST_PWRGD.count_fb_0/B[0]
    instance   RSMRST_PWRGD.count_fb_0 (cell mux)
    output pin RSMRST_PWRGD.count_fb_0/OUT[0]
    net        RSMRST_PWRGD.count_fb_0
    input  pin RSMRST_PWRGD.count_latmux_0/B[0]
    instance   RSMRST_PWRGD.count_latmux_0 (cell mux)
    output pin RSMRST_PWRGD.count_latmux_0/OUT[0]
    net        RSMRST_PWRGD.count[11]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@W:BN137:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1653398428> | Found combinational loop during mapping at net RSMRST_PWRGD.count[12]</font>
19) instance RSMRST_PWRGD.count_latmux_1 (in view: work.TOP(bdf_type)), output net RSMRST_PWRGD.count[12] (in view: work.TOP(bdf_type))
    net        RSMRST_PWRGD.count[12]
    input  pin RSMRST_PWRGD.un2_count_1[15:0]/D0[12]
    instance   RSMRST_PWRGD.un2_count_1[15:0] (cell add)
    output pin RSMRST_PWRGD.un2_count_1[15:0]/OUT[12]
    net        RSMRST_PWRGD.un2_count_1[12]
    input  pin RSMRST_PWRGD.count_rst_1/I[0]
    instance   RSMRST_PWRGD.count_rst_1 (cell and)
    output pin RSMRST_PWRGD.count_rst_1/OUT
    net        RSMRST_PWRGD.count_rst_1
    input  pin RSMRST_PWRGD.count_fb_1/B[0]
    instance   RSMRST_PWRGD.count_fb_1 (cell mux)
    output pin RSMRST_PWRGD.count_fb_1/OUT[0]
    net        RSMRST_PWRGD.count_fb_1
    input  pin RSMRST_PWRGD.count_latmux_1/B[0]
    instance   RSMRST_PWRGD.count_latmux_1 (cell mux)
    output pin RSMRST_PWRGD.count_latmux_1/OUT[0]
    net        RSMRST_PWRGD.count[12]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@W:BN137:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1653398428> | Found combinational loop during mapping at net RSMRST_PWRGD.count[13]</font>
20) instance RSMRST_PWRGD.count_latmux_2 (in view: work.TOP(bdf_type)), output net RSMRST_PWRGD.count[13] (in view: work.TOP(bdf_type))
    net        RSMRST_PWRGD.count[13]
    input  pin RSMRST_PWRGD.un2_count_1[15:0]/D0[13]
    instance   RSMRST_PWRGD.un2_count_1[15:0] (cell add)
    output pin RSMRST_PWRGD.un2_count_1[15:0]/OUT[13]
    net        RSMRST_PWRGD.un2_count_1[13]
    input  pin RSMRST_PWRGD.count_1[13]/I[1]
    instance   RSMRST_PWRGD.count_1[13] (cell and)
    output pin RSMRST_PWRGD.count_1[13]/OUT
    net        RSMRST_PWRGD.count_1[13]
    input  pin RSMRST_PWRGD.count_rst_2/I[0]
    instance   RSMRST_PWRGD.count_rst_2 (cell and)
    output pin RSMRST_PWRGD.count_rst_2/OUT
    net        RSMRST_PWRGD.count_rst_2
    input  pin RSMRST_PWRGD.count_fb_2/B[0]
    instance   RSMRST_PWRGD.count_fb_2 (cell mux)
    output pin RSMRST_PWRGD.count_fb_2/OUT[0]
    net        RSMRST_PWRGD.count_fb_2
    input  pin RSMRST_PWRGD.count_latmux_2/B[0]
    instance   RSMRST_PWRGD.count_latmux_2 (cell mux)
    output pin RSMRST_PWRGD.count_latmux_2/OUT[0]
    net        RSMRST_PWRGD.count[13]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@W:BN137:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1653398428> | Found combinational loop during mapping at net RSMRST_PWRGD.count[14]</font>
21) instance RSMRST_PWRGD.count_latmux_3 (in view: work.TOP(bdf_type)), output net RSMRST_PWRGD.count[14] (in view: work.TOP(bdf_type))
    net        RSMRST_PWRGD.count[14]
    input  pin RSMRST_PWRGD.un2_count_1[15:0]/D0[14]
    instance   RSMRST_PWRGD.un2_count_1[15:0] (cell add)
    output pin RSMRST_PWRGD.un2_count_1[15:0]/OUT[14]
    net        RSMRST_PWRGD.un2_count_1[14]
    input  pin RSMRST_PWRGD.count_rst_3/I[0]
    instance   RSMRST_PWRGD.count_rst_3 (cell and)
    output pin RSMRST_PWRGD.count_rst_3/OUT
    net        RSMRST_PWRGD.count_rst_3
    input  pin RSMRST_PWRGD.count_fb_3/B[0]
    instance   RSMRST_PWRGD.count_fb_3 (cell mux)
    output pin RSMRST_PWRGD.count_fb_3/OUT[0]
    net        RSMRST_PWRGD.count_fb_3
    input  pin RSMRST_PWRGD.count_latmux_3/B[0]
    instance   RSMRST_PWRGD.count_latmux_3 (cell mux)
    output pin RSMRST_PWRGD.count_latmux_3/OUT[0]
    net        RSMRST_PWRGD.count[14]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@W:BN137:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1653398428> | Found combinational loop during mapping at net RSMRST_PWRGD.count[15]</font>
22) instance RSMRST_PWRGD.count_latmux_4 (in view: work.TOP(bdf_type)), output net RSMRST_PWRGD.count[15] (in view: work.TOP(bdf_type))
    net        RSMRST_PWRGD.count[15]
    input  pin RSMRST_PWRGD.un2_count_1[15:0]/D0[15]
    instance   RSMRST_PWRGD.un2_count_1[15:0] (cell add)
    output pin RSMRST_PWRGD.un2_count_1[15:0]/OUT[15]
    net        RSMRST_PWRGD.un2_count_1[15]
    input  pin RSMRST_PWRGD.count_rst_4/I[0]
    instance   RSMRST_PWRGD.count_rst_4 (cell and)
    output pin RSMRST_PWRGD.count_rst_4/OUT
    net        RSMRST_PWRGD.count_rst_4
    input  pin RSMRST_PWRGD.count_fb_4/B[0]
    instance   RSMRST_PWRGD.count_fb_4 (cell mux)
    output pin RSMRST_PWRGD.count_fb_4/OUT[0]
    net        RSMRST_PWRGD.count_fb_4
    input  pin RSMRST_PWRGD.count_latmux_4/B[0]
    instance   RSMRST_PWRGD.count_latmux_4 (cell mux)
    output pin RSMRST_PWRGD.count_latmux_4/OUT[0]
    net        RSMRST_PWRGD.count[15]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:BN137:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1653398428> | Found combinational loop during mapping at net DSW_PWRGD.curr_state[0]</font>
23) instance DSW_PWRGD.curr_state_latmux (in view: work.TOP(bdf_type)), output net DSW_PWRGD.curr_state[0] (in view: work.TOP(bdf_type))
    net        DSW_PWRGD.curr_state[0]
    input  pin DSW_PWRGD.curr_state_7_1_0_.m1/I[0]
    instance   DSW_PWRGD.curr_state_7_1_0_.m1 (cell xor)
    output pin DSW_PWRGD.curr_state_7_1_0_.m1/OUT
    net        DSW_PWRGD.curr_state_7_1_0_.N_8
    input  pin DSW_PWRGD.curr_state_7_1_0_.m4/I[0]
    instance   DSW_PWRGD.curr_state_7_1_0_.m4 (cell and)
    output pin DSW_PWRGD.curr_state_7_1_0_.m4/OUT
    net        DSW_PWRGD.curr_state_7[0]
    input  pin DSW_PWRGD.curr_state_latmux/B[0]
    instance   DSW_PWRGD.curr_state_latmux (cell mux)
    output pin DSW_PWRGD.curr_state_latmux/OUT[0]
    net        DSW_PWRGD.curr_state[0]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:BN137:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1653398428> | Found combinational loop during mapping at net DSW_PWRGD.curr_state[1]</font>
24) instance DSW_PWRGD.curr_state_latmux_0 (in view: work.TOP(bdf_type)), output net DSW_PWRGD.curr_state[1] (in view: work.TOP(bdf_type))
    net        DSW_PWRGD.curr_state[1]
    input  pin DSW_PWRGD.curr_state_7_1_0_.m5/SEL
    instance   DSW_PWRGD.curr_state_7_1_0_.m5 (cell mux)
    output pin DSW_PWRGD.curr_state_7_1_0_.m5/OUT[0]
    net        DSW_PWRGD.curr_state_7_1_0_.N_6
    input  pin DSW_PWRGD.curr_state_7_1_0_.m6/I[0]
    instance   DSW_PWRGD.curr_state_7_1_0_.m6 (cell and)
    output pin DSW_PWRGD.curr_state_7_1_0_.m6/OUT
    net        DSW_PWRGD.curr_state_7[1]
    input  pin DSW_PWRGD.curr_state_latmux_0/B[0]
    instance   DSW_PWRGD.curr_state_latmux_0 (cell mux)
    output pin DSW_PWRGD.curr_state_latmux_0/OUT[0]
    net        DSW_PWRGD.curr_state[1]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:BN137:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1653398428> | Found combinational loop during mapping at net DSW_PWRGD.curr_state_7_1_0_.N_1_i_i_2</font>
25) instance DSW_PWRGD.N_1_i_i (in view: work.TOP(bdf_type)), output net DSW_PWRGD.curr_state_7_1_0_.N_1_i_i_2 (in view: work.TOP(bdf_type))
    net        DSW_PWRGD.curr_state_7_1_0_.N_1_i_i_2
    input  pin DSW_PWRGD.count_1[2]/I[0]
    instance   DSW_PWRGD.count_1[2] (cell and)
    output pin DSW_PWRGD.count_1[2]/OUT
    net        DSW_PWRGD.count_1[2]
    input  pin DSW_PWRGD.count_rst_12/I[0]
    instance   DSW_PWRGD.count_rst_12 (cell and)
    output pin DSW_PWRGD.count_rst_12/OUT
    net        DSW_PWRGD.count_rst_12
    input  pin DSW_PWRGD.count_fb_12/B[0]
    instance   DSW_PWRGD.count_fb_12 (cell mux)
    output pin DSW_PWRGD.count_fb_12/OUT[0]
    net        DSW_PWRGD.count_fb_12
    input  pin DSW_PWRGD.count_latmux_12/B[0]
    instance   DSW_PWRGD.count_latmux_12 (cell mux)
    output pin DSW_PWRGD.count_latmux_12/OUT[0]
    net        DSW_PWRGD.count[2]
    input  pin DSW_PWRGD.un12_clk_100khz_1/I[0]
    instance   DSW_PWRGD.un12_clk_100khz_1 (cell and)
    output pin DSW_PWRGD.un12_clk_100khz_1/OUT
    net        DSW_PWRGD.curr_state_7_1_0_.N_1_i_1
    input  pin DSW_PWRGD.un12_clk_100khz_9/I[0]
    instance   DSW_PWRGD.un12_clk_100khz_9 (cell and)
    output pin DSW_PWRGD.un12_clk_100khz_9/OUT
    net        DSW_PWRGD.curr_state_7_1_0_.N_1_i_9
    input  pin DSW_PWRGD.un12_clk_100khz_13/I[0]
    instance   DSW_PWRGD.un12_clk_100khz_13 (cell and)
    output pin DSW_PWRGD.un12_clk_100khz_13/OUT
    net        DSW_PWRGD.curr_state_7_1_0_.N_1_i_13
    input  pin DSW_PWRGD.un12_clk_100khz/I[0]
    instance   DSW_PWRGD.un12_clk_100khz (cell and)
    output pin DSW_PWRGD.un12_clk_100khz/OUT
    net        DSW_PWRGD.curr_state_7_1_0_.N_1_i
    input  pin DSW_PWRGD.N_1_i_i/I[0]
    instance   DSW_PWRGD.N_1_i_i (cell inv)
    output pin DSW_PWRGD.N_1_i_i/OUT[0]
    net        DSW_PWRGD.curr_state_7_1_0_.N_1_i_i_2
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:BN137:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1653398428> | Found combinational loop during mapping at net DSW_PWRGD.count[0]</font>
26) instance DSW_PWRGD.count_latmux_14 (in view: work.TOP(bdf_type)), output net DSW_PWRGD.count[0] (in view: work.TOP(bdf_type))
    net        DSW_PWRGD.count[0]
    input  pin DSW_PWRGD.count_i[0]/I[0]
    instance   DSW_PWRGD.count_i[0] (cell inv)
    output pin DSW_PWRGD.count_i[0]/OUT[0]
    net        DSW_PWRGD.count_i_2[0]
    input  pin DSW_PWRGD.count_1[0]/I[0]
    instance   DSW_PWRGD.count_1[0] (cell and)
    output pin DSW_PWRGD.count_1[0]/OUT
    net        DSW_PWRGD.count_1[0]
    input  pin DSW_PWRGD.count_rst_14/I[0]
    instance   DSW_PWRGD.count_rst_14 (cell and)
    output pin DSW_PWRGD.count_rst_14/OUT
    net        DSW_PWRGD.count_rst_14
    input  pin DSW_PWRGD.count_fb_14/B[0]
    instance   DSW_PWRGD.count_fb_14 (cell mux)
    output pin DSW_PWRGD.count_fb_14/OUT[0]
    net        DSW_PWRGD.count_fb_14
    input  pin DSW_PWRGD.count_latmux_14/B[0]
    instance   DSW_PWRGD.count_latmux_14 (cell mux)
    output pin DSW_PWRGD.count_latmux_14/OUT[0]
    net        DSW_PWRGD.count[0]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:BN137:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1653398428> | Found combinational loop during mapping at net DSW_PWRGD.count[1]</font>
27) instance DSW_PWRGD.count_latmux_13 (in view: work.TOP(bdf_type)), output net DSW_PWRGD.count[1] (in view: work.TOP(bdf_type))
    net        DSW_PWRGD.count[1]
    input  pin DSW_PWRGD.un2_count_1[15:0]/D0[1]
    instance   DSW_PWRGD.un2_count_1[15:0] (cell add)
    output pin DSW_PWRGD.un2_count_1[15:0]/OUT[1]
    net        DSW_PWRGD.un2_count_1[1]
    input  pin DSW_PWRGD.count_rst_13/I[0]
    instance   DSW_PWRGD.count_rst_13 (cell and)
    output pin DSW_PWRGD.count_rst_13/OUT
    net        DSW_PWRGD.count_rst_13
    input  pin DSW_PWRGD.count_fb_13/B[0]
    instance   DSW_PWRGD.count_fb_13 (cell mux)
    output pin DSW_PWRGD.count_fb_13/OUT[0]
    net        DSW_PWRGD.count_fb_13
    input  pin DSW_PWRGD.count_latmux_13/B[0]
    instance   DSW_PWRGD.count_latmux_13 (cell mux)
    output pin DSW_PWRGD.count_latmux_13/OUT[0]
    net        DSW_PWRGD.count[1]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:BN137:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1653398428> | Found combinational loop during mapping at net DSW_PWRGD.count[2]</font>
28) instance DSW_PWRGD.count_latmux_12 (in view: work.TOP(bdf_type)), output net DSW_PWRGD.count[2] (in view: work.TOP(bdf_type))
    net        DSW_PWRGD.count[2]
    input  pin DSW_PWRGD.un2_count_1[15:0]/D0[2]
    instance   DSW_PWRGD.un2_count_1[15:0] (cell add)
    output pin DSW_PWRGD.un2_count_1[15:0]/OUT[2]
    net        DSW_PWRGD.un2_count_1[2]
    input  pin DSW_PWRGD.count_1[2]/I[1]
    instance   DSW_PWRGD.count_1[2] (cell and)
    output pin DSW_PWRGD.count_1[2]/OUT
    net        DSW_PWRGD.count_1[2]
    input  pin DSW_PWRGD.count_rst_12/I[0]
    instance   DSW_PWRGD.count_rst_12 (cell and)
    output pin DSW_PWRGD.count_rst_12/OUT
    net        DSW_PWRGD.count_rst_12
    input  pin DSW_PWRGD.count_fb_12/B[0]
    instance   DSW_PWRGD.count_fb_12 (cell mux)
    output pin DSW_PWRGD.count_fb_12/OUT[0]
    net        DSW_PWRGD.count_fb_12
    input  pin DSW_PWRGD.count_latmux_12/B[0]
    instance   DSW_PWRGD.count_latmux_12 (cell mux)
    output pin DSW_PWRGD.count_latmux_12/OUT[0]
    net        DSW_PWRGD.count[2]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:BN137:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1653398428> | Found combinational loop during mapping at net DSW_PWRGD.count[3]</font>
29) instance DSW_PWRGD.count_latmux_11 (in view: work.TOP(bdf_type)), output net DSW_PWRGD.count[3] (in view: work.TOP(bdf_type))
    net        DSW_PWRGD.count[3]
    input  pin DSW_PWRGD.un2_count_1[15:0]/D0[3]
    instance   DSW_PWRGD.un2_count_1[15:0] (cell add)
    output pin DSW_PWRGD.un2_count_1[15:0]/OUT[3]
    net        DSW_PWRGD.un2_count_1[3]
    input  pin DSW_PWRGD.count_1[3]/I[1]
    instance   DSW_PWRGD.count_1[3] (cell and)
    output pin DSW_PWRGD.count_1[3]/OUT
    net        DSW_PWRGD.count_1[3]
    input  pin DSW_PWRGD.count_rst_11/I[0]
    instance   DSW_PWRGD.count_rst_11 (cell and)
    output pin DSW_PWRGD.count_rst_11/OUT
    net        DSW_PWRGD.count_rst_11
    input  pin DSW_PWRGD.count_fb_11/B[0]
    instance   DSW_PWRGD.count_fb_11 (cell mux)
    output pin DSW_PWRGD.count_fb_11/OUT[0]
    net        DSW_PWRGD.count_fb_11
    input  pin DSW_PWRGD.count_latmux_11/B[0]
    instance   DSW_PWRGD.count_latmux_11 (cell mux)
    output pin DSW_PWRGD.count_latmux_11/OUT[0]
    net        DSW_PWRGD.count[3]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:BN137:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1653398428> | Found combinational loop during mapping at net DSW_PWRGD.count[4]</font>
30) instance DSW_PWRGD.count_latmux_10 (in view: work.TOP(bdf_type)), output net DSW_PWRGD.count[4] (in view: work.TOP(bdf_type))
    net        DSW_PWRGD.count[4]
    input  pin DSW_PWRGD.un2_count_1[15:0]/D0[4]
    instance   DSW_PWRGD.un2_count_1[15:0] (cell add)
    output pin DSW_PWRGD.un2_count_1[15:0]/OUT[4]
    net        DSW_PWRGD.un2_count_1[4]
    input  pin DSW_PWRGD.count_rst_10/I[0]
    instance   DSW_PWRGD.count_rst_10 (cell and)
    output pin DSW_PWRGD.count_rst_10/OUT
    net        DSW_PWRGD.count_rst_10
    input  pin DSW_PWRGD.count_fb_10/B[0]
    instance   DSW_PWRGD.count_fb_10 (cell mux)
    output pin DSW_PWRGD.count_fb_10/OUT[0]
    net        DSW_PWRGD.count_fb_10
    input  pin DSW_PWRGD.count_latmux_10/B[0]
    instance   DSW_PWRGD.count_latmux_10 (cell mux)
    output pin DSW_PWRGD.count_latmux_10/OUT[0]
    net        DSW_PWRGD.count[4]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:BN137:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1653398428> | Found combinational loop during mapping at net DSW_PWRGD.count[5]</font>
31) instance DSW_PWRGD.count_latmux_9 (in view: work.TOP(bdf_type)), output net DSW_PWRGD.count[5] (in view: work.TOP(bdf_type))
    net        DSW_PWRGD.count[5]
    input  pin DSW_PWRGD.un2_count_1[15:0]/D0[5]
    instance   DSW_PWRGD.un2_count_1[15:0] (cell add)
    output pin DSW_PWRGD.un2_count_1[15:0]/OUT[5]
    net        DSW_PWRGD.un2_count_1[5]
    input  pin DSW_PWRGD.count_1[5]/I[1]
    instance   DSW_PWRGD.count_1[5] (cell and)
    output pin DSW_PWRGD.count_1[5]/OUT
    net        DSW_PWRGD.count_1[5]
    input  pin DSW_PWRGD.count_rst_9/I[0]
    instance   DSW_PWRGD.count_rst_9 (cell and)
    output pin DSW_PWRGD.count_rst_9/OUT
    net        DSW_PWRGD.count_rst_9
    input  pin DSW_PWRGD.count_fb_9/B[0]
    instance   DSW_PWRGD.count_fb_9 (cell mux)
    output pin DSW_PWRGD.count_fb_9/OUT[0]
    net        DSW_PWRGD.count_fb_9
    input  pin DSW_PWRGD.count_latmux_9/B[0]
    instance   DSW_PWRGD.count_latmux_9 (cell mux)
    output pin DSW_PWRGD.count_latmux_9/OUT[0]
    net        DSW_PWRGD.count[5]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:BN137:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1653398428> | Found combinational loop during mapping at net DSW_PWRGD.count[6]</font>
32) instance DSW_PWRGD.count_latmux_8 (in view: work.TOP(bdf_type)), output net DSW_PWRGD.count[6] (in view: work.TOP(bdf_type))
    net        DSW_PWRGD.count[6]
    input  pin DSW_PWRGD.un2_count_1[15:0]/D0[6]
    instance   DSW_PWRGD.un2_count_1[15:0] (cell add)
    output pin DSW_PWRGD.un2_count_1[15:0]/OUT[6]
    net        DSW_PWRGD.un2_count_1[6]
    input  pin DSW_PWRGD.count_rst_8/I[0]
    instance   DSW_PWRGD.count_rst_8 (cell and)
    output pin DSW_PWRGD.count_rst_8/OUT
    net        DSW_PWRGD.count_rst_8
    input  pin DSW_PWRGD.count_fb_8/B[0]
    instance   DSW_PWRGD.count_fb_8 (cell mux)
    output pin DSW_PWRGD.count_fb_8/OUT[0]
    net        DSW_PWRGD.count_fb_8
    input  pin DSW_PWRGD.count_latmux_8/B[0]
    instance   DSW_PWRGD.count_latmux_8 (cell mux)
    output pin DSW_PWRGD.count_latmux_8/OUT[0]
    net        DSW_PWRGD.count[6]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:BN137:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1653398428> | Found combinational loop during mapping at net DSW_PWRGD.count[7]</font>
33) instance DSW_PWRGD.count_latmux_7 (in view: work.TOP(bdf_type)), output net DSW_PWRGD.count[7] (in view: work.TOP(bdf_type))
    net        DSW_PWRGD.count[7]
    input  pin DSW_PWRGD.un2_count_1[15:0]/D0[7]
    instance   DSW_PWRGD.un2_count_1[15:0] (cell add)
    output pin DSW_PWRGD.un2_count_1[15:0]/OUT[7]
    net        DSW_PWRGD.un2_count_1[7]
    input  pin DSW_PWRGD.count_1[7]/I[1]
    instance   DSW_PWRGD.count_1[7] (cell and)
    output pin DSW_PWRGD.count_1[7]/OUT
    net        DSW_PWRGD.count_1[7]
    input  pin DSW_PWRGD.count_rst_7/I[0]
    instance   DSW_PWRGD.count_rst_7 (cell and)
    output pin DSW_PWRGD.count_rst_7/OUT
    net        DSW_PWRGD.count_rst_7
    input  pin DSW_PWRGD.count_fb_7/B[0]
    instance   DSW_PWRGD.count_fb_7 (cell mux)
    output pin DSW_PWRGD.count_fb_7/OUT[0]
    net        DSW_PWRGD.count_fb_7
    input  pin DSW_PWRGD.count_latmux_7/B[0]
    instance   DSW_PWRGD.count_latmux_7 (cell mux)
    output pin DSW_PWRGD.count_latmux_7/OUT[0]
    net        DSW_PWRGD.count[7]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:BN137:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1653398428> | Found combinational loop during mapping at net DSW_PWRGD.count[8]</font>
34) instance DSW_PWRGD.count_latmux_6 (in view: work.TOP(bdf_type)), output net DSW_PWRGD.count[8] (in view: work.TOP(bdf_type))
    net        DSW_PWRGD.count[8]
    input  pin DSW_PWRGD.un2_count_1[15:0]/D0[8]
    instance   DSW_PWRGD.un2_count_1[15:0] (cell add)
    output pin DSW_PWRGD.un2_count_1[15:0]/OUT[8]
    net        DSW_PWRGD.un2_count_1[8]
    input  pin DSW_PWRGD.count_1[8]/I[1]
    instance   DSW_PWRGD.count_1[8] (cell and)
    output pin DSW_PWRGD.count_1[8]/OUT
    net        DSW_PWRGD.count_1[8]
    input  pin DSW_PWRGD.count_rst_6/I[0]
    instance   DSW_PWRGD.count_rst_6 (cell and)
    output pin DSW_PWRGD.count_rst_6/OUT
    net        DSW_PWRGD.count_rst_6
    input  pin DSW_PWRGD.count_fb_6/B[0]
    instance   DSW_PWRGD.count_fb_6 (cell mux)
    output pin DSW_PWRGD.count_fb_6/OUT[0]
    net        DSW_PWRGD.count_fb_6
    input  pin DSW_PWRGD.count_latmux_6/B[0]
    instance   DSW_PWRGD.count_latmux_6 (cell mux)
    output pin DSW_PWRGD.count_latmux_6/OUT[0]
    net        DSW_PWRGD.count[8]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:BN137:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1653398428> | Found combinational loop during mapping at net DSW_PWRGD.count[9]</font>
35) instance DSW_PWRGD.count_latmux_5 (in view: work.TOP(bdf_type)), output net DSW_PWRGD.count[9] (in view: work.TOP(bdf_type))
    net        DSW_PWRGD.count[9]
    input  pin DSW_PWRGD.un2_count_1[15:0]/D0[9]
    instance   DSW_PWRGD.un2_count_1[15:0] (cell add)
    output pin DSW_PWRGD.un2_count_1[15:0]/OUT[9]
    net        DSW_PWRGD.un2_count_1[9]
    input  pin DSW_PWRGD.count_rst_5/I[0]
    instance   DSW_PWRGD.count_rst_5 (cell and)
    output pin DSW_PWRGD.count_rst_5/OUT
    net        DSW_PWRGD.count_rst_5
    input  pin DSW_PWRGD.count_fb_5/B[0]
    instance   DSW_PWRGD.count_fb_5 (cell mux)
    output pin DSW_PWRGD.count_fb_5/OUT[0]
    net        DSW_PWRGD.count_fb_5
    input  pin DSW_PWRGD.count_latmux_5/B[0]
    instance   DSW_PWRGD.count_latmux_5 (cell mux)
    output pin DSW_PWRGD.count_latmux_5/OUT[0]
    net        DSW_PWRGD.count[9]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:BN137:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1653398428> | Found combinational loop during mapping at net DSW_PWRGD.count[10]</font>
36) instance DSW_PWRGD.count_latmux_4 (in view: work.TOP(bdf_type)), output net DSW_PWRGD.count[10] (in view: work.TOP(bdf_type))
    net        DSW_PWRGD.count[10]
    input  pin DSW_PWRGD.un2_count_1[15:0]/D0[10]
    instance   DSW_PWRGD.un2_count_1[15:0] (cell add)
    output pin DSW_PWRGD.un2_count_1[15:0]/OUT[10]
    net        DSW_PWRGD.un2_count_1[10]
    input  pin DSW_PWRGD.count_1[10]/I[1]
    instance   DSW_PWRGD.count_1[10] (cell and)
    output pin DSW_PWRGD.count_1[10]/OUT
    net        DSW_PWRGD.count_1[10]
    input  pin DSW_PWRGD.count_rst_4/I[0]
    instance   DSW_PWRGD.count_rst_4 (cell and)
    output pin DSW_PWRGD.count_rst_4/OUT
    net        DSW_PWRGD.count_rst_4
    input  pin DSW_PWRGD.count_fb_4/B[0]
    instance   DSW_PWRGD.count_fb_4 (cell mux)
    output pin DSW_PWRGD.count_fb_4/OUT[0]
    net        DSW_PWRGD.count_fb_4
    input  pin DSW_PWRGD.count_latmux_4/B[0]
    instance   DSW_PWRGD.count_latmux_4 (cell mux)
    output pin DSW_PWRGD.count_latmux_4/OUT[0]
    net        DSW_PWRGD.count[10]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:BN137:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1653398428> | Found combinational loop during mapping at net DSW_PWRGD.count[11]</font>
37) instance DSW_PWRGD.count_latmux_3 (in view: work.TOP(bdf_type)), output net DSW_PWRGD.count[11] (in view: work.TOP(bdf_type))
    net        DSW_PWRGD.count[11]
    input  pin DSW_PWRGD.un2_count_1[15:0]/D0[11]
    instance   DSW_PWRGD.un2_count_1[15:0] (cell add)
    output pin DSW_PWRGD.un2_count_1[15:0]/OUT[11]
    net        DSW_PWRGD.un2_count_1[11]
    input  pin DSW_PWRGD.count_1[11]/I[1]
    instance   DSW_PWRGD.count_1[11] (cell and)
    output pin DSW_PWRGD.count_1[11]/OUT
    net        DSW_PWRGD.count_1[11]
    input  pin DSW_PWRGD.count_rst_3/I[0]
    instance   DSW_PWRGD.count_rst_3 (cell and)
    output pin DSW_PWRGD.count_rst_3/OUT
    net        DSW_PWRGD.count_rst_3
    input  pin DSW_PWRGD.count_fb_3/B[0]
    instance   DSW_PWRGD.count_fb_3 (cell mux)
    output pin DSW_PWRGD.count_fb_3/OUT[0]
    net        DSW_PWRGD.count_fb_3
    input  pin DSW_PWRGD.count_latmux_3/B[0]
    instance   DSW_PWRGD.count_latmux_3 (cell mux)
    output pin DSW_PWRGD.count_latmux_3/OUT[0]
    net        DSW_PWRGD.count[11]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:BN137:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1653398428> | Found combinational loop during mapping at net DSW_PWRGD.count[12]</font>
38) instance DSW_PWRGD.count_latmux_2 (in view: work.TOP(bdf_type)), output net DSW_PWRGD.count[12] (in view: work.TOP(bdf_type))
    net        DSW_PWRGD.count[12]
    input  pin DSW_PWRGD.un2_count_1[15:0]/D0[12]
    instance   DSW_PWRGD.un2_count_1[15:0] (cell add)
    output pin DSW_PWRGD.un2_count_1[15:0]/OUT[12]
    net        DSW_PWRGD.un2_count_1[12]
    input  pin DSW_PWRGD.count_rst_2/I[0]
    instance   DSW_PWRGD.count_rst_2 (cell and)
    output pin DSW_PWRGD.count_rst_2/OUT
    net        DSW_PWRGD.count_rst_2
    input  pin DSW_PWRGD.count_fb_2/B[0]
    instance   DSW_PWRGD.count_fb_2 (cell mux)
    output pin DSW_PWRGD.count_fb_2/OUT[0]
    net        DSW_PWRGD.count_fb_2
    input  pin DSW_PWRGD.count_latmux_2/B[0]
    instance   DSW_PWRGD.count_latmux_2 (cell mux)
    output pin DSW_PWRGD.count_latmux_2/OUT[0]
    net        DSW_PWRGD.count[12]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:BN137:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1653398428> | Found combinational loop during mapping at net DSW_PWRGD.count[13]</font>
39) instance DSW_PWRGD.count_latmux_1 (in view: work.TOP(bdf_type)), output net DSW_PWRGD.count[13] (in view: work.TOP(bdf_type))
    net        DSW_PWRGD.count[13]
    input  pin DSW_PWRGD.un2_count_1[15:0]/D0[13]
    instance   DSW_PWRGD.un2_count_1[15:0] (cell add)
    output pin DSW_PWRGD.un2_count_1[15:0]/OUT[13]
    net        DSW_PWRGD.un2_count_1[13]
    input  pin DSW_PWRGD.count_rst_1/I[0]
    instance   DSW_PWRGD.count_rst_1 (cell and)
    output pin DSW_PWRGD.count_rst_1/OUT
    net        DSW_PWRGD.count_rst_1
    input  pin DSW_PWRGD.count_fb_1/B[0]
    instance   DSW_PWRGD.count_fb_1 (cell mux)
    output pin DSW_PWRGD.count_fb_1/OUT[0]
    net        DSW_PWRGD.count_fb_1
    input  pin DSW_PWRGD.count_latmux_1/B[0]
    instance   DSW_PWRGD.count_latmux_1 (cell mux)
    output pin DSW_PWRGD.count_latmux_1/OUT[0]
    net        DSW_PWRGD.count[13]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:BN137:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1653398428> | Found combinational loop during mapping at net DSW_PWRGD.count[14]</font>
40) instance DSW_PWRGD.count_latmux_0 (in view: work.TOP(bdf_type)), output net DSW_PWRGD.count[14] (in view: work.TOP(bdf_type))
    net        DSW_PWRGD.count[14]
    input  pin DSW_PWRGD.un2_count_1[15:0]/D0[14]
    instance   DSW_PWRGD.un2_count_1[15:0] (cell add)
    output pin DSW_PWRGD.un2_count_1[15:0]/OUT[14]
    net        DSW_PWRGD.un2_count_1[14]
    input  pin DSW_PWRGD.count_rst_0/I[0]
    instance   DSW_PWRGD.count_rst_0 (cell and)
    output pin DSW_PWRGD.count_rst_0/OUT
    net        DSW_PWRGD.count_rst_0
    input  pin DSW_PWRGD.count_fb_0/B[0]
    instance   DSW_PWRGD.count_fb_0 (cell mux)
    output pin DSW_PWRGD.count_fb_0/OUT[0]
    net        DSW_PWRGD.count_fb_0
    input  pin DSW_PWRGD.count_latmux_0/B[0]
    instance   DSW_PWRGD.count_latmux_0 (cell mux)
    output pin DSW_PWRGD.count_latmux_0/OUT[0]
    net        DSW_PWRGD.count[14]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:BN137:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1653398428> | Found combinational loop during mapping at net DSW_PWRGD.count[15]</font>
41) instance DSW_PWRGD.count_latmux (in view: work.TOP(bdf_type)), output net DSW_PWRGD.count[15] (in view: work.TOP(bdf_type))
    net        DSW_PWRGD.count[15]
    input  pin DSW_PWRGD.un2_count_1[15:0]/D0[15]
    instance   DSW_PWRGD.un2_count_1[15:0] (cell add)
    output pin DSW_PWRGD.un2_count_1[15:0]/OUT[15]
    net        DSW_PWRGD.un2_count_1[15]
    input  pin DSW_PWRGD.count_rst/I[0]
    instance   DSW_PWRGD.count_rst (cell and)
    output pin DSW_PWRGD.count_rst/OUT
    net        DSW_PWRGD.count_rst
    input  pin DSW_PWRGD.count_fb/B[0]
    instance   DSW_PWRGD.count_fb (cell mux)
    output pin DSW_PWRGD.count_fb/OUT[0]
    net        DSW_PWRGD.count_fb
    input  pin DSW_PWRGD.count_latmux/B[0]
    instance   DSW_PWRGD.count_latmux (cell mux)
    output pin DSW_PWRGD.count_latmux/OUT[0]
    net        DSW_PWRGD.count[15]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:BN137:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1653398428> | Found combinational loop during mapping at net PCH_PWRGD.curr_state[1]</font>
42) instance PCH_PWRGD.curr_state_latmux_0 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.curr_state[1] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.curr_state[1]
    input  pin PCH_PWRGD.curr_state_7_1_0_.m6_0_a3/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m6_0_a3 (cell and)
    output pin PCH_PWRGD.curr_state_7_1_0_.m6_0_a3/OUT
    net        N_87
    input  pin PCH_PWRGD.curr_state_7_1_0_.m6_0/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m6_0 (cell or)
    output pin PCH_PWRGD.curr_state_7_1_0_.m6_0/OUT
    net        PCH_PWRGD.curr_state_7[1]
    input  pin PCH_PWRGD.curr_state_latmux_0/B[0]
    instance   PCH_PWRGD.curr_state_latmux_0 (cell mux)
    output pin PCH_PWRGD.curr_state_latmux_0/OUT[0]
    net        PCH_PWRGD.curr_state[1]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:BN137:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1653398428> | Found combinational loop during mapping at net N_118</font>
43) instance PCH_PWRGD.un1_curr_state10_i_a2_0 (in view: work.TOP(bdf_type)), output net N_118 (in view: work.TOP(bdf_type))
    net        N_118
    input  pin PCH_PWRGD.curr_state_7_1_0_.m6_0_a2/I[1]
    instance   PCH_PWRGD.curr_state_7_1_0_.m6_0_a2 (cell and)
    output pin PCH_PWRGD.curr_state_7_1_0_.m6_0_a2/OUT
    net        N_122
    input  pin PCH_PWRGD.count_0_sqmuxa_0_a3/I[0]
    instance   PCH_PWRGD.count_0_sqmuxa_0_a3 (cell and)
    output pin PCH_PWRGD.count_0_sqmuxa_0_a3/OUT
    net        PCH_PWRGD.count_0_sqmuxa
    input  pin PCH_PWRGD.count_eena/I[0]
    instance   PCH_PWRGD.count_eena (cell or)
    output pin PCH_PWRGD.count_eena/OUT
    net        PCH_PWRGD.count_eena
    input  pin PCH_PWRGD.count_en/I[0]
    instance   PCH_PWRGD.count_en (cell and)
    output pin PCH_PWRGD.count_en/OUT
    net        PCH_PWRGD.count_en
    input  pin PCH_PWRGD.count_fb_11/SEL
    instance   PCH_PWRGD.count_fb_11 (cell mux)
    output pin PCH_PWRGD.count_fb_11/OUT[0]
    net        PCH_PWRGD.count_fb_11
    input  pin PCH_PWRGD.count_latmux_11/B[0]
    instance   PCH_PWRGD.count_latmux_11 (cell mux)
    output pin PCH_PWRGD.count_latmux_11/OUT[0]
    net        PCH_PWRGD.count[3]
    input  pin PCH_PWRGD.un12_clk_100khz_1/I[0]
    instance   PCH_PWRGD.un12_clk_100khz_1 (cell and)
    output pin PCH_PWRGD.un12_clk_100khz_1/OUT
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i_1
    input  pin PCH_PWRGD.un12_clk_100khz_9/I[0]
    instance   PCH_PWRGD.un12_clk_100khz_9 (cell and)
    output pin PCH_PWRGD.un12_clk_100khz_9/OUT
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i_9
    input  pin PCH_PWRGD.un12_clk_100khz_13/I[0]
    instance   PCH_PWRGD.un12_clk_100khz_13 (cell and)
    output pin PCH_PWRGD.un12_clk_100khz_13/OUT
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i_13
    input  pin PCH_PWRGD.un12_clk_100khz/I[0]
    instance   PCH_PWRGD.un12_clk_100khz (cell and)
    output pin PCH_PWRGD.un12_clk_100khz/OUT
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i
    input  pin PCH_PWRGD.N_1_i_i/I[0]
    instance   PCH_PWRGD.N_1_i_i (cell inv)
    output pin PCH_PWRGD.N_1_i_i/OUT[0]
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i_i_2
    input  pin PCH_PWRGD.curr_state_7_1_0_.m6_0_a3/I[1]
    instance   PCH_PWRGD.curr_state_7_1_0_.m6_0_a3 (cell and)
    output pin PCH_PWRGD.curr_state_7_1_0_.m6_0_a3/OUT
    net        N_87
    input  pin PCH_PWRGD.curr_state_7_1_0_.m6_0/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m6_0 (cell or)
    output pin PCH_PWRGD.curr_state_7_1_0_.m6_0/OUT
    net        PCH_PWRGD.curr_state_7[1]
    input  pin PCH_PWRGD.curr_state_latmux_0/B[0]
    instance   PCH_PWRGD.curr_state_latmux_0 (cell mux)
    output pin PCH_PWRGD.curr_state_latmux_0/OUT[0]
    net        PCH_PWRGD.curr_state[1]
    input  pin PCH_PWRGD.curr_state_7_1_0_.m4_0_a3/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m4_0_a3 (cell and)
    output pin PCH_PWRGD.curr_state_7_1_0_.m4_0_a3/OUT
    net        N_86
    input  pin PCH_PWRGD.curr_state_7_1_0_.m4_0/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m4_0 (cell or)
    output pin PCH_PWRGD.curr_state_7_1_0_.m4_0/OUT
    net        PCH_PWRGD.curr_state_7[0]
    input  pin PCH_PWRGD.curr_state_latmux/B[0]
    instance   PCH_PWRGD.curr_state_latmux (cell mux)
    output pin PCH_PWRGD.curr_state_latmux/OUT[0]
    net        PCH_PWRGD.curr_state[0]
    input  pin PCH_PWRGD.curr_state_i_0[0]/I[0]
    instance   PCH_PWRGD.curr_state_i_0[0] (cell inv)
    output pin PCH_PWRGD.curr_state_i_0[0]/OUT[0]
    net        PCH_PWRGD.curr_state_i_1[0]
    input  pin PCH_PWRGD.un1_curr_state10_i_a2_0/I[0]
    instance   PCH_PWRGD.un1_curr_state10_i_a2_0 (cell and)
    output pin PCH_PWRGD.un1_curr_state10_i_a2_0/OUT
    net        N_118
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:BN137:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1653398428> | Found combinational loop during mapping at net PCH_PWRGD.curr_state[0]</font>
44) instance PCH_PWRGD.curr_state_latmux (in view: work.TOP(bdf_type)), output net PCH_PWRGD.curr_state[0] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.curr_state[0]
    input  pin PCH_PWRGD_PCH_PWRGD.un1_count_1_sqmuxa/I[1]
    instance   PCH_PWRGD_PCH_PWRGD.un1_count_1_sqmuxa (cell or)
    output pin PCH_PWRGD_PCH_PWRGD.un1_count_1_sqmuxa/OUT
    net        PCH_PWRGD.un1_count_1_sqmuxa_0_f0
    input  pin PCH_PWRGD_PCH_PWRGD.un1_count_1_sqmuxa_0_f0_i/I[0]
    instance   PCH_PWRGD_PCH_PWRGD.un1_count_1_sqmuxa_0_f0_i (cell inv)
    output pin PCH_PWRGD_PCH_PWRGD.un1_count_1_sqmuxa_0_f0_i/OUT[0]
    net        PCH_PWRGD.un1_count_1_sqmuxa_0_f0_i
    input  pin PCH_PWRGD.count_eena/I[1]
    instance   PCH_PWRGD.count_eena (cell or)
    output pin PCH_PWRGD.count_eena/OUT
    net        PCH_PWRGD.count_eena
    input  pin PCH_PWRGD.count_en/I[0]
    instance   PCH_PWRGD.count_en (cell and)
    output pin PCH_PWRGD.count_en/OUT
    net        PCH_PWRGD.count_en
    input  pin PCH_PWRGD.count_fb_11/SEL
    instance   PCH_PWRGD.count_fb_11 (cell mux)
    output pin PCH_PWRGD.count_fb_11/OUT[0]
    net        PCH_PWRGD.count_fb_11
    input  pin PCH_PWRGD.count_latmux_11/B[0]
    instance   PCH_PWRGD.count_latmux_11 (cell mux)
    output pin PCH_PWRGD.count_latmux_11/OUT[0]
    net        PCH_PWRGD.count[3]
    input  pin PCH_PWRGD.un12_clk_100khz_1/I[0]
    instance   PCH_PWRGD.un12_clk_100khz_1 (cell and)
    output pin PCH_PWRGD.un12_clk_100khz_1/OUT
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i_1
    input  pin PCH_PWRGD.un12_clk_100khz_9/I[0]
    instance   PCH_PWRGD.un12_clk_100khz_9 (cell and)
    output pin PCH_PWRGD.un12_clk_100khz_9/OUT
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i_9
    input  pin PCH_PWRGD.un12_clk_100khz_13/I[0]
    instance   PCH_PWRGD.un12_clk_100khz_13 (cell and)
    output pin PCH_PWRGD.un12_clk_100khz_13/OUT
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i_13
    input  pin PCH_PWRGD.un12_clk_100khz/I[0]
    instance   PCH_PWRGD.un12_clk_100khz (cell and)
    output pin PCH_PWRGD.un12_clk_100khz/OUT
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i
    input  pin PCH_PWRGD.N_1_i_i/I[0]
    instance   PCH_PWRGD.N_1_i_i (cell inv)
    output pin PCH_PWRGD.N_1_i_i/OUT[0]
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i_i_2
    input  pin PCH_PWRGD.curr_state_7_1_0_.m6_0_a3/I[1]
    instance   PCH_PWRGD.curr_state_7_1_0_.m6_0_a3 (cell and)
    output pin PCH_PWRGD.curr_state_7_1_0_.m6_0_a3/OUT
    net        N_87
    input  pin PCH_PWRGD.curr_state_7_1_0_.m6_0/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m6_0 (cell or)
    output pin PCH_PWRGD.curr_state_7_1_0_.m6_0/OUT
    net        PCH_PWRGD.curr_state_7[1]
    input  pin PCH_PWRGD.curr_state_latmux_0/B[0]
    instance   PCH_PWRGD.curr_state_latmux_0 (cell mux)
    output pin PCH_PWRGD.curr_state_latmux_0/OUT[0]
    net        PCH_PWRGD.curr_state[1]
    input  pin PCH_PWRGD.curr_state_7_1_0_.m4_0_a3/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m4_0_a3 (cell and)
    output pin PCH_PWRGD.curr_state_7_1_0_.m4_0_a3/OUT
    net        N_86
    input  pin PCH_PWRGD.curr_state_7_1_0_.m4_0/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m4_0 (cell or)
    output pin PCH_PWRGD.curr_state_7_1_0_.m4_0/OUT
    net        PCH_PWRGD.curr_state_7[0]
    input  pin PCH_PWRGD.curr_state_latmux/B[0]
    instance   PCH_PWRGD.curr_state_latmux (cell mux)
    output pin PCH_PWRGD.curr_state_latmux/OUT[0]
    net        PCH_PWRGD.curr_state[0]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:98:3:98:7:@W:BN137:@XP_MSG">pch_pwrok.vhd(98)</a><!@TM:1653398428> | Found combinational loop during mapping at net PCH_PWRGD.curr_state_7_1_0_.N_1_i_i_2</font>
45) instance PCH_PWRGD.N_1_i_i (in view: work.TOP(bdf_type)), output net PCH_PWRGD.curr_state_7_1_0_.N_1_i_i_2 (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i_i_2
    input  pin PCH_PWRGD.count_1[3]/I[0]
    instance   PCH_PWRGD.count_1[3] (cell and)
    output pin PCH_PWRGD.count_1[3]/OUT
    net        PCH_PWRGD.count_1[3]
    input  pin PCH_PWRGD.count_rst_11/I[0]
    instance   PCH_PWRGD.count_rst_11 (cell and)
    output pin PCH_PWRGD.count_rst_11/OUT
    net        PCH_PWRGD.count_rst_11
    input  pin PCH_PWRGD.count_fb_11/B[0]
    instance   PCH_PWRGD.count_fb_11 (cell mux)
    output pin PCH_PWRGD.count_fb_11/OUT[0]
    net        PCH_PWRGD.count_fb_11
    input  pin PCH_PWRGD.count_latmux_11/B[0]
    instance   PCH_PWRGD.count_latmux_11 (cell mux)
    output pin PCH_PWRGD.count_latmux_11/OUT[0]
    net        PCH_PWRGD.count[3]
    input  pin PCH_PWRGD.un12_clk_100khz_1/I[0]
    instance   PCH_PWRGD.un12_clk_100khz_1 (cell and)
    output pin PCH_PWRGD.un12_clk_100khz_1/OUT
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i_1
    input  pin PCH_PWRGD.un12_clk_100khz_9/I[0]
    instance   PCH_PWRGD.un12_clk_100khz_9 (cell and)
    output pin PCH_PWRGD.un12_clk_100khz_9/OUT
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i_9
    input  pin PCH_PWRGD.un12_clk_100khz_13/I[0]
    instance   PCH_PWRGD.un12_clk_100khz_13 (cell and)
    output pin PCH_PWRGD.un12_clk_100khz_13/OUT
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i_13
    input  pin PCH_PWRGD.un12_clk_100khz/I[0]
    instance   PCH_PWRGD.un12_clk_100khz (cell and)
    output pin PCH_PWRGD.un12_clk_100khz/OUT
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i
    input  pin PCH_PWRGD.N_1_i_i/I[0]
    instance   PCH_PWRGD.N_1_i_i (cell inv)
    output pin PCH_PWRGD.N_1_i_i/OUT[0]
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i_i_2
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:BN137:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1653398428> | Found combinational loop during mapping at net PCH_PWRGD.count[0]</font>
46) instance PCH_PWRGD.count_latmux_14 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[0] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[0]
    input  pin PCH_PWRGD.count_i[0]/I[0]
    instance   PCH_PWRGD.count_i[0] (cell inv)
    output pin PCH_PWRGD.count_i[0]/OUT[0]
    net        PCH_PWRGD.count_i_2[0]
    input  pin PCH_PWRGD.count_1[0]/I[0]
    instance   PCH_PWRGD.count_1[0] (cell and)
    output pin PCH_PWRGD.count_1[0]/OUT
    net        PCH_PWRGD.count_1[0]
    input  pin PCH_PWRGD.count_rst_14/I[0]
    instance   PCH_PWRGD.count_rst_14 (cell and)
    output pin PCH_PWRGD.count_rst_14/OUT
    net        PCH_PWRGD.count_rst_14
    input  pin PCH_PWRGD.count_fb_14/B[0]
    instance   PCH_PWRGD.count_fb_14 (cell mux)
    output pin PCH_PWRGD.count_fb_14/OUT[0]
    net        PCH_PWRGD.count_fb_14
    input  pin PCH_PWRGD.count_latmux_14/B[0]
    instance   PCH_PWRGD.count_latmux_14 (cell mux)
    output pin PCH_PWRGD.count_latmux_14/OUT[0]
    net        PCH_PWRGD.count[0]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:BN137:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1653398428> | Found combinational loop during mapping at net PCH_PWRGD.count[1]</font>
47) instance PCH_PWRGD.count_latmux_13 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[1] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[1]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[1]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[1]
    net        PCH_PWRGD.un2_count_1[1]
    input  pin PCH_PWRGD.count_rst_13/I[0]
    instance   PCH_PWRGD.count_rst_13 (cell and)
    output pin PCH_PWRGD.count_rst_13/OUT
    net        PCH_PWRGD.count_rst_13
    input  pin PCH_PWRGD.count_fb_13/B[0]
    instance   PCH_PWRGD.count_fb_13 (cell mux)
    output pin PCH_PWRGD.count_fb_13/OUT[0]
    net        PCH_PWRGD.count_fb_13
    input  pin PCH_PWRGD.count_latmux_13/B[0]
    instance   PCH_PWRGD.count_latmux_13 (cell mux)
    output pin PCH_PWRGD.count_latmux_13/OUT[0]
    net        PCH_PWRGD.count[1]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:BN137:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1653398428> | Found combinational loop during mapping at net PCH_PWRGD.count[2]</font>
48) instance PCH_PWRGD.count_latmux_12 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[2] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[2]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[2]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[2]
    net        PCH_PWRGD.un2_count_1[2]
    input  pin PCH_PWRGD.count_rst_12/I[0]
    instance   PCH_PWRGD.count_rst_12 (cell and)
    output pin PCH_PWRGD.count_rst_12/OUT
    net        PCH_PWRGD.count_rst_12
    input  pin PCH_PWRGD.count_fb_12/B[0]
    instance   PCH_PWRGD.count_fb_12 (cell mux)
    output pin PCH_PWRGD.count_fb_12/OUT[0]
    net        PCH_PWRGD.count_fb_12
    input  pin PCH_PWRGD.count_latmux_12/B[0]
    instance   PCH_PWRGD.count_latmux_12 (cell mux)
    output pin PCH_PWRGD.count_latmux_12/OUT[0]
    net        PCH_PWRGD.count[2]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:BN137:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1653398428> | Found combinational loop during mapping at net PCH_PWRGD.count[3]</font>
49) instance PCH_PWRGD.count_latmux_11 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[3] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[3]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[3]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[3]
    net        PCH_PWRGD.un2_count_1[3]
    input  pin PCH_PWRGD.count_1[3]/I[1]
    instance   PCH_PWRGD.count_1[3] (cell and)
    output pin PCH_PWRGD.count_1[3]/OUT
    net        PCH_PWRGD.count_1[3]
    input  pin PCH_PWRGD.count_rst_11/I[0]
    instance   PCH_PWRGD.count_rst_11 (cell and)
    output pin PCH_PWRGD.count_rst_11/OUT
    net        PCH_PWRGD.count_rst_11
    input  pin PCH_PWRGD.count_fb_11/B[0]
    instance   PCH_PWRGD.count_fb_11 (cell mux)
    output pin PCH_PWRGD.count_fb_11/OUT[0]
    net        PCH_PWRGD.count_fb_11
    input  pin PCH_PWRGD.count_latmux_11/B[0]
    instance   PCH_PWRGD.count_latmux_11 (cell mux)
    output pin PCH_PWRGD.count_latmux_11/OUT[0]
    net        PCH_PWRGD.count[3]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:BN137:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1653398428> | Found combinational loop during mapping at net PCH_PWRGD.count[4]</font>
50) instance PCH_PWRGD.count_latmux_10 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[4] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[4]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[4]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[4]
    net        PCH_PWRGD.un2_count_1[4]
    input  pin PCH_PWRGD.count_1[4]/I[1]
    instance   PCH_PWRGD.count_1[4] (cell and)
    output pin PCH_PWRGD.count_1[4]/OUT
    net        PCH_PWRGD.count_1[4]
    input  pin PCH_PWRGD.count_rst_10/I[0]
    instance   PCH_PWRGD.count_rst_10 (cell and)
    output pin PCH_PWRGD.count_rst_10/OUT
    net        PCH_PWRGD.count_rst_10
    input  pin PCH_PWRGD.count_fb_10/B[0]
    instance   PCH_PWRGD.count_fb_10 (cell mux)
    output pin PCH_PWRGD.count_fb_10/OUT[0]
    net        PCH_PWRGD.count_fb_10
    input  pin PCH_PWRGD.count_latmux_10/B[0]
    instance   PCH_PWRGD.count_latmux_10 (cell mux)
    output pin PCH_PWRGD.count_latmux_10/OUT[0]
    net        PCH_PWRGD.count[4]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:BN137:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1653398428> | Found combinational loop during mapping at net PCH_PWRGD.count[5]</font>
51) instance PCH_PWRGD.count_latmux_9 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[5] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[5]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[5]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[5]
    net        PCH_PWRGD.un2_count_1[5]
    input  pin PCH_PWRGD.count_1[5]/I[1]
    instance   PCH_PWRGD.count_1[5] (cell and)
    output pin PCH_PWRGD.count_1[5]/OUT
    net        PCH_PWRGD.count_1[5]
    input  pin PCH_PWRGD.count_rst_9/I[0]
    instance   PCH_PWRGD.count_rst_9 (cell and)
    output pin PCH_PWRGD.count_rst_9/OUT
    net        PCH_PWRGD.count_rst_9
    input  pin PCH_PWRGD.count_fb_9/B[0]
    instance   PCH_PWRGD.count_fb_9 (cell mux)
    output pin PCH_PWRGD.count_fb_9/OUT[0]
    net        PCH_PWRGD.count_fb_9
    input  pin PCH_PWRGD.count_latmux_9/B[0]
    instance   PCH_PWRGD.count_latmux_9 (cell mux)
    output pin PCH_PWRGD.count_latmux_9/OUT[0]
    net        PCH_PWRGD.count[5]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:BN137:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1653398428> | Found combinational loop during mapping at net PCH_PWRGD.count[6]</font>
52) instance PCH_PWRGD.count_latmux_8 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[6] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[6]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[6]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[6]
    net        PCH_PWRGD.un2_count_1[6]
    input  pin PCH_PWRGD.count_rst_8/I[0]
    instance   PCH_PWRGD.count_rst_8 (cell and)
    output pin PCH_PWRGD.count_rst_8/OUT
    net        PCH_PWRGD.count_rst_8
    input  pin PCH_PWRGD.count_fb_8/B[0]
    instance   PCH_PWRGD.count_fb_8 (cell mux)
    output pin PCH_PWRGD.count_fb_8/OUT[0]
    net        PCH_PWRGD.count_fb_8
    input  pin PCH_PWRGD.count_latmux_8/B[0]
    instance   PCH_PWRGD.count_latmux_8 (cell mux)
    output pin PCH_PWRGD.count_latmux_8/OUT[0]
    net        PCH_PWRGD.count[6]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:BN137:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1653398428> | Found combinational loop during mapping at net PCH_PWRGD.count[7]</font>
53) instance PCH_PWRGD.count_latmux_7 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[7] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[7]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[7]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[7]
    net        PCH_PWRGD.un2_count_1[7]
    input  pin PCH_PWRGD.count_1[7]/I[1]
    instance   PCH_PWRGD.count_1[7] (cell and)
    output pin PCH_PWRGD.count_1[7]/OUT
    net        PCH_PWRGD.count_1[7]
    input  pin PCH_PWRGD.count_rst_7/I[0]
    instance   PCH_PWRGD.count_rst_7 (cell and)
    output pin PCH_PWRGD.count_rst_7/OUT
    net        PCH_PWRGD.count_rst_7
    input  pin PCH_PWRGD.count_fb_7/B[0]
    instance   PCH_PWRGD.count_fb_7 (cell mux)
    output pin PCH_PWRGD.count_fb_7/OUT[0]
    net        PCH_PWRGD.count_fb_7
    input  pin PCH_PWRGD.count_latmux_7/B[0]
    instance   PCH_PWRGD.count_latmux_7 (cell mux)
    output pin PCH_PWRGD.count_latmux_7/OUT[0]
    net        PCH_PWRGD.count[7]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:BN137:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1653398428> | Found combinational loop during mapping at net PCH_PWRGD.count[8]</font>
54) instance PCH_PWRGD.count_latmux_6 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[8] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[8]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[8]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[8]
    net        PCH_PWRGD.un2_count_1[8]
    input  pin PCH_PWRGD.count_1[8]/I[1]
    instance   PCH_PWRGD.count_1[8] (cell and)
    output pin PCH_PWRGD.count_1[8]/OUT
    net        PCH_PWRGD.count_1[8]
    input  pin PCH_PWRGD.count_rst_6/I[0]
    instance   PCH_PWRGD.count_rst_6 (cell and)
    output pin PCH_PWRGD.count_rst_6/OUT
    net        PCH_PWRGD.count_rst_6
    input  pin PCH_PWRGD.count_fb_6/B[0]
    instance   PCH_PWRGD.count_fb_6 (cell mux)
    output pin PCH_PWRGD.count_fb_6/OUT[0]
    net        PCH_PWRGD.count_fb_6
    input  pin PCH_PWRGD.count_latmux_6/B[0]
    instance   PCH_PWRGD.count_latmux_6 (cell mux)
    output pin PCH_PWRGD.count_latmux_6/OUT[0]
    net        PCH_PWRGD.count[8]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:BN137:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1653398428> | Found combinational loop during mapping at net PCH_PWRGD.count[9]</font>
55) instance PCH_PWRGD.count_latmux_5 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[9] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[9]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[9]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[9]
    net        PCH_PWRGD.un2_count_1[9]
    input  pin PCH_PWRGD.count_1[9]/I[1]
    instance   PCH_PWRGD.count_1[9] (cell and)
    output pin PCH_PWRGD.count_1[9]/OUT
    net        PCH_PWRGD.count_1[9]
    input  pin PCH_PWRGD.count_rst_5/I[0]
    instance   PCH_PWRGD.count_rst_5 (cell and)
    output pin PCH_PWRGD.count_rst_5/OUT
    net        PCH_PWRGD.count_rst_5
    input  pin PCH_PWRGD.count_fb_5/B[0]
    instance   PCH_PWRGD.count_fb_5 (cell mux)
    output pin PCH_PWRGD.count_fb_5/OUT[0]
    net        PCH_PWRGD.count_fb_5
    input  pin PCH_PWRGD.count_latmux_5/B[0]
    instance   PCH_PWRGD.count_latmux_5 (cell mux)
    output pin PCH_PWRGD.count_latmux_5/OUT[0]
    net        PCH_PWRGD.count[9]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:BN137:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1653398428> | Found combinational loop during mapping at net PCH_PWRGD.count[10]</font>
56) instance PCH_PWRGD.count_latmux_4 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[10] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[10]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[10]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[10]
    net        PCH_PWRGD.un2_count_1[10]
    input  pin PCH_PWRGD.count_rst_4/I[0]
    instance   PCH_PWRGD.count_rst_4 (cell and)
    output pin PCH_PWRGD.count_rst_4/OUT
    net        PCH_PWRGD.count_rst_4
    input  pin PCH_PWRGD.count_fb_4/B[0]
    instance   PCH_PWRGD.count_fb_4 (cell mux)
    output pin PCH_PWRGD.count_fb_4/OUT[0]
    net        PCH_PWRGD.count_fb_4
    input  pin PCH_PWRGD.count_latmux_4/B[0]
    instance   PCH_PWRGD.count_latmux_4 (cell mux)
    output pin PCH_PWRGD.count_latmux_4/OUT[0]
    net        PCH_PWRGD.count[10]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:BN137:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1653398428> | Found combinational loop during mapping at net PCH_PWRGD.count[11]</font>
57) instance PCH_PWRGD.count_latmux_3 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[11] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[11]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[11]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[11]
    net        PCH_PWRGD.un2_count_1[11]
    input  pin PCH_PWRGD.count_1[11]/I[1]
    instance   PCH_PWRGD.count_1[11] (cell and)
    output pin PCH_PWRGD.count_1[11]/OUT
    net        PCH_PWRGD.count_1[11]
    input  pin PCH_PWRGD.count_rst_3/I[0]
    instance   PCH_PWRGD.count_rst_3 (cell and)
    output pin PCH_PWRGD.count_rst_3/OUT
    net        PCH_PWRGD.count_rst_3
    input  pin PCH_PWRGD.count_fb_3/B[0]
    instance   PCH_PWRGD.count_fb_3 (cell mux)
    output pin PCH_PWRGD.count_fb_3/OUT[0]
    net        PCH_PWRGD.count_fb_3
    input  pin PCH_PWRGD.count_latmux_3/B[0]
    instance   PCH_PWRGD.count_latmux_3 (cell mux)
    output pin PCH_PWRGD.count_latmux_3/OUT[0]
    net        PCH_PWRGD.count[11]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:BN137:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1653398428> | Found combinational loop during mapping at net PCH_PWRGD.count[12]</font>
58) instance PCH_PWRGD.count_latmux_2 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[12] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[12]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[12]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[12]
    net        PCH_PWRGD.un2_count_1[12]
    input  pin PCH_PWRGD.count_rst_2/I[0]
    instance   PCH_PWRGD.count_rst_2 (cell and)
    output pin PCH_PWRGD.count_rst_2/OUT
    net        PCH_PWRGD.count_rst_2
    input  pin PCH_PWRGD.count_fb_2/B[0]
    instance   PCH_PWRGD.count_fb_2 (cell mux)
    output pin PCH_PWRGD.count_fb_2/OUT[0]
    net        PCH_PWRGD.count_fb_2
    input  pin PCH_PWRGD.count_latmux_2/B[0]
    instance   PCH_PWRGD.count_latmux_2 (cell mux)
    output pin PCH_PWRGD.count_latmux_2/OUT[0]
    net        PCH_PWRGD.count[12]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:BN137:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1653398428> | Found combinational loop during mapping at net PCH_PWRGD.count[13]</font>
59) instance PCH_PWRGD.count_latmux_1 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[13] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[13]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[13]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[13]
    net        PCH_PWRGD.un2_count_1[13]
    input  pin PCH_PWRGD.count_rst_1/I[0]
    instance   PCH_PWRGD.count_rst_1 (cell and)
    output pin PCH_PWRGD.count_rst_1/OUT
    net        PCH_PWRGD.count_rst_1
    input  pin PCH_PWRGD.count_fb_1/B[0]
    instance   PCH_PWRGD.count_fb_1 (cell mux)
    output pin PCH_PWRGD.count_fb_1/OUT[0]
    net        PCH_PWRGD.count_fb_1
    input  pin PCH_PWRGD.count_latmux_1/B[0]
    instance   PCH_PWRGD.count_latmux_1 (cell mux)
    output pin PCH_PWRGD.count_latmux_1/OUT[0]
    net        PCH_PWRGD.count[13]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:BN137:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1653398428> | Found combinational loop during mapping at net PCH_PWRGD.count[14]</font>
60) instance PCH_PWRGD.count_latmux_0 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[14] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[14]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[14]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[14]
    net        PCH_PWRGD.un2_count_1[14]
    input  pin PCH_PWRGD.count_rst_0/I[0]
    instance   PCH_PWRGD.count_rst_0 (cell and)
    output pin PCH_PWRGD.count_rst_0/OUT
    net        PCH_PWRGD.count_rst_0
    input  pin PCH_PWRGD.count_fb_0/B[0]
    instance   PCH_PWRGD.count_fb_0 (cell mux)
    output pin PCH_PWRGD.count_fb_0/OUT[0]
    net        PCH_PWRGD.count_fb_0
    input  pin PCH_PWRGD.count_latmux_0/B[0]
    instance   PCH_PWRGD.count_latmux_0 (cell mux)
    output pin PCH_PWRGD.count_latmux_0/OUT[0]
    net        PCH_PWRGD.count[14]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:BN137:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1653398428> | Found combinational loop during mapping at net PCH_PWRGD.count[15]</font>
61) instance PCH_PWRGD.count_latmux (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[15] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[15]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[15]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[15]
    net        PCH_PWRGD.un2_count_1[15]
    input  pin PCH_PWRGD.count_rst/I[0]
    instance   PCH_PWRGD.count_rst (cell and)
    output pin PCH_PWRGD.count_rst/OUT
    net        PCH_PWRGD.count_rst
    input  pin PCH_PWRGD.count_fb/B[0]
    instance   PCH_PWRGD.count_fb (cell mux)
    output pin PCH_PWRGD.count_fb/OUT[0]
    net        PCH_PWRGD.count_fb
    input  pin PCH_PWRGD.count_latmux/B[0]
    instance   PCH_PWRGD.count_latmux (cell mux)
    output pin PCH_PWRGD.count_latmux/OUT[0]
    net        PCH_PWRGD.count[15]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:BN137:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1653398428> | Found combinational loop during mapping at net PCH_PWRGD.curr_state_i_1[0]</font>
62) instance PCH_PWRGD.curr_state_i_0[0] (in view: work.TOP(bdf_type)), output net PCH_PWRGD.curr_state_i_1[0] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.curr_state_i_1[0]
    input  pin PCH_PWRGD.curr_state_7_1_0_.m6_0_a3/I[2]
    instance   PCH_PWRGD.curr_state_7_1_0_.m6_0_a3 (cell and)
    output pin PCH_PWRGD.curr_state_7_1_0_.m6_0_a3/OUT
    net        N_87
    input  pin PCH_PWRGD.curr_state_7_1_0_.m6_0/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m6_0 (cell or)
    output pin PCH_PWRGD.curr_state_7_1_0_.m6_0/OUT
    net        PCH_PWRGD.curr_state_7[1]
    input  pin PCH_PWRGD.curr_state_latmux_0/B[0]
    instance   PCH_PWRGD.curr_state_latmux_0 (cell mux)
    output pin PCH_PWRGD.curr_state_latmux_0/OUT[0]
    net        PCH_PWRGD.curr_state[1]
    input  pin PCH_PWRGD.curr_state_7_1_0_.m4_0_a3/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m4_0_a3 (cell and)
    output pin PCH_PWRGD.curr_state_7_1_0_.m4_0_a3/OUT
    net        N_86
    input  pin PCH_PWRGD.curr_state_7_1_0_.m4_0/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m4_0 (cell or)
    output pin PCH_PWRGD.curr_state_7_1_0_.m4_0/OUT
    net        PCH_PWRGD.curr_state_7[0]
    input  pin PCH_PWRGD.curr_state_latmux/B[0]
    instance   PCH_PWRGD.curr_state_latmux (cell mux)
    output pin PCH_PWRGD.curr_state_latmux/OUT[0]
    net        PCH_PWRGD.curr_state[0]
    input  pin PCH_PWRGD.curr_state_i_0[0]/I[0]
    instance   PCH_PWRGD.curr_state_i_0[0] (cell inv)
    output pin PCH_PWRGD.curr_state_i_0[0]/OUT[0]
    net        PCH_PWRGD.curr_state_i_1[0]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:BN137:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1653398428> | Found combinational loop during mapping at net N_121</font>
63) instance VPP_VDDQ.un1_curr_state11_2_i_a2_1 (in view: work.TOP(bdf_type)), output net N_121 (in view: work.TOP(bdf_type))
    net        N_121
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_o3_0/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m6_i_o3_0 (cell or)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_o3_0/OUT
    net        N_69
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m6_i (cell or)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i/OUT
    net        N_49
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.N_49_i/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.N_49_i (cell inv)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.N_49_i/OUT[0]
    net        N_49_i_0
    input  pin VPP_VDDQ.curr_state_2_latmux_0/B[0]
    instance   VPP_VDDQ.curr_state_2_latmux_0 (cell mux)
    output pin VPP_VDDQ.curr_state_2_latmux_0/OUT[0]
    net        VPP_VDDQ.curr_state_2[1]
    input  pin VPP_VDDQ.curr_state_2_i_1[1]/I[0]
    instance   VPP_VDDQ.curr_state_2_i_1[1] (cell inv)
    output pin VPP_VDDQ.curr_state_2_i_1[1]/OUT[0]
    net        VPP_VDDQ.curr_state_2_i_1[1]
    input  pin VPP_VDDQ.un1_curr_state11_2_i_a2_1/I[1]
    instance   VPP_VDDQ.un1_curr_state11_2_i_a2_1 (cell and)
    output pin VPP_VDDQ.un1_curr_state11_2_i_a2_1/OUT
    net        N_121
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:BN137:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1653398428> | Found combinational loop during mapping at net VPP_VDDQ.curr_state_2[0]</font>
64) instance VPP_VDDQ.curr_state_2_latmux (in view: work.TOP(bdf_type)), output net VPP_VDDQ.curr_state_2[0] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.curr_state_2[0]
    input  pin VPP_VDDQ.curr_state_2_i_0[0]/I[0]
    instance   VPP_VDDQ.curr_state_2_i_0[0] (cell inv)
    output pin VPP_VDDQ.curr_state_2_i_0[0]/OUT[0]
    net        VPP_VDDQ.curr_state_2_i_1[0]
    input  pin VPP_VDDQ.count_2_0_sqmuxa_0_a3_2/I[0]
    instance   VPP_VDDQ.count_2_0_sqmuxa_0_a3_2 (cell and)
    output pin VPP_VDDQ.count_2_0_sqmuxa_0_a3_2/OUT
    net        VPP_VDDQ.count_2_0_sqmuxa_2
    input  pin VPP_VDDQ.count_2_0_sqmuxa_0_a3/I[1]
    instance   VPP_VDDQ.count_2_0_sqmuxa_0_a3 (cell and)
    output pin VPP_VDDQ.count_2_0_sqmuxa_0_a3/OUT
    net        VPP_VDDQ.count_2_0_sqmuxa
    input  pin VPP_VDDQ.count_2_eena/I[0]
    instance   VPP_VDDQ.count_2_eena (cell or)
    output pin VPP_VDDQ.count_2_eena/OUT
    net        VPP_VDDQ.count_2_eena
    input  pin VPP_VDDQ.count_2_en/I[0]
    instance   VPP_VDDQ.count_2_en (cell and)
    output pin VPP_VDDQ.count_2_en/OUT
    net        VPP_VDDQ.count_2_en
    input  pin VPP_VDDQ.count_2_fb_7/SEL
    instance   VPP_VDDQ.count_2_fb_7 (cell mux)
    output pin VPP_VDDQ.count_2_fb_7/OUT[0]
    net        VPP_VDDQ.count_2_fb_7
    input  pin VPP_VDDQ.count_2_latmux_7/B[0]
    instance   VPP_VDDQ.count_2_latmux_7 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_7/OUT[0]
    net        VPP_VDDQ.count_2[1]
    input  pin VPP_VDDQ.count_2_i[1]/I[0]
    instance   VPP_VDDQ.count_2_i[1] (cell inv)
    output pin VPP_VDDQ.count_2_i[1]/OUT[0]
    net        VPP_VDDQ.count_2_i_2[1]
    input  pin VPP_VDDQ.count_2_1_i_a2_0[0]/I[0]
    instance   VPP_VDDQ.count_2_1_i_a2_0[0] (cell and)
    output pin VPP_VDDQ.count_2_1_i_a2_0[0]/OUT
    net        N_111
    input  pin VPP_VDDQ.count_2_1_i_a2[0]/I[0]
    instance   VPP_VDDQ.count_2_1_i_a2[0] (cell and)
    output pin VPP_VDDQ.count_2_1_i_a2[0]/OUT
    net        N_113
    input  pin VPP_VDDQ.N_1_i_i_i_a2/I[0]
    instance   VPP_VDDQ.N_1_i_i_i_a2 (cell and)
    output pin VPP_VDDQ.N_1_i_i_i_a2/OUT
    net        N_114
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_a2/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m6_i_a2 (cell and)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_a2/OUT
    net        N_116
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0_a3/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m4_0_a3 (cell and)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0_a3/OUT
    net        N_107
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m4_0 (cell or)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0/OUT
    net        VPP_VDDQ.curr_state_2_4[0]
    input  pin VPP_VDDQ.curr_state_2_latmux/B[0]
    instance   VPP_VDDQ.curr_state_2_latmux (cell mux)
    output pin VPP_VDDQ.curr_state_2_latmux/OUT[0]
    net        VPP_VDDQ.curr_state_2[0]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:120:4:120:20:@W:BN137:@XP_MSG">vpp_vddq.vhd(120)</a><!@TM:1653398428> | Found combinational loop during mapping at net VPP_VDDQ.curr_state_2_i_1[1]</font>
65) instance VPP_VDDQ.curr_state_2_i_1[1] (in view: work.TOP(bdf_type)), output net VPP_VDDQ.curr_state_2_i_1[1] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.curr_state_2_i_1[1]
    input  pin VPP_VDDQ.count_2_0_sqmuxa_0_a3_2/I[1]
    instance   VPP_VDDQ.count_2_0_sqmuxa_0_a3_2 (cell and)
    output pin VPP_VDDQ.count_2_0_sqmuxa_0_a3_2/OUT
    net        VPP_VDDQ.count_2_0_sqmuxa_2
    input  pin VPP_VDDQ.count_2_0_sqmuxa_0_a3/I[1]
    instance   VPP_VDDQ.count_2_0_sqmuxa_0_a3 (cell and)
    output pin VPP_VDDQ.count_2_0_sqmuxa_0_a3/OUT
    net        VPP_VDDQ.count_2_0_sqmuxa
    input  pin VPP_VDDQ.count_2_eena/I[0]
    instance   VPP_VDDQ.count_2_eena (cell or)
    output pin VPP_VDDQ.count_2_eena/OUT
    net        VPP_VDDQ.count_2_eena
    input  pin VPP_VDDQ.count_2_en/I[0]
    instance   VPP_VDDQ.count_2_en (cell and)
    output pin VPP_VDDQ.count_2_en/OUT
    net        VPP_VDDQ.count_2_en
    input  pin VPP_VDDQ.count_2_fb_7/SEL
    instance   VPP_VDDQ.count_2_fb_7 (cell mux)
    output pin VPP_VDDQ.count_2_fb_7/OUT[0]
    net        VPP_VDDQ.count_2_fb_7
    input  pin VPP_VDDQ.count_2_latmux_7/B[0]
    instance   VPP_VDDQ.count_2_latmux_7 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_7/OUT[0]
    net        VPP_VDDQ.count_2[1]
    input  pin VPP_VDDQ.count_2_i[1]/I[0]
    instance   VPP_VDDQ.count_2_i[1] (cell inv)
    output pin VPP_VDDQ.count_2_i[1]/OUT[0]
    net        VPP_VDDQ.count_2_i_2[1]
    input  pin VPP_VDDQ.count_2_1_i_a2_0[0]/I[0]
    instance   VPP_VDDQ.count_2_1_i_a2_0[0] (cell and)
    output pin VPP_VDDQ.count_2_1_i_a2_0[0]/OUT
    net        N_111
    input  pin VPP_VDDQ.count_2_1_i_a2[0]/I[0]
    instance   VPP_VDDQ.count_2_1_i_a2[0] (cell and)
    output pin VPP_VDDQ.count_2_1_i_a2[0]/OUT
    net        N_113
    input  pin VPP_VDDQ.N_1_i_i_i_a2/I[0]
    instance   VPP_VDDQ.N_1_i_i_i_a2 (cell and)
    output pin VPP_VDDQ.N_1_i_i_i_a2/OUT
    net        N_114
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_a2/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m6_i_a2 (cell and)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_a2/OUT
    net        N_116
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0_a3/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m4_0_a3 (cell and)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0_a3/OUT
    net        N_107
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m4_0 (cell or)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0/OUT
    net        VPP_VDDQ.curr_state_2_4[0]
    input  pin VPP_VDDQ.curr_state_2_latmux/B[0]
    instance   VPP_VDDQ.curr_state_2_latmux (cell mux)
    output pin VPP_VDDQ.curr_state_2_latmux/OUT[0]
    net        VPP_VDDQ.curr_state_2[0]
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_o3_0/I[1]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m6_i_o3_0 (cell or)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_o3_0/OUT
    net        N_69
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m6_i (cell or)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i/OUT
    net        N_49
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.N_49_i/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.N_49_i (cell inv)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.N_49_i/OUT[0]
    net        N_49_i_0
    input  pin VPP_VDDQ.curr_state_2_latmux_0/B[0]
    instance   VPP_VDDQ.curr_state_2_latmux_0 (cell mux)
    output pin VPP_VDDQ.curr_state_2_latmux_0/OUT[0]
    net        VPP_VDDQ.curr_state_2[1]
    input  pin VPP_VDDQ.curr_state_2_i_1[1]/I[0]
    instance   VPP_VDDQ.curr_state_2_i_1[1] (cell inv)
    output pin VPP_VDDQ.curr_state_2_i_1[1]/OUT[0]
    net        VPP_VDDQ.curr_state_2_i_1[1]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:99:3:99:7:@W:BN137:@XP_MSG">vpp_vddq.vhd(99)</a><!@TM:1653398428> | Found combinational loop during mapping at net N_69</font>
66) instance VPP_VDDQ.curr_state_2_4_1_0_.m6_i_o3_0 (in view: work.TOP(bdf_type)), output net N_69 (in view: work.TOP(bdf_type))
    net        N_69
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.N_69_i/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.N_69_i (cell inv)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.N_69_i/OUT[0]
    net        N_69_i
    input  pin VPP_VDDQ.count_2_eena/I[1]
    instance   VPP_VDDQ.count_2_eena (cell or)
    output pin VPP_VDDQ.count_2_eena/OUT
    net        VPP_VDDQ.count_2_eena
    input  pin VPP_VDDQ.count_2_en/I[0]
    instance   VPP_VDDQ.count_2_en (cell and)
    output pin VPP_VDDQ.count_2_en/OUT
    net        VPP_VDDQ.count_2_en
    input  pin VPP_VDDQ.count_2_fb_7/SEL
    instance   VPP_VDDQ.count_2_fb_7 (cell mux)
    output pin VPP_VDDQ.count_2_fb_7/OUT[0]
    net        VPP_VDDQ.count_2_fb_7
    input  pin VPP_VDDQ.count_2_latmux_7/B[0]
    instance   VPP_VDDQ.count_2_latmux_7 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_7/OUT[0]
    net        VPP_VDDQ.count_2[1]
    input  pin VPP_VDDQ.count_2_i[1]/I[0]
    instance   VPP_VDDQ.count_2_i[1] (cell inv)
    output pin VPP_VDDQ.count_2_i[1]/OUT[0]
    net        VPP_VDDQ.count_2_i_2[1]
    input  pin VPP_VDDQ.count_2_1_i_a2_0[0]/I[0]
    instance   VPP_VDDQ.count_2_1_i_a2_0[0] (cell and)
    output pin VPP_VDDQ.count_2_1_i_a2_0[0]/OUT
    net        N_111
    input  pin VPP_VDDQ.count_2_1_i_a2[0]/I[0]
    instance   VPP_VDDQ.count_2_1_i_a2[0] (cell and)
    output pin VPP_VDDQ.count_2_1_i_a2[0]/OUT
    net        N_113
    input  pin VPP_VDDQ.N_1_i_i_i_a2/I[0]
    instance   VPP_VDDQ.N_1_i_i_i_a2 (cell and)
    output pin VPP_VDDQ.N_1_i_i_i_a2/OUT
    net        N_114
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_a2/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m6_i_a2 (cell and)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_a2/OUT
    net        N_116
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0_a3/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m4_0_a3 (cell and)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0_a3/OUT
    net        N_107
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m4_0 (cell or)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0/OUT
    net        VPP_VDDQ.curr_state_2_4[0]
    input  pin VPP_VDDQ.curr_state_2_latmux/B[0]
    instance   VPP_VDDQ.curr_state_2_latmux (cell mux)
    output pin VPP_VDDQ.curr_state_2_latmux/OUT[0]
    net        VPP_VDDQ.curr_state_2[0]
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_o3_0/I[1]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m6_i_o3_0 (cell or)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_o3_0/OUT
    net        N_69
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:BN137:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1653398428> | Found combinational loop during mapping at net N_113</font>
67) instance VPP_VDDQ.count_2_1_i_a2[0] (in view: work.TOP(bdf_type)), output net N_113 (in view: work.TOP(bdf_type))
    net        N_113
    input  pin VPP_VDDQ.count_2_1_i[0]/I[0]
    instance   VPP_VDDQ.count_2_1_i[0] (cell or)
    output pin VPP_VDDQ.count_2_1_i[0]/OUT
    net        N_51
    input  pin VPP_VDDQ.N_51_i/I[0]
    instance   VPP_VDDQ.N_51_i (cell inv)
    output pin VPP_VDDQ.N_51_i/OUT[0]
    net        N_51_i_0
    input  pin VPP_VDDQ.count_2_rst_8/I[0]
    instance   VPP_VDDQ.count_2_rst_8 (cell and)
    output pin VPP_VDDQ.count_2_rst_8/OUT
    net        VPP_VDDQ.count_2_rst_8
    input  pin VPP_VDDQ.count_2_fb_8/B[0]
    instance   VPP_VDDQ.count_2_fb_8 (cell mux)
    output pin VPP_VDDQ.count_2_fb_8/OUT[0]
    net        VPP_VDDQ.count_2_fb_8
    input  pin VPP_VDDQ.count_2_latmux_8/B[0]
    instance   VPP_VDDQ.count_2_latmux_8 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_8/OUT[0]
    net        VPP_VDDQ.count_2[0]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[0]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[1]
    net        VPP_VDDQ.un1_count_2_1[1]
    input  pin VPP_VDDQ.count_2_rst_7/I[0]
    instance   VPP_VDDQ.count_2_rst_7 (cell and)
    output pin VPP_VDDQ.count_2_rst_7/OUT
    net        VPP_VDDQ.count_2_rst_7
    input  pin VPP_VDDQ.count_2_fb_7/B[0]
    instance   VPP_VDDQ.count_2_fb_7 (cell mux)
    output pin VPP_VDDQ.count_2_fb_7/OUT[0]
    net        VPP_VDDQ.count_2_fb_7
    input  pin VPP_VDDQ.count_2_latmux_7/B[0]
    instance   VPP_VDDQ.count_2_latmux_7 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_7/OUT[0]
    net        VPP_VDDQ.count_2[1]
    input  pin VPP_VDDQ.count_2_i[1]/I[0]
    instance   VPP_VDDQ.count_2_i[1] (cell inv)
    output pin VPP_VDDQ.count_2_i[1]/OUT[0]
    net        VPP_VDDQ.count_2_i_2[1]
    input  pin VPP_VDDQ.count_2_1_i_a2_0[0]/I[0]
    instance   VPP_VDDQ.count_2_1_i_a2_0[0] (cell and)
    output pin VPP_VDDQ.count_2_1_i_a2_0[0]/OUT
    net        N_111
    input  pin VPP_VDDQ.count_2_1_i_a2[0]/I[0]
    instance   VPP_VDDQ.count_2_1_i_a2[0] (cell and)
    output pin VPP_VDDQ.count_2_1_i_a2[0]/OUT
    net        N_113
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:BN137:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1653398428> | Found combinational loop during mapping at net VPP_VDDQ.count_2[0]</font>
68) instance VPP_VDDQ.count_2_latmux_8 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[0] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[0]
    input  pin VPP_VDDQ.count_2_1_i[0]/I[1]
    instance   VPP_VDDQ.count_2_1_i[0] (cell or)
    output pin VPP_VDDQ.count_2_1_i[0]/OUT
    net        N_51
    input  pin VPP_VDDQ.N_51_i/I[0]
    instance   VPP_VDDQ.N_51_i (cell inv)
    output pin VPP_VDDQ.N_51_i/OUT[0]
    net        N_51_i_0
    input  pin VPP_VDDQ.count_2_rst_8/I[0]
    instance   VPP_VDDQ.count_2_rst_8 (cell and)
    output pin VPP_VDDQ.count_2_rst_8/OUT
    net        VPP_VDDQ.count_2_rst_8
    input  pin VPP_VDDQ.count_2_fb_8/B[0]
    instance   VPP_VDDQ.count_2_fb_8 (cell mux)
    output pin VPP_VDDQ.count_2_fb_8/OUT[0]
    net        VPP_VDDQ.count_2_fb_8
    input  pin VPP_VDDQ.count_2_latmux_8/B[0]
    instance   VPP_VDDQ.count_2_latmux_8 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_8/OUT[0]
    net        VPP_VDDQ.count_2[0]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:BN137:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1653398428> | Found combinational loop during mapping at net VPP_VDDQ.count_2[1]</font>
69) instance VPP_VDDQ.count_2_latmux_7 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[1] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[1]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[1]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[1]
    net        VPP_VDDQ.un1_count_2_1[1]
    input  pin VPP_VDDQ.count_2_rst_7/I[0]
    instance   VPP_VDDQ.count_2_rst_7 (cell and)
    output pin VPP_VDDQ.count_2_rst_7/OUT
    net        VPP_VDDQ.count_2_rst_7
    input  pin VPP_VDDQ.count_2_fb_7/B[0]
    instance   VPP_VDDQ.count_2_fb_7 (cell mux)
    output pin VPP_VDDQ.count_2_fb_7/OUT[0]
    net        VPP_VDDQ.count_2_fb_7
    input  pin VPP_VDDQ.count_2_latmux_7/B[0]
    instance   VPP_VDDQ.count_2_latmux_7 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_7/OUT[0]
    net        VPP_VDDQ.count_2[1]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:99:3:99:7:@W:BN137:@XP_MSG">vpp_vddq.vhd(99)</a><!@TM:1653398428> | Found combinational loop during mapping at net N_114</font>
70) instance VPP_VDDQ.N_1_i_i_i_a2 (in view: work.TOP(bdf_type)), output net N_114 (in view: work.TOP(bdf_type))
    net        N_114
    input  pin VPP_VDDQ.N_114_i/I[0]
    instance   VPP_VDDQ.N_114_i (cell inv)
    output pin VPP_VDDQ.N_114_i/OUT[0]
    net        N_114_i_0
    input  pin VPP_VDDQ.count_2_1[2]/I[0]
    instance   VPP_VDDQ.count_2_1[2] (cell and)
    output pin VPP_VDDQ.count_2_1[2]/OUT
    net        VPP_VDDQ.count_2_1[2]
    input  pin VPP_VDDQ.count_2_rst_6/I[0]
    instance   VPP_VDDQ.count_2_rst_6 (cell and)
    output pin VPP_VDDQ.count_2_rst_6/OUT
    net        VPP_VDDQ.count_2_rst_6
    input  pin VPP_VDDQ.count_2_fb_6/B[0]
    instance   VPP_VDDQ.count_2_fb_6 (cell mux)
    output pin VPP_VDDQ.count_2_fb_6/OUT[0]
    net        VPP_VDDQ.count_2_fb_6
    input  pin VPP_VDDQ.count_2_latmux_6/B[0]
    instance   VPP_VDDQ.count_2_latmux_6 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_6/OUT[0]
    net        VPP_VDDQ.count_2[2]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[2]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[4]
    net        VPP_VDDQ.un1_count_2_1[4]
    input  pin VPP_VDDQ.count_2_rst_4/I[0]
    instance   VPP_VDDQ.count_2_rst_4 (cell and)
    output pin VPP_VDDQ.count_2_rst_4/OUT
    net        VPP_VDDQ.count_2_rst_4
    input  pin VPP_VDDQ.count_2_fb_4/B[0]
    instance   VPP_VDDQ.count_2_fb_4 (cell mux)
    output pin VPP_VDDQ.count_2_fb_4/OUT[0]
    net        VPP_VDDQ.count_2_fb_4
    input  pin VPP_VDDQ.count_2_latmux_4/B[0]
    instance   VPP_VDDQ.count_2_latmux_4 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_4/OUT[0]
    net        VPP_VDDQ.count_2[4]
    input  pin VPP_VDDQ.count_2_i[4]/I[0]
    instance   VPP_VDDQ.count_2_i[4] (cell inv)
    output pin VPP_VDDQ.count_2_i[4]/OUT[0]
    net        VPP_VDDQ.count_2_i_2[4]
    input  pin VPP_VDDQ.un29_clk_100khz_4/I[0]
    instance   VPP_VDDQ.un29_clk_100khz_4 (cell and)
    output pin VPP_VDDQ.un29_clk_100khz_4/OUT
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i_4
    input  pin VPP_VDDQ.count_2_1_i_a2_0[0]/I[1]
    instance   VPP_VDDQ.count_2_1_i_a2_0[0] (cell and)
    output pin VPP_VDDQ.count_2_1_i_a2_0[0]/OUT
    net        N_111
    input  pin VPP_VDDQ.count_2_1_i_a2[0]/I[0]
    instance   VPP_VDDQ.count_2_1_i_a2[0] (cell and)
    output pin VPP_VDDQ.count_2_1_i_a2[0]/OUT
    net        N_113
    input  pin VPP_VDDQ.N_1_i_i_i_a2/I[0]
    instance   VPP_VDDQ.N_1_i_i_i_a2 (cell and)
    output pin VPP_VDDQ.N_1_i_i_i_a2/OUT
    net        N_114
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:BN137:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1653398428> | Found combinational loop during mapping at net VPP_VDDQ.count_2[2]</font>
71) instance VPP_VDDQ.count_2_latmux_6 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[2] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[2]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[2]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[2]
    net        VPP_VDDQ.un1_count_2_1[2]
    input  pin VPP_VDDQ.count_2_1[2]/I[1]
    instance   VPP_VDDQ.count_2_1[2] (cell and)
    output pin VPP_VDDQ.count_2_1[2]/OUT
    net        VPP_VDDQ.count_2_1[2]
    input  pin VPP_VDDQ.count_2_rst_6/I[0]
    instance   VPP_VDDQ.count_2_rst_6 (cell and)
    output pin VPP_VDDQ.count_2_rst_6/OUT
    net        VPP_VDDQ.count_2_rst_6
    input  pin VPP_VDDQ.count_2_fb_6/B[0]
    instance   VPP_VDDQ.count_2_fb_6 (cell mux)
    output pin VPP_VDDQ.count_2_fb_6/OUT[0]
    net        VPP_VDDQ.count_2_fb_6
    input  pin VPP_VDDQ.count_2_latmux_6/B[0]
    instance   VPP_VDDQ.count_2_latmux_6 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_6/OUT[0]
    net        VPP_VDDQ.count_2[2]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:BN137:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1653398428> | Found combinational loop during mapping at net VPP_VDDQ.count_2[3]</font>
72) instance VPP_VDDQ.count_2_latmux_5 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[3] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[3]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[3]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[3]
    net        VPP_VDDQ.un1_count_2_1[3]
    input  pin VPP_VDDQ.count_2_1[3]/I[1]
    instance   VPP_VDDQ.count_2_1[3] (cell and)
    output pin VPP_VDDQ.count_2_1[3]/OUT
    net        VPP_VDDQ.count_2_1[3]
    input  pin VPP_VDDQ.count_2_rst_5/I[0]
    instance   VPP_VDDQ.count_2_rst_5 (cell and)
    output pin VPP_VDDQ.count_2_rst_5/OUT
    net        VPP_VDDQ.count_2_rst_5
    input  pin VPP_VDDQ.count_2_fb_5/B[0]
    instance   VPP_VDDQ.count_2_fb_5 (cell mux)
    output pin VPP_VDDQ.count_2_fb_5/OUT[0]
    net        VPP_VDDQ.count_2_fb_5
    input  pin VPP_VDDQ.count_2_latmux_5/B[0]
    instance   VPP_VDDQ.count_2_latmux_5 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_5/OUT[0]
    net        VPP_VDDQ.count_2[3]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:BN137:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1653398428> | Found combinational loop during mapping at net VPP_VDDQ.count_2[4]</font>
73) instance VPP_VDDQ.count_2_latmux_4 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[4] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[4]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[4]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[4]
    net        VPP_VDDQ.un1_count_2_1[4]
    input  pin VPP_VDDQ.count_2_rst_4/I[0]
    instance   VPP_VDDQ.count_2_rst_4 (cell and)
    output pin VPP_VDDQ.count_2_rst_4/OUT
    net        VPP_VDDQ.count_2_rst_4
    input  pin VPP_VDDQ.count_2_fb_4/B[0]
    instance   VPP_VDDQ.count_2_fb_4 (cell mux)
    output pin VPP_VDDQ.count_2_fb_4/OUT[0]
    net        VPP_VDDQ.count_2_fb_4
    input  pin VPP_VDDQ.count_2_latmux_4/B[0]
    instance   VPP_VDDQ.count_2_latmux_4 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_4/OUT[0]
    net        VPP_VDDQ.count_2[4]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:BN137:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1653398428> | Found combinational loop during mapping at net VPP_VDDQ.count_2[5]</font>
74) instance VPP_VDDQ.count_2_latmux_3 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[5] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[5]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[5]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[5]
    net        VPP_VDDQ.un1_count_2_1[5]
    input  pin VPP_VDDQ.count_2_1[5]/I[1]
    instance   VPP_VDDQ.count_2_1[5] (cell and)
    output pin VPP_VDDQ.count_2_1[5]/OUT
    net        VPP_VDDQ.count_2_1[5]
    input  pin VPP_VDDQ.count_2_rst_3/I[0]
    instance   VPP_VDDQ.count_2_rst_3 (cell and)
    output pin VPP_VDDQ.count_2_rst_3/OUT
    net        VPP_VDDQ.count_2_rst_3
    input  pin VPP_VDDQ.count_2_fb_3/B[0]
    instance   VPP_VDDQ.count_2_fb_3 (cell mux)
    output pin VPP_VDDQ.count_2_fb_3/OUT[0]
    net        VPP_VDDQ.count_2_fb_3
    input  pin VPP_VDDQ.count_2_latmux_3/B[0]
    instance   VPP_VDDQ.count_2_latmux_3 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_3/OUT[0]
    net        VPP_VDDQ.count_2[5]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:BN137:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1653398428> | Found combinational loop during mapping at net VPP_VDDQ.count_2[6]</font>
75) instance VPP_VDDQ.count_2_latmux_2 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[6] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[6]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[6]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[6]
    net        VPP_VDDQ.un1_count_2_1[6]
    input  pin VPP_VDDQ.count_2_rst_2/I[0]
    instance   VPP_VDDQ.count_2_rst_2 (cell and)
    output pin VPP_VDDQ.count_2_rst_2/OUT
    net        VPP_VDDQ.count_2_rst_2
    input  pin VPP_VDDQ.count_2_fb_2/B[0]
    instance   VPP_VDDQ.count_2_fb_2 (cell mux)
    output pin VPP_VDDQ.count_2_fb_2/OUT[0]
    net        VPP_VDDQ.count_2_fb_2
    input  pin VPP_VDDQ.count_2_latmux_2/B[0]
    instance   VPP_VDDQ.count_2_latmux_2 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_2/OUT[0]
    net        VPP_VDDQ.count_2[6]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:BN137:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1653398428> | Found combinational loop during mapping at net VPP_VDDQ.count_2[7]</font>
76) instance VPP_VDDQ.count_2_latmux_1 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[7] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[7]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[7]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[7]
    net        VPP_VDDQ.un1_count_2_1[7]
    input  pin VPP_VDDQ.count_2_rst_1/I[0]
    instance   VPP_VDDQ.count_2_rst_1 (cell and)
    output pin VPP_VDDQ.count_2_rst_1/OUT
    net        VPP_VDDQ.count_2_rst_1
    input  pin VPP_VDDQ.count_2_fb_1/B[0]
    instance   VPP_VDDQ.count_2_fb_1 (cell mux)
    output pin VPP_VDDQ.count_2_fb_1/OUT[0]
    net        VPP_VDDQ.count_2_fb_1
    input  pin VPP_VDDQ.count_2_latmux_1/B[0]
    instance   VPP_VDDQ.count_2_latmux_1 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_1/OUT[0]
    net        VPP_VDDQ.count_2[7]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:BN137:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1653398428> | Found combinational loop during mapping at net VPP_VDDQ.count_2[8]</font>
77) instance VPP_VDDQ.count_2_latmux_0 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[8] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[8]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[8]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[8]
    net        VPP_VDDQ.un1_count_2_1[8]
    input  pin VPP_VDDQ.count_2_1[8]/I[1]
    instance   VPP_VDDQ.count_2_1[8] (cell and)
    output pin VPP_VDDQ.count_2_1[8]/OUT
    net        VPP_VDDQ.count_2_1[8]
    input  pin VPP_VDDQ.count_2_rst_0/I[0]
    instance   VPP_VDDQ.count_2_rst_0 (cell and)
    output pin VPP_VDDQ.count_2_rst_0/OUT
    net        VPP_VDDQ.count_2_rst_0
    input  pin VPP_VDDQ.count_2_fb_0/B[0]
    instance   VPP_VDDQ.count_2_fb_0 (cell mux)
    output pin VPP_VDDQ.count_2_fb_0/OUT[0]
    net        VPP_VDDQ.count_2_fb_0
    input  pin VPP_VDDQ.count_2_latmux_0/B[0]
    instance   VPP_VDDQ.count_2_latmux_0 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_0/OUT[0]
    net        VPP_VDDQ.count_2[8]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:BN137:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1653398428> | Found combinational loop during mapping at net VPP_VDDQ.count_2[9]</font>
78) instance VPP_VDDQ.count_2_latmux (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[9] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[9]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[9]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[9]
    net        VPP_VDDQ.un1_count_2_1[9]
    input  pin VPP_VDDQ.count_2_rst/I[0]
    instance   VPP_VDDQ.count_2_rst (cell and)
    output pin VPP_VDDQ.count_2_rst/OUT
    net        VPP_VDDQ.count_2_rst
    input  pin VPP_VDDQ.count_2_fb/B[0]
    instance   VPP_VDDQ.count_2_fb (cell mux)
    output pin VPP_VDDQ.count_2_fb/OUT[0]
    net        VPP_VDDQ.count_2_fb
    input  pin VPP_VDDQ.count_2_latmux/B[0]
    instance   VPP_VDDQ.count_2_latmux (cell mux)
    output pin VPP_VDDQ.count_2_latmux/OUT[0]
    net        VPP_VDDQ.count_2[9]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:BN137:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1653398428> | Found combinational loop during mapping at net VPP_VDDQ.count_2[10]</font>
79) instance VPP_VDDQ.count_2_latmux_14 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[10] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[10]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[10]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[10]
    net        VPP_VDDQ.un1_count_2_1[10]
    input  pin VPP_VDDQ.count_2_rst_14/I[0]
    instance   VPP_VDDQ.count_2_rst_14 (cell and)
    output pin VPP_VDDQ.count_2_rst_14/OUT
    net        VPP_VDDQ.count_2_rst_14
    input  pin VPP_VDDQ.count_2_fb_14/B[0]
    instance   VPP_VDDQ.count_2_fb_14 (cell mux)
    output pin VPP_VDDQ.count_2_fb_14/OUT[0]
    net        VPP_VDDQ.count_2_fb_14
    input  pin VPP_VDDQ.count_2_latmux_14/B[0]
    instance   VPP_VDDQ.count_2_latmux_14 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_14/OUT[0]
    net        VPP_VDDQ.count_2[10]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:BN137:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1653398428> | Found combinational loop during mapping at net VPP_VDDQ.count_2[11]</font>
80) instance VPP_VDDQ.count_2_latmux_13 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[11] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[11]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[11]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[11]
    net        VPP_VDDQ.un1_count_2_1[11]
    input  pin VPP_VDDQ.count_2_rst_13/I[0]
    instance   VPP_VDDQ.count_2_rst_13 (cell and)
    output pin VPP_VDDQ.count_2_rst_13/OUT
    net        VPP_VDDQ.count_2_rst_13
    input  pin VPP_VDDQ.count_2_fb_13/B[0]
    instance   VPP_VDDQ.count_2_fb_13 (cell mux)
    output pin VPP_VDDQ.count_2_fb_13/OUT[0]
    net        VPP_VDDQ.count_2_fb_13
    input  pin VPP_VDDQ.count_2_latmux_13/B[0]
    instance   VPP_VDDQ.count_2_latmux_13 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_13/OUT[0]
    net        VPP_VDDQ.count_2[11]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:BN137:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1653398428> | Found combinational loop during mapping at net VPP_VDDQ.count_2[12]</font>
81) instance VPP_VDDQ.count_2_latmux_12 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[12] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[12]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[12]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[12]
    net        VPP_VDDQ.un1_count_2_1[12]
    input  pin VPP_VDDQ.count_2_rst_12/I[0]
    instance   VPP_VDDQ.count_2_rst_12 (cell and)
    output pin VPP_VDDQ.count_2_rst_12/OUT
    net        VPP_VDDQ.count_2_rst_12
    input  pin VPP_VDDQ.count_2_fb_12/B[0]
    instance   VPP_VDDQ.count_2_fb_12 (cell mux)
    output pin VPP_VDDQ.count_2_fb_12/OUT[0]
    net        VPP_VDDQ.count_2_fb_12
    input  pin VPP_VDDQ.count_2_latmux_12/B[0]
    instance   VPP_VDDQ.count_2_latmux_12 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_12/OUT[0]
    net        VPP_VDDQ.count_2[12]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:BN137:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1653398428> | Found combinational loop during mapping at net VPP_VDDQ.count_2[13]</font>
82) instance VPP_VDDQ.count_2_latmux_11 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[13] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[13]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[13]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[13]
    net        VPP_VDDQ.un1_count_2_1[13]
    input  pin VPP_VDDQ.count_2_rst_11/I[0]
    instance   VPP_VDDQ.count_2_rst_11 (cell and)
    output pin VPP_VDDQ.count_2_rst_11/OUT
    net        VPP_VDDQ.count_2_rst_11
    input  pin VPP_VDDQ.count_2_fb_11/B[0]
    instance   VPP_VDDQ.count_2_fb_11 (cell mux)
    output pin VPP_VDDQ.count_2_fb_11/OUT[0]
    net        VPP_VDDQ.count_2_fb_11
    input  pin VPP_VDDQ.count_2_latmux_11/B[0]
    instance   VPP_VDDQ.count_2_latmux_11 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_11/OUT[0]
    net        VPP_VDDQ.count_2[13]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:BN137:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1653398428> | Found combinational loop during mapping at net VPP_VDDQ.count_2[14]</font>
83) instance VPP_VDDQ.count_2_latmux_10 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[14] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[14]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[14]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[14]
    net        VPP_VDDQ.un1_count_2_1[14]
    input  pin VPP_VDDQ.count_2_rst_10/I[0]
    instance   VPP_VDDQ.count_2_rst_10 (cell and)
    output pin VPP_VDDQ.count_2_rst_10/OUT
    net        VPP_VDDQ.count_2_rst_10
    input  pin VPP_VDDQ.count_2_fb_10/B[0]
    instance   VPP_VDDQ.count_2_fb_10 (cell mux)
    output pin VPP_VDDQ.count_2_fb_10/OUT[0]
    net        VPP_VDDQ.count_2_fb_10
    input  pin VPP_VDDQ.count_2_latmux_10/B[0]
    instance   VPP_VDDQ.count_2_latmux_10 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_10/OUT[0]
    net        VPP_VDDQ.count_2[14]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:BN137:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1653398428> | Found combinational loop during mapping at net VPP_VDDQ.count_2[15]</font>
84) instance VPP_VDDQ.count_2_latmux_9 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[15] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[15]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[15]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[15]
    net        VPP_VDDQ.un1_count_2_1[15]
    input  pin VPP_VDDQ.count_2_rst_9/I[0]
    instance   VPP_VDDQ.count_2_rst_9 (cell and)
    output pin VPP_VDDQ.count_2_rst_9/OUT
    net        VPP_VDDQ.count_2_rst_9
    input  pin VPP_VDDQ.count_2_fb_9/B[0]
    instance   VPP_VDDQ.count_2_fb_9 (cell mux)
    output pin VPP_VDDQ.count_2_fb_9/OUT[0]
    net        VPP_VDDQ.count_2_fb_9
    input  pin VPP_VDDQ.count_2_latmux_9/B[0]
    instance   VPP_VDDQ.count_2_latmux_9 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_9/OUT[0]
    net        VPP_VDDQ.count_2[15]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:BN137:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1653398428> | Found combinational loop during mapping at net VPP_VDDQ.curr_state_2[1]</font>
85) instance VPP_VDDQ.curr_state_2_latmux_0 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.curr_state_2[1] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.curr_state_2[1]
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_a2/I[1]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m6_i_a2 (cell and)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_a2/OUT
    net        N_116
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0_a3/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m4_0_a3 (cell and)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0_a3/OUT
    net        N_107
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m4_0 (cell or)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0/OUT
    net        VPP_VDDQ.curr_state_2_4[0]
    input  pin VPP_VDDQ.curr_state_2_latmux/B[0]
    instance   VPP_VDDQ.curr_state_2_latmux (cell mux)
    output pin VPP_VDDQ.curr_state_2_latmux/OUT[0]
    net        VPP_VDDQ.curr_state_2[0]
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_o3_0/I[1]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m6_i_o3_0 (cell or)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_o3_0/OUT
    net        N_69
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m6_i (cell or)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i/OUT
    net        N_49
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.N_49_i/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.N_49_i (cell inv)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.N_49_i/OUT[0]
    net        N_49_i_0
    input  pin VPP_VDDQ.curr_state_2_latmux_0/B[0]
    instance   VPP_VDDQ.curr_state_2_latmux_0 (cell mux)
    output pin VPP_VDDQ.curr_state_2_latmux_0/OUT[0]
    net        VPP_VDDQ.curr_state_2[1]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:25:3:25:7:@W:BN137:@XP_MSG">hda_strap.vhd(25)</a><!@TM:1653398428> | Found combinational loop during mapping at net HDA_STRAP.HDA_SDO_ATP_3_0</font>
86) instance HDA_STRAP.HDA_SDO_ATP_3_0_0_a3 (in view: work.TOP(bdf_type)), output net HDA_STRAP.HDA_SDO_ATP_3_0 (in view: work.TOP(bdf_type))
    net        HDA_STRAP.HDA_SDO_ATP_3_0
    input  pin HDA_STRAP.curr_state_13_2_0_.m11_0/I[0]
    instance   HDA_STRAP.curr_state_13_2_0_.m11_0 (cell or)
    output pin HDA_STRAP.curr_state_13_2_0_.m11_0/OUT
    net        HDA_STRAP.curr_state_13_2_0_.i4_mux
    input  pin HDA_STRAP.curr_state_13_2_0_.i4_mux_i/I[0]
    instance   HDA_STRAP.curr_state_13_2_0_.i4_mux_i (cell inv)
    output pin HDA_STRAP.curr_state_13_2_0_.i4_mux_i/OUT[0]
    net        HDA_STRAP.curr_state_latmux
    input  pin HDA_STRAP.curr_state_latmux/B[0]
    instance   HDA_STRAP.curr_state_latmux (cell mux)
    output pin HDA_STRAP.curr_state_latmux/OUT[0]
    net        HDA_STRAP.curr_state[2]
    input  pin HDA_STRAP.curr_state_i[2]/I[0]
    instance   HDA_STRAP.curr_state_i[2] (cell inv)
    output pin HDA_STRAP.curr_state_i[2]/OUT[0]
    net        HDA_STRAP.curr_state_i_1[2]
    input  pin HDA_STRAP.HDA_SDO_ATP_3_0_0_a3/I[0]
    instance   HDA_STRAP.HDA_SDO_ATP_3_0_0_a3 (cell and)
    output pin HDA_STRAP.HDA_SDO_ATP_3_0_0_a3/OUT
    net        HDA_STRAP.HDA_SDO_ATP_3_0
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:BN137:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1653398428> | Found combinational loop during mapping at net HDA_STRAP.curr_state[0]</font>
87) instance HDA_STRAP.curr_state_latmux_0 (in view: work.TOP(bdf_type)), output net HDA_STRAP.curr_state[0] (in view: work.TOP(bdf_type))
    net        HDA_STRAP.curr_state[0]
    input  pin HDA_STRAP.curr_state_13_2_0_.m6_i_x2/I[0]
    instance   HDA_STRAP.curr_state_13_2_0_.m6_i_x2 (cell xor)
    output pin HDA_STRAP.curr_state_13_2_0_.m6_i_x2/OUT
    net        N_71_i
    input  pin HDA_STRAP.curr_state_13_2_0_.N_71_i_i/I[0]
    instance   HDA_STRAP.curr_state_13_2_0_.N_71_i_i (cell inv)
    output pin HDA_STRAP.curr_state_13_2_0_.N_71_i_i/OUT[0]
    net        N_71_i_i_0
    input  pin HDA_STRAP.curr_state_13_2_0_.m6_i_a3/I[1]
    instance   HDA_STRAP.curr_state_13_2_0_.m6_i_a3 (cell and)
    output pin HDA_STRAP.curr_state_13_2_0_.m6_i_a3/OUT
    net        N_98
    input  pin HDA_STRAP.curr_state_13_2_0_.m6_i/I[0]
    instance   HDA_STRAP.curr_state_13_2_0_.m6_i (cell or)
    output pin HDA_STRAP.curr_state_13_2_0_.m6_i/OUT
    net        N_36
    input  pin HDA_STRAP.curr_state_latmux_0/B[0]
    instance   HDA_STRAP.curr_state_latmux_0 (cell mux)
    output pin HDA_STRAP.curr_state_latmux_0/OUT[0]
    net        HDA_STRAP.curr_state[0]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:25:3:25:7:@W:BN137:@XP_MSG">hda_strap.vhd(25)</a><!@TM:1653398428> | Found combinational loop during mapping at net N_95</font>
88) instance HDA_STRAP.curr_state_13_2_0_.m11_0_a3 (in view: work.TOP(bdf_type)), output net N_95 (in view: work.TOP(bdf_type))
    net        N_95
    input  pin HDA_STRAP.curr_state_13_2_0_.m8_i/I[0]
    instance   HDA_STRAP.curr_state_13_2_0_.m8_i (cell or)
    output pin HDA_STRAP.curr_state_13_2_0_.m8_i/OUT
    net        N_34
    input  pin HDA_STRAP.curr_state_latmux_1/B[0]
    instance   HDA_STRAP.curr_state_latmux_1 (cell mux)
    output pin HDA_STRAP.curr_state_latmux_1/OUT[0]
    net        HDA_STRAP.curr_state[1]
    input  pin HDA_STRAP.curr_state_13_2_0_.m6_i_x2/I[1]
    instance   HDA_STRAP.curr_state_13_2_0_.m6_i_x2 (cell xor)
    output pin HDA_STRAP.curr_state_13_2_0_.m6_i_x2/OUT
    net        N_71_i
    input  pin HDA_STRAP.curr_state_13_2_0_.N_71_i_i/I[0]
    instance   HDA_STRAP.curr_state_13_2_0_.N_71_i_i (cell inv)
    output pin HDA_STRAP.curr_state_13_2_0_.N_71_i_i/OUT[0]
    net        N_71_i_i_0
    input  pin HDA_STRAP.curr_state_13_2_0_.m6_i_a3/I[1]
    instance   HDA_STRAP.curr_state_13_2_0_.m6_i_a3 (cell and)
    output pin HDA_STRAP.curr_state_13_2_0_.m6_i_a3/OUT
    net        N_98
    input  pin HDA_STRAP.curr_state_13_2_0_.m6_i/I[0]
    instance   HDA_STRAP.curr_state_13_2_0_.m6_i (cell or)
    output pin HDA_STRAP.curr_state_13_2_0_.m6_i/OUT
    net        N_36
    input  pin HDA_STRAP.curr_state_latmux_0/B[0]
    instance   HDA_STRAP.curr_state_latmux_0 (cell mux)
    output pin HDA_STRAP.curr_state_latmux_0/OUT[0]
    net        HDA_STRAP.curr_state[0]
    input  pin HDA_STRAP.curr_state_13_2_0_.m11_0_a2_0/I[0]
    instance   HDA_STRAP.curr_state_13_2_0_.m11_0_a2_0 (cell and)
    output pin HDA_STRAP.curr_state_13_2_0_.m11_0_a2_0/OUT
    net        N_119
    input  pin HDA_STRAP.count_en/I[0]
    instance   HDA_STRAP.count_en (cell and)
    output pin HDA_STRAP.count_en/OUT
    net        HDA_STRAP.count_en
    input  pin HDA_STRAP.count_fb/SEL
    instance   HDA_STRAP.count_fb (cell mux)
    output pin HDA_STRAP.count_fb/OUT[0]
    net        HDA_STRAP.count_fb
    input  pin HDA_STRAP.count_latmux/B[0]
    instance   HDA_STRAP.count_latmux (cell mux)
    output pin HDA_STRAP.count_latmux/OUT[0]
    net        HDA_STRAP.count[0]
    input  pin HDA_STRAP.count_i[0]/I[0]
    instance   HDA_STRAP.count_i[0] (cell inv)
    output pin HDA_STRAP.count_i[0]/OUT[0]
    net        HDA_STRAP.count_i_2[0]
    input  pin HDA_STRAP.un25_clk_100khz_9/I[0]
    instance   HDA_STRAP.un25_clk_100khz_9 (cell and)
    output pin HDA_STRAP.un25_clk_100khz_9/OUT
    net        HDA_STRAP.un25_clk_100khz_9
    input  pin HDA_STRAP.un25_clk_100khz/I[0]
    instance   HDA_STRAP.un25_clk_100khz (cell and)
    output pin HDA_STRAP.un25_clk_100khz/OUT
    net        HDA_STRAP.un25_clk_100khz
    input  pin HDA_STRAP.curr_state_13_2_0_.m11_0_a3/I[0]
    instance   HDA_STRAP.curr_state_13_2_0_.m11_0_a3 (cell and)
    output pin HDA_STRAP.curr_state_13_2_0_.m11_0_a3/OUT
    net        N_95
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:BN137:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1653398428> | Found combinational loop during mapping at net HDA_STRAP.curr_state[1]</font>
89) instance HDA_STRAP.curr_state_latmux_1 (in view: work.TOP(bdf_type)), output net HDA_STRAP.curr_state[1] (in view: work.TOP(bdf_type))
    net        HDA_STRAP.curr_state[1]
    input  pin HDA_STRAP.curr_state_13_2_0_.m8_i_a3/I[0]
    instance   HDA_STRAP.curr_state_13_2_0_.m8_i_a3 (cell and)
    output pin HDA_STRAP.curr_state_13_2_0_.m8_i_a3/OUT
    net        N_97
    input  pin HDA_STRAP.curr_state_13_2_0_.m8_i/I[1]
    instance   HDA_STRAP.curr_state_13_2_0_.m8_i (cell or)
    output pin HDA_STRAP.curr_state_13_2_0_.m8_i/OUT
    net        N_34
    input  pin HDA_STRAP.curr_state_latmux_1/B[0]
    instance   HDA_STRAP.curr_state_latmux_1 (cell mux)
    output pin HDA_STRAP.curr_state_latmux_1/OUT[0]
    net        HDA_STRAP.curr_state[1]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:68:9:68:29:@W:BN137:@XP_MSG">hda_strap.vhd(68)</a><!@TM:1653398428> | Found combinational loop during mapping at net HDA_STRAP.un25_clk_100khz</font>
90) instance HDA_STRAP.un25_clk_100khz (in view: work.TOP(bdf_type)), output net HDA_STRAP.un25_clk_100khz (in view: work.TOP(bdf_type))
    net        HDA_STRAP.un25_clk_100khz
    input  pin HDA_STRAP.un25_clk_100khz_i/I[0]
    instance   HDA_STRAP.un25_clk_100khz_i (cell inv)
    output pin HDA_STRAP.un25_clk_100khz_i/OUT[0]
    net        HDA_STRAP.un25_clk_100khz_i_2
    input  pin HDA_STRAP.curr_state_13_2_0_.m6_i_a3_1/I[0]
    instance   HDA_STRAP.curr_state_13_2_0_.m6_i_a3_1 (cell and)
    output pin HDA_STRAP.curr_state_13_2_0_.m6_i_a3_1/OUT
    net        N_100
    input  pin HDA_STRAP.curr_state_13_2_0_.m6_i/I[2]
    instance   HDA_STRAP.curr_state_13_2_0_.m6_i (cell or)
    output pin HDA_STRAP.curr_state_13_2_0_.m6_i/OUT
    net        N_36
    input  pin HDA_STRAP.curr_state_latmux_0/B[0]
    instance   HDA_STRAP.curr_state_latmux_0 (cell mux)
    output pin HDA_STRAP.curr_state_latmux_0/OUT[0]
    net        HDA_STRAP.curr_state[0]
    input  pin HDA_STRAP.curr_state_13_2_0_.m11_0_a2_0/I[0]
    instance   HDA_STRAP.curr_state_13_2_0_.m11_0_a2_0 (cell and)
    output pin HDA_STRAP.curr_state_13_2_0_.m11_0_a2_0/OUT
    net        N_119
    input  pin HDA_STRAP.count_en/I[0]
    instance   HDA_STRAP.count_en (cell and)
    output pin HDA_STRAP.count_en/OUT
    net        HDA_STRAP.count_en
    input  pin HDA_STRAP.count_fb/SEL
    instance   HDA_STRAP.count_fb (cell mux)
    output pin HDA_STRAP.count_fb/OUT[0]
    net        HDA_STRAP.count_fb
    input  pin HDA_STRAP.count_latmux/B[0]
    instance   HDA_STRAP.count_latmux (cell mux)
    output pin HDA_STRAP.count_latmux/OUT[0]
    net        HDA_STRAP.count[0]
    input  pin HDA_STRAP.count_i[0]/I[0]
    instance   HDA_STRAP.count_i[0] (cell inv)
    output pin HDA_STRAP.count_i[0]/OUT[0]
    net        HDA_STRAP.count_i_2[0]
    input  pin HDA_STRAP.un25_clk_100khz_9/I[0]
    instance   HDA_STRAP.un25_clk_100khz_9 (cell and)
    output pin HDA_STRAP.un25_clk_100khz_9/OUT
    net        HDA_STRAP.un25_clk_100khz_9
    input  pin HDA_STRAP.un25_clk_100khz/I[0]
    instance   HDA_STRAP.un25_clk_100khz (cell and)
    output pin HDA_STRAP.un25_clk_100khz/OUT
    net        HDA_STRAP.un25_clk_100khz
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:25:3:25:7:@W:BN137:@XP_MSG">hda_strap.vhd(25)</a><!@TM:1653398428> | Found combinational loop during mapping at net N_119</font>
91) instance HDA_STRAP.curr_state_13_2_0_.m11_0_a2_0 (in view: work.TOP(bdf_type)), output net N_119 (in view: work.TOP(bdf_type))
    net        N_119
    input  pin HDA_STRAP.curr_state_13_2_0_.m6_i_a3_1/I[1]
    instance   HDA_STRAP.curr_state_13_2_0_.m6_i_a3_1 (cell and)
    output pin HDA_STRAP.curr_state_13_2_0_.m6_i_a3_1/OUT
    net        N_100
    input  pin HDA_STRAP.curr_state_13_2_0_.m6_i/I[2]
    instance   HDA_STRAP.curr_state_13_2_0_.m6_i (cell or)
    output pin HDA_STRAP.curr_state_13_2_0_.m6_i/OUT
    net        N_36
    input  pin HDA_STRAP.curr_state_latmux_0/B[0]
    instance   HDA_STRAP.curr_state_latmux_0 (cell mux)
    output pin HDA_STRAP.curr_state_latmux_0/OUT[0]
    net        HDA_STRAP.curr_state[0]
    input  pin HDA_STRAP.curr_state_13_2_0_.m11_0_a2_0/I[0]
    instance   HDA_STRAP.curr_state_13_2_0_.m11_0_a2_0 (cell and)
    output pin HDA_STRAP.curr_state_13_2_0_.m11_0_a2_0/OUT
    net        N_119
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:BN137:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1653398428> | Found combinational loop during mapping at net HDA_STRAP.count_i_2[0]</font>
92) instance HDA_STRAP.count_i[0] (in view: work.TOP(bdf_type)), output net HDA_STRAP.count_i_2[0] (in view: work.TOP(bdf_type))
    net        HDA_STRAP.count_i_2[0]
    input  pin HDA_STRAP.count_1[0]/I[0]
    instance   HDA_STRAP.count_1[0] (cell and)
    output pin HDA_STRAP.count_1[0]/OUT
    net        HDA_STRAP.count_1[0]
    input  pin HDA_STRAP.count_fb/B[0]
    instance   HDA_STRAP.count_fb (cell mux)
    output pin HDA_STRAP.count_fb/OUT[0]
    net        HDA_STRAP.count_fb
    input  pin HDA_STRAP.count_latmux/B[0]
    instance   HDA_STRAP.count_latmux (cell mux)
    output pin HDA_STRAP.count_latmux/OUT[0]
    net        HDA_STRAP.count[0]
    input  pin HDA_STRAP.count_i[0]/I[0]
    instance   HDA_STRAP.count_i[0] (cell inv)
    output pin HDA_STRAP.count_i[0]/OUT[0]
    net        HDA_STRAP.count_i_2[0]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:BN137:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1653398428> | Found combinational loop during mapping at net HDA_STRAP.count[1]</font>
93) instance HDA_STRAP.count_latmux_0 (in view: work.TOP(bdf_type)), output net HDA_STRAP.count[1] (in view: work.TOP(bdf_type))
    net        HDA_STRAP.count[1]
    input  pin HDA_STRAP.un2_count_1[17:0]/D0[1]
    instance   HDA_STRAP.un2_count_1[17:0] (cell add)
    output pin HDA_STRAP.un2_count_1[17:0]/OUT[1]
    net        HDA_STRAP.un2_count_1[1]
    input  pin HDA_STRAP.count_fb_0/B[0]
    instance   HDA_STRAP.count_fb_0 (cell mux)
    output pin HDA_STRAP.count_fb_0/OUT[0]
    net        HDA_STRAP.count_fb_0
    input  pin HDA_STRAP.count_latmux_0/B[0]
    instance   HDA_STRAP.count_latmux_0 (cell mux)
    output pin HDA_STRAP.count_latmux_0/OUT[0]
    net        HDA_STRAP.count[1]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:BN137:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1653398428> | Found combinational loop during mapping at net HDA_STRAP.count[2]</font>
94) instance HDA_STRAP.count_latmux_1 (in view: work.TOP(bdf_type)), output net HDA_STRAP.count[2] (in view: work.TOP(bdf_type))
    net        HDA_STRAP.count[2]
    input  pin HDA_STRAP.un2_count_1[17:0]/D0[2]
    instance   HDA_STRAP.un2_count_1[17:0] (cell add)
    output pin HDA_STRAP.un2_count_1[17:0]/OUT[2]
    net        HDA_STRAP.un2_count_1[2]
    input  pin HDA_STRAP.count_fb_1/B[0]
    instance   HDA_STRAP.count_fb_1 (cell mux)
    output pin HDA_STRAP.count_fb_1/OUT[0]
    net        HDA_STRAP.count_fb_1
    input  pin HDA_STRAP.count_latmux_1/B[0]
    instance   HDA_STRAP.count_latmux_1 (cell mux)
    output pin HDA_STRAP.count_latmux_1/OUT[0]
    net        HDA_STRAP.count[2]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:BN137:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1653398428> | Found combinational loop during mapping at net HDA_STRAP.count[3]</font>
95) instance HDA_STRAP.count_latmux_2 (in view: work.TOP(bdf_type)), output net HDA_STRAP.count[3] (in view: work.TOP(bdf_type))
    net        HDA_STRAP.count[3]
    input  pin HDA_STRAP.un2_count_1[17:0]/D0[3]
    instance   HDA_STRAP.un2_count_1[17:0] (cell add)
    output pin HDA_STRAP.un2_count_1[17:0]/OUT[3]
    net        HDA_STRAP.un2_count_1[3]
    input  pin HDA_STRAP.count_fb_2/B[0]
    instance   HDA_STRAP.count_fb_2 (cell mux)
    output pin HDA_STRAP.count_fb_2/OUT[0]
    net        HDA_STRAP.count_fb_2
    input  pin HDA_STRAP.count_latmux_2/B[0]
    instance   HDA_STRAP.count_latmux_2 (cell mux)
    output pin HDA_STRAP.count_latmux_2/OUT[0]
    net        HDA_STRAP.count[3]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:BN137:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1653398428> | Found combinational loop during mapping at net HDA_STRAP.count[4]</font>
96) instance HDA_STRAP.count_latmux_3 (in view: work.TOP(bdf_type)), output net HDA_STRAP.count[4] (in view: work.TOP(bdf_type))
    net        HDA_STRAP.count[4]
    input  pin HDA_STRAP.un2_count_1[17:0]/D0[4]
    instance   HDA_STRAP.un2_count_1[17:0] (cell add)
    output pin HDA_STRAP.un2_count_1[17:0]/OUT[4]
    net        HDA_STRAP.un2_count_1[4]
    input  pin HDA_STRAP.count_fb_3/B[0]
    instance   HDA_STRAP.count_fb_3 (cell mux)
    output pin HDA_STRAP.count_fb_3/OUT[0]
    net        HDA_STRAP.count_fb_3
    input  pin HDA_STRAP.count_latmux_3/B[0]
    instance   HDA_STRAP.count_latmux_3 (cell mux)
    output pin HDA_STRAP.count_latmux_3/OUT[0]
    net        HDA_STRAP.count[4]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:BN137:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1653398428> | Found combinational loop during mapping at net HDA_STRAP.count[5]</font>
97) instance HDA_STRAP.count_latmux_4 (in view: work.TOP(bdf_type)), output net HDA_STRAP.count[5] (in view: work.TOP(bdf_type))
    net        HDA_STRAP.count[5]
    input  pin HDA_STRAP.un2_count_1[17:0]/D0[5]
    instance   HDA_STRAP.un2_count_1[17:0] (cell add)
    output pin HDA_STRAP.un2_count_1[17:0]/OUT[5]
    net        HDA_STRAP.un2_count_1[5]
    input  pin HDA_STRAP.count_fb_4/B[0]
    instance   HDA_STRAP.count_fb_4 (cell mux)
    output pin HDA_STRAP.count_fb_4/OUT[0]
    net        HDA_STRAP.count_fb_4
    input  pin HDA_STRAP.count_latmux_4/B[0]
    instance   HDA_STRAP.count_latmux_4 (cell mux)
    output pin HDA_STRAP.count_latmux_4/OUT[0]
    net        HDA_STRAP.count[5]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:BN137:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1653398428> | Found combinational loop during mapping at net HDA_STRAP.count[6]</font>
98) instance HDA_STRAP.count_latmux_5 (in view: work.TOP(bdf_type)), output net HDA_STRAP.count[6] (in view: work.TOP(bdf_type))
    net        HDA_STRAP.count[6]
    input  pin HDA_STRAP.un2_count_1[17:0]/D0[6]
    instance   HDA_STRAP.un2_count_1[17:0] (cell add)
    output pin HDA_STRAP.un2_count_1[17:0]/OUT[6]
    net        HDA_STRAP.un2_count_1[6]
    input  pin HDA_STRAP.count_1[6]/I[0]
    instance   HDA_STRAP.count_1[6] (cell and)
    output pin HDA_STRAP.count_1[6]/OUT
    net        HDA_STRAP.count_1[6]
    input  pin HDA_STRAP.count_fb_5/B[0]
    instance   HDA_STRAP.count_fb_5 (cell mux)
    output pin HDA_STRAP.count_fb_5/OUT[0]
    net        HDA_STRAP.count_fb_5
    input  pin HDA_STRAP.count_latmux_5/B[0]
    instance   HDA_STRAP.count_latmux_5 (cell mux)
    output pin HDA_STRAP.count_latmux_5/OUT[0]
    net        HDA_STRAP.count[6]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:BN137:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1653398428> | Found combinational loop during mapping at net HDA_STRAP.count[7]</font>
99) instance HDA_STRAP.count_latmux_6 (in view: work.TOP(bdf_type)), output net HDA_STRAP.count[7] (in view: work.TOP(bdf_type))
    net        HDA_STRAP.count[7]
    input  pin HDA_STRAP.un2_count_1[17:0]/D0[7]
    instance   HDA_STRAP.un2_count_1[17:0] (cell add)
    output pin HDA_STRAP.un2_count_1[17:0]/OUT[7]
    net        HDA_STRAP.un2_count_1[7]
    input  pin HDA_STRAP.count_fb_6/B[0]
    instance   HDA_STRAP.count_fb_6 (cell mux)
    output pin HDA_STRAP.count_fb_6/OUT[0]
    net        HDA_STRAP.count_fb_6
    input  pin HDA_STRAP.count_latmux_6/B[0]
    instance   HDA_STRAP.count_latmux_6 (cell mux)
    output pin HDA_STRAP.count_latmux_6/OUT[0]
    net        HDA_STRAP.count[7]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:BN137:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1653398428> | Found combinational loop during mapping at net HDA_STRAP.count[8]</font>
100) instance HDA_STRAP.count_latmux_7 (in view: work.TOP(bdf_type)), output net HDA_STRAP.count[8] (in view: work.TOP(bdf_type))
    net        HDA_STRAP.count[8]
    input  pin HDA_STRAP.un2_count_1[17:0]/D0[8]
    instance   HDA_STRAP.un2_count_1[17:0] (cell add)
    output pin HDA_STRAP.un2_count_1[17:0]/OUT[8]
    net        HDA_STRAP.un2_count_1[8]
    input  pin HDA_STRAP.count_1[8]/I[0]
    instance   HDA_STRAP.count_1[8] (cell and)
    output pin HDA_STRAP.count_1[8]/OUT
    net        HDA_STRAP.count_1[8]
    input  pin HDA_STRAP.count_fb_7/B[0]
    instance   HDA_STRAP.count_fb_7 (cell mux)
    output pin HDA_STRAP.count_fb_7/OUT[0]
    net        HDA_STRAP.count_fb_7
    input  pin HDA_STRAP.count_latmux_7/B[0]
    instance   HDA_STRAP.count_latmux_7 (cell mux)
    output pin HDA_STRAP.count_latmux_7/OUT[0]
    net        HDA_STRAP.count[8]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:BN137:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1653398428> | Found combinational loop during mapping at net HDA_STRAP.count[9]</font>
101) instance HDA_STRAP.count_latmux_8 (in view: work.TOP(bdf_type)), output net HDA_STRAP.count[9] (in view: work.TOP(bdf_type))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:BN137:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1653398428> | Found combinational loop during mapping at net HDA_STRAP.count[10]</font>
102) instance HDA_STRAP.count_latmux_9 (in view: work.TOP(bdf_type)), output net HDA_STRAP.count[10] (in view: work.TOP(bdf_type))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:BN137:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1653398428> | Found combinational loop during mapping at net HDA_STRAP.count[11]</font>
103) instance HDA_STRAP.count_latmux_10 (in view: work.TOP(bdf_type)), output net HDA_STRAP.count[11] (in view: work.TOP(bdf_type))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:BN137:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1653398428> | Found combinational loop during mapping at net HDA_STRAP.count[12]</font>
104) instance HDA_STRAP.count_latmux_11 (in view: work.TOP(bdf_type)), output net HDA_STRAP.count[12] (in view: work.TOP(bdf_type))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:BN137:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1653398428> | Found combinational loop during mapping at net HDA_STRAP.count[13]</font>
105) instance HDA_STRAP.count_latmux_12 (in view: work.TOP(bdf_type)), output net HDA_STRAP.count[13] (in view: work.TOP(bdf_type))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:BN137:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1653398428> | Found combinational loop during mapping at net HDA_STRAP.count[14]</font>
106) instance HDA_STRAP.count_latmux_13 (in view: work.TOP(bdf_type)), output net HDA_STRAP.count[14] (in view: work.TOP(bdf_type))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:BN137:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1653398428> | Found combinational loop during mapping at net HDA_STRAP.count[15]</font>
107) instance HDA_STRAP.count_latmux_14 (in view: work.TOP(bdf_type)), output net HDA_STRAP.count[15] (in view: work.TOP(bdf_type))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:BN137:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1653398428> | Found combinational loop during mapping at net HDA_STRAP.count[16]</font>
108) instance HDA_STRAP.count_latmux_15 (in view: work.TOP(bdf_type)), output net HDA_STRAP.count[16] (in view: work.TOP(bdf_type))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:BN137:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1653398428> | Found combinational loop during mapping at net HDA_STRAP.count[17]</font>
109) instance HDA_STRAP.count_latmux_16 (in view: work.TOP(bdf_type)), output net HDA_STRAP.count[17] (in view: work.TOP(bdf_type))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:25:3:25:7:@W:BN137:@XP_MSG">hda_strap.vhd(25)</a><!@TM:1653398428> | Found combinational loop during mapping at net HDA_STRAP.curr_state_i_1[2]</font>
110) instance HDA_STRAP.curr_state_i[2] (in view: work.TOP(bdf_type)), output net HDA_STRAP.curr_state_i_1[2] (in view: work.TOP(bdf_type))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:BN137:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1653398428> | Found combinational loop during mapping at net VPP_VDDQ.curr_state[1]</font>
111) instance VPP_VDDQ.curr_state_latmux_0 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.curr_state[1] (in view: work.TOP(bdf_type))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:BN137:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1653398428> | Found combinational loop during mapping at net VPP_VDDQ.count_en</font>
112) instance VPP_VDDQ.count_en (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_en (in view: work.TOP(bdf_type))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:BN137:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1653398428> | Found combinational loop during mapping at net VPP_VDDQ.count[0]</font>
113) instance VPP_VDDQ.count_latmux_5 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count[0] (in view: work.TOP(bdf_type))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:BN137:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1653398428> | Found combinational loop during mapping at net VPP_VDDQ.count[1]</font>
114) instance VPP_VDDQ.count_latmux_6 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count[1] (in view: work.TOP(bdf_type))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:83:4:83:20:@W:BN137:@XP_MSG">vpp_vddq.vhd(83)</a><!@TM:1653398428> | Found combinational loop during mapping at net N_4</font>
115) instance VPP_VDDQ.count_1_sqmuxa_i_0 (in view: work.TOP(bdf_type)), output net N_4 (in view: work.TOP(bdf_type))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:BN137:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1653398428> | Found combinational loop during mapping at net VPP_VDDQ.count[2]</font>
116) instance VPP_VDDQ.count_latmux_7 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count[2] (in view: work.TOP(bdf_type))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:BN137:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1653398428> | Found combinational loop during mapping at net VPP_VDDQ.count[3]</font>
117) instance VPP_VDDQ.count_latmux_8 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count[3] (in view: work.TOP(bdf_type))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:56:3:56:7:@W:BN137:@XP_MSG">vpp_vddq.vhd(56)</a><!@TM:1653398428> | Found combinational loop during mapping at net VPP_VDDQ.un13_clk_100khz_i_2</font>
118) instance VPP_VDDQ.un13_clk_100khz_i (in view: work.TOP(bdf_type)), output net VPP_VDDQ.un13_clk_100khz_i_2 (in view: work.TOP(bdf_type))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:BN137:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1653398428> | Found combinational loop during mapping at net VPP_VDDQ.count[4]</font>
119) instance VPP_VDDQ.count_latmux_9 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count[4] (in view: work.TOP(bdf_type))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:BN137:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1653398428> | Found combinational loop during mapping at net VPP_VDDQ.count[5]</font>
120) instance VPP_VDDQ.count_latmux_10 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count[5] (in view: work.TOP(bdf_type))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:BN137:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1653398428> | Found combinational loop during mapping at net VPP_VDDQ.count[6]</font>
121) instance VPP_VDDQ.count_latmux_11 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count[6] (in view: work.TOP(bdf_type))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:BN137:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1653398428> | Found combinational loop during mapping at net VPP_VDDQ.count[7]</font>
122) instance VPP_VDDQ.count_latmux_12 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count[7] (in view: work.TOP(bdf_type))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:BN137:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1653398428> | Found combinational loop during mapping at net VPP_VDDQ.count[8]</font>
123) instance VPP_VDDQ.count_latmux_13 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count[8] (in view: work.TOP(bdf_type))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:BN137:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1653398428> | Found combinational loop during mapping at net VPP_VDDQ.count[9]</font>
124) instance VPP_VDDQ.count_latmux_14 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count[9] (in view: work.TOP(bdf_type))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:BN137:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1653398428> | Found combinational loop during mapping at net VPP_VDDQ.count[10]</font>
125) instance VPP_VDDQ.count_latmux (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count[10] (in view: work.TOP(bdf_type))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:BN137:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1653398428> | Found combinational loop during mapping at net VPP_VDDQ.count[11]</font>
126) instance VPP_VDDQ.count_latmux_0 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count[11] (in view: work.TOP(bdf_type))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:BN137:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1653398428> | Found combinational loop during mapping at net VPP_VDDQ.count[12]</font>
127) instance VPP_VDDQ.count_latmux_1 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count[12] (in view: work.TOP(bdf_type))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:BN137:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1653398428> | Found combinational loop during mapping at net VPP_VDDQ.count[13]</font>
128) instance VPP_VDDQ.count_latmux_2 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count[13] (in view: work.TOP(bdf_type))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:BN137:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1653398428> | Found combinational loop during mapping at net VPP_VDDQ.count[14]</font>
129) instance VPP_VDDQ.count_latmux_3 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count[14] (in view: work.TOP(bdf_type))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:BN137:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1653398428> | Found combinational loop during mapping at net VPP_VDDQ.count[15]</font>
130) instance VPP_VDDQ.count_latmux_4 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count[15] (in view: work.TOP(bdf_type))
End of loops

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 135MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 139MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -7.56ns		 496 /       150
   2		0h:00m:00s		    -7.56ns		 496 /       150
   3		0h:00m:01s		    -6.16ns		 496 /       150
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd:30:22:30:152:@W:FX689:@XP_MSG">vccin_en.vhd(30)</a><!@TM:1653398428> | Unbuffered I/O VCCIN_PWRGD.un10_output which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd:30:22:30:152:@W:FX689:@XP_MSG">vccin_en.vhd(30)</a><!@TM:1653398428> | Unbuffered I/O VCCIN_PWRGD.un10_output_3_0_a2_2 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:119:4:119:20:@W:FX689:@XP_MSG">pch_pwrok.vhd(119)</a><!@TM:1653398428> | Unbuffered I/O PCH_PWRGD.count_0_sqmuxa_0_a3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:98:3:98:7:@W:FX689:@XP_MSG">pch_pwrok.vhd(98)</a><!@TM:1653398428> | Unbuffered I/O PCH_PWRGD.curr_state_7_1_0_.m6_0_a2 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:101:9:101:23:@W:FX689:@XP_MSG">pch_pwrok.vhd(101)</a><!@TM:1653398428> | Unbuffered I/O PCH_PWRGD.curr_state_0_sqmuxa_0_a3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1653398428> | Unbuffered I/O PCH_PWRGD.un1_curr_state10_i_a3_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1653398428> | Unbuffered I/O PCH_PWRGD.un1_count_1_sqmuxa_0_a3_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <!@TM:1653398428> | Unbuffered I/O PCH_PWRGD.N_65_i which could cause problems in P&R </font> 
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:406:16:406:61:@W:FX689:@XP_MSG">top.vhd(406)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.VCCST_PWRGD which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.N_58_i which could cause problems in P&R </font> 
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:437:1:437:9:@W:FX689:@XP_MSG">top.vhd(437)</a><!@TM:1653398428> | Unbuffered I/O POWERLED which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd:30:22:30:152:@W:FX689:@XP_MSG">vccin_en.vhd(30)</a><!@TM:1653398428> | Unbuffered I/O VCCIN_PWRGD.un10_output_3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:25:3:25:7:@W:FX689:@XP_MSG">hda_strap.vhd(25)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.curr_state_13_2_0_.m6_i_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:437:1:437:9:@W:FX689:@XP_MSG">top.vhd(437)</a><!@TM:1653398428> | Unbuffered I/O GPIO_FPGA_SoC_4_i which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd:30:22:30:152:@W:FX689:@XP_MSG">vccin_en.vhd(30)</a><!@TM:1653398428> | Unbuffered I/O VCCIN_PWRGD.un10_output_3_0_a2_2 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <!@TM:1653398428> | Unbuffered I/O PRIMARY_VOLTAGES_EN.N_62_0_i which could cause problems in P&R </font> 
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <!@TM:1653398428> | Unbuffered I/O GND which could cause problems in P&R </font> 
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:48:8:48:21:@W:FX689:@XP_MSG">counter.vhd(48)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.un4_counter_0_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:48:8:48:21:@W:FX689:@XP_MSG">counter.vhd(48)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.un4_counter_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:48:8:48:21:@W:FX689:@XP_MSG">counter.vhd(48)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.un4_counter_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:48:8:48:21:@W:FX689:@XP_MSG">counter.vhd(48)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.un4_counter_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:48:8:48:21:@W:FX689:@XP_MSG">counter.vhd(48)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.un4_counter_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:48:8:48:21:@W:FX689:@XP_MSG">counter.vhd(48)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.un4_counter_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:48:8:48:21:@W:FX689:@XP_MSG">counter.vhd(48)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.un4_counter_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:48:8:48:21:@W:FX689:@XP_MSG">counter.vhd(48)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.un4_counter_7_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.un2_count_1_cry_1_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.un2_count_1_cry_1_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.un2_count_1_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.un2_count_1_cry_2_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.un2_count_1_cry_2_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.un2_count_1_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.un2_count_1_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.un2_count_1_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.un2_count_1_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.un2_count_1_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.un2_count_1_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.un2_count_1_cry_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.un2_count_1_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.un2_count_1_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.un2_count_1_cry_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.un2_count_1_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.un2_count_1_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.un2_count_1_cry_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.un2_count_1_cry_7_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.un2_count_1_cry_7_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.un2_count_1_cry_7_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.un2_count_1_cry_8_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.un2_count_1_cry_9_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.un2_count_1_cry_9_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.un2_count_1_cry_9_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.un2_count_1_cry_10_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.un2_count_1_cry_10_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.un2_count_1_cry_10_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.un2_count_1_cry_11_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.un2_count_1_cry_12_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.un2_count_1_cry_12_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.un2_count_1_cry_12_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.un2_count_1_cry_13_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.un2_count_1_cry_13_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.un2_count_1_cry_13_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.un2_count_1_cry_14_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.un2_count_1_cry_14_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.un2_count_1_cry_14_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.un2_count_1_cry_15_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.un2_count_1_cry_15_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.un2_count_1_cry_15_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.un2_count_1_cry_16_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.un2_count_1_cry_1_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.un2_count_1_cry_1_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.un2_count_1_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.un2_count_1_cry_2_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.un2_count_1_cry_2_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.un2_count_1_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.un2_count_1_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.un2_count_1_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.un2_count_1_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.un2_count_1_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.un2_count_1_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.un2_count_1_cry_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.un2_count_1_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.un2_count_1_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.un2_count_1_cry_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.un2_count_1_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.un2_count_1_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.un2_count_1_cry_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.un2_count_1_cry_7_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.un2_count_1_cry_7_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.un2_count_1_cry_7_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.un2_count_1_cry_8_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.un2_count_1_cry_8_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.un2_count_1_cry_8_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.un2_count_1_cry_9_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.un2_count_1_cry_9_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.un2_count_1_cry_9_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.un2_count_1_cry_10_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.un2_count_1_cry_10_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.un2_count_1_cry_10_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.un2_count_1_cry_11_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.un2_count_1_cry_12_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.un2_count_1_cry_12_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.un2_count_1_cry_12_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.un2_count_1_cry_13_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.un2_count_1_cry_13_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.un2_count_1_cry_13_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.un2_count_1_cry_14_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.un2_count_1_cry_14_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.un2_count_1_cry_14_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:57:15:57:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(57)</a><!@TM:1653398428> | Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:57:15:57:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(57)</a><!@TM:1653398428> | Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_2_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:57:15:57:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(57)</a><!@TM:1653398428> | Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_2_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:57:15:57:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(57)</a><!@TM:1653398428> | Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:57:15:57:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(57)</a><!@TM:1653398428> | Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:57:15:57:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(57)</a><!@TM:1653398428> | Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:57:15:57:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(57)</a><!@TM:1653398428> | Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:57:15:57:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(57)</a><!@TM:1653398428> | Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:57:15:57:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(57)</a><!@TM:1653398428> | Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_7_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:57:15:57:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(57)</a><!@TM:1653398428> | Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_7_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:57:15:57:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(57)</a><!@TM:1653398428> | Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_7_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:57:15:57:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(57)</a><!@TM:1653398428> | Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_8_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:57:15:57:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(57)</a><!@TM:1653398428> | Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_9_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:57:15:57:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(57)</a><!@TM:1653398428> | Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_10_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:57:15:57:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(57)</a><!@TM:1653398428> | Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_11_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:57:15:57:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(57)</a><!@TM:1653398428> | Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_12_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:57:15:57:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(57)</a><!@TM:1653398428> | Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_12_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:57:15:57:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(57)</a><!@TM:1653398428> | Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_12_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:57:15:57:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(57)</a><!@TM:1653398428> | Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_13_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:57:15:57:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(57)</a><!@TM:1653398428> | Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_14_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:57:15:57:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(57)</a><!@TM:1653398428> | Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_14_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:57:15:57:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(57)</a><!@TM:1653398428> | Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_14_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1653398428> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1653398428> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1653398428> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1653398428> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1653398428> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1653398428> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1653398428> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_7_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1653398428> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_8_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1653398428> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_9_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1653398428> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_10_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1653398428> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_11_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1653398428> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_12_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1653398428> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_13_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1653398428> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_14_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un4_count_1_cry_1_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un4_count_1_cry_1_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un4_count_1_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un4_count_1_cry_2_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un4_count_1_cry_2_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un4_count_1_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un4_count_1_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un4_count_1_cry_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un4_count_1_cry_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un4_count_1_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un4_count_1_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un4_count_1_cry_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un4_count_1_cry_7_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un4_count_1_cry_8_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un4_count_1_cry_9_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un4_count_1_cry_10_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un4_count_1_cry_10_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un4_count_1_cry_10_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un4_count_1_cry_11_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un4_count_1_cry_12_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un4_count_1_cry_12_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un4_count_1_cry_12_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un4_count_1_cry_13_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un4_count_1_cry_13_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un4_count_1_cry_13_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un4_count_1_cry_14_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un4_count_1_cry_14_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un4_count_1_cry_14_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_1_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_1_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_2_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_2_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_7_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_7_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_7_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_8_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_8_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_8_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_9_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_9_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_9_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_10_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_10_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_10_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_11_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_11_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_11_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_12_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_12_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_12_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_13_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_13_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_13_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_14_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_14_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_14_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_7_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_7_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_7_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_8_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_8_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_8_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_9_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_9_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_9_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_10_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_10_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_10_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_11_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_11_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_11_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_12_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_12_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_12_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_13_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_13_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_13_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_14_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_14_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_14_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_15_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_15_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_15_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_16_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_16_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_16_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_17_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_17_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_17_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_18_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_18_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_18_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_19_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_19_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_19_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_20_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_20_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_20_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_21_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_21_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_21_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_22_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_22_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_22_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_23_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_23_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_23_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_24_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_24_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_24_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_25_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_25_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_25_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_26_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_26_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_26_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_27_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_27_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_27_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_28_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_28_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_28_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_29_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_29_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_29_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_30_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_30_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_30_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.count_en which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:67:4:67:20:@W:FX689:@XP_MSG">dsw_pwrok.vhd(67)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.count_0_sqmuxa_4 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:44:3:44:7:@W:FX689:@XP_MSG">dsw_pwrok.vhd(44)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.curr_state_7_1_0_.m6 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.g0_3_a4 which could cause problems in P&R </font> 
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:47:9:47:20:@W:FX689:@XP_MSG">dsw_pwrok.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.DSW_PWROK_0_sqmuxa which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <!@TM:1653398428> | Unbuffered I/O m54_i_0_a6_1_0 which could cause problems in P&R </font> 
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd:30:22:30:152:@W:FX689:@XP_MSG">vccin_en.vhd(30)</a><!@TM:1653398428> | Unbuffered I/O VCCIN_PWRGD.un10_output_3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:413:19:413:45:@W:FX689:@XP_MSG">top.vhd(413)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.slp_s3n_signal_i_o3_1 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:119:4:119:20:@W:FX689:@XP_MSG">pch_pwrok.vhd(119)</a><!@TM:1653398428> | Unbuffered I/O PCH_PWRGD.count_0_sqmuxa_0_a3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:101:9:101:23:@W:FX689:@XP_MSG">pch_pwrok.vhd(101)</a><!@TM:1653398428> | Unbuffered I/O PCH_PWRGD.curr_state_0_sqmuxa_0_a3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd:30:22:30:152:@W:FX689:@XP_MSG">vccin_en.vhd(30)</a><!@TM:1653398428> | Unbuffered I/O VCCIN_PWRGD.un10_output which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:78:24:78:66:@W:FX689:@XP_MSG">pch_pwrok.vhd(78)</a><!@TM:1653398428> | Unbuffered I/O PCH_PWRGD.un1_pch_pwrok_i_o3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd:30:22:30:152:@W:FX689:@XP_MSG">vccin_en.vhd(30)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.N_57_i which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd:30:22:30:152:@W:FX689:@XP_MSG">vccin_en.vhd(30)</a><!@TM:1653398428> | Unbuffered I/O VCCIN_PWRGD.un10_output_3_0_a2_2 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <!@TM:1653398428> | Unbuffered I/O PRIMARY_VOLTAGES_EN.N_62_0_i which could cause problems in P&R </font> 
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd:30:22:30:152:@W:FX689:@XP_MSG">vccin_en.vhd(30)</a><!@TM:1653398428> | Unbuffered I/O VCCIN_PWRGD.un10_output_3_0_a2_2 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd:30:22:30:152:@W:FX689:@XP_MSG">vccin_en.vhd(30)</a><!@TM:1653398428> | Unbuffered I/O VCCIN_PWRGD.un10_output_3_0_a2_2 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <!@TM:1653398428> | Unbuffered I/O PRIMARY_VOLTAGES_EN.N_62_0_i which could cause problems in P&R </font> 
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:413:19:413:45:@W:FX689:@XP_MSG">top.vhd(413)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.slp_s3n_signal_i_o3_1 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:119:4:119:20:@W:FX689:@XP_MSG">pch_pwrok.vhd(119)</a><!@TM:1653398428> | Unbuffered I/O PCH_PWRGD.count_0_sqmuxa_0_a3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:101:9:101:23:@W:FX689:@XP_MSG">pch_pwrok.vhd(101)</a><!@TM:1653398428> | Unbuffered I/O PCH_PWRGD.curr_state_0_sqmuxa_0_a3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd:30:22:30:152:@W:FX689:@XP_MSG">vccin_en.vhd(30)</a><!@TM:1653398428> | Unbuffered I/O VCCIN_PWRGD.un10_output which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:78:24:78:66:@W:FX689:@XP_MSG">pch_pwrok.vhd(78)</a><!@TM:1653398428> | Unbuffered I/O PCH_PWRGD.un1_pch_pwrok_i_o3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd:30:22:30:152:@W:FX689:@XP_MSG">vccin_en.vhd(30)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.N_57_i which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd:30:22:30:152:@W:FX689:@XP_MSG">vccin_en.vhd(30)</a><!@TM:1653398428> | Unbuffered I/O VCCIN_PWRGD.un10_output_3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:120:4:120:20:@W:FX689:@XP_MSG">vpp_vddq.vhd(120)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.count_2_0_sqmuxa_0_a3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:101:4:101:17:@W:FX689:@XP_MSG">vpp_vddq.vhd(101)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.curr_state_2_0_sqmuxa_0_a3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un1_curr_state11_2_i_a3_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:99:3:99:7:@W:FX689:@XP_MSG">vpp_vddq.vhd(99)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.curr_state_2_4_1_0_.m6_i_o3_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:83:4:83:20:@W:FX689:@XP_MSG">vpp_vddq.vhd(83)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.curr_state_1_sqmuxa_1_i_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:56:3:56:7:@W:FX689:@XP_MSG">vpp_vddq.vhd(56)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.curr_state_7_0_a3_0_a3[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:83:4:83:20:@W:FX689:@XP_MSG">vpp_vddq.vhd(83)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.count_1_sqmuxa_i_0_o2_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:44:22:44:56:@W:FX689:@XP_MSG">vpp_vddq.vhd(44)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un1_vddq_en which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:44:22:44:56:@W:FX689:@XP_MSG">vpp_vddq.vhd(44)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un1_vddq_en which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un2_vpp_en_0_i which could cause problems in P&R </font> 
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:98:3:98:7:@W:FX689:@XP_MSG">pch_pwrok.vhd(98)</a><!@TM:1653398428> | Unbuffered I/O PCH_PWRGD.curr_state_7_1_0_.m6_0_a2 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1653398428> | Unbuffered I/O PCH_PWRGD.un1_curr_state10_i_a3_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1653398428> | Unbuffered I/O PCH_PWRGD.un1_count_1_sqmuxa_0_a3_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:413:19:413:45:@W:FX689:@XP_MSG">top.vhd(413)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.slp_s3n_signal_i_o3_1 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:418:20:418:46:@W:FX689:@XP_MSG">top.vhd(418)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.VCCST_EN_i_o3_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd:30:22:30:152:@W:FX689:@XP_MSG">vccin_en.vhd(30)</a><!@TM:1653398428> | Unbuffered I/O VCCIN_PWRGD.un10_output_3_0_a2_2 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <!@TM:1653398428> | Unbuffered I/O PRIMARY_VOLTAGES_EN.N_62_0_i which could cause problems in P&R </font> 
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter[27] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter[28] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter[29] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter[30] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter[31] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter[12] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter[13] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter[14] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter[15] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter[16] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter[17] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter[18] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter[19] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter[20] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter[21] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter[22] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter[23] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter[24] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter[25] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter[26] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter[7] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter[8] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter[9] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter[10] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter[11] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.tmp_1 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.curr_state[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O RSMRST_PWRGD.curr_state[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O RSMRST_PWRGD.RSMRSTn which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1653398428> | Unbuffered I/O PCH_PWRGD.curr_state[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1653398428> | Unbuffered I/O PCH_PWRGD.curr_state[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.curr_state[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.curr_state[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.curr_state[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.curr_state[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.curr_state[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O RSMRST_PWRGD.curr_state[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1653398428> | Unbuffered I/O PCH_PWRGD.count[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1653398428> | Unbuffered I/O PCH_PWRGD.count[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.curr_state_2[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.curr_state_2[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1653398428> | Unbuffered I/O PCH_PWRGD.count[5] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1653398428> | Unbuffered I/O PCH_PWRGD.count[4] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1653398428> | Unbuffered I/O PCH_PWRGD.count[3] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1653398428> | Unbuffered I/O PCH_PWRGD.count[2] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1653398428> | Unbuffered I/O PCH_PWRGD.count[8] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1653398428> | Unbuffered I/O PCH_PWRGD.count[7] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1653398428> | Unbuffered I/O PCH_PWRGD.count[6] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1653398428> | Unbuffered I/O PCH_PWRGD.count[12] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1653398428> | Unbuffered I/O PCH_PWRGD.count[11] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1653398428> | Unbuffered I/O PCH_PWRGD.count[10] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1653398428> | Unbuffered I/O PCH_PWRGD.count[9] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1653398428> | Unbuffered I/O PCH_PWRGD.count[15] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1653398428> | Unbuffered I/O PCH_PWRGD.count[14] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1653398428> | Unbuffered I/O PCH_PWRGD.count[13] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.count[2] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.count[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.count[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1653398428> | Unbuffered I/O PCH_PWRGD.delayed_vccin_ok which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.count[6] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.count[5] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.count[4] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.count[3] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.count[9] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.count[8] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.count[7] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.count[13] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.count[12] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.count[11] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.count[10] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.count_2[10] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.count[15] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.count[14] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.count_2[14] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.count_2[13] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.count_2[12] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.count_2[11] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.count_2[2] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.count_2[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.count_2[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.count_2[15] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.count_2[5] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.count_2[4] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.count_2[3] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.count_2[8] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.count_2[7] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.count_2[6] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.count[16] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.count[17] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.delayed_vddq_pwrgd which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.delayed_vddq_ok which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.count_2[9] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.count[11] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.count[12] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.count[13] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.count[14] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.count[15] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.count[6] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.count[7] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.count[8] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.count[9] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.count[10] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.count[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.count[2] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.count[3] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.count[4] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.count[5] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.count[8] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.count[9] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.count[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.count[4] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.count[5] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.count[6] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.count[7] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.count[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.count[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.count[2] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.count[3] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.count[12] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.count[13] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.count[14] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.count[15] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O RSMRST_PWRGD.count[9] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.count[10] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.count[11] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O RSMRST_PWRGD.count[5] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O RSMRST_PWRGD.count[6] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O RSMRST_PWRGD.count[7] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O RSMRST_PWRGD.count[8] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O RSMRST_PWRGD.count[2] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O RSMRST_PWRGD.count[3] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O RSMRST_PWRGD.count[4] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O RSMRST_PWRGD.count[14] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O RSMRST_PWRGD.count[15] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O RSMRST_PWRGD.count[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O RSMRST_PWRGD.count[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O RSMRST_PWRGD.count[11] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O RSMRST_PWRGD.count[12] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O RSMRST_PWRGD.count[13] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O RSMRST_PWRGD.count[10] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.curr_state[2] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.DSW_PWROK which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.HDA_SDO_ATP which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter[6] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter[5] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter[4] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter[3] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter[2] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <!@TM:1653398428> | Unbuffered I/O PCH_PWRGD.N_65_i which could cause problems in P&R </font> 
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O RSMRST_PWRGD.RSMRSTn_latmux which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:98:3:98:7:@W:FX689:@XP_MSG">pch_pwrok.vhd(98)</a><!@TM:1653398428> | Unbuffered I/O PCH_PWRGD.curr_state_7_1_0_.m6_0_a2 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1653398428> | Unbuffered I/O PCH_PWRGD.un1_curr_state10_i_a3_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1653398428> | Unbuffered I/O PCH_PWRGD.un1_count_1_sqmuxa_0_a3_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:418:20:418:46:@W:FX689:@XP_MSG">top.vhd(418)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.VCCST_EN_i_o3_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.DSW_PWROK_latmux which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd:30:22:30:152:@W:FX689:@XP_MSG">vccin_en.vhd(30)</a><!@TM:1653398428> | Unbuffered I/O VCCIN_PWRGD.un10_output_3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:437:1:437:9:@W:FX689:@XP_MSG">top.vhd(437)</a><!@TM:1653398428> | Unbuffered I/O POWERLED which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.HDA_SDO_ATP_latmux which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd:30:22:30:152:@W:FX689:@XP_MSG">vccin_en.vhd(30)</a><!@TM:1653398428> | Unbuffered I/O VCCIN_PWRGD.un10_output which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd:30:22:30:152:@W:FX689:@XP_MSG">vccin_en.vhd(30)</a><!@TM:1653398428> | Unbuffered I/O VCCIN_PWRGD.un10_output_3_0_a2_2 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:119:4:119:20:@W:FX689:@XP_MSG">pch_pwrok.vhd(119)</a><!@TM:1653398428> | Unbuffered I/O PCH_PWRGD.count_0_sqmuxa_0_a3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:98:3:98:7:@W:FX689:@XP_MSG">pch_pwrok.vhd(98)</a><!@TM:1653398428> | Unbuffered I/O PCH_PWRGD.curr_state_7_1_0_.m6_0_a2 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:101:9:101:23:@W:FX689:@XP_MSG">pch_pwrok.vhd(101)</a><!@TM:1653398428> | Unbuffered I/O PCH_PWRGD.curr_state_0_sqmuxa_0_a3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1653398428> | Unbuffered I/O PCH_PWRGD.un1_curr_state10_i_a3_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1653398428> | Unbuffered I/O PCH_PWRGD.un1_count_1_sqmuxa_0_a3_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <!@TM:1653398428> | Unbuffered I/O PCH_PWRGD.N_65_i which could cause problems in P&R </font> 
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:406:16:406:61:@W:FX689:@XP_MSG">top.vhd(406)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.VCCST_PWRGD which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.N_58_i which could cause problems in P&R </font> 
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:437:1:437:9:@W:FX689:@XP_MSG">top.vhd(437)</a><!@TM:1653398428> | Unbuffered I/O POWERLED which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd:30:22:30:152:@W:FX689:@XP_MSG">vccin_en.vhd(30)</a><!@TM:1653398428> | Unbuffered I/O VCCIN_PWRGD.un10_output_3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:25:3:25:7:@W:FX689:@XP_MSG">hda_strap.vhd(25)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.curr_state_13_2_0_.m6_i_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:437:1:437:9:@W:FX689:@XP_MSG">top.vhd(437)</a><!@TM:1653398428> | Unbuffered I/O GPIO_FPGA_SoC_4_i which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd:30:22:30:152:@W:FX689:@XP_MSG">vccin_en.vhd(30)</a><!@TM:1653398428> | Unbuffered I/O VCCIN_PWRGD.un10_output_3_0_a2_2 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <!@TM:1653398428> | Unbuffered I/O PRIMARY_VOLTAGES_EN.N_62_0_i which could cause problems in P&R </font> 
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <!@TM:1653398428> | Unbuffered I/O GND which could cause problems in P&R </font> 
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:48:8:48:21:@W:FX689:@XP_MSG">counter.vhd(48)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.un4_counter_0_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:48:8:48:21:@W:FX689:@XP_MSG">counter.vhd(48)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.un4_counter_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:48:8:48:21:@W:FX689:@XP_MSG">counter.vhd(48)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.un4_counter_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:48:8:48:21:@W:FX689:@XP_MSG">counter.vhd(48)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.un4_counter_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:48:8:48:21:@W:FX689:@XP_MSG">counter.vhd(48)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.un4_counter_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:48:8:48:21:@W:FX689:@XP_MSG">counter.vhd(48)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.un4_counter_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:48:8:48:21:@W:FX689:@XP_MSG">counter.vhd(48)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.un4_counter_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:48:8:48:21:@W:FX689:@XP_MSG">counter.vhd(48)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.un4_counter_7_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.un2_count_1_cry_1_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.un2_count_1_cry_1_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.un2_count_1_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.un2_count_1_cry_2_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.un2_count_1_cry_2_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.un2_count_1_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.un2_count_1_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.un2_count_1_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.un2_count_1_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.un2_count_1_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.un2_count_1_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.un2_count_1_cry_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.un2_count_1_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.un2_count_1_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.un2_count_1_cry_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.un2_count_1_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.un2_count_1_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.un2_count_1_cry_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.un2_count_1_cry_7_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.un2_count_1_cry_7_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.un2_count_1_cry_7_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.un2_count_1_cry_8_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.un2_count_1_cry_9_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.un2_count_1_cry_9_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.un2_count_1_cry_9_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.un2_count_1_cry_10_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.un2_count_1_cry_10_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.un2_count_1_cry_10_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.un2_count_1_cry_11_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.un2_count_1_cry_12_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.un2_count_1_cry_12_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.un2_count_1_cry_12_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.un2_count_1_cry_13_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.un2_count_1_cry_13_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.un2_count_1_cry_13_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.un2_count_1_cry_14_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.un2_count_1_cry_14_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.un2_count_1_cry_14_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.un2_count_1_cry_15_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.un2_count_1_cry_15_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.un2_count_1_cry_15_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.un2_count_1_cry_16_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.un2_count_1_cry_1_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.un2_count_1_cry_1_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.un2_count_1_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.un2_count_1_cry_2_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.un2_count_1_cry_2_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.un2_count_1_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.un2_count_1_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.un2_count_1_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.un2_count_1_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.un2_count_1_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.un2_count_1_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.un2_count_1_cry_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.un2_count_1_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.un2_count_1_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.un2_count_1_cry_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.un2_count_1_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.un2_count_1_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.un2_count_1_cry_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.un2_count_1_cry_7_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.un2_count_1_cry_7_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.un2_count_1_cry_7_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.un2_count_1_cry_8_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.un2_count_1_cry_8_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.un2_count_1_cry_8_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.un2_count_1_cry_9_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.un2_count_1_cry_9_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.un2_count_1_cry_9_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.un2_count_1_cry_10_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.un2_count_1_cry_10_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.un2_count_1_cry_10_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.un2_count_1_cry_11_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.un2_count_1_cry_12_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.un2_count_1_cry_12_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.un2_count_1_cry_12_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.un2_count_1_cry_13_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.un2_count_1_cry_13_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.un2_count_1_cry_13_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.un2_count_1_cry_14_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.un2_count_1_cry_14_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.un2_count_1_cry_14_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:57:15:57:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(57)</a><!@TM:1653398428> | Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:57:15:57:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(57)</a><!@TM:1653398428> | Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_2_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:57:15:57:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(57)</a><!@TM:1653398428> | Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_2_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:57:15:57:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(57)</a><!@TM:1653398428> | Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:57:15:57:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(57)</a><!@TM:1653398428> | Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:57:15:57:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(57)</a><!@TM:1653398428> | Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:57:15:57:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(57)</a><!@TM:1653398428> | Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:57:15:57:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(57)</a><!@TM:1653398428> | Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:57:15:57:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(57)</a><!@TM:1653398428> | Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_7_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:57:15:57:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(57)</a><!@TM:1653398428> | Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_7_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:57:15:57:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(57)</a><!@TM:1653398428> | Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_7_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:57:15:57:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(57)</a><!@TM:1653398428> | Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_8_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:57:15:57:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(57)</a><!@TM:1653398428> | Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_9_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:57:15:57:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(57)</a><!@TM:1653398428> | Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_10_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:57:15:57:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(57)</a><!@TM:1653398428> | Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_11_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:57:15:57:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(57)</a><!@TM:1653398428> | Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_12_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:57:15:57:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(57)</a><!@TM:1653398428> | Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_12_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:57:15:57:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(57)</a><!@TM:1653398428> | Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_12_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:57:15:57:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(57)</a><!@TM:1653398428> | Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_13_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:57:15:57:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(57)</a><!@TM:1653398428> | Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_14_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:57:15:57:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(57)</a><!@TM:1653398428> | Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_14_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:57:15:57:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(57)</a><!@TM:1653398428> | Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_14_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1653398428> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1653398428> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1653398428> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1653398428> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1653398428> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1653398428> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1653398428> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_7_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1653398428> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_8_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1653398428> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_9_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1653398428> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_10_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1653398428> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_11_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1653398428> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_12_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1653398428> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_13_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1653398428> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_14_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un4_count_1_cry_1_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un4_count_1_cry_1_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un4_count_1_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un4_count_1_cry_2_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un4_count_1_cry_2_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un4_count_1_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un4_count_1_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un4_count_1_cry_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un4_count_1_cry_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un4_count_1_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un4_count_1_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un4_count_1_cry_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un4_count_1_cry_7_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un4_count_1_cry_8_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un4_count_1_cry_9_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un4_count_1_cry_10_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un4_count_1_cry_10_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un4_count_1_cry_10_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un4_count_1_cry_11_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un4_count_1_cry_12_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un4_count_1_cry_12_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un4_count_1_cry_12_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un4_count_1_cry_13_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un4_count_1_cry_13_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un4_count_1_cry_13_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un4_count_1_cry_14_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un4_count_1_cry_14_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un4_count_1_cry_14_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_1_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_1_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_2_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_2_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_7_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_7_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_7_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_8_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_8_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_8_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_9_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_9_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_9_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_10_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_10_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_10_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_11_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_11_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_11_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_12_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_12_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_12_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_13_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_13_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_13_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_14_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_14_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_14_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_7_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_7_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_7_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_8_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_8_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_8_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_9_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_9_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_9_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_10_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_10_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_10_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_11_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_11_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_11_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_12_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_12_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_12_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_13_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_13_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_13_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_14_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_14_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_14_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_15_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_15_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_15_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_16_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_16_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_16_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_17_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_17_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_17_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_18_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_18_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_18_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_19_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_19_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_19_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_20_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_20_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_20_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_21_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_21_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_21_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_22_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_22_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_22_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_23_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_23_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_23_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_24_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_24_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_24_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_25_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_25_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_25_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_26_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_26_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_26_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_27_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_27_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_27_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_28_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_28_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_28_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_29_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_29_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_29_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_30_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_30_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter_1_cry_30_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.count_en which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:67:4:67:20:@W:FX689:@XP_MSG">dsw_pwrok.vhd(67)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.count_0_sqmuxa_4 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:44:3:44:7:@W:FX689:@XP_MSG">dsw_pwrok.vhd(44)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.curr_state_7_1_0_.m6 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.g0_3_a4 which could cause problems in P&R </font> 
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:47:9:47:20:@W:FX689:@XP_MSG">dsw_pwrok.vhd(47)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.DSW_PWROK_0_sqmuxa which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <!@TM:1653398428> | Unbuffered I/O m54_i_0_a6_1_0 which could cause problems in P&R </font> 
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd:30:22:30:152:@W:FX689:@XP_MSG">vccin_en.vhd(30)</a><!@TM:1653398428> | Unbuffered I/O VCCIN_PWRGD.un10_output_3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:413:19:413:45:@W:FX689:@XP_MSG">top.vhd(413)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.slp_s3n_signal_i_o3_1 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:119:4:119:20:@W:FX689:@XP_MSG">pch_pwrok.vhd(119)</a><!@TM:1653398428> | Unbuffered I/O PCH_PWRGD.count_0_sqmuxa_0_a3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:101:9:101:23:@W:FX689:@XP_MSG">pch_pwrok.vhd(101)</a><!@TM:1653398428> | Unbuffered I/O PCH_PWRGD.curr_state_0_sqmuxa_0_a3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd:30:22:30:152:@W:FX689:@XP_MSG">vccin_en.vhd(30)</a><!@TM:1653398428> | Unbuffered I/O VCCIN_PWRGD.un10_output which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:78:24:78:66:@W:FX689:@XP_MSG">pch_pwrok.vhd(78)</a><!@TM:1653398428> | Unbuffered I/O PCH_PWRGD.un1_pch_pwrok_i_o3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd:30:22:30:152:@W:FX689:@XP_MSG">vccin_en.vhd(30)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.N_57_i which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd:30:22:30:152:@W:FX689:@XP_MSG">vccin_en.vhd(30)</a><!@TM:1653398428> | Unbuffered I/O VCCIN_PWRGD.un10_output_3_0_a2_2 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <!@TM:1653398428> | Unbuffered I/O PRIMARY_VOLTAGES_EN.N_62_0_i which could cause problems in P&R </font> 
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd:30:22:30:152:@W:FX689:@XP_MSG">vccin_en.vhd(30)</a><!@TM:1653398428> | Unbuffered I/O VCCIN_PWRGD.un10_output_3_0_a2_2 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd:30:22:30:152:@W:FX689:@XP_MSG">vccin_en.vhd(30)</a><!@TM:1653398428> | Unbuffered I/O VCCIN_PWRGD.un10_output_3_0_a2_2 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <!@TM:1653398428> | Unbuffered I/O PRIMARY_VOLTAGES_EN.N_62_0_i which could cause problems in P&R </font> 
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:413:19:413:45:@W:FX689:@XP_MSG">top.vhd(413)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.slp_s3n_signal_i_o3_1 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:119:4:119:20:@W:FX689:@XP_MSG">pch_pwrok.vhd(119)</a><!@TM:1653398428> | Unbuffered I/O PCH_PWRGD.count_0_sqmuxa_0_a3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:101:9:101:23:@W:FX689:@XP_MSG">pch_pwrok.vhd(101)</a><!@TM:1653398428> | Unbuffered I/O PCH_PWRGD.curr_state_0_sqmuxa_0_a3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd:30:22:30:152:@W:FX689:@XP_MSG">vccin_en.vhd(30)</a><!@TM:1653398428> | Unbuffered I/O VCCIN_PWRGD.un10_output which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:78:24:78:66:@W:FX689:@XP_MSG">pch_pwrok.vhd(78)</a><!@TM:1653398428> | Unbuffered I/O PCH_PWRGD.un1_pch_pwrok_i_o3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd:30:22:30:152:@W:FX689:@XP_MSG">vccin_en.vhd(30)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.N_57_i which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd:30:22:30:152:@W:FX689:@XP_MSG">vccin_en.vhd(30)</a><!@TM:1653398428> | Unbuffered I/O VCCIN_PWRGD.un10_output_3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:120:4:120:20:@W:FX689:@XP_MSG">vpp_vddq.vhd(120)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.count_2_0_sqmuxa_0_a3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:101:4:101:17:@W:FX689:@XP_MSG">vpp_vddq.vhd(101)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.curr_state_2_0_sqmuxa_0_a3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un1_curr_state11_2_i_a3_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:99:3:99:7:@W:FX689:@XP_MSG">vpp_vddq.vhd(99)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.curr_state_2_4_1_0_.m6_i_o3_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:83:4:83:20:@W:FX689:@XP_MSG">vpp_vddq.vhd(83)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.curr_state_1_sqmuxa_1_i_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:56:3:56:7:@W:FX689:@XP_MSG">vpp_vddq.vhd(56)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.curr_state_7_0_a3_0_a3[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:83:4:83:20:@W:FX689:@XP_MSG">vpp_vddq.vhd(83)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.count_1_sqmuxa_i_0_o2_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:44:22:44:56:@W:FX689:@XP_MSG">vpp_vddq.vhd(44)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un1_vddq_en which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:44:22:44:56:@W:FX689:@XP_MSG">vpp_vddq.vhd(44)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un1_vddq_en which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.un2_vpp_en_0_i which could cause problems in P&R </font> 
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:98:3:98:7:@W:FX689:@XP_MSG">pch_pwrok.vhd(98)</a><!@TM:1653398428> | Unbuffered I/O PCH_PWRGD.curr_state_7_1_0_.m6_0_a2 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1653398428> | Unbuffered I/O PCH_PWRGD.un1_curr_state10_i_a3_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1653398428> | Unbuffered I/O PCH_PWRGD.un1_count_1_sqmuxa_0_a3_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:413:19:413:45:@W:FX689:@XP_MSG">top.vhd(413)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.slp_s3n_signal_i_o3_1 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:418:20:418:46:@W:FX689:@XP_MSG">top.vhd(418)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.VCCST_EN_i_o3_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd:30:22:30:152:@W:FX689:@XP_MSG">vccin_en.vhd(30)</a><!@TM:1653398428> | Unbuffered I/O VCCIN_PWRGD.un10_output_3_0_a2_2 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <!@TM:1653398428> | Unbuffered I/O PRIMARY_VOLTAGES_EN.N_62_0_i which could cause problems in P&R </font> 
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter[27] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter[28] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter[29] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter[30] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter[31] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter[12] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter[13] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter[14] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter[15] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter[16] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter[17] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter[18] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter[19] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter[20] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter[21] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter[22] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter[23] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter[24] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter[25] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter[26] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter[7] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter[8] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter[9] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter[10] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter[11] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.tmp_1 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.curr_state[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O RSMRST_PWRGD.curr_state[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O RSMRST_PWRGD.RSMRSTn which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1653398428> | Unbuffered I/O PCH_PWRGD.curr_state[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1653398428> | Unbuffered I/O PCH_PWRGD.curr_state[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.curr_state[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.curr_state[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.curr_state[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.curr_state[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.curr_state[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O RSMRST_PWRGD.curr_state[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1653398428> | Unbuffered I/O PCH_PWRGD.count[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1653398428> | Unbuffered I/O PCH_PWRGD.count[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.curr_state_2[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.curr_state_2[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1653398428> | Unbuffered I/O PCH_PWRGD.count[5] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1653398428> | Unbuffered I/O PCH_PWRGD.count[4] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1653398428> | Unbuffered I/O PCH_PWRGD.count[3] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1653398428> | Unbuffered I/O PCH_PWRGD.count[2] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1653398428> | Unbuffered I/O PCH_PWRGD.count[8] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1653398428> | Unbuffered I/O PCH_PWRGD.count[7] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1653398428> | Unbuffered I/O PCH_PWRGD.count[6] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1653398428> | Unbuffered I/O PCH_PWRGD.count[12] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1653398428> | Unbuffered I/O PCH_PWRGD.count[11] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1653398428> | Unbuffered I/O PCH_PWRGD.count[10] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1653398428> | Unbuffered I/O PCH_PWRGD.count[9] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1653398428> | Unbuffered I/O PCH_PWRGD.count[15] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1653398428> | Unbuffered I/O PCH_PWRGD.count[14] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1653398428> | Unbuffered I/O PCH_PWRGD.count[13] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.count[2] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.count[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.count[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1653398428> | Unbuffered I/O PCH_PWRGD.delayed_vccin_ok which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.count[6] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.count[5] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.count[4] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.count[3] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.count[9] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.count[8] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.count[7] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.count[13] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.count[12] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.count[11] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.count[10] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.count_2[10] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.count[15] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.count[14] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.count_2[14] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.count_2[13] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.count_2[12] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.count_2[11] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.count_2[2] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.count_2[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.count_2[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.count_2[15] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.count_2[5] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.count_2[4] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.count_2[3] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.count_2[8] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.count_2[7] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.count_2[6] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.count[16] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.count[17] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.delayed_vddq_pwrgd which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.delayed_vddq_ok which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.count_2[9] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.count[11] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.count[12] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.count[13] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.count[14] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.count[15] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.count[6] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.count[7] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.count[8] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.count[9] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.count[10] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.count[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.count[2] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.count[3] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.count[4] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.count[5] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.count[8] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.count[9] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.count[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.count[4] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.count[5] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.count[6] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.count[7] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.count[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.count[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.count[2] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.count[3] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.count[12] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.count[13] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.count[14] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.count[15] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O RSMRST_PWRGD.count[9] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.count[10] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.count[11] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O RSMRST_PWRGD.count[5] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O RSMRST_PWRGD.count[6] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O RSMRST_PWRGD.count[7] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O RSMRST_PWRGD.count[8] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O RSMRST_PWRGD.count[2] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O RSMRST_PWRGD.count[3] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O RSMRST_PWRGD.count[4] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O RSMRST_PWRGD.count[14] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O RSMRST_PWRGD.count[15] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O RSMRST_PWRGD.count[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O RSMRST_PWRGD.count[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O RSMRST_PWRGD.count[11] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O RSMRST_PWRGD.count[12] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O RSMRST_PWRGD.count[13] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O RSMRST_PWRGD.count[10] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.curr_state[2] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.DSW_PWROK which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.HDA_SDO_ATP which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter[6] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter[5] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter[4] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter[3] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter[2] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1653398428> | Unbuffered I/O COUNTER.counter[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <!@TM:1653398428> | Unbuffered I/O PCH_PWRGD.N_65_i which could cause problems in P&R </font> 
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1653398428> | Unbuffered I/O RSMRST_PWRGD.RSMRSTn_latmux which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:98:3:98:7:@W:FX689:@XP_MSG">pch_pwrok.vhd(98)</a><!@TM:1653398428> | Unbuffered I/O PCH_PWRGD.curr_state_7_1_0_.m6_0_a2 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1653398428> | Unbuffered I/O PCH_PWRGD.un1_curr_state10_i_a3_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1653398428> | Unbuffered I/O PCH_PWRGD.un1_count_1_sqmuxa_0_a3_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:418:20:418:46:@W:FX689:@XP_MSG">top.vhd(418)</a><!@TM:1653398428> | Unbuffered I/O VPP_VDDQ.VCCST_EN_i_o3_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1653398428> | Unbuffered I/O DSW_PWRGD.DSW_PWROK_latmux which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd:30:22:30:152:@W:FX689:@XP_MSG">vccin_en.vhd(30)</a><!@TM:1653398428> | Unbuffered I/O VCCIN_PWRGD.un10_output_3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:437:1:437:9:@W:FX689:@XP_MSG">top.vhd(437)</a><!@TM:1653398428> | Unbuffered I/O POWERLED which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1653398428> | Unbuffered I/O HDA_STRAP.HDA_SDO_ATP_latmux which could cause problems in P&R </font>
@N:<a href="@N:FX1017:@XP_HELP">FX1017</a> : <!@TM:1653398428> | SB_GB inserted on the net HDA_STRAP.count_en. 
@N:<a href="@N:FX1017:@XP_HELP">FX1017</a> : <!@TM:1653398428> | SB_GB inserted on the net VPP_VDDQ.delayed_vddq_pwrgd_en. 

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 142MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 142MB)

@N:<a href="@N:MT611:@XP_HELP">MT611</a> : <!@TM:1653398428> | Automatically generated clock counter_block|tmp_derived_clock is not used and is being removed 


@S |Clock Optimization Summary


<a name=clockReport8></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

1 non-gated/non-generated clock tree(s) driving 150 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
117 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance           
--------------------------------------------------------------------------------------------------
<a href="@|S:FPGA_OSC@|E:PCH_PWRGD.delayed_vccin_ok@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       FPGA_OSC            port                   150        PCH_PWRGD.delayed_vccin_ok
==================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 112MB peak: 142MB)

Writing Analyst data base C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\synwork\SBCTI22WORK3_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 138MB peak: 142MB)

Writing EDIF Netlist and constraint files
@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1653398428> | The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns. 
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1653398428> | Synopsys Constraint File capacitance units using default value of 1pF  
@N:<a href="@N:FX1056:@XP_HELP">FX1056</a> : <!@TM:1653398428> | Writing EDF file: C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\SBCTI22WORK3.edf 
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 140MB peak: 142MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 139MB peak: 142MB)

Warning: Found 127 combinational loops!
         Loop details will only be printed for 100 loops.
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net VPP_VDDQ.curr_state[1]</font> 
1) instance curr_state_RNI67MK[1] (in view: work.vpp_vddq_block(netlist)), output net curr_state[1] (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.curr_state[1]
    input  pin VPP_VDDQ.curr_state_RNI67MK[1]/I1
    instance   VPP_VDDQ.curr_state_RNI67MK[1] (cell SB_LUT4)
    output pin VPP_VDDQ.curr_state_RNI67MK[1]/O
    net        VPP_VDDQ.curr_state[1]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net VPP_VDDQ.count_en</font> 
2) instance curr_state_RNIBJDJ[1] (in view: work.vpp_vddq_block(netlist)), output net count_en (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.count_en
    input  pin VPP_VDDQ.count_RNII7K71[3]/I1
    instance   VPP_VDDQ.count_RNII7K71[3] (cell SB_LUT4)
    output pin VPP_VDDQ.count_RNII7K71[3]/O
    net        VPP_VDDQ.count[3]
    input  pin VPP_VDDQ.count_RNI[3]/I0
    instance   VPP_VDDQ.count_RNI[3] (cell SB_LUT4)
    output pin VPP_VDDQ.count_RNI[3]/O
    net        VPP_VDDQ.un13_clk_100khz_8
    input  pin VPP_VDDQ.count_RNIFSRS_3[1]/I0
    instance   VPP_VDDQ.count_RNIFSRS_3[1] (cell SB_LUT4)
    output pin VPP_VDDQ.count_RNIFSRS_3[1]/O
    net        VPP_VDDQ.un13_clk_100khz_i
    input  pin VPP_VDDQ.curr_state_RNI67MK[1]/I2
    instance   VPP_VDDQ.curr_state_RNI67MK[1] (cell SB_LUT4)
    output pin VPP_VDDQ.curr_state_RNI67MK[1]/O
    net        VPP_VDDQ.curr_state[1]
    input  pin VPP_VDDQ.curr_state_RNIBJDJ[1]/I1
    instance   VPP_VDDQ.curr_state_RNIBJDJ[1] (cell SB_LUT4)
    output pin VPP_VDDQ.curr_state_RNIBJDJ[1]/O
    net        VPP_VDDQ.count_en
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net VPP_VDDQ.un13_clk_100khz_i</font> 
3) instance count_RNIFSRS_3[1] (in view: work.vpp_vddq_block(netlist)), output net un13_clk_100khz_i (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.un13_clk_100khz_i
    input  pin VPP_VDDQ.un4_count_1_cry_2_c_RNI19OA/I0
    instance   VPP_VDDQ.un4_count_1_cry_2_c_RNI19OA (cell SB_LUT4)
    output pin VPP_VDDQ.un4_count_1_cry_2_c_RNI19OA/O
    net        VPP_VDDQ.count_rst_8
    input  pin VPP_VDDQ.count_RNII7K71[3]/I2
    instance   VPP_VDDQ.count_RNII7K71[3] (cell SB_LUT4)
    output pin VPP_VDDQ.count_RNII7K71[3]/O
    net        VPP_VDDQ.count[3]
    input  pin VPP_VDDQ.count_RNI[3]/I0
    instance   VPP_VDDQ.count_RNI[3] (cell SB_LUT4)
    output pin VPP_VDDQ.count_RNI[3]/O
    net        VPP_VDDQ.un13_clk_100khz_8
    input  pin VPP_VDDQ.count_RNIFSRS_3[1]/I0
    instance   VPP_VDDQ.count_RNIFSRS_3[1] (cell SB_LUT4)
    output pin VPP_VDDQ.count_RNIFSRS_3[1]/O
    net        VPP_VDDQ.un13_clk_100khz_i
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net VPP_VDDQ.count[3]</font> 
4) instance count_RNII7K71[3] (in view: work.vpp_vddq_block(netlist)), output net count[3] (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.count[3]
    input  pin VPP_VDDQ.un4_count_1_cry_2_c_RNI19OA/I1
    instance   VPP_VDDQ.un4_count_1_cry_2_c_RNI19OA (cell SB_LUT4)
    output pin VPP_VDDQ.un4_count_1_cry_2_c_RNI19OA/O
    net        VPP_VDDQ.count_rst_8
    input  pin VPP_VDDQ.count_RNII7K71[3]/I2
    instance   VPP_VDDQ.count_RNII7K71[3] (cell SB_LUT4)
    output pin VPP_VDDQ.count_RNII7K71[3]/O
    net        VPP_VDDQ.count[3]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net VPP_VDDQ.count[2]</font> 
5) instance count_RNIG4J71[2] (in view: work.vpp_vddq_block(netlist)), output net count[2] (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.count[2]
    input  pin VPP_VDDQ.un4_count_1_cry_1_c_RNI07NA/I1
    instance   VPP_VDDQ.un4_count_1_cry_1_c_RNI07NA (cell SB_LUT4)
    output pin VPP_VDDQ.un4_count_1_cry_1_c_RNI07NA/O
    net        VPP_VDDQ.count_rst_7
    input  pin VPP_VDDQ.count_RNIG4J71[2]/I2
    instance   VPP_VDDQ.count_RNIG4J71[2] (cell SB_LUT4)
    output pin VPP_VDDQ.count_RNIG4J71[2]/O
    net        VPP_VDDQ.count[2]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net VPP_VDDQ.un4_count_1_axb_1</font> 
6) instance count_RNIFSRS_0[1] (in view: work.vpp_vddq_block(netlist)), output net un4_count_1_axb_1 (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.un4_count_1_axb_1
    input  pin VPP_VDDQ.count_RNI[1]/I1
    instance   VPP_VDDQ.count_RNI[1] (cell SB_LUT4)
    output pin VPP_VDDQ.count_RNI[1]/O
    net        VPP_VDDQ.count_rst_6
    input  pin VPP_VDDQ.count_RNIFSRS_0[1]/I0
    instance   VPP_VDDQ.count_RNIFSRS_0[1] (cell SB_LUT4)
    output pin VPP_VDDQ.count_RNIFSRS_0[1]/O
    net        VPP_VDDQ.un4_count_1_axb_1
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net VPP_VDDQ.count[0]</font> 
7) instance count_RNIERRS[0] (in view: work.vpp_vddq_block(netlist)), output net count[0] (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.count[0]
    input  pin VPP_VDDQ.count_RNI[0]/I1
    instance   VPP_VDDQ.count_RNI[0] (cell SB_LUT4)
    output pin VPP_VDDQ.count_RNI[0]/O
    net        VPP_VDDQ.count_rst_5
    input  pin VPP_VDDQ.count_RNIERRS[0]/I2
    instance   VPP_VDDQ.count_RNIERRS[0] (cell SB_LUT4)
    output pin VPP_VDDQ.count_RNIERRS[0]/O
    net        VPP_VDDQ.count[0]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net VPP_VDDQ.count[4]</font> 
8) instance count_RNIKAL71[4] (in view: work.vpp_vddq_block(netlist)), output net count[4] (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.count[4]
    input  pin VPP_VDDQ.un4_count_1_cry_3_c_RNI2BPA/I1
    instance   VPP_VDDQ.un4_count_1_cry_3_c_RNI2BPA (cell SB_LUT4)
    output pin VPP_VDDQ.un4_count_1_cry_3_c_RNI2BPA/O
    net        VPP_VDDQ.count_rst_9
    input  pin VPP_VDDQ.count_RNIKAL71[4]/I2
    instance   VPP_VDDQ.count_RNIKAL71[4] (cell SB_LUT4)
    output pin VPP_VDDQ.count_RNIKAL71[4]/O
    net        VPP_VDDQ.count[4]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net VPP_VDDQ.count[5]</font> 
9) instance count_RNIMDM71[5] (in view: work.vpp_vddq_block(netlist)), output net count[5] (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.count[5]
    input  pin VPP_VDDQ.un4_count_1_cry_4_c_RNI3DQA/I1
    instance   VPP_VDDQ.un4_count_1_cry_4_c_RNI3DQA (cell SB_LUT4)
    output pin VPP_VDDQ.un4_count_1_cry_4_c_RNI3DQA/O
    net        VPP_VDDQ.count_rst_10
    input  pin VPP_VDDQ.count_RNIMDM71[5]/I2
    instance   VPP_VDDQ.count_RNIMDM71[5] (cell SB_LUT4)
    output pin VPP_VDDQ.count_RNIMDM71[5]/O
    net        VPP_VDDQ.count[5]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net VPP_VDDQ.count[7]</font> 
10) instance count_RNIQJO71[7] (in view: work.vpp_vddq_block(netlist)), output net count[7] (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.count[7]
    input  pin VPP_VDDQ.un4_count_1_cry_6_c_RNI5HSA/I1
    instance   VPP_VDDQ.un4_count_1_cry_6_c_RNI5HSA (cell SB_LUT4)
    output pin VPP_VDDQ.un4_count_1_cry_6_c_RNI5HSA/O
    net        VPP_VDDQ.count_rst_12
    input  pin VPP_VDDQ.count_RNIQJO71[7]/I2
    instance   VPP_VDDQ.count_RNIQJO71[7] (cell SB_LUT4)
    output pin VPP_VDDQ.count_RNIQJO71[7]/O
    net        VPP_VDDQ.count[7]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net VPP_VDDQ.count[6]</font> 
11) instance count_RNIOGN71[6] (in view: work.vpp_vddq_block(netlist)), output net count[6] (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.count[6]
    input  pin VPP_VDDQ.un4_count_1_cry_5_c_RNI4FRA/I1
    instance   VPP_VDDQ.un4_count_1_cry_5_c_RNI4FRA (cell SB_LUT4)
    output pin VPP_VDDQ.un4_count_1_cry_5_c_RNI4FRA/O
    net        VPP_VDDQ.count_rst_11
    input  pin VPP_VDDQ.count_RNIOGN71[6]/I2
    instance   VPP_VDDQ.count_RNIOGN71[6] (cell SB_LUT4)
    output pin VPP_VDDQ.count_RNIOGN71[6]/O
    net        VPP_VDDQ.count[6]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net VPP_VDDQ.count[11]</font> 
12) instance count_RNIGSFR[11] (in view: work.vpp_vddq_block(netlist)), output net count[11] (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.count[11]
    input  pin VPP_VDDQ.un4_count_1_cry_10_c_RNIG6C/I1
    instance   VPP_VDDQ.un4_count_1_cry_10_c_RNIG6C (cell SB_LUT4)
    output pin VPP_VDDQ.un4_count_1_cry_10_c_RNIG6C/O
    net        VPP_VDDQ.count_rst_0
    input  pin VPP_VDDQ.count_RNIGSFR[11]/I2
    instance   VPP_VDDQ.count_RNIGSFR[11] (cell SB_LUT4)
    output pin VPP_VDDQ.count_RNIGSFR[11]/O
    net        VPP_VDDQ.count[11]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net VPP_VDDQ.count[10]</font> 
13) instance count_RNI7C361[10] (in view: work.vpp_vddq_block(netlist)), output net count[10] (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.count[10]
    input  pin VPP_VDDQ.un4_count_1_cry_9_c_RNI8NVA/I1
    instance   VPP_VDDQ.un4_count_1_cry_9_c_RNI8NVA (cell SB_LUT4)
    output pin VPP_VDDQ.un4_count_1_cry_9_c_RNI8NVA/O
    net        VPP_VDDQ.count_rst
    input  pin VPP_VDDQ.count_RNI7C361[10]/I2
    instance   VPP_VDDQ.count_RNI7C361[10] (cell SB_LUT4)
    output pin VPP_VDDQ.count_RNI7C361[10]/O
    net        VPP_VDDQ.count[10]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net VPP_VDDQ.count[9]</font> 
14) instance count_RNIUPQ71[9] (in view: work.vpp_vddq_block(netlist)), output net count[9] (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.count[9]
    input  pin VPP_VDDQ.un4_count_1_cry_8_c_RNI7LUA/I1
    instance   VPP_VDDQ.un4_count_1_cry_8_c_RNI7LUA (cell SB_LUT4)
    output pin VPP_VDDQ.un4_count_1_cry_8_c_RNI7LUA/O
    net        VPP_VDDQ.count_rst_14
    input  pin VPP_VDDQ.count_RNIUPQ71[9]/I2
    instance   VPP_VDDQ.count_RNIUPQ71[9] (cell SB_LUT4)
    output pin VPP_VDDQ.count_RNIUPQ71[9]/O
    net        VPP_VDDQ.count[9]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net VPP_VDDQ.count[8]</font> 
15) instance count_RNISMP71[8] (in view: work.vpp_vddq_block(netlist)), output net count[8] (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.count[8]
    input  pin VPP_VDDQ.un4_count_1_cry_7_c_RNI6JTA/I1
    instance   VPP_VDDQ.un4_count_1_cry_7_c_RNI6JTA (cell SB_LUT4)
    output pin VPP_VDDQ.un4_count_1_cry_7_c_RNI6JTA/O
    net        VPP_VDDQ.count_rst_13
    input  pin VPP_VDDQ.count_RNISMP71[8]/I2
    instance   VPP_VDDQ.count_RNISMP71[8] (cell SB_LUT4)
    output pin VPP_VDDQ.count_RNISMP71[8]/O
    net        VPP_VDDQ.count[8]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net VPP_VDDQ.count[12]</font> 
16) instance count_RNIIVGR[12] (in view: work.vpp_vddq_block(netlist)), output net count[12] (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.count[12]
    input  pin VPP_VDDQ.un4_count_1_cry_11_c_RNIH8D/I1
    instance   VPP_VDDQ.un4_count_1_cry_11_c_RNIH8D (cell SB_LUT4)
    output pin VPP_VDDQ.un4_count_1_cry_11_c_RNIH8D/O
    net        VPP_VDDQ.count_rst_1
    input  pin VPP_VDDQ.count_RNIIVGR[12]/I2
    instance   VPP_VDDQ.count_RNIIVGR[12] (cell SB_LUT4)
    output pin VPP_VDDQ.count_RNIIVGR[12]/O
    net        VPP_VDDQ.count[12]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net VPP_VDDQ.count[15]</font> 
17) instance count_RNIO8KR[15] (in view: work.vpp_vddq_block(netlist)), output net count[15] (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.count[15]
    input  pin VPP_VDDQ.un4_count_1_cry_14_c_RNIKEG/I0
    instance   VPP_VDDQ.un4_count_1_cry_14_c_RNIKEG (cell SB_LUT4)
    output pin VPP_VDDQ.un4_count_1_cry_14_c_RNIKEG/O
    net        VPP_VDDQ.un4_count_1_cry_14_c_RNIKEG
    input  pin VPP_VDDQ.count_RNIO8KR[15]/I2
    instance   VPP_VDDQ.count_RNIO8KR[15] (cell SB_LUT4)
    output pin VPP_VDDQ.count_RNIO8KR[15]/O
    net        VPP_VDDQ.count[15]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net VPP_VDDQ.count[14]</font> 
18) instance count_RNIM5JR[14] (in view: work.vpp_vddq_block(netlist)), output net count[14] (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.count[14]
    input  pin VPP_VDDQ.un4_count_1_cry_13_c_RNIJCF/I1
    instance   VPP_VDDQ.un4_count_1_cry_13_c_RNIJCF (cell SB_LUT4)
    output pin VPP_VDDQ.un4_count_1_cry_13_c_RNIJCF/O
    net        VPP_VDDQ.count_rst_3
    input  pin VPP_VDDQ.count_RNIM5JR[14]/I2
    instance   VPP_VDDQ.count_RNIM5JR[14] (cell SB_LUT4)
    output pin VPP_VDDQ.count_RNIM5JR[14]/O
    net        VPP_VDDQ.count[14]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net VPP_VDDQ.count[13]</font> 
19) instance count_RNIK2IR[13] (in view: work.vpp_vddq_block(netlist)), output net count[13] (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.count[13]
    input  pin VPP_VDDQ.un4_count_1_cry_13_c/I0
    instance   VPP_VDDQ.un4_count_1_cry_13_c (cell SB_CARRY)
    output pin VPP_VDDQ.un4_count_1_cry_13_c/CO
    net        VPP_VDDQ.un4_count_1_cry_13
    input  pin VPP_VDDQ.un4_count_1_cry_13_c_RNIJCF/I3
    instance   VPP_VDDQ.un4_count_1_cry_13_c_RNIJCF (cell SB_LUT4)
    output pin VPP_VDDQ.un4_count_1_cry_13_c_RNIJCF/O
    net        VPP_VDDQ.count_rst_3
    input  pin VPP_VDDQ.count_RNIM5JR[14]/I2
    instance   VPP_VDDQ.count_RNIM5JR[14] (cell SB_LUT4)
    output pin VPP_VDDQ.count_RNIM5JR[14]/O
    net        VPP_VDDQ.count[14]
    input  pin VPP_VDDQ.un4_count_1_cry_14_c/I0
    instance   VPP_VDDQ.un4_count_1_cry_14_c (cell SB_CARRY)
    output pin VPP_VDDQ.un4_count_1_cry_14_c/CO
    net        VPP_VDDQ.un4_count_1_cry_14
    input  pin VPP_VDDQ.un4_count_1_cry_14_c_RNIKEG/I3
    instance   VPP_VDDQ.un4_count_1_cry_14_c_RNIKEG (cell SB_LUT4)
    output pin VPP_VDDQ.un4_count_1_cry_14_c_RNIKEG/O
    net        VPP_VDDQ.un4_count_1_cry_14_c_RNIKEG
    input  pin VPP_VDDQ.count_RNIO8KR[15]/I2
    instance   VPP_VDDQ.count_RNIO8KR[15] (cell SB_LUT4)
    output pin VPP_VDDQ.count_RNIO8KR[15]/O
    net        VPP_VDDQ.count[15]
    input  pin VPP_VDDQ.count_RNI[15]/I0
    instance   VPP_VDDQ.count_RNI[15] (cell SB_LUT4)
    output pin VPP_VDDQ.count_RNI[15]/O
    net        VPP_VDDQ.un13_clk_100khz_11
    input  pin VPP_VDDQ.count_RNIFSRS_3[1]/I3
    instance   VPP_VDDQ.count_RNIFSRS_3[1] (cell SB_LUT4)
    output pin VPP_VDDQ.count_RNIFSRS_3[1]/O
    net        VPP_VDDQ.un13_clk_100khz_i
    input  pin VPP_VDDQ.curr_state_RNI67MK[1]/I2
    instance   VPP_VDDQ.curr_state_RNI67MK[1] (cell SB_LUT4)
    output pin VPP_VDDQ.curr_state_RNI67MK[1]/O
    net        VPP_VDDQ.curr_state[1]
    input  pin VPP_VDDQ.curr_state_RNIBJDJ[1]/I1
    instance   VPP_VDDQ.curr_state_RNIBJDJ[1] (cell SB_LUT4)
    output pin VPP_VDDQ.curr_state_RNIBJDJ[1]/O
    net        VPP_VDDQ.count_en
    input  pin VPP_VDDQ.count_RNIK2IR[13]/I1
    instance   VPP_VDDQ.count_RNIK2IR[13] (cell SB_LUT4)
    output pin VPP_VDDQ.count_RNIK2IR[13]/O
    net        VPP_VDDQ.count[13]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net VPP_VDDQ.curr_state_2[0]</font> 
20) instance curr_state_2_RNIUHRH[0] (in view: work.vpp_vddq_block(netlist)), output net curr_state_2[0] (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.curr_state_2[0]
    input  pin VPP_VDDQ.curr_state_2_RNI[0]/I0
    instance   VPP_VDDQ.curr_state_2_RNI[0] (cell SB_LUT4)
    output pin VPP_VDDQ.curr_state_2_RNI[0]/O
    net        VPP_VDDQ.N_1766_i
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0/I0
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m4_0 (cell SB_LUT4)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0/O
    net        VPP_VDDQ.curr_state_2_4[0]
    input  pin VPP_VDDQ.curr_state_2_RNIUHRH[0]/I1
    instance   VPP_VDDQ.curr_state_2_RNIUHRH[0] (cell SB_LUT4)
    output pin VPP_VDDQ.curr_state_2_RNIUHRH[0]/O
    net        VPP_VDDQ.curr_state_2[0]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net VPP_VDDQ.N_1768_i</font> 
21) instance count_2_RNI[0] (in view: work.vpp_vddq_block(netlist)), output net N_1768_i (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.N_1768_i
    input  pin VPP_VDDQ.un1_count_2_1_cry_11_c_RNIDTC33/I0
    instance   VPP_VDDQ.un1_count_2_1_cry_11_c_RNIDTC33 (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_11_c_RNIDTC33/O
    net        VPP_VDDQ.N_4_0
    input  pin VPP_VDDQ.count_2_RNIQ2KH4[0]/I0
    instance   VPP_VDDQ.count_2_RNIQ2KH4[0] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNIQ2KH4[0]/O
    net        VPP_VDDQ.count_2[0]
    input  pin VPP_VDDQ.count_2_RNI[0]/I0
    instance   VPP_VDDQ.count_2_RNI[0] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNI[0]/O
    net        VPP_VDDQ.N_1768_i
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net VPP_VDDQ.count_2_RNIE67E1_0[1]</font> 
22) instance count_2_RNIE67E1_0[1] (in view: work.vpp_vddq_block(netlist)), output net count_2_RNIE67E1_0[1] (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.count_2_RNIE67E1_0[1]
    input  pin VPP_VDDQ.count_2_RNIE67E1[1]/I1
    instance   VPP_VDDQ.count_2_RNIE67E1[1] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNIE67E1[1]/O
    net        VPP_VDDQ.un1_count_2_1_axb_1
    input  pin VPP_VDDQ.count_2_RNIE67E1_0[1]/I1
    instance   VPP_VDDQ.count_2_RNIE67E1_0[1] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNIE67E1_0[1]/O
    net        VPP_VDDQ.count_2_RNIE67E1_0[1]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net VPP_VDDQ.curr_state_2[1]</font> 
23) instance curr_state_2_RNINPBA[1] (in view: work.vpp_vddq_block(netlist)), output net curr_state_2[1] (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.curr_state_2[1]
    input  pin VPP_VDDQ.curr_state_2_RNI[1]/I0
    instance   VPP_VDDQ.curr_state_2_RNI[1] (cell SB_LUT4)
    output pin VPP_VDDQ.curr_state_2_RNI[1]/O
    net        VPP_VDDQ.N_1785_i
    input  pin VPP_VDDQ.curr_state_2_RNINUSC[0]/I0
    instance   VPP_VDDQ.curr_state_2_RNINUSC[0] (cell SB_LUT4)
    output pin VPP_VDDQ.curr_state_2_RNINUSC[0]/O
    net        VPP_VDDQ.count_2_0_sqmuxa
    input  pin VPP_VDDQ.count_2_RNIE67E1[1]/I2
    instance   VPP_VDDQ.count_2_RNIE67E1[1] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNIE67E1[1]/O
    net        VPP_VDDQ.un1_count_2_1_axb_1
    input  pin VPP_VDDQ.count_2_RNIE67E1_0[1]/I1
    instance   VPP_VDDQ.count_2_RNIE67E1_0[1] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNIE67E1_0[1]/O
    net        VPP_VDDQ.count_2_RNIE67E1_0[1]
    input  pin VPP_VDDQ.count_2_RNI[15]/I0
    instance   VPP_VDDQ.count_2_RNI[15] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNI[15]/O
    net        VPP_VDDQ.m11_e_0_10
    input  pin VPP_VDDQ.un1_count_2_1_cry_11_c_RNIDTC33/I1
    instance   VPP_VDDQ.un1_count_2_1_cry_11_c_RNIDTC33 (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_11_c_RNIDTC33/O
    net        VPP_VDDQ.N_4_0
    input  pin VPP_VDDQ.count_2_RNIQ2KH4[0]/I0
    instance   VPP_VDDQ.count_2_RNIQ2KH4[0] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNIQ2KH4[0]/O
    net        VPP_VDDQ.count_2[0]
    input  pin VPP_VDDQ.count_2_RNI[0]/I0
    instance   VPP_VDDQ.count_2_RNI[0] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNI[0]/O
    net        VPP_VDDQ.N_1768_i
    input  pin VPP_VDDQ.count_2_RNIA0ACK[11]/I0
    instance   VPP_VDDQ.count_2_RNIA0ACK[11] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNIA0ACK[11]/O
    net        VPP_VDDQ.N_114
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0/I1
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m4_0 (cell SB_LUT4)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0/O
    net        VPP_VDDQ.curr_state_2_4[0]
    input  pin VPP_VDDQ.curr_state_2_RNIUHRH[0]/I1
    instance   VPP_VDDQ.curr_state_2_RNIUHRH[0] (cell SB_LUT4)
    output pin VPP_VDDQ.curr_state_2_RNIUHRH[0]/O
    net        VPP_VDDQ.curr_state_2[0]
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_o3_0/I0
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m6_i_o3_0 (cell SB_LUT4)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_o3_0/O
    net        VPP_VDDQ.G_1582
    input  pin VPP_VDDQ.curr_state_2_RNINPBA[1]/I0
    instance   VPP_VDDQ.curr_state_2_RNINPBA[1] (cell SB_LUT4)
    output pin VPP_VDDQ.curr_state_2_RNINPBA[1]/O
    net        VPP_VDDQ.curr_state_2[1]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net VPP_VDDQ.m6_i_o3_0</font> 
24) instance curr_state_2_4_1_0_.m6_i_o3_0 (in view: work.vpp_vddq_block(netlist)), output net m6_i_o3_0 (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.G_1582
    input  pin VPP_VDDQ.curr_state_2_RNI2IA01[0]/I1
    instance   VPP_VDDQ.curr_state_2_RNI2IA01[0] (cell SB_LUT4)
    output pin VPP_VDDQ.curr_state_2_RNI2IA01[0]/O
    net        VPP_VDDQ.curr_state_2_RNI2IA01[0]
    input  pin VPP_VDDQ.count_2_RNIE67E1[1]/I3
    instance   VPP_VDDQ.count_2_RNIE67E1[1] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNIE67E1[1]/O
    net        VPP_VDDQ.un1_count_2_1_axb_1
    input  pin VPP_VDDQ.count_2_RNIE67E1_0[1]/I1
    instance   VPP_VDDQ.count_2_RNIE67E1_0[1] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNIE67E1_0[1]/O
    net        VPP_VDDQ.count_2_RNIE67E1_0[1]
    input  pin VPP_VDDQ.count_2_RNI[15]/I0
    instance   VPP_VDDQ.count_2_RNI[15] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNI[15]/O
    net        VPP_VDDQ.m11_e_0_10
    input  pin VPP_VDDQ.un1_count_2_1_cry_11_c_RNIDTC33/I1
    instance   VPP_VDDQ.un1_count_2_1_cry_11_c_RNIDTC33 (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_11_c_RNIDTC33/O
    net        VPP_VDDQ.N_4_0
    input  pin VPP_VDDQ.count_2_RNIQ2KH4[0]/I0
    instance   VPP_VDDQ.count_2_RNIQ2KH4[0] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNIQ2KH4[0]/O
    net        VPP_VDDQ.count_2[0]
    input  pin VPP_VDDQ.count_2_RNI[0]/I0
    instance   VPP_VDDQ.count_2_RNI[0] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNI[0]/O
    net        VPP_VDDQ.N_1768_i
    input  pin VPP_VDDQ.count_2_RNIA0ACK[11]/I0
    instance   VPP_VDDQ.count_2_RNIA0ACK[11] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNIA0ACK[11]/O
    net        VPP_VDDQ.N_114
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0/I1
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m4_0 (cell SB_LUT4)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0/O
    net        VPP_VDDQ.curr_state_2_4[0]
    input  pin VPP_VDDQ.curr_state_2_RNIUHRH[0]/I1
    instance   VPP_VDDQ.curr_state_2_RNIUHRH[0] (cell SB_LUT4)
    output pin VPP_VDDQ.curr_state_2_RNIUHRH[0]/O
    net        VPP_VDDQ.curr_state_2[0]
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_o3_0/I0
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m6_i_o3_0 (cell SB_LUT4)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_o3_0/O
    net        VPP_VDDQ.G_1582
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net VPP_VDDQ.count_2[0]</font> 
25) instance count_2_RNIQ2KH4[0] (in view: work.vpp_vddq_block(netlist)), output net count_2[0] (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.count_2[0]
    input  pin VPP_VDDQ.count_2_RNIE67E1_0[1]/I3
    instance   VPP_VDDQ.count_2_RNIE67E1_0[1] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNIE67E1_0[1]/O
    net        VPP_VDDQ.count_2_RNIE67E1_0[1]
    input  pin VPP_VDDQ.count_2_RNI[15]/I0
    instance   VPP_VDDQ.count_2_RNI[15] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNI[15]/O
    net        VPP_VDDQ.m11_e_0_10
    input  pin VPP_VDDQ.un1_count_2_1_cry_11_c_RNIDTC33/I1
    instance   VPP_VDDQ.un1_count_2_1_cry_11_c_RNIDTC33 (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_11_c_RNIDTC33/O
    net        VPP_VDDQ.N_4_0
    input  pin VPP_VDDQ.count_2_RNIQ2KH4[0]/I0
    instance   VPP_VDDQ.count_2_RNIQ2KH4[0] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNIQ2KH4[0]/O
    net        VPP_VDDQ.count_2[0]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net VPP_VDDQ.un1_count_2_1_cry_3_c_RNI1EHL1</font> 
26) instance un1_count_2_1_cry_3_c_RNI1EHL1 (in view: work.vpp_vddq_block(netlist)), output net un1_count_2_1_cry_3_c_RNI1EHL1 (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.un1_count_2_1_cry_3_c_RNI1EHL1
    input  pin VPP_VDDQ.count_2_RNIH97E1[4]/I1
    instance   VPP_VDDQ.count_2_RNIH97E1[4] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNIH97E1[4]/O
    net        VPP_VDDQ.un1_count_2_1_axb_4
    input  pin VPP_VDDQ.un1_count_2_1_cry_3_c_RNI1EHL1/I1
    instance   VPP_VDDQ.un1_count_2_1_cry_3_c_RNI1EHL1 (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_3_c_RNI1EHL1/O
    net        VPP_VDDQ.un1_count_2_1_cry_3_c_RNI1EHL1
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net VPP_VDDQ.un1_count_2_1_axb_3</font> 
27) instance count_2_RNIVAGL1[3] (in view: work.vpp_vddq_block(netlist)), output net un1_count_2_1_axb_3 (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.un1_count_2_1_axb_3
    input  pin VPP_VDDQ.un1_count_2_1_cry_2_c_RNIF297/I1
    instance   VPP_VDDQ.un1_count_2_1_cry_2_c_RNIF297 (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_2_c_RNIF297/O
    net        VPP_VDDQ.un1_count_2_1_cry_2_c_RNIF297
    input  pin VPP_VDDQ.un1_count_2_1_cry_2_c_RNI616K/I0
    instance   VPP_VDDQ.un1_count_2_1_cry_2_c_RNI616K (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_2_c_RNI616K/O
    net        VPP_VDDQ.count_2_rst_5
    input  pin VPP_VDDQ.count_2_RNIVAGL1[3]/I2
    instance   VPP_VDDQ.count_2_RNIVAGL1[3] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNIVAGL1[3]/O
    net        VPP_VDDQ.un1_count_2_1_axb_3
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net VPP_VDDQ.un1_count_2_1_axb_2</font> 
28) instance count_2_RNIT7FL1[2] (in view: work.vpp_vddq_block(netlist)), output net un1_count_2_1_axb_2 (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.un1_count_2_1_axb_2
    input  pin VPP_VDDQ.un1_count_2_1_cry_1_c_RNIE087/I1
    instance   VPP_VDDQ.un1_count_2_1_cry_1_c_RNIE087 (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_1_c_RNIE087/O
    net        VPP_VDDQ.un1_count_2_1_cry_1_c_RNIE087
    input  pin VPP_VDDQ.un1_count_2_1_cry_1_c_RNI5V4K/I0
    instance   VPP_VDDQ.un1_count_2_1_cry_1_c_RNI5V4K (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_1_c_RNI5V4K/O
    net        VPP_VDDQ.count_2_rst_6
    input  pin VPP_VDDQ.count_2_RNIT7FL1[2]/I2
    instance   VPP_VDDQ.count_2_RNIT7FL1[2] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNIT7FL1[2]/O
    net        VPP_VDDQ.un1_count_2_1_axb_2
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net VPP_VDDQ.N_114</font> 
29) instance count_2_RNIA0ACK[11] (in view: work.vpp_vddq_block(netlist)), output net N_114 (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.N_114
    input  pin VPP_VDDQ.un1_count_2_1_cry_1_c_RNI5V4K/I1
    instance   VPP_VDDQ.un1_count_2_1_cry_1_c_RNI5V4K (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_1_c_RNI5V4K/O
    net        VPP_VDDQ.count_2_rst_6
    input  pin VPP_VDDQ.count_2_RNIT7FL1[2]/I2
    instance   VPP_VDDQ.count_2_RNIT7FL1[2] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNIT7FL1[2]/O
    net        VPP_VDDQ.un1_count_2_1_axb_2
    input  pin VPP_VDDQ.un1_count_2_1_cry_2_c/I0
    instance   VPP_VDDQ.un1_count_2_1_cry_2_c (cell SB_CARRY)
    output pin VPP_VDDQ.un1_count_2_1_cry_2_c/CO
    net        VPP_VDDQ.un1_count_2_1_cry_2
    input  pin VPP_VDDQ.un1_count_2_1_cry_2_c_RNIF297/I3
    instance   VPP_VDDQ.un1_count_2_1_cry_2_c_RNIF297 (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_2_c_RNIF297/O
    net        VPP_VDDQ.un1_count_2_1_cry_2_c_RNIF297
    input  pin VPP_VDDQ.un1_count_2_1_cry_2_c_RNI616K/I0
    instance   VPP_VDDQ.un1_count_2_1_cry_2_c_RNI616K (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_2_c_RNI616K/O
    net        VPP_VDDQ.count_2_rst_5
    input  pin VPP_VDDQ.count_2_RNIVAGL1[3]/I2
    instance   VPP_VDDQ.count_2_RNIVAGL1[3] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNIVAGL1[3]/O
    net        VPP_VDDQ.un1_count_2_1_axb_3
    input  pin VPP_VDDQ.un1_count_2_1_cry_3_c/I0
    instance   VPP_VDDQ.un1_count_2_1_cry_3_c (cell SB_CARRY)
    output pin VPP_VDDQ.un1_count_2_1_cry_3_c/CO
    net        VPP_VDDQ.un1_count_2_1_cry_3
    input  pin VPP_VDDQ.un1_count_2_1_cry_3_c_RNI1EHL1/I3
    instance   VPP_VDDQ.un1_count_2_1_cry_3_c_RNI1EHL1 (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_3_c_RNI1EHL1/O
    net        VPP_VDDQ.un1_count_2_1_cry_3_c_RNI1EHL1
    input  pin VPP_VDDQ.count_2_RNI[15]/I1
    instance   VPP_VDDQ.count_2_RNI[15] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNI[15]/O
    net        VPP_VDDQ.m11_e_0_10
    input  pin VPP_VDDQ.un1_count_2_1_cry_11_c_RNIDTC33/I1
    instance   VPP_VDDQ.un1_count_2_1_cry_11_c_RNIDTC33 (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_11_c_RNIDTC33/O
    net        VPP_VDDQ.N_4_0
    input  pin VPP_VDDQ.count_2_RNIQ2KH4[0]/I0
    instance   VPP_VDDQ.count_2_RNIQ2KH4[0] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNIQ2KH4[0]/O
    net        VPP_VDDQ.count_2[0]
    input  pin VPP_VDDQ.count_2_RNI[0]/I0
    instance   VPP_VDDQ.count_2_RNI[0] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNI[0]/O
    net        VPP_VDDQ.N_1768_i
    input  pin VPP_VDDQ.count_2_RNIA0ACK[11]/I0
    instance   VPP_VDDQ.count_2_RNIA0ACK[11] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNIA0ACK[11]/O
    net        VPP_VDDQ.N_114
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net VPP_VDDQ.count_2[5]</font> 
30) instance count_2_RNI3HIL1[5] (in view: work.vpp_vddq_block(netlist)), output net count_2[5] (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.count_2[5]
    input  pin VPP_VDDQ.un1_count_2_1_cry_4_c_RNI858K/I0
    instance   VPP_VDDQ.un1_count_2_1_cry_4_c_RNI858K (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_4_c_RNI858K/O
    net        VPP_VDDQ.count_2_rst_3
    input  pin VPP_VDDQ.count_2_RNI3HIL1[5]/I2
    instance   VPP_VDDQ.count_2_RNI3HIL1[5] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNI3HIL1[5]/O
    net        VPP_VDDQ.count_2[5]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net VPP_VDDQ.count_2[15]</font> 
31) instance count_2_RNI5BMR1[15] (in view: work.vpp_vddq_block(netlist)), output net count_2[15] (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.count_2[15]
    input  pin VPP_VDDQ.un1_count_2_1_cry_14_c_RNIPKNQ/I0
    instance   VPP_VDDQ.un1_count_2_1_cry_14_c_RNIPKNQ (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_14_c_RNIPKNQ/O
    net        VPP_VDDQ.count_2_rst_9
    input  pin VPP_VDDQ.count_2_RNI5BMR1[15]/I2
    instance   VPP_VDDQ.count_2_RNI5BMR1[15] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNI5BMR1[15]/O
    net        VPP_VDDQ.count_2[15]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net VPP_VDDQ.un1_count_2_1_axb_14</font> 
32) instance count_2_RNI38LR1[14] (in view: work.vpp_vddq_block(netlist)), output net un1_count_2_1_axb_14 (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.un1_count_2_1_axb_14
    input  pin VPP_VDDQ.un1_count_2_1_cry_13_c_RNI1KPD/I1
    instance   VPP_VDDQ.un1_count_2_1_cry_13_c_RNI1KPD (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_13_c_RNI1KPD/O
    net        VPP_VDDQ.un1_count_2_1_cry_13_c_RNI1KPD
    input  pin VPP_VDDQ.count_2_RNI38LR1[14]/I1
    instance   VPP_VDDQ.count_2_RNI38LR1[14] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNI38LR1[14]/O
    net        VPP_VDDQ.un1_count_2_1_axb_14
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net VPP_VDDQ.un1_count_2_1_axb_13</font> 
33) instance count_2_RNI15KR1[13] (in view: work.vpp_vddq_block(netlist)), output net un1_count_2_1_axb_13 (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.un1_count_2_1_axb_13
    input  pin VPP_VDDQ.un1_count_2_1_cry_12_c_RNI0IOD/I1
    instance   VPP_VDDQ.un1_count_2_1_cry_12_c_RNI0IOD (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_12_c_RNI0IOD/O
    net        VPP_VDDQ.un1_count_2_1_cry_12_c_RNI0IOD
    input  pin VPP_VDDQ.count_2_RNI15KR1[13]/I1
    instance   VPP_VDDQ.count_2_RNI15KR1[13] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNI15KR1[13]/O
    net        VPP_VDDQ.un1_count_2_1_axb_13
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net VPP_VDDQ.un1_count_2_1_axb_12</font> 
34) instance count_2_RNIV1JR1[12] (in view: work.vpp_vddq_block(netlist)), output net un1_count_2_1_axb_12 (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.un1_count_2_1_axb_12
    input  pin VPP_VDDQ.un1_count_2_1_cry_11_c_RNIVFND/I1
    instance   VPP_VDDQ.un1_count_2_1_cry_11_c_RNIVFND (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_11_c_RNIVFND/O
    net        VPP_VDDQ.un1_count_2_1_cry_11_c_RNIVFND
    input  pin VPP_VDDQ.count_2_RNIV1JR1[12]/I1
    instance   VPP_VDDQ.count_2_RNIV1JR1[12] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNIV1JR1[12]/O
    net        VPP_VDDQ.un1_count_2_1_axb_12
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net VPP_VDDQ.un1_count_2_1_axb_11</font> 
35) instance count_2_RNITUHR1[11] (in view: work.vpp_vddq_block(netlist)), output net un1_count_2_1_axb_11 (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.un1_count_2_1_axb_11
    input  pin VPP_VDDQ.un1_count_2_1_cry_10_c_RNIUDMD/I1
    instance   VPP_VDDQ.un1_count_2_1_cry_10_c_RNIUDMD (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_10_c_RNIUDMD/O
    net        VPP_VDDQ.un1_count_2_1_cry_10_c_RNIUDMD
    input  pin VPP_VDDQ.count_2_RNITUHR1[11]/I1
    instance   VPP_VDDQ.count_2_RNITUHR1[11] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNITUHR1[11]/O
    net        VPP_VDDQ.un1_count_2_1_axb_11
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net VPP_VDDQ.un1_count_2_1_axb_10</font> 
36) instance count_2_RNIK0CL1[10] (in view: work.vpp_vddq_block(netlist)), output net un1_count_2_1_axb_10 (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.un1_count_2_1_axb_10
    input  pin VPP_VDDQ.un1_count_2_1_cry_9_c_RNIMGG7/I1
    instance   VPP_VDDQ.un1_count_2_1_cry_9_c_RNIMGG7 (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_9_c_RNIMGG7/O
    net        VPP_VDDQ.un1_count_2_1_cry_9_c_RNIMGG7
    input  pin VPP_VDDQ.count_2_RNIK0CL1[10]/I1
    instance   VPP_VDDQ.count_2_RNIK0CL1[10] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNIK0CL1[10]/O
    net        VPP_VDDQ.un1_count_2_1_axb_10
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net VPP_VDDQ.un1_count_2_1_axb_9</font> 
37) instance count_2_RNIBTML1[9] (in view: work.vpp_vddq_block(netlist)), output net un1_count_2_1_axb_9 (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.un1_count_2_1_axb_9
    input  pin VPP_VDDQ.un1_count_2_1_cry_8_c_RNILEF7/I1
    instance   VPP_VDDQ.un1_count_2_1_cry_8_c_RNILEF7 (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_8_c_RNILEF7/O
    net        VPP_VDDQ.un1_count_2_1_cry_8_c_RNILEF7
    input  pin VPP_VDDQ.count_2_RNIBTML1[9]/I1
    instance   VPP_VDDQ.count_2_RNIBTML1[9] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNIBTML1[9]/O
    net        VPP_VDDQ.un1_count_2_1_axb_9
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net VPP_VDDQ.un1_count_2_1_axb_8</font> 
38) instance count_2_RNI9QLL1[8] (in view: work.vpp_vddq_block(netlist)), output net un1_count_2_1_axb_8 (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.un1_count_2_1_axb_8
    input  pin VPP_VDDQ.un1_count_2_1_cry_7_c_RNIKCE7/I1
    instance   VPP_VDDQ.un1_count_2_1_cry_7_c_RNIKCE7 (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_7_c_RNIKCE7/O
    net        VPP_VDDQ.un1_count_2_1_cry_7_c_RNIKCE7
    input  pin VPP_VDDQ.un1_count_2_1_cry_7_c_RNIBBBK/I0
    instance   VPP_VDDQ.un1_count_2_1_cry_7_c_RNIBBBK (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_7_c_RNIBBBK/O
    net        VPP_VDDQ.count_2_rst_0
    input  pin VPP_VDDQ.count_2_RNI9QLL1[8]/I2
    instance   VPP_VDDQ.count_2_RNI9QLL1[8] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNI9QLL1[8]/O
    net        VPP_VDDQ.un1_count_2_1_axb_8
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net VPP_VDDQ.un1_count_2_1_axb_7</font> 
39) instance count_2_RNI7NKL1[7] (in view: work.vpp_vddq_block(netlist)), output net un1_count_2_1_axb_7 (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.un1_count_2_1_axb_7
    input  pin VPP_VDDQ.un1_count_2_1_cry_6_c_RNIJAD7/I1
    instance   VPP_VDDQ.un1_count_2_1_cry_6_c_RNIJAD7 (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_6_c_RNIJAD7/O
    net        VPP_VDDQ.un1_count_2_1_cry_6_c_RNIJAD7
    input  pin VPP_VDDQ.count_2_RNI7NKL1[7]/I1
    instance   VPP_VDDQ.count_2_RNI7NKL1[7] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNI7NKL1[7]/O
    net        VPP_VDDQ.un1_count_2_1_axb_7
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net VPP_VDDQ.count_2[6]</font> 
40) instance count_2_RNI5KJL1[6] (in view: work.vpp_vddq_block(netlist)), output net count_2[6] (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.count_2[6]
    input  pin VPP_VDDQ.un1_count_2_1_cry_5_c_RNII8C7/I1
    instance   VPP_VDDQ.un1_count_2_1_cry_5_c_RNII8C7 (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_5_c_RNII8C7/O
    net        VPP_VDDQ.un1_count_2_1_cry_5_c_RNII8C7
    input  pin VPP_VDDQ.count_2_RNI5KJL1[6]/I1
    instance   VPP_VDDQ.count_2_RNI5KJL1[6] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNI5KJL1[6]/O
    net        VPP_VDDQ.count_2[6]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net RSMRST_PWRGD.RSMRSTn_latmux</font> 
41) instance curr_state_RNIR5QD1[0] (in view: work.rsmrst_pwrgd_block(netlist)), output net RSMRSTn_latmux (in view: work.rsmrst_pwrgd_block(netlist))
    net        RSMRST_PWRGD.RSMRSTn_latmux
    input  pin RSMRST_PWRGD.curr_state_7_1_0_.m4_0/I0
    instance   RSMRST_PWRGD.curr_state_7_1_0_.m4_0 (cell SB_LUT4)
    output pin RSMRST_PWRGD.curr_state_7_1_0_.m4_0/O
    net        RSMRST_PWRGD.curr_state_7[0]
    input  pin RSMRST_PWRGD.curr_state_RNIKE9S4[0]/I1
    instance   RSMRST_PWRGD.curr_state_RNIKE9S4[0] (cell SB_LUT4)
    output pin RSMRST_PWRGD.curr_state_RNIKE9S4[0]/O
    net        RSMRST_PWRGD.curr_state[0]
    input  pin RSMRST_PWRGD.curr_state_RNIR5QD1[0]/I1
    instance   RSMRST_PWRGD.curr_state_RNIR5QD1[0] (cell SB_LUT4)
    output pin RSMRST_PWRGD.curr_state_RNIR5QD1[0]/O
    net        RSMRST_PWRGD.RSMRSTn_latmux
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net RSMRST_PWRGD.curr_state[0]</font> 
42) instance curr_state_RNIKE9S4[0] (in view: work.rsmrst_pwrgd_block(netlist)), output net curr_state[0] (in view: work.rsmrst_pwrgd_block(netlist))
    net        RSMRST_PWRGD.curr_state[0]
    input  pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0/I0
    instance   RSMRST_PWRGD.curr_state_7_1_0_.m6_0 (cell SB_LUT4)
    output pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0/O
    net        RSMRST_PWRGD.curr_state_7[1]
    input  pin RSMRST_PWRGD.curr_state_RNIB0IQ1[1]/I1
    instance   RSMRST_PWRGD.curr_state_RNIB0IQ1[1] (cell SB_LUT4)
    output pin RSMRST_PWRGD.curr_state_RNIB0IQ1[1]/O
    net        RSMRST_PWRGD.curr_state[1]
    input  pin RSMRST_PWRGD.curr_state_RNIR5QD1[1]/I1
    instance   RSMRST_PWRGD.curr_state_RNIR5QD1[1] (cell SB_LUT4)
    output pin RSMRST_PWRGD.curr_state_RNIR5QD1[1]/O
    net        RSMRST_PWRGD.N_72_0
    input  pin RSMRST_PWRGD.curr_state_RNIG4FK3[0]/I0
    instance   RSMRST_PWRGD.curr_state_RNIG4FK3[0] (cell SB_LUT4)
    output pin RSMRST_PWRGD.curr_state_RNIG4FK3[0]/O
    net        RSMRST_PWRGD.curr_state_RNIG4FK3[0]
    input  pin RSMRST_PWRGD.count_RNI5TD42[13]/I1
    instance   RSMRST_PWRGD.count_RNI5TD42[13] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNI5TD42[13]/O
    net        RSMRST_PWRGD.count[13]
    input  pin RSMRST_PWRGD.count_RNI5VT69[10]/I0
    instance   RSMRST_PWRGD.count_RNI5VT69[10] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNI5VT69[10]/O
    net        RSMRST_PWRGD.un12_clk_100khz_13
    input  pin RSMRST_PWRGD.curr_state_7_1_0_.m4_0/I1
    instance   RSMRST_PWRGD.curr_state_7_1_0_.m4_0 (cell SB_LUT4)
    output pin RSMRST_PWRGD.curr_state_7_1_0_.m4_0/O
    net        RSMRST_PWRGD.curr_state_7[0]
    input  pin RSMRST_PWRGD.curr_state_RNIKE9S4[0]/I1
    instance   RSMRST_PWRGD.curr_state_RNIKE9S4[0] (cell SB_LUT4)
    output pin RSMRST_PWRGD.curr_state_RNIKE9S4[0]/O
    net        RSMRST_PWRGD.curr_state[0]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net RSMRST_PWRGD.curr_state[1]</font> 
43) instance curr_state_RNIB0IQ1[1] (in view: work.rsmrst_pwrgd_block(netlist)), output net curr_state[1] (in view: work.rsmrst_pwrgd_block(netlist))
    net        RSMRST_PWRGD.curr_state[1]
    input  pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0_a2/I2
    instance   RSMRST_PWRGD.curr_state_7_1_0_.m6_0_a2 (cell SB_LUT4)
    output pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0_a2/O
    net        RSMRST_PWRGD.m6_0_a2
    input  pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0/I1
    instance   RSMRST_PWRGD.curr_state_7_1_0_.m6_0 (cell SB_LUT4)
    output pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0/O
    net        RSMRST_PWRGD.curr_state_7[1]
    input  pin RSMRST_PWRGD.curr_state_RNIB0IQ1[1]/I1
    instance   RSMRST_PWRGD.curr_state_RNIB0IQ1[1] (cell SB_LUT4)
    output pin RSMRST_PWRGD.curr_state_RNIB0IQ1[1]/O
    net        RSMRST_PWRGD.curr_state[1]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net RSMRST_PWRGD.un12_clk_100khz_13</font> 
44) instance count_RNI5VT69[10] (in view: work.rsmrst_pwrgd_block(netlist)), output net un12_clk_100khz_13 (in view: work.rsmrst_pwrgd_block(netlist))
    net        RSMRST_PWRGD.un12_clk_100khz_13
    input  pin RSMRST_PWRGD.count_RNI5LHF4_0[1]/I0
    instance   RSMRST_PWRGD.count_RNI5LHF4_0[1] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNI5LHF4_0[1]/O
    net        RSMRST_PWRGD.N_1_i_i
    input  pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0/I3
    instance   RSMRST_PWRGD.curr_state_7_1_0_.m6_0 (cell SB_LUT4)
    output pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0/O
    net        RSMRST_PWRGD.curr_state_7[1]
    input  pin RSMRST_PWRGD.curr_state_RNIB0IQ1[1]/I1
    instance   RSMRST_PWRGD.curr_state_RNIB0IQ1[1] (cell SB_LUT4)
    output pin RSMRST_PWRGD.curr_state_RNIB0IQ1[1]/O
    net        RSMRST_PWRGD.curr_state[1]
    input  pin RSMRST_PWRGD.curr_state_RNIR5QD1[1]/I1
    instance   RSMRST_PWRGD.curr_state_RNIR5QD1[1] (cell SB_LUT4)
    output pin RSMRST_PWRGD.curr_state_RNIR5QD1[1]/O
    net        RSMRST_PWRGD.N_72_0
    input  pin RSMRST_PWRGD.curr_state_RNIG4FK3[0]/I0
    instance   RSMRST_PWRGD.curr_state_RNIG4FK3[0] (cell SB_LUT4)
    output pin RSMRST_PWRGD.curr_state_RNIG4FK3[0]/O
    net        RSMRST_PWRGD.curr_state_RNIG4FK3[0]
    input  pin RSMRST_PWRGD.count_RNI5TD42[13]/I1
    instance   RSMRST_PWRGD.count_RNI5TD42[13] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNI5TD42[13]/O
    net        RSMRST_PWRGD.count[13]
    input  pin RSMRST_PWRGD.count_RNI5VT69[10]/I0
    instance   RSMRST_PWRGD.count_RNI5VT69[10] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNI5VT69[10]/O
    net        RSMRST_PWRGD.un12_clk_100khz_13
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net RSMRST_PWRGD.count[14]</font> 
45) instance count_RNI70F42[14] (in view: work.rsmrst_pwrgd_block(netlist)), output net count[14] (in view: work.rsmrst_pwrgd_block(netlist))
    net        RSMRST_PWRGD.count[14]
    input  pin RSMRST_PWRGD.un2_count_1_cry_13_c_RNIR3PE/I1
    instance   RSMRST_PWRGD.un2_count_1_cry_13_c_RNIR3PE (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_13_c_RNIR3PE/O
    net        RSMRST_PWRGD.un2_count_1_cry_13_c_RNIR3PE
    input  pin RSMRST_PWRGD.count_RNI70F42[14]/I1
    instance   RSMRST_PWRGD.count_RNI70F42[14] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNI70F42[14]/O
    net        RSMRST_PWRGD.count[14]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net RSMRST_PWRGD.count[13]</font> 
46) instance count_RNI5TD42[13] (in view: work.rsmrst_pwrgd_block(netlist)), output net count[13] (in view: work.rsmrst_pwrgd_block(netlist))
    net        RSMRST_PWRGD.count[13]
    input  pin RSMRST_PWRGD.un2_count_1_cry_13_c/I0
    instance   RSMRST_PWRGD.un2_count_1_cry_13_c (cell SB_CARRY)
    output pin RSMRST_PWRGD.un2_count_1_cry_13_c/CO
    net        RSMRST_PWRGD.un2_count_1_cry_13
    input  pin RSMRST_PWRGD.un2_count_1_cry_13_c_RNIR3PE/I3
    instance   RSMRST_PWRGD.un2_count_1_cry_13_c_RNIR3PE (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_13_c_RNIR3PE/O
    net        RSMRST_PWRGD.un2_count_1_cry_13_c_RNIR3PE
    input  pin RSMRST_PWRGD.count_RNI70F42[14]/I1
    instance   RSMRST_PWRGD.count_RNI70F42[14] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNI70F42[14]/O
    net        RSMRST_PWRGD.count[14]
    input  pin RSMRST_PWRGD.count_RNI5LHF4[1]/I0
    instance   RSMRST_PWRGD.count_RNI5LHF4[1] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNI5LHF4[1]/O
    net        RSMRST_PWRGD.count_RNI5LHF4[1]
    input  pin RSMRST_PWRGD.count_RNI5LHF4_0[1]/I1
    instance   RSMRST_PWRGD.count_RNI5LHF4_0[1] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNI5LHF4_0[1]/O
    net        RSMRST_PWRGD.N_1_i_i
    input  pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0/I3
    instance   RSMRST_PWRGD.curr_state_7_1_0_.m6_0 (cell SB_LUT4)
    output pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0/O
    net        RSMRST_PWRGD.curr_state_7[1]
    input  pin RSMRST_PWRGD.curr_state_RNIB0IQ1[1]/I1
    instance   RSMRST_PWRGD.curr_state_RNIB0IQ1[1] (cell SB_LUT4)
    output pin RSMRST_PWRGD.curr_state_RNIB0IQ1[1]/O
    net        RSMRST_PWRGD.curr_state[1]
    input  pin RSMRST_PWRGD.curr_state_RNIR5QD1[1]/I1
    instance   RSMRST_PWRGD.curr_state_RNIR5QD1[1] (cell SB_LUT4)
    output pin RSMRST_PWRGD.curr_state_RNIR5QD1[1]/O
    net        RSMRST_PWRGD.N_72_0
    input  pin RSMRST_PWRGD.curr_state_RNIG4FK3[0]/I0
    instance   RSMRST_PWRGD.curr_state_RNIG4FK3[0] (cell SB_LUT4)
    output pin RSMRST_PWRGD.curr_state_RNIG4FK3[0]/O
    net        RSMRST_PWRGD.curr_state_RNIG4FK3[0]
    input  pin RSMRST_PWRGD.count_RNI5TD42[13]/I1
    instance   RSMRST_PWRGD.count_RNI5TD42[13] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNI5TD42[13]/O
    net        RSMRST_PWRGD.count[13]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net RSMRST_PWRGD.count[12]</font> 
47) instance count_RNI3QC42[12] (in view: work.rsmrst_pwrgd_block(netlist)), output net count[12] (in view: work.rsmrst_pwrgd_block(netlist))
    net        RSMRST_PWRGD.count[12]
    input  pin RSMRST_PWRGD.un2_count_1_cry_11_c_RNIPVME/I1
    instance   RSMRST_PWRGD.un2_count_1_cry_11_c_RNIPVME (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_11_c_RNIPVME/O
    net        RSMRST_PWRGD.un2_count_1_cry_11_c_RNIPVME
    input  pin RSMRST_PWRGD.count_RNI3QC42[12]/I1
    instance   RSMRST_PWRGD.count_RNI3QC42[12] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNI3QC42[12]/O
    net        RSMRST_PWRGD.count[12]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net RSMRST_PWRGD.curr_state_RNIG4FK3[0]</font> 
48) instance curr_state_RNIG4FK3[0] (in view: work.rsmrst_pwrgd_block(netlist)), output net curr_state_RNIG4FK3[0] (in view: work.rsmrst_pwrgd_block(netlist))
    net        RSMRST_PWRGD.curr_state_RNIG4FK3[0]
    input  pin RSMRST_PWRGD.count_RNI1NB42[11]/I1
    instance   RSMRST_PWRGD.count_RNI1NB42[11] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNI1NB42[11]/O
    net        RSMRST_PWRGD.un2_count_1_axb_11
    input  pin RSMRST_PWRGD.un2_count_1_cry_11_c/I0
    instance   RSMRST_PWRGD.un2_count_1_cry_11_c (cell SB_CARRY)
    output pin RSMRST_PWRGD.un2_count_1_cry_11_c/CO
    net        RSMRST_PWRGD.un2_count_1_cry_11
    input  pin RSMRST_PWRGD.un2_count_1_cry_11_c_RNIPVME/I3
    instance   RSMRST_PWRGD.un2_count_1_cry_11_c_RNIPVME (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_11_c_RNIPVME/O
    net        RSMRST_PWRGD.un2_count_1_cry_11_c_RNIPVME
    input  pin RSMRST_PWRGD.count_RNI3QC42[12]/I1
    instance   RSMRST_PWRGD.count_RNI3QC42[12] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNI3QC42[12]/O
    net        RSMRST_PWRGD.count[12]
    input  pin RSMRST_PWRGD.un2_count_1_cry_12_c/I0
    instance   RSMRST_PWRGD.un2_count_1_cry_12_c (cell SB_CARRY)
    output pin RSMRST_PWRGD.un2_count_1_cry_12_c/CO
    net        RSMRST_PWRGD.un2_count_1_cry_12
    input  pin RSMRST_PWRGD.un2_count_1_cry_13_c/CI
    instance   RSMRST_PWRGD.un2_count_1_cry_13_c (cell SB_CARRY)
    output pin RSMRST_PWRGD.un2_count_1_cry_13_c/CO
    net        RSMRST_PWRGD.un2_count_1_cry_13
    input  pin RSMRST_PWRGD.un2_count_1_cry_13_c_RNIR3PE/I3
    instance   RSMRST_PWRGD.un2_count_1_cry_13_c_RNIR3PE (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_13_c_RNIR3PE/O
    net        RSMRST_PWRGD.un2_count_1_cry_13_c_RNIR3PE
    input  pin RSMRST_PWRGD.count_RNI70F42[14]/I1
    instance   RSMRST_PWRGD.count_RNI70F42[14] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNI70F42[14]/O
    net        RSMRST_PWRGD.count[14]
    input  pin RSMRST_PWRGD.count_RNI5LHF4[1]/I0
    instance   RSMRST_PWRGD.count_RNI5LHF4[1] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNI5LHF4[1]/O
    net        RSMRST_PWRGD.count_RNI5LHF4[1]
    input  pin RSMRST_PWRGD.count_RNI5LHF4_0[1]/I1
    instance   RSMRST_PWRGD.count_RNI5LHF4_0[1] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNI5LHF4_0[1]/O
    net        RSMRST_PWRGD.N_1_i_i
    input  pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0/I3
    instance   RSMRST_PWRGD.curr_state_7_1_0_.m6_0 (cell SB_LUT4)
    output pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0/O
    net        RSMRST_PWRGD.curr_state_7[1]
    input  pin RSMRST_PWRGD.curr_state_RNIB0IQ1[1]/I1
    instance   RSMRST_PWRGD.curr_state_RNIB0IQ1[1] (cell SB_LUT4)
    output pin RSMRST_PWRGD.curr_state_RNIB0IQ1[1]/O
    net        RSMRST_PWRGD.curr_state[1]
    input  pin RSMRST_PWRGD.curr_state_RNIR5QD1[1]/I1
    instance   RSMRST_PWRGD.curr_state_RNIR5QD1[1] (cell SB_LUT4)
    output pin RSMRST_PWRGD.curr_state_RNIR5QD1[1]/O
    net        RSMRST_PWRGD.N_72_0
    input  pin RSMRST_PWRGD.curr_state_RNIG4FK3[0]/I0
    instance   RSMRST_PWRGD.curr_state_RNIG4FK3[0] (cell SB_LUT4)
    output pin RSMRST_PWRGD.curr_state_RNIG4FK3[0]/O
    net        RSMRST_PWRGD.curr_state_RNIG4FK3[0]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net RSMRST_PWRGD.un2_count_1_axb_11</font> 
49) instance count_RNI1NB42[11] (in view: work.rsmrst_pwrgd_block(netlist)), output net un2_count_1_axb_11 (in view: work.rsmrst_pwrgd_block(netlist))
    net        RSMRST_PWRGD.un2_count_1_axb_11
    input  pin RSMRST_PWRGD.un2_count_1_cry_10_c_RNI29T12/I1
    instance   RSMRST_PWRGD.un2_count_1_cry_10_c_RNI29T12 (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_10_c_RNI29T12/O
    net        RSMRST_PWRGD.count_rst_0
    input  pin RSMRST_PWRGD.count_RNI1NB42[11]/I2
    instance   RSMRST_PWRGD.count_RNI1NB42[11] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNI1NB42[11]/O
    net        RSMRST_PWRGD.un2_count_1_axb_11
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net RSMRST_PWRGD.un2_count_1_axb_10</font> 
50) instance count_RNIOUF42[10] (in view: work.rsmrst_pwrgd_block(netlist)), output net un2_count_1_axb_10 (in view: work.rsmrst_pwrgd_block(netlist))
    net        RSMRST_PWRGD.un2_count_1_axb_10
    input  pin RSMRST_PWRGD.un2_count_1_cry_9_c_RNIQH122/I0
    instance   RSMRST_PWRGD.un2_count_1_cry_9_c_RNIQH122 (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_9_c_RNIQH122/O
    net        RSMRST_PWRGD.count_rst
    input  pin RSMRST_PWRGD.count_RNIOUF42[10]/I2
    instance   RSMRST_PWRGD.count_RNIOUF42[10] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNIOUF42[10]/O
    net        RSMRST_PWRGD.un2_count_1_axb_10
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net RSMRST_PWRGD.count[9]</font> 
51) instance count_RNIF26F2[9] (in view: work.rsmrst_pwrgd_block(netlist)), output net count[9] (in view: work.rsmrst_pwrgd_block(netlist))
    net        RSMRST_PWRGD.count[9]
    input  pin RSMRST_PWRGD.un2_count_1_cry_8_c_RNIPF022/I0
    instance   RSMRST_PWRGD.un2_count_1_cry_8_c_RNIPF022 (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_8_c_RNIPF022/O
    net        RSMRST_PWRGD.count_rst_14
    input  pin RSMRST_PWRGD.count_RNIF26F2[9]/I2
    instance   RSMRST_PWRGD.count_RNIF26F2[9] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNIF26F2[9]/O
    net        RSMRST_PWRGD.count[9]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net RSMRST_PWRGD.un2_count_1_axb_8</font> 
52) instance count_RNIDV4F2[8] (in view: work.rsmrst_pwrgd_block(netlist)), output net un2_count_1_axb_8 (in view: work.rsmrst_pwrgd_block(netlist))
    net        RSMRST_PWRGD.un2_count_1_axb_8
    input  pin RSMRST_PWRGD.un2_count_1_cry_7_c_RNIODV12/I0
    instance   RSMRST_PWRGD.un2_count_1_cry_7_c_RNIODV12 (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_7_c_RNIODV12/O
    net        RSMRST_PWRGD.count_rst_13
    input  pin RSMRST_PWRGD.count_RNIDV4F2[8]/I2
    instance   RSMRST_PWRGD.count_RNIDV4F2[8] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNIDV4F2[8]/O
    net        RSMRST_PWRGD.un2_count_1_axb_8
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net RSMRST_PWRGD.count[7]</font> 
53) instance count_RNIBS3F2[7] (in view: work.rsmrst_pwrgd_block(netlist)), output net count[7] (in view: work.rsmrst_pwrgd_block(netlist))
    net        RSMRST_PWRGD.count[7]
    input  pin RSMRST_PWRGD.un2_count_1_cry_6_c_RNID0NE/I1
    instance   RSMRST_PWRGD.un2_count_1_cry_6_c_RNID0NE (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_6_c_RNID0NE/O
    net        RSMRST_PWRGD.un2_count_1_cry_6_c_RNID0NE
    input  pin RSMRST_PWRGD.count_RNIBS3F2[7]/I1
    instance   RSMRST_PWRGD.count_RNIBS3F2[7] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNIBS3F2[7]/O
    net        RSMRST_PWRGD.count[7]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net RSMRST_PWRGD.un2_count_1_axb_6</font> 
54) instance count_RNI9P2F2[6] (in view: work.rsmrst_pwrgd_block(netlist)), output net un2_count_1_axb_6 (in view: work.rsmrst_pwrgd_block(netlist))
    net        RSMRST_PWRGD.un2_count_1_axb_6
    input  pin RSMRST_PWRGD.un2_count_1_cry_5_c_RNIM9T12/I1
    instance   RSMRST_PWRGD.un2_count_1_cry_5_c_RNIM9T12 (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_5_c_RNIM9T12/O
    net        RSMRST_PWRGD.count_rst_11
    input  pin RSMRST_PWRGD.count_RNI9P2F2[6]/I2
    instance   RSMRST_PWRGD.count_RNI9P2F2[6] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNI9P2F2[6]/O
    net        RSMRST_PWRGD.un2_count_1_axb_6
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net RSMRST_PWRGD.count[5]</font> 
55) instance count_RNI7M1F2[5] (in view: work.rsmrst_pwrgd_block(netlist)), output net count[5] (in view: work.rsmrst_pwrgd_block(netlist))
    net        RSMRST_PWRGD.count[5]
    input  pin RSMRST_PWRGD.un2_count_1_cry_4_c_RNIL7S12/I1
    instance   RSMRST_PWRGD.un2_count_1_cry_4_c_RNIL7S12 (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_4_c_RNIL7S12/O
    net        RSMRST_PWRGD.count_rst_10
    input  pin RSMRST_PWRGD.count_RNI7M1F2[5]/I2
    instance   RSMRST_PWRGD.count_RNI7M1F2[5] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNI7M1F2[5]/O
    net        RSMRST_PWRGD.count[5]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net RSMRST_PWRGD.count[4]</font> 
56) instance count_RNI5J0F2[4] (in view: work.rsmrst_pwrgd_block(netlist)), output net count[4] (in view: work.rsmrst_pwrgd_block(netlist))
    net        RSMRST_PWRGD.count[4]
    input  pin RSMRST_PWRGD.un2_count_1_cry_3_c_RNIK5R12/I0
    instance   RSMRST_PWRGD.un2_count_1_cry_3_c_RNIK5R12 (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_3_c_RNIK5R12/O
    net        RSMRST_PWRGD.count_rst_9
    input  pin RSMRST_PWRGD.count_RNI5J0F2[4]/I2
    instance   RSMRST_PWRGD.count_RNI5J0F2[4] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNI5J0F2[4]/O
    net        RSMRST_PWRGD.count[4]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net RSMRST_PWRGD.un2_count_1_axb_3</font> 
57) instance count_RNI3GVE2[3] (in view: work.rsmrst_pwrgd_block(netlist)), output net un2_count_1_axb_3 (in view: work.rsmrst_pwrgd_block(netlist))
    net        RSMRST_PWRGD.un2_count_1_axb_3
    input  pin RSMRST_PWRGD.un2_count_1_cry_2_c_RNIJ3Q12/I1
    instance   RSMRST_PWRGD.un2_count_1_cry_2_c_RNIJ3Q12 (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_2_c_RNIJ3Q12/O
    net        RSMRST_PWRGD.count_rst_8
    input  pin RSMRST_PWRGD.count_RNI3GVE2[3]/I2
    instance   RSMRST_PWRGD.count_RNI3GVE2[3] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNI3GVE2[3]/O
    net        RSMRST_PWRGD.un2_count_1_axb_3
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net RSMRST_PWRGD.count[2]</font> 
58) instance count_RNI1DUE2[2] (in view: work.rsmrst_pwrgd_block(netlist)), output net count[2] (in view: work.rsmrst_pwrgd_block(netlist))
    net        RSMRST_PWRGD.count[2]
    input  pin RSMRST_PWRGD.un2_count_1_cry_1_c_RNI8MHE/I1
    instance   RSMRST_PWRGD.un2_count_1_cry_1_c_RNI8MHE (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_1_c_RNI8MHE/O
    net        RSMRST_PWRGD.un2_count_1_cry_1_c_RNI8MHE
    input  pin RSMRST_PWRGD.count_RNI1DUE2[2]/I3
    instance   RSMRST_PWRGD.count_RNI1DUE2[2] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNI1DUE2[2]/O
    net        RSMRST_PWRGD.count[2]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net RSMRST_PWRGD.un2_count_1_axb_1</font> 
59) instance count_RNIOLC02[1] (in view: work.rsmrst_pwrgd_block(netlist)), output net un2_count_1_axb_1 (in view: work.rsmrst_pwrgd_block(netlist))
    net        RSMRST_PWRGD.un2_count_1_axb_1
    input  pin RSMRST_PWRGD.count_RNIAB7J1[1]/I0
    instance   RSMRST_PWRGD.count_RNIAB7J1[1] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNIAB7J1[1]/O
    net        RSMRST_PWRGD.count_rst_6
    input  pin RSMRST_PWRGD.count_RNIOLC02[1]/I2
    instance   RSMRST_PWRGD.count_RNIOLC02[1] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNIOLC02[1]/O
    net        RSMRST_PWRGD.un2_count_1_axb_1
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net RSMRST_PWRGD.N_1_i_i</font> 
60) instance count_RNI5LHF4_0[1] (in view: work.rsmrst_pwrgd_block(netlist)), output net N_1_i_i (in view: work.rsmrst_pwrgd_block(netlist))
    net        RSMRST_PWRGD.N_1_i_i
    input  pin RSMRST_PWRGD.count_RNIAB7J1[0]/I1
    instance   RSMRST_PWRGD.count_RNIAB7J1[0] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNIAB7J1[0]/O
    net        RSMRST_PWRGD.count_rst_5
    input  pin RSMRST_PWRGD.count_RNINKC02[0]/I2
    instance   RSMRST_PWRGD.count_RNINKC02[0] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNINKC02[0]/O
    net        RSMRST_PWRGD.count[0]
    input  pin RSMRST_PWRGD.count_RNIAB7J1[1]/I1
    instance   RSMRST_PWRGD.count_RNIAB7J1[1] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNIAB7J1[1]/O
    net        RSMRST_PWRGD.count_rst_6
    input  pin RSMRST_PWRGD.count_RNIOLC02[1]/I2
    instance   RSMRST_PWRGD.count_RNIOLC02[1] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNIOLC02[1]/O
    net        RSMRST_PWRGD.un2_count_1_axb_1
    input  pin RSMRST_PWRGD.un2_count_1_cry_1_c/I0
    instance   RSMRST_PWRGD.un2_count_1_cry_1_c (cell SB_CARRY)
    output pin RSMRST_PWRGD.un2_count_1_cry_1_c/CO
    net        RSMRST_PWRGD.un2_count_1_cry_1
    input  pin RSMRST_PWRGD.un2_count_1_cry_1_c_RNI8MHE/I3
    instance   RSMRST_PWRGD.un2_count_1_cry_1_c_RNI8MHE (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_1_c_RNI8MHE/O
    net        RSMRST_PWRGD.un2_count_1_cry_1_c_RNI8MHE
    input  pin RSMRST_PWRGD.count_RNI1DUE2[2]/I3
    instance   RSMRST_PWRGD.count_RNI1DUE2[2] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNI1DUE2[2]/O
    net        RSMRST_PWRGD.count[2]
    input  pin RSMRST_PWRGD.un2_count_1_cry_2_c/I0
    instance   RSMRST_PWRGD.un2_count_1_cry_2_c (cell SB_CARRY)
    output pin RSMRST_PWRGD.un2_count_1_cry_2_c/CO
    net        RSMRST_PWRGD.un2_count_1_cry_2
    input  pin RSMRST_PWRGD.un2_count_1_cry_2_c_RNIJ3Q12/I3
    instance   RSMRST_PWRGD.un2_count_1_cry_2_c_RNIJ3Q12 (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_2_c_RNIJ3Q12/O
    net        RSMRST_PWRGD.count_rst_8
    input  pin RSMRST_PWRGD.count_RNI3GVE2[3]/I2
    instance   RSMRST_PWRGD.count_RNI3GVE2[3] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNI3GVE2[3]/O
    net        RSMRST_PWRGD.un2_count_1_axb_3
    input  pin RSMRST_PWRGD.un2_count_1_cry_3_c/I0
    instance   RSMRST_PWRGD.un2_count_1_cry_3_c (cell SB_CARRY)
    output pin RSMRST_PWRGD.un2_count_1_cry_3_c/CO
    net        RSMRST_PWRGD.un2_count_1_cry_3
    input  pin RSMRST_PWRGD.un2_count_1_cry_3_c_RNIK5R12/I1
    instance   RSMRST_PWRGD.un2_count_1_cry_3_c_RNIK5R12 (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_3_c_RNIK5R12/O
    net        RSMRST_PWRGD.count_rst_9
    input  pin RSMRST_PWRGD.count_RNI5J0F2[4]/I2
    instance   RSMRST_PWRGD.count_RNI5J0F2[4] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNI5J0F2[4]/O
    net        RSMRST_PWRGD.count[4]
    input  pin RSMRST_PWRGD.un2_count_1_cry_4_c/I0
    instance   RSMRST_PWRGD.un2_count_1_cry_4_c (cell SB_CARRY)
    output pin RSMRST_PWRGD.un2_count_1_cry_4_c/CO
    net        RSMRST_PWRGD.un2_count_1_cry_4
    input  pin RSMRST_PWRGD.un2_count_1_cry_4_c_RNIL7S12/I3
    instance   RSMRST_PWRGD.un2_count_1_cry_4_c_RNIL7S12 (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_4_c_RNIL7S12/O
    net        RSMRST_PWRGD.count_rst_10
    input  pin RSMRST_PWRGD.count_RNI7M1F2[5]/I2
    instance   RSMRST_PWRGD.count_RNI7M1F2[5] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNI7M1F2[5]/O
    net        RSMRST_PWRGD.count[5]
    input  pin RSMRST_PWRGD.un2_count_1_cry_5_c/I0
    instance   RSMRST_PWRGD.un2_count_1_cry_5_c (cell SB_CARRY)
    output pin RSMRST_PWRGD.un2_count_1_cry_5_c/CO
    net        RSMRST_PWRGD.un2_count_1_cry_5
    input  pin RSMRST_PWRGD.un2_count_1_cry_5_c_RNIM9T12/I3
    instance   RSMRST_PWRGD.un2_count_1_cry_5_c_RNIM9T12 (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_5_c_RNIM9T12/O
    net        RSMRST_PWRGD.count_rst_11
    input  pin RSMRST_PWRGD.count_RNI9P2F2[6]/I2
    instance   RSMRST_PWRGD.count_RNI9P2F2[6] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNI9P2F2[6]/O
    net        RSMRST_PWRGD.un2_count_1_axb_6
    input  pin RSMRST_PWRGD.un2_count_1_cry_6_c/I0
    instance   RSMRST_PWRGD.un2_count_1_cry_6_c (cell SB_CARRY)
    output pin RSMRST_PWRGD.un2_count_1_cry_6_c/CO
    net        RSMRST_PWRGD.un2_count_1_cry_6
    input  pin RSMRST_PWRGD.un2_count_1_cry_6_c_RNID0NE/I3
    instance   RSMRST_PWRGD.un2_count_1_cry_6_c_RNID0NE (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_6_c_RNID0NE/O
    net        RSMRST_PWRGD.un2_count_1_cry_6_c_RNID0NE
    input  pin RSMRST_PWRGD.count_RNIBS3F2[7]/I1
    instance   RSMRST_PWRGD.count_RNIBS3F2[7] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNIBS3F2[7]/O
    net        RSMRST_PWRGD.count[7]
    input  pin RSMRST_PWRGD.un2_count_1_cry_7_c/I0
    instance   RSMRST_PWRGD.un2_count_1_cry_7_c (cell SB_CARRY)
    output pin RSMRST_PWRGD.un2_count_1_cry_7_c/CO
    net        RSMRST_PWRGD.un2_count_1_cry_7
    input  pin RSMRST_PWRGD.un2_count_1_cry_7_c_RNIODV12/I1
    instance   RSMRST_PWRGD.un2_count_1_cry_7_c_RNIODV12 (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_7_c_RNIODV12/O
    net        RSMRST_PWRGD.count_rst_13
    input  pin RSMRST_PWRGD.count_RNIDV4F2[8]/I2
    instance   RSMRST_PWRGD.count_RNIDV4F2[8] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNIDV4F2[8]/O
    net        RSMRST_PWRGD.un2_count_1_axb_8
    input  pin RSMRST_PWRGD.un2_count_1_cry_8_c/I0
    instance   RSMRST_PWRGD.un2_count_1_cry_8_c (cell SB_CARRY)
    output pin RSMRST_PWRGD.un2_count_1_cry_8_c/CO
    net        RSMRST_PWRGD.un2_count_1_cry_8
    input  pin RSMRST_PWRGD.un2_count_1_cry_8_c_RNIPF022/I1
    instance   RSMRST_PWRGD.un2_count_1_cry_8_c_RNIPF022 (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_8_c_RNIPF022/O
    net        RSMRST_PWRGD.count_rst_14
    input  pin RSMRST_PWRGD.count_RNIF26F2[9]/I2
    instance   RSMRST_PWRGD.count_RNIF26F2[9] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNIF26F2[9]/O
    net        RSMRST_PWRGD.count[9]
    input  pin RSMRST_PWRGD.un2_count_1_cry_9_c/I0
    instance   RSMRST_PWRGD.un2_count_1_cry_9_c (cell SB_CARRY)
    output pin RSMRST_PWRGD.un2_count_1_cry_9_c/CO
    net        RSMRST_PWRGD.un2_count_1_cry_9
    input  pin RSMRST_PWRGD.un2_count_1_cry_9_c_RNIQH122/I1
    instance   RSMRST_PWRGD.un2_count_1_cry_9_c_RNIQH122 (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_9_c_RNIQH122/O
    net        RSMRST_PWRGD.count_rst
    input  pin RSMRST_PWRGD.count_RNIOUF42[10]/I2
    instance   RSMRST_PWRGD.count_RNIOUF42[10] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNIOUF42[10]/O
    net        RSMRST_PWRGD.un2_count_1_axb_10
    input  pin RSMRST_PWRGD.un2_count_1_cry_10_c/I0
    instance   RSMRST_PWRGD.un2_count_1_cry_10_c (cell SB_CARRY)
    output pin RSMRST_PWRGD.un2_count_1_cry_10_c/CO
    net        RSMRST_PWRGD.un2_count_1_cry_10
    input  pin RSMRST_PWRGD.un2_count_1_cry_10_c_RNI29T12/I3
    instance   RSMRST_PWRGD.un2_count_1_cry_10_c_RNI29T12 (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_10_c_RNI29T12/O
    net        RSMRST_PWRGD.count_rst_0
    input  pin RSMRST_PWRGD.count_RNI1NB42[11]/I2
    instance   RSMRST_PWRGD.count_RNI1NB42[11] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNI1NB42[11]/O
    net        RSMRST_PWRGD.un2_count_1_axb_11
    input  pin RSMRST_PWRGD.un2_count_1_cry_11_c/I0
    instance   RSMRST_PWRGD.un2_count_1_cry_11_c (cell SB_CARRY)
    output pin RSMRST_PWRGD.un2_count_1_cry_11_c/CO
    net        RSMRST_PWRGD.un2_count_1_cry_11
    input  pin RSMRST_PWRGD.un2_count_1_cry_11_c_RNIPVME/I3
    instance   RSMRST_PWRGD.un2_count_1_cry_11_c_RNIPVME (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_11_c_RNIPVME/O
    net        RSMRST_PWRGD.un2_count_1_cry_11_c_RNIPVME
    input  pin RSMRST_PWRGD.count_RNI3QC42[12]/I1
    instance   RSMRST_PWRGD.count_RNI3QC42[12] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNI3QC42[12]/O
    net        RSMRST_PWRGD.count[12]
    input  pin RSMRST_PWRGD.un2_count_1_cry_12_c/I0
    instance   RSMRST_PWRGD.un2_count_1_cry_12_c (cell SB_CARRY)
    output pin RSMRST_PWRGD.un2_count_1_cry_12_c/CO
    net        RSMRST_PWRGD.un2_count_1_cry_12
    input  pin RSMRST_PWRGD.un2_count_1_cry_13_c/CI
    instance   RSMRST_PWRGD.un2_count_1_cry_13_c (cell SB_CARRY)
    output pin RSMRST_PWRGD.un2_count_1_cry_13_c/CO
    net        RSMRST_PWRGD.un2_count_1_cry_13
    input  pin RSMRST_PWRGD.un2_count_1_cry_13_c_RNIR3PE/I3
    instance   RSMRST_PWRGD.un2_count_1_cry_13_c_RNIR3PE (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_13_c_RNIR3PE/O
    net        RSMRST_PWRGD.un2_count_1_cry_13_c_RNIR3PE
    input  pin RSMRST_PWRGD.count_RNI70F42[14]/I1
    instance   RSMRST_PWRGD.count_RNI70F42[14] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNI70F42[14]/O
    net        RSMRST_PWRGD.count[14]
    input  pin RSMRST_PWRGD.count_RNI5LHF4[1]/I0
    instance   RSMRST_PWRGD.count_RNI5LHF4[1] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNI5LHF4[1]/O
    net        RSMRST_PWRGD.count_RNI5LHF4[1]
    input  pin RSMRST_PWRGD.count_RNI5LHF4_0[1]/I1
    instance   RSMRST_PWRGD.count_RNI5LHF4_0[1] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNI5LHF4_0[1]/O
    net        RSMRST_PWRGD.N_1_i_i
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net RSMRST_PWRGD.count[0]</font> 
61) instance count_RNINKC02[0] (in view: work.rsmrst_pwrgd_block(netlist)), output net count[0] (in view: work.rsmrst_pwrgd_block(netlist))
    net        RSMRST_PWRGD.count[0]
    input  pin RSMRST_PWRGD.count_RNIAB7J1[0]/I2
    instance   RSMRST_PWRGD.count_RNIAB7J1[0] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNIAB7J1[0]/O
    net        RSMRST_PWRGD.count_rst_5
    input  pin RSMRST_PWRGD.count_RNINKC02[0]/I2
    instance   RSMRST_PWRGD.count_RNINKC02[0] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNINKC02[0]/O
    net        RSMRST_PWRGD.count[0]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net RSMRST_PWRGD.count[15]</font> 
62) instance count_RNI93G42[15] (in view: work.rsmrst_pwrgd_block(netlist)), output net count[15] (in view: work.rsmrst_pwrgd_block(netlist))
    net        RSMRST_PWRGD.count[15]
    input  pin RSMRST_PWRGD.un2_count_1_cry_14_c_RNIS5QE/I0
    instance   RSMRST_PWRGD.un2_count_1_cry_14_c_RNIS5QE (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_14_c_RNIS5QE/O
    net        RSMRST_PWRGD.un2_count_1_cry_14_c_RNIS5QE
    input  pin RSMRST_PWRGD.count_RNI93G42[15]/I1
    instance   RSMRST_PWRGD.count_RNI93G42[15] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNI93G42[15]/O
    net        RSMRST_PWRGD.count[15]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net COUNTER.curr_state[0]</font> 
63) instance tmp_1_RNI93G8H (in view: work.counter_block(netlist)), output net curr_state[0] (in view: work.counter_block(netlist))
    net        DSW_PWRGD.tmp_1_RNI93G8H_0
    input  pin DSW_PWRGD.curr_state_RNIIJFC[1]/I0
    instance   DSW_PWRGD.curr_state_RNIIJFC[1] (cell SB_LUT4)
    output pin DSW_PWRGD.curr_state_RNIIJFC[1]/O
    net        DSW_PWRGD.count_0_sqmuxa
    input  pin DSW_PWRGD.un2_count_1_cry_7_c_RNI740O3/I0
    instance   DSW_PWRGD.un2_count_1_cry_7_c_RNI740O3 (cell SB_LUT4)
    output pin DSW_PWRGD.un2_count_1_cry_7_c_RNI740O3/O
    net        COUNTER.g0_3_a4_1_10
    input  pin COUNTER.tmp_1_RNI93G8H/I0
    instance   COUNTER.tmp_1_RNI93G8H (cell SB_LUT4)
    output pin COUNTER.tmp_1_RNI93G8H/O
    net        COUNTER.curr_state[0]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net DSW_PWRGD.curr_state[1]</font> 
64) instance curr_state_RNIMJ7I[1] (in view: work.dsw_pwrok_block(netlist)), output net curr_state[1] (in view: work.dsw_pwrok_block(netlist))
    net        DSW_PWRGD.curr_state[1]
    input  pin DSW_PWRGD.curr_state_7_1_0_.m6/I1
    instance   DSW_PWRGD.curr_state_7_1_0_.m6 (cell SB_LUT4)
    output pin DSW_PWRGD.curr_state_7_1_0_.m6/O
    net        DSW_PWRGD.curr_state_7[1]
    input  pin DSW_PWRGD.curr_state_RNIMJ7I[1]/I0
    instance   DSW_PWRGD.curr_state_RNIMJ7I[1] (cell SB_LUT4)
    output pin DSW_PWRGD.curr_state_RNIMJ7I[1]/O
    net        DSW_PWRGD.curr_state[1]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net DSW_PWRGD.count[0]</font> 
65) instance count_RNIU6O01[0] (in view: work.dsw_pwrok_block(netlist)), output net count[0] (in view: work.dsw_pwrok_block(netlist))
    net        DSW_PWRGD.count[0]
    input  pin DSW_PWRGD.count_RNI[0]/I0
    instance   DSW_PWRGD.count_RNI[0] (cell SB_LUT4)
    output pin DSW_PWRGD.count_RNI[0]/O
    net        DSW_PWRGD.g0_0_0
    input  pin DSW_PWRGD.count_RNIU6O01[0]/I1
    instance   DSW_PWRGD.count_RNIU6O01[0] (cell SB_LUT4)
    output pin DSW_PWRGD.count_RNIU6O01[0]/O
    net        DSW_PWRGD.count[0]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net DSW_PWRGD.m4_1</font> 
66) instance count_RNIUOI1G[1] (in view: work.dsw_pwrok_block(netlist)), output net m4_1 (in view: work.dsw_pwrok_block(netlist))
    net        DSW_PWRGD.m4_1
    input  pin DSW_PWRGD.count_RNIU6O01[0]/I3
    instance   DSW_PWRGD.count_RNIU6O01[0] (cell SB_LUT4)
    output pin DSW_PWRGD.count_RNIU6O01[0]/O
    net        DSW_PWRGD.count[0]
    input  pin DSW_PWRGD.count_RNI[15]/I0
    instance   DSW_PWRGD.count_RNI[15] (cell SB_LUT4)
    output pin DSW_PWRGD.count_RNI[15]/O
    net        DSW_PWRGD.g0_i_a3_0_0
    input  pin DSW_PWRGD.count_RNIFH1U1[6]/I0
    instance   DSW_PWRGD.count_RNIFH1U1[6] (cell SB_LUT4)
    output pin DSW_PWRGD.count_RNIFH1U1[6]/O
    net        DSW_PWRGD.g0_i_a3_0_6
    input  pin DSW_PWRGD.count_RNI01AD7[5]/I1
    instance   DSW_PWRGD.count_RNI01AD7[5] (cell SB_LUT4)
    output pin DSW_PWRGD.count_RNI01AD7[5]/O
    net        DSW_PWRGD.g0_i_a3_0_10
    input  pin DSW_PWRGD.count_RNIUOI1G[1]/I0
    instance   DSW_PWRGD.count_RNIUOI1G[1] (cell SB_LUT4)
    output pin DSW_PWRGD.count_RNIUOI1G[1]/O
    net        DSW_PWRGD.m4_1
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net DSW_PWRGD.count[15]</font> 
67) instance count_RNIJOHL1[15] (in view: work.dsw_pwrok_block(netlist)), output net count[15] (in view: work.dsw_pwrok_block(netlist))
    net        DSW_PWRGD.count[15]
    input  pin DSW_PWRGD.un2_count_1_cry_14_c_RNIV5KC/I0
    instance   DSW_PWRGD.un2_count_1_cry_14_c_RNIV5KC (cell SB_LUT4)
    output pin DSW_PWRGD.un2_count_1_cry_14_c_RNIV5KC/O
    net        DSW_PWRGD.count_rst
    input  pin DSW_PWRGD.count_RNIJOHL1[15]/I1
    instance   DSW_PWRGD.count_RNIJOHL1[15] (cell SB_LUT4)
    output pin DSW_PWRGD.count_RNIJOHL1[15]/O
    net        DSW_PWRGD.count[15]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net DSW_PWRGD.count_0_sqmuxa</font> 
68) instance curr_state_RNIIJFC[1] (in view: work.dsw_pwrok_block(netlist)), output net count_0_sqmuxa (in view: work.dsw_pwrok_block(netlist))
    net        DSW_PWRGD.count_0_sqmuxa
    input  pin DSW_PWRGD.un2_count_1_cry_13_c_RNIU3JC_0/I0
    instance   DSW_PWRGD.un2_count_1_cry_13_c_RNIU3JC_0 (cell SB_LUT4)
    output pin DSW_PWRGD.un2_count_1_cry_13_c_RNIU3JC_0/O
    net        DSW_PWRGD.count_rst_0
    input  pin DSW_PWRGD.count_RNIHLGL1[14]/I1
    instance   DSW_PWRGD.count_RNIHLGL1[14] (cell SB_LUT4)
    output pin DSW_PWRGD.count_RNIHLGL1[14]/O
    net        DSW_PWRGD.un2_count_1_axb_14
    input  pin DSW_PWRGD.un2_count_1_cry_14_c/I0
    instance   DSW_PWRGD.un2_count_1_cry_14_c (cell SB_CARRY)
    output pin DSW_PWRGD.un2_count_1_cry_14_c/CO
    net        DSW_PWRGD.un2_count_1_cry_14
    input  pin DSW_PWRGD.un2_count_1_cry_14_c_RNIV5KC/I3
    instance   DSW_PWRGD.un2_count_1_cry_14_c_RNIV5KC (cell SB_LUT4)
    output pin DSW_PWRGD.un2_count_1_cry_14_c_RNIV5KC/O
    net        DSW_PWRGD.count_rst
    input  pin DSW_PWRGD.count_RNIJOHL1[15]/I1
    instance   DSW_PWRGD.count_RNIJOHL1[15] (cell SB_LUT4)
    output pin DSW_PWRGD.count_RNIJOHL1[15]/O
    net        DSW_PWRGD.count[15]
    input  pin DSW_PWRGD.count_RNI[15]/I1
    instance   DSW_PWRGD.count_RNI[15] (cell SB_LUT4)
    output pin DSW_PWRGD.count_RNI[15]/O
    net        DSW_PWRGD.g0_i_a3_0_0
    input  pin DSW_PWRGD.count_RNIFH1U1[6]/I0
    instance   DSW_PWRGD.count_RNIFH1U1[6] (cell SB_LUT4)
    output pin DSW_PWRGD.count_RNIFH1U1[6]/O
    net        DSW_PWRGD.g0_i_a3_0_6
    input  pin DSW_PWRGD.count_RNI01AD7[5]/I1
    instance   DSW_PWRGD.count_RNI01AD7[5] (cell SB_LUT4)
    output pin DSW_PWRGD.count_RNI01AD7[5]/O
    net        DSW_PWRGD.g0_i_a3_0_10
    input  pin DSW_PWRGD.count_RNIUOI1G[1]/I0
    instance   DSW_PWRGD.count_RNIUOI1G[1] (cell SB_LUT4)
    output pin DSW_PWRGD.count_RNIUOI1G[1]/O
    net        DSW_PWRGD.m4_1
    input  pin DSW_PWRGD.curr_state_7_1_0_.m6/I2
    instance   DSW_PWRGD.curr_state_7_1_0_.m6 (cell SB_LUT4)
    output pin DSW_PWRGD.curr_state_7_1_0_.m6/O
    net        DSW_PWRGD.curr_state_7[1]
    input  pin DSW_PWRGD.curr_state_RNIMJ7I[1]/I0
    instance   DSW_PWRGD.curr_state_RNIMJ7I[1] (cell SB_LUT4)
    output pin DSW_PWRGD.curr_state_RNIMJ7I[1]/O
    net        DSW_PWRGD.curr_state[1]
    input  pin DSW_PWRGD.curr_state_RNIIJFC[1]/I1
    instance   DSW_PWRGD.curr_state_RNIIJFC[1] (cell SB_LUT4)
    output pin DSW_PWRGD.curr_state_RNIIJFC[1]/O
    net        DSW_PWRGD.count_0_sqmuxa
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net DSW_PWRGD.un2_count_1_axb_14</font> 
69) instance count_RNIHLGL1[14] (in view: work.dsw_pwrok_block(netlist)), output net un2_count_1_axb_14 (in view: work.dsw_pwrok_block(netlist))
    net        DSW_PWRGD.un2_count_1_axb_14
    input  pin DSW_PWRGD.un2_count_1_cry_13_c_RNIU3JC/I1
    instance   DSW_PWRGD.un2_count_1_cry_13_c_RNIU3JC (cell SB_LUT4)
    output pin DSW_PWRGD.un2_count_1_cry_13_c_RNIU3JC/O
    net        DSW_PWRGD.un2_count_1_cry_13_c_RNIU3JC
    input  pin DSW_PWRGD.un2_count_1_cry_13_c_RNIU3JC_0/I1
    instance   DSW_PWRGD.un2_count_1_cry_13_c_RNIU3JC_0 (cell SB_LUT4)
    output pin DSW_PWRGD.un2_count_1_cry_13_c_RNIU3JC_0/O
    net        DSW_PWRGD.count_rst_0
    input  pin DSW_PWRGD.count_RNIHLGL1[14]/I1
    instance   DSW_PWRGD.count_RNIHLGL1[14] (cell SB_LUT4)
    output pin DSW_PWRGD.count_RNIHLGL1[14]/O
    net        DSW_PWRGD.un2_count_1_axb_14
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net DSW_PWRGD.un2_count_1_axb_13</font> 
70) instance count_RNIFIFL1[13] (in view: work.dsw_pwrok_block(netlist)), output net un2_count_1_axb_13 (in view: work.dsw_pwrok_block(netlist))
    net        DSW_PWRGD.un2_count_1_axb_13
    input  pin DSW_PWRGD.un2_count_1_cry_12_c_RNIT1IC/I1
    instance   DSW_PWRGD.un2_count_1_cry_12_c_RNIT1IC (cell SB_LUT4)
    output pin DSW_PWRGD.un2_count_1_cry_12_c_RNIT1IC/O
    net        DSW_PWRGD.un2_count_1_cry_12_c_RNIT1IC
    input  pin DSW_PWRGD.un2_count_1_cry_12_c_RNIT1IC_0/I0
    instance   DSW_PWRGD.un2_count_1_cry_12_c_RNIT1IC_0 (cell SB_LUT4)
    output pin DSW_PWRGD.un2_count_1_cry_12_c_RNIT1IC_0/O
    net        DSW_PWRGD.count_rst_1
    input  pin DSW_PWRGD.count_RNIFIFL1[13]/I1
    instance   DSW_PWRGD.count_RNIFIFL1[13] (cell SB_LUT4)
    output pin DSW_PWRGD.count_RNIFIFL1[13]/O
    net        DSW_PWRGD.un2_count_1_axb_13
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net DSW_PWRGD.un2_count_1_axb_12</font> 
71) instance count_RNIDFEL1[12] (in view: work.dsw_pwrok_block(netlist)), output net un2_count_1_axb_12 (in view: work.dsw_pwrok_block(netlist))
    net        DSW_PWRGD.un2_count_1_axb_12
    input  pin DSW_PWRGD.un2_count_1_cry_11_c_RNISVGC/I1
    instance   DSW_PWRGD.un2_count_1_cry_11_c_RNISVGC (cell SB_LUT4)
    output pin DSW_PWRGD.un2_count_1_cry_11_c_RNISVGC/O
    net        DSW_PWRGD.un2_count_1_cry_11_c_RNISVGC
    input  pin DSW_PWRGD.un2_count_1_cry_11_c_RNISVGC_0/I1
    instance   DSW_PWRGD.un2_count_1_cry_11_c_RNISVGC_0 (cell SB_LUT4)
    output pin DSW_PWRGD.un2_count_1_cry_11_c_RNISVGC_0/O
    net        DSW_PWRGD.count_rst_2
    input  pin DSW_PWRGD.count_RNIDFEL1[12]/I1
    instance   DSW_PWRGD.count_RNIDFEL1[12] (cell SB_LUT4)
    output pin DSW_PWRGD.count_RNIDFEL1[12]/O
    net        DSW_PWRGD.un2_count_1_axb_12
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net DSW_PWRGD.count[11]</font> 
72) instance count_RNIBCDL1[11] (in view: work.dsw_pwrok_block(netlist)), output net count[11] (in view: work.dsw_pwrok_block(netlist))
    net        DSW_PWRGD.count[11]
    input  pin DSW_PWRGD.un2_count_1_cry_10_c_RNIRTFC/I0
    instance   DSW_PWRGD.un2_count_1_cry_10_c_RNIRTFC (cell SB_LUT4)
    output pin DSW_PWRGD.un2_count_1_cry_10_c_RNIRTFC/O
    net        DSW_PWRGD.count_rst_3
    input  pin DSW_PWRGD.count_RNIBCDL1[11]/I1
    instance   DSW_PWRGD.count_RNIBCDL1[11] (cell SB_LUT4)
    output pin DSW_PWRGD.count_RNIBCDL1[11]/O
    net        DSW_PWRGD.count[11]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net DSW_PWRGD.un2_count_1_axb_10</font> 
73) instance count_RNI2HKO1[10] (in view: work.dsw_pwrok_block(netlist)), output net un2_count_1_axb_10 (in view: work.dsw_pwrok_block(netlist))
    net        DSW_PWRGD.un2_count_1_axb_10
    input  pin DSW_PWRGD.un2_count_1_cry_9_c_RNIJ3NF/I1
    instance   DSW_PWRGD.un2_count_1_cry_9_c_RNIJ3NF (cell SB_LUT4)
    output pin DSW_PWRGD.un2_count_1_cry_9_c_RNIJ3NF/O
    net        DSW_PWRGD.un2_count_1_cry_9_c_RNIJ3NF
    input  pin DSW_PWRGD.un2_count_1_cry_9_c_RNIJ3NF_0/I0
    instance   DSW_PWRGD.un2_count_1_cry_9_c_RNIJ3NF_0 (cell SB_LUT4)
    output pin DSW_PWRGD.un2_count_1_cry_9_c_RNIJ3NF_0/O
    net        DSW_PWRGD.count_rst_4
    input  pin DSW_PWRGD.count_RNI2HKO1[10]/I1
    instance   DSW_PWRGD.count_RNI2HKO1[10] (cell SB_LUT4)
    output pin DSW_PWRGD.count_RNI2HKO1[10]/O
    net        DSW_PWRGD.un2_count_1_axb_10
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net DSW_PWRGD.un2_count_1_axb_9</font> 
74) instance count_RNIPHEG1[9] (in view: work.dsw_pwrok_block(netlist)), output net un2_count_1_axb_9 (in view: work.dsw_pwrok_block(netlist))
    net        DSW_PWRGD.un2_count_1_axb_9
    input  pin DSW_PWRGD.un2_count_1_cry_8_c_RNII1MF/I1
    instance   DSW_PWRGD.un2_count_1_cry_8_c_RNII1MF (cell SB_LUT4)
    output pin DSW_PWRGD.un2_count_1_cry_8_c_RNII1MF/O
    net        DSW_PWRGD.un2_count_1_cry_8_c_RNII1MF
    input  pin DSW_PWRGD.un2_count_1_cry_8_c_RNII1MF_0/I1
    instance   DSW_PWRGD.un2_count_1_cry_8_c_RNII1MF_0 (cell SB_LUT4)
    output pin DSW_PWRGD.un2_count_1_cry_8_c_RNII1MF_0/O
    net        DSW_PWRGD.count_rst_5
    input  pin DSW_PWRGD.count_RNIPHEG1[9]/I1
    instance   DSW_PWRGD.count_RNIPHEG1[9] (cell SB_LUT4)
    output pin DSW_PWRGD.count_RNIPHEG1[9]/O
    net        DSW_PWRGD.un2_count_1_axb_9
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net DSW_PWRGD.un2_count_1_axb_8</font> 
75) instance count_RNINEDG1[8] (in view: work.dsw_pwrok_block(netlist)), output net un2_count_1_axb_8 (in view: work.dsw_pwrok_block(netlist))
    net        DSW_PWRGD.un2_count_1_axb_8
    input  pin DSW_PWRGD.un2_count_1_cry_7_c_RNIHVKF/I1
    instance   DSW_PWRGD.un2_count_1_cry_7_c_RNIHVKF (cell SB_LUT4)
    output pin DSW_PWRGD.un2_count_1_cry_7_c_RNIHVKF/O
    net        DSW_PWRGD.un2_count_1_cry_7_c_RNIHVKF
    input  pin DSW_PWRGD.un2_count_1_cry_7_c_RNIHVKF_0/I0
    instance   DSW_PWRGD.un2_count_1_cry_7_c_RNIHVKF_0 (cell SB_LUT4)
    output pin DSW_PWRGD.un2_count_1_cry_7_c_RNIHVKF_0/O
    net        DSW_PWRGD.count_rst_6
    input  pin DSW_PWRGD.count_RNINEDG1[8]/I1
    instance   DSW_PWRGD.count_RNINEDG1[8] (cell SB_LUT4)
    output pin DSW_PWRGD.count_RNINEDG1[8]/O
    net        DSW_PWRGD.un2_count_1_axb_8
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net DSW_PWRGD.un2_count_1_axb_7</font> 
76) instance count_RNILBCG1[7] (in view: work.dsw_pwrok_block(netlist)), output net un2_count_1_axb_7 (in view: work.dsw_pwrok_block(netlist))
    net        DSW_PWRGD.un2_count_1_axb_7
    input  pin DSW_PWRGD.un2_count_1_cry_6_c_RNIGTJF/I1
    instance   DSW_PWRGD.un2_count_1_cry_6_c_RNIGTJF (cell SB_LUT4)
    output pin DSW_PWRGD.un2_count_1_cry_6_c_RNIGTJF/O
    net        DSW_PWRGD.un2_count_1_cry_6_c_RNIGTJF
    input  pin DSW_PWRGD.un2_count_1_cry_6_c_RNIGTJF_0/I0
    instance   DSW_PWRGD.un2_count_1_cry_6_c_RNIGTJF_0 (cell SB_LUT4)
    output pin DSW_PWRGD.un2_count_1_cry_6_c_RNIGTJF_0/O
    net        DSW_PWRGD.count_rst_7
    input  pin DSW_PWRGD.count_RNILBCG1[7]/I1
    instance   DSW_PWRGD.count_RNILBCG1[7] (cell SB_LUT4)
    output pin DSW_PWRGD.count_RNILBCG1[7]/O
    net        DSW_PWRGD.un2_count_1_axb_7
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net DSW_PWRGD.un2_count_1_axb_6</font> 
77) instance count_RNIJ8BG1[6] (in view: work.dsw_pwrok_block(netlist)), output net un2_count_1_axb_6 (in view: work.dsw_pwrok_block(netlist))
    net        DSW_PWRGD.un2_count_1_axb_6
    input  pin DSW_PWRGD.un2_count_1_cry_5_c_RNIFRIF/I1
    instance   DSW_PWRGD.un2_count_1_cry_5_c_RNIFRIF (cell SB_LUT4)
    output pin DSW_PWRGD.un2_count_1_cry_5_c_RNIFRIF/O
    net        DSW_PWRGD.un2_count_1_cry_5_c_RNIFRIF
    input  pin DSW_PWRGD.un2_count_1_cry_5_c_RNIFRIF_0/I0
    instance   DSW_PWRGD.un2_count_1_cry_5_c_RNIFRIF_0 (cell SB_LUT4)
    output pin DSW_PWRGD.un2_count_1_cry_5_c_RNIFRIF_0/O
    net        DSW_PWRGD.count_rst_8
    input  pin DSW_PWRGD.count_RNIJ8BG1[6]/I1
    instance   DSW_PWRGD.count_RNIJ8BG1[6] (cell SB_LUT4)
    output pin DSW_PWRGD.count_RNIJ8BG1[6]/O
    net        DSW_PWRGD.un2_count_1_axb_6
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net DSW_PWRGD.un2_count_1_axb_5</font> 
78) instance count_RNIH5AG1[5] (in view: work.dsw_pwrok_block(netlist)), output net un2_count_1_axb_5 (in view: work.dsw_pwrok_block(netlist))
    net        DSW_PWRGD.un2_count_1_axb_5
    input  pin DSW_PWRGD.un2_count_1_cry_4_c_RNIEPHF/I1
    instance   DSW_PWRGD.un2_count_1_cry_4_c_RNIEPHF (cell SB_LUT4)
    output pin DSW_PWRGD.un2_count_1_cry_4_c_RNIEPHF/O
    net        DSW_PWRGD.un2_count_1_cry_4_c_RNIEPHF
    input  pin DSW_PWRGD.un2_count_1_cry_4_c_RNIEPHF_0/I0
    instance   DSW_PWRGD.un2_count_1_cry_4_c_RNIEPHF_0 (cell SB_LUT4)
    output pin DSW_PWRGD.un2_count_1_cry_4_c_RNIEPHF_0/O
    net        DSW_PWRGD.count_rst_9
    input  pin DSW_PWRGD.count_RNIH5AG1[5]/I1
    instance   DSW_PWRGD.count_RNIH5AG1[5] (cell SB_LUT4)
    output pin DSW_PWRGD.count_RNIH5AG1[5]/O
    net        DSW_PWRGD.un2_count_1_axb_5
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net DSW_PWRGD.un2_count_1_axb_4</font> 
79) instance count_RNIF29G1[4] (in view: work.dsw_pwrok_block(netlist)), output net un2_count_1_axb_4 (in view: work.dsw_pwrok_block(netlist))
    net        DSW_PWRGD.un2_count_1_axb_4
    input  pin DSW_PWRGD.un2_count_1_cry_3_c_RNIDNGF/I1
    instance   DSW_PWRGD.un2_count_1_cry_3_c_RNIDNGF (cell SB_LUT4)
    output pin DSW_PWRGD.un2_count_1_cry_3_c_RNIDNGF/O
    net        DSW_PWRGD.un2_count_1_cry_3_c_RNIDNGF
    input  pin DSW_PWRGD.un2_count_1_cry_3_c_RNIDNGF_0/I1
    instance   DSW_PWRGD.un2_count_1_cry_3_c_RNIDNGF_0 (cell SB_LUT4)
    output pin DSW_PWRGD.un2_count_1_cry_3_c_RNIDNGF_0/O
    net        DSW_PWRGD.count_rst_10
    input  pin DSW_PWRGD.count_RNIF29G1[4]/I1
    instance   DSW_PWRGD.count_RNIF29G1[4] (cell SB_LUT4)
    output pin DSW_PWRGD.count_RNIF29G1[4]/O
    net        DSW_PWRGD.un2_count_1_axb_4
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net DSW_PWRGD.un2_count_1_axb_3</font> 
80) instance count_RNIDV7G1[3] (in view: work.dsw_pwrok_block(netlist)), output net un2_count_1_axb_3 (in view: work.dsw_pwrok_block(netlist))
    net        DSW_PWRGD.un2_count_1_axb_3
    input  pin DSW_PWRGD.un2_count_1_cry_2_c_RNICLFF/I1
    instance   DSW_PWRGD.un2_count_1_cry_2_c_RNICLFF (cell SB_LUT4)
    output pin DSW_PWRGD.un2_count_1_cry_2_c_RNICLFF/O
    net        DSW_PWRGD.un2_count_1_cry_2_c_RNICLFF
    input  pin DSW_PWRGD.un2_count_1_cry_2_c_RNICLFF_0/I0
    instance   DSW_PWRGD.un2_count_1_cry_2_c_RNICLFF_0 (cell SB_LUT4)
    output pin DSW_PWRGD.un2_count_1_cry_2_c_RNICLFF_0/O
    net        DSW_PWRGD.count_rst_11
    input  pin DSW_PWRGD.count_RNIDV7G1[3]/I1
    instance   DSW_PWRGD.count_RNIDV7G1[3] (cell SB_LUT4)
    output pin DSW_PWRGD.count_RNIDV7G1[3]/O
    net        DSW_PWRGD.un2_count_1_axb_3
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net DSW_PWRGD.un2_count_1_axb_2</font> 
81) instance count_RNIBS6G1[2] (in view: work.dsw_pwrok_block(netlist)), output net un2_count_1_axb_2 (in view: work.dsw_pwrok_block(netlist))
    net        DSW_PWRGD.un2_count_1_axb_2
    input  pin DSW_PWRGD.un2_count_1_cry_1_c_RNIBJEF/I1
    instance   DSW_PWRGD.un2_count_1_cry_1_c_RNIBJEF (cell SB_LUT4)
    output pin DSW_PWRGD.un2_count_1_cry_1_c_RNIBJEF/O
    net        DSW_PWRGD.un2_count_1_cry_1_c_RNIBJEF
    input  pin DSW_PWRGD.un2_count_1_cry_1_c_RNIBJEF_0/I0
    instance   DSW_PWRGD.un2_count_1_cry_1_c_RNIBJEF_0 (cell SB_LUT4)
    output pin DSW_PWRGD.un2_count_1_cry_1_c_RNIBJEF_0/O
    net        DSW_PWRGD.count_rst_12
    input  pin DSW_PWRGD.count_RNIBS6G1[2]/I1
    instance   DSW_PWRGD.count_RNIBS6G1[2] (cell SB_LUT4)
    output pin DSW_PWRGD.count_RNIBS6G1[2]/O
    net        DSW_PWRGD.un2_count_1_axb_2
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net DSW_PWRGD.un2_count_1_axb_1</font> 
82) instance count_RNIV7O01[1] (in view: work.dsw_pwrok_block(netlist)), output net un2_count_1_axb_1 (in view: work.dsw_pwrok_block(netlist))
    net        DSW_PWRGD.un2_count_1_axb_1
    input  pin DSW_PWRGD.count_RNI[1]/I1
    instance   DSW_PWRGD.count_RNI[1] (cell SB_LUT4)
    output pin DSW_PWRGD.count_RNI[1]/O
    net        DSW_PWRGD.count_RNI[1]
    input  pin DSW_PWRGD.count_RNI_0[1]/I1
    instance   DSW_PWRGD.count_RNI_0[1] (cell SB_LUT4)
    output pin DSW_PWRGD.count_RNI_0[1]/O
    net        DSW_PWRGD.count_rst_13
    input  pin DSW_PWRGD.count_RNIV7O01[1]/I1
    instance   DSW_PWRGD.count_RNIV7O01[1] (cell SB_LUT4)
    output pin DSW_PWRGD.count_RNIV7O01[1]/O
    net        DSW_PWRGD.un2_count_1_axb_1
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net PCH_PWRGD.N_118</font> 
83) instance curr_state_RNI[0] (in view: work.pch_pwrok_block(netlist)), output net N_118 (in view: work.pch_pwrok_block(netlist))
    net        PCH_PWRGD.N_118
    input  pin PCH_PWRGD.curr_state_7_1_0_.m6_0_a2/I0
    instance   PCH_PWRGD.curr_state_7_1_0_.m6_0_a2 (cell SB_LUT4)
    output pin PCH_PWRGD.curr_state_7_1_0_.m6_0_a2/O
    net        PCH_PWRGD.N_122
    input  pin PCH_PWRGD.curr_state_7_1_0_.m6_0/I0
    instance   PCH_PWRGD.curr_state_7_1_0_.m6_0 (cell SB_LUT4)
    output pin PCH_PWRGD.curr_state_7_1_0_.m6_0/O
    net        PCH_PWRGD.curr_state_7[1]
    input  pin PCH_PWRGD.curr_state_RNIK4702[1]/I1
    instance   PCH_PWRGD.curr_state_RNIK4702[1] (cell SB_LUT4)
    output pin PCH_PWRGD.curr_state_RNIK4702[1]/O
    net        PCH_PWRGD.curr_state[1]
    input  pin PCH_PWRGD.curr_state_7_1_0_.m4_0/I0
    instance   PCH_PWRGD.curr_state_7_1_0_.m4_0 (cell SB_LUT4)
    output pin PCH_PWRGD.curr_state_7_1_0_.m4_0/O
    net        PCH_PWRGD.curr_state_7[0]
    input  pin PCH_PWRGD.curr_state_RNIQ5CS51[0]/I1
    instance   PCH_PWRGD.curr_state_RNIQ5CS51[0] (cell SB_LUT4)
    output pin PCH_PWRGD.curr_state_RNIQ5CS51[0]/O
    net        PCH_PWRGD.curr_state[0]
    input  pin PCH_PWRGD.curr_state_RNI[0]/I0
    instance   PCH_PWRGD.curr_state_RNI[0] (cell SB_LUT4)
    output pin PCH_PWRGD.curr_state_RNI[0]/O
    net        PCH_PWRGD.N_118
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net PCH_PWRGD.curr_state[1]</font> 
84) instance curr_state_RNIK4702[1] (in view: work.pch_pwrok_block(netlist)), output net curr_state[1] (in view: work.pch_pwrok_block(netlist))
    net        PCH_PWRGD.curr_state[1]
    input  pin PCH_PWRGD.curr_state_7_1_0_.m6_0/I1
    instance   PCH_PWRGD.curr_state_7_1_0_.m6_0 (cell SB_LUT4)
    output pin PCH_PWRGD.curr_state_7_1_0_.m6_0/O
    net        PCH_PWRGD.curr_state_7[1]
    input  pin PCH_PWRGD.curr_state_RNIK4702[1]/I1
    instance   PCH_PWRGD.curr_state_RNIK4702[1] (cell SB_LUT4)
    output pin PCH_PWRGD.curr_state_RNIK4702[1]/O
    net        PCH_PWRGD.curr_state[1]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net PCH_PWRGD.curr_state[0]</font> 
85) instance curr_state_RNIQ5CS51[0] (in view: work.pch_pwrok_block(netlist)), output net curr_state[0] (in view: work.pch_pwrok_block(netlist))
    net        PCH_PWRGD.curr_state[0]
    input  pin PCH_PWRGD.curr_state_7_1_0_.m6_0/I2
    instance   PCH_PWRGD.curr_state_7_1_0_.m6_0 (cell SB_LUT4)
    output pin PCH_PWRGD.curr_state_7_1_0_.m6_0/O
    net        PCH_PWRGD.curr_state_7[1]
    input  pin PCH_PWRGD.curr_state_RNIK4702[1]/I1
    instance   PCH_PWRGD.curr_state_RNIK4702[1] (cell SB_LUT4)
    output pin PCH_PWRGD.curr_state_RNIK4702[1]/O
    net        PCH_PWRGD.curr_state[1]
    input  pin PCH_PWRGD.curr_state_7_1_0_.m4_0/I0
    instance   PCH_PWRGD.curr_state_7_1_0_.m4_0 (cell SB_LUT4)
    output pin PCH_PWRGD.curr_state_7_1_0_.m4_0/O
    net        PCH_PWRGD.curr_state_7[0]
    input  pin PCH_PWRGD.curr_state_RNIQ5CS51[0]/I1
    instance   PCH_PWRGD.curr_state_RNIQ5CS51[0] (cell SB_LUT4)
    output pin PCH_PWRGD.curr_state_RNIQ5CS51[0]/O
    net        PCH_PWRGD.curr_state[0]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net PCH_PWRGD.count_rst_4</font> 
86) instance un2_count_1_cry_9_c_RNIJP7T5 (in view: work.pch_pwrok_block(netlist)), output net count_rst_4 (in view: work.pch_pwrok_block(netlist))
    net        PCH_PWRGD.count_rst_4
    input  pin PCH_PWRGD.count_RNIG3QT3[10]/I2
    instance   PCH_PWRGD.count_RNIG3QT3[10] (cell SB_LUT4)
    output pin PCH_PWRGD.count_RNIG3QT3[10]/O
    net        PCH_PWRGD.un2_count_1_axb_10
    input  pin PCH_PWRGD.un2_count_1_cry_9_c_RNIJP7T5/I1
    instance   PCH_PWRGD.un2_count_1_cry_9_c_RNIJP7T5 (cell SB_LUT4)
    output pin PCH_PWRGD.un2_count_1_cry_9_c_RNIJP7T5/O
    net        PCH_PWRGD.count_rst_4
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net PCH_PWRGD.count[9]</font> 
87) instance count_RNIADNK5[9] (in view: work.pch_pwrok_block(netlist)), output net count[9] (in view: work.pch_pwrok_block(netlist))
    net        PCH_PWRGD.count[9]
    input  pin PCH_PWRGD.un2_count_1_cry_8_c_RNI2KCV1/I0
    instance   PCH_PWRGD.un2_count_1_cry_8_c_RNI2KCV1 (cell SB_LUT4)
    output pin PCH_PWRGD.un2_count_1_cry_8_c_RNI2KCV1/O
    net        PCH_PWRGD.count_rst_5
    input  pin PCH_PWRGD.count_RNIADNK5[9]/I2
    instance   PCH_PWRGD.count_RNIADNK5[9] (cell SB_LUT4)
    output pin PCH_PWRGD.count_RNIADNK5[9]/O
    net        PCH_PWRGD.count[9]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net PCH_PWRGD.count[8]</font> 
88) instance count_RNI8AMK5[8] (in view: work.pch_pwrok_block(netlist)), output net count[8] (in view: work.pch_pwrok_block(netlist))
    net        PCH_PWRGD.count[8]
    input  pin PCH_PWRGD.un2_count_1_cry_7_c_RNI1IBV1/I0
    instance   PCH_PWRGD.un2_count_1_cry_7_c_RNI1IBV1 (cell SB_LUT4)
    output pin PCH_PWRGD.un2_count_1_cry_7_c_RNI1IBV1/O
    net        PCH_PWRGD.count_rst_6
    input  pin PCH_PWRGD.count_RNI8AMK5[8]/I2
    instance   PCH_PWRGD.count_RNI8AMK5[8] (cell SB_LUT4)
    output pin PCH_PWRGD.count_RNI8AMK5[8]/O
    net        PCH_PWRGD.count[8]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net PCH_PWRGD.count[7]</font> 
89) instance count_RNI67LK5[7] (in view: work.pch_pwrok_block(netlist)), output net count[7] (in view: work.pch_pwrok_block(netlist))
    net        PCH_PWRGD.count[7]
    input  pin PCH_PWRGD.un2_count_1_cry_6_c_RNI0GAV1/I0
    instance   PCH_PWRGD.un2_count_1_cry_6_c_RNI0GAV1 (cell SB_LUT4)
    output pin PCH_PWRGD.un2_count_1_cry_6_c_RNI0GAV1/O
    net        PCH_PWRGD.count_rst_7
    input  pin PCH_PWRGD.count_RNI67LK5[7]/I2
    instance   PCH_PWRGD.count_RNI67LK5[7] (cell SB_LUT4)
    output pin PCH_PWRGD.count_RNI67LK5[7]/O
    net        PCH_PWRGD.count[7]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net PCH_PWRGD.un2_count_1_axb_6</font> 
90) instance count_RNI44KK5[6] (in view: work.pch_pwrok_block(netlist)), output net un2_count_1_axb_6 (in view: work.pch_pwrok_block(netlist))
    net        PCH_PWRGD.un2_count_1_axb_6
    input  pin PCH_PWRGD.un2_count_1_cry_5_c_RNIVD9V1/I1
    instance   PCH_PWRGD.un2_count_1_cry_5_c_RNIVD9V1 (cell SB_LUT4)
    output pin PCH_PWRGD.un2_count_1_cry_5_c_RNIVD9V1/O
    net        PCH_PWRGD.count_rst_8
    input  pin PCH_PWRGD.count_RNI44KK5[6]/I2
    instance   PCH_PWRGD.count_RNI44KK5[6] (cell SB_LUT4)
    output pin PCH_PWRGD.count_RNI44KK5[6]/O
    net        PCH_PWRGD.un2_count_1_axb_6
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net PCH_PWRGD.count[5]</font> 
91) instance count_RNI21JK5[5] (in view: work.pch_pwrok_block(netlist)), output net count[5] (in view: work.pch_pwrok_block(netlist))
    net        PCH_PWRGD.count[5]
    input  pin PCH_PWRGD.un2_count_1_cry_4_c_RNIUB8V1/I0
    instance   PCH_PWRGD.un2_count_1_cry_4_c_RNIUB8V1 (cell SB_LUT4)
    output pin PCH_PWRGD.un2_count_1_cry_4_c_RNIUB8V1/O
    net        PCH_PWRGD.count_rst_9
    input  pin PCH_PWRGD.count_RNI21JK5[5]/I2
    instance   PCH_PWRGD.count_RNI21JK5[5] (cell SB_LUT4)
    output pin PCH_PWRGD.count_RNI21JK5[5]/O
    net        PCH_PWRGD.count[5]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net PCH_PWRGD.count[4]</font> 
92) instance count_RNI0UHK5[4] (in view: work.pch_pwrok_block(netlist)), output net count[4] (in view: work.pch_pwrok_block(netlist))
    net        PCH_PWRGD.count[4]
    input  pin PCH_PWRGD.un2_count_1_cry_3_c_RNIT97V1/I0
    instance   PCH_PWRGD.un2_count_1_cry_3_c_RNIT97V1 (cell SB_LUT4)
    output pin PCH_PWRGD.un2_count_1_cry_3_c_RNIT97V1/O
    net        PCH_PWRGD.count_rst_10
    input  pin PCH_PWRGD.count_RNI0UHK5[4]/I2
    instance   PCH_PWRGD.count_RNI0UHK5[4] (cell SB_LUT4)
    output pin PCH_PWRGD.count_RNI0UHK5[4]/O
    net        PCH_PWRGD.count[4]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net PCH_PWRGD.count[3]</font> 
93) instance count_RNIUQGK5[3] (in view: work.pch_pwrok_block(netlist)), output net count[3] (in view: work.pch_pwrok_block(netlist))
    net        PCH_PWRGD.count[3]
    input  pin PCH_PWRGD.un2_count_1_cry_2_c_RNIS76V1/I0
    instance   PCH_PWRGD.un2_count_1_cry_2_c_RNIS76V1 (cell SB_LUT4)
    output pin PCH_PWRGD.un2_count_1_cry_2_c_RNIS76V1/O
    net        PCH_PWRGD.count_rst_11
    input  pin PCH_PWRGD.count_RNIUQGK5[3]/I2
    instance   PCH_PWRGD.count_RNIUQGK5[3] (cell SB_LUT4)
    output pin PCH_PWRGD.count_RNIUQGK5[3]/O
    net        PCH_PWRGD.count[3]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net PCH_PWRGD.un2_count_1_axb_2</font> 
94) instance count_RNISNFK5[2] (in view: work.pch_pwrok_block(netlist)), output net un2_count_1_axb_2 (in view: work.pch_pwrok_block(netlist))
    net        PCH_PWRGD.un2_count_1_axb_2
    input  pin PCH_PWRGD.un2_count_1_cry_1_c_RNIR55V1/I1
    instance   PCH_PWRGD.un2_count_1_cry_1_c_RNIR55V1 (cell SB_LUT4)
    output pin PCH_PWRGD.un2_count_1_cry_1_c_RNIR55V1/O
    net        PCH_PWRGD.count_rst_12
    input  pin PCH_PWRGD.count_RNISNFK5[2]/I2
    instance   PCH_PWRGD.count_RNISNFK5[2] (cell SB_LUT4)
    output pin PCH_PWRGD.count_RNISNFK5[2]/O
    net        PCH_PWRGD.un2_count_1_axb_2
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net PCH_PWRGD.un2_count_1_axb_1</font> 
95) instance count_RNI3AJ75[1] (in view: work.pch_pwrok_block(netlist)), output net un2_count_1_axb_1 (in view: work.pch_pwrok_block(netlist))
    net        PCH_PWRGD.un2_count_1_axb_1
    input  pin PCH_PWRGD.count_RNI3P8I1[1]/I0
    instance   PCH_PWRGD.count_RNI3P8I1[1] (cell SB_LUT4)
    output pin PCH_PWRGD.count_RNI3P8I1[1]/O
    net        PCH_PWRGD.count_rst_13
    input  pin PCH_PWRGD.count_RNI3AJ75[1]/I2
    instance   PCH_PWRGD.count_RNI3AJ75[1] (cell SB_LUT4)
    output pin PCH_PWRGD.count_RNI3AJ75[1]/O
    net        PCH_PWRGD.un2_count_1_axb_1
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net PCH_PWRGD.count_RNI725S31_0[6]</font> 
96) instance count_RNI725S31_0[6] (in view: work.pch_pwrok_block(netlist)), output net count_RNI725S31_0[6] (in view: work.pch_pwrok_block(netlist))
    net        PCH_PWRGD.count_RNI725S31_0[6]
    input  pin PCH_PWRGD.count_RNI3P8I1[0]/I0
    instance   PCH_PWRGD.count_RNI3P8I1[0] (cell SB_LUT4)
    output pin PCH_PWRGD.count_RNI3P8I1[0]/O
    net        PCH_PWRGD.count_rst_14
    input  pin PCH_PWRGD.count_RNI29J75[0]/I2
    instance   PCH_PWRGD.count_RNI29J75[0] (cell SB_LUT4)
    output pin PCH_PWRGD.count_RNI29J75[0]/O
    net        PCH_PWRGD.count[0]
    input  pin PCH_PWRGD.count_RNI3P8I1[1]/I1
    instance   PCH_PWRGD.count_RNI3P8I1[1] (cell SB_LUT4)
    output pin PCH_PWRGD.count_RNI3P8I1[1]/O
    net        PCH_PWRGD.count_rst_13
    input  pin PCH_PWRGD.count_RNI3AJ75[1]/I2
    instance   PCH_PWRGD.count_RNI3AJ75[1] (cell SB_LUT4)
    output pin PCH_PWRGD.count_RNI3AJ75[1]/O
    net        PCH_PWRGD.un2_count_1_axb_1
    input  pin PCH_PWRGD.un2_count_1_cry_1_c/I0
    instance   PCH_PWRGD.un2_count_1_cry_1_c (cell SB_CARRY)
    output pin PCH_PWRGD.un2_count_1_cry_1_c/CO
    net        PCH_PWRGD.un2_count_1_cry_1
    input  pin PCH_PWRGD.un2_count_1_cry_1_c_RNIR55V1/I3
    instance   PCH_PWRGD.un2_count_1_cry_1_c_RNIR55V1 (cell SB_LUT4)
    output pin PCH_PWRGD.un2_count_1_cry_1_c_RNIR55V1/O
    net        PCH_PWRGD.count_rst_12
    input  pin PCH_PWRGD.count_RNISNFK5[2]/I2
    instance   PCH_PWRGD.count_RNISNFK5[2] (cell SB_LUT4)
    output pin PCH_PWRGD.count_RNISNFK5[2]/O
    net        PCH_PWRGD.un2_count_1_axb_2
    input  pin PCH_PWRGD.un2_count_1_cry_2_c/I0
    instance   PCH_PWRGD.un2_count_1_cry_2_c (cell SB_CARRY)
    output pin PCH_PWRGD.un2_count_1_cry_2_c/CO
    net        PCH_PWRGD.un2_count_1_cry_2
    input  pin PCH_PWRGD.un2_count_1_cry_2_c_RNIS76V1/I1
    instance   PCH_PWRGD.un2_count_1_cry_2_c_RNIS76V1 (cell SB_LUT4)
    output pin PCH_PWRGD.un2_count_1_cry_2_c_RNIS76V1/O
    net        PCH_PWRGD.count_rst_11
    input  pin PCH_PWRGD.count_RNIUQGK5[3]/I2
    instance   PCH_PWRGD.count_RNIUQGK5[3] (cell SB_LUT4)
    output pin PCH_PWRGD.count_RNIUQGK5[3]/O
    net        PCH_PWRGD.count[3]
    input  pin PCH_PWRGD.un2_count_1_cry_3_c/I0
    instance   PCH_PWRGD.un2_count_1_cry_3_c (cell SB_CARRY)
    output pin PCH_PWRGD.un2_count_1_cry_3_c/CO
    net        PCH_PWRGD.un2_count_1_cry_3
    input  pin PCH_PWRGD.un2_count_1_cry_3_c_RNIT97V1/I1
    instance   PCH_PWRGD.un2_count_1_cry_3_c_RNIT97V1 (cell SB_LUT4)
    output pin PCH_PWRGD.un2_count_1_cry_3_c_RNIT97V1/O
    net        PCH_PWRGD.count_rst_10
    input  pin PCH_PWRGD.count_RNI0UHK5[4]/I2
    instance   PCH_PWRGD.count_RNI0UHK5[4] (cell SB_LUT4)
    output pin PCH_PWRGD.count_RNI0UHK5[4]/O
    net        PCH_PWRGD.count[4]
    input  pin PCH_PWRGD.un2_count_1_cry_4_c/I0
    instance   PCH_PWRGD.un2_count_1_cry_4_c (cell SB_CARRY)
    output pin PCH_PWRGD.un2_count_1_cry_4_c/CO
    net        PCH_PWRGD.un2_count_1_cry_4
    input  pin PCH_PWRGD.un2_count_1_cry_4_c_RNIUB8V1/I1
    instance   PCH_PWRGD.un2_count_1_cry_4_c_RNIUB8V1 (cell SB_LUT4)
    output pin PCH_PWRGD.un2_count_1_cry_4_c_RNIUB8V1/O
    net        PCH_PWRGD.count_rst_9
    input  pin PCH_PWRGD.count_RNI21JK5[5]/I2
    instance   PCH_PWRGD.count_RNI21JK5[5] (cell SB_LUT4)
    output pin PCH_PWRGD.count_RNI21JK5[5]/O
    net        PCH_PWRGD.count[5]
    input  pin PCH_PWRGD.un2_count_1_cry_5_c/I0
    instance   PCH_PWRGD.un2_count_1_cry_5_c (cell SB_CARRY)
    output pin PCH_PWRGD.un2_count_1_cry_5_c/CO
    net        PCH_PWRGD.un2_count_1_cry_5
    input  pin PCH_PWRGD.un2_count_1_cry_5_c_RNIVD9V1/I3
    instance   PCH_PWRGD.un2_count_1_cry_5_c_RNIVD9V1 (cell SB_LUT4)
    output pin PCH_PWRGD.un2_count_1_cry_5_c_RNIVD9V1/O
    net        PCH_PWRGD.count_rst_8
    input  pin PCH_PWRGD.count_RNI44KK5[6]/I2
    instance   PCH_PWRGD.count_RNI44KK5[6] (cell SB_LUT4)
    output pin PCH_PWRGD.count_RNI44KK5[6]/O
    net        PCH_PWRGD.un2_count_1_axb_6
    input  pin PCH_PWRGD.un2_count_1_cry_6_c/I0
    instance   PCH_PWRGD.un2_count_1_cry_6_c (cell SB_CARRY)
    output pin PCH_PWRGD.un2_count_1_cry_6_c/CO
    net        PCH_PWRGD.un2_count_1_cry_6
    input  pin PCH_PWRGD.un2_count_1_cry_6_c_RNI0GAV1/I1
    instance   PCH_PWRGD.un2_count_1_cry_6_c_RNI0GAV1 (cell SB_LUT4)
    output pin PCH_PWRGD.un2_count_1_cry_6_c_RNI0GAV1/O
    net        PCH_PWRGD.count_rst_7
    input  pin PCH_PWRGD.count_RNI67LK5[7]/I2
    instance   PCH_PWRGD.count_RNI67LK5[7] (cell SB_LUT4)
    output pin PCH_PWRGD.count_RNI67LK5[7]/O
    net        PCH_PWRGD.count[7]
    input  pin PCH_PWRGD.un2_count_1_cry_7_c/I0
    instance   PCH_PWRGD.un2_count_1_cry_7_c (cell SB_CARRY)
    output pin PCH_PWRGD.un2_count_1_cry_7_c/CO
    net        PCH_PWRGD.un2_count_1_cry_7
    input  pin PCH_PWRGD.un2_count_1_cry_7_c_RNI1IBV1/I1
    instance   PCH_PWRGD.un2_count_1_cry_7_c_RNI1IBV1 (cell SB_LUT4)
    output pin PCH_PWRGD.un2_count_1_cry_7_c_RNI1IBV1/O
    net        PCH_PWRGD.count_rst_6
    input  pin PCH_PWRGD.count_RNI8AMK5[8]/I2
    instance   PCH_PWRGD.count_RNI8AMK5[8] (cell SB_LUT4)
    output pin PCH_PWRGD.count_RNI8AMK5[8]/O
    net        PCH_PWRGD.count[8]
    input  pin PCH_PWRGD.un2_count_1_cry_8_c/I0
    instance   PCH_PWRGD.un2_count_1_cry_8_c (cell SB_CARRY)
    output pin PCH_PWRGD.un2_count_1_cry_8_c/CO
    net        PCH_PWRGD.un2_count_1_cry_8
    input  pin PCH_PWRGD.un2_count_1_cry_8_c_RNI2KCV1/I1
    instance   PCH_PWRGD.un2_count_1_cry_8_c_RNI2KCV1 (cell SB_LUT4)
    output pin PCH_PWRGD.un2_count_1_cry_8_c_RNI2KCV1/O
    net        PCH_PWRGD.count_rst_5
    input  pin PCH_PWRGD.count_RNIADNK5[9]/I2
    instance   PCH_PWRGD.count_RNIADNK5[9] (cell SB_LUT4)
    output pin PCH_PWRGD.count_RNIADNK5[9]/O
    net        PCH_PWRGD.count[9]
    input  pin PCH_PWRGD.un2_count_1_cry_9_c/I0
    instance   PCH_PWRGD.un2_count_1_cry_9_c (cell SB_CARRY)
    output pin PCH_PWRGD.un2_count_1_cry_9_c/CO
    net        PCH_PWRGD.un2_count_1_cry_9
    input  pin PCH_PWRGD.un2_count_1_cry_9_c_RNIJP7T5/I3
    instance   PCH_PWRGD.un2_count_1_cry_9_c_RNIJP7T5 (cell SB_LUT4)
    output pin PCH_PWRGD.un2_count_1_cry_9_c_RNIJP7T5/O
    net        PCH_PWRGD.count_rst_4
    input  pin PCH_PWRGD.count_RNIG3QT3_0[10]/I2
    instance   PCH_PWRGD.count_RNIG3QT3_0[10] (cell SB_LUT4)
    output pin PCH_PWRGD.count_RNIG3QT3_0[10]/O
    net        PCH_PWRGD.count_0[10]
    input  pin PCH_PWRGD.count_RNI29KR7[12]/I1
    instance   PCH_PWRGD.count_RNI29KR7[12] (cell SB_LUT4)
    output pin PCH_PWRGD.count_RNI29KR7[12]/O
    net        PCH_PWRGD.un12_clk_100khz_4
    input  pin PCH_PWRGD.count_RNI725S31[6]/I0
    instance   PCH_PWRGD.count_RNI725S31[6] (cell SB_LUT4)
    output pin PCH_PWRGD.count_RNI725S31[6]/O
    net        PCH_PWRGD.N_1_i
    input  pin PCH_PWRGD.count_RNI725S31_0[6]/I0
    instance   PCH_PWRGD.count_RNI725S31_0[6] (cell SB_LUT4)
    output pin PCH_PWRGD.count_RNI725S31_0[6]/O
    net        PCH_PWRGD.count_RNI725S31_0[6]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net PCH_PWRGD.count[0]</font> 
97) instance count_RNI29J75[0] (in view: work.pch_pwrok_block(netlist)), output net count[0] (in view: work.pch_pwrok_block(netlist))
    net        PCH_PWRGD.count[0]
    input  pin PCH_PWRGD.count_RNI3P8I1[0]/I2
    instance   PCH_PWRGD.count_RNI3P8I1[0] (cell SB_LUT4)
    output pin PCH_PWRGD.count_RNI3P8I1[0]/O
    net        PCH_PWRGD.count_rst_14
    input  pin PCH_PWRGD.count_RNI29J75[0]/I2
    instance   PCH_PWRGD.count_RNI29J75[0] (cell SB_LUT4)
    output pin PCH_PWRGD.count_RNI29J75[0]/O
    net        PCH_PWRGD.count[0]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net PCH_PWRGD.un2_count_1_cry_11_c_RNIU4RN5</font> 
98) instance un2_count_1_cry_11_c_RNIU4RN5 (in view: work.pch_pwrok_block(netlist)), output net un2_count_1_cry_11_c_RNIU4RN5 (in view: work.pch_pwrok_block(netlist))
    net        PCH_PWRGD.un2_count_1_cry_11_c_RNIU4RN5
    input  pin PCH_PWRGD.count_RNII5QT3[12]/I2
    instance   PCH_PWRGD.count_RNII5QT3[12] (cell SB_LUT4)
    output pin PCH_PWRGD.count_RNII5QT3[12]/O
    net        PCH_PWRGD.un2_count_1_axb_12
    input  pin PCH_PWRGD.un2_count_1_cry_11_c_RNIU4RN5/I1
    instance   PCH_PWRGD.un2_count_1_cry_11_c_RNIU4RN5 (cell SB_LUT4)
    output pin PCH_PWRGD.un2_count_1_cry_11_c_RNIU4RN5/O
    net        PCH_PWRGD.un2_count_1_cry_11_c_RNIU4RN5
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net PCH_PWRGD.count[11]</font> 
99) instance count_RNIS1QN5[11] (in view: work.pch_pwrok_block(netlist)), output net count[11] (in view: work.pch_pwrok_block(netlist))
    net        PCH_PWRGD.count[11]
    input  pin PCH_PWRGD.un2_count_1_cry_10_c_RNIBTVP1/I0
    instance   PCH_PWRGD.un2_count_1_cry_10_c_RNIBTVP1 (cell SB_LUT4)
    output pin PCH_PWRGD.un2_count_1_cry_10_c_RNIBTVP1/O
    net        PCH_PWRGD.count_rst_3
    input  pin PCH_PWRGD.count_RNIS1QN5[11]/I2
    instance   PCH_PWRGD.count_RNIS1QN5[11] (cell SB_LUT4)
    output pin PCH_PWRGD.count_RNIS1QN5[11]/O
    net        PCH_PWRGD.count[11]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net PCH_PWRGD.count[15]</font> 
100) instance count_RNI4EUN5[15] (in view: work.pch_pwrok_block(netlist)), output net count[15] (in view: work.pch_pwrok_block(netlist))
    net        PCH_PWRGD.count[15]
    input  pin PCH_PWRGD.un2_count_1_cry_14_c_RNIF54Q1/I0
    instance   PCH_PWRGD.un2_count_1_cry_14_c_RNIF54Q1 (cell SB_LUT4)
    output pin PCH_PWRGD.un2_count_1_cry_14_c_RNIF54Q1/O
    net        PCH_PWRGD.count_rst
    input  pin PCH_PWRGD.count_RNI4EUN5[15]/I2
    instance   PCH_PWRGD.count_RNI4EUN5[15] (cell SB_LUT4)
    output pin PCH_PWRGD.count_RNI4EUN5[15]/O
    net        PCH_PWRGD.count[15]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net PCH_PWRGD.un2_count_1_axb_14</font> 
101) instance count_RNI2BTN5[14] (in view: work.pch_pwrok_block(netlist)), output net un2_count_1_axb_14 (in view: work.pch_pwrok_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net PCH_PWRGD.un2_count_1_axb_13</font> 
102) instance count_RNI08SN5[13] (in view: work.pch_pwrok_block(netlist)), output net un2_count_1_axb_13 (in view: work.pch_pwrok_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net HDA_STRAP.count[17]</font> 
103) instance count_RNIU9T11[17] (in view: work.hda_strap_block(netlist)), output net count[17] (in view: work.hda_strap_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net HDA_STRAP.curr_state[1]</font> 
104) instance curr_state_RNI0GSK4[1] (in view: work.hda_strap_block(netlist)), output net curr_state[1] (in view: work.hda_strap_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net HDA_STRAP.count_RNIIGT15[8]</font> 
105) instance count_RNIIGT15[8] (in view: work.hda_strap_block(netlist)), output net count_RNIIGT15[8] (in view: work.hda_strap_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net HDA_STRAP.N_119</font> 
106) instance curr_state_13_2_0_.m11_0_a2_0 (in view: work.hda_strap_block(netlist)), output net N_119 (in view: work.hda_strap_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net HDA_STRAP.N_120</font> 
107) instance curr_state_13_2_0_.m8_i_a2 (in view: work.hda_strap_block(netlist)), output net N_120 (in view: work.hda_strap_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net HDA_STRAP.curr_state[0]</font> 
108) instance curr_state_RNIVICU4[0] (in view: work.hda_strap_block(netlist)), output net curr_state[0] (in view: work.hda_strap_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net HDA_STRAP.count[10]</font> 
109) instance count_RNI9NA21[10] (in view: work.hda_strap_block(netlist)), output net count[10] (in view: work.hda_strap_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net HDA_STRAP.count[9]</font> 
110) instance count_RNI0J801[9] (in view: work.hda_strap_block(netlist)), output net count[9] (in view: work.hda_strap_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net HDA_STRAP.un2_count_1_axb_8</font> 
111) instance count_RNIUF701[8] (in view: work.hda_strap_block(netlist)), output net un2_count_1_axb_8 (in view: work.hda_strap_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net HDA_STRAP.count[7]</font> 
112) instance count_RNISC601[7] (in view: work.hda_strap_block(netlist)), output net count[7] (in view: work.hda_strap_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net HDA_STRAP.count[6]</font> 
113) instance count_RNIQ9501[6] (in view: work.hda_strap_block(netlist)), output net count[6] (in view: work.hda_strap_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net HDA_STRAP.count[5]</font> 
114) instance count_RNIO6401[5] (in view: work.hda_strap_block(netlist)), output net count[5] (in view: work.hda_strap_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net HDA_STRAP.un2_count_1_axb_4</font> 
115) instance count_RNIM3301[4] (in view: work.hda_strap_block(netlist)), output net un2_count_1_axb_4 (in view: work.hda_strap_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net HDA_STRAP.count[3]</font> 
116) instance count_RNIK0201[3] (in view: work.hda_strap_block(netlist)), output net count[3] (in view: work.hda_strap_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net HDA_STRAP.count[2]</font> 
117) instance count_RNIIT001[2] (in view: work.hda_strap_block(netlist)), output net count[2] (in view: work.hda_strap_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net HDA_STRAP.count[1]</font> 
118) instance count_RNI1MVR[1] (in view: work.hda_strap_block(netlist)), output net count[1] (in view: work.hda_strap_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net HDA_STRAP.count[0]</font> 
119) instance count_RNI0LVR[0] (in view: work.hda_strap_block(netlist)), output net count[0] (in view: work.hda_strap_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net HDA_STRAP.count_1[11]</font> 
120) instance un2_count_1_cry_10_c_RNIINM11 (in view: work.hda_strap_block(netlist)), output net count_1[11] (in view: work.hda_strap_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net HDA_STRAP.count[15]</font> 
121) instance count_RNIQ3R11[15] (in view: work.hda_strap_block(netlist)), output net count[15] (in view: work.hda_strap_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net HDA_STRAP.un2_count_1_axb_14</font> 
122) instance count_RNIO0Q11[14] (in view: work.hda_strap_block(netlist)), output net un2_count_1_axb_14 (in view: work.hda_strap_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net HDA_STRAP.count[13]</font> 
123) instance count_RNIMTO11[13] (in view: work.hda_strap_block(netlist)), output net count[13] (in view: work.hda_strap_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net HDA_STRAP.un2_count_1_axb_12</font> 
124) instance count_RNIKQN11[12] (in view: work.hda_strap_block(netlist)), output net un2_count_1_axb_12 (in view: work.hda_strap_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net HDA_STRAP.count[16]</font> 
125) instance count_RNIS6S11[16] (in view: work.hda_strap_block(netlist)), output net count[16] (in view: work.hda_strap_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net HDA_STRAP.curr_state_i[2]</font> 
126) instance curr_state_RNI1HSK4[2] (in view: work.hda_strap_block(netlist)), output net curr_state_i[2] (in view: work.hda_strap_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1653398428> | Found combinational loop during mapping at net HDA_STRAP.HDA_SDO_ATP_3_0</font> 
127) instance curr_state_RNI[2] (in view: work.hda_strap_block(netlist)), output net HDA_SDO_ATP_3_0 (in view: work.hda_strap_block(netlist))
End of loops
<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:437:1:437:9:@W:MT246:@XP_MSG">top.vhd(437)</a><!@TM:1653398428> | Blackbox powerled_block is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) </font>
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1653398428> | Found inferred clock TOP|FPGA_OSC with period 32.91ns. Please declare a user-defined clock on object "p:FPGA_OSC"</font> 


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
# Timing Report written on Tue May 24 16:20:28 2022
#


Top view:               TOP
Requested Frequency:    30.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1653398428> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1653398428> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary10></a>Performance Summary</a>
*******************


Worst slack in design: -5.808

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
TOP|FPGA_OSC       30.4 MHz      25.8 MHz      32.913        38.721        -5.808     inferred     Autoconstr_clkgroup_0
System             1.0 MHz       NA            1000.000      NA            NA         system       system_clkgroup      
========================================================================================================================
@N:<a href="@N:MT582:@XP_HELP">MT582</a> : <!@TM:1653398428> | Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack 





<a name=clockRelationships11></a>Clock Relationships</a>
*******************

Clocks                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------
Starting      Ending        |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------
TOP|FPGA_OSC  System        |  32.913      25.885  |  No paths    -      |  No paths    -      |  No paths    -    
TOP|FPGA_OSC  TOP|FPGA_OSC  |  32.913      -5.808  |  No paths    -      |  No paths    -      |  No paths    -    
===================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13></a>Detailed Report for Clock: TOP|FPGA_OSC</a>
====================================



<a name=startingSlack14></a>Starting Points with Worst Slack</a>
********************************

                       Starting                                           Arrival           
Instance               Reference        Type       Pin     Net            Time        Slack 
                       Clock                                                                
--------------------------------------------------------------------------------------------
COUNTER.counter[0]     TOP|FPGA_OSC     SB_DFF     Q       counter[0]     0.796       -5.808
COUNTER.counter[2]     TOP|FPGA_OSC     SB_DFF     Q       counter[2]     0.796       -5.736
COUNTER.counter[3]     TOP|FPGA_OSC     SB_DFF     Q       counter[3]     0.796       -5.705
COUNTER.counter[4]     TOP|FPGA_OSC     SB_DFF     Q       counter[4]     0.796       -5.612
COUNTER.counter[1]     TOP|FPGA_OSC     SB_DFF     Q       counter[1]     0.796       -5.608
COUNTER.counter[5]     TOP|FPGA_OSC     SB_DFF     Q       counter[5]     0.796       -5.536
COUNTER.counter[6]     TOP|FPGA_OSC     SB_DFF     Q       counter[6]     0.796       -5.505
COUNTER.counter[7]     TOP|FPGA_OSC     SB_DFF     Q       counter[7]     0.796       -5.412
COUNTER.counter[8]     TOP|FPGA_OSC     SB_DFF     Q       counter[8]     0.796       -5.408
COUNTER.counter[9]     TOP|FPGA_OSC     SB_DFF     Q       counter[9]     0.796       -5.336
============================================================================================


<a name=endingSlack15></a>Ending Points with Worst Slack</a>
******************************

                               Starting                                                   Required           
Instance                       Reference        Type         Pin     Net                  Time         Slack 
                               Clock                                                                         
-------------------------------------------------------------------------------------------------------------
PCH_PWRGD.curr_state[0]        TOP|FPGA_OSC     SB_DFFE      D       curr_state_7[0]      32.758       -5.808
VPP_VDDQ.count_2[0]            TOP|FPGA_OSC     SB_DFFER     D       count_2_RNO[0]       32.758       0.295 
HDA_STRAP.curr_state[1]        TOP|FPGA_OSC     SB_DFFE      D       N_34                 32.758       0.641 
HDA_STRAP.curr_state[0]        TOP|FPGA_OSC     SB_DFFE      D       N_36                 32.758       0.713 
HDA_STRAP.curr_state[2]        TOP|FPGA_OSC     SB_DFFE      D       i4_mux_i             32.758       0.734 
PCH_PWRGD.count[15]            TOP|FPGA_OSC     SB_DFFER     D       count_rst            32.758       1.667 
PCH_PWRGD.count[14]            TOP|FPGA_OSC     SB_DFFER     D       count_rst_0          32.758       1.867 
PCH_PWRGD.count[13]            TOP|FPGA_OSC     SB_DFFER     D       count_rst_1          32.758       2.067 
PCH_PWRGD.count[11]            TOP|FPGA_OSC     SB_DFFER     D       count_rst_3          32.758       2.343 
PCH_PWRGD.delayed_vccin_ok     TOP|FPGA_OSC     SB_DFF       D       delayed_vccin_ok     32.758       4.602 
=============================================================================================================



<a name=worstPaths16></a>Worst Path Information</a>
<a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\SBCTI22WORK3.srr:srsfC:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\SBCTI22WORK3.srs:fp:516644:527660:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      32.913
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         32.758

    - Propagation time:                      38.566
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -5.808

    Number of logic level(s):                33
    Starting point:                          COUNTER.counter[0] / Q
    Ending point:                            PCH_PWRGD.curr_state[0] / D
    The start point is clocked by            TOP|FPGA_OSC [rising] on pin C
    The end   point is clocked by            TOP|FPGA_OSC [rising] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                        Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
COUNTER.counter[0]                          SB_DFF       Q        Out     0.796     0.796       -         
counter[0]                                  Net          -        -       1.599     -           4         
COUNTER.un4_counter_0_c_RNO                 SB_LUT4      I0       In      -         2.395       -         
COUNTER.un4_counter_0_c_RNO                 SB_LUT4      O        Out     0.661     3.056       -         
un4_counter_0_and                           Net          -        -       0.905     -           1         
COUNTER.un4_counter_0_c                     SB_CARRY     I0       In      -         3.961       -         
COUNTER.un4_counter_0_c                     SB_CARRY     CO       Out     0.380     4.341       -         
un4_counter_0                               Net          -        -       0.014     -           1         
COUNTER.un4_counter_1_c                     SB_CARRY     CI       In      -         4.355       -         
COUNTER.un4_counter_1_c                     SB_CARRY     CO       Out     0.186     4.541       -         
un4_counter_1                               Net          -        -       0.014     -           1         
COUNTER.un4_counter_2_c                     SB_CARRY     CI       In      -         4.555       -         
COUNTER.un4_counter_2_c                     SB_CARRY     CO       Out     0.186     4.741       -         
un4_counter_2                               Net          -        -       0.014     -           1         
COUNTER.un4_counter_3_c                     SB_CARRY     CI       In      -         4.755       -         
COUNTER.un4_counter_3_c                     SB_CARRY     CO       Out     0.186     4.941       -         
un4_counter_3                               Net          -        -       0.014     -           1         
COUNTER.un4_counter_4_c                     SB_CARRY     CI       In      -         4.955       -         
COUNTER.un4_counter_4_c                     SB_CARRY     CO       Out     0.186     5.141       -         
un4_counter_4                               Net          -        -       0.014     -           1         
COUNTER.un4_counter_5_c                     SB_CARRY     CI       In      -         5.155       -         
COUNTER.un4_counter_5_c                     SB_CARRY     CO       Out     0.186     5.341       -         
un4_counter_5                               Net          -        -       0.014     -           1         
COUNTER.un4_counter_6_c                     SB_CARRY     CI       In      -         5.355       -         
COUNTER.un4_counter_6_c                     SB_CARRY     CO       Out     0.186     5.541       -         
un4_counter_6                               Net          -        -       0.014     -           1         
COUNTER.un4_counter_7_c                     SB_CARRY     CI       In      -         5.555       -         
COUNTER.un4_counter_7_c                     SB_CARRY     CO       Out     0.186     5.741       -         
un4_counter_7                               Net          -        -       0.386     -           12        
DSW_PWRGD.G_73                              SB_LUT4      I3       In      -         6.127       -         
DSW_PWRGD.G_73                              SB_LUT4      O        Out     0.465     6.592       -         
delayed_vddq_pwrgd_en                       Net          -        -       1.371     -           13        
PCH_PWRGD.curr_state_RNI20II3[0]            SB_LUT4      I3       In      -         7.963       -         
PCH_PWRGD.curr_state_RNI20II3[0]            SB_LUT4      O        Out     0.465     8.428       -         
count_en                                    Net          -        -       1.371     -           39        
PCH_PWRGD.count_RNIG3QT3[10]                SB_LUT4      I1       In      -         9.799       -         
PCH_PWRGD.count_RNIG3QT3[10]                SB_LUT4      O        Out     0.589     10.388      -         
un2_count_1_axb_10                          Net          -        -       0.905     -           2         
PCH_PWRGD.un2_count_1_cry_10_c              SB_CARRY     I0       In      -         11.293      -         
PCH_PWRGD.un2_count_1_cry_10_c              SB_CARRY     CO       Out     0.380     11.673      -         
un2_count_1_cry_10                          Net          -        -       0.014     -           2         
PCH_PWRGD.un2_count_1_cry_11_c              SB_CARRY     CI       In      -         11.687      -         
PCH_PWRGD.un2_count_1_cry_11_c              SB_CARRY     CO       Out     0.186     11.873      -         
un2_count_1_cry_11                          Net          -        -       0.014     -           2         
PCH_PWRGD.un2_count_1_cry_12_c              SB_CARRY     CI       In      -         11.887      -         
PCH_PWRGD.un2_count_1_cry_12_c              SB_CARRY     CO       Out     0.186     12.073      -         
un2_count_1_cry_12                          Net          -        -       0.014     -           2         
PCH_PWRGD.un2_count_1_cry_13_c              SB_CARRY     CI       In      -         12.087      -         
PCH_PWRGD.un2_count_1_cry_13_c              SB_CARRY     CO       Out     0.186     12.273      -         
un2_count_1_cry_13                          Net          -        -       0.386     -           2         
PCH_PWRGD.un2_count_1_cry_13_c_RNIE33Q1     SB_LUT4      I3       In      -         12.659      -         
PCH_PWRGD.un2_count_1_cry_13_c_RNIE33Q1     SB_LUT4      O        Out     0.465     13.124      -         
count_rst_0                                 Net          -        -       1.371     -           3         
PCH_PWRGD.count_RNI2BTN5_0[14]              SB_LUT4      I2       In      -         14.495      -         
PCH_PWRGD.count_RNI2BTN5_0[14]              SB_LUT4      O        Out     0.517     15.012      -         
count[14]                                   Net          -        -       1.371     -           1         
PCH_PWRGD.count_RNI2JPFB[13]                SB_LUT4      I2       In      -         16.383      -         
PCH_PWRGD.count_RNI2JPFB[13]                SB_LUT4      O        Out     0.558     16.941      -         
un12_clk_100khz_11                          Net          -        -       1.371     -           1         
PCH_PWRGD.count_RNI725S31[6]                SB_LUT4      I2       In      -         18.312      -         
PCH_PWRGD.count_RNI725S31[6]                SB_LUT4      O        Out     0.558     18.870      -         
N_1_i                                       Net          -        -       1.371     -           2         
PCH_PWRGD.curr_state_7_1_0_.m4_0            SB_LUT4      I2       In      -         20.241      -         
PCH_PWRGD.curr_state_7_1_0_.m4_0            SB_LUT4      O        Out     0.558     20.799      -         
curr_state_7[0]                             Net          -        -       1.371     -           2         
PCH_PWRGD.curr_state_RNIQ5CS51[0]           SB_LUT4      I1       In      -         22.170      -         
PCH_PWRGD.curr_state_RNIQ5CS51[0]           SB_LUT4      O        Out     0.589     22.759      -         
curr_state[0]                               Net          -        -       1.371     -           5         
PCH_PWRGD.curr_state_RNI20II3[0]            SB_LUT4      I1       In      -         24.130      -         
PCH_PWRGD.curr_state_RNI20II3[0]            SB_LUT4      O        Out     0.558     24.688      -         
count_en                                    Net          -        -       1.371     -           39        
PCH_PWRGD.count_RNIG3QT3[10]                SB_LUT4      I1       In      -         26.059      -         
PCH_PWRGD.count_RNIG3QT3[10]                SB_LUT4      O        Out     0.589     26.648      -         
un2_count_1_axb_10                          Net          -        -       0.905     -           2         
PCH_PWRGD.un2_count_1_cry_10_c              SB_CARRY     I0       In      -         27.554      -         
PCH_PWRGD.un2_count_1_cry_10_c              SB_CARRY     CO       Out     0.380     27.933      -         
un2_count_1_cry_10                          Net          -        -       0.014     -           2         
PCH_PWRGD.un2_count_1_cry_11_c              SB_CARRY     CI       In      -         27.947      -         
PCH_PWRGD.un2_count_1_cry_11_c              SB_CARRY     CO       Out     0.186     28.133      -         
un2_count_1_cry_11                          Net          -        -       0.014     -           2         
PCH_PWRGD.un2_count_1_cry_12_c              SB_CARRY     CI       In      -         28.147      -         
PCH_PWRGD.un2_count_1_cry_12_c              SB_CARRY     CO       Out     0.186     28.333      -         
un2_count_1_cry_12                          Net          -        -       0.014     -           2         
PCH_PWRGD.un2_count_1_cry_13_c              SB_CARRY     CI       In      -         28.347      -         
PCH_PWRGD.un2_count_1_cry_13_c              SB_CARRY     CO       Out     0.186     28.533      -         
un2_count_1_cry_13                          Net          -        -       0.386     -           2         
PCH_PWRGD.un2_count_1_cry_13_c_RNIE33Q1     SB_LUT4      I3       In      -         28.919      -         
PCH_PWRGD.un2_count_1_cry_13_c_RNIE33Q1     SB_LUT4      O        Out     0.465     29.384      -         
count_rst_0                                 Net          -        -       1.371     -           3         
PCH_PWRGD.count_RNI2BTN5_0[14]              SB_LUT4      I2       In      -         30.755      -         
PCH_PWRGD.count_RNI2BTN5_0[14]              SB_LUT4      O        Out     0.517     31.272      -         
count[14]                                   Net          -        -       1.371     -           1         
PCH_PWRGD.count_RNI2JPFB[13]                SB_LUT4      I2       In      -         32.643      -         
PCH_PWRGD.count_RNI2JPFB[13]                SB_LUT4      O        Out     0.558     33.201      -         
un12_clk_100khz_11                          Net          -        -       1.371     -           1         
PCH_PWRGD.count_RNI725S31[6]                SB_LUT4      I2       In      -         34.572      -         
PCH_PWRGD.count_RNI725S31[6]                SB_LUT4      O        Out     0.558     35.130      -         
N_1_i                                       Net          -        -       1.371     -           2         
PCH_PWRGD.curr_state_7_1_0_.m4_0            SB_LUT4      I2       In      -         36.501      -         
PCH_PWRGD.curr_state_7_1_0_.m4_0            SB_LUT4      O        Out     0.558     37.059      -         
curr_state_7[0]                             Net          -        -       1.507     -           2         
PCH_PWRGD.curr_state[0]                     SB_DFFE      D        In      -         38.566      -         
==========================================================================================================
Total path delay (propagation time + setup) of 38.721 is 13.737(35.5%) logic and 24.984(64.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      32.913
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         32.758

    - Propagation time:                      38.494
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.736

    Number of logic level(s):                33
    Starting point:                          COUNTER.counter[2] / Q
    Ending point:                            PCH_PWRGD.curr_state[0] / D
    The start point is clocked by            TOP|FPGA_OSC [rising] on pin C
    The end   point is clocked by            TOP|FPGA_OSC [rising] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                        Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
COUNTER.counter[2]                          SB_DFF       Q        Out     0.796     0.796       -         
counter[2]                                  Net          -        -       1.599     -           3         
COUNTER.un4_counter_0_c_RNO                 SB_LUT4      I1       In      -         2.395       -         
COUNTER.un4_counter_0_c_RNO                 SB_LUT4      O        Out     0.589     2.984       -         
un4_counter_0_and                           Net          -        -       0.905     -           1         
COUNTER.un4_counter_0_c                     SB_CARRY     I0       In      -         3.889       -         
COUNTER.un4_counter_0_c                     SB_CARRY     CO       Out     0.380     4.269       -         
un4_counter_0                               Net          -        -       0.014     -           1         
COUNTER.un4_counter_1_c                     SB_CARRY     CI       In      -         4.283       -         
COUNTER.un4_counter_1_c                     SB_CARRY     CO       Out     0.186     4.469       -         
un4_counter_1                               Net          -        -       0.014     -           1         
COUNTER.un4_counter_2_c                     SB_CARRY     CI       In      -         4.483       -         
COUNTER.un4_counter_2_c                     SB_CARRY     CO       Out     0.186     4.669       -         
un4_counter_2                               Net          -        -       0.014     -           1         
COUNTER.un4_counter_3_c                     SB_CARRY     CI       In      -         4.683       -         
COUNTER.un4_counter_3_c                     SB_CARRY     CO       Out     0.186     4.869       -         
un4_counter_3                               Net          -        -       0.014     -           1         
COUNTER.un4_counter_4_c                     SB_CARRY     CI       In      -         4.883       -         
COUNTER.un4_counter_4_c                     SB_CARRY     CO       Out     0.186     5.069       -         
un4_counter_4                               Net          -        -       0.014     -           1         
COUNTER.un4_counter_5_c                     SB_CARRY     CI       In      -         5.083       -         
COUNTER.un4_counter_5_c                     SB_CARRY     CO       Out     0.186     5.269       -         
un4_counter_5                               Net          -        -       0.014     -           1         
COUNTER.un4_counter_6_c                     SB_CARRY     CI       In      -         5.283       -         
COUNTER.un4_counter_6_c                     SB_CARRY     CO       Out     0.186     5.469       -         
un4_counter_6                               Net          -        -       0.014     -           1         
COUNTER.un4_counter_7_c                     SB_CARRY     CI       In      -         5.483       -         
COUNTER.un4_counter_7_c                     SB_CARRY     CO       Out     0.186     5.669       -         
un4_counter_7                               Net          -        -       0.386     -           12        
DSW_PWRGD.G_73                              SB_LUT4      I3       In      -         6.055       -         
DSW_PWRGD.G_73                              SB_LUT4      O        Out     0.465     6.520       -         
delayed_vddq_pwrgd_en                       Net          -        -       1.371     -           13        
PCH_PWRGD.curr_state_RNI20II3[0]            SB_LUT4      I3       In      -         7.891       -         
PCH_PWRGD.curr_state_RNI20II3[0]            SB_LUT4      O        Out     0.465     8.356       -         
count_en                                    Net          -        -       1.371     -           39        
PCH_PWRGD.count_RNIG3QT3[10]                SB_LUT4      I1       In      -         9.727       -         
PCH_PWRGD.count_RNIG3QT3[10]                SB_LUT4      O        Out     0.589     10.316      -         
un2_count_1_axb_10                          Net          -        -       0.905     -           2         
PCH_PWRGD.un2_count_1_cry_10_c              SB_CARRY     I0       In      -         11.221      -         
PCH_PWRGD.un2_count_1_cry_10_c              SB_CARRY     CO       Out     0.380     11.601      -         
un2_count_1_cry_10                          Net          -        -       0.014     -           2         
PCH_PWRGD.un2_count_1_cry_11_c              SB_CARRY     CI       In      -         11.615      -         
PCH_PWRGD.un2_count_1_cry_11_c              SB_CARRY     CO       Out     0.186     11.801      -         
un2_count_1_cry_11                          Net          -        -       0.014     -           2         
PCH_PWRGD.un2_count_1_cry_12_c              SB_CARRY     CI       In      -         11.815      -         
PCH_PWRGD.un2_count_1_cry_12_c              SB_CARRY     CO       Out     0.186     12.001      -         
un2_count_1_cry_12                          Net          -        -       0.014     -           2         
PCH_PWRGD.un2_count_1_cry_13_c              SB_CARRY     CI       In      -         12.015      -         
PCH_PWRGD.un2_count_1_cry_13_c              SB_CARRY     CO       Out     0.186     12.201      -         
un2_count_1_cry_13                          Net          -        -       0.386     -           2         
PCH_PWRGD.un2_count_1_cry_13_c_RNIE33Q1     SB_LUT4      I3       In      -         12.586      -         
PCH_PWRGD.un2_count_1_cry_13_c_RNIE33Q1     SB_LUT4      O        Out     0.465     13.052      -         
count_rst_0                                 Net          -        -       1.371     -           3         
PCH_PWRGD.count_RNI2BTN5_0[14]              SB_LUT4      I2       In      -         14.423      -         
PCH_PWRGD.count_RNI2BTN5_0[14]              SB_LUT4      O        Out     0.517     14.939      -         
count[14]                                   Net          -        -       1.371     -           1         
PCH_PWRGD.count_RNI2JPFB[13]                SB_LUT4      I2       In      -         16.310      -         
PCH_PWRGD.count_RNI2JPFB[13]                SB_LUT4      O        Out     0.558     16.869      -         
un12_clk_100khz_11                          Net          -        -       1.371     -           1         
PCH_PWRGD.count_RNI725S31[6]                SB_LUT4      I2       In      -         18.240      -         
PCH_PWRGD.count_RNI725S31[6]                SB_LUT4      O        Out     0.558     18.798      -         
N_1_i                                       Net          -        -       1.371     -           2         
PCH_PWRGD.curr_state_7_1_0_.m4_0            SB_LUT4      I2       In      -         20.169      -         
PCH_PWRGD.curr_state_7_1_0_.m4_0            SB_LUT4      O        Out     0.558     20.727      -         
curr_state_7[0]                             Net          -        -       1.371     -           2         
PCH_PWRGD.curr_state_RNIQ5CS51[0]           SB_LUT4      I1       In      -         22.098      -         
PCH_PWRGD.curr_state_RNIQ5CS51[0]           SB_LUT4      O        Out     0.589     22.687      -         
curr_state[0]                               Net          -        -       1.371     -           5         
PCH_PWRGD.curr_state_RNI20II3[0]            SB_LUT4      I1       In      -         24.058      -         
PCH_PWRGD.curr_state_RNI20II3[0]            SB_LUT4      O        Out     0.558     24.616      -         
count_en                                    Net          -        -       1.371     -           39        
PCH_PWRGD.count_RNIG3QT3[10]                SB_LUT4      I1       In      -         25.987      -         
PCH_PWRGD.count_RNIG3QT3[10]                SB_LUT4      O        Out     0.589     26.576      -         
un2_count_1_axb_10                          Net          -        -       0.905     -           2         
PCH_PWRGD.un2_count_1_cry_10_c              SB_CARRY     I0       In      -         27.481      -         
PCH_PWRGD.un2_count_1_cry_10_c              SB_CARRY     CO       Out     0.380     27.861      -         
un2_count_1_cry_10                          Net          -        -       0.014     -           2         
PCH_PWRGD.un2_count_1_cry_11_c              SB_CARRY     CI       In      -         27.875      -         
PCH_PWRGD.un2_count_1_cry_11_c              SB_CARRY     CO       Out     0.186     28.061      -         
un2_count_1_cry_11                          Net          -        -       0.014     -           2         
PCH_PWRGD.un2_count_1_cry_12_c              SB_CARRY     CI       In      -         28.075      -         
PCH_PWRGD.un2_count_1_cry_12_c              SB_CARRY     CO       Out     0.186     28.261      -         
un2_count_1_cry_12                          Net          -        -       0.014     -           2         
PCH_PWRGD.un2_count_1_cry_13_c              SB_CARRY     CI       In      -         28.275      -         
PCH_PWRGD.un2_count_1_cry_13_c              SB_CARRY     CO       Out     0.186     28.461      -         
un2_count_1_cry_13                          Net          -        -       0.386     -           2         
PCH_PWRGD.un2_count_1_cry_13_c_RNIE33Q1     SB_LUT4      I3       In      -         28.847      -         
PCH_PWRGD.un2_count_1_cry_13_c_RNIE33Q1     SB_LUT4      O        Out     0.465     29.312      -         
count_rst_0                                 Net          -        -       1.371     -           3         
PCH_PWRGD.count_RNI2BTN5_0[14]              SB_LUT4      I2       In      -         30.683      -         
PCH_PWRGD.count_RNI2BTN5_0[14]              SB_LUT4      O        Out     0.517     31.200      -         
count[14]                                   Net          -        -       1.371     -           1         
PCH_PWRGD.count_RNI2JPFB[13]                SB_LUT4      I2       In      -         32.571      -         
PCH_PWRGD.count_RNI2JPFB[13]                SB_LUT4      O        Out     0.558     33.129      -         
un12_clk_100khz_11                          Net          -        -       1.371     -           1         
PCH_PWRGD.count_RNI725S31[6]                SB_LUT4      I2       In      -         34.500      -         
PCH_PWRGD.count_RNI725S31[6]                SB_LUT4      O        Out     0.558     35.058      -         
N_1_i                                       Net          -        -       1.371     -           2         
PCH_PWRGD.curr_state_7_1_0_.m4_0            SB_LUT4      I2       In      -         36.429      -         
PCH_PWRGD.curr_state_7_1_0_.m4_0            SB_LUT4      O        Out     0.558     36.987      -         
curr_state_7[0]                             Net          -        -       1.507     -           2         
PCH_PWRGD.curr_state[0]                     SB_DFFE      D        In      -         38.494      -         
==========================================================================================================
Total path delay (propagation time + setup) of 38.649 is 13.665(35.4%) logic and 24.984(64.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      32.913
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         32.758

    - Propagation time:                      38.463
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.705

    Number of logic level(s):                33
    Starting point:                          COUNTER.counter[3] / Q
    Ending point:                            PCH_PWRGD.curr_state[0] / D
    The start point is clocked by            TOP|FPGA_OSC [rising] on pin C
    The end   point is clocked by            TOP|FPGA_OSC [rising] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                        Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
COUNTER.counter[3]                          SB_DFF       Q        Out     0.796     0.796       -         
counter[3]                                  Net          -        -       1.599     -           3         
COUNTER.un4_counter_0_c_RNO                 SB_LUT4      I2       In      -         2.395       -         
COUNTER.un4_counter_0_c_RNO                 SB_LUT4      O        Out     0.558     2.953       -         
un4_counter_0_and                           Net          -        -       0.905     -           1         
COUNTER.un4_counter_0_c                     SB_CARRY     I0       In      -         3.858       -         
COUNTER.un4_counter_0_c                     SB_CARRY     CO       Out     0.380     4.237       -         
un4_counter_0                               Net          -        -       0.014     -           1         
COUNTER.un4_counter_1_c                     SB_CARRY     CI       In      -         4.252       -         
COUNTER.un4_counter_1_c                     SB_CARRY     CO       Out     0.186     4.438       -         
un4_counter_1                               Net          -        -       0.014     -           1         
COUNTER.un4_counter_2_c                     SB_CARRY     CI       In      -         4.452       -         
COUNTER.un4_counter_2_c                     SB_CARRY     CO       Out     0.186     4.638       -         
un4_counter_2                               Net          -        -       0.014     -           1         
COUNTER.un4_counter_3_c                     SB_CARRY     CI       In      -         4.652       -         
COUNTER.un4_counter_3_c                     SB_CARRY     CO       Out     0.186     4.838       -         
un4_counter_3                               Net          -        -       0.014     -           1         
COUNTER.un4_counter_4_c                     SB_CARRY     CI       In      -         4.851       -         
COUNTER.un4_counter_4_c                     SB_CARRY     CO       Out     0.186     5.037       -         
un4_counter_4                               Net          -        -       0.014     -           1         
COUNTER.un4_counter_5_c                     SB_CARRY     CI       In      -         5.051       -         
COUNTER.un4_counter_5_c                     SB_CARRY     CO       Out     0.186     5.237       -         
un4_counter_5                               Net          -        -       0.014     -           1         
COUNTER.un4_counter_6_c                     SB_CARRY     CI       In      -         5.252       -         
COUNTER.un4_counter_6_c                     SB_CARRY     CO       Out     0.186     5.438       -         
un4_counter_6                               Net          -        -       0.014     -           1         
COUNTER.un4_counter_7_c                     SB_CARRY     CI       In      -         5.452       -         
COUNTER.un4_counter_7_c                     SB_CARRY     CO       Out     0.186     5.638       -         
un4_counter_7                               Net          -        -       0.386     -           12        
DSW_PWRGD.G_73                              SB_LUT4      I3       In      -         6.024       -         
DSW_PWRGD.G_73                              SB_LUT4      O        Out     0.465     6.489       -         
delayed_vddq_pwrgd_en                       Net          -        -       1.371     -           13        
PCH_PWRGD.curr_state_RNI20II3[0]            SB_LUT4      I3       In      -         7.860       -         
PCH_PWRGD.curr_state_RNI20II3[0]            SB_LUT4      O        Out     0.465     8.325       -         
count_en                                    Net          -        -       1.371     -           39        
PCH_PWRGD.count_RNIG3QT3[10]                SB_LUT4      I1       In      -         9.696       -         
PCH_PWRGD.count_RNIG3QT3[10]                SB_LUT4      O        Out     0.589     10.285      -         
un2_count_1_axb_10                          Net          -        -       0.905     -           2         
PCH_PWRGD.un2_count_1_cry_10_c              SB_CARRY     I0       In      -         11.190      -         
PCH_PWRGD.un2_count_1_cry_10_c              SB_CARRY     CO       Out     0.380     11.569      -         
un2_count_1_cry_10                          Net          -        -       0.014     -           2         
PCH_PWRGD.un2_count_1_cry_11_c              SB_CARRY     CI       In      -         11.583      -         
PCH_PWRGD.un2_count_1_cry_11_c              SB_CARRY     CO       Out     0.186     11.769      -         
un2_count_1_cry_11                          Net          -        -       0.014     -           2         
PCH_PWRGD.un2_count_1_cry_12_c              SB_CARRY     CI       In      -         11.783      -         
PCH_PWRGD.un2_count_1_cry_12_c              SB_CARRY     CO       Out     0.186     11.969      -         
un2_count_1_cry_12                          Net          -        -       0.014     -           2         
PCH_PWRGD.un2_count_1_cry_13_c              SB_CARRY     CI       In      -         11.983      -         
PCH_PWRGD.un2_count_1_cry_13_c              SB_CARRY     CO       Out     0.186     12.169      -         
un2_count_1_cry_13                          Net          -        -       0.386     -           2         
PCH_PWRGD.un2_count_1_cry_13_c_RNIE33Q1     SB_LUT4      I3       In      -         12.555      -         
PCH_PWRGD.un2_count_1_cry_13_c_RNIE33Q1     SB_LUT4      O        Out     0.465     13.021      -         
count_rst_0                                 Net          -        -       1.371     -           3         
PCH_PWRGD.count_RNI2BTN5_0[14]              SB_LUT4      I2       In      -         14.392      -         
PCH_PWRGD.count_RNI2BTN5_0[14]              SB_LUT4      O        Out     0.517     14.908      -         
count[14]                                   Net          -        -       1.371     -           1         
PCH_PWRGD.count_RNI2JPFB[13]                SB_LUT4      I2       In      -         16.279      -         
PCH_PWRGD.count_RNI2JPFB[13]                SB_LUT4      O        Out     0.558     16.837      -         
un12_clk_100khz_11                          Net          -        -       1.371     -           1         
PCH_PWRGD.count_RNI725S31[6]                SB_LUT4      I2       In      -         18.208      -         
PCH_PWRGD.count_RNI725S31[6]                SB_LUT4      O        Out     0.558     18.767      -         
N_1_i                                       Net          -        -       1.371     -           2         
PCH_PWRGD.curr_state_7_1_0_.m4_0            SB_LUT4      I2       In      -         20.137      -         
PCH_PWRGD.curr_state_7_1_0_.m4_0            SB_LUT4      O        Out     0.558     20.696      -         
curr_state_7[0]                             Net          -        -       1.371     -           2         
PCH_PWRGD.curr_state_RNIQ5CS51[0]           SB_LUT4      I1       In      -         22.067      -         
PCH_PWRGD.curr_state_RNIQ5CS51[0]           SB_LUT4      O        Out     0.589     22.656      -         
curr_state[0]                               Net          -        -       1.371     -           5         
PCH_PWRGD.curr_state_RNI20II3[0]            SB_LUT4      I1       In      -         24.027      -         
PCH_PWRGD.curr_state_RNI20II3[0]            SB_LUT4      O        Out     0.558     24.585      -         
count_en                                    Net          -        -       1.371     -           39        
PCH_PWRGD.count_RNIG3QT3[10]                SB_LUT4      I1       In      -         25.956      -         
PCH_PWRGD.count_RNIG3QT3[10]                SB_LUT4      O        Out     0.589     26.545      -         
un2_count_1_axb_10                          Net          -        -       0.905     -           2         
PCH_PWRGD.un2_count_1_cry_10_c              SB_CARRY     I0       In      -         27.450      -         
PCH_PWRGD.un2_count_1_cry_10_c              SB_CARRY     CO       Out     0.380     27.830      -         
un2_count_1_cry_10                          Net          -        -       0.014     -           2         
PCH_PWRGD.un2_count_1_cry_11_c              SB_CARRY     CI       In      -         27.844      -         
PCH_PWRGD.un2_count_1_cry_11_c              SB_CARRY     CO       Out     0.186     28.030      -         
un2_count_1_cry_11                          Net          -        -       0.014     -           2         
PCH_PWRGD.un2_count_1_cry_12_c              SB_CARRY     CI       In      -         28.044      -         
PCH_PWRGD.un2_count_1_cry_12_c              SB_CARRY     CO       Out     0.186     28.230      -         
un2_count_1_cry_12                          Net          -        -       0.014     -           2         
PCH_PWRGD.un2_count_1_cry_13_c              SB_CARRY     CI       In      -         28.244      -         
PCH_PWRGD.un2_count_1_cry_13_c              SB_CARRY     CO       Out     0.186     28.430      -         
un2_count_1_cry_13                          Net          -        -       0.386     -           2         
PCH_PWRGD.un2_count_1_cry_13_c_RNIE33Q1     SB_LUT4      I3       In      -         28.816      -         
PCH_PWRGD.un2_count_1_cry_13_c_RNIE33Q1     SB_LUT4      O        Out     0.465     29.281      -         
count_rst_0                                 Net          -        -       1.371     -           3         
PCH_PWRGD.count_RNI2BTN5_0[14]              SB_LUT4      I2       In      -         30.652      -         
PCH_PWRGD.count_RNI2BTN5_0[14]              SB_LUT4      O        Out     0.517     31.169      -         
count[14]                                   Net          -        -       1.371     -           1         
PCH_PWRGD.count_RNI2JPFB[13]                SB_LUT4      I2       In      -         32.539      -         
PCH_PWRGD.count_RNI2JPFB[13]                SB_LUT4      O        Out     0.558     33.098      -         
un12_clk_100khz_11                          Net          -        -       1.371     -           1         
PCH_PWRGD.count_RNI725S31[6]                SB_LUT4      I2       In      -         34.469      -         
PCH_PWRGD.count_RNI725S31[6]                SB_LUT4      O        Out     0.558     35.027      -         
N_1_i                                       Net          -        -       1.371     -           2         
PCH_PWRGD.curr_state_7_1_0_.m4_0            SB_LUT4      I2       In      -         36.398      -         
PCH_PWRGD.curr_state_7_1_0_.m4_0            SB_LUT4      O        Out     0.558     36.956      -         
curr_state_7[0]                             Net          -        -       1.507     -           2         
PCH_PWRGD.curr_state[0]                     SB_DFFE      D        In      -         38.463      -         
==========================================================================================================
Total path delay (propagation time + setup) of 38.618 is 13.634(35.3%) logic and 24.984(64.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      32.913
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         32.758

    - Propagation time:                      38.397
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.639

    Number of logic level(s):                32
    Starting point:                          COUNTER.counter[0] / Q
    Ending point:                            PCH_PWRGD.curr_state[0] / D
    The start point is clocked by            TOP|FPGA_OSC [rising] on pin C
    The end   point is clocked by            TOP|FPGA_OSC [rising] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                        Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
COUNTER.counter[0]                          SB_DFF       Q        Out     0.796     0.796       -         
counter[0]                                  Net          -        -       1.599     -           4         
COUNTER.un4_counter_0_c_RNO                 SB_LUT4      I0       In      -         2.395       -         
COUNTER.un4_counter_0_c_RNO                 SB_LUT4      O        Out     0.661     3.056       -         
un4_counter_0_and                           Net          -        -       0.905     -           1         
COUNTER.un4_counter_0_c                     SB_CARRY     I0       In      -         3.961       -         
COUNTER.un4_counter_0_c                     SB_CARRY     CO       Out     0.380     4.341       -         
un4_counter_0                               Net          -        -       0.014     -           1         
COUNTER.un4_counter_1_c                     SB_CARRY     CI       In      -         4.355       -         
COUNTER.un4_counter_1_c                     SB_CARRY     CO       Out     0.186     4.541       -         
un4_counter_1                               Net          -        -       0.014     -           1         
COUNTER.un4_counter_2_c                     SB_CARRY     CI       In      -         4.555       -         
COUNTER.un4_counter_2_c                     SB_CARRY     CO       Out     0.186     4.741       -         
un4_counter_2                               Net          -        -       0.014     -           1         
COUNTER.un4_counter_3_c                     SB_CARRY     CI       In      -         4.755       -         
COUNTER.un4_counter_3_c                     SB_CARRY     CO       Out     0.186     4.941       -         
un4_counter_3                               Net          -        -       0.014     -           1         
COUNTER.un4_counter_4_c                     SB_CARRY     CI       In      -         4.955       -         
COUNTER.un4_counter_4_c                     SB_CARRY     CO       Out     0.186     5.141       -         
un4_counter_4                               Net          -        -       0.014     -           1         
COUNTER.un4_counter_5_c                     SB_CARRY     CI       In      -         5.155       -         
COUNTER.un4_counter_5_c                     SB_CARRY     CO       Out     0.186     5.341       -         
un4_counter_5                               Net          -        -       0.014     -           1         
COUNTER.un4_counter_6_c                     SB_CARRY     CI       In      -         5.355       -         
COUNTER.un4_counter_6_c                     SB_CARRY     CO       Out     0.186     5.541       -         
un4_counter_6                               Net          -        -       0.014     -           1         
COUNTER.un4_counter_7_c                     SB_CARRY     CI       In      -         5.555       -         
COUNTER.un4_counter_7_c                     SB_CARRY     CO       Out     0.186     5.741       -         
un4_counter_7                               Net          -        -       0.386     -           12        
DSW_PWRGD.G_73                              SB_LUT4      I3       In      -         6.127       -         
DSW_PWRGD.G_73                              SB_LUT4      O        Out     0.465     6.592       -         
delayed_vddq_pwrgd_en                       Net          -        -       1.371     -           13        
PCH_PWRGD.curr_state_RNI20II3[0]            SB_LUT4      I3       In      -         7.963       -         
PCH_PWRGD.curr_state_RNI20II3[0]            SB_LUT4      O        Out     0.465     8.428       -         
count_en                                    Net          -        -       1.371     -           39        
PCH_PWRGD.count_RNIG3QT3[10]                SB_LUT4      I1       In      -         9.799       -         
PCH_PWRGD.count_RNIG3QT3[10]                SB_LUT4      O        Out     0.589     10.388      -         
un2_count_1_axb_10                          Net          -        -       0.905     -           2         
PCH_PWRGD.un2_count_1_cry_10_c              SB_CARRY     I0       In      -         11.293      -         
PCH_PWRGD.un2_count_1_cry_10_c              SB_CARRY     CO       Out     0.380     11.673      -         
un2_count_1_cry_10                          Net          -        -       0.014     -           2         
PCH_PWRGD.un2_count_1_cry_11_c              SB_CARRY     CI       In      -         11.687      -         
PCH_PWRGD.un2_count_1_cry_11_c              SB_CARRY     CO       Out     0.186     11.873      -         
un2_count_1_cry_11                          Net          -        -       0.014     -           2         
PCH_PWRGD.un2_count_1_cry_12_c              SB_CARRY     CI       In      -         11.887      -         
PCH_PWRGD.un2_count_1_cry_12_c              SB_CARRY     CO       Out     0.186     12.073      -         
un2_count_1_cry_12                          Net          -        -       0.386     -           2         
PCH_PWRGD.un2_count_1_cry_12_c_RNID12Q1     SB_LUT4      I3       In      -         12.459      -         
PCH_PWRGD.un2_count_1_cry_12_c_RNID12Q1     SB_LUT4      O        Out     0.465     12.924      -         
count_rst_1                                 Net          -        -       1.371     -           3         
PCH_PWRGD.count_RNI08SN5_0[13]              SB_LUT4      I2       In      -         14.295      -         
PCH_PWRGD.count_RNI08SN5_0[13]              SB_LUT4      O        Out     0.517     14.812      -         
count[13]                                   Net          -        -       1.371     -           1         
PCH_PWRGD.count_RNI2JPFB[13]                SB_LUT4      I1       In      -         16.183      -         
PCH_PWRGD.count_RNI2JPFB[13]                SB_LUT4      O        Out     0.589     16.772      -         
un12_clk_100khz_11                          Net          -        -       1.371     -           1         
PCH_PWRGD.count_RNI725S31[6]                SB_LUT4      I2       In      -         18.143      -         
PCH_PWRGD.count_RNI725S31[6]                SB_LUT4      O        Out     0.558     18.701      -         
N_1_i                                       Net          -        -       1.371     -           2         
PCH_PWRGD.curr_state_7_1_0_.m4_0            SB_LUT4      I2       In      -         20.072      -         
PCH_PWRGD.curr_state_7_1_0_.m4_0            SB_LUT4      O        Out     0.558     20.630      -         
curr_state_7[0]                             Net          -        -       1.371     -           2         
PCH_PWRGD.curr_state_RNIQ5CS51[0]           SB_LUT4      I1       In      -         22.001      -         
PCH_PWRGD.curr_state_RNIQ5CS51[0]           SB_LUT4      O        Out     0.589     22.590      -         
curr_state[0]                               Net          -        -       1.371     -           5         
PCH_PWRGD.curr_state_RNI20II3[0]            SB_LUT4      I1       In      -         23.961      -         
PCH_PWRGD.curr_state_RNI20II3[0]            SB_LUT4      O        Out     0.558     24.519      -         
count_en                                    Net          -        -       1.371     -           39        
PCH_PWRGD.count_RNIG3QT3[10]                SB_LUT4      I1       In      -         25.890      -         
PCH_PWRGD.count_RNIG3QT3[10]                SB_LUT4      O        Out     0.589     26.480      -         
un2_count_1_axb_10                          Net          -        -       0.905     -           2         
PCH_PWRGD.un2_count_1_cry_10_c              SB_CARRY     I0       In      -         27.385      -         
PCH_PWRGD.un2_count_1_cry_10_c              SB_CARRY     CO       Out     0.380     27.764      -         
un2_count_1_cry_10                          Net          -        -       0.014     -           2         
PCH_PWRGD.un2_count_1_cry_11_c              SB_CARRY     CI       In      -         27.778      -         
PCH_PWRGD.un2_count_1_cry_11_c              SB_CARRY     CO       Out     0.186     27.964      -         
un2_count_1_cry_11                          Net          -        -       0.014     -           2         
PCH_PWRGD.un2_count_1_cry_12_c              SB_CARRY     CI       In      -         27.978      -         
PCH_PWRGD.un2_count_1_cry_12_c              SB_CARRY     CO       Out     0.186     28.164      -         
un2_count_1_cry_12                          Net          -        -       0.014     -           2         
PCH_PWRGD.un2_count_1_cry_13_c              SB_CARRY     CI       In      -         28.178      -         
PCH_PWRGD.un2_count_1_cry_13_c              SB_CARRY     CO       Out     0.186     28.364      -         
un2_count_1_cry_13                          Net          -        -       0.386     -           2         
PCH_PWRGD.un2_count_1_cry_13_c_RNIE33Q1     SB_LUT4      I3       In      -         28.750      -         
PCH_PWRGD.un2_count_1_cry_13_c_RNIE33Q1     SB_LUT4      O        Out     0.465     29.215      -         
count_rst_0                                 Net          -        -       1.371     -           3         
PCH_PWRGD.count_RNI2BTN5_0[14]              SB_LUT4      I2       In      -         30.586      -         
PCH_PWRGD.count_RNI2BTN5_0[14]              SB_LUT4      O        Out     0.517     31.103      -         
count[14]                                   Net          -        -       1.371     -           1         
PCH_PWRGD.count_RNI2JPFB[13]                SB_LUT4      I2       In      -         32.474      -         
PCH_PWRGD.count_RNI2JPFB[13]                SB_LUT4      O        Out     0.558     33.032      -         
un12_clk_100khz_11                          Net          -        -       1.371     -           1         
PCH_PWRGD.count_RNI725S31[6]                SB_LUT4      I2       In      -         34.403      -         
PCH_PWRGD.count_RNI725S31[6]                SB_LUT4      O        Out     0.558     34.961      -         
N_1_i                                       Net          -        -       1.371     -           2         
PCH_PWRGD.curr_state_7_1_0_.m4_0            SB_LUT4      I2       In      -         36.332      -         
PCH_PWRGD.curr_state_7_1_0_.m4_0            SB_LUT4      O        Out     0.558     36.890      -         
curr_state_7[0]                             Net          -        -       1.507     -           2         
PCH_PWRGD.curr_state[0]                     SB_DFFE      D        In      -         38.397      -         
==========================================================================================================
Total path delay (propagation time + setup) of 38.552 is 13.582(35.2%) logic and 24.970(64.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      32.913
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         32.758

    - Propagation time:                      38.397
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.639

    Number of logic level(s):                32
    Starting point:                          COUNTER.counter[0] / Q
    Ending point:                            PCH_PWRGD.curr_state[0] / D
    The start point is clocked by            TOP|FPGA_OSC [rising] on pin C
    The end   point is clocked by            TOP|FPGA_OSC [rising] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                        Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
COUNTER.counter[0]                          SB_DFF       Q        Out     0.796     0.796       -         
counter[0]                                  Net          -        -       1.599     -           4         
COUNTER.un4_counter_0_c_RNO                 SB_LUT4      I0       In      -         2.395       -         
COUNTER.un4_counter_0_c_RNO                 SB_LUT4      O        Out     0.661     3.056       -         
un4_counter_0_and                           Net          -        -       0.905     -           1         
COUNTER.un4_counter_0_c                     SB_CARRY     I0       In      -         3.961       -         
COUNTER.un4_counter_0_c                     SB_CARRY     CO       Out     0.380     4.341       -         
un4_counter_0                               Net          -        -       0.014     -           1         
COUNTER.un4_counter_1_c                     SB_CARRY     CI       In      -         4.355       -         
COUNTER.un4_counter_1_c                     SB_CARRY     CO       Out     0.186     4.541       -         
un4_counter_1                               Net          -        -       0.014     -           1         
COUNTER.un4_counter_2_c                     SB_CARRY     CI       In      -         4.555       -         
COUNTER.un4_counter_2_c                     SB_CARRY     CO       Out     0.186     4.741       -         
un4_counter_2                               Net          -        -       0.014     -           1         
COUNTER.un4_counter_3_c                     SB_CARRY     CI       In      -         4.755       -         
COUNTER.un4_counter_3_c                     SB_CARRY     CO       Out     0.186     4.941       -         
un4_counter_3                               Net          -        -       0.014     -           1         
COUNTER.un4_counter_4_c                     SB_CARRY     CI       In      -         4.955       -         
COUNTER.un4_counter_4_c                     SB_CARRY     CO       Out     0.186     5.141       -         
un4_counter_4                               Net          -        -       0.014     -           1         
COUNTER.un4_counter_5_c                     SB_CARRY     CI       In      -         5.155       -         
COUNTER.un4_counter_5_c                     SB_CARRY     CO       Out     0.186     5.341       -         
un4_counter_5                               Net          -        -       0.014     -           1         
COUNTER.un4_counter_6_c                     SB_CARRY     CI       In      -         5.355       -         
COUNTER.un4_counter_6_c                     SB_CARRY     CO       Out     0.186     5.541       -         
un4_counter_6                               Net          -        -       0.014     -           1         
COUNTER.un4_counter_7_c                     SB_CARRY     CI       In      -         5.555       -         
COUNTER.un4_counter_7_c                     SB_CARRY     CO       Out     0.186     5.741       -         
un4_counter_7                               Net          -        -       0.386     -           12        
DSW_PWRGD.G_73                              SB_LUT4      I3       In      -         6.127       -         
DSW_PWRGD.G_73                              SB_LUT4      O        Out     0.465     6.592       -         
delayed_vddq_pwrgd_en                       Net          -        -       1.371     -           13        
PCH_PWRGD.curr_state_RNI20II3[0]            SB_LUT4      I3       In      -         7.963       -         
PCH_PWRGD.curr_state_RNI20II3[0]            SB_LUT4      O        Out     0.465     8.428       -         
count_en                                    Net          -        -       1.371     -           39        
PCH_PWRGD.count_RNIG3QT3[10]                SB_LUT4      I1       In      -         9.799       -         
PCH_PWRGD.count_RNIG3QT3[10]                SB_LUT4      O        Out     0.589     10.388      -         
un2_count_1_axb_10                          Net          -        -       0.905     -           2         
PCH_PWRGD.un2_count_1_cry_10_c              SB_CARRY     I0       In      -         11.293      -         
PCH_PWRGD.un2_count_1_cry_10_c              SB_CARRY     CO       Out     0.380     11.673      -         
un2_count_1_cry_10                          Net          -        -       0.014     -           2         
PCH_PWRGD.un2_count_1_cry_11_c              SB_CARRY     CI       In      -         11.687      -         
PCH_PWRGD.un2_count_1_cry_11_c              SB_CARRY     CO       Out     0.186     11.873      -         
un2_count_1_cry_11                          Net          -        -       0.014     -           2         
PCH_PWRGD.un2_count_1_cry_12_c              SB_CARRY     CI       In      -         11.887      -         
PCH_PWRGD.un2_count_1_cry_12_c              SB_CARRY     CO       Out     0.186     12.073      -         
un2_count_1_cry_12                          Net          -        -       0.014     -           2         
PCH_PWRGD.un2_count_1_cry_13_c              SB_CARRY     CI       In      -         12.087      -         
PCH_PWRGD.un2_count_1_cry_13_c              SB_CARRY     CO       Out     0.186     12.273      -         
un2_count_1_cry_13                          Net          -        -       0.386     -           2         
PCH_PWRGD.un2_count_1_cry_13_c_RNIE33Q1     SB_LUT4      I3       In      -         12.659      -         
PCH_PWRGD.un2_count_1_cry_13_c_RNIE33Q1     SB_LUT4      O        Out     0.465     13.124      -         
count_rst_0                                 Net          -        -       1.371     -           3         
PCH_PWRGD.count_RNI2BTN5_0[14]              SB_LUT4      I2       In      -         14.495      -         
PCH_PWRGD.count_RNI2BTN5_0[14]              SB_LUT4      O        Out     0.517     15.012      -         
count[14]                                   Net          -        -       1.371     -           1         
PCH_PWRGD.count_RNI2JPFB[13]                SB_LUT4      I2       In      -         16.383      -         
PCH_PWRGD.count_RNI2JPFB[13]                SB_LUT4      O        Out     0.558     16.941      -         
un12_clk_100khz_11                          Net          -        -       1.371     -           1         
PCH_PWRGD.count_RNI725S31[6]                SB_LUT4      I2       In      -         18.312      -         
PCH_PWRGD.count_RNI725S31[6]                SB_LUT4      O        Out     0.558     18.870      -         
N_1_i                                       Net          -        -       1.371     -           2         
PCH_PWRGD.curr_state_7_1_0_.m4_0            SB_LUT4      I2       In      -         20.241      -         
PCH_PWRGD.curr_state_7_1_0_.m4_0            SB_LUT4      O        Out     0.558     20.799      -         
curr_state_7[0]                             Net          -        -       1.371     -           2         
PCH_PWRGD.curr_state_RNIQ5CS51[0]           SB_LUT4      I1       In      -         22.170      -         
PCH_PWRGD.curr_state_RNIQ5CS51[0]           SB_LUT4      O        Out     0.589     22.759      -         
curr_state[0]                               Net          -        -       1.371     -           5         
PCH_PWRGD.curr_state_RNI20II3[0]            SB_LUT4      I1       In      -         24.130      -         
PCH_PWRGD.curr_state_RNI20II3[0]            SB_LUT4      O        Out     0.558     24.688      -         
count_en                                    Net          -        -       1.371     -           39        
PCH_PWRGD.count_RNIG3QT3[10]                SB_LUT4      I1       In      -         26.059      -         
PCH_PWRGD.count_RNIG3QT3[10]                SB_LUT4      O        Out     0.589     26.648      -         
un2_count_1_axb_10                          Net          -        -       0.905     -           2         
PCH_PWRGD.un2_count_1_cry_10_c              SB_CARRY     I0       In      -         27.554      -         
PCH_PWRGD.un2_count_1_cry_10_c              SB_CARRY     CO       Out     0.380     27.933      -         
un2_count_1_cry_10                          Net          -        -       0.014     -           2         
PCH_PWRGD.un2_count_1_cry_11_c              SB_CARRY     CI       In      -         27.947      -         
PCH_PWRGD.un2_count_1_cry_11_c              SB_CARRY     CO       Out     0.186     28.133      -         
un2_count_1_cry_11                          Net          -        -       0.014     -           2         
PCH_PWRGD.un2_count_1_cry_12_c              SB_CARRY     CI       In      -         28.147      -         
PCH_PWRGD.un2_count_1_cry_12_c              SB_CARRY     CO       Out     0.186     28.333      -         
un2_count_1_cry_12                          Net          -        -       0.386     -           2         
PCH_PWRGD.un2_count_1_cry_12_c_RNID12Q1     SB_LUT4      I3       In      -         28.719      -         
PCH_PWRGD.un2_count_1_cry_12_c_RNID12Q1     SB_LUT4      O        Out     0.465     29.184      -         
count_rst_1                                 Net          -        -       1.371     -           3         
PCH_PWRGD.count_RNI08SN5_0[13]              SB_LUT4      I2       In      -         30.555      -         
PCH_PWRGD.count_RNI08SN5_0[13]              SB_LUT4      O        Out     0.517     31.072      -         
count[13]                                   Net          -        -       1.371     -           1         
PCH_PWRGD.count_RNI2JPFB[13]                SB_LUT4      I1       In      -         32.443      -         
PCH_PWRGD.count_RNI2JPFB[13]                SB_LUT4      O        Out     0.589     33.032      -         
un12_clk_100khz_11                          Net          -        -       1.371     -           1         
PCH_PWRGD.count_RNI725S31[6]                SB_LUT4      I2       In      -         34.403      -         
PCH_PWRGD.count_RNI725S31[6]                SB_LUT4      O        Out     0.558     34.961      -         
N_1_i                                       Net          -        -       1.371     -           2         
PCH_PWRGD.curr_state_7_1_0_.m4_0            SB_LUT4      I2       In      -         36.332      -         
PCH_PWRGD.curr_state_7_1_0_.m4_0            SB_LUT4      O        Out     0.558     36.890      -         
curr_state_7[0]                             Net          -        -       1.507     -           2         
PCH_PWRGD.curr_state[0]                     SB_DFFE      D        In      -         38.397      -         
==========================================================================================================
Total path delay (propagation time + setup) of 38.552 is 13.582(35.2%) logic and 24.970(64.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 139MB peak: 142MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 139MB peak: 142MB)

---------------------------------------
<a name=resourceUsage17></a>Resource Usage Report for TOP </a>

Mapping to part: ice40lp1kqn84
Cell usage:
GND             8 uses
SB_CARRY        124 uses
SB_DFF          35 uses
SB_DFFE         51 uses
SB_DFFER        64 uses
SB_GB           2 uses
VCC             8 uses
powerled_block  1 use
SB_LUT4         475 uses

I/O Register bits:                  0
Register bits not including I/Os:   150 (11%)
Total load per clock:
   TOP|FPGA_OSC: 150

@S |Mapping Summary:
Total  LUTs: 475 (37%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 475 = 475 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 29MB peak: 142MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Tue May 24 16:20:28 2022

###########################################################]

</pre></samp></body></html>
