set ::env(PROJECT_NAME) TinyRISCV
set ::env(DESIGN_TOP) tinyriscv
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/Cores/TinyRISCV/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/Cores/TinyRISCV/rtl/tinyriscv.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) core
