vcs -full64 -R -sverilog bench/hht1_685_bus.sv hht_bench.vg -v svt_16nm.v +define+VCD

vcs -full64 -R -sverilog bench/hht1_jpwh.sv hht_bench.vg -v svt_16nm.v +define+VCD

vcs -full64 -R -sverilog bench/hht1_rbsa.sv hht_bench.vg -v svt_16nm.v +define+VCD

vcs -full64 -R -sverilog bench/hht1_685_bus_1G.sv hht_1G.vg -v svt_16nm.v +define+VCD


vcs -full64 -R -sverilog bench/hht1_685_bus_1G.sv hht_10M.vg -v svt_16nm.v +define+VCD


vcs -full64 -R -sverilog bench/hht1_685_bus_1G.sv hht_25M.vg -v svt_16nm.v +define+VCD


vcs -full64 -R -sverilog bench/hht1_685_bus_1G.sv hht_new_50M.vg -v svt_16nm.v +define+VCD
