Timing Summary
==============

   POST-ROUTE

         Group  No. Clocks  No. Clock Pairs  WNS(ps)  TNS(ps)  TNS Endpoints      
   -----------  ----------  ---------------  -------  -------  -------------      
    <UDEF_clk>           1                1    -9288  -523954            149      




Clocks
======

            Clock    Clock net        Group  Constrained Period(ps)      Waveform(ps)   Achievable Period(ps)  Achievable Frequency(MHz)
   --------------  -----------  -----------  ----------------------  -----------------  ---------------------  -------------------------
              clk          clk   <UDEF_clk>           (auto) 2000            (0,1000)                  11287                     88.598 




Clock Relationships
===================

       From Clock        To Clock               Group    Endpoints     WNS(ps)    TNS(ps)  TNS Endpoints
   --------------  --------------  ------------------  -----------  ----------  ---------  -------------
              clk             clk          <UDEF_clk>          149       -9288    -523954            149




Timing Details for Clock Pair clk and clk
=========================================

       From Clock        To Clock               Group    Endpoints     WNS(ps)    TNS(ps)  TNS Endpoints
   --------------  --------------  ------------------  -----------  ----------  ---------  -------------
              clk             clk          <UDEF_clk>          149       -9288    -523954            149

Path 9:
   Slack (not met):                         -9288ps
     Path type:                               SETUP
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:           2305ps
   - Clock uncertainty:                       150ps
   = Required time:                          4155ps
   - Propagation time:                      11172ps (42.5% logic, 57.5% route, logic stage 4)
   - Delay of the launching clock:           2271ps
   = Slack:                                 -9288ps

   Instance/Pin or Net Name                                        Type         ID    Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                        
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                                                             CLOCK-PORT    -                     -     launch     r               0                                                                              
   clk                                                             Clock net    42          (fanout=348)       2271                     -                                                                              
   RBB_7/CLK                                                       RBB_6L        7   [TILE 0 0, RBB 1 2]          -     r            2271                                                                              
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_7/DQ                                                        RBB_6L        7   [TILE 0 0, RBB 1 2]        800     r            3071     {inst48: $auto$ff.cc:266:slice$1832 (FDR,site=dff)}                      
   counter[3]                                                      Net          31            (fanout=2)       2560                     -                                                                              
   RBB_17/C1                                                       RBB_6L       17  [TILE 0 0, RBB 25 8]          -     r            5631                                                                              
   RBB_17/C                                                        RBB_6L       17  [TILE 0 0, RBB 25 8]       1135     r            6766     {inst19: $abc$3043$lut$aiger3042$132 (LUT,site=clut)}                    
   $techmap3055$abc$3043$lut$aiger3042$137.A[4]                    Net          44            (fanout=1)        616                     -                                                                              
   RBB_17/D5                                                       RBB_6L       17  [TILE 0 0, RBB 25 8]          -     r            7382                                                                              
   RBB_17/D                                                        RBB_6L       17  [TILE 0 0, RBB 25 8]       1091     r            8473     {inst20: $abc$3043$lut$aiger3042$137 (LUT,site=dlut,dluto)}              
   $techmap3059$abc$3043$lut$auto$rtlil.cc:2660:NotGate$2139.A[1]  Net          49            (fanout=2)       2071                     -                                                                              
   RBB_7/C3                                                        RBB_6L        7   [TILE 0 0, RBB 1 2]          -     r           10544                                                                              
   RBB_7/CMUX                                                      RBB_6L        7   [TILE 0 0, RBB 1 2]        657     r           11201     {inst24: $abc$3043$lut$auto$rtlil.cc:2660:NotGate$2139 (LUT,site=cluto)} 
   $abc$3043$auto$rtlil.cc:2660:NotGate$2139                       Net          70            (fanout=2)       1181                     -                                                                              
   RBB_15/A6                                                       RBB_6L       15   [TILE 0 0, RBB 7 6]          -     r           12382     {<CE>inst77: $auto$ff.cc:266:slice$1864 (FDRE,site=dff)}                 
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_15/CLK                                                      RBB_6L       15   [TILE 0 0, RBB 7 6]       1061     r           13443                                                                              
   clk                                                             Clock net    42          (fanout=348)      -2305                     -                                                                              
   clk                                                             CLOCK-PORT    -                     -    capture     r           11138                                                                              
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 10:
   Slack (not met):                         -9288ps
     Path type:                               SETUP
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:           2305ps
   - Clock uncertainty:                       150ps
   = Required time:                          4155ps
   - Propagation time:                      11172ps (42.5% logic, 57.5% route, logic stage 4)
   - Delay of the launching clock:           2271ps
   = Slack:                                 -9288ps

   Instance/Pin or Net Name                                        Type         ID    Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                        
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                                                             CLOCK-PORT    -                     -     launch     r               0                                                                              
   clk                                                             Clock net    42          (fanout=348)       2271                     -                                                                              
   RBB_7/CLK                                                       RBB_6L        7   [TILE 0 0, RBB 1 2]          -     r            2271                                                                              
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_7/DQ                                                        RBB_6L        7   [TILE 0 0, RBB 1 2]        800     r            3071     {inst48: $auto$ff.cc:266:slice$1832 (FDR,site=dff)}                      
   counter[3]                                                      Net          31            (fanout=2)       2560                     -                                                                              
   RBB_17/C1                                                       RBB_6L       17  [TILE 0 0, RBB 25 8]          -     r            5631                                                                              
   RBB_17/C                                                        RBB_6L       17  [TILE 0 0, RBB 25 8]       1135     r            6766     {inst19: $abc$3043$lut$aiger3042$132 (LUT,site=clut)}                    
   $techmap3055$abc$3043$lut$aiger3042$137.A[4]                    Net          44            (fanout=1)        616                     -                                                                              
   RBB_17/D5                                                       RBB_6L       17  [TILE 0 0, RBB 25 8]          -     r            7382                                                                              
   RBB_17/D                                                        RBB_6L       17  [TILE 0 0, RBB 25 8]       1091     r            8473     {inst20: $abc$3043$lut$aiger3042$137 (LUT,site=dlut,dluto)}              
   $techmap3059$abc$3043$lut$auto$rtlil.cc:2660:NotGate$2139.A[1]  Net          49            (fanout=2)       2071                     -                                                                              
   RBB_7/C3                                                        RBB_6L        7   [TILE 0 0, RBB 1 2]          -     r           10544                                                                              
   RBB_7/CMUX                                                      RBB_6L        7   [TILE 0 0, RBB 1 2]        657     r           11201     {inst24: $abc$3043$lut$auto$rtlil.cc:2660:NotGate$2139 (LUT,site=cluto)} 
   $abc$3043$auto$rtlil.cc:2660:NotGate$2139                       Net          70            (fanout=2)       1181                     -                                                                              
   RBB_15/A6                                                       RBB_6L       15   [TILE 0 0, RBB 7 6]          -     r           12382     {<CE>inst78: $auto$ff.cc:266:slice$1865 (FDRE,site=cff)}                 
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_15/CLK                                                      RBB_6L       15   [TILE 0 0, RBB 7 6]       1061     r           13443                                                                              
   clk                                                             Clock net    42          (fanout=348)      -2305                     -                                                                              
   clk                                                             CLOCK-PORT    -                     -    capture     r           11138                                                                              
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 11:
   Slack (not met):                         -9288ps
     Path type:                               SETUP
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:           2305ps
   - Clock uncertainty:                       150ps
   = Required time:                          4155ps
   - Propagation time:                      11172ps (42.5% logic, 57.5% route, logic stage 4)
   - Delay of the launching clock:           2271ps
   = Slack:                                 -9288ps

   Instance/Pin or Net Name                                        Type         ID    Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                        
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                                                             CLOCK-PORT    -                     -     launch     r               0                                                                              
   clk                                                             Clock net    42          (fanout=348)       2271                     -                                                                              
   RBB_7/CLK                                                       RBB_6L        7   [TILE 0 0, RBB 1 2]          -     r            2271                                                                              
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_7/DQ                                                        RBB_6L        7   [TILE 0 0, RBB 1 2]        800     r            3071     {inst48: $auto$ff.cc:266:slice$1832 (FDR,site=dff)}                      
   counter[3]                                                      Net          31            (fanout=2)       2560                     -                                                                              
   RBB_17/C1                                                       RBB_6L       17  [TILE 0 0, RBB 25 8]          -     r            5631                                                                              
   RBB_17/C                                                        RBB_6L       17  [TILE 0 0, RBB 25 8]       1135     r            6766     {inst19: $abc$3043$lut$aiger3042$132 (LUT,site=clut)}                    
   $techmap3055$abc$3043$lut$aiger3042$137.A[4]                    Net          44            (fanout=1)        616                     -                                                                              
   RBB_17/D5                                                       RBB_6L       17  [TILE 0 0, RBB 25 8]          -     r            7382                                                                              
   RBB_17/D                                                        RBB_6L       17  [TILE 0 0, RBB 25 8]       1091     r            8473     {inst20: $abc$3043$lut$aiger3042$137 (LUT,site=dlut,dluto)}              
   $techmap3059$abc$3043$lut$auto$rtlil.cc:2660:NotGate$2139.A[1]  Net          49            (fanout=2)       2071                     -                                                                              
   RBB_7/C3                                                        RBB_6L        7   [TILE 0 0, RBB 1 2]          -     r           10544                                                                              
   RBB_7/CMUX                                                      RBB_6L        7   [TILE 0 0, RBB 1 2]        657     r           11201     {inst24: $abc$3043$lut$auto$rtlil.cc:2660:NotGate$2139 (LUT,site=cluto)} 
   $abc$3043$auto$rtlil.cc:2660:NotGate$2139                       Net          70            (fanout=2)       1181                     -                                                                              
   RBB_15/A6                                                       RBB_6L       15   [TILE 0 0, RBB 7 6]          -     r           12382     {<CE>inst79: $auto$ff.cc:266:slice$1866 (FDRE,site=bff)}                 
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_15/CLK                                                      RBB_6L       15   [TILE 0 0, RBB 7 6]       1061     r           13443                                                                              
   clk                                                             Clock net    42          (fanout=348)      -2305                     -                                                                              
   clk                                                             CLOCK-PORT    -                     -    capture     r           11138                                                                              
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------













