library IEEE;
use IEEE.std_logic_1164.ALL;

entity verticaltel is
   port(von  :in    std_logic;
        reset:in    std_logic;
        van_out  :out   std_logic_vector(4 downto 0));
end verticaltel;








