// Seed: 1328521258
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  input wire id_1;
  logic id_4;
  parameter id_5 = 1;
  parameter id_6 = id_5;
endmodule
module module_1 #(
    parameter id_4 = 32'd13
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_5
  );
  input wire _id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_6 = id_5;
  assign id_9 = id_5;
  wire id_12;
  wire [1  ==  id_4 : id_4] id_13;
  assign id_6 = id_3;
endmodule
