Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Sun Jun 26 11:44:15 2022
| Host         : graham-Parallels-Virtual-Platform running 64-bit Ubuntu 22.04 LTS
| Command      : report_design_analysis -congestion -timing -logic_level_distribution -max_paths 100 -file route_report_design_analysis_0.rpt
| Design       : FPGA_CPU_32_bits
| Device       : xc7a100t
| Design State : Routed
----------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-100
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. Initial Estimated Router Congestion Reporting
5. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-100
-----------------------------------

+-----------+-------------+------------+-------------+------------+------------+-------+-------------------+--------------------+-------------------+--------------+--------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------+-----------------+-----------+---------------+--------------+------------------+---------------+---------+-------------+------------+------------+---------------------------+-------------------------+-----------------------------------------------+---------------------------+
|   Paths   | Requirement | Path Delay | Logic Delay |  Net Delay | Clock Skew | Slack | Clock Uncertainty | Clock Relationship | Clock Delay Group | Logic Levels | Routes |                                                            Logical Path                                                           | Start Point Clock | End Point Clock | DSP Block | RAM Registers | IO Crossings | Config Crossings | SLR Crossings | PBlocks | High Fanout | Dont Touch | Mark Debug | Start Point Pin Primitive | End Point Pin Primitive |                Start Point Pin                |       End Point Pin       |
+-----------+-------------+------------+-------------+------------+------------+-------+-------------------+--------------------+-------------------+--------------+--------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------+-----------------+-----------+---------------+--------------+------------------+---------------+---------+-------------+------------+------------+---------------------------+-------------------------+-----------------------------------------------+---------------------------+
| Path #1   | 10.000      | 9.657      | 2.700(28%)  | 6.957(72%) | -0.098     | 0.165 | 0.035             | Safely Timed       | Same Clock        | 12           | 12     | FDRE/C-(3)-LUT6-(1)-LUT6-(32)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D           | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 32          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[15][0]/C                       | r_register_reg[3][13]/D   |
| Path #2   | 10.000      | 9.575      | 2.700(29%)  | 6.875(71%) | -0.094     | 0.214 | 0.035             | Safely Timed       | Same Clock        | 12           | 12     | FDRE/C-(3)-LUT6-(1)-LUT6-(32)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D           | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 32          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[15][0]/C                       | r_register_reg[8][13]/D   |
| Path #3   | 10.000      | 9.575      | 2.700(29%)  | 6.875(71%) | -0.094     | 0.250 | 0.035             | Safely Timed       | Same Clock        | 12           | 12     | FDRE/C-(3)-LUT6-(1)-LUT6-(32)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D           | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 32          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[15][0]/C                       | r_register_reg[4][13]/D   |
| Path #4   | 10.000      | 9.544      | 2.700(29%)  | 6.844(71%) | -0.093     | 0.260 | 0.035             | Safely Timed       | Same Clock        | 12           | 12     | FDRE/C-(3)-LUT6-(1)-LUT6-(32)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D           | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 32          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[15][0]/C                       | r_register_reg[0][13]/D   |
| Path #5   | 10.000      | 9.530      | 2.700(29%)  | 6.830(71%) | -0.095     | 0.278 | 0.035             | Safely Timed       | Same Clock        | 12           | 12     | FDRE/C-(3)-LUT6-(1)-LUT6-(32)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D           | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 32          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[15][0]/C                       | r_register_reg[12][13]/D  |
| Path #6   | 10.000      | 9.526      | 2.700(29%)  | 6.826(71%) | -0.092     | 0.279 | 0.035             | Safely Timed       | Same Clock        | 12           | 12     | FDRE/C-(3)-LUT6-(1)-LUT6-(32)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D           | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 32          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[15][0]/C                       | r_register_reg[1][13]/D   |
| Path #7   | 10.000      | 9.501      | 2.700(29%)  | 6.801(71%) | -0.094     | 0.288 | 0.035             | Safely Timed       | Same Clock        | 12           | 12     | FDRE/C-(3)-LUT6-(1)-LUT6-(32)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D           | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 32          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[15][0]/C                       | r_register_reg[14][13]/D  |
| Path #8   | 10.000      | 9.495      | 2.700(29%)  | 6.795(71%) | -0.098     | 0.291 | 0.035             | Safely Timed       | Same Clock        | 12           | 12     | FDRE/C-(3)-LUT6-(1)-LUT6-(32)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D           | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 32          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[15][0]/C                       | r_register_reg[15][13]/D  |
| Path #9   | 10.000      | 9.502      | 2.700(29%)  | 6.802(71%) | -0.095     | 0.324 | 0.035             | Safely Timed       | Same Clock        | 12           | 12     | FDRE/C-(3)-LUT6-(1)-LUT6-(32)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D           | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 32          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[15][0]/C                       | r_register_reg[5][13]/D   |
| Path #10  | 10.000      | 9.385      | 2.700(29%)  | 6.685(71%) | -0.094     | 0.405 | 0.035             | Safely Timed       | Same Clock        | 12           | 12     | FDRE/C-(3)-LUT6-(1)-LUT6-(32)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D           | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 32          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[15][0]/C                       | r_register_reg[10][13]/D  |
| Path #11  | 10.000      | 9.391      | 2.700(29%)  | 6.691(71%) | -0.095     | 0.412 | 0.035             | Safely Timed       | Same Clock        | 12           | 12     | FDRE/C-(3)-LUT6-(1)-LUT6-(32)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D           | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 32          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[15][0]/C                       | r_register_reg[9][13]/D   |
| Path #12  | 10.000      | 9.386      | 2.831(31%)  | 6.555(69%) | -0.086     | 0.426 | 0.035             | Safely Timed       | Same Clock        | 14           | 14     | FDRE/C-(3)-LUT6-(1)-LUT6-(32)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 32          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[15][0]/C                       | r_register_reg[3][30]/D   |
| Path #13  | 10.000      | 9.387      | 2.700(29%)  | 6.687(71%) | -0.092     | 0.428 | 0.035             | Safely Timed       | Same Clock        | 12           | 12     | FDRE/C-(3)-LUT6-(1)-LUT6-(32)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D           | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 32          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[15][0]/C                       | r_register_reg[7][13]/D   |
| Path #14  | 10.000      | 9.391      | 2.700(29%)  | 6.691(71%) | -0.095     | 0.447 | 0.035             | Safely Timed       | Same Clock        | 12           | 12     | FDRE/C-(3)-LUT6-(1)-LUT6-(32)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D           | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 32          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[15][0]/C                       | r_register_reg[2][13]/D   |
| Path #15  | 10.000      | 9.422      | 2.755(30%)  | 6.667(70%) | -0.112     | 0.462 | 0.035             | Safely Timed       | Same Clock        | 12           | 11     | FDRE/C-(147)-LUT6-(2)-LUT6-(29)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(1)-LUT5-(1)-LUT6-(1)-LUT4-(1)-LUT6-(1)-FDRE/D          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 147         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_zero_flag_reg/D         |
| Path #16  | 10.000      | 9.377      | 2.700(29%)  | 6.677(71%) | -0.092     | 0.465 | 0.035             | Safely Timed       | Same Clock        | 12           | 12     | FDRE/C-(3)-LUT6-(1)-LUT6-(32)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D           | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 32          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[15][0]/C                       | r_register_reg[6][13]/D   |
| Path #17  | 10.000      | 9.354      | 2.700(29%)  | 6.654(71%) | -0.097     | 0.468 | 0.035             | Safely Timed       | Same Clock        | 12           | 12     | FDRE/C-(3)-LUT6-(1)-LUT6-(32)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D           | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 32          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[15][0]/C                       | r_register_reg[11][13]/D  |
| Path #18  | 10.000      | 9.302      | 2.831(31%)  | 6.471(69%) | -0.088     | 0.494 | 0.035             | Safely Timed       | Same Clock        | 14           | 14     | FDRE/C-(3)-LUT6-(1)-LUT6-(32)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 32          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[15][0]/C                       | r_register_reg[7][30]/D   |
| Path #19  | 10.000      | 9.217      | 2.534(28%)  | 6.683(72%) | -0.116     | 0.529 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(3)-LUT6-(2)-LUT6-(30)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D                             | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 30          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[3][13]/C                       | r_register_reg[10][25]/D  |
| Path #20  | 10.000      | 9.262      | 2.831(31%)  | 6.431(69%) | -0.086     | 0.536 | 0.035             | Safely Timed       | Same Clock        | 14           | 14     | FDRE/C-(3)-LUT6-(1)-LUT6-(32)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 32          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[15][0]/C                       | r_register_reg[4][30]/D   |
| Path #21  | 10.000      | 9.253      | 2.831(31%)  | 6.422(69%) | -0.090     | 0.594 | 0.035             | Safely Timed       | Same Clock        | 14           | 14     | FDRE/C-(3)-LUT6-(1)-LUT6-(32)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 32          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[15][0]/C                       | r_register_reg[0][30]/D   |
| Path #22  | 10.000      | 9.222      | 2.831(31%)  | 6.391(69%) | -0.088     | 0.597 | 0.035             | Safely Timed       | Same Clock        | 14           | 14     | FDRE/C-(3)-LUT6-(1)-LUT6-(32)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 32          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[15][0]/C                       | r_register_reg[6][30]/D   |
| Path #23  | 10.000      | 9.243      | 2.831(31%)  | 6.412(69%) | -0.087     | 0.604 | 0.035             | Safely Timed       | Same Clock        | 14           | 14     | FDRE/C-(3)-LUT6-(1)-LUT6-(32)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 32          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[15][0]/C                       | r_register_reg[5][30]/D   |
| Path #24  | 10.000      | 9.221      | 2.831(31%)  | 6.390(69%) | -0.091     | 0.606 | 0.035             | Safely Timed       | Same Clock        | 14           | 14     | FDRE/C-(3)-LUT6-(1)-LUT6-(32)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 32          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[15][0]/C                       | r_register_reg[11][30]/D  |
| Path #25  | 10.000      | 9.136      | 2.551(28%)  | 6.585(72%) | -0.119     | 0.606 | 0.035             | Safely Timed       | Same Clock        | 10           | 11     | FDRE/C-(3)-LUT6-(2)-LUT6-(30)-CARRY4-(1)-CARRY4-CARRY4-LUT5-(1)-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D                       | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 30          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[3][13]/C                       | r_register_reg[6][24]/D   |
| Path #26  | 10.000      | 9.196      | 2.700(30%)  | 6.496(70%) | -0.095     | 0.607 | 0.035             | Safely Timed       | Same Clock        | 12           | 12     | FDRE/C-(3)-LUT6-(1)-LUT6-(32)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D           | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 32          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[15][0]/C                       | r_register_reg[13][13]/D  |
| Path #27  | 10.000      | 9.196      | 2.831(31%)  | 6.365(69%) | -0.087     | 0.614 | 0.035             | Safely Timed       | Same Clock        | 14           | 14     | FDRE/C-(3)-LUT6-(1)-LUT6-(32)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 32          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[15][0]/C                       | r_register_reg[15][30]/D  |
| Path #28  | 10.000      | 9.182      | 2.831(31%)  | 6.351(69%) | -0.087     | 0.615 | 0.035             | Safely Timed       | Same Clock        | 14           | 14     | FDRE/C-(3)-LUT6-(1)-LUT6-(32)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 32          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[15][0]/C                       | r_register_reg[10][30]/D  |
| Path #29  | 10.000      | 9.242      | 2.831(31%)  | 6.411(69%) | -0.094     | 0.616 | 0.035             | Safely Timed       | Same Clock        | 14           | 14     | FDRE/C-(3)-LUT6-(1)-LUT6-(32)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 32          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[15][0]/C                       | r_register_reg[13][30]/D  |
| Path #30  | 10.000      | 9.164      | 2.831(31%)  | 6.333(69%) | -0.086     | 0.634 | 0.035             | Safely Timed       | Same Clock        | 14           | 14     | FDRE/C-(3)-LUT6-(1)-LUT6-(32)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 32          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[15][0]/C                       | r_register_reg[12][30]/D  |
| Path #31  | 10.000      | 6.435      | 1.396(22%)  | 5.039(78%) | -2.492     | 0.657 | 0.211             | Safely Timed       | Same Group        | 6            | 7      | FDRE/C-(29)-LUT5-(1)-LUT6-(1)-LUT6-(6)-LUT2-(3)-LUT2-(12)-LUT6-(16)-FDRE/CE                                                       | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 29          | 0          | 0          | FDRE/C                    | FDRE/CE                 | mem_read_write/ddr2_control/o_mem_ready_reg/C | r_register_reg[4][28]/CE  |
| Path #32  | 10.000      | 9.185      | 2.831(31%)  | 6.354(69%) | -0.093     | 0.674 | 0.035             | Safely Timed       | Same Clock        | 14           | 14     | FDRE/C-(3)-LUT6-(1)-LUT6-(32)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 32          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[15][0]/C                       | r_register_reg[9][30]/D   |
| Path #33  | 10.000      | 9.049      | 2.551(29%)  | 6.498(71%) | -0.119     | 0.693 | 0.035             | Safely Timed       | Same Clock        | 10           | 11     | FDRE/C-(3)-LUT6-(2)-LUT6-(30)-CARRY4-(1)-CARRY4-CARRY4-LUT5-(1)-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D                       | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 30          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[3][13]/C                       | r_register_reg[8][24]/D   |
| Path #34  | 10.000      | 9.176      | 2.711(30%)  | 6.465(70%) | -0.037     | 0.704 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(3)-LUT6-(1)-LUT6-(8)-LUT2-(1)-CARRY4-CARRY4-CARRY4-LUT4-(1)-LUT6-(1)-LUT6-(2)-LUT4-(14)-FDRE/D                            | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 14          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[11][0]/C                       | r_register_reg[13][9]/D   |
| Path #35  | 10.000      | 6.401      | 1.396(22%)  | 5.005(78%) | -2.476     | 0.708 | 0.211             | Safely Timed       | Same Group        | 6            | 7      | FDRE/C-(29)-LUT5-(1)-LUT6-(1)-LUT6-(6)-LUT2-(3)-LUT2-(12)-LUT6-(16)-FDRE/CE                                                       | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 29          | 0          | 0          | FDRE/C                    | FDRE/CE                 | mem_read_write/ddr2_control/o_mem_ready_reg/C | r_register_reg[4][20]/CE  |
| Path #36  | 10.000      | 6.401      | 1.396(22%)  | 5.005(78%) | -2.476     | 0.708 | 0.211             | Safely Timed       | Same Group        | 6            | 7      | FDRE/C-(29)-LUT5-(1)-LUT6-(1)-LUT6-(6)-LUT2-(3)-LUT2-(12)-LUT6-(16)-FDRE/CE                                                       | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 29          | 0          | 0          | FDRE/C                    | FDRE/CE                 | mem_read_write/ddr2_control/o_mem_ready_reg/C | r_register_reg[4][30]/CE  |
| Path #37  | 10.000      | 9.102      | 2.831(32%)  | 6.271(68%) | -0.086     | 0.709 | 0.035             | Safely Timed       | Same Clock        | 14           | 14     | FDRE/C-(3)-LUT6-(1)-LUT6-(32)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 32          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[15][0]/C                       | r_register_reg[14][30]/D  |
| Path #38  | 10.000      | 9.126      | 2.485(28%)  | 6.641(72%) | -0.034     | 0.710 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(147)-LUT6-(2)-LUT6-(29)-LUT2-(1)-CARRY4-CARRY4-LUT6-(1)-LUT4-(1)-LUT6-(1)-LUT6-(16)-FDRE/D                                | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 147         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[11][16]/D  |
| Path #39  | 10.000      | 9.025      | 2.534(29%)  | 6.491(71%) | -0.118     | 0.718 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(3)-LUT6-(2)-LUT6-(30)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D                             | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 30          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[3][13]/C                       | r_register_reg[11][25]/D  |
| Path #40  | 10.000      | 9.181      | 2.485(28%)  | 6.696(72%) | -0.034     | 0.719 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(147)-LUT6-(2)-LUT6-(29)-LUT2-(1)-CARRY4-CARRY4-LUT6-(1)-LUT4-(1)-LUT6-(1)-LUT6-(16)-FDRE/D                                | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 147         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[15][16]/D  |
| Path #41  | 10.000      | 6.376      | 1.396(22%)  | 4.980(78%) | -2.481     | 0.727 | 0.211             | Safely Timed       | Same Group        | 6            | 7      | FDRE/C-(29)-LUT5-(1)-LUT6-(1)-LUT6-(6)-LUT2-(3)-LUT2-(12)-LUT6-(16)-FDRE/CE                                                       | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 29          | 0          | 0          | FDRE/C                    | FDRE/CE                 | mem_read_write/ddr2_control/o_mem_ready_reg/C | r_register_reg[4][26]/CE  |
| Path #42  | 10.000      | 9.120      | 2.872(32%)  | 6.248(68%) | -0.034     | 0.730 | 0.035             | Safely Timed       | Same Clock        | 12           | 13     | FDRE/C-(147)-LUT6-(2)-LUT6-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 147         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[11][22]/D  |
| Path #43  | 10.000      | 9.142      | 2.711(30%)  | 6.431(70%) | -0.035     | 0.741 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(3)-LUT6-(1)-LUT6-(8)-LUT2-(1)-CARRY4-CARRY4-CARRY4-LUT4-(1)-LUT6-(1)-LUT6-(2)-LUT5-(2)-FDRE/D                             | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 8           | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[11][0]/C                       | r_register_reg[14][9]/D   |
| Path #44  | 10.000      | 6.395      | 1.396(22%)  | 4.999(78%) | -2.482     | 0.743 | 0.211             | Safely Timed       | Same Group        | 6            | 7      | FDRE/C-(29)-LUT5-(1)-LUT6-(1)-LUT6-(6)-LUT2-(3)-LUT2-(12)-LUT6-(16)-FDRE/CE                                                       | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 29          | 0          | 0          | FDRE/C                    | FDRE/CE                 | mem_read_write/ddr2_control/o_mem_ready_reg/C | r_register_reg[4][27]/CE  |
| Path #45  | 10.000      | 9.116      | 2.872(32%)  | 6.244(68%) | -0.031     | 0.751 | 0.035             | Safely Timed       | Same Clock        | 12           | 13     | FDRE/C-(147)-LUT6-(2)-LUT6-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 147         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[9][22]/D   |
| Path #46  | 10.000      | 9.113      | 2.831(32%)  | 6.282(68%) | -0.088     | 0.751 | 0.035             | Safely Timed       | Same Clock        | 14           | 14     | FDRE/C-(3)-LUT6-(1)-LUT6-(32)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 32          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[15][0]/C                       | r_register_reg[2][30]/D   |
| Path #47  | 10.000      | 9.102      | 2.551(29%)  | 6.551(71%) | -0.041     | 0.755 | 0.035             | Safely Timed       | Same Clock        | 10           | 11     | FDRE/C-(3)-LUT6-(2)-LUT6-(30)-CARRY4-(1)-CARRY4-CARRY4-LUT5-(1)-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D                       | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 30          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[3][13]/C                       | r_register_reg[13][24]/D  |
| Path #48  | 10.000      | 9.104      | 2.485(28%)  | 6.619(72%) | -0.036     | 0.757 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(147)-LUT6-(2)-LUT6-(29)-LUT2-(1)-CARRY4-CARRY4-LUT6-(1)-LUT4-(1)-LUT6-(1)-LUT6-(16)-FDRE/D                                | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 147         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[8][16]/D   |
| Path #49  | 10.000      | 9.076      | 2.370(27%)  | 6.706(73%) | -0.100     | 0.757 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(3)-LUT6-(1)-LUT6-(32)-LUT2-(3)-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(2)-LUT5-(14)-FDRE/D                           | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 32          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[15][0]/C                       | r_register_reg[2][10]/D   |
| Path #50  | 10.000      | 9.068      | 2.831(32%)  | 6.237(68%) | -0.090     | 0.760 | 0.035             | Safely Timed       | Same Clock        | 14           | 14     | FDRE/C-(3)-LUT6-(1)-LUT6-(32)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 32          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[15][0]/C                       | r_register_reg[1][30]/D   |
| Path #51  | 10.000      | 6.342      | 1.396(23%)  | 4.946(77%) | -2.480     | 0.762 | 0.211             | Safely Timed       | Same Group        | 6            | 7      | FDRE/C-(29)-LUT5-(1)-LUT6-(1)-LUT6-(6)-LUT2-(3)-LUT2-(12)-LUT6-(16)-FDRE/CE                                                       | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 29          | 0          | 0          | FDRE/C                    | FDRE/CE                 | mem_read_write/ddr2_control/o_mem_ready_reg/C | r_register_reg[6][22]/CE  |
| Path #52  | 10.000      | 6.342      | 1.396(23%)  | 4.946(77%) | -2.480     | 0.762 | 0.211             | Safely Timed       | Same Group        | 6            | 7      | FDRE/C-(29)-LUT5-(1)-LUT6-(1)-LUT6-(6)-LUT2-(3)-LUT2-(12)-LUT6-(16)-FDRE/CE                                                       | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 29          | 0          | 0          | FDRE/C                    | FDRE/CE                 | mem_read_write/ddr2_control/o_mem_ready_reg/C | r_register_reg[6][23]/CE  |
| Path #53  | 10.000      | 6.342      | 1.396(23%)  | 4.946(77%) | -2.480     | 0.762 | 0.211             | Safely Timed       | Same Group        | 6            | 7      | FDRE/C-(29)-LUT5-(1)-LUT6-(1)-LUT6-(6)-LUT2-(3)-LUT2-(12)-LUT6-(16)-FDRE/CE                                                       | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 29          | 0          | 0          | FDRE/C                    | FDRE/CE                 | mem_read_write/ddr2_control/o_mem_ready_reg/C | r_register_reg[6][26]/CE  |
| Path #54  | 10.000      | 6.342      | 1.396(23%)  | 4.946(77%) | -2.480     | 0.762 | 0.211             | Safely Timed       | Same Group        | 6            | 7      | FDRE/C-(29)-LUT5-(1)-LUT6-(1)-LUT6-(6)-LUT2-(3)-LUT2-(12)-LUT6-(16)-FDRE/CE                                                       | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 29          | 0          | 0          | FDRE/C                    | FDRE/CE                 | mem_read_write/ddr2_control/o_mem_ready_reg/C | r_register_reg[6][27]/CE  |
| Path #55  | 10.000      | 9.093      | 2.551(29%)  | 6.542(71%) | -0.041     | 0.764 | 0.035             | Safely Timed       | Same Clock        | 10           | 11     | FDRE/C-(3)-LUT6-(2)-LUT6-(30)-CARRY4-(1)-CARRY4-CARRY4-LUT5-(1)-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D                       | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 30          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[3][13]/C                       | r_register_reg[12][24]/D  |
| Path #56  | 10.000      | 6.333      | 1.396(23%)  | 4.937(77%) | -2.480     | 0.772 | 0.211             | Safely Timed       | Same Group        | 6            | 7      | FDRE/C-(29)-LUT5-(1)-LUT6-(1)-LUT6-(6)-LUT2-(3)-LUT2-(12)-LUT6-(16)-FDRE/CE                                                       | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 29          | 0          | 0          | FDRE/C                    | FDRE/CE                 | mem_read_write/ddr2_control/o_mem_ready_reg/C | r_register_reg[13][14]/CE |
| Path #57  | 10.000      | 9.072      | 2.659(30%)  | 6.413(70%) | -0.035     | 0.776 | 0.035             | Safely Timed       | Same Clock        | 9            | 10     | FDRE/C-(147)-LUT6-(2)-LUT6-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT5-(16)-FDRE/D                                 | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 147         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[10][15]/D  |
| Path #58  | 10.000      | 9.095      | 2.711(30%)  | 6.384(70%) | -0.035     | 0.777 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(3)-LUT6-(1)-LUT6-(8)-LUT2-(1)-CARRY4-CARRY4-CARRY4-LUT4-(1)-LUT6-(1)-LUT6-(2)-LUT4-(14)-FDRE/D                            | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 14          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[11][0]/C                       | r_register_reg[10][9]/D   |
| Path #59  | 10.000      | 9.014      | 2.679(30%)  | 6.335(70%) | -0.091     | 0.779 | 0.035             | Safely Timed       | Same Clock        | 12           | 12     | FDRE/C-(3)-LUT6-(1)-LUT6-(32)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 32          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[15][0]/C                       | r_register_reg[15][23]/D  |
| Path #60  | 10.000      | 6.314      | 1.396(23%)  | 4.918(77%) | -2.490     | 0.780 | 0.211             | Safely Timed       | Same Group        | 6            | 7      | FDRE/C-(29)-LUT5-(1)-LUT6-(1)-LUT6-(6)-LUT2-(3)-LUT2-(12)-LUT6-(16)-FDRE/CE                                                       | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 29          | 0          | 0          | FDRE/C                    | FDRE/CE                 | mem_read_write/ddr2_control/o_mem_ready_reg/C | r_register_reg[6][28]/CE  |
| Path #61  | 10.000      | 6.314      | 1.396(23%)  | 4.918(77%) | -2.490     | 0.780 | 0.211             | Safely Timed       | Same Group        | 6            | 7      | FDRE/C-(29)-LUT5-(1)-LUT6-(1)-LUT6-(6)-LUT2-(3)-LUT2-(12)-LUT6-(16)-FDRE/CE                                                       | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 29          | 0          | 0          | FDRE/C                    | FDRE/CE                 | mem_read_write/ddr2_control/o_mem_ready_reg/C | r_register_reg[6][31]/CE  |
| Path #62  | 10.000      | 6.362      | 1.396(22%)  | 4.966(78%) | -2.477     | 0.781 | 0.211             | Safely Timed       | Same Group        | 6            | 7      | FDRE/C-(29)-LUT5-(1)-LUT6-(1)-LUT6-(6)-LUT2-(3)-LUT2-(12)-LUT6-(16)-FDRE/CE                                                       | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 29          | 0          | 0          | FDRE/C                    | FDRE/CE                 | mem_read_write/ddr2_control/o_mem_ready_reg/C | r_register_reg[5][30]/CE  |
| Path #63  | 10.000      | 9.089      | 2.737(31%)  | 6.352(69%) | -0.035     | 0.783 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(147)-LUT6-(2)-LUT6-(29)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(16)-FDRE/D                           | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 147         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[2][27]/D   |
| Path #64  | 10.000      | 9.113      | 2.872(32%)  | 6.241(68%) | -0.034     | 0.787 | 0.035             | Safely Timed       | Same Clock        | 12           | 13     | FDRE/C-(147)-LUT6-(2)-LUT6-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 147         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[7][22]/D   |
| Path #65  | 10.000      | 6.319      | 1.396(23%)  | 4.923(77%) | -2.478     | 0.787 | 0.211             | Safely Timed       | Same Group        | 6            | 7      | FDRE/C-(29)-LUT5-(1)-LUT6-(1)-LUT6-(6)-LUT2-(3)-LUT2-(12)-LUT6-(16)-FDRE/CE                                                       | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 29          | 0          | 0          | FDRE/C                    | FDRE/CE                 | mem_read_write/ddr2_control/o_mem_ready_reg/C | r_register_reg[5][23]/CE  |
| Path #66  | 10.000      | 9.077      | 2.737(31%)  | 6.340(69%) | -0.033     | 0.787 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(147)-LUT6-(2)-LUT6-(29)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(16)-FDRE/D                           | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 147         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[14][27]/D  |
| Path #67  | 10.000      | 9.122      | 2.711(30%)  | 6.411(70%) | -0.037     | 0.789 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(3)-LUT6-(1)-LUT6-(8)-LUT2-(1)-CARRY4-CARRY4-CARRY4-LUT4-(1)-LUT6-(1)-LUT6-(2)-LUT4-(14)-FDRE/D                            | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 14          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[11][0]/C                       | r_register_reg[9][9]/D    |
| Path #68  | 10.000      | 6.314      | 1.396(23%)  | 4.918(77%) | -2.478     | 0.792 | 0.211             | Safely Timed       | Same Group        | 6            | 7      | FDRE/C-(29)-LUT5-(1)-LUT6-(1)-LUT6-(6)-LUT2-(3)-LUT2-(12)-LUT6-(16)-FDRE/CE                                                       | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 29          | 0          | 0          | FDRE/C                    | FDRE/CE                 | mem_read_write/ddr2_control/o_mem_ready_reg/C | r_register_reg[6][19]/CE  |
| Path #69  | 10.000      | 6.314      | 1.396(23%)  | 4.918(77%) | -2.478     | 0.792 | 0.211             | Safely Timed       | Same Group        | 6            | 7      | FDRE/C-(29)-LUT5-(1)-LUT6-(1)-LUT6-(6)-LUT2-(3)-LUT2-(12)-LUT6-(16)-FDRE/CE                                                       | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 29          | 0          | 0          | FDRE/C                    | FDRE/CE                 | mem_read_write/ddr2_control/o_mem_ready_reg/C | r_register_reg[6][20]/CE  |
| Path #70  | 10.000      | 6.314      | 1.396(23%)  | 4.918(77%) | -2.478     | 0.792 | 0.211             | Safely Timed       | Same Group        | 6            | 7      | FDRE/C-(29)-LUT5-(1)-LUT6-(1)-LUT6-(6)-LUT2-(3)-LUT2-(12)-LUT6-(16)-FDRE/CE                                                       | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 29          | 0          | 0          | FDRE/C                    | FDRE/CE                 | mem_read_write/ddr2_control/o_mem_ready_reg/C | r_register_reg[6][21]/CE  |
| Path #71  | 10.000      | 6.314      | 1.396(23%)  | 4.918(77%) | -2.478     | 0.792 | 0.211             | Safely Timed       | Same Group        | 6            | 7      | FDRE/C-(29)-LUT5-(1)-LUT6-(1)-LUT6-(6)-LUT2-(3)-LUT2-(12)-LUT6-(16)-FDRE/CE                                                       | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 29          | 0          | 0          | FDRE/C                    | FDRE/CE                 | mem_read_write/ddr2_control/o_mem_ready_reg/C | r_register_reg[6][30]/CE  |
| Path #72  | 10.000      | 9.010      | 2.803(32%)  | 6.207(68%) | -0.095     | 0.793 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(3)-LUT6-(1)-LUT6-(32)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 32          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[15][0]/C                       | r_register_reg[12][25]/D  |
| Path #73  | 10.000      | 9.075      | 2.737(31%)  | 6.338(69%) | -0.035     | 0.793 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(147)-LUT6-(2)-LUT6-(29)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(16)-FDRE/D                           | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 147         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[11][27]/D  |
| Path #74  | 10.000      | 9.065      | 2.551(29%)  | 6.514(71%) | -0.038     | 0.795 | 0.035             | Safely Timed       | Same Clock        | 10           | 11     | FDRE/C-(3)-LUT6-(2)-LUT6-(30)-CARRY4-(1)-CARRY4-CARRY4-LUT5-(1)-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D                       | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 30          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[3][13]/C                       | r_register_reg[9][24]/D   |
| Path #75  | 10.000      | 6.336      | 1.396(23%)  | 4.940(77%) | -2.489     | 0.795 | 0.211             | Safely Timed       | Same Group        | 6            | 7      | FDRE/C-(29)-LUT5-(1)-LUT6-(1)-LUT6-(6)-LUT2-(3)-LUT6-(2)-LUT6-(16)-FDRE/CE                                                        | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 29          | 0          | 0          | FDRE/C                    | FDRE/CE                 | mem_read_write/ddr2_control/o_mem_ready_reg/C | r_register_reg[12][29]/CE |
| Path #76  | 10.000      | 6.336      | 1.396(23%)  | 4.940(77%) | -2.489     | 0.795 | 0.211             | Safely Timed       | Same Group        | 6            | 7      | FDRE/C-(29)-LUT5-(1)-LUT6-(1)-LUT6-(6)-LUT2-(3)-LUT6-(2)-LUT6-(16)-FDRE/CE                                                        | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 29          | 0          | 0          | FDRE/C                    | FDRE/CE                 | mem_read_write/ddr2_control/o_mem_ready_reg/C | r_register_reg[12][31]/CE |
| Path #77  | 10.000      | 8.999      | 2.872(32%)  | 6.127(68%) | -0.114     | 0.796 | 0.035             | Safely Timed       | Same Clock        | 12           | 13     | FDRE/C-(147)-LUT6-(2)-LUT6-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 147         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[13][22]/D  |
| Path #78  | 10.000      | 9.077      | 2.737(31%)  | 6.340(69%) | -0.033     | 0.796 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(147)-LUT6-(2)-LUT6-(29)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(16)-FDRE/D                           | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 147         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[6][27]/D   |
| Path #79  | 10.000      | 9.047      | 2.831(32%)  | 6.216(68%) | -0.091     | 0.799 | 0.035             | Safely Timed       | Same Clock        | 14           | 14     | FDRE/C-(3)-LUT6-(1)-LUT6-(32)-LUT2-(3)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 32          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[15][0]/C                       | r_register_reg[8][30]/D   |
| Path #80  | 10.000      | 9.049      | 2.549(29%)  | 6.500(71%) | -0.035     | 0.800 | 0.035             | Safely Timed       | Same Clock        | 11           | 11     | FDRE/C-(147)-LUT6-(2)-LUT6-(29)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT5-(1)-LUT6-(1)-LUT6-(16)-FDRE/D                  | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 147         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[14][26]/D  |
| Path #81  | 10.000      | 9.044      | 2.551(29%)  | 6.493(71%) | -0.039     | 0.800 | 0.035             | Safely Timed       | Same Clock        | 10           | 11     | FDRE/C-(3)-LUT6-(2)-LUT6-(30)-CARRY4-(1)-CARRY4-CARRY4-LUT5-(1)-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D                       | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 30          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[3][13]/C                       | r_register_reg[14][24]/D  |
| Path #82  | 10.000      | 9.003      | 2.370(27%)  | 6.633(73%) | -0.094     | 0.800 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(3)-LUT6-(1)-LUT6-(32)-LUT2-(3)-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(2)-LUT5-(14)-FDRE/D                           | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 32          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[15][0]/C                       | r_register_reg[10][10]/D  |
| Path #83  | 10.000      | 6.304      | 1.396(23%)  | 4.908(77%) | -2.477     | 0.803 | 0.211             | Safely Timed       | Same Group        | 6            | 7      | FDRE/C-(29)-LUT5-(1)-LUT6-(1)-LUT6-(6)-LUT2-(3)-LUT2-(12)-LUT6-(16)-FDRE/CE                                                       | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 29          | 0          | 0          | FDRE/C                    | FDRE/CE                 | mem_read_write/ddr2_control/o_mem_ready_reg/C | r_register_reg[7][21]/CE  |
| Path #84  | 10.000      | 9.061      | 2.737(31%)  | 6.324(69%) | -0.033     | 0.803 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(147)-LUT6-(2)-LUT6-(29)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(16)-FDRE/D                           | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 147         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[1][27]/D   |
| Path #85  | 10.000      | 8.974      | 2.452(28%)  | 6.522(72%) | -0.104     | 0.806 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(3)-LUT6-(1)-LUT6-(32)-LUT2-(3)-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(2)-LUT6-(14)-FDRE/D                           | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 32          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[15][0]/C                       | r_register_reg[4][11]/D   |
| Path #86  | 10.000      | 9.076      | 2.711(30%)  | 6.365(70%) | -0.032     | 0.810 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(3)-LUT6-(1)-LUT6-(8)-LUT2-(1)-CARRY4-CARRY4-CARRY4-LUT4-(1)-LUT6-(1)-LUT6-(2)-LUT4-(14)-FDRE/D                            | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 14          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[11][0]/C                       | r_register_reg[8][9]/D    |
| Path #87  | 10.000      | 6.296      | 1.396(23%)  | 4.900(77%) | -2.478     | 0.810 | 0.211             | Safely Timed       | Same Group        | 6            | 7      | FDRE/C-(29)-LUT5-(1)-LUT6-(1)-LUT6-(6)-LUT2-(3)-LUT2-(12)-LUT6-(16)-FDRE/CE                                                       | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 29          | 0          | 0          | FDRE/C                    | FDRE/CE                 | mem_read_write/ddr2_control/o_mem_ready_reg/C | r_register_reg[7][20]/CE  |
| Path #88  | 10.000      | 6.296      | 1.396(23%)  | 4.900(77%) | -2.478     | 0.810 | 0.211             | Safely Timed       | Same Group        | 6            | 7      | FDRE/C-(29)-LUT5-(1)-LUT6-(1)-LUT6-(6)-LUT2-(3)-LUT2-(12)-LUT6-(16)-FDRE/CE                                                       | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 29          | 0          | 0          | FDRE/C                    | FDRE/CE                 | mem_read_write/ddr2_control/o_mem_ready_reg/C | r_register_reg[7][30]/CE  |
| Path #89  | 10.000      | 6.290      | 1.396(23%)  | 4.894(77%) | -2.476     | 0.819 | 0.211             | Safely Timed       | Same Group        | 6            | 7      | FDRE/C-(29)-LUT5-(1)-LUT6-(1)-LUT6-(6)-LUT2-(3)-LUT6-(2)-LUT6-(16)-FDRE/CE                                                        | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 29          | 0          | 0          | FDRE/C                    | FDRE/CE                 | mem_read_write/ddr2_control/o_mem_ready_reg/C | r_register_reg[12][23]/CE |
| Path #90  | 10.000      | 6.290      | 1.396(23%)  | 4.894(77%) | -2.476     | 0.819 | 0.211             | Safely Timed       | Same Group        | 6            | 7      | FDRE/C-(29)-LUT5-(1)-LUT6-(1)-LUT6-(6)-LUT2-(3)-LUT6-(2)-LUT6-(16)-FDRE/CE                                                        | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 29          | 0          | 0          | FDRE/C                    | FDRE/CE                 | mem_read_write/ddr2_control/o_mem_ready_reg/C | r_register_reg[12][30]/CE |
| Path #91  | 10.000      | 8.981      | 2.253(26%)  | 6.728(74%) | -0.095     | 0.821 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(3)-LUT6-(1)-LUT6-(32)-LUT2-(3)-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(2)-LUT4-(14)-FDRE/D                                  | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 32          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[15][0]/C                       | r_register_reg[7][6]/D    |
| Path #92  | 10.000      | 6.274      | 1.396(23%)  | 4.878(77%) | -2.485     | 0.825 | 0.211             | Safely Timed       | Same Group        | 6            | 7      | FDRE/C-(29)-LUT5-(1)-LUT6-(1)-LUT6-(6)-LUT2-(3)-LUT2-(12)-LUT6-(16)-FDRE/CE                                                       | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 29          | 0          | 0          | FDRE/C                    | FDRE/CE                 | mem_read_write/ddr2_control/o_mem_ready_reg/C | r_register_reg[6][18]/CE  |
| Path #93  | 10.000      | 6.274      | 1.396(23%)  | 4.878(77%) | -2.485     | 0.825 | 0.211             | Safely Timed       | Same Group        | 6            | 7      | FDRE/C-(29)-LUT5-(1)-LUT6-(1)-LUT6-(6)-LUT2-(3)-LUT2-(12)-LUT6-(16)-FDRE/CE                                                       | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 29          | 0          | 0          | FDRE/C                    | FDRE/CE                 | mem_read_write/ddr2_control/o_mem_ready_reg/C | r_register_reg[6][25]/CE  |
| Path #94  | 10.000      | 8.980      | 2.335(27%)  | 6.645(73%) | -0.097     | 0.827 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(3)-LUT6-(1)-LUT6-(32)-LUT2-(3)-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(2)-LUT4-(14)-FDRE/D                                  | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 32          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[15][0]/C                       | r_register_reg[2][7]/D    |
| Path #95  | 10.000      | 9.035      | 2.485(28%)  | 6.550(72%) | -0.034     | 0.828 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(147)-LUT6-(2)-LUT6-(29)-LUT2-(1)-CARRY4-CARRY4-LUT6-(1)-LUT4-(1)-LUT6-(1)-LUT6-(16)-FDRE/D                                | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 147         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[7][16]/D   |
| Path #96  | 10.000      | 6.275      | 1.396(23%)  | 4.879(77%) | -2.479     | 0.830 | 0.211             | Safely Timed       | Same Group        | 6            | 7      | FDRE/C-(29)-LUT5-(1)-LUT6-(1)-LUT6-(6)-LUT2-(3)-LUT6-(2)-LUT6-(16)-FDRE/CE                                                        | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 29          | 0          | 0          | FDRE/C                    | FDRE/CE                 | mem_read_write/ddr2_control/o_mem_ready_reg/C | r_register_reg[12][21]/CE |
| Path #97  | 10.000      | 9.053      | 2.711(30%)  | 6.342(70%) | -0.034     | 0.831 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(3)-LUT6-(1)-LUT6-(8)-LUT2-(1)-CARRY4-CARRY4-CARRY4-LUT4-(1)-LUT6-(1)-LUT6-(2)-LUT4-(14)-FDRE/D                            | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 14          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[11][0]/C                       | r_register_reg[1][9]/D    |
| Path #98  | 10.000      | 9.066      | 2.737(31%)  | 6.329(69%) | -0.034     | 0.836 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(147)-LUT6-(2)-LUT6-(29)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(16)-FDRE/D                           | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 147         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[7][27]/D   |
| Path #99  | 10.000      | 9.032      | 2.711(31%)  | 6.321(69%) | -0.032     | 0.840 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(3)-LUT6-(1)-LUT6-(8)-LUT2-(1)-CARRY4-CARRY4-CARRY4-LUT4-(1)-LUT6-(1)-LUT6-(2)-LUT4-(14)-FDRE/D                            | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 14          | 0          | 0          | FDRE/C                    | FDRE/D                  | r_register_reg[11][0]/C                       | r_register_reg[7][9]/D    |
| Path #100 | 10.000      | 8.898      | 2.534(29%)  | 6.364(71%) | -0.124     | 0.840 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(147)-LUT6-(2)-LUT6-(32)-LUT2-(3)-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(2)-LUT6-(14)-FDRE/D                         | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 147         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[0][11]/D   |
+-----------+-------------+------------+-------------+------------+------------+-------+-------------------+--------------------+-------------------+--------------+--------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------+-----------------+-----------+---------------+--------------+------------------+---------------+---------+-------------+------------+------------+---------------------------+-------------------------+-----------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (244, 400)


2. Logic Level Distribution
---------------------------

+-------------------+-------------+---+----+----+----+-----+----+----+-----+-----+----+----+----+----+
|  End Point Clock  | Requirement | 0 |  1 |  4 |  5 |  6  |  7 |  8 |  9  |  10 | 11 | 12 | 13 | 14 |
+-------------------+-------------+---+----+----+----+-----+----+----+-----+-----+----+----+----+----+
| (none)            | 5.000ns     | 1 |  0 |  0 |  0 |   0 |  0 |  0 |   0 |   0 |  0 |  0 |  0 |  0 |
| clk_200_clk_wiz_0 | 5.000ns     | 0 | 11 |  0 |  0 |   0 |  0 |  0 |   0 |   0 |  0 |  0 |  0 |  0 |
| sys_clk_pin       | 10.000ns    | 0 |  0 | 15 | 28 | 446 | 16 | 18 | 160 | 104 | 63 | 96 | 25 | 17 |
+-------------------+-------------+---+----+----+----+-----+----+----+-----+-----+----+----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No congestion windows are found above level 5


4. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Percentage Tiles | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No initial estimated congestion windows are found above level 5


5. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


