
module submod(b);

  input  b;
  reg  a;

  
  initial    a = b;
endmodule

