`timescale 1ns / 1ns

//`define debug
`define NEW_BUSINT

`include "../rtl/caddr.v"
`include "../rtl/74181.v"
`include "../rtl/74182.v"
`include "../rtl/memory.v"
`include "../rtl/rom.v"

`include "../rtl/busint.v"
`include "../rtl/xbus-ram.v"
`include "../rtl/xbus-disk.v"
`include "../rtl/xbus-tv.v"
`include "../rtl/xbus-io.v"
`include "../rtl/xbus-unibus.v"

`include "../rtl/ide.v"
  
`include "../rtl/part_1kx32ram_a.v"
`include "../rtl/part_1kx32ram.v"
`include "../rtl/part_32x19ram.v"
`include "../rtl/part_1kx24ram.v"
`include "../rtl/part_2kx17ram.v"
`include "../rtl/part_32x32ram.v"
`include "../rtl/part_2kx5ram.v"

`include "../rtl/part_16kx49ram.v"
