
Projetao.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00007f0c  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00407f0c  00407f0c  00017f0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009e0  20000000  00407f14  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          000004d4  200009e0  004088f4  000209e0  2**2
                  ALLOC
  4 .stack        00003004  20000eb4  00408dc8  000209e0  2**0
                  ALLOC
  5 .ARM.attributes 0000002a  00000000  00000000  000209e0  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  00020a0a  2**0
                  CONTENTS, READONLY
  7 .debug_info   0001916f  00000000  00000000  00020a63  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000032b0  00000000  00000000  00039bd2  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    000070a2  00000000  00000000  0003ce82  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000cf8  00000000  00000000  00043f24  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000d28  00000000  00000000  00044c1c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00008179  00000000  00000000  00045944  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000e296  00000000  00000000  0004dabd  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0005aa1a  00000000  00000000  0005bd53  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00002ee0  00000000  00000000  000b6770  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	b8 3e 00 20 d1 12 40 00 cd 12 40 00 cd 12 40 00     .>. ..@...@...@.
  400010:	cd 12 40 00 cd 12 40 00 cd 12 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	cd 12 40 00 cd 12 40 00 00 00 00 00 cd 12 40 00     ..@...@.......@.
  40003c:	cd 12 40 00 cd 12 40 00 cd 12 40 00 cd 12 40 00     ..@...@...@...@.
  40004c:	cd 12 40 00 cd 12 40 00 cd 12 40 00 cd 12 40 00     ..@...@...@...@.
  40005c:	cd 12 40 00 bd 1b 40 00 cd 12 40 00 00 00 00 00     ..@...@...@.....
  40006c:	55 11 40 00 69 11 40 00 7d 11 40 00 cd 12 40 00     U.@.i.@.}.@...@.
  40007c:	cd 12 40 00 00 00 00 00 00 00 00 00 cd 12 40 00     ..@...........@.
  40008c:	cd 12 40 00 cd 12 40 00 cd 12 40 00 cd 12 40 00     ..@...@...@...@.
  40009c:	79 16 40 00 cd 12 40 00 cd 12 40 00 cd 12 40 00     y.@...@...@...@.
  4000ac:	cd 12 40 00 cd 12 40 00 0d 17 40 00 cd 12 40 00     ..@...@...@...@.
  4000bc:	cd 12 40 00 cd 12 40 00 cd 12 40 00 cd 12 40 00     ..@...@...@...@.

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	200009e0 	.word	0x200009e0
  4000e8:	00000000 	.word	0x00000000
  4000ec:	00407f14 	.word	0x00407f14

004000f0 <frame_dummy>:
  4000f0:	4b0c      	ldr	r3, [pc, #48]	; (400124 <frame_dummy+0x34>)
  4000f2:	b143      	cbz	r3, 400106 <frame_dummy+0x16>
  4000f4:	480c      	ldr	r0, [pc, #48]	; (400128 <frame_dummy+0x38>)
  4000f6:	490d      	ldr	r1, [pc, #52]	; (40012c <frame_dummy+0x3c>)
  4000f8:	b510      	push	{r4, lr}
  4000fa:	f3af 8000 	nop.w
  4000fe:	480c      	ldr	r0, [pc, #48]	; (400130 <frame_dummy+0x40>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b923      	cbnz	r3, 40010e <frame_dummy+0x1e>
  400104:	bd10      	pop	{r4, pc}
  400106:	480a      	ldr	r0, [pc, #40]	; (400130 <frame_dummy+0x40>)
  400108:	6803      	ldr	r3, [r0, #0]
  40010a:	b933      	cbnz	r3, 40011a <frame_dummy+0x2a>
  40010c:	4770      	bx	lr
  40010e:	4b09      	ldr	r3, [pc, #36]	; (400134 <frame_dummy+0x44>)
  400110:	2b00      	cmp	r3, #0
  400112:	d0f7      	beq.n	400104 <frame_dummy+0x14>
  400114:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400118:	4718      	bx	r3
  40011a:	4b06      	ldr	r3, [pc, #24]	; (400134 <frame_dummy+0x44>)
  40011c:	2b00      	cmp	r3, #0
  40011e:	d0f5      	beq.n	40010c <frame_dummy+0x1c>
  400120:	4718      	bx	r3
  400122:	bf00      	nop
  400124:	00000000 	.word	0x00000000
  400128:	00407f14 	.word	0x00407f14
  40012c:	200009e4 	.word	0x200009e4
  400130:	00407f14 	.word	0x00407f14
  400134:	00000000 	.word	0x00000000

00400138 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  400138:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
  40013c:	b980      	cbnz	r0, 400160 <_read+0x28>
  40013e:	460c      	mov	r4, r1
  400140:	4690      	mov	r8, r2
		return -1;
	}

	for (; len > 0; --len) {
  400142:	2a00      	cmp	r2, #0
  400144:	dd0f      	ble.n	400166 <_read+0x2e>
  400146:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  400148:	4e08      	ldr	r6, [pc, #32]	; (40016c <_read+0x34>)
  40014a:	4d09      	ldr	r5, [pc, #36]	; (400170 <_read+0x38>)
  40014c:	6830      	ldr	r0, [r6, #0]
  40014e:	4621      	mov	r1, r4
  400150:	682b      	ldr	r3, [r5, #0]
  400152:	4798      	blx	r3
		ptr++;
  400154:	3401      	adds	r4, #1
	for (; len > 0; --len) {
  400156:	42bc      	cmp	r4, r7
  400158:	d1f8      	bne.n	40014c <_read+0x14>
		nChars++;
	}
	return nChars;
}
  40015a:	4640      	mov	r0, r8
  40015c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  400160:	f04f 38ff 	mov.w	r8, #4294967295
  400164:	e7f9      	b.n	40015a <_read+0x22>
	for (; len > 0; --len) {
  400166:	4680      	mov	r8, r0
  400168:	e7f7      	b.n	40015a <_read+0x22>
  40016a:	bf00      	nop
  40016c:	20000e74 	.word	0x20000e74
  400170:	20000e6c 	.word	0x20000e6c

00400174 <aat31xx_set_backlight>:
 * \param ul_level backlight level.
 *
 * \note pin BOARD_AAT31XX_SET_GPIO must be configured before calling aat31xx_set_backlight.
 */
void aat31xx_set_backlight(uint32_t ul_level)
{
  400174:	b4f0      	push	{r4, r5, r6, r7}
  400176:	b082      	sub	sp, #8
	volatile uint32_t ul_delay;
	uint32_t i;

#ifdef CONF_BOARD_AAT3155
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
  400178:	f1c0 0011 	rsb	r0, r0, #17
#ifdef CONF_BOARD_AAT3193
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
#endif

	/* Ensure valid level */
	ul_level = (ul_level > AAT31XX_MAX_BACKLIGHT_LEVEL) ? AAT31XX_MAX_BACKLIGHT_LEVEL : ul_level;
  40017c:	2810      	cmp	r0, #16
  40017e:	bf28      	it	cs
  400180:	2010      	movcs	r0, #16
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;
  400182:	2800      	cmp	r0, #0
  400184:	bf08      	it	eq
  400186:	2001      	moveq	r0, #1
{
  400188:	2100      	movs	r1, #0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  40018a:	4d10      	ldr	r5, [pc, #64]	; (4001cc <aat31xx_set_backlight+0x58>)
  40018c:	f44f 5600 	mov.w	r6, #8192	; 0x2000
  400190:	4637      	mov	r7, r6

	/* Set new backlight level */
	for (i = 0; i < ul_level; i++) {
		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);
		ul_delay = DELAY_PULSE;
  400192:	2418      	movs	r4, #24
  400194:	636f      	str	r7, [r5, #52]	; 0x34
  400196:	9401      	str	r4, [sp, #4]
		while (ul_delay--) {
  400198:	9b01      	ldr	r3, [sp, #4]
  40019a:	1e5a      	subs	r2, r3, #1
  40019c:	9201      	str	r2, [sp, #4]
  40019e:	2b00      	cmp	r3, #0
  4001a0:	d1fa      	bne.n	400198 <aat31xx_set_backlight+0x24>
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4001a2:	632e      	str	r6, [r5, #48]	; 0x30
		}

		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_HIGH);

		ul_delay = DELAY_PULSE;
  4001a4:	9401      	str	r4, [sp, #4]
		while (ul_delay--) {
  4001a6:	9b01      	ldr	r3, [sp, #4]
  4001a8:	1e5a      	subs	r2, r3, #1
  4001aa:	9201      	str	r2, [sp, #4]
  4001ac:	2b00      	cmp	r3, #0
  4001ae:	d1fa      	bne.n	4001a6 <aat31xx_set_backlight+0x32>
	for (i = 0; i < ul_level; i++) {
  4001b0:	3101      	adds	r1, #1
  4001b2:	4281      	cmp	r1, r0
  4001b4:	d3ee      	bcc.n	400194 <aat31xx_set_backlight+0x20>
		}
	}

	ul_delay = DELAY_ENABLE;
  4001b6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  4001ba:	9301      	str	r3, [sp, #4]
	while (ul_delay--) {
  4001bc:	9b01      	ldr	r3, [sp, #4]
  4001be:	1e5a      	subs	r2, r3, #1
  4001c0:	9201      	str	r2, [sp, #4]
  4001c2:	2b00      	cmp	r3, #0
  4001c4:	d1fa      	bne.n	4001bc <aat31xx_set_backlight+0x48>
	}
}
  4001c6:	b002      	add	sp, #8
  4001c8:	bcf0      	pop	{r4, r5, r6, r7}
  4001ca:	4770      	bx	lr
  4001cc:	400e1200 	.word	0x400e1200

004001d0 <aat31xx_disable_backlight>:

/**
 * \brief Switch off backlight.
 */
void aat31xx_disable_backlight(void)
{
  4001d0:	b082      	sub	sp, #8
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  4001d2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  4001d6:	4b06      	ldr	r3, [pc, #24]	; (4001f0 <aat31xx_disable_backlight+0x20>)
  4001d8:	635a      	str	r2, [r3, #52]	; 0x34
	volatile uint32_t ul_delay;

	ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);

	ul_delay = DELAY_DISABLE;
  4001da:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  4001de:	9301      	str	r3, [sp, #4]
	while (ul_delay--) {
  4001e0:	9b01      	ldr	r3, [sp, #4]
  4001e2:	1e5a      	subs	r2, r3, #1
  4001e4:	9201      	str	r2, [sp, #4]
  4001e6:	2b00      	cmp	r3, #0
  4001e8:	d1fa      	bne.n	4001e0 <aat31xx_disable_backlight+0x10>
	}
}
  4001ea:	b002      	add	sp, #8
  4001ec:	4770      	bx	lr
  4001ee:	bf00      	nop
  4001f0:	400e1200 	.word	0x400e1200

004001f4 <ili93xx_write_ram_prepare>:
/**
 * \brief Prepare to write GRAM data for ili93xx.
 */
static void ili93xx_write_ram_prepare(void)
{
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  4001f4:	4b0b      	ldr	r3, [pc, #44]	; (400224 <ili93xx_write_ram_prepare+0x30>)
  4001f6:	781b      	ldrb	r3, [r3, #0]
  4001f8:	2b01      	cmp	r3, #1
  4001fa:	d002      	beq.n	400202 <ili93xx_write_ram_prepare+0xe>
		/** Write Data to GRAM (R22h) */
		LCD_IR(0);
		LCD_IR(ILI9325_GRAM_DATA_REG);
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  4001fc:	2b02      	cmp	r3, #2
  4001fe:	d007      	beq.n	400210 <ili93xx_write_ram_prepare+0x1c>
  400200:	4770      	bx	lr
/** Define EBI access for ILI93xx 8-bit System Interface.*/
#if defined(BOARD_ILI93XX_ADDR) && defined (BOARD_ILI93XX_RS)
static inline void LCD_IR(uint8_t lcd_index)
{
	/** ILI93XX index register address */
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  400202:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  400206:	2200      	movs	r2, #0
  400208:	701a      	strb	r2, [r3, #0]
  40020a:	2222      	movs	r2, #34	; 0x22
  40020c:	701a      	strb	r2, [r3, #0]
  40020e:	4770      	bx	lr
  400210:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  400214:	222c      	movs	r2, #44	; 0x2c
  400216:	701a      	strb	r2, [r3, #0]
  400218:	2200      	movs	r2, #0
  40021a:	701a      	strb	r2, [r3, #0]
  40021c:	223c      	movs	r2, #60	; 0x3c
  40021e:	701a      	strb	r2, [r3, #0]
		/** memory write command (R2Ch)*/
		LCD_IR(ILI9341_CMD_MEMORY_WRITE);
		LCD_IR(0);
		LCD_IR(ILI9341_CMD_WRITE_MEMORY_CONTINUE);
	}
}
  400220:	e7ee      	b.n	400200 <ili93xx_write_ram_prepare+0xc>
  400222:	bf00      	nop
  400224:	200009fc 	.word	0x200009fc

00400228 <ili93xx_write_ram>:
 *
 * \param ul_color 24-bits RGB color.
 */
static void ili93xx_write_ram(ili93xx_color_t ul_color)
{
	LCD_WD((ul_color >> 16) & 0xFF);
  400228:	f3c0 4207 	ubfx	r2, r0, #16, #8
}

static inline void LCD_WD(uint8_t lcd_data)
{
	*((volatile uint8_t *)((BOARD_ILI93XX_ADDR) | (BOARD_ILI93XX_RS))) =
  40022c:	4b03      	ldr	r3, [pc, #12]	; (40023c <ili93xx_write_ram+0x14>)
  40022e:	701a      	strb	r2, [r3, #0]
	LCD_WD((ul_color >> 8) & 0xFF);
  400230:	f3c0 2207 	ubfx	r2, r0, #8, #8
  400234:	701a      	strb	r2, [r3, #0]
	LCD_WD(ul_color & 0xFF);
  400236:	b2c0      	uxtb	r0, r0
  400238:	7018      	strb	r0, [r3, #0]
  40023a:	4770      	bx	lr
  40023c:	61000002 	.word	0x61000002

00400240 <ili93xx_write_ram_buffer>:
 * \param p_ul_buf data buffer.
 * \param ul_size size in pixels.
 */
static void ili93xx_write_ram_buffer(const ili93xx_color_t *p_ul_buf,
		uint32_t ul_size)
{
  400240:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400244:	4607      	mov	r7, r0
  400246:	4688      	mov	r8, r1
	uint32_t ul_addr;
	for (ul_addr = 0; ul_addr < (ul_size - ul_size % 8); ul_addr += 8) {
  400248:	f031 0907 	bics.w	r9, r1, #7
  40024c:	d023      	beq.n	400296 <ili93xx_write_ram_buffer+0x56>
  40024e:	4604      	mov	r4, r0
  400250:	2600      	movs	r6, #0
		ili93xx_write_ram(p_ul_buf[ul_addr]);
  400252:	4d12      	ldr	r5, [pc, #72]	; (40029c <ili93xx_write_ram_buffer+0x5c>)
  400254:	6820      	ldr	r0, [r4, #0]
  400256:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 1]);
  400258:	6860      	ldr	r0, [r4, #4]
  40025a:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 2]);
  40025c:	68a0      	ldr	r0, [r4, #8]
  40025e:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 3]);
  400260:	68e0      	ldr	r0, [r4, #12]
  400262:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 4]);
  400264:	6920      	ldr	r0, [r4, #16]
  400266:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 5]);
  400268:	6960      	ldr	r0, [r4, #20]
  40026a:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 6]);
  40026c:	69a0      	ldr	r0, [r4, #24]
  40026e:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 7]);
  400270:	69e0      	ldr	r0, [r4, #28]
  400272:	47a8      	blx	r5
	for (ul_addr = 0; ul_addr < (ul_size - ul_size % 8); ul_addr += 8) {
  400274:	3608      	adds	r6, #8
  400276:	3420      	adds	r4, #32
  400278:	454e      	cmp	r6, r9
  40027a:	d3eb      	bcc.n	400254 <ili93xx_write_ram_buffer+0x14>
	}
	for (; ul_addr < ul_size; ul_addr++) {
  40027c:	4546      	cmp	r6, r8
  40027e:	d208      	bcs.n	400292 <ili93xx_write_ram_buffer+0x52>
  400280:	eb07 0786 	add.w	r7, r7, r6, lsl #2
		ili93xx_write_ram(p_ul_buf[ul_addr]);
  400284:	4d05      	ldr	r5, [pc, #20]	; (40029c <ili93xx_write_ram_buffer+0x5c>)
  400286:	f857 0b04 	ldr.w	r0, [r7], #4
  40028a:	47a8      	blx	r5
	for (; ul_addr < ul_size; ul_addr++) {
  40028c:	3601      	adds	r6, #1
  40028e:	45b0      	cmp	r8, r6
  400290:	d1f9      	bne.n	400286 <ili93xx_write_ram_buffer+0x46>
  400292:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	for (ul_addr = 0; ul_addr < (ul_size - ul_size % 8); ul_addr += 8) {
  400296:	464e      	mov	r6, r9
  400298:	e7f0      	b.n	40027c <ili93xx_write_ram_buffer+0x3c>
  40029a:	bf00      	nop
  40029c:	00400229 	.word	0x00400229

004002a0 <ili93xx_write_register_word>:
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  4002a0:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  4002a4:	2200      	movs	r2, #0
  4002a6:	701a      	strb	r2, [r3, #0]
  4002a8:	7018      	strb	r0, [r3, #0]
 */
static void ili93xx_write_register_word(uint8_t uc_reg, uint16_t us_data)
{
	LCD_IR(0);
	LCD_IR(uc_reg);
	LCD_WD((us_data >> 8) & 0xFF);
  4002aa:	0a0a      	lsrs	r2, r1, #8
	*((volatile uint8_t *)((BOARD_ILI93XX_ADDR) | (BOARD_ILI93XX_RS))) =
  4002ac:	3302      	adds	r3, #2
  4002ae:	701a      	strb	r2, [r3, #0]
	LCD_WD(us_data & 0xFF);
  4002b0:	b2c9      	uxtb	r1, r1
  4002b2:	7019      	strb	r1, [r3, #0]
  4002b4:	4770      	bx	lr
	...

004002b8 <ili93xx_write_register>:
 * \param uc_reg register address.
 * \param us_data data to be written.
 */
static void ili93xx_write_register(uint8_t uc_reg, uint8_t *p_data,
		uint8_t uc_datacnt)
{
  4002b8:	b410      	push	{r4}
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  4002ba:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  4002be:	2400      	movs	r4, #0
  4002c0:	701c      	strb	r4, [r3, #0]
  4002c2:	7018      	strb	r0, [r3, #0]
	LCD_IR(0);
	LCD_IR(uc_reg);
	for (uint8_t i = 0; i < uc_datacnt; i++) {
  4002c4:	b14a      	cbz	r2, 4002da <ili93xx_write_register+0x22>
  4002c6:	1e4b      	subs	r3, r1, #1
  4002c8:	1e50      	subs	r0, r2, #1
  4002ca:	fa51 f180 	uxtab	r1, r1, r0
	*((volatile uint8_t *)((BOARD_ILI93XX_ADDR) | (BOARD_ILI93XX_RS))) =
  4002ce:	4804      	ldr	r0, [pc, #16]	; (4002e0 <ili93xx_write_register+0x28>)
		LCD_WD(p_data[i]);
  4002d0:	f813 2f01 	ldrb.w	r2, [r3, #1]!
  4002d4:	7002      	strb	r2, [r0, #0]
	for (uint8_t i = 0; i < uc_datacnt; i++) {
  4002d6:	428b      	cmp	r3, r1
  4002d8:	d1fa      	bne.n	4002d0 <ili93xx_write_register+0x18>
	}
}
  4002da:	bc10      	pop	{r4}
  4002dc:	4770      	bx	lr
  4002de:	bf00      	nop
  4002e0:	61000002 	.word	0x61000002

004002e4 <ili93xx_delay>:

/**
 * \brief Delay function.
 */
static void ili93xx_delay(uint32_t ul_ms)
{
  4002e4:	b082      	sub	sp, #8
	volatile uint32_t i;

	for (i = 0; i < ul_ms; i++) {
  4002e6:	2300      	movs	r3, #0
  4002e8:	9301      	str	r3, [sp, #4]
  4002ea:	9b01      	ldr	r3, [sp, #4]
  4002ec:	4298      	cmp	r0, r3
  4002ee:	d911      	bls.n	400314 <ili93xx_delay+0x30>
		for (i = 0; i < 100000; i++) {
  4002f0:	2100      	movs	r1, #0
  4002f2:	4a09      	ldr	r2, [pc, #36]	; (400318 <ili93xx_delay+0x34>)
  4002f4:	9101      	str	r1, [sp, #4]
  4002f6:	9b01      	ldr	r3, [sp, #4]
  4002f8:	4293      	cmp	r3, r2
  4002fa:	d805      	bhi.n	400308 <ili93xx_delay+0x24>
  4002fc:	9b01      	ldr	r3, [sp, #4]
  4002fe:	3301      	adds	r3, #1
  400300:	9301      	str	r3, [sp, #4]
  400302:	9b01      	ldr	r3, [sp, #4]
  400304:	4293      	cmp	r3, r2
  400306:	d9f9      	bls.n	4002fc <ili93xx_delay+0x18>
	for (i = 0; i < ul_ms; i++) {
  400308:	9b01      	ldr	r3, [sp, #4]
  40030a:	3301      	adds	r3, #1
  40030c:	9301      	str	r3, [sp, #4]
  40030e:	9b01      	ldr	r3, [sp, #4]
  400310:	4283      	cmp	r3, r0
  400312:	d3ef      	bcc.n	4002f4 <ili93xx_delay+0x10>
		}
	}
}
  400314:	b002      	add	sp, #8
  400316:	4770      	bx	lr
  400318:	0001869f 	.word	0x0001869f

0040031c <ili93xx_check_box_coordinates>:
 * \param p_ul_x2 X coordinate of lower-right corner on LCD.
 * \param p_ul_y2 Y coordinate of lower-right corner on LCD.
 */
static void ili93xx_check_box_coordinates(uint32_t *p_ul_x1, uint32_t *p_ul_y1,
		uint32_t *p_ul_x2, uint32_t *p_ul_y2)
{
  40031c:	b430      	push	{r4, r5}
	uint32_t dw;

	if (*p_ul_x1 >= g_ul_lcd_x_length) {
  40031e:	4c15      	ldr	r4, [pc, #84]	; (400374 <ili93xx_check_box_coordinates+0x58>)
  400320:	6824      	ldr	r4, [r4, #0]
  400322:	6805      	ldr	r5, [r0, #0]
  400324:	42a5      	cmp	r5, r4
		*p_ul_x1 = g_ul_lcd_x_length - 1;
  400326:	bf24      	itt	cs
  400328:	f104 35ff 	addcs.w	r5, r4, #4294967295
  40032c:	6005      	strcs	r5, [r0, #0]
	}

	if (*p_ul_x2 >= g_ul_lcd_x_length) {
  40032e:	6815      	ldr	r5, [r2, #0]
  400330:	42ac      	cmp	r4, r5
		*p_ul_x2 = g_ul_lcd_x_length - 1;
  400332:	bf9c      	itt	ls
  400334:	f104 34ff 	addls.w	r4, r4, #4294967295
  400338:	6014      	strls	r4, [r2, #0]
	}

	if (*p_ul_y1 >= g_ul_lcd_y_length) {
  40033a:	4c0f      	ldr	r4, [pc, #60]	; (400378 <ili93xx_check_box_coordinates+0x5c>)
  40033c:	6824      	ldr	r4, [r4, #0]
  40033e:	680d      	ldr	r5, [r1, #0]
  400340:	42a5      	cmp	r5, r4
		*p_ul_y1 = g_ul_lcd_y_length - 1;
  400342:	bf24      	itt	cs
  400344:	f104 35ff 	addcs.w	r5, r4, #4294967295
  400348:	600d      	strcs	r5, [r1, #0]
	}

	if (*p_ul_y2 >= g_ul_lcd_y_length) {
  40034a:	681d      	ldr	r5, [r3, #0]
  40034c:	42ac      	cmp	r4, r5
		*p_ul_y2 = g_ul_lcd_y_length - 1;
  40034e:	bf9c      	itt	ls
  400350:	f104 34ff 	addls.w	r4, r4, #4294967295
  400354:	601c      	strls	r4, [r3, #0]
	}

	if (*p_ul_x1 > *p_ul_x2) {
  400356:	6804      	ldr	r4, [r0, #0]
  400358:	6815      	ldr	r5, [r2, #0]
  40035a:	42ac      	cmp	r4, r5
		dw = *p_ul_x1;
		*p_ul_x1 = *p_ul_x2;
  40035c:	bf84      	itt	hi
  40035e:	6005      	strhi	r5, [r0, #0]
		*p_ul_x2 = dw;
  400360:	6014      	strhi	r4, [r2, #0]
	}

	if (*p_ul_y1 > *p_ul_y2) {
  400362:	680a      	ldr	r2, [r1, #0]
  400364:	6818      	ldr	r0, [r3, #0]
  400366:	4282      	cmp	r2, r0
		dw = *p_ul_y1;
		*p_ul_y1 = *p_ul_y2;
  400368:	bf84      	itt	hi
  40036a:	6008      	strhi	r0, [r1, #0]
		*p_ul_y2 = dw;
  40036c:	601a      	strhi	r2, [r3, #0]
	}
}
  40036e:	bc30      	pop	{r4, r5}
  400370:	4770      	bx	lr
  400372:	bf00      	nop
  400374:	20000000 	.word	0x20000000
  400378:	20000004 	.word	0x20000004

0040037c <ili93xx_device_type_identify>:
 *        ILI9341 device ID locates in Read ID4 (RD3h) register.
 *
 * \return 0 if secceed in identifying device; otherwise fails.
 */
uint8_t ili93xx_device_type_identify(void)
{
  40037c:	b082      	sub	sp, #8
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  40037e:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  400382:	2200      	movs	r2, #0
  400384:	701a      	strb	r2, [r3, #0]
  400386:	22d3      	movs	r2, #211	; 0xd3
  400388:	701a      	strb	r2, [r3, #0]
																lcd_data;
}

static inline uint8_t LCD_RD(void)
{
	return *((volatile uint8_t *)((BOARD_ILI93XX_ADDR) |(BOARD_ILI93XX_RS)));
  40038a:	491a      	ldr	r1, [pc, #104]	; (4003f4 <ili93xx_device_type_identify+0x78>)
  40038c:	780b      	ldrb	r3, [r1, #0]
		p_data[i] = LCD_RD();
  40038e:	f88d 3000 	strb.w	r3, [sp]
  400392:	780b      	ldrb	r3, [r1, #0]
  400394:	f88d 3001 	strb.w	r3, [sp, #1]
  400398:	780b      	ldrb	r3, [r1, #0]
  40039a:	b2da      	uxtb	r2, r3
  40039c:	f88d 2002 	strb.w	r2, [sp, #2]
  4003a0:	780b      	ldrb	r3, [r1, #0]
  4003a2:	b2db      	uxtb	r3, r3
  4003a4:	f88d 3003 	strb.w	r3, [sp, #3]
	uint8_t paratable[6];
	uint16_t chipid;

	/** Read ID4 (RD4h) register to get device code for ILI9341*/
	ili93xx_read_register(ILI9341_CMD_READ_ID4, paratable, 4);
	chipid = ((uint16_t)paratable[2] << 8) + paratable[3];
  4003a8:	eb03 2302 	add.w	r3, r3, r2, lsl #8

	if (chipid == ILI9341_DEVICE_CODE) {
  4003ac:	b29b      	uxth	r3, r3
  4003ae:	f249 3241 	movw	r2, #37697	; 0x9341
  4003b2:	4293      	cmp	r3, r2
  4003b4:	d014      	beq.n	4003e0 <ili93xx_device_type_identify+0x64>
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  4003b6:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  4003ba:	2200      	movs	r2, #0
  4003bc:	701a      	strb	r2, [r3, #0]
  4003be:	701a      	strb	r2, [r3, #0]
	return *((volatile uint8_t *)((BOARD_ILI93XX_ADDR) |(BOARD_ILI93XX_RS)));
  4003c0:	490c      	ldr	r1, [pc, #48]	; (4003f4 <ili93xx_device_type_identify+0x78>)
  4003c2:	780b      	ldrb	r3, [r1, #0]
  4003c4:	b2da      	uxtb	r2, r3
		p_data[i] = LCD_RD();
  4003c6:	f88d 2000 	strb.w	r2, [sp]
  4003ca:	780b      	ldrb	r3, [r1, #0]
		return 0;
	}

	/** Driver Code Read (R00h) for ILI9325*/
	ili93xx_read_register(ILI9325_DEVICE_CODE_REG, paratable, 2);
	chipid = ((uint16_t)paratable[0] << 8) + paratable[1];
  4003cc:	eb03 2302 	add.w	r3, r3, r2, lsl #8
	if (chipid == ILI9325_DEVICE_CODE) {
  4003d0:	b29b      	uxth	r3, r3
  4003d2:	f249 3225 	movw	r2, #37669	; 0x9325
  4003d6:	4293      	cmp	r3, r2
  4003d8:	d007      	beq.n	4003ea <ili93xx_device_type_identify+0x6e>
		g_uc_device_type = DEVICE_TYPE_ILI9325;
		return 0;
	}

	return 1;
  4003da:	2001      	movs	r0, #1
}
  4003dc:	b002      	add	sp, #8
  4003de:	4770      	bx	lr
		g_uc_device_type = DEVICE_TYPE_ILI9341;
  4003e0:	2202      	movs	r2, #2
  4003e2:	4b05      	ldr	r3, [pc, #20]	; (4003f8 <ili93xx_device_type_identify+0x7c>)
  4003e4:	701a      	strb	r2, [r3, #0]
		return 0;
  4003e6:	2000      	movs	r0, #0
  4003e8:	e7f8      	b.n	4003dc <ili93xx_device_type_identify+0x60>
		g_uc_device_type = DEVICE_TYPE_ILI9325;
  4003ea:	2201      	movs	r2, #1
  4003ec:	4b02      	ldr	r3, [pc, #8]	; (4003f8 <ili93xx_device_type_identify+0x7c>)
  4003ee:	701a      	strb	r2, [r3, #0]
		return 0;
  4003f0:	2000      	movs	r0, #0
  4003f2:	e7f3      	b.n	4003dc <ili93xx_device_type_identify+0x60>
  4003f4:	61000002 	.word	0x61000002
  4003f8:	200009fc 	.word	0x200009fc

004003fc <ili93xx_display_on>:

/**
 * \brief Turn on the LCD.
 */
void ili93xx_display_on(void)
{
  4003fc:	b508      	push	{r3, lr}
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  4003fe:	4b09      	ldr	r3, [pc, #36]	; (400424 <ili93xx_display_on+0x28>)
  400400:	781b      	ldrb	r3, [r3, #0]
  400402:	2b01      	cmp	r3, #1
  400404:	d002      	beq.n	40040c <ili93xx_display_on+0x10>
		ili93xx_write_register_word(ILI9325_DISP_CTRL1,
				ILI9325_DISP_CTRL1_BASEE |
				ILI9325_DISP_CTRL1_GON |
				ILI9325_DISP_CTRL1_DTE |
				ILI9325_DISP_CTRL1_D(0x03));
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  400406:	2b02      	cmp	r3, #2
  400408:	d006      	beq.n	400418 <ili93xx_display_on+0x1c>
  40040a:	bd08      	pop	{r3, pc}
		ili93xx_write_register_word(ILI9325_DISP_CTRL1,
  40040c:	f240 1133 	movw	r1, #307	; 0x133
  400410:	2007      	movs	r0, #7
  400412:	4b05      	ldr	r3, [pc, #20]	; (400428 <ili93xx_display_on+0x2c>)
  400414:	4798      	blx	r3
  400416:	bd08      	pop	{r3, pc}
		ili93xx_write_register(ILI9341_CMD_DISPLAY_ON, NULL, 0);
  400418:	2200      	movs	r2, #0
  40041a:	4611      	mov	r1, r2
  40041c:	2029      	movs	r0, #41	; 0x29
  40041e:	4b03      	ldr	r3, [pc, #12]	; (40042c <ili93xx_display_on+0x30>)
  400420:	4798      	blx	r3
	}
}
  400422:	e7f2      	b.n	40040a <ili93xx_display_on+0xe>
  400424:	200009fc 	.word	0x200009fc
  400428:	004002a1 	.word	0x004002a1
  40042c:	004002b9 	.word	0x004002b9

00400430 <ili93xx_set_foreground_color>:
 * \brief Set foreground color.
 *
 * \param ul_color foreground color.
 */
void ili93xx_set_foreground_color(ili93xx_color_t ul_color)
{
  400430:	4a04      	ldr	r2, [pc, #16]	; (400444 <ili93xx_set_foreground_color+0x14>)
  400432:	1f13      	subs	r3, r2, #4
  400434:	f502 726f 	add.w	r2, r2, #956	; 0x3bc
	uint32_t i;

	/** Fill the cache with selected color */
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
		g_ul_pixel_cache[i] = ul_color;
  400438:	f843 0f04 	str.w	r0, [r3, #4]!
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
  40043c:	4293      	cmp	r3, r2
  40043e:	d1fb      	bne.n	400438 <ili93xx_set_foreground_color+0x8>
	}
}
  400440:	4770      	bx	lr
  400442:	bf00      	nop
  400444:	20000a00 	.word	0x20000a00

00400448 <ili93xx_set_window>:
 * \param ul_width The width of the window.
 * \param ul_height The height of the window.
 */
void ili93xx_set_window(uint32_t ul_x, uint32_t ul_y, uint32_t ul_width,
		uint32_t ul_height)
{
  400448:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40044c:	b082      	sub	sp, #8
  40044e:	460c      	mov	r4, r1
  400450:	4617      	mov	r7, r2
  400452:	461e      	mov	r6, r3
	Assert(ul_x <= (g_ul_lcd_x_length - 1));
	Assert(ul_y <= (g_ul_lcd_y_length - 1));
	Assert(ul_width <= (g_ul_lcd_x_length - ul_x));
	Assert(ul_height <= (g_ul_lcd_y_length - ul_y));
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  400454:	4b23      	ldr	r3, [pc, #140]	; (4004e4 <ili93xx_set_window+0x9c>)
  400456:	781b      	ldrb	r3, [r3, #0]
  400458:	2b01      	cmp	r3, #1
  40045a:	d004      	beq.n	400466 <ili93xx_set_window+0x1e>
				(uint16_t)ul_y);

		/** Set Vertical Address End Position */
		ili93xx_write_register_word(ILI9325_VERTICAL_ADDR_END,
				(uint16_t)(ul_y + ul_height - 1));
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  40045c:	2b02      	cmp	r3, #2
  40045e:	d017      	beq.n	400490 <ili93xx_set_window+0x48>
		paratable[2] = ((ul_y + ul_height - 1) >> 8) & 0xFF;
		paratable[3] = (ul_y + ul_height - 1) & 0xFF;
		ili93xx_write_register(ILI9341_CMD_PAGE_ADDRESS_SET,
				       paratable, 4);
	}
}
  400460:	b002      	add	sp, #8
  400462:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		ili93xx_write_register_word(ILI9325_HORIZONTAL_ADDR_START,
  400466:	b285      	uxth	r5, r0
  400468:	4629      	mov	r1, r5
  40046a:	2050      	movs	r0, #80	; 0x50
  40046c:	f8df 807c 	ldr.w	r8, [pc, #124]	; 4004ec <ili93xx_set_window+0xa4>
  400470:	47c0      	blx	r8
		ili93xx_write_register_word(ILI9325_HORIZONTAL_ADDR_END,
  400472:	1e78      	subs	r0, r7, #1
  400474:	4428      	add	r0, r5
  400476:	b281      	uxth	r1, r0
  400478:	2051      	movs	r0, #81	; 0x51
  40047a:	47c0      	blx	r8
		ili93xx_write_register_word(ILI9325_VERTICAL_ADDR_START,
  40047c:	b2a4      	uxth	r4, r4
  40047e:	4621      	mov	r1, r4
  400480:	2052      	movs	r0, #82	; 0x52
  400482:	47c0      	blx	r8
		ili93xx_write_register_word(ILI9325_VERTICAL_ADDR_END,
  400484:	3e01      	subs	r6, #1
  400486:	4434      	add	r4, r6
  400488:	b2a1      	uxth	r1, r4
  40048a:	2053      	movs	r0, #83	; 0x53
  40048c:	47c0      	blx	r8
  40048e:	e7e7      	b.n	400460 <ili93xx_set_window+0x18>
		paratable[0] = (ul_x >> 8) & 0xFF;
  400490:	0a03      	lsrs	r3, r0, #8
  400492:	f88d 3004 	strb.w	r3, [sp, #4]
		paratable[1] = ul_x & 0xFF;
  400496:	b2c2      	uxtb	r2, r0
  400498:	f88d 2005 	strb.w	r2, [sp, #5]
		paratable[2] = ((ul_x + ul_width - 1) >> 8) & 0xFF;
  40049c:	1e7b      	subs	r3, r7, #1
  40049e:	4418      	add	r0, r3
  4004a0:	0a00      	lsrs	r0, r0, #8
  4004a2:	f88d 0006 	strb.w	r0, [sp, #6]
		paratable[3] = (ul_x + ul_width - 1) & 0xFF;
  4004a6:	461f      	mov	r7, r3
  4004a8:	4417      	add	r7, r2
  4004aa:	f88d 7007 	strb.w	r7, [sp, #7]
		ili93xx_write_register(ILI9341_CMD_COLUMN_ADDRESS_SET,
  4004ae:	2204      	movs	r2, #4
  4004b0:	eb0d 0102 	add.w	r1, sp, r2
  4004b4:	202a      	movs	r0, #42	; 0x2a
  4004b6:	4d0c      	ldr	r5, [pc, #48]	; (4004e8 <ili93xx_set_window+0xa0>)
  4004b8:	47a8      	blx	r5
		paratable[0] = (ul_y >> 8) & 0xFF;
  4004ba:	0a23      	lsrs	r3, r4, #8
  4004bc:	f88d 3004 	strb.w	r3, [sp, #4]
		paratable[1] = ul_y & 0xFF;
  4004c0:	b2e2      	uxtb	r2, r4
  4004c2:	f88d 2005 	strb.w	r2, [sp, #5]
		paratable[2] = ((ul_y + ul_height - 1) >> 8) & 0xFF;
  4004c6:	1e73      	subs	r3, r6, #1
  4004c8:	441c      	add	r4, r3
  4004ca:	0a24      	lsrs	r4, r4, #8
  4004cc:	f88d 4006 	strb.w	r4, [sp, #6]
		paratable[3] = (ul_y + ul_height - 1) & 0xFF;
  4004d0:	461e      	mov	r6, r3
  4004d2:	4416      	add	r6, r2
  4004d4:	f88d 6007 	strb.w	r6, [sp, #7]
		ili93xx_write_register(ILI9341_CMD_PAGE_ADDRESS_SET,
  4004d8:	2204      	movs	r2, #4
  4004da:	eb0d 0102 	add.w	r1, sp, r2
  4004de:	202b      	movs	r0, #43	; 0x2b
  4004e0:	47a8      	blx	r5
}
  4004e2:	e7bd      	b.n	400460 <ili93xx_set_window+0x18>
  4004e4:	200009fc 	.word	0x200009fc
  4004e8:	004002b9 	.word	0x004002b9
  4004ec:	004002a1 	.word	0x004002a1

004004f0 <ili93xx_set_cursor_position>:
 *
 * \param us_x X coordinate of upper-left corner on LCD.
 * \param us_y Y coordinate of upper-left corner on LCD.
 */
void ili93xx_set_cursor_position(uint16_t us_x, uint16_t us_y)
{
  4004f0:	b538      	push	{r3, r4, r5, lr}
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  4004f2:	4b07      	ldr	r3, [pc, #28]	; (400510 <ili93xx_set_cursor_position+0x20>)
  4004f4:	781b      	ldrb	r3, [r3, #0]
  4004f6:	2b01      	cmp	r3, #1
  4004f8:	d000      	beq.n	4004fc <ili93xx_set_cursor_position+0xc>
  4004fa:	bd38      	pop	{r3, r4, r5, pc}
  4004fc:	460c      	mov	r4, r1
  4004fe:	4601      	mov	r1, r0
		/** GRAM Horizontal/Vertical Address Set (R20h, R21h) */
		ili93xx_write_register_word(ILI9325_HORIZONTAL_GRAM_ADDR_SET, us_x);
  400500:	2020      	movs	r0, #32
  400502:	4d04      	ldr	r5, [pc, #16]	; (400514 <ili93xx_set_cursor_position+0x24>)
  400504:	47a8      	blx	r5
		ili93xx_write_register_word(ILI9325_VERTICAL_GRAM_ADDR_SET, us_y);
  400506:	4621      	mov	r1, r4
  400508:	2021      	movs	r0, #33	; 0x21
  40050a:	47a8      	blx	r5
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
		/** There is no corresponding operation for ILI9341. */
	}
}
  40050c:	e7f5      	b.n	4004fa <ili93xx_set_cursor_position+0xa>
  40050e:	bf00      	nop
  400510:	200009fc 	.word	0x200009fc
  400514:	004002a1 	.word	0x004002a1

00400518 <ili93xx_init>:
{
  400518:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  40051c:	b083      	sub	sp, #12
  40051e:	4606      	mov	r6, r0
	if (ili93xx_device_type_identify() != 0) {
  400520:	4bac      	ldr	r3, [pc, #688]	; (4007d4 <ili93xx_init+0x2bc>)
  400522:	4798      	blx	r3
  400524:	2800      	cmp	r0, #0
  400526:	f040 8152 	bne.w	4007ce <ili93xx_init+0x2b6>
	g_ul_lcd_x_length = ILI93XX_LCD_WIDTH;
  40052a:	22f0      	movs	r2, #240	; 0xf0
  40052c:	4baa      	ldr	r3, [pc, #680]	; (4007d8 <ili93xx_init+0x2c0>)
  40052e:	601a      	str	r2, [r3, #0]
	g_ul_lcd_y_length = ILI93XX_LCD_HEIGHT;
  400530:	f44f 72a0 	mov.w	r2, #320	; 0x140
  400534:	4ba9      	ldr	r3, [pc, #676]	; (4007dc <ili93xx_init+0x2c4>)
  400536:	601a      	str	r2, [r3, #0]
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  400538:	4ba9      	ldr	r3, [pc, #676]	; (4007e0 <ili93xx_init+0x2c8>)
  40053a:	781b      	ldrb	r3, [r3, #0]
  40053c:	2b01      	cmp	r3, #1
  40053e:	d006      	beq.n	40054e <ili93xx_init+0x36>
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  400540:	2b02      	cmp	r3, #2
  400542:	f000 80b5 	beq.w	4006b0 <ili93xx_init+0x198>
		return 1;
  400546:	2001      	movs	r0, #1
}
  400548:	b003      	add	sp, #12
  40054a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		ili93xx_write_register_word(ILI9325_DISP_CTRL1, ILI9325_DISP_CTRL1_GON |
  40054e:	2133      	movs	r1, #51	; 0x33
  400550:	2007      	movs	r0, #7
  400552:	4ca4      	ldr	r4, [pc, #656]	; (4007e4 <ili93xx_init+0x2cc>)
  400554:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_POWER_CTRL1, 0x0000);
  400556:	2100      	movs	r1, #0
  400558:	2010      	movs	r0, #16
  40055a:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_START_OSC_CTRL,
  40055c:	2101      	movs	r1, #1
  40055e:	2000      	movs	r0, #0
  400560:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_DRIVER_OUTPUT_CTRL1,
  400562:	f44f 7180 	mov.w	r1, #256	; 0x100
  400566:	2001      	movs	r0, #1
  400568:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_LCD_DRIVING_CTRL,
  40056a:	f44f 61e0 	mov.w	r1, #1792	; 0x700
  40056e:	2002      	movs	r0, #2
  400570:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_RESIZE_CTRL, 0x0000);
  400572:	2100      	movs	r1, #0
  400574:	2004      	movs	r0, #4
  400576:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_DISP_CTRL2,
  400578:	f240 2107 	movw	r1, #519	; 0x207
  40057c:	2008      	movs	r0, #8
  40057e:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_DISP_CTRL3, 0x0000);
  400580:	2100      	movs	r1, #0
  400582:	2009      	movs	r0, #9
  400584:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_DISP_CTRL4, 0x0000);
  400586:	2100      	movs	r1, #0
  400588:	200a      	movs	r0, #10
  40058a:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_RGB_DISP_INTERFACE_CTRL1,
  40058c:	2100      	movs	r1, #0
  40058e:	200c      	movs	r0, #12
  400590:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_FRAME_MAKER_POS, 0x0000);
  400592:	2100      	movs	r1, #0
  400594:	200d      	movs	r0, #13
  400596:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_RGB_DISP_INTERFACE_CTRL2,
  400598:	2100      	movs	r1, #0
  40059a:	200f      	movs	r0, #15
  40059c:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_POWER_CTRL1, 0x0000);
  40059e:	2100      	movs	r1, #0
  4005a0:	2010      	movs	r0, #16
  4005a2:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_POWER_CTRL2, 0x0000);
  4005a4:	2100      	movs	r1, #0
  4005a6:	2011      	movs	r0, #17
  4005a8:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_POWER_CTRL3, 0x0000);
  4005aa:	2100      	movs	r1, #0
  4005ac:	2012      	movs	r0, #18
  4005ae:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_POWER_CTRL4, 0x0000);
  4005b0:	2100      	movs	r1, #0
  4005b2:	2013      	movs	r0, #19
  4005b4:	47a0      	blx	r4
		ili93xx_delay(200);
  4005b6:	20c8      	movs	r0, #200	; 0xc8
  4005b8:	4d8b      	ldr	r5, [pc, #556]	; (4007e8 <ili93xx_init+0x2d0>)
  4005ba:	47a8      	blx	r5
		ili93xx_write_register_word(ILI9325_POWER_CTRL1,
  4005bc:	f241 2190 	movw	r1, #4752	; 0x1290
  4005c0:	2010      	movs	r0, #16
  4005c2:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_POWER_CTRL2,
  4005c4:	f240 2127 	movw	r1, #551	; 0x227
  4005c8:	2011      	movs	r0, #17
  4005ca:	47a0      	blx	r4
		ili93xx_delay(50);
  4005cc:	2032      	movs	r0, #50	; 0x32
  4005ce:	47a8      	blx	r5
		ili93xx_write_register_word(ILI9325_POWER_CTRL3,
  4005d0:	211b      	movs	r1, #27
  4005d2:	2012      	movs	r0, #18
  4005d4:	47a0      	blx	r4
		ili93xx_delay(50);
  4005d6:	2032      	movs	r0, #50	; 0x32
  4005d8:	47a8      	blx	r5
		ili93xx_write_register_word(ILI9325_POWER_CTRL4,
  4005da:	f44f 5188 	mov.w	r1, #4352	; 0x1100
  4005de:	2013      	movs	r0, #19
  4005e0:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_POWER_CTRL7,
  4005e2:	2119      	movs	r1, #25
  4005e4:	2029      	movs	r0, #41	; 0x29
  4005e6:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_FRAME_RATE_AND_COLOR_CTRL,
  4005e8:	210d      	movs	r1, #13
  4005ea:	202b      	movs	r0, #43	; 0x2b
  4005ec:	47a0      	blx	r4
		ili93xx_delay(50);
  4005ee:	2032      	movs	r0, #50	; 0x32
  4005f0:	47a8      	blx	r5
		ili93xx_write_register_word(ILI9325_GAMMA_CTL1, 0x0000);
  4005f2:	2100      	movs	r1, #0
  4005f4:	2030      	movs	r0, #48	; 0x30
  4005f6:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL2,
  4005f8:	f44f 7101 	mov.w	r1, #516	; 0x204
  4005fc:	2031      	movs	r0, #49	; 0x31
  4005fe:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL3,
  400600:	f44f 7100 	mov.w	r1, #512	; 0x200
  400604:	2032      	movs	r0, #50	; 0x32
  400606:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL4,
  400608:	2107      	movs	r1, #7
  40060a:	2035      	movs	r0, #53	; 0x35
  40060c:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL5,
  40060e:	f241 4104 	movw	r1, #5124	; 0x1404
  400612:	2036      	movs	r0, #54	; 0x36
  400614:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL6,
  400616:	f240 7105 	movw	r1, #1797	; 0x705
  40061a:	2037      	movs	r0, #55	; 0x37
  40061c:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL7,
  40061e:	f240 3105 	movw	r1, #773	; 0x305
  400622:	2038      	movs	r0, #56	; 0x38
  400624:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL8,
  400626:	f240 7107 	movw	r1, #1799	; 0x707
  40062a:	2039      	movs	r0, #57	; 0x39
  40062c:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL9,
  40062e:	f240 7101 	movw	r1, #1793	; 0x701
  400632:	203c      	movs	r0, #60	; 0x3c
  400634:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL10,
  400636:	210e      	movs	r1, #14
  400638:	203d      	movs	r0, #61	; 0x3d
  40063a:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_ENTRY_MODE,
  40063c:	f24d 0110 	movw	r1, #53264	; 0xd010
  400640:	2003      	movs	r0, #3
  400642:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_DRIVER_OUTPUT_CTRL2,
  400644:	f44f 4127 	mov.w	r1, #42752	; 0xa700
  400648:	2060      	movs	r0, #96	; 0x60
  40064a:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_BASE_IMG_DISP_CTRL,
  40064c:	2101      	movs	r1, #1
  40064e:	2061      	movs	r0, #97	; 0x61
  400650:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_VERTICAL_SCROLL_CTRL,
  400652:	2100      	movs	r1, #0
  400654:	206a      	movs	r0, #106	; 0x6a
  400656:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG1_DISP_POS,
  400658:	2100      	movs	r1, #0
  40065a:	2080      	movs	r0, #128	; 0x80
  40065c:	47a0      	blx	r4
		ili93xx_write_register_word(
  40065e:	2100      	movs	r1, #0
  400660:	2081      	movs	r0, #129	; 0x81
  400662:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG1_AREA_END_LINE,
  400664:	2100      	movs	r1, #0
  400666:	2082      	movs	r0, #130	; 0x82
  400668:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG2_DISP_POS,
  40066a:	2100      	movs	r1, #0
  40066c:	2083      	movs	r0, #131	; 0x83
  40066e:	47a0      	blx	r4
		ili93xx_write_register_word(
  400670:	2100      	movs	r1, #0
  400672:	2084      	movs	r0, #132	; 0x84
  400674:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG2_AREA_END_LINE,
  400676:	2100      	movs	r1, #0
  400678:	2085      	movs	r0, #133	; 0x85
  40067a:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_PANEL_INTERFACE_CTRL1,
  40067c:	2110      	movs	r1, #16
  40067e:	2090      	movs	r0, #144	; 0x90
  400680:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_PANEL_INTERFACE_CTRL2,
  400682:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  400686:	2092      	movs	r0, #146	; 0x92
  400688:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_PANEL_INTERFACE_CTRL4,
  40068a:	f44f 7188 	mov.w	r1, #272	; 0x110
  40068e:	2095      	movs	r0, #149	; 0x95
  400690:	47a0      	blx	r4
		ili93xx_set_window(0, 0, p_opt->ul_width, p_opt->ul_height);
  400692:	6873      	ldr	r3, [r6, #4]
  400694:	6832      	ldr	r2, [r6, #0]
  400696:	2100      	movs	r1, #0
  400698:	4608      	mov	r0, r1
  40069a:	4c54      	ldr	r4, [pc, #336]	; (4007ec <ili93xx_init+0x2d4>)
  40069c:	47a0      	blx	r4
		ili93xx_set_foreground_color(p_opt->foreground_color);
  40069e:	68b0      	ldr	r0, [r6, #8]
  4006a0:	4b53      	ldr	r3, [pc, #332]	; (4007f0 <ili93xx_init+0x2d8>)
  4006a2:	4798      	blx	r3
		ili93xx_set_cursor_position(0, 0);
  4006a4:	2100      	movs	r1, #0
  4006a6:	4608      	mov	r0, r1
  4006a8:	4b52      	ldr	r3, [pc, #328]	; (4007f4 <ili93xx_init+0x2dc>)
  4006aa:	4798      	blx	r3
	return 0;
  4006ac:	2000      	movs	r0, #0
  4006ae:	e74b      	b.n	400548 <ili93xx_init+0x30>
		paratable[0] = 0x39;
  4006b0:	2339      	movs	r3, #57	; 0x39
  4006b2:	f88d 3000 	strb.w	r3, [sp]
		paratable[1] = 0x2C;
  4006b6:	232c      	movs	r3, #44	; 0x2c
  4006b8:	f88d 3001 	strb.w	r3, [sp, #1]
		paratable[2] = 0x00;
  4006bc:	2400      	movs	r4, #0
  4006be:	f88d 4002 	strb.w	r4, [sp, #2]
		paratable[3] = 0x34;
  4006c2:	2334      	movs	r3, #52	; 0x34
  4006c4:	f88d 3003 	strb.w	r3, [sp, #3]
		paratable[4] = 0x02;
  4006c8:	2702      	movs	r7, #2
  4006ca:	f88d 7004 	strb.w	r7, [sp, #4]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_A, paratable, 5);
  4006ce:	2205      	movs	r2, #5
  4006d0:	4669      	mov	r1, sp
  4006d2:	20cb      	movs	r0, #203	; 0xcb
  4006d4:	4d48      	ldr	r5, [pc, #288]	; (4007f8 <ili93xx_init+0x2e0>)
  4006d6:	47a8      	blx	r5
		paratable[0] = 0;
  4006d8:	f88d 4000 	strb.w	r4, [sp]
		paratable[1] = 0xAA;
  4006dc:	23aa      	movs	r3, #170	; 0xaa
  4006de:	f88d 3001 	strb.w	r3, [sp, #1]
		paratable[2] = 0xB0;
  4006e2:	23b0      	movs	r3, #176	; 0xb0
  4006e4:	f88d 3002 	strb.w	r3, [sp, #2]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_B, paratable, 3);
  4006e8:	2203      	movs	r2, #3
  4006ea:	4669      	mov	r1, sp
  4006ec:	20cf      	movs	r0, #207	; 0xcf
  4006ee:	47a8      	blx	r5
		paratable[0] = 0x30;
  4006f0:	2330      	movs	r3, #48	; 0x30
  4006f2:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_PUMP_RATIO_CONTROL,
  4006f6:	2201      	movs	r2, #1
  4006f8:	4669      	mov	r1, sp
  4006fa:	20f7      	movs	r0, #247	; 0xf7
  4006fc:	47a8      	blx	r5
		paratable[0] = 0x25;
  4006fe:	2325      	movs	r3, #37	; 0x25
  400700:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_1, paratable, 1);
  400704:	2201      	movs	r2, #1
  400706:	4669      	mov	r1, sp
  400708:	20c0      	movs	r0, #192	; 0xc0
  40070a:	47a8      	blx	r5
		paratable[0] = 0x11;
  40070c:	f04f 0911 	mov.w	r9, #17
  400710:	f88d 9000 	strb.w	r9, [sp]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_2, paratable, 1);
  400714:	2201      	movs	r2, #1
  400716:	4669      	mov	r1, sp
  400718:	20c1      	movs	r0, #193	; 0xc1
  40071a:	47a8      	blx	r5
		paratable[0] = 0x5C;
  40071c:	235c      	movs	r3, #92	; 0x5c
  40071e:	f88d 3000 	strb.w	r3, [sp]
		paratable[1] = 0x4C;
  400722:	234c      	movs	r3, #76	; 0x4c
  400724:	f88d 3001 	strb.w	r3, [sp, #1]
		ili93xx_write_register(ILI9341_CMD_VCOM_CONTROL_1, paratable, 2);
  400728:	463a      	mov	r2, r7
  40072a:	4669      	mov	r1, sp
  40072c:	20c5      	movs	r0, #197	; 0xc5
  40072e:	47a8      	blx	r5
		paratable[0] = 0x94;
  400730:	2394      	movs	r3, #148	; 0x94
  400732:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_VCOM_CONTROL_2, paratable, 1);
  400736:	2201      	movs	r2, #1
  400738:	4669      	mov	r1, sp
  40073a:	20c7      	movs	r0, #199	; 0xc7
  40073c:	47a8      	blx	r5
		paratable[0] = 0x85;
  40073e:	2385      	movs	r3, #133	; 0x85
  400740:	f88d 3000 	strb.w	r3, [sp]
		paratable[1] = 0x01;
  400744:	f04f 0801 	mov.w	r8, #1
  400748:	f88d 8001 	strb.w	r8, [sp, #1]
		paratable[2] = 0x78;
  40074c:	2378      	movs	r3, #120	; 0x78
  40074e:	f88d 3002 	strb.w	r3, [sp, #2]
		ili93xx_write_register(ILI9341_CMD_DRIVER_TIMING_CTL_A, paratable, 3);
  400752:	2203      	movs	r2, #3
  400754:	4669      	mov	r1, sp
  400756:	20e8      	movs	r0, #232	; 0xe8
  400758:	47a8      	blx	r5
		paratable[0] = 0x00;
  40075a:	f88d 4000 	strb.w	r4, [sp]
		paratable[1] = 0x00;
  40075e:	f88d 4001 	strb.w	r4, [sp, #1]
		ili93xx_write_register(ILI9341_CMD_DRIVER_TIMING_CTL_B, paratable, 2);
  400762:	463a      	mov	r2, r7
  400764:	4669      	mov	r1, sp
  400766:	20ea      	movs	r0, #234	; 0xea
  400768:	47a8      	blx	r5
		paratable[0] = ILI9341_CMD_MEMORY_ACCESS_CONTROL_MX |
  40076a:	2348      	movs	r3, #72	; 0x48
  40076c:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_MEMORY_ACCESS_CONTROL,
  400770:	4642      	mov	r2, r8
  400772:	4669      	mov	r1, sp
  400774:	2036      	movs	r0, #54	; 0x36
  400776:	47a8      	blx	r5
		paratable[0] = 0x06;
  400778:	2306      	movs	r3, #6
  40077a:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_PIXEL_FORMAT_SET, paratable, 1);
  40077e:	4642      	mov	r2, r8
  400780:	4669      	mov	r1, sp
  400782:	203a      	movs	r0, #58	; 0x3a
  400784:	47a8      	blx	r5
		paratable[0] = 0x02;
  400786:	f88d 7000 	strb.w	r7, [sp]
		paratable[1] = 0x82;
  40078a:	2382      	movs	r3, #130	; 0x82
  40078c:	f88d 3001 	strb.w	r3, [sp, #1]
		paratable[2] = 0x27;
  400790:	2327      	movs	r3, #39	; 0x27
  400792:	f88d 3002 	strb.w	r3, [sp, #2]
		paratable[3] = 0x00;
  400796:	f88d 4003 	strb.w	r4, [sp, #3]
		ili93xx_write_register(ILI9341_CMD_DISPLAY_FUNCTION_CTL, paratable, 4);
  40079a:	2204      	movs	r2, #4
  40079c:	4669      	mov	r1, sp
  40079e:	20b6      	movs	r0, #182	; 0xb6
  4007a0:	47a8      	blx	r5
		ili93xx_set_window(0, 0, p_opt->ul_width, p_opt->ul_height);
  4007a2:	6873      	ldr	r3, [r6, #4]
  4007a4:	6832      	ldr	r2, [r6, #0]
  4007a6:	4621      	mov	r1, r4
  4007a8:	4620      	mov	r0, r4
  4007aa:	4f10      	ldr	r7, [pc, #64]	; (4007ec <ili93xx_init+0x2d4>)
  4007ac:	47b8      	blx	r7
		ili93xx_set_foreground_color(p_opt->foreground_color);
  4007ae:	68b0      	ldr	r0, [r6, #8]
  4007b0:	4b0f      	ldr	r3, [pc, #60]	; (4007f0 <ili93xx_init+0x2d8>)
  4007b2:	4798      	blx	r3
		ili93xx_write_register(ILI9341_CMD_SLEEP_OUT, paratable, 0);
  4007b4:	4622      	mov	r2, r4
  4007b6:	4669      	mov	r1, sp
  4007b8:	4648      	mov	r0, r9
  4007ba:	47a8      	blx	r5
		ili93xx_delay(10);
  4007bc:	200a      	movs	r0, #10
  4007be:	4b0a      	ldr	r3, [pc, #40]	; (4007e8 <ili93xx_init+0x2d0>)
  4007c0:	4798      	blx	r3
		ili93xx_write_register(ILI9341_CMD_DISPLAY_ON, paratable, 0);
  4007c2:	4622      	mov	r2, r4
  4007c4:	4669      	mov	r1, sp
  4007c6:	2029      	movs	r0, #41	; 0x29
  4007c8:	47a8      	blx	r5
	return 0;
  4007ca:	4620      	mov	r0, r4
  4007cc:	e6bc      	b.n	400548 <ili93xx_init+0x30>
		return 1;
  4007ce:	2001      	movs	r0, #1
  4007d0:	e6ba      	b.n	400548 <ili93xx_init+0x30>
  4007d2:	bf00      	nop
  4007d4:	0040037d 	.word	0x0040037d
  4007d8:	20000000 	.word	0x20000000
  4007dc:	20000004 	.word	0x20000004
  4007e0:	200009fc 	.word	0x200009fc
  4007e4:	004002a1 	.word	0x004002a1
  4007e8:	004002e5 	.word	0x004002e5
  4007ec:	00400449 	.word	0x00400449
  4007f0:	00400431 	.word	0x00400431
  4007f4:	004004f1 	.word	0x004004f1
  4007f8:	004002b9 	.word	0x004002b9

004007fc <ili93xx_draw_pixel>:
 *
 * \return 0 if succeeds, otherwise fails.
 */
uint32_t ili93xx_draw_pixel(uint32_t ul_x, uint32_t ul_y)
{
	if ((ul_x >= g_ul_lcd_x_length) || (ul_y >= g_ul_lcd_y_length)) {
  4007fc:	4b16      	ldr	r3, [pc, #88]	; (400858 <ili93xx_draw_pixel+0x5c>)
  4007fe:	681b      	ldr	r3, [r3, #0]
  400800:	4283      	cmp	r3, r0
  400802:	d924      	bls.n	40084e <ili93xx_draw_pixel+0x52>
  400804:	4b15      	ldr	r3, [pc, #84]	; (40085c <ili93xx_draw_pixel+0x60>)
  400806:	681b      	ldr	r3, [r3, #0]
  400808:	428b      	cmp	r3, r1
  40080a:	d922      	bls.n	400852 <ili93xx_draw_pixel+0x56>
{
  40080c:	b510      	push	{r4, lr}
		return 1;
	}

	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  40080e:	4b14      	ldr	r3, [pc, #80]	; (400860 <ili93xx_draw_pixel+0x64>)
  400810:	781b      	ldrb	r3, [r3, #0]
  400812:	2b01      	cmp	r3, #1
  400814:	d003      	beq.n	40081e <ili93xx_draw_pixel+0x22>
		/** Set cursor */
		ili93xx_set_cursor_position(ul_x, ul_y);
		/** Prepare to write in GRAM */
		ili93xx_write_ram_prepare();
		ili93xx_write_ram(*g_ul_pixel_cache);
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  400816:	2b02      	cmp	r3, #2
  400818:	d00d      	beq.n	400836 <ili93xx_draw_pixel+0x3a>
		/** Prepare to write in GRAM */
		ili93xx_write_ram_prepare();
		ili93xx_write_ram(*g_ul_pixel_cache);
	}

	return 0;
  40081a:	2000      	movs	r0, #0
}
  40081c:	bd10      	pop	{r4, pc}
		ili93xx_set_cursor_position(ul_x, ul_y);
  40081e:	b289      	uxth	r1, r1
  400820:	b280      	uxth	r0, r0
  400822:	4b10      	ldr	r3, [pc, #64]	; (400864 <ili93xx_draw_pixel+0x68>)
  400824:	4798      	blx	r3
		ili93xx_write_ram_prepare();
  400826:	4b10      	ldr	r3, [pc, #64]	; (400868 <ili93xx_draw_pixel+0x6c>)
  400828:	4798      	blx	r3
		ili93xx_write_ram(*g_ul_pixel_cache);
  40082a:	4b10      	ldr	r3, [pc, #64]	; (40086c <ili93xx_draw_pixel+0x70>)
  40082c:	6818      	ldr	r0, [r3, #0]
  40082e:	4b10      	ldr	r3, [pc, #64]	; (400870 <ili93xx_draw_pixel+0x74>)
  400830:	4798      	blx	r3
	return 0;
  400832:	2000      	movs	r0, #0
  400834:	bd10      	pop	{r4, pc}
		ili93xx_set_window(ul_x, ul_y, 0, 0);
  400836:	2300      	movs	r3, #0
  400838:	461a      	mov	r2, r3
  40083a:	4c0e      	ldr	r4, [pc, #56]	; (400874 <ili93xx_draw_pixel+0x78>)
  40083c:	47a0      	blx	r4
		ili93xx_write_ram_prepare();
  40083e:	4b0a      	ldr	r3, [pc, #40]	; (400868 <ili93xx_draw_pixel+0x6c>)
  400840:	4798      	blx	r3
		ili93xx_write_ram(*g_ul_pixel_cache);
  400842:	4b0a      	ldr	r3, [pc, #40]	; (40086c <ili93xx_draw_pixel+0x70>)
  400844:	6818      	ldr	r0, [r3, #0]
  400846:	4b0a      	ldr	r3, [pc, #40]	; (400870 <ili93xx_draw_pixel+0x74>)
  400848:	4798      	blx	r3
	return 0;
  40084a:	2000      	movs	r0, #0
  40084c:	bd10      	pop	{r4, pc}
		return 1;
  40084e:	2001      	movs	r0, #1
  400850:	4770      	bx	lr
  400852:	2001      	movs	r0, #1
  400854:	4770      	bx	lr
  400856:	bf00      	nop
  400858:	20000000 	.word	0x20000000
  40085c:	20000004 	.word	0x20000004
  400860:	200009fc 	.word	0x200009fc
  400864:	004004f1 	.word	0x004004f1
  400868:	004001f5 	.word	0x004001f5
  40086c:	20000a00 	.word	0x20000a00
  400870:	00400229 	.word	0x00400229
  400874:	00400449 	.word	0x00400449

00400878 <ili93xx_draw_filled_rectangle>:
 * \param ul_x2 X coordinate of lower-right corner on LCD.
 * \param ul_y2 Y coordinate of lower-right corner on LCD.
 */
void ili93xx_draw_filled_rectangle(uint32_t ul_x1, uint32_t ul_y1,
		uint32_t ul_x2, uint32_t ul_y2)
{
  400878:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40087c:	b084      	sub	sp, #16
  40087e:	9003      	str	r0, [sp, #12]
  400880:	9102      	str	r1, [sp, #8]
  400882:	9201      	str	r2, [sp, #4]
  400884:	aa04      	add	r2, sp, #16
  400886:	f842 3d10 	str.w	r3, [r2, #-16]!
	uint32_t size, blocks;

	/** Swap coordinates if necessary */
	ili93xx_check_box_coordinates(&ul_x1, &ul_y1, &ul_x2, &ul_y2);
  40088a:	4613      	mov	r3, r2
  40088c:	aa01      	add	r2, sp, #4
  40088e:	a902      	add	r1, sp, #8
  400890:	a803      	add	r0, sp, #12
  400892:	4c22      	ldr	r4, [pc, #136]	; (40091c <ili93xx_draw_filled_rectangle+0xa4>)
  400894:	47a0      	blx	r4

	/** Determine the refresh window area */
	ili93xx_set_window(ul_x1, ul_y1, (ul_x2 - ul_x1) + 1,
  400896:	9803      	ldr	r0, [sp, #12]
  400898:	9902      	ldr	r1, [sp, #8]
  40089a:	9b00      	ldr	r3, [sp, #0]
  40089c:	3301      	adds	r3, #1
  40089e:	9a01      	ldr	r2, [sp, #4]
  4008a0:	3201      	adds	r2, #1
  4008a2:	1a5b      	subs	r3, r3, r1
  4008a4:	1a12      	subs	r2, r2, r0
  4008a6:	4c1e      	ldr	r4, [pc, #120]	; (400920 <ili93xx_draw_filled_rectangle+0xa8>)
  4008a8:	47a0      	blx	r4
			(ul_y2 - ul_y1) + 1);

	/** Set cursor */
	ili93xx_set_cursor_position(ul_x1, ul_y1);
  4008aa:	f8bd 1008 	ldrh.w	r1, [sp, #8]
  4008ae:	f8bd 000c 	ldrh.w	r0, [sp, #12]
  4008b2:	4b1c      	ldr	r3, [pc, #112]	; (400924 <ili93xx_draw_filled_rectangle+0xac>)
  4008b4:	4798      	blx	r3

	/** Prepare to write in Graphic RAM */
	ili93xx_write_ram_prepare();
  4008b6:	4b1c      	ldr	r3, [pc, #112]	; (400928 <ili93xx_draw_filled_rectangle+0xb0>)
  4008b8:	4798      	blx	r3

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);
  4008ba:	9a03      	ldr	r2, [sp, #12]
  4008bc:	9b01      	ldr	r3, [sp, #4]
  4008be:	1a9a      	subs	r2, r3, r2
  4008c0:	9b00      	ldr	r3, [sp, #0]
  4008c2:	f103 0801 	add.w	r8, r3, #1
  4008c6:	9b02      	ldr	r3, [sp, #8]
  4008c8:	eba8 0803 	sub.w	r8, r8, r3
  4008cc:	fb02 8808 	mla	r8, r2, r8, r8

	/** Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
  4008d0:	4b16      	ldr	r3, [pc, #88]	; (40092c <ili93xx_draw_filled_rectangle+0xb4>)
  4008d2:	fba3 2308 	umull	r2, r3, r3, r8
  4008d6:	09db      	lsrs	r3, r3, #7
	while (blocks--) {
  4008d8:	b153      	cbz	r3, 4008f0 <ili93xx_draw_filled_rectangle+0x78>
  4008da:	1e5c      	subs	r4, r3, #1
		ili93xx_write_ram_buffer(g_ul_pixel_cache,
  4008dc:	4f14      	ldr	r7, [pc, #80]	; (400930 <ili93xx_draw_filled_rectangle+0xb8>)
  4008de:	26f0      	movs	r6, #240	; 0xf0
  4008e0:	4d14      	ldr	r5, [pc, #80]	; (400934 <ili93xx_draw_filled_rectangle+0xbc>)
  4008e2:	4631      	mov	r1, r6
  4008e4:	4638      	mov	r0, r7
  4008e6:	47a8      	blx	r5
	while (blocks--) {
  4008e8:	3c01      	subs	r4, #1
  4008ea:	f1b4 3fff 	cmp.w	r4, #4294967295
  4008ee:	d1f8      	bne.n	4008e2 <ili93xx_draw_filled_rectangle+0x6a>
								LCD_DATA_CACHE_SIZE);
	}

	/** Send remaining pixels */
	ili93xx_write_ram_buffer(g_ul_pixel_cache,
  4008f0:	490e      	ldr	r1, [pc, #56]	; (40092c <ili93xx_draw_filled_rectangle+0xb4>)
  4008f2:	fba1 3108 	umull	r3, r1, r1, r8
  4008f6:	09c9      	lsrs	r1, r1, #7
  4008f8:	ebc1 1101 	rsb	r1, r1, r1, lsl #4
  4008fc:	eba8 1101 	sub.w	r1, r8, r1, lsl #4
  400900:	480b      	ldr	r0, [pc, #44]	; (400930 <ili93xx_draw_filled_rectangle+0xb8>)
  400902:	4b0c      	ldr	r3, [pc, #48]	; (400934 <ili93xx_draw_filled_rectangle+0xbc>)
  400904:	4798      	blx	r3
					size % LCD_DATA_CACHE_SIZE);

	/** Reset the refresh window area */
	ili93xx_set_window(0, 0, g_ul_lcd_x_length, g_ul_lcd_y_length);
  400906:	4b0c      	ldr	r3, [pc, #48]	; (400938 <ili93xx_draw_filled_rectangle+0xc0>)
  400908:	681b      	ldr	r3, [r3, #0]
  40090a:	4a0c      	ldr	r2, [pc, #48]	; (40093c <ili93xx_draw_filled_rectangle+0xc4>)
  40090c:	6812      	ldr	r2, [r2, #0]
  40090e:	2100      	movs	r1, #0
  400910:	4608      	mov	r0, r1
  400912:	4c03      	ldr	r4, [pc, #12]	; (400920 <ili93xx_draw_filled_rectangle+0xa8>)
  400914:	47a0      	blx	r4
}
  400916:	b004      	add	sp, #16
  400918:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40091c:	0040031d 	.word	0x0040031d
  400920:	00400449 	.word	0x00400449
  400924:	004004f1 	.word	0x004004f1
  400928:	004001f5 	.word	0x004001f5
  40092c:	88888889 	.word	0x88888889
  400930:	20000a00 	.word	0x20000a00
  400934:	00400241 	.word	0x00400241
  400938:	20000004 	.word	0x20000004
  40093c:	20000000 	.word	0x20000000

00400940 <ili93xx_draw_string>:
 * \param ul_x X coordinate of string top-left corner.
 * \param ul_y Y coordinate of string top-left corner.
 * \param p_str String to display.
 */
void ili93xx_draw_string(uint32_t ul_x, uint32_t ul_y, const uint8_t *p_str)
{
  400940:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400944:	b085      	sub	sp, #20
  400946:	9003      	str	r0, [sp, #12]
  400948:	9202      	str	r2, [sp, #8]
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
  40094a:	7813      	ldrb	r3, [r2, #0]
  40094c:	2b00      	cmp	r3, #0
  40094e:	d048      	beq.n	4009e2 <ili93xx_draw_string+0xa2>
  400950:	468b      	mov	fp, r1
  400952:	9001      	str	r0, [sp, #4]
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
  400954:	f8df 8094 	ldr.w	r8, [pc, #148]	; 4009ec <ili93xx_draw_string+0xac>
  400958:	e033      	b.n	4009c2 <ili93xx_draw_string+0x82>
		/** If newline, jump to the next line (font height + 2) */
		if (*p_str == '\n') {
			ul_y += gfont.height + 2;
  40095a:	f10b 0b10 	add.w	fp, fp, #16
			ul_x = xorg;
  40095e:	9b03      	ldr	r3, [sp, #12]
  400960:	9301      	str	r3, [sp, #4]
  400962:	e029      	b.n	4009b8 <ili93xx_draw_string+0x78>
  400964:	3c01      	subs	r4, #1
		for (row = 0; row < 8; row++) {
  400966:	f1b4 3fff 	cmp.w	r4, #4294967295
  40096a:	d009      	beq.n	400980 <ili93xx_draw_string+0x40>
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
  40096c:	782b      	ldrb	r3, [r5, #0]
  40096e:	4123      	asrs	r3, r4
  400970:	f013 0f01 	tst.w	r3, #1
  400974:	d0f6      	beq.n	400964 <ili93xx_draw_string+0x24>
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
  400976:	ebaa 0104 	sub.w	r1, sl, r4
  40097a:	4630      	mov	r0, r6
  40097c:	47c0      	blx	r8
  40097e:	e7f1      	b.n	400964 <ili93xx_draw_string+0x24>
		for (row = 0; row < 8; row++) {
  400980:	2407      	movs	r4, #7
				ili93xx_draw_pixel(ul_x + col, ul_y + row + 8);
  400982:	f10b 090f 	add.w	r9, fp, #15
  400986:	e002      	b.n	40098e <ili93xx_draw_string+0x4e>
  400988:	3c01      	subs	r4, #1
		for (row = 0; row < 6; row++) {
  40098a:	2c01      	cmp	r4, #1
  40098c:	d009      	beq.n	4009a2 <ili93xx_draw_string+0x62>
			if ((p_uc_charset10x14[offset1] >> (7 - row)) & 0x1) {
  40098e:	787b      	ldrb	r3, [r7, #1]
  400990:	4123      	asrs	r3, r4
  400992:	f013 0f01 	tst.w	r3, #1
  400996:	d0f7      	beq.n	400988 <ili93xx_draw_string+0x48>
				ili93xx_draw_pixel(ul_x + col, ul_y + row + 8);
  400998:	eba9 0104 	sub.w	r1, r9, r4
  40099c:	4630      	mov	r0, r6
  40099e:	47c0      	blx	r8
  4009a0:	e7f2      	b.n	400988 <ili93xx_draw_string+0x48>
  4009a2:	3502      	adds	r5, #2
  4009a4:	3601      	adds	r6, #1
	for (col = 0; col < 10; col++) {
  4009a6:	9b00      	ldr	r3, [sp, #0]
  4009a8:	42b3      	cmp	r3, r6
  4009aa:	d002      	beq.n	4009b2 <ili93xx_draw_string+0x72>
	offset = ((uint32_t)uc_c - 0x20) * 20;
  4009ac:	2407      	movs	r4, #7
  4009ae:	462f      	mov	r7, r5
  4009b0:	e7dc      	b.n	40096c <ili93xx_draw_string+0x2c>
			/**
			 * Draw the character and place cursor right after (font
			 * width + 2)
			 */
			ili93xx_draw_char(ul_x, ul_y, *p_str);
			ul_x += gfont.width + 2;
  4009b2:	9b01      	ldr	r3, [sp, #4]
  4009b4:	330c      	adds	r3, #12
  4009b6:	9301      	str	r3, [sp, #4]
	while (*p_str != 0) {
  4009b8:	9a02      	ldr	r2, [sp, #8]
  4009ba:	f812 3f01 	ldrb.w	r3, [r2, #1]!
  4009be:	9202      	str	r2, [sp, #8]
  4009c0:	b17b      	cbz	r3, 4009e2 <ili93xx_draw_string+0xa2>
		if (*p_str == '\n') {
  4009c2:	2b0a      	cmp	r3, #10
  4009c4:	d0c9      	beq.n	40095a <ili93xx_draw_string+0x1a>
	offset = ((uint32_t)uc_c - 0x20) * 20;
  4009c6:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  4009ca:	4d07      	ldr	r5, [pc, #28]	; (4009e8 <ili93xx_draw_string+0xa8>)
  4009cc:	eb05 0383 	add.w	r3, r5, r3, lsl #2
  4009d0:	f5a3 7520 	sub.w	r5, r3, #640	; 0x280
  4009d4:	9e01      	ldr	r6, [sp, #4]
  4009d6:	4633      	mov	r3, r6
  4009d8:	330a      	adds	r3, #10
  4009da:	9300      	str	r3, [sp, #0]
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
  4009dc:	f10b 0a07 	add.w	sl, fp, #7
  4009e0:	e7e4      	b.n	4009ac <ili93xx_draw_string+0x6c>
		}

		p_str++;
	}
}
  4009e2:	b005      	add	sp, #20
  4009e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4009e8:	004073fc 	.word	0x004073fc
  4009ec:	004007fd 	.word	0x004007fd

004009f0 <adc_init>:
 *
 * \return 0 on success.
 */
uint32_t adc_init(Adc *p_adc, const uint32_t ul_mck,
		const uint32_t ul_adc_clock, const enum adc_startup_time startup)
{
  4009f0:	b430      	push	{r4, r5}
	uint32_t ul_prescal;

	/*  Reset the controller. */
	p_adc->ADC_CR = ADC_CR_SWRST;
  4009f2:	2401      	movs	r4, #1
  4009f4:	6004      	str	r4, [r0, #0]

	/* Reset Mode Register. */
	p_adc->ADC_MR = 0;
  4009f6:	2400      	movs	r4, #0
  4009f8:	6044      	str	r4, [r0, #4]

	/* Reset PDC transfer. */
	p_adc->ADC_PTCR = (ADC_PTCR_RXTDIS | ADC_PTCR_TXTDIS);
  4009fa:	f240 2502 	movw	r5, #514	; 0x202
  4009fe:	f8c0 5120 	str.w	r5, [r0, #288]	; 0x120
	p_adc->ADC_RCR = 0;
  400a02:	f8c0 4104 	str.w	r4, [r0, #260]	; 0x104
	p_adc->ADC_RNCR = 0;
  400a06:	f8c0 4114 	str.w	r4, [r0, #276]	; 0x114

	ul_prescal = ul_mck / (2 * ul_adc_clock) - 1;
	p_adc->ADC_MR |= ADC_MR_PRESCAL(ul_prescal) | startup;
  400a0a:	6845      	ldr	r5, [r0, #4]
	ul_prescal = ul_mck / (2 * ul_adc_clock) - 1;
  400a0c:	0052      	lsls	r2, r2, #1
  400a0e:	fbb1 f2f2 	udiv	r2, r1, r2
  400a12:	3a01      	subs	r2, #1
	p_adc->ADC_MR |= ADC_MR_PRESCAL(ul_prescal) | startup;
  400a14:	0212      	lsls	r2, r2, #8
  400a16:	b292      	uxth	r2, r2
  400a18:	432b      	orrs	r3, r5
  400a1a:	431a      	orrs	r2, r3
  400a1c:	6042      	str	r2, [r0, #4]
	return 0;
}
  400a1e:	4620      	mov	r0, r4
  400a20:	bc30      	pop	{r4, r5}
  400a22:	4770      	bx	lr

00400a24 <adc_configure_trigger>:
 *
 */
void adc_configure_trigger(Adc *p_adc, const enum adc_trigger_t trigger,
		uint8_t uc_freerun)
{
	p_adc->ADC_MR |= trigger | ((uc_freerun << 7) & ADC_MR_FREERUN);
  400a24:	6843      	ldr	r3, [r0, #4]
  400a26:	01d2      	lsls	r2, r2, #7
  400a28:	b2d2      	uxtb	r2, r2
  400a2a:	4319      	orrs	r1, r3
  400a2c:	430a      	orrs	r2, r1
  400a2e:	6042      	str	r2, [r0, #4]
  400a30:	4770      	bx	lr

00400a32 <adc_configure_timing>:
 * \param uc_settling Analog settling time = (uc_settling + 1) / ADC clock.
 * \param uc_transfer Data transfer time = (uc_transfer * 2 + 3) / ADC clock.
 */
void adc_configure_timing(Adc *p_adc, const uint8_t uc_tracking,
		const enum adc_settling_time_t settling,const uint8_t uc_transfer)
{
  400a32:	b410      	push	{r4}
	p_adc->ADC_MR |= ADC_MR_TRANSFER(uc_transfer)
  400a34:	6844      	ldr	r4, [r0, #4]
			| settling | ADC_MR_TRACKTIM(uc_tracking);
  400a36:	0609      	lsls	r1, r1, #24
  400a38:	f001 6170 	and.w	r1, r1, #251658240	; 0xf000000
	p_adc->ADC_MR |= ADC_MR_TRANSFER(uc_transfer)
  400a3c:	4321      	orrs	r1, r4
  400a3e:	430a      	orrs	r2, r1
  400a40:	0719      	lsls	r1, r3, #28
  400a42:	f001 5140 	and.w	r1, r1, #805306368	; 0x30000000
  400a46:	4311      	orrs	r1, r2
  400a48:	6041      	str	r1, [r0, #4]
}
  400a4a:	bc10      	pop	{r4}
  400a4c:	4770      	bx	lr

00400a4e <adc_start>:
 * \param p_adc Pointer to an ADC instance.
 */

void adc_start(Adc *p_adc)
{
	p_adc->ADC_CR = ADC_CR_START;
  400a4e:	2302      	movs	r3, #2
  400a50:	6003      	str	r3, [r0, #0]
  400a52:	4770      	bx	lr

00400a54 <adc_enable_channel>:
 * \param p_adc Pointer to an ADC instance.
 * \param adc_ch ADC channel number.
 */
void adc_enable_channel(Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
	p_adc->ADC_CHER = 1 << adc_ch;
  400a54:	2301      	movs	r3, #1
  400a56:	fa03 f101 	lsl.w	r1, r3, r1
  400a5a:	6101      	str	r1, [r0, #16]
  400a5c:	4770      	bx	lr

00400a5e <adc_get_channel_value>:
 */
uint32_t adc_get_channel_value(const Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
	uint32_t ul_data = 0;

	if (15 >= adc_ch) {
  400a5e:	290f      	cmp	r1, #15
		ul_data = *(p_adc->ADC_CDR + adc_ch);
  400a60:	bf9a      	itte	ls
  400a62:	3050      	addls	r0, #80	; 0x50
  400a64:	f850 0021 	ldrls.w	r0, [r0, r1, lsl #2]
	uint32_t ul_data = 0;
  400a68:	2000      	movhi	r0, #0
	}

	return ul_data;
}
  400a6a:	4770      	bx	lr

00400a6c <adc_enable_interrupt>:
 * \param p_adc Pointer to an ADC instance.
 * \param ul_source Interrupts to be enabled.
 */
void adc_enable_interrupt(Adc *p_adc, const uint32_t ul_source)
{
	p_adc->ADC_IER = ul_source;
  400a6c:	6241      	str	r1, [r0, #36]	; 0x24
  400a6e:	4770      	bx	lr

00400a70 <adc_get_status>:
 *
 * \return ADC status structure.
 */
uint32_t adc_get_status(const Adc *p_adc)
{
	return p_adc->ADC_ISR;
  400a70:	6b00      	ldr	r0, [r0, #48]	; 0x30
}
  400a72:	4770      	bx	lr

00400a74 <smc_set_setup_timing>:
 * \param ul_setup_timing Setup timing for NWE, NCS, NRD.
 */
void smc_set_setup_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_setup_timing)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_SETUP = ul_setup_timing;
  400a74:	0109      	lsls	r1, r1, #4
  400a76:	5042      	str	r2, [r0, r1]
  400a78:	4770      	bx	lr

00400a7a <smc_set_pulse_timing>:
 * \param ul_pulse_timing Pulse timing for NWE,NCS,NRD.
 */
void smc_set_pulse_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_pulse_timing)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_PULSE = ul_pulse_timing;
  400a7a:	eb00 1101 	add.w	r1, r0, r1, lsl #4
  400a7e:	604a      	str	r2, [r1, #4]
  400a80:	4770      	bx	lr

00400a82 <smc_set_cycle_timing>:
 * \param ul_cycle_timing Cycle timing for NWE and NRD.
 */
void smc_set_cycle_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_cycle_timing)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_CYCLE = ul_cycle_timing;
  400a82:	eb00 1101 	add.w	r1, r0, r1, lsl #4
  400a86:	608a      	str	r2, [r1, #8]
  400a88:	4770      	bx	lr

00400a8a <smc_set_mode>:
 * \param ul_cs Chip select number to be set.
 * \param ul_mode SMC mode.
 */
void smc_set_mode(Smc *p_smc, uint32_t ul_cs, uint32_t ul_mode)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_MODE = ul_mode;
  400a8a:	eb00 1101 	add.w	r1, r0, r1, lsl #4
  400a8e:	60ca      	str	r2, [r1, #12]
  400a90:	4770      	bx	lr

00400a92 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  400a92:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400a94:	0189      	lsls	r1, r1, #6
  400a96:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  400a98:	2402      	movs	r4, #2
  400a9a:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  400a9c:	f04f 31ff 	mov.w	r1, #4294967295
  400aa0:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  400aa2:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  400aa4:	605a      	str	r2, [r3, #4]
}
  400aa6:	bc10      	pop	{r4}
  400aa8:	4770      	bx	lr

00400aaa <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  400aaa:	0189      	lsls	r1, r1, #6
  400aac:	2305      	movs	r3, #5
  400aae:	5043      	str	r3, [r0, r1]
  400ab0:	4770      	bx	lr

00400ab2 <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  400ab2:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  400ab6:	61ca      	str	r2, [r1, #28]
  400ab8:	4770      	bx	lr

00400aba <tc_enable_interrupt>:

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400aba:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	tc_channel->TC_IER = ul_sources;
  400abe:	624a      	str	r2, [r1, #36]	; 0x24
  400ac0:	4770      	bx	lr

00400ac2 <tc_get_status>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400ac2:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
  400ac6:	6a08      	ldr	r0, [r1, #32]
}
  400ac8:	4770      	bx	lr

00400aca <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  400aca:	b4f0      	push	{r4, r5, r6, r7}
  400acc:	b086      	sub	sp, #24
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  400ace:	2402      	movs	r4, #2
  400ad0:	9401      	str	r4, [sp, #4]
  400ad2:	2408      	movs	r4, #8
  400ad4:	9402      	str	r4, [sp, #8]
  400ad6:	2420      	movs	r4, #32
  400ad8:	9403      	str	r4, [sp, #12]
  400ada:	2480      	movs	r4, #128	; 0x80
  400adc:	9404      	str	r4, [sp, #16]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
  400ade:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  400ae0:	0be4      	lsrs	r4, r4, #15
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  400ae2:	9405      	str	r4, [sp, #20]
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
		ul_low  = ul_high / TC_DIV_FACTOR;
		if (ul_freq > ul_high) {
  400ae4:	ebb0 0f51 	cmp.w	r0, r1, lsr #1
  400ae8:	d814      	bhi.n	400b14 <tc_find_mck_divisor+0x4a>
  400aea:	0c4c      	lsrs	r4, r1, #17
			return 0;
		} else if (ul_freq >= ul_low) {
  400aec:	42a0      	cmp	r0, r4
  400aee:	d217      	bcs.n	400b20 <tc_find_mck_divisor+0x56>
  400af0:	2501      	movs	r5, #1
		ul_high = ul_mck / divisors[ul_index];
  400af2:	af01      	add	r7, sp, #4
  400af4:	f857 4025 	ldr.w	r4, [r7, r5, lsl #2]
  400af8:	fbb1 f4f4 	udiv	r4, r1, r4
		ul_low  = ul_high / TC_DIV_FACTOR;
  400afc:	0c26      	lsrs	r6, r4, #16
		if (ul_freq > ul_high) {
  400afe:	4284      	cmp	r4, r0
  400b00:	d30a      	bcc.n	400b18 <tc_find_mck_divisor+0x4e>
		} else if (ul_freq >= ul_low) {
  400b02:	4286      	cmp	r6, r0
  400b04:	d90d      	bls.n	400b22 <tc_find_mck_divisor+0x58>
			ul_index++) {
  400b06:	3501      	adds	r5, #1
	for (ul_index = 0;
  400b08:	2d05      	cmp	r5, #5
  400b0a:	d1f3      	bne.n	400af4 <tc_find_mck_divisor+0x2a>
			break;
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
		return 0;
  400b0c:	2000      	movs	r0, #0
	if (p_ultcclks) {
		*p_ultcclks = ul_index;
	}

	return 1;
}
  400b0e:	b006      	add	sp, #24
  400b10:	bcf0      	pop	{r4, r5, r6, r7}
  400b12:	4770      	bx	lr
			return 0;
  400b14:	2000      	movs	r0, #0
  400b16:	e7fa      	b.n	400b0e <tc_find_mck_divisor+0x44>
  400b18:	2000      	movs	r0, #0
  400b1a:	e7f8      	b.n	400b0e <tc_find_mck_divisor+0x44>
	return 1;
  400b1c:	2001      	movs	r0, #1
  400b1e:	e7f6      	b.n	400b0e <tc_find_mck_divisor+0x44>
	for (ul_index = 0;
  400b20:	2500      	movs	r5, #0
	if (p_uldiv) {
  400b22:	b12a      	cbz	r2, 400b30 <tc_find_mck_divisor+0x66>
		*p_uldiv = divisors[ul_index];
  400b24:	a906      	add	r1, sp, #24
  400b26:	eb01 0185 	add.w	r1, r1, r5, lsl #2
  400b2a:	f851 1c14 	ldr.w	r1, [r1, #-20]
  400b2e:	6011      	str	r1, [r2, #0]
	if (p_ultcclks) {
  400b30:	2b00      	cmp	r3, #0
  400b32:	d0f3      	beq.n	400b1c <tc_find_mck_divisor+0x52>
		*p_ultcclks = ul_index;
  400b34:	601d      	str	r5, [r3, #0]
	return 1;
  400b36:	2001      	movs	r0, #1
  400b38:	e7e9      	b.n	400b0e <tc_find_mck_divisor+0x44>

00400b3a <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  400b3a:	6943      	ldr	r3, [r0, #20]
  400b3c:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  400b40:	bf1d      	ittte	ne
  400b42:	f3c1 0108 	ubfxne	r1, r1, #0, #9
  400b46:	61c1      	strne	r1, [r0, #28]
	return 0;
  400b48:	2000      	movne	r0, #0
		return 1;
  400b4a:	2001      	moveq	r0, #1
}
  400b4c:	4770      	bx	lr

00400b4e <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  400b4e:	6943      	ldr	r3, [r0, #20]
  400b50:	f013 0f01 	tst.w	r3, #1
  400b54:	d005      	beq.n	400b62 <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  400b56:	6983      	ldr	r3, [r0, #24]
  400b58:	f3c3 0308 	ubfx	r3, r3, #0, #9
  400b5c:	600b      	str	r3, [r1, #0]

	return 0;
  400b5e:	2000      	movs	r0, #0
  400b60:	4770      	bx	lr
		return 1;
  400b62:	2001      	movs	r0, #1
}
  400b64:	4770      	bx	lr
	...

00400b68 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  400b68:	3801      	subs	r0, #1
  400b6a:	2802      	cmp	r0, #2
  400b6c:	d815      	bhi.n	400b9a <_write+0x32>
{
  400b6e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400b72:	460e      	mov	r6, r1
  400b74:	4614      	mov	r4, r2
		return -1;
	}

	for (; len != 0; --len) {
  400b76:	b19a      	cbz	r2, 400ba0 <_write+0x38>
  400b78:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  400b7a:	f8df 8038 	ldr.w	r8, [pc, #56]	; 400bb4 <_write+0x4c>
  400b7e:	4f0c      	ldr	r7, [pc, #48]	; (400bb0 <_write+0x48>)
  400b80:	f8d8 0000 	ldr.w	r0, [r8]
  400b84:	f815 1b01 	ldrb.w	r1, [r5], #1
  400b88:	683b      	ldr	r3, [r7, #0]
  400b8a:	4798      	blx	r3
  400b8c:	2800      	cmp	r0, #0
  400b8e:	db0a      	blt.n	400ba6 <_write+0x3e>
  400b90:	1ba8      	subs	r0, r5, r6
	for (; len != 0; --len) {
  400b92:	3c01      	subs	r4, #1
  400b94:	d1f4      	bne.n	400b80 <_write+0x18>
  400b96:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  400b9a:	f04f 30ff 	mov.w	r0, #4294967295
  400b9e:	4770      	bx	lr
	for (; len != 0; --len) {
  400ba0:	4610      	mov	r0, r2
  400ba2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -1;
  400ba6:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  400baa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400bae:	bf00      	nop
  400bb0:	20000e70 	.word	0x20000e70
  400bb4:	20000e74 	.word	0x20000e74

00400bb8 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  400bb8:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  400bba:	23ac      	movs	r3, #172	; 0xac
  400bbc:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  400bbe:	680b      	ldr	r3, [r1, #0]
  400bc0:	684a      	ldr	r2, [r1, #4]
  400bc2:	fbb3 f3f2 	udiv	r3, r3, r2
  400bc6:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  400bc8:	1e5c      	subs	r4, r3, #1
  400bca:	f64f 72fe 	movw	r2, #65534	; 0xfffe
  400bce:	4294      	cmp	r4, r2
  400bd0:	d80b      	bhi.n	400bea <uart_init+0x32>
		return 1;

	p_uart->UART_BRGR = cd;
  400bd2:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  400bd4:	688b      	ldr	r3, [r1, #8]
  400bd6:	6043      	str	r3, [r0, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
  400bd8:	f240 2302 	movw	r3, #514	; 0x202
  400bdc:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  400be0:	2350      	movs	r3, #80	; 0x50
  400be2:	6003      	str	r3, [r0, #0]

	return 0;
  400be4:	2000      	movs	r0, #0
}
  400be6:	bc10      	pop	{r4}
  400be8:	4770      	bx	lr
		return 1;
  400bea:	2001      	movs	r0, #1
  400bec:	e7fb      	b.n	400be6 <uart_init+0x2e>

00400bee <uart_enable_interrupt>:
 * \param p_uart Pointer to a UART instance.
 *  \param ul_sources Interrupts to be enabled.
 */
void uart_enable_interrupt(Uart *p_uart, uint32_t ul_sources)
{
	p_uart->UART_IER = ul_sources;
  400bee:	6081      	str	r1, [r0, #8]
  400bf0:	4770      	bx	lr

00400bf2 <uart_get_status>:
 *
 * \return The current UART status.
 */
uint32_t uart_get_status(Uart *p_uart)
{
	return p_uart->UART_SR;
  400bf2:	6940      	ldr	r0, [r0, #20]
}
  400bf4:	4770      	bx	lr

00400bf6 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  400bf6:	6943      	ldr	r3, [r0, #20]
  400bf8:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  400bfc:	bf1a      	itte	ne
  400bfe:	61c1      	strne	r1, [r0, #28]
	return 0;
  400c00:	2000      	movne	r0, #0
		return 1;
  400c02:	2001      	moveq	r0, #1
}
  400c04:	4770      	bx	lr

00400c06 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  400c06:	6943      	ldr	r3, [r0, #20]
  400c08:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  400c0c:	bf1d      	ittte	ne
  400c0e:	6983      	ldrne	r3, [r0, #24]
  400c10:	700b      	strbne	r3, [r1, #0]
	return 0;
  400c12:	2000      	movne	r0, #0
		return 1;
  400c14:	2001      	moveq	r0, #1
}
  400c16:	4770      	bx	lr

00400c18 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400c18:	b510      	push	{r4, lr}
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  400c1a:	480e      	ldr	r0, [pc, #56]	; (400c54 <sysclk_init+0x3c>)
  400c1c:	4b0e      	ldr	r3, [pc, #56]	; (400c58 <sysclk_init+0x40>)
  400c1e:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400c20:	213e      	movs	r1, #62	; 0x3e
  400c22:	2000      	movs	r0, #0
  400c24:	4b0d      	ldr	r3, [pc, #52]	; (400c5c <sysclk_init+0x44>)
  400c26:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400c28:	4c0d      	ldr	r4, [pc, #52]	; (400c60 <sysclk_init+0x48>)
  400c2a:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  400c2c:	2800      	cmp	r0, #0
  400c2e:	d0fc      	beq.n	400c2a <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400c30:	4b0c      	ldr	r3, [pc, #48]	; (400c64 <sysclk_init+0x4c>)
  400c32:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400c34:	4a0c      	ldr	r2, [pc, #48]	; (400c68 <sysclk_init+0x50>)
  400c36:	4b0d      	ldr	r3, [pc, #52]	; (400c6c <sysclk_init+0x54>)
  400c38:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
  400c3a:	4c0d      	ldr	r4, [pc, #52]	; (400c70 <sysclk_init+0x58>)
  400c3c:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400c3e:	2800      	cmp	r0, #0
  400c40:	d0fc      	beq.n	400c3c <sysclk_init+0x24>

		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400c42:	2010      	movs	r0, #16
  400c44:	4b0b      	ldr	r3, [pc, #44]	; (400c74 <sysclk_init+0x5c>)
  400c46:	4798      	blx	r3
		pmc_switch_mck_to_pllbck(CONFIG_SYSCLK_PRES);
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400c48:	4b0b      	ldr	r3, [pc, #44]	; (400c78 <sysclk_init+0x60>)
  400c4a:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400c4c:	4801      	ldr	r0, [pc, #4]	; (400c54 <sysclk_init+0x3c>)
  400c4e:	4b02      	ldr	r3, [pc, #8]	; (400c58 <sysclk_init+0x40>)
  400c50:	4798      	blx	r3
  400c52:	bd10      	pop	{r4, pc}
  400c54:	07270e00 	.word	0x07270e00
  400c58:	0040148d 	.word	0x0040148d
  400c5c:	004011f5 	.word	0x004011f5
  400c60:	00401249 	.word	0x00401249
  400c64:	00401259 	.word	0x00401259
  400c68:	20133f01 	.word	0x20133f01
  400c6c:	400e0400 	.word	0x400e0400
  400c70:	00401269 	.word	0x00401269
  400c74:	00401191 	.word	0x00401191
  400c78:	0040137d 	.word	0x0040137d

00400c7c <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
  400c7c:	b538      	push	{r3, r4, r5, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400c7e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400c82:	4b46      	ldr	r3, [pc, #280]	; (400d9c <board_init+0x120>)
  400c84:	605a      	str	r2, [r3, #4]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400c86:	200b      	movs	r0, #11
  400c88:	4c45      	ldr	r4, [pc, #276]	; (400da0 <board_init+0x124>)
  400c8a:	47a0      	blx	r4
  400c8c:	200c      	movs	r0, #12
  400c8e:	47a0      	blx	r4
  400c90:	200d      	movs	r0, #13
  400c92:	47a0      	blx	r4
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();

	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
  400c94:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400c98:	2013      	movs	r0, #19
  400c9a:	4c42      	ldr	r4, [pc, #264]	; (400da4 <board_init+0x128>)
  400c9c:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
  400c9e:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400ca2:	2014      	movs	r0, #20
  400ca4:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
  400ca6:	4940      	ldr	r1, [pc, #256]	; (400da8 <board_init+0x12c>)
  400ca8:	2023      	movs	r0, #35	; 0x23
  400caa:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
  400cac:	493f      	ldr	r1, [pc, #252]	; (400dac <board_init+0x130>)
  400cae:	204c      	movs	r0, #76	; 0x4c
  400cb0:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART0_PIO, PINS_UART0, PINS_UART0_FLAGS);
  400cb2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  400cb6:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  400cba:	483d      	ldr	r0, [pc, #244]	; (400db0 <board_init+0x134>)
  400cbc:	4b3d      	ldr	r3, [pc, #244]	; (400db4 <board_init+0x138>)
  400cbe:	4798      	blx	r3
#endif

	/* Configure ADC example pins */
#ifdef CONF_BOARD_ADC
	/* TC TIOA configuration */
	gpio_configure_pin(PIN_TC0_TIOA0,PIN_TC0_TIOA0_FLAGS);
  400cc0:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400cc4:	2000      	movs	r0, #0
  400cc6:	47a0      	blx	r4

	/* ADC Trigger configuration */
	gpio_configure_pin(PINS_ADC_TRIG, PINS_ADC_TRIG_FLAG);
  400cc8:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400ccc:	2008      	movs	r0, #8
  400cce:	47a0      	blx	r4

	/* PWMH0 configuration */
	gpio_configure_pin(PIN_PWMC_PWMH0_TRIG, PIN_PWMC_PWMH0_TRIG_FLAG);
  400cd0:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400cd4:	2052      	movs	r0, #82	; 0x52
  400cd6:	47a0      	blx	r4
	gpio_configure_pin(TWI1_CLK_GPIO, TWI1_CLK_FLAGS);
#endif

	/* Configure SPI pins */
#ifdef CONF_BOARD_SPI
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  400cd8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400cdc:	200c      	movs	r0, #12
  400cde:	47a0      	blx	r4
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  400ce0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400ce4:	200d      	movs	r0, #13
  400ce6:	47a0      	blx	r4
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  400ce8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400cec:	200e      	movs	r0, #14
  400cee:	47a0      	blx	r4
	 * Hence a different PIN should be selected using the CONF_BOARD_SPI_NPCS_GPIO and
	 * CONF_BOARD_SPI_NPCS_FLAGS macros.
	 */

#  ifdef CONF_BOARD_SPI_NPCS0
	gpio_configure_pin(SPI_NPCS0_GPIO, SPI_NPCS0_FLAGS);
  400cf0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400cf4:	200b      	movs	r0, #11
  400cf6:	47a0      	blx	r4
#  endif
#endif /* CONF_BOARD_SPI */

#ifdef CONF_BOARD_USART_RXD
	/* Configure USART RXD pin */
	gpio_configure_pin(PIN_USART1_RXD_IDX, PIN_USART1_RXD_FLAGS);
  400cf8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400cfc:	2015      	movs	r0, #21
  400cfe:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_USART_TXD
	/* Configure USART TXD pin */
	gpio_configure_pin(PIN_USART1_TXD_IDX, PIN_USART1_TXD_FLAGS);
  400d00:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400d04:	2016      	movs	r0, #22
  400d06:	47a0      	blx	r4
	gpio_configure_pin(PIN_USART1_SCK_IDX, PIN_USART1_SCK_FLAGS);
#endif

#ifdef CONF_BOARD_ADM3312_EN
	/* Configure ADM33312 enable pin */
	gpio_configure_pin(PIN_USART1_EN_IDX, PIN_USART1_EN_FLAGS);
  400d08:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  400d0c:	2017      	movs	r0, #23
  400d0e:	47a0      	blx	r4
	gpio_set_pin_low(PIN_USART1_EN_IDX);
  400d10:	2017      	movs	r0, #23
  400d12:	4b29      	ldr	r3, [pc, #164]	; (400db8 <board_init+0x13c>)
  400d14:	4798      	blx	r3
	gpio_set_pin_low(PIN_RE_IDX);
#endif

#if defined(CONF_BOARD_ILI9325) || defined(CONF_BOARD_ILI93XX)
	/* Configure LCD EBI pins */
	gpio_configure_pin(PIN_EBI_DATA_BUS_D0, PIN_EBI_DATA_BUS_FLAGS);
  400d16:	4d29      	ldr	r5, [pc, #164]	; (400dbc <board_init+0x140>)
  400d18:	4629      	mov	r1, r5
  400d1a:	2040      	movs	r0, #64	; 0x40
  400d1c:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D1, PIN_EBI_DATA_BUS_FLAGS);
  400d1e:	4629      	mov	r1, r5
  400d20:	2041      	movs	r0, #65	; 0x41
  400d22:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D2, PIN_EBI_DATA_BUS_FLAGS);
  400d24:	4629      	mov	r1, r5
  400d26:	2042      	movs	r0, #66	; 0x42
  400d28:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D3, PIN_EBI_DATA_BUS_FLAGS);
  400d2a:	4629      	mov	r1, r5
  400d2c:	2043      	movs	r0, #67	; 0x43
  400d2e:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D4, PIN_EBI_DATA_BUS_FLAGS);
  400d30:	4629      	mov	r1, r5
  400d32:	2044      	movs	r0, #68	; 0x44
  400d34:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D5, PIN_EBI_DATA_BUS_FLAGS);
  400d36:	4629      	mov	r1, r5
  400d38:	2045      	movs	r0, #69	; 0x45
  400d3a:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D6, PIN_EBI_DATA_BUS_FLAGS);
  400d3c:	4629      	mov	r1, r5
  400d3e:	2046      	movs	r0, #70	; 0x46
  400d40:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D7, PIN_EBI_DATA_BUS_FLAGS);
  400d42:	4629      	mov	r1, r5
  400d44:	2047      	movs	r0, #71	; 0x47
  400d46:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NRD, PIN_EBI_NRD_FLAGS);
  400d48:	4629      	mov	r1, r5
  400d4a:	204b      	movs	r0, #75	; 0x4b
  400d4c:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NWE, PIN_EBI_NWE_FLAGS);
  400d4e:	4629      	mov	r1, r5
  400d50:	2048      	movs	r0, #72	; 0x48
  400d52:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NCS1, PIN_EBI_NCS1_FLAGS);
  400d54:	4629      	mov	r1, r5
  400d56:	204f      	movs	r0, #79	; 0x4f
  400d58:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_LCD_RS, PIN_EBI_LCD_RS_FLAGS);
  400d5a:	4629      	mov	r1, r5
  400d5c:	2053      	movs	r0, #83	; 0x53
  400d5e:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_AAT3155
	/* Configure Backlight control pin */
	gpio_configure_pin(BOARD_AAT31XX_SET_GPIO, BOARD_AAT31XX_SET_FLAGS);
  400d60:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  400d64:	204d      	movs	r0, #77	; 0x4d
  400d66:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_ADS7843
	/* Configure Touchscreen SPI pins */
	gpio_configure_pin(BOARD_ADS7843_IRQ_GPIO,BOARD_ADS7843_IRQ_FLAGS);
  400d68:	f105 5500 	add.w	r5, r5, #536870912	; 0x20000000
  400d6c:	4629      	mov	r1, r5
  400d6e:	2010      	movs	r0, #16
  400d70:	47a0      	blx	r4
	gpio_configure_pin(BOARD_ADS7843_BUSY_GPIO, BOARD_ADS7843_BUSY_FLAGS);
  400d72:	4629      	mov	r1, r5
  400d74:	2011      	movs	r0, #17
  400d76:	47a0      	blx	r4
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  400d78:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400d7c:	200c      	movs	r0, #12
  400d7e:	47a0      	blx	r4
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  400d80:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400d84:	200d      	movs	r0, #13
  400d86:	47a0      	blx	r4
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  400d88:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400d8c:	200e      	movs	r0, #14
  400d8e:	47a0      	blx	r4
	gpio_configure_pin(SPI_NPCS0_GPIO, SPI_NPCS0_FLAGS);
  400d90:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400d94:	200b      	movs	r0, #11
  400d96:	47a0      	blx	r4
  400d98:	bd38      	pop	{r3, r4, r5, pc}
  400d9a:	bf00      	nop
  400d9c:	400e1450 	.word	0x400e1450
  400da0:	00401279 	.word	0x00401279
  400da4:	00400ef5 	.word	0x00400ef5
  400da8:	28000079 	.word	0x28000079
  400dac:	28000059 	.word	0x28000059
  400db0:	400e0e00 	.word	0x400e0e00
  400db4:	00401015 	.word	0x00401015
  400db8:	00400eb9 	.word	0x00400eb9
  400dbc:	08000001 	.word	0x08000001

00400dc0 <pio_set>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_SODR = ul_mask;
  400dc0:	6301      	str	r1, [r0, #48]	; 0x30
  400dc2:	4770      	bx	lr

00400dc4 <pio_clear>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_CODR = ul_mask;
  400dc4:	6341      	str	r1, [r0, #52]	; 0x34
  400dc6:	4770      	bx	lr

00400dc8 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400dc8:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400dca:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400dce:	d039      	beq.n	400e44 <pio_set_peripheral+0x7c>
  400dd0:	d813      	bhi.n	400dfa <pio_set_peripheral+0x32>
  400dd2:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400dd6:	d025      	beq.n	400e24 <pio_set_peripheral+0x5c>
  400dd8:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400ddc:	d10a      	bne.n	400df4 <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400dde:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400de0:	4313      	orrs	r3, r2
  400de2:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400de4:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400de6:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400de8:	400b      	ands	r3, r1
  400dea:	ea23 0302 	bic.w	r3, r3, r2
  400dee:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400df0:	6042      	str	r2, [r0, #4]
  400df2:	4770      	bx	lr
	switch (ul_type) {
  400df4:	2900      	cmp	r1, #0
  400df6:	d1fb      	bne.n	400df0 <pio_set_peripheral+0x28>
  400df8:	4770      	bx	lr
  400dfa:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400dfe:	d020      	beq.n	400e42 <pio_set_peripheral+0x7a>
  400e00:	d809      	bhi.n	400e16 <pio_set_peripheral+0x4e>
  400e02:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400e06:	d1f3      	bne.n	400df0 <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  400e08:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400e0a:	4313      	orrs	r3, r2
  400e0c:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400e0e:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400e10:	4313      	orrs	r3, r2
  400e12:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400e14:	e7ec      	b.n	400df0 <pio_set_peripheral+0x28>
	switch (ul_type) {
  400e16:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400e1a:	d012      	beq.n	400e42 <pio_set_peripheral+0x7a>
  400e1c:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400e20:	d00f      	beq.n	400e42 <pio_set_peripheral+0x7a>
  400e22:	e7e5      	b.n	400df0 <pio_set_peripheral+0x28>
{
  400e24:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  400e26:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400e28:	6f04      	ldr	r4, [r0, #112]	; 0x70
  400e2a:	43d3      	mvns	r3, r2
  400e2c:	4021      	ands	r1, r4
  400e2e:	461c      	mov	r4, r3
  400e30:	4019      	ands	r1, r3
  400e32:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400e34:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400e36:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400e38:	400b      	ands	r3, r1
  400e3a:	4023      	ands	r3, r4
  400e3c:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  400e3e:	6042      	str	r2, [r0, #4]
}
  400e40:	bc10      	pop	{r4}
  400e42:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  400e44:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400e46:	6f01      	ldr	r1, [r0, #112]	; 0x70
  400e48:	400b      	ands	r3, r1
  400e4a:	ea23 0302 	bic.w	r3, r3, r2
  400e4e:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400e50:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400e52:	4313      	orrs	r3, r2
  400e54:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400e56:	e7cb      	b.n	400df0 <pio_set_peripheral+0x28>

00400e58 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400e58:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400e5a:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
  400e5e:	bf14      	ite	ne
  400e60:	6641      	strne	r1, [r0, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400e62:	6601      	streq	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400e64:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
  400e68:	bf14      	ite	ne
  400e6a:	6201      	strne	r1, [r0, #32]
		p_pio->PIO_IFDR = ul_mask;
  400e6c:	6241      	streq	r1, [r0, #36]	; 0x24
	if (ul_attribute & PIO_DEGLITCH) {
  400e6e:	f012 0f02 	tst.w	r2, #2
  400e72:	d107      	bne.n	400e84 <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  400e74:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_IFSCER = ul_mask;
  400e78:	bf18      	it	ne
  400e7a:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
	p_pio->PIO_ODR = ul_mask;
  400e7e:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  400e80:	6001      	str	r1, [r0, #0]
  400e82:	4770      	bx	lr
		p_pio->PIO_IFSCDR = ul_mask;
  400e84:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
  400e88:	e7f9      	b.n	400e7e <pio_set_input+0x26>

00400e8a <pio_set_output>:
{
  400e8a:	b410      	push	{r4}
  400e8c:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  400e8e:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400e90:	b944      	cbnz	r4, 400ea4 <pio_set_output+0x1a>
		p_pio->PIO_PUDR = ul_mask;
  400e92:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  400e94:	b143      	cbz	r3, 400ea8 <pio_set_output+0x1e>
		p_pio->PIO_MDER = ul_mask;
  400e96:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  400e98:	b942      	cbnz	r2, 400eac <pio_set_output+0x22>
		p_pio->PIO_CODR = ul_mask;
  400e9a:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  400e9c:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  400e9e:	6001      	str	r1, [r0, #0]
}
  400ea0:	bc10      	pop	{r4}
  400ea2:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  400ea4:	6641      	str	r1, [r0, #100]	; 0x64
  400ea6:	e7f5      	b.n	400e94 <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  400ea8:	6541      	str	r1, [r0, #84]	; 0x54
  400eaa:	e7f5      	b.n	400e98 <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  400eac:	6301      	str	r1, [r0, #48]	; 0x30
  400eae:	e7f5      	b.n	400e9c <pio_set_output+0x12>

00400eb0 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400eb0:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400eb2:	4770      	bx	lr

00400eb4 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400eb4:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400eb6:	4770      	bx	lr

00400eb8 <pio_set_pin_low>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  400eb8:	0943      	lsrs	r3, r0, #5
  400eba:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  400ebe:	f203 7307 	addw	r3, r3, #1799	; 0x707
  400ec2:	025b      	lsls	r3, r3, #9
	p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  400ec4:	f000 001f 	and.w	r0, r0, #31
  400ec8:	2201      	movs	r2, #1
  400eca:	fa02 f000 	lsl.w	r0, r2, r0
  400ece:	6358      	str	r0, [r3, #52]	; 0x34
  400ed0:	4770      	bx	lr

00400ed2 <pio_toggle_pin>:
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  400ed2:	0943      	lsrs	r3, r0, #5
  400ed4:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  400ed8:	f203 7307 	addw	r3, r3, #1799	; 0x707
  400edc:	025b      	lsls	r3, r3, #9
	if (p_pio->PIO_ODSR & (1 << (ul_pin & 0x1F))) {
  400ede:	6b99      	ldr	r1, [r3, #56]	; 0x38
  400ee0:	f000 021f 	and.w	r2, r0, #31
  400ee4:	2001      	movs	r0, #1
  400ee6:	4090      	lsls	r0, r2
  400ee8:	4201      	tst	r1, r0
		p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  400eea:	bf14      	ite	ne
  400eec:	6358      	strne	r0, [r3, #52]	; 0x34
		p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
  400eee:	6318      	streq	r0, [r3, #48]	; 0x30
  400ef0:	4770      	bx	lr
	...

00400ef4 <pio_configure_pin>:
{
  400ef4:	b570      	push	{r4, r5, r6, lr}
  400ef6:	b082      	sub	sp, #8
  400ef8:	460d      	mov	r5, r1
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  400efa:	0943      	lsrs	r3, r0, #5
  400efc:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  400f00:	f203 7307 	addw	r3, r3, #1799	; 0x707
  400f04:	025c      	lsls	r4, r3, #9
	switch (ul_flags & PIO_TYPE_Msk) {
  400f06:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
  400f0a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  400f0e:	d053      	beq.n	400fb8 <pio_configure_pin+0xc4>
  400f10:	d80a      	bhi.n	400f28 <pio_configure_pin+0x34>
  400f12:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  400f16:	d02d      	beq.n	400f74 <pio_configure_pin+0x80>
  400f18:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400f1c:	d03b      	beq.n	400f96 <pio_configure_pin+0xa2>
  400f1e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  400f22:	d015      	beq.n	400f50 <pio_configure_pin+0x5c>
		return 0;
  400f24:	2000      	movs	r0, #0
  400f26:	e023      	b.n	400f70 <pio_configure_pin+0x7c>
	switch (ul_flags & PIO_TYPE_Msk) {
  400f28:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  400f2c:	d055      	beq.n	400fda <pio_configure_pin+0xe6>
  400f2e:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  400f32:	d052      	beq.n	400fda <pio_configure_pin+0xe6>
  400f34:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400f38:	d1f4      	bne.n	400f24 <pio_configure_pin+0x30>
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  400f3a:	f000 011f 	and.w	r1, r0, #31
  400f3e:	2601      	movs	r6, #1
  400f40:	462a      	mov	r2, r5
  400f42:	fa06 f101 	lsl.w	r1, r6, r1
  400f46:	4620      	mov	r0, r4
  400f48:	4b2f      	ldr	r3, [pc, #188]	; (401008 <pio_configure_pin+0x114>)
  400f4a:	4798      	blx	r3
	return 1;
  400f4c:	4630      	mov	r0, r6
		break;
  400f4e:	e00f      	b.n	400f70 <pio_configure_pin+0x7c>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  400f50:	f000 001f 	and.w	r0, r0, #31
  400f54:	2601      	movs	r6, #1
  400f56:	4086      	lsls	r6, r0
  400f58:	4632      	mov	r2, r6
  400f5a:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400f5e:	4620      	mov	r0, r4
  400f60:	4b2a      	ldr	r3, [pc, #168]	; (40100c <pio_configure_pin+0x118>)
  400f62:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400f64:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400f68:	bf14      	ite	ne
  400f6a:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400f6c:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  400f6e:	2001      	movs	r0, #1
}
  400f70:	b002      	add	sp, #8
  400f72:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  400f74:	f000 001f 	and.w	r0, r0, #31
  400f78:	2601      	movs	r6, #1
  400f7a:	4086      	lsls	r6, r0
  400f7c:	4632      	mov	r2, r6
  400f7e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400f82:	4620      	mov	r0, r4
  400f84:	4b21      	ldr	r3, [pc, #132]	; (40100c <pio_configure_pin+0x118>)
  400f86:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400f88:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400f8c:	bf14      	ite	ne
  400f8e:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400f90:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  400f92:	2001      	movs	r0, #1
  400f94:	e7ec      	b.n	400f70 <pio_configure_pin+0x7c>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  400f96:	f000 001f 	and.w	r0, r0, #31
  400f9a:	2601      	movs	r6, #1
  400f9c:	4086      	lsls	r6, r0
  400f9e:	4632      	mov	r2, r6
  400fa0:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  400fa4:	4620      	mov	r0, r4
  400fa6:	4b19      	ldr	r3, [pc, #100]	; (40100c <pio_configure_pin+0x118>)
  400fa8:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400faa:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400fae:	bf14      	ite	ne
  400fb0:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400fb2:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  400fb4:	2001      	movs	r0, #1
  400fb6:	e7db      	b.n	400f70 <pio_configure_pin+0x7c>
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  400fb8:	f000 001f 	and.w	r0, r0, #31
  400fbc:	2601      	movs	r6, #1
  400fbe:	4086      	lsls	r6, r0
  400fc0:	4632      	mov	r2, r6
  400fc2:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  400fc6:	4620      	mov	r0, r4
  400fc8:	4b10      	ldr	r3, [pc, #64]	; (40100c <pio_configure_pin+0x118>)
  400fca:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400fcc:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400fd0:	bf14      	ite	ne
  400fd2:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400fd4:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  400fd6:	2001      	movs	r0, #1
  400fd8:	e7ca      	b.n	400f70 <pio_configure_pin+0x7c>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  400fda:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  400fde:	f000 011f 	and.w	r1, r0, #31
  400fe2:	2601      	movs	r6, #1
  400fe4:	ea05 0306 	and.w	r3, r5, r6
  400fe8:	9300      	str	r3, [sp, #0]
  400fea:	f3c5 0380 	ubfx	r3, r5, #2, #1
  400fee:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  400ff2:	bf14      	ite	ne
  400ff4:	2200      	movne	r2, #0
  400ff6:	2201      	moveq	r2, #1
  400ff8:	fa06 f101 	lsl.w	r1, r6, r1
  400ffc:	4620      	mov	r0, r4
  400ffe:	4c04      	ldr	r4, [pc, #16]	; (401010 <pio_configure_pin+0x11c>)
  401000:	47a0      	blx	r4
	return 1;
  401002:	4630      	mov	r0, r6
		break;
  401004:	e7b4      	b.n	400f70 <pio_configure_pin+0x7c>
  401006:	bf00      	nop
  401008:	00400e59 	.word	0x00400e59
  40100c:	00400dc9 	.word	0x00400dc9
  401010:	00400e8b 	.word	0x00400e8b

00401014 <pio_configure_pin_group>:
{
  401014:	b570      	push	{r4, r5, r6, lr}
  401016:	b082      	sub	sp, #8
  401018:	4605      	mov	r5, r0
  40101a:	460e      	mov	r6, r1
  40101c:	4614      	mov	r4, r2
	switch (ul_flags & PIO_TYPE_Msk) {
  40101e:	f002 43f0 	and.w	r3, r2, #2013265920	; 0x78000000
  401022:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  401026:	d03d      	beq.n	4010a4 <pio_configure_pin_group+0x90>
  401028:	d80a      	bhi.n	401040 <pio_configure_pin_group+0x2c>
  40102a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  40102e:	d021      	beq.n	401074 <pio_configure_pin_group+0x60>
  401030:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  401034:	d02a      	beq.n	40108c <pio_configure_pin_group+0x78>
  401036:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  40103a:	d00e      	beq.n	40105a <pio_configure_pin_group+0x46>
		return 0;
  40103c:	2000      	movs	r0, #0
  40103e:	e017      	b.n	401070 <pio_configure_pin_group+0x5c>
	switch (ul_flags & PIO_TYPE_Msk) {
  401040:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  401044:	d03a      	beq.n	4010bc <pio_configure_pin_group+0xa8>
  401046:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  40104a:	d037      	beq.n	4010bc <pio_configure_pin_group+0xa8>
  40104c:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  401050:	d1f4      	bne.n	40103c <pio_configure_pin_group+0x28>
		pio_set_input(p_pio, ul_mask, ul_flags);
  401052:	4b23      	ldr	r3, [pc, #140]	; (4010e0 <pio_configure_pin_group+0xcc>)
  401054:	4798      	blx	r3
	return 1;
  401056:	2001      	movs	r0, #1
		break;
  401058:	e00a      	b.n	401070 <pio_configure_pin_group+0x5c>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
  40105a:	460a      	mov	r2, r1
  40105c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401060:	4b20      	ldr	r3, [pc, #128]	; (4010e4 <pio_configure_pin_group+0xd0>)
  401062:	4798      	blx	r3
	if (ul_pull_up_enable) {
  401064:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  401068:	bf14      	ite	ne
  40106a:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  40106c:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
  40106e:	2001      	movs	r0, #1
}
  401070:	b002      	add	sp, #8
  401072:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
  401074:	460a      	mov	r2, r1
  401076:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40107a:	4b1a      	ldr	r3, [pc, #104]	; (4010e4 <pio_configure_pin_group+0xd0>)
  40107c:	4798      	blx	r3
	if (ul_pull_up_enable) {
  40107e:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  401082:	bf14      	ite	ne
  401084:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  401086:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
  401088:	2001      	movs	r0, #1
  40108a:	e7f1      	b.n	401070 <pio_configure_pin_group+0x5c>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
  40108c:	460a      	mov	r2, r1
  40108e:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  401092:	4b14      	ldr	r3, [pc, #80]	; (4010e4 <pio_configure_pin_group+0xd0>)
  401094:	4798      	blx	r3
	if (ul_pull_up_enable) {
  401096:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  40109a:	bf14      	ite	ne
  40109c:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  40109e:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
  4010a0:	2001      	movs	r0, #1
  4010a2:	e7e5      	b.n	401070 <pio_configure_pin_group+0x5c>
		pio_set_peripheral(p_pio, PIO_PERIPH_D, ul_mask);
  4010a4:	460a      	mov	r2, r1
  4010a6:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  4010aa:	4b0e      	ldr	r3, [pc, #56]	; (4010e4 <pio_configure_pin_group+0xd0>)
  4010ac:	4798      	blx	r3
	if (ul_pull_up_enable) {
  4010ae:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  4010b2:	bf14      	ite	ne
  4010b4:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  4010b6:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
  4010b8:	2001      	movs	r0, #1
  4010ba:	e7d9      	b.n	401070 <pio_configure_pin_group+0x5c>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  4010bc:	f004 5260 	and.w	r2, r4, #939524096	; 0x38000000
		pio_set_output(p_pio, ul_mask,
  4010c0:	f004 0301 	and.w	r3, r4, #1
  4010c4:	9300      	str	r3, [sp, #0]
  4010c6:	f3c4 0380 	ubfx	r3, r4, #2, #1
  4010ca:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  4010ce:	bf14      	ite	ne
  4010d0:	2200      	movne	r2, #0
  4010d2:	2201      	moveq	r2, #1
  4010d4:	4631      	mov	r1, r6
  4010d6:	4628      	mov	r0, r5
  4010d8:	4c03      	ldr	r4, [pc, #12]	; (4010e8 <pio_configure_pin_group+0xd4>)
  4010da:	47a0      	blx	r4
	return 1;
  4010dc:	2001      	movs	r0, #1
		break;
  4010de:	e7c7      	b.n	401070 <pio_configure_pin_group+0x5c>
  4010e0:	00400e59 	.word	0x00400e59
  4010e4:	00400dc9 	.word	0x00400dc9
  4010e8:	00400e8b 	.word	0x00400e8b

004010ec <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  4010ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4010f0:	4681      	mov	r9, r0
  4010f2:	460f      	mov	r7, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  4010f4:	4b12      	ldr	r3, [pc, #72]	; (401140 <pio_handler_process+0x54>)
  4010f6:	4798      	blx	r3
  4010f8:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  4010fa:	4648      	mov	r0, r9
  4010fc:	4b11      	ldr	r3, [pc, #68]	; (401144 <pio_handler_process+0x58>)
  4010fe:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  401100:	4005      	ands	r5, r0
  401102:	d013      	beq.n	40112c <pio_handler_process+0x40>
  401104:	4c10      	ldr	r4, [pc, #64]	; (401148 <pio_handler_process+0x5c>)
  401106:	f104 0660 	add.w	r6, r4, #96	; 0x60
  40110a:	e003      	b.n	401114 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  40110c:	42b4      	cmp	r4, r6
  40110e:	d00d      	beq.n	40112c <pio_handler_process+0x40>
  401110:	3410      	adds	r4, #16
		while (status != 0) {
  401112:	b15d      	cbz	r5, 40112c <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  401114:	6820      	ldr	r0, [r4, #0]
  401116:	42b8      	cmp	r0, r7
  401118:	d1f8      	bne.n	40110c <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  40111a:	6861      	ldr	r1, [r4, #4]
  40111c:	4229      	tst	r1, r5
  40111e:	d0f5      	beq.n	40110c <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401120:	68e3      	ldr	r3, [r4, #12]
  401122:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  401124:	6863      	ldr	r3, [r4, #4]
  401126:	ea25 0503 	bic.w	r5, r5, r3
  40112a:	e7ef      	b.n	40110c <pio_handler_process+0x20>
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  40112c:	4b07      	ldr	r3, [pc, #28]	; (40114c <pio_handler_process+0x60>)
  40112e:	681b      	ldr	r3, [r3, #0]
  401130:	b123      	cbz	r3, 40113c <pio_handler_process+0x50>
		if (pio_capture_handler) {
  401132:	4b07      	ldr	r3, [pc, #28]	; (401150 <pio_handler_process+0x64>)
  401134:	681b      	ldr	r3, [r3, #0]
  401136:	b10b      	cbz	r3, 40113c <pio_handler_process+0x50>
			pio_capture_handler(p_pio);
  401138:	4648      	mov	r0, r9
  40113a:	4798      	blx	r3
  40113c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401140:	00400eb1 	.word	0x00400eb1
  401144:	00400eb5 	.word	0x00400eb5
  401148:	20000dc0 	.word	0x20000dc0
  40114c:	20000e78 	.word	0x20000e78
  401150:	20000e30 	.word	0x20000e30

00401154 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  401154:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  401156:	210b      	movs	r1, #11
  401158:	4801      	ldr	r0, [pc, #4]	; (401160 <PIOA_Handler+0xc>)
  40115a:	4b02      	ldr	r3, [pc, #8]	; (401164 <PIOA_Handler+0x10>)
  40115c:	4798      	blx	r3
  40115e:	bd08      	pop	{r3, pc}
  401160:	400e0e00 	.word	0x400e0e00
  401164:	004010ed 	.word	0x004010ed

00401168 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  401168:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  40116a:	210c      	movs	r1, #12
  40116c:	4801      	ldr	r0, [pc, #4]	; (401174 <PIOB_Handler+0xc>)
  40116e:	4b02      	ldr	r3, [pc, #8]	; (401178 <PIOB_Handler+0x10>)
  401170:	4798      	blx	r3
  401172:	bd08      	pop	{r3, pc}
  401174:	400e1000 	.word	0x400e1000
  401178:	004010ed 	.word	0x004010ed

0040117c <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  40117c:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  40117e:	210d      	movs	r1, #13
  401180:	4801      	ldr	r0, [pc, #4]	; (401188 <PIOC_Handler+0xc>)
  401182:	4b02      	ldr	r3, [pc, #8]	; (40118c <PIOC_Handler+0x10>)
  401184:	4798      	blx	r3
  401186:	bd08      	pop	{r3, pc}
  401188:	400e1200 	.word	0x400e1200
  40118c:	004010ed 	.word	0x004010ed

00401190 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  401190:	4a17      	ldr	r2, [pc, #92]	; (4011f0 <pmc_switch_mck_to_pllack+0x60>)
  401192:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401194:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  401198:	4318      	orrs	r0, r3
  40119a:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40119c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40119e:	f013 0f08 	tst.w	r3, #8
  4011a2:	d10a      	bne.n	4011ba <pmc_switch_mck_to_pllack+0x2a>
  4011a4:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4011a8:	4911      	ldr	r1, [pc, #68]	; (4011f0 <pmc_switch_mck_to_pllack+0x60>)
  4011aa:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4011ac:	f012 0f08 	tst.w	r2, #8
  4011b0:	d103      	bne.n	4011ba <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4011b2:	3b01      	subs	r3, #1
  4011b4:	d1f9      	bne.n	4011aa <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  4011b6:	2001      	movs	r0, #1
  4011b8:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  4011ba:	4a0d      	ldr	r2, [pc, #52]	; (4011f0 <pmc_switch_mck_to_pllack+0x60>)
  4011bc:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4011be:	f023 0303 	bic.w	r3, r3, #3
  4011c2:	f043 0302 	orr.w	r3, r3, #2
  4011c6:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4011c8:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4011ca:	f013 0f08 	tst.w	r3, #8
  4011ce:	d10a      	bne.n	4011e6 <pmc_switch_mck_to_pllack+0x56>
  4011d0:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4011d4:	4906      	ldr	r1, [pc, #24]	; (4011f0 <pmc_switch_mck_to_pllack+0x60>)
  4011d6:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4011d8:	f012 0f08 	tst.w	r2, #8
  4011dc:	d105      	bne.n	4011ea <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4011de:	3b01      	subs	r3, #1
  4011e0:	d1f9      	bne.n	4011d6 <pmc_switch_mck_to_pllack+0x46>
			return 1;
  4011e2:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  4011e4:	4770      	bx	lr
	return 0;
  4011e6:	2000      	movs	r0, #0
  4011e8:	4770      	bx	lr
  4011ea:	2000      	movs	r0, #0
  4011ec:	4770      	bx	lr
  4011ee:	bf00      	nop
  4011f0:	400e0400 	.word	0x400e0400

004011f4 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  4011f4:	b9c8      	cbnz	r0, 40122a <pmc_switch_mainck_to_xtal+0x36>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4011f6:	4a11      	ldr	r2, [pc, #68]	; (40123c <pmc_switch_mainck_to_xtal+0x48>)
  4011f8:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  4011fa:	0209      	lsls	r1, r1, #8
  4011fc:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4011fe:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  401202:	f023 0303 	bic.w	r3, r3, #3
  401206:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  40120a:	f043 0301 	orr.w	r3, r3, #1
  40120e:	430b      	orrs	r3, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401210:	6213      	str	r3, [r2, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  401212:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401214:	f013 0f01 	tst.w	r3, #1
  401218:	d0fb      	beq.n	401212 <pmc_switch_mainck_to_xtal+0x1e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  40121a:	4a08      	ldr	r2, [pc, #32]	; (40123c <pmc_switch_mainck_to_xtal+0x48>)
  40121c:	6a13      	ldr	r3, [r2, #32]
  40121e:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  401222:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  401226:	6213      	str	r3, [r2, #32]
  401228:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40122a:	4904      	ldr	r1, [pc, #16]	; (40123c <pmc_switch_mainck_to_xtal+0x48>)
  40122c:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  40122e:	4a04      	ldr	r2, [pc, #16]	; (401240 <pmc_switch_mainck_to_xtal+0x4c>)
  401230:	401a      	ands	r2, r3
  401232:	4b04      	ldr	r3, [pc, #16]	; (401244 <pmc_switch_mainck_to_xtal+0x50>)
  401234:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401236:	620b      	str	r3, [r1, #32]
  401238:	4770      	bx	lr
  40123a:	bf00      	nop
  40123c:	400e0400 	.word	0x400e0400
  401240:	fec8fffc 	.word	0xfec8fffc
  401244:	01370002 	.word	0x01370002

00401248 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  401248:	4b02      	ldr	r3, [pc, #8]	; (401254 <pmc_osc_is_ready_mainck+0xc>)
  40124a:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  40124c:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  401250:	4770      	bx	lr
  401252:	bf00      	nop
  401254:	400e0400 	.word	0x400e0400

00401258 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  401258:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  40125c:	4b01      	ldr	r3, [pc, #4]	; (401264 <pmc_disable_pllack+0xc>)
  40125e:	629a      	str	r2, [r3, #40]	; 0x28
  401260:	4770      	bx	lr
  401262:	bf00      	nop
  401264:	400e0400 	.word	0x400e0400

00401268 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  401268:	4b02      	ldr	r3, [pc, #8]	; (401274 <pmc_is_locked_pllack+0xc>)
  40126a:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  40126c:	f000 0002 	and.w	r0, r0, #2
  401270:	4770      	bx	lr
  401272:	bf00      	nop
  401274:	400e0400 	.word	0x400e0400

00401278 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  401278:	2822      	cmp	r0, #34	; 0x22
  40127a:	d81e      	bhi.n	4012ba <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  40127c:	281f      	cmp	r0, #31
  40127e:	d80c      	bhi.n	40129a <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  401280:	4b11      	ldr	r3, [pc, #68]	; (4012c8 <pmc_enable_periph_clk+0x50>)
  401282:	699a      	ldr	r2, [r3, #24]
  401284:	2301      	movs	r3, #1
  401286:	4083      	lsls	r3, r0
  401288:	4393      	bics	r3, r2
  40128a:	d018      	beq.n	4012be <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  40128c:	2301      	movs	r3, #1
  40128e:	fa03 f000 	lsl.w	r0, r3, r0
  401292:	4b0d      	ldr	r3, [pc, #52]	; (4012c8 <pmc_enable_periph_clk+0x50>)
  401294:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  401296:	2000      	movs	r0, #0
  401298:	4770      	bx	lr
		ul_id -= 32;
  40129a:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  40129c:	4b0a      	ldr	r3, [pc, #40]	; (4012c8 <pmc_enable_periph_clk+0x50>)
  40129e:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  4012a2:	2301      	movs	r3, #1
  4012a4:	4083      	lsls	r3, r0
  4012a6:	4393      	bics	r3, r2
  4012a8:	d00b      	beq.n	4012c2 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  4012aa:	2301      	movs	r3, #1
  4012ac:	fa03 f000 	lsl.w	r0, r3, r0
  4012b0:	4b05      	ldr	r3, [pc, #20]	; (4012c8 <pmc_enable_periph_clk+0x50>)
  4012b2:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  4012b6:	2000      	movs	r0, #0
  4012b8:	4770      	bx	lr
		return 1;
  4012ba:	2001      	movs	r0, #1
  4012bc:	4770      	bx	lr
	return 0;
  4012be:	2000      	movs	r0, #0
  4012c0:	4770      	bx	lr
  4012c2:	2000      	movs	r0, #0
}
  4012c4:	4770      	bx	lr
  4012c6:	bf00      	nop
  4012c8:	400e0400 	.word	0x400e0400

004012cc <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4012cc:	e7fe      	b.n	4012cc <Dummy_Handler>
	...

004012d0 <Reset_Handler>:
{
  4012d0:	b508      	push	{r3, lr}
	if (pSrc > pDest) {
  4012d2:	4b21      	ldr	r3, [pc, #132]	; (401358 <Reset_Handler+0x88>)
  4012d4:	4a21      	ldr	r2, [pc, #132]	; (40135c <Reset_Handler+0x8c>)
  4012d6:	429a      	cmp	r2, r3
  4012d8:	d928      	bls.n	40132c <Reset_Handler+0x5c>
		for (; pDest < &_erelocate;) {
  4012da:	4b21      	ldr	r3, [pc, #132]	; (401360 <Reset_Handler+0x90>)
  4012dc:	4a1e      	ldr	r2, [pc, #120]	; (401358 <Reset_Handler+0x88>)
  4012de:	429a      	cmp	r2, r3
  4012e0:	d20c      	bcs.n	4012fc <Reset_Handler+0x2c>
  4012e2:	3b01      	subs	r3, #1
  4012e4:	1a9b      	subs	r3, r3, r2
  4012e6:	f023 0303 	bic.w	r3, r3, #3
  4012ea:	3304      	adds	r3, #4
  4012ec:	4413      	add	r3, r2
  4012ee:	491b      	ldr	r1, [pc, #108]	; (40135c <Reset_Handler+0x8c>)
			*pDest++ = *pSrc++;
  4012f0:	f851 0b04 	ldr.w	r0, [r1], #4
  4012f4:	f842 0b04 	str.w	r0, [r2], #4
		for (; pDest < &_erelocate;) {
  4012f8:	429a      	cmp	r2, r3
  4012fa:	d1f9      	bne.n	4012f0 <Reset_Handler+0x20>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  4012fc:	bf00      	nop
	for (pDest = &_szero; pDest < &_ezero;) {
  4012fe:	4b19      	ldr	r3, [pc, #100]	; (401364 <Reset_Handler+0x94>)
  401300:	4a19      	ldr	r2, [pc, #100]	; (401368 <Reset_Handler+0x98>)
  401302:	429a      	cmp	r2, r3
  401304:	d20a      	bcs.n	40131c <Reset_Handler+0x4c>
  401306:	3b01      	subs	r3, #1
  401308:	1a9b      	subs	r3, r3, r2
  40130a:	f023 0303 	bic.w	r3, r3, #3
  40130e:	3304      	adds	r3, #4
  401310:	4413      	add	r3, r2
		*pDest++ = 0;
  401312:	2100      	movs	r1, #0
  401314:	f842 1b04 	str.w	r1, [r2], #4
	for (pDest = &_szero; pDest < &_ezero;) {
  401318:	429a      	cmp	r2, r3
  40131a:	d1fb      	bne.n	401314 <Reset_Handler+0x44>
	SCB->VTOR = ((uint32_t) pSrc);
  40131c:	4b13      	ldr	r3, [pc, #76]	; (40136c <Reset_Handler+0x9c>)
  40131e:	4a14      	ldr	r2, [pc, #80]	; (401370 <Reset_Handler+0xa0>)
  401320:	609a      	str	r2, [r3, #8]
	__libc_init_array();
  401322:	4b14      	ldr	r3, [pc, #80]	; (401374 <Reset_Handler+0xa4>)
  401324:	4798      	blx	r3
	main();
  401326:	4b14      	ldr	r3, [pc, #80]	; (401378 <Reset_Handler+0xa8>)
  401328:	4798      	blx	r3
  40132a:	e7fe      	b.n	40132a <Reset_Handler+0x5a>
	} else if (pSrc < pDest) {
  40132c:	4b0a      	ldr	r3, [pc, #40]	; (401358 <Reset_Handler+0x88>)
  40132e:	4a0b      	ldr	r2, [pc, #44]	; (40135c <Reset_Handler+0x8c>)
  401330:	429a      	cmp	r2, r3
  401332:	d2e3      	bcs.n	4012fc <Reset_Handler+0x2c>
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
  401334:	4b0a      	ldr	r3, [pc, #40]	; (401360 <Reset_Handler+0x90>)
  401336:	4808      	ldr	r0, [pc, #32]	; (401358 <Reset_Handler+0x88>)
  401338:	1a18      	subs	r0, r3, r0
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
  40133a:	4611      	mov	r1, r2
  40133c:	3a04      	subs	r2, #4
  40133e:	4402      	add	r2, r0
		for (;nb_bytes;nb_bytes -= 4) {
  401340:	2800      	cmp	r0, #0
  401342:	d0db      	beq.n	4012fc <Reset_Handler+0x2c>
  401344:	f1c1 0104 	rsb	r1, r1, #4
			*pDest-- = *pSrc--;
  401348:	f852 0904 	ldr.w	r0, [r2], #-4
  40134c:	f843 0d04 	str.w	r0, [r3, #-4]!
		for (;nb_bytes;nb_bytes -= 4) {
  401350:	42ca      	cmn	r2, r1
  401352:	d1f9      	bne.n	401348 <Reset_Handler+0x78>
  401354:	e7d2      	b.n	4012fc <Reset_Handler+0x2c>
  401356:	bf00      	nop
  401358:	20000000 	.word	0x20000000
  40135c:	00407f14 	.word	0x00407f14
  401360:	200009e0 	.word	0x200009e0
  401364:	20000eb4 	.word	0x20000eb4
  401368:	200009e0 	.word	0x200009e0
  40136c:	e000ed00 	.word	0xe000ed00
  401370:	00400000 	.word	0x00400000
  401374:	00401d31 	.word	0x00401d31
  401378:	00401c55 	.word	0x00401c55

0040137c <SystemCoreClockUpdate>:
 * \brief Get Core Clock Frequency.
 */
void SystemCoreClockUpdate( void )
{
	/* Determine clock frequency according to clock register values */
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
  40137c:	4b3c      	ldr	r3, [pc, #240]	; (401470 <SystemCoreClockUpdate+0xf4>)
  40137e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401380:	f003 0303 	and.w	r3, r3, #3
  401384:	2b03      	cmp	r3, #3
  401386:	d80e      	bhi.n	4013a6 <SystemCoreClockUpdate+0x2a>
  401388:	e8df f003 	tbb	[pc, r3]
  40138c:	38381c02 	.word	0x38381c02
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
  401390:	4b38      	ldr	r3, [pc, #224]	; (401474 <SystemCoreClockUpdate+0xf8>)
  401392:	695b      	ldr	r3, [r3, #20]
  401394:	f013 0f80 	tst.w	r3, #128	; 0x80
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
  401398:	bf14      	ite	ne
  40139a:	f44f 4200 	movne.w	r2, #32768	; 0x8000
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
  40139e:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  4013a2:	4b35      	ldr	r3, [pc, #212]	; (401478 <SystemCoreClockUpdate+0xfc>)
  4013a4:	601a      	str	r2, [r3, #0]
		
	default:
		break;
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
  4013a6:	4b32      	ldr	r3, [pc, #200]	; (401470 <SystemCoreClockUpdate+0xf4>)
  4013a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4013aa:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4013ae:	2b70      	cmp	r3, #112	; 0x70
  4013b0:	d055      	beq.n	40145e <SystemCoreClockUpdate+0xe2>
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4013b2:	4b2f      	ldr	r3, [pc, #188]	; (401470 <SystemCoreClockUpdate+0xf4>)
  4013b4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
		SystemCoreClock >>=
  4013b6:	4930      	ldr	r1, [pc, #192]	; (401478 <SystemCoreClockUpdate+0xfc>)
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4013b8:	f3c2 1202 	ubfx	r2, r2, #4, #3
		SystemCoreClock >>=
  4013bc:	680b      	ldr	r3, [r1, #0]
  4013be:	40d3      	lsrs	r3, r2
  4013c0:	600b      	str	r3, [r1, #0]
  4013c2:	4770      	bx	lr
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  4013c4:	4b2a      	ldr	r3, [pc, #168]	; (401470 <SystemCoreClockUpdate+0xf4>)
  4013c6:	6a1b      	ldr	r3, [r3, #32]
  4013c8:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4013cc:	d003      	beq.n	4013d6 <SystemCoreClockUpdate+0x5a>
			SystemCoreClock = CHIP_FREQ_XTAL;
  4013ce:	4a2b      	ldr	r2, [pc, #172]	; (40147c <SystemCoreClockUpdate+0x100>)
  4013d0:	4b29      	ldr	r3, [pc, #164]	; (401478 <SystemCoreClockUpdate+0xfc>)
  4013d2:	601a      	str	r2, [r3, #0]
  4013d4:	e7e7      	b.n	4013a6 <SystemCoreClockUpdate+0x2a>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4013d6:	4a2a      	ldr	r2, [pc, #168]	; (401480 <SystemCoreClockUpdate+0x104>)
  4013d8:	4b27      	ldr	r3, [pc, #156]	; (401478 <SystemCoreClockUpdate+0xfc>)
  4013da:	601a      	str	r2, [r3, #0]
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  4013dc:	4b24      	ldr	r3, [pc, #144]	; (401470 <SystemCoreClockUpdate+0xf4>)
  4013de:	6a1b      	ldr	r3, [r3, #32]
  4013e0:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4013e4:	2b10      	cmp	r3, #16
  4013e6:	d005      	beq.n	4013f4 <SystemCoreClockUpdate+0x78>
  4013e8:	2b20      	cmp	r3, #32
  4013ea:	d1dc      	bne.n	4013a6 <SystemCoreClockUpdate+0x2a>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  4013ec:	4a23      	ldr	r2, [pc, #140]	; (40147c <SystemCoreClockUpdate+0x100>)
  4013ee:	4b22      	ldr	r3, [pc, #136]	; (401478 <SystemCoreClockUpdate+0xfc>)
  4013f0:	601a      	str	r2, [r3, #0]
			break;
  4013f2:	e7d8      	b.n	4013a6 <SystemCoreClockUpdate+0x2a>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  4013f4:	4a23      	ldr	r2, [pc, #140]	; (401484 <SystemCoreClockUpdate+0x108>)
  4013f6:	4b20      	ldr	r3, [pc, #128]	; (401478 <SystemCoreClockUpdate+0xfc>)
  4013f8:	601a      	str	r2, [r3, #0]
			break;
  4013fa:	e7d4      	b.n	4013a6 <SystemCoreClockUpdate+0x2a>
			if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  4013fc:	4b1c      	ldr	r3, [pc, #112]	; (401470 <SystemCoreClockUpdate+0xf4>)
  4013fe:	6a1b      	ldr	r3, [r3, #32]
  401400:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401404:	d018      	beq.n	401438 <SystemCoreClockUpdate+0xbc>
				SystemCoreClock = CHIP_FREQ_XTAL;
  401406:	4a1d      	ldr	r2, [pc, #116]	; (40147c <SystemCoreClockUpdate+0x100>)
  401408:	4b1b      	ldr	r3, [pc, #108]	; (401478 <SystemCoreClockUpdate+0xfc>)
  40140a:	601a      	str	r2, [r3, #0]
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
  40140c:	4b18      	ldr	r3, [pc, #96]	; (401470 <SystemCoreClockUpdate+0xf4>)
  40140e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401410:	f003 0303 	and.w	r3, r3, #3
  401414:	2b02      	cmp	r3, #2
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  401416:	4a16      	ldr	r2, [pc, #88]	; (401470 <SystemCoreClockUpdate+0xf4>)
  401418:	bf07      	ittee	eq
  40141a:	6a91      	ldreq	r1, [r2, #40]	; 0x28
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  40141c:	6a92      	ldreq	r2, [r2, #40]	; 0x28
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  40141e:	6ad1      	ldrne	r1, [r2, #44]	; 0x2c
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  401420:	6ad2      	ldrne	r2, [r2, #44]	; 0x2c
  401422:	4815      	ldr	r0, [pc, #84]	; (401478 <SystemCoreClockUpdate+0xfc>)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
  401424:	f3c1 410a 	ubfx	r1, r1, #16, #11
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  401428:	6803      	ldr	r3, [r0, #0]
  40142a:	fb01 3303 	mla	r3, r1, r3, r3
						>> CKGR_PLLBR_DIVB_Pos));
  40142e:	b2d2      	uxtb	r2, r2
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  401430:	fbb3 f3f2 	udiv	r3, r3, r2
  401434:	6003      	str	r3, [r0, #0]
  401436:	e7b6      	b.n	4013a6 <SystemCoreClockUpdate+0x2a>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401438:	4a11      	ldr	r2, [pc, #68]	; (401480 <SystemCoreClockUpdate+0x104>)
  40143a:	4b0f      	ldr	r3, [pc, #60]	; (401478 <SystemCoreClockUpdate+0xfc>)
  40143c:	601a      	str	r2, [r3, #0]
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  40143e:	4b0c      	ldr	r3, [pc, #48]	; (401470 <SystemCoreClockUpdate+0xf4>)
  401440:	6a1b      	ldr	r3, [r3, #32]
  401442:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401446:	2b10      	cmp	r3, #16
  401448:	d005      	beq.n	401456 <SystemCoreClockUpdate+0xda>
  40144a:	2b20      	cmp	r3, #32
  40144c:	d1de      	bne.n	40140c <SystemCoreClockUpdate+0x90>
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  40144e:	4a0b      	ldr	r2, [pc, #44]	; (40147c <SystemCoreClockUpdate+0x100>)
  401450:	4b09      	ldr	r3, [pc, #36]	; (401478 <SystemCoreClockUpdate+0xfc>)
  401452:	601a      	str	r2, [r3, #0]
					break;
  401454:	e7da      	b.n	40140c <SystemCoreClockUpdate+0x90>
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  401456:	4a0b      	ldr	r2, [pc, #44]	; (401484 <SystemCoreClockUpdate+0x108>)
  401458:	4b07      	ldr	r3, [pc, #28]	; (401478 <SystemCoreClockUpdate+0xfc>)
  40145a:	601a      	str	r2, [r3, #0]
					break;
  40145c:	e7d6      	b.n	40140c <SystemCoreClockUpdate+0x90>
		SystemCoreClock /= 3U;
  40145e:	4a06      	ldr	r2, [pc, #24]	; (401478 <SystemCoreClockUpdate+0xfc>)
  401460:	6813      	ldr	r3, [r2, #0]
  401462:	4909      	ldr	r1, [pc, #36]	; (401488 <SystemCoreClockUpdate+0x10c>)
  401464:	fba1 1303 	umull	r1, r3, r1, r3
  401468:	085b      	lsrs	r3, r3, #1
  40146a:	6013      	str	r3, [r2, #0]
  40146c:	4770      	bx	lr
  40146e:	bf00      	nop
  401470:	400e0400 	.word	0x400e0400
  401474:	400e1410 	.word	0x400e1410
  401478:	20000008 	.word	0x20000008
  40147c:	00b71b00 	.word	0x00b71b00
  401480:	003d0900 	.word	0x003d0900
  401484:	007a1200 	.word	0x007a1200
  401488:	aaaaaaab 	.word	0xaaaaaaab

0040148c <system_init_flash>:
				}
			}
		}
	}
#else
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
  40148c:	4b1a      	ldr	r3, [pc, #104]	; (4014f8 <system_init_flash+0x6c>)
  40148e:	4298      	cmp	r0, r3
  401490:	d914      	bls.n	4014bc <system_init_flash+0x30>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
	} else {
		if ( ul_clk < CHIP_FREQ_FWS_1 ) {
  401492:	4b1a      	ldr	r3, [pc, #104]	; (4014fc <system_init_flash+0x70>)
  401494:	4298      	cmp	r0, r3
  401496:	d919      	bls.n	4014cc <system_init_flash+0x40>
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
			EFC1->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
		} else {
			if ( ul_clk < CHIP_FREQ_FWS_2 ) {
  401498:	4b19      	ldr	r3, [pc, #100]	; (401500 <system_init_flash+0x74>)
  40149a:	4298      	cmp	r0, r3
  40149c:	d91d      	bls.n	4014da <system_init_flash+0x4e>
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
				EFC1->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
			} else {
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
  40149e:	4b19      	ldr	r3, [pc, #100]	; (401504 <system_init_flash+0x78>)
  4014a0:	4298      	cmp	r0, r3
  4014a2:	d921      	bls.n	4014e8 <system_init_flash+0x5c>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
					EFC1->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
				} else {
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
  4014a4:	4b18      	ldr	r3, [pc, #96]	; (401508 <system_init_flash+0x7c>)
  4014a6:	4298      	cmp	r0, r3
						EFC0->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  4014a8:	bf94      	ite	ls
  4014aa:	f04f 2304 	movls.w	r3, #67109888	; 0x4000400
						EFC1->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
					} else {
						EFC0->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  4014ae:	4b17      	ldrhi	r3, [pc, #92]	; (40150c <system_init_flash+0x80>)
  4014b0:	4a17      	ldr	r2, [pc, #92]	; (401510 <system_init_flash+0x84>)
  4014b2:	6013      	str	r3, [r2, #0]
						EFC1->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  4014b4:	f502 7200 	add.w	r2, r2, #512	; 0x200
  4014b8:	6013      	str	r3, [r2, #0]
  4014ba:	4770      	bx	lr
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4014bc:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  4014c0:	4a13      	ldr	r2, [pc, #76]	; (401510 <system_init_flash+0x84>)
  4014c2:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4014c4:	f502 7200 	add.w	r2, r2, #512	; 0x200
  4014c8:	6013      	str	r3, [r2, #0]
  4014ca:	4770      	bx	lr
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  4014cc:	4b11      	ldr	r3, [pc, #68]	; (401514 <system_init_flash+0x88>)
  4014ce:	4a10      	ldr	r2, [pc, #64]	; (401510 <system_init_flash+0x84>)
  4014d0:	6013      	str	r3, [r2, #0]
			EFC1->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  4014d2:	f502 7200 	add.w	r2, r2, #512	; 0x200
  4014d6:	6013      	str	r3, [r2, #0]
  4014d8:	4770      	bx	lr
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4014da:	4b0f      	ldr	r3, [pc, #60]	; (401518 <system_init_flash+0x8c>)
  4014dc:	4a0c      	ldr	r2, [pc, #48]	; (401510 <system_init_flash+0x84>)
  4014de:	6013      	str	r3, [r2, #0]
				EFC1->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4014e0:	f502 7200 	add.w	r2, r2, #512	; 0x200
  4014e4:	6013      	str	r3, [r2, #0]
  4014e6:	4770      	bx	lr
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4014e8:	4b0c      	ldr	r3, [pc, #48]	; (40151c <system_init_flash+0x90>)
  4014ea:	4a09      	ldr	r2, [pc, #36]	; (401510 <system_init_flash+0x84>)
  4014ec:	6013      	str	r3, [r2, #0]
					EFC1->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4014ee:	f502 7200 	add.w	r2, r2, #512	; 0x200
  4014f2:	6013      	str	r3, [r2, #0]
  4014f4:	4770      	bx	lr
  4014f6:	bf00      	nop
  4014f8:	01312cff 	.word	0x01312cff
  4014fc:	026259ff 	.word	0x026259ff
  401500:	039386ff 	.word	0x039386ff
  401504:	04c4b3ff 	.word	0x04c4b3ff
  401508:	05f5e0ff 	.word	0x05f5e0ff
  40150c:	04000500 	.word	0x04000500
  401510:	400e0a00 	.word	0x400e0a00
  401514:	04000100 	.word	0x04000100
  401518:	04000200 	.word	0x04000200
  40151c:	04000300 	.word	0x04000300

00401520 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  401520:	4b0a      	ldr	r3, [pc, #40]	; (40154c <_sbrk+0x2c>)
  401522:	681b      	ldr	r3, [r3, #0]
  401524:	b153      	cbz	r3, 40153c <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  401526:	4b09      	ldr	r3, [pc, #36]	; (40154c <_sbrk+0x2c>)
  401528:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  40152a:	181a      	adds	r2, r3, r0
  40152c:	4908      	ldr	r1, [pc, #32]	; (401550 <_sbrk+0x30>)
  40152e:	4291      	cmp	r1, r2
  401530:	db08      	blt.n	401544 <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  401532:	4610      	mov	r0, r2
  401534:	4a05      	ldr	r2, [pc, #20]	; (40154c <_sbrk+0x2c>)
  401536:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  401538:	4618      	mov	r0, r3
  40153a:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  40153c:	4a05      	ldr	r2, [pc, #20]	; (401554 <_sbrk+0x34>)
  40153e:	4b03      	ldr	r3, [pc, #12]	; (40154c <_sbrk+0x2c>)
  401540:	601a      	str	r2, [r3, #0]
  401542:	e7f0      	b.n	401526 <_sbrk+0x6>
		return (caddr_t) -1;	
  401544:	f04f 30ff 	mov.w	r0, #4294967295
}
  401548:	4770      	bx	lr
  40154a:	bf00      	nop
  40154c:	20000e34 	.word	0x20000e34
  401550:	20027ffc 	.word	0x20027ffc
  401554:	20003eb8 	.word	0x20003eb8

00401558 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  401558:	f04f 30ff 	mov.w	r0, #4294967295
  40155c:	4770      	bx	lr

0040155e <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  40155e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  401562:	604b      	str	r3, [r1, #4]

	return 0;
}
  401564:	2000      	movs	r0, #0
  401566:	4770      	bx	lr

00401568 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  401568:	2001      	movs	r0, #1
  40156a:	4770      	bx	lr

0040156c <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  40156c:	2000      	movs	r0, #0
  40156e:	4770      	bx	lr

00401570 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  401570:	b5f0      	push	{r4, r5, r6, r7, lr}
  401572:	b083      	sub	sp, #12
  401574:	4605      	mov	r5, r0
  401576:	460c      	mov	r4, r1
	uint32_t val = 0;
  401578:	2300      	movs	r3, #0
  40157a:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  40157c:	4b18      	ldr	r3, [pc, #96]	; (4015e0 <usart_serial_getchar+0x70>)
  40157e:	4298      	cmp	r0, r3
  401580:	d00a      	beq.n	401598 <usart_serial_getchar+0x28>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  401582:	4b18      	ldr	r3, [pc, #96]	; (4015e4 <usart_serial_getchar+0x74>)
  401584:	4298      	cmp	r0, r3
  401586:	d00f      	beq.n	4015a8 <usart_serial_getchar+0x38>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  401588:	4b17      	ldr	r3, [pc, #92]	; (4015e8 <usart_serial_getchar+0x78>)
  40158a:	4298      	cmp	r0, r3
  40158c:	d014      	beq.n	4015b8 <usart_serial_getchar+0x48>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  40158e:	4b17      	ldr	r3, [pc, #92]	; (4015ec <usart_serial_getchar+0x7c>)
  401590:	429d      	cmp	r5, r3
  401592:	d01b      	beq.n	4015cc <usart_serial_getchar+0x5c>
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  401594:	b003      	add	sp, #12
  401596:	bdf0      	pop	{r4, r5, r6, r7, pc}
		while (uart_read((Uart*)p_usart, data));
  401598:	461f      	mov	r7, r3
  40159a:	4e15      	ldr	r6, [pc, #84]	; (4015f0 <usart_serial_getchar+0x80>)
  40159c:	4621      	mov	r1, r4
  40159e:	4638      	mov	r0, r7
  4015a0:	47b0      	blx	r6
  4015a2:	2800      	cmp	r0, #0
  4015a4:	d1fa      	bne.n	40159c <usart_serial_getchar+0x2c>
  4015a6:	e7f2      	b.n	40158e <usart_serial_getchar+0x1e>
		while (uart_read((Uart*)p_usart, data));
  4015a8:	461e      	mov	r6, r3
  4015aa:	4d11      	ldr	r5, [pc, #68]	; (4015f0 <usart_serial_getchar+0x80>)
  4015ac:	4621      	mov	r1, r4
  4015ae:	4630      	mov	r0, r6
  4015b0:	47a8      	blx	r5
  4015b2:	2800      	cmp	r0, #0
  4015b4:	d1fa      	bne.n	4015ac <usart_serial_getchar+0x3c>
  4015b6:	e7ed      	b.n	401594 <usart_serial_getchar+0x24>
		while (usart_read(p_usart, &val));
  4015b8:	461e      	mov	r6, r3
  4015ba:	4d0e      	ldr	r5, [pc, #56]	; (4015f4 <usart_serial_getchar+0x84>)
  4015bc:	a901      	add	r1, sp, #4
  4015be:	4630      	mov	r0, r6
  4015c0:	47a8      	blx	r5
  4015c2:	2800      	cmp	r0, #0
  4015c4:	d1fa      	bne.n	4015bc <usart_serial_getchar+0x4c>
		*data = (uint8_t)(val & 0xFF);
  4015c6:	9b01      	ldr	r3, [sp, #4]
  4015c8:	7023      	strb	r3, [r4, #0]
  4015ca:	e7e3      	b.n	401594 <usart_serial_getchar+0x24>
		while (usart_read(p_usart, &val));
  4015cc:	461e      	mov	r6, r3
  4015ce:	4d09      	ldr	r5, [pc, #36]	; (4015f4 <usart_serial_getchar+0x84>)
  4015d0:	a901      	add	r1, sp, #4
  4015d2:	4630      	mov	r0, r6
  4015d4:	47a8      	blx	r5
  4015d6:	2800      	cmp	r0, #0
  4015d8:	d1fa      	bne.n	4015d0 <usart_serial_getchar+0x60>
		*data = (uint8_t)(val & 0xFF);
  4015da:	9b01      	ldr	r3, [sp, #4]
  4015dc:	7023      	strb	r3, [r4, #0]
}
  4015de:	e7d9      	b.n	401594 <usart_serial_getchar+0x24>
  4015e0:	400e0600 	.word	0x400e0600
  4015e4:	400e0800 	.word	0x400e0800
  4015e8:	40024000 	.word	0x40024000
  4015ec:	40028000 	.word	0x40028000
  4015f0:	00400c07 	.word	0x00400c07
  4015f4:	00400b4f 	.word	0x00400b4f

004015f8 <usart_serial_putchar>:
{
  4015f8:	b570      	push	{r4, r5, r6, lr}
  4015fa:	460c      	mov	r4, r1
	if (UART0 == (Uart*)p_usart) {
  4015fc:	4b18      	ldr	r3, [pc, #96]	; (401660 <usart_serial_putchar+0x68>)
  4015fe:	4298      	cmp	r0, r3
  401600:	d00a      	beq.n	401618 <usart_serial_putchar+0x20>
	if (UART1 == (Uart*)p_usart) {
  401602:	4b18      	ldr	r3, [pc, #96]	; (401664 <usart_serial_putchar+0x6c>)
  401604:	4298      	cmp	r0, r3
  401606:	d010      	beq.n	40162a <usart_serial_putchar+0x32>
	if (USART0 == p_usart) {
  401608:	4b17      	ldr	r3, [pc, #92]	; (401668 <usart_serial_putchar+0x70>)
  40160a:	4298      	cmp	r0, r3
  40160c:	d016      	beq.n	40163c <usart_serial_putchar+0x44>
	if (USART1 == p_usart) {
  40160e:	4b17      	ldr	r3, [pc, #92]	; (40166c <usart_serial_putchar+0x74>)
  401610:	4298      	cmp	r0, r3
  401612:	d01c      	beq.n	40164e <usart_serial_putchar+0x56>
	return 0;
  401614:	2000      	movs	r0, #0
}
  401616:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  401618:	461e      	mov	r6, r3
  40161a:	4d15      	ldr	r5, [pc, #84]	; (401670 <usart_serial_putchar+0x78>)
  40161c:	4621      	mov	r1, r4
  40161e:	4630      	mov	r0, r6
  401620:	47a8      	blx	r5
  401622:	2800      	cmp	r0, #0
  401624:	d1fa      	bne.n	40161c <usart_serial_putchar+0x24>
		return 1;
  401626:	2001      	movs	r0, #1
  401628:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  40162a:	461e      	mov	r6, r3
  40162c:	4d10      	ldr	r5, [pc, #64]	; (401670 <usart_serial_putchar+0x78>)
  40162e:	4621      	mov	r1, r4
  401630:	4630      	mov	r0, r6
  401632:	47a8      	blx	r5
  401634:	2800      	cmp	r0, #0
  401636:	d1fa      	bne.n	40162e <usart_serial_putchar+0x36>
		return 1;
  401638:	2001      	movs	r0, #1
  40163a:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  40163c:	461e      	mov	r6, r3
  40163e:	4d0d      	ldr	r5, [pc, #52]	; (401674 <usart_serial_putchar+0x7c>)
  401640:	4621      	mov	r1, r4
  401642:	4630      	mov	r0, r6
  401644:	47a8      	blx	r5
  401646:	2800      	cmp	r0, #0
  401648:	d1fa      	bne.n	401640 <usart_serial_putchar+0x48>
		return 1;
  40164a:	2001      	movs	r0, #1
  40164c:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  40164e:	461e      	mov	r6, r3
  401650:	4d08      	ldr	r5, [pc, #32]	; (401674 <usart_serial_putchar+0x7c>)
  401652:	4621      	mov	r1, r4
  401654:	4630      	mov	r0, r6
  401656:	47a8      	blx	r5
  401658:	2800      	cmp	r0, #0
  40165a:	d1fa      	bne.n	401652 <usart_serial_putchar+0x5a>
		return 1;
  40165c:	2001      	movs	r0, #1
  40165e:	bd70      	pop	{r4, r5, r6, pc}
  401660:	400e0600 	.word	0x400e0600
  401664:	400e0800 	.word	0x400e0800
  401668:	40024000 	.word	0x40024000
  40166c:	40028000 	.word	0x40028000
  401670:	00400bf7 	.word	0x00400bf7
  401674:	00400b3b 	.word	0x00400b3b

00401678 <TC0_Handler>:
	tc_enable_interrupt(TC,	CHANNEL, TC_IER_CPCS);
	tc_start(TC, CHANNEL);
}

void TC_Handler(void)
{
  401678:	b530      	push	{r4, r5, lr}
  40167a:	b09b      	sub	sp, #108	; 0x6c
	tc_get_status(TC,CHANNEL);
  40167c:	2100      	movs	r1, #0
  40167e:	4817      	ldr	r0, [pc, #92]	; (4016dc <TC0_Handler+0x64>)
  401680:	4b17      	ldr	r3, [pc, #92]	; (4016e0 <TC0_Handler+0x68>)
  401682:	4798      	blx	r3
	LED_Toggle(LED0_GPIO);
  401684:	2013      	movs	r0, #19
  401686:	4b17      	ldr	r3, [pc, #92]	; (4016e4 <TC0_Handler+0x6c>)
  401688:	4798      	blx	r3
	tempo_prox_medicao--;
  40168a:	4a17      	ldr	r2, [pc, #92]	; (4016e8 <TC0_Handler+0x70>)
  40168c:	6813      	ldr	r3, [r2, #0]
  40168e:	3b01      	subs	r3, #1
  401690:	6013      	str	r3, [r2, #0]
	
	if (tempo_prox_medicao <= 0)
  401692:	b1d3      	cbz	r3, 4016ca <TC0_Handler+0x52>
		adc_start(ADC);
		tempo_prox_medicao = tempo_entre_medicoes;
	}
	
	char buffer[100];
	sprintf(buffer, "Entre medicoes: %d\nProx medicao: %d\n", tempo_entre_medicoes, tempo_prox_medicao);
  401694:	4b14      	ldr	r3, [pc, #80]	; (4016e8 <TC0_Handler+0x70>)
  401696:	681b      	ldr	r3, [r3, #0]
  401698:	4a14      	ldr	r2, [pc, #80]	; (4016ec <TC0_Handler+0x74>)
  40169a:	6812      	ldr	r2, [r2, #0]
  40169c:	4914      	ldr	r1, [pc, #80]	; (4016f0 <TC0_Handler+0x78>)
  40169e:	a801      	add	r0, sp, #4
  4016a0:	4c14      	ldr	r4, [pc, #80]	; (4016f4 <TC0_Handler+0x7c>)
  4016a2:	47a0      	blx	r4

	ili93xx_set_foreground_color(COLOR_WHITE);
  4016a4:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
  4016a8:	4c13      	ldr	r4, [pc, #76]	; (4016f8 <TC0_Handler+0x80>)
  4016aa:	47a0      	blx	r4
	ili93xx_draw_filled_rectangle(0, 0, ILI93XX_LCD_WIDTH, 100);
  4016ac:	2364      	movs	r3, #100	; 0x64
  4016ae:	22f0      	movs	r2, #240	; 0xf0
  4016b0:	2100      	movs	r1, #0
  4016b2:	4608      	mov	r0, r1
  4016b4:	4d11      	ldr	r5, [pc, #68]	; (4016fc <TC0_Handler+0x84>)
  4016b6:	47a8      	blx	r5

	ili93xx_set_foreground_color(COLOR_BLACK);
  4016b8:	2000      	movs	r0, #0
  4016ba:	47a0      	blx	r4
	ili93xx_draw_string(5, 5, (uint8_t*) buffer);
  4016bc:	aa01      	add	r2, sp, #4
  4016be:	2105      	movs	r1, #5
  4016c0:	4608      	mov	r0, r1
  4016c2:	4b0f      	ldr	r3, [pc, #60]	; (401700 <TC0_Handler+0x88>)
  4016c4:	4798      	blx	r3
}
  4016c6:	b01b      	add	sp, #108	; 0x6c
  4016c8:	bd30      	pop	{r4, r5, pc}
		adc_start(ADC);
  4016ca:	480e      	ldr	r0, [pc, #56]	; (401704 <TC0_Handler+0x8c>)
  4016cc:	4b0e      	ldr	r3, [pc, #56]	; (401708 <TC0_Handler+0x90>)
  4016ce:	4798      	blx	r3
		tempo_prox_medicao = tempo_entre_medicoes;
  4016d0:	4b06      	ldr	r3, [pc, #24]	; (4016ec <TC0_Handler+0x74>)
  4016d2:	681a      	ldr	r2, [r3, #0]
  4016d4:	4b04      	ldr	r3, [pc, #16]	; (4016e8 <TC0_Handler+0x70>)
  4016d6:	601a      	str	r2, [r3, #0]
  4016d8:	e7dc      	b.n	401694 <TC0_Handler+0x1c>
  4016da:	bf00      	nop
  4016dc:	40010000 	.word	0x40010000
  4016e0:	00400ac3 	.word	0x00400ac3
  4016e4:	00400ed3 	.word	0x00400ed3
  4016e8:	20000020 	.word	0x20000020
  4016ec:	2000001c 	.word	0x2000001c
  4016f0:	00407ba4 	.word	0x00407ba4
  4016f4:	0040209d 	.word	0x0040209d
  4016f8:	00400431 	.word	0x00400431
  4016fc:	00400879 	.word	0x00400879
  401700:	00400941 	.word	0x00400941
  401704:	40038000 	.word	0x40038000
  401708:	00400a4f 	.word	0x00400a4f

0040170c <ADC_Handler>:

void ADC_Handler(void)
{
  40170c:	b570      	push	{r4, r5, r6, lr}
  40170e:	b088      	sub	sp, #32
	uint16_t result;

	if (adc_get_status(ADC) & ADC_ISR_LDR)
  401710:	4854      	ldr	r0, [pc, #336]	; (401864 <ADC_Handler+0x158>)
  401712:	4b55      	ldr	r3, [pc, #340]	; (401868 <ADC_Handler+0x15c>)
  401714:	4798      	blx	r3
  401716:	f010 0f20 	tst.w	r0, #32
  40171a:	d059      	beq.n	4017d0 <ADC_Handler+0xc4>
	{
		result = adc_get_channel_value(ADC, ADC_CHANNEL_LDR);
  40171c:	2105      	movs	r1, #5
  40171e:	4851      	ldr	r0, [pc, #324]	; (401864 <ADC_Handler+0x158>)
  401720:	4b52      	ldr	r3, [pc, #328]	; (40186c <ADC_Handler+0x160>)
  401722:	4798      	blx	r3
  401724:	b284      	uxth	r4, r0
		
		//exibio do ltimo valor
		char buffer[30];
		sprintf (buffer, "LDR: %d\r", result);
  401726:	4622      	mov	r2, r4
  401728:	4951      	ldr	r1, [pc, #324]	; (401870 <ADC_Handler+0x164>)
  40172a:	4668      	mov	r0, sp
  40172c:	4b51      	ldr	r3, [pc, #324]	; (401874 <ADC_Handler+0x168>)
  40172e:	4798      	blx	r3
		puts(buffer);
  401730:	4668      	mov	r0, sp
  401732:	4b51      	ldr	r3, [pc, #324]	; (401878 <ADC_Handler+0x16c>)
  401734:	4798      	blx	r3
		
		ili93xx_set_foreground_color(COLOR_WHITE);
  401736:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
  40173a:	4d50      	ldr	r5, [pc, #320]	; (40187c <ADC_Handler+0x170>)
  40173c:	47a8      	blx	r5
		ili93xx_draw_filled_rectangle(0, 150, ILI93XX_LCD_WIDTH, ILI93XX_LCD_HEIGHT);
  40173e:	f44f 73a0 	mov.w	r3, #320	; 0x140
  401742:	22f0      	movs	r2, #240	; 0xf0
  401744:	2196      	movs	r1, #150	; 0x96
  401746:	2000      	movs	r0, #0
  401748:	4e4d      	ldr	r6, [pc, #308]	; (401880 <ADC_Handler+0x174>)
  40174a:	47b0      	blx	r6
		ili93xx_set_foreground_color(COLOR_BLACK);
  40174c:	2000      	movs	r0, #0
  40174e:	47a8      	blx	r5
		ili93xx_draw_string(5, 155, (uint8_t*) buffer);
  401750:	466a      	mov	r2, sp
  401752:	219b      	movs	r1, #155	; 0x9b
  401754:	2005      	movs	r0, #5
  401756:	4b4b      	ldr	r3, [pc, #300]	; (401884 <ADC_Handler+0x178>)
  401758:	4798      	blx	r3
		
		//lgica de tempo para acender lmpada
		if (result <= (4095*luz_min/100))
  40175a:	4b4b      	ldr	r3, [pc, #300]	; (401888 <ADC_Handler+0x17c>)
  40175c:	681b      	ldr	r3, [r3, #0]
  40175e:	ebc3 3303 	rsb	r3, r3, r3, lsl #12
  401762:	4a4a      	ldr	r2, [pc, #296]	; (40188c <ADC_Handler+0x180>)
  401764:	fba2 2303 	umull	r2, r3, r2, r3
  401768:	ebb4 1f53 	cmp.w	r4, r3, lsr #5
  40176c:	d82b      	bhi.n	4017c6 <ADC_Handler+0xba>
			escuro -= tempo_entre_medicoes;
  40176e:	4a48      	ldr	r2, [pc, #288]	; (401890 <ADC_Handler+0x184>)
  401770:	6813      	ldr	r3, [r2, #0]
  401772:	4948      	ldr	r1, [pc, #288]	; (401894 <ADC_Handler+0x188>)
  401774:	6809      	ldr	r1, [r1, #0]
  401776:	1a5b      	subs	r3, r3, r1
  401778:	6013      	str	r3, [r2, #0]
		else
			escuro = escuro_max;
		sprintf (buffer, "Escuro: %d\r", escuro);
  40177a:	4c45      	ldr	r4, [pc, #276]	; (401890 <ADC_Handler+0x184>)
  40177c:	6822      	ldr	r2, [r4, #0]
  40177e:	4946      	ldr	r1, [pc, #280]	; (401898 <ADC_Handler+0x18c>)
  401780:	4668      	mov	r0, sp
  401782:	4b3c      	ldr	r3, [pc, #240]	; (401874 <ADC_Handler+0x168>)
  401784:	4798      	blx	r3
		puts(buffer);
  401786:	4668      	mov	r0, sp
  401788:	4b3b      	ldr	r3, [pc, #236]	; (401878 <ADC_Handler+0x16c>)
  40178a:	4798      	blx	r3
		ili93xx_set_foreground_color(COLOR_WHITE);
  40178c:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
  401790:	4d3a      	ldr	r5, [pc, #232]	; (40187c <ADC_Handler+0x170>)
  401792:	47a8      	blx	r5
		ili93xx_draw_filled_rectangle(0, 171, ILI93XX_LCD_WIDTH, ILI93XX_LCD_HEIGHT);
  401794:	f44f 73a0 	mov.w	r3, #320	; 0x140
  401798:	22f0      	movs	r2, #240	; 0xf0
  40179a:	21ab      	movs	r1, #171	; 0xab
  40179c:	2000      	movs	r0, #0
  40179e:	4e38      	ldr	r6, [pc, #224]	; (401880 <ADC_Handler+0x174>)
  4017a0:	47b0      	blx	r6
		ili93xx_set_foreground_color(COLOR_BLACK);
  4017a2:	2000      	movs	r0, #0
  4017a4:	47a8      	blx	r5
		ili93xx_draw_string(5, 176, (uint8_t*) buffer);
  4017a6:	466a      	mov	r2, sp
  4017a8:	21b0      	movs	r1, #176	; 0xb0
  4017aa:	2005      	movs	r0, #5
  4017ac:	4b35      	ldr	r3, [pc, #212]	; (401884 <ADC_Handler+0x178>)
  4017ae:	4798      	blx	r3
		
		if (escuro <= 0)
  4017b0:	6823      	ldr	r3, [r4, #0]
  4017b2:	2b00      	cmp	r3, #0
			pio_clear(PIOA, PINO_LED_VERDE);
  4017b4:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  4017b8:	4838      	ldr	r0, [pc, #224]	; (40189c <ADC_Handler+0x190>)
  4017ba:	bfd4      	ite	le
  4017bc:	4b38      	ldrle	r3, [pc, #224]	; (4018a0 <ADC_Handler+0x194>)
		else
			pio_set(PIOA, PINO_LED_VERDE);
  4017be:	4b39      	ldrgt	r3, [pc, #228]	; (4018a4 <ADC_Handler+0x198>)
  4017c0:	4798      	blx	r3
				tempo_entre_medicoes = INTERVALO_MEDICAO;
				tempo_prox_medicao = tempo_entre_medicoes;
			}
		}
	}
}
  4017c2:	b008      	add	sp, #32
  4017c4:	bd70      	pop	{r4, r5, r6, pc}
			escuro = escuro_max;
  4017c6:	4b38      	ldr	r3, [pc, #224]	; (4018a8 <ADC_Handler+0x19c>)
  4017c8:	681a      	ldr	r2, [r3, #0]
  4017ca:	4b31      	ldr	r3, [pc, #196]	; (401890 <ADC_Handler+0x184>)
  4017cc:	601a      	str	r2, [r3, #0]
  4017ce:	e7d4      	b.n	40177a <ADC_Handler+0x6e>
	else if (adc_get_status(ADC) & ADC_ISR_UMIDADE)
  4017d0:	4824      	ldr	r0, [pc, #144]	; (401864 <ADC_Handler+0x158>)
  4017d2:	4b25      	ldr	r3, [pc, #148]	; (401868 <ADC_Handler+0x15c>)
  4017d4:	4798      	blx	r3
  4017d6:	f010 0f01 	tst.w	r0, #1
  4017da:	d0f2      	beq.n	4017c2 <ADC_Handler+0xb6>
		result = adc_get_channel_value(ADC, ADC_CHANNEL_UMIDADE);
  4017dc:	2100      	movs	r1, #0
  4017de:	4821      	ldr	r0, [pc, #132]	; (401864 <ADC_Handler+0x158>)
  4017e0:	4b22      	ldr	r3, [pc, #136]	; (40186c <ADC_Handler+0x160>)
  4017e2:	4798      	blx	r3
		sprintf (buffer, "Umidade: %d\r", result);
  4017e4:	b284      	uxth	r4, r0
  4017e6:	4622      	mov	r2, r4
  4017e8:	4930      	ldr	r1, [pc, #192]	; (4018ac <ADC_Handler+0x1a0>)
  4017ea:	4668      	mov	r0, sp
  4017ec:	4b21      	ldr	r3, [pc, #132]	; (401874 <ADC_Handler+0x168>)
  4017ee:	4798      	blx	r3
		puts(buffer);
  4017f0:	4668      	mov	r0, sp
  4017f2:	4b21      	ldr	r3, [pc, #132]	; (401878 <ADC_Handler+0x16c>)
  4017f4:	4798      	blx	r3
		ili93xx_set_foreground_color(COLOR_WHITE);
  4017f6:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
  4017fa:	4d20      	ldr	r5, [pc, #128]	; (40187c <ADC_Handler+0x170>)
  4017fc:	47a8      	blx	r5
		ili93xx_draw_filled_rectangle(0, 192, ILI93XX_LCD_WIDTH, ILI93XX_LCD_HEIGHT);
  4017fe:	f44f 73a0 	mov.w	r3, #320	; 0x140
  401802:	22f0      	movs	r2, #240	; 0xf0
  401804:	21c0      	movs	r1, #192	; 0xc0
  401806:	2000      	movs	r0, #0
  401808:	4e1d      	ldr	r6, [pc, #116]	; (401880 <ADC_Handler+0x174>)
  40180a:	47b0      	blx	r6
		ili93xx_set_foreground_color(COLOR_BLACK);
  40180c:	2000      	movs	r0, #0
  40180e:	47a8      	blx	r5
		ili93xx_draw_string(5, 197, (uint8_t*) buffer);
  401810:	466a      	mov	r2, sp
  401812:	21c5      	movs	r1, #197	; 0xc5
  401814:	2005      	movs	r0, #5
  401816:	4b1b      	ldr	r3, [pc, #108]	; (401884 <ADC_Handler+0x178>)
  401818:	4798      	blx	r3
		if (result <= UMIDADE_MINIMA)
  40181a:	f640 6374 	movw	r3, #3700	; 0xe74
  40181e:	429c      	cmp	r4, r3
  401820:	d810      	bhi.n	401844 <ADC_Handler+0x138>
			duty_cycle = 4095;
  401822:	f640 73ff 	movw	r3, #4095	; 0xfff
  401826:	4a22      	ldr	r2, [pc, #136]	; (4018b0 <ADC_Handler+0x1a4>)
  401828:	6013      	str	r3, [r2, #0]
			PWM->PWM_CH_NUM[PWM_CHANNEL_BOMBA].PWM_CDTYUPD = duty_cycle;
  40182a:	4a22      	ldr	r2, [pc, #136]	; (4018b4 <ADC_Handler+0x1a8>)
  40182c:	f8c2 3248 	str.w	r3, [r2, #584]	; 0x248
			if (tempo_entre_medicoes != INTERVALO_ATIVO)
  401830:	4b18      	ldr	r3, [pc, #96]	; (401894 <ADC_Handler+0x188>)
  401832:	681b      	ldr	r3, [r3, #0]
  401834:	2b01      	cmp	r3, #1
  401836:	d0c4      	beq.n	4017c2 <ADC_Handler+0xb6>
				tempo_entre_medicoes = INTERVALO_ATIVO;
  401838:	2301      	movs	r3, #1
  40183a:	4a16      	ldr	r2, [pc, #88]	; (401894 <ADC_Handler+0x188>)
  40183c:	6013      	str	r3, [r2, #0]
				tempo_prox_medicao = tempo_entre_medicoes;
  40183e:	4a1e      	ldr	r2, [pc, #120]	; (4018b8 <ADC_Handler+0x1ac>)
  401840:	6013      	str	r3, [r2, #0]
  401842:	e7be      	b.n	4017c2 <ADC_Handler+0xb6>
			duty_cycle = 0;
  401844:	2300      	movs	r3, #0
  401846:	4a1a      	ldr	r2, [pc, #104]	; (4018b0 <ADC_Handler+0x1a4>)
  401848:	6013      	str	r3, [r2, #0]
			PWM->PWM_CH_NUM[PWM_CHANNEL_BOMBA].PWM_CDTYUPD = duty_cycle;
  40184a:	4a1a      	ldr	r2, [pc, #104]	; (4018b4 <ADC_Handler+0x1a8>)
  40184c:	f8c2 3248 	str.w	r3, [r2, #584]	; 0x248
			if (tempo_entre_medicoes != INTERVALO_MEDICAO)
  401850:	4b10      	ldr	r3, [pc, #64]	; (401894 <ADC_Handler+0x188>)
  401852:	681b      	ldr	r3, [r3, #0]
  401854:	2b0a      	cmp	r3, #10
  401856:	d0b4      	beq.n	4017c2 <ADC_Handler+0xb6>
				tempo_entre_medicoes = INTERVALO_MEDICAO;
  401858:	230a      	movs	r3, #10
  40185a:	4a0e      	ldr	r2, [pc, #56]	; (401894 <ADC_Handler+0x188>)
  40185c:	6013      	str	r3, [r2, #0]
				tempo_prox_medicao = tempo_entre_medicoes;
  40185e:	4a16      	ldr	r2, [pc, #88]	; (4018b8 <ADC_Handler+0x1ac>)
  401860:	6013      	str	r3, [r2, #0]
}
  401862:	e7ae      	b.n	4017c2 <ADC_Handler+0xb6>
  401864:	40038000 	.word	0x40038000
  401868:	00400a71 	.word	0x00400a71
  40186c:	00400a5f 	.word	0x00400a5f
  401870:	00407b7c 	.word	0x00407b7c
  401874:	0040209d 	.word	0x0040209d
  401878:	00401eb9 	.word	0x00401eb9
  40187c:	00400431 	.word	0x00400431
  401880:	00400879 	.word	0x00400879
  401884:	00400941 	.word	0x00400941
  401888:	20000018 	.word	0x20000018
  40188c:	51eb851f 	.word	0x51eb851f
  401890:	20000010 	.word	0x20000010
  401894:	2000001c 	.word	0x2000001c
  401898:	00407b88 	.word	0x00407b88
  40189c:	400e0e00 	.word	0x400e0e00
  4018a0:	00400dc5 	.word	0x00400dc5
  4018a4:	00400dc1 	.word	0x00400dc1
  4018a8:	20000014 	.word	0x20000014
  4018ac:	00407b94 	.word	0x00407b94
  4018b0:	2000000c 	.word	0x2000000c
  4018b4:	40020000 	.word	0x40020000
  4018b8:	20000020 	.word	0x20000020

004018bc <configuracoes_gerais>:

void configuracoes_gerais()
{
  4018bc:	b530      	push	{r4, r5, lr}
  4018be:	b0c1      	sub	sp, #260	; 0x104
	char buffer[255], a;
	puts("Insira tempo maximo no escuro em horas:\r");
  4018c0:	4821      	ldr	r0, [pc, #132]	; (401948 <configuracoes_gerais+0x8c>)
  4018c2:	4b22      	ldr	r3, [pc, #136]	; (40194c <configuracoes_gerais+0x90>)
  4018c4:	4798      	blx	r3
	escuro_max = getchar();
  4018c6:	4b22      	ldr	r3, [pc, #136]	; (401950 <configuracoes_gerais+0x94>)
  4018c8:	6818      	ldr	r0, [r3, #0]
  4018ca:	6842      	ldr	r2, [r0, #4]
  4018cc:	6853      	ldr	r3, [r2, #4]
  4018ce:	3b01      	subs	r3, #1
  4018d0:	6053      	str	r3, [r2, #4]
  4018d2:	2b00      	cmp	r3, #0
  4018d4:	db30      	blt.n	401938 <configuracoes_gerais+0x7c>
  4018d6:	6842      	ldr	r2, [r0, #4]
  4018d8:	6813      	ldr	r3, [r2, #0]
  4018da:	1c59      	adds	r1, r3, #1
  4018dc:	6011      	str	r1, [r2, #0]
  4018de:	7818      	ldrb	r0, [r3, #0]
	escuro_max -= 48;
  4018e0:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
	escuro_max *= 3600;
  4018e4:	f44f 6061 	mov.w	r0, #3600	; 0xe10
  4018e8:	fb00 f003 	mul.w	r0, r0, r3
  4018ec:	4b19      	ldr	r3, [pc, #100]	; (401954 <configuracoes_gerais+0x98>)
  4018ee:	6018      	str	r0, [r3, #0]
	puts("Insira a luminosidade minima em \%:\r");
  4018f0:	4819      	ldr	r0, [pc, #100]	; (401958 <configuracoes_gerais+0x9c>)
  4018f2:	4b16      	ldr	r3, [pc, #88]	; (40194c <configuracoes_gerais+0x90>)
  4018f4:	4798      	blx	r3
	luz_min = getchar();
  4018f6:	4b16      	ldr	r3, [pc, #88]	; (401950 <configuracoes_gerais+0x94>)
  4018f8:	6818      	ldr	r0, [r3, #0]
  4018fa:	6842      	ldr	r2, [r0, #4]
  4018fc:	6853      	ldr	r3, [r2, #4]
  4018fe:	3b01      	subs	r3, #1
  401900:	6053      	str	r3, [r2, #4]
  401902:	2b00      	cmp	r3, #0
  401904:	db1c      	blt.n	401940 <configuracoes_gerais+0x84>
  401906:	6842      	ldr	r2, [r0, #4]
  401908:	6813      	ldr	r3, [r2, #0]
  40190a:	1c59      	adds	r1, r3, #1
  40190c:	6011      	str	r1, [r2, #0]
  40190e:	7818      	ldrb	r0, [r3, #0]
	luz_min -= 48;
	luz_min *= 10;
  401910:	4d12      	ldr	r5, [pc, #72]	; (40195c <configuracoes_gerais+0xa0>)
	luz_min -= 48;
  401912:	3830      	subs	r0, #48	; 0x30
	luz_min *= 10;
  401914:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  401918:	0040      	lsls	r0, r0, #1
  40191a:	6028      	str	r0, [r5, #0]
	puts("Configuracao completa!\r");
  40191c:	4810      	ldr	r0, [pc, #64]	; (401960 <configuracoes_gerais+0xa4>)
  40191e:	4c0b      	ldr	r4, [pc, #44]	; (40194c <configuracoes_gerais+0x90>)
  401920:	47a0      	blx	r4
	sprintf(buffer,"Tempo: %i\tLuz: %i\%\n\r", escuro_max, luz_min);
  401922:	682b      	ldr	r3, [r5, #0]
  401924:	4a0b      	ldr	r2, [pc, #44]	; (401954 <configuracoes_gerais+0x98>)
  401926:	6812      	ldr	r2, [r2, #0]
  401928:	490e      	ldr	r1, [pc, #56]	; (401964 <configuracoes_gerais+0xa8>)
  40192a:	4668      	mov	r0, sp
  40192c:	4d0e      	ldr	r5, [pc, #56]	; (401968 <configuracoes_gerais+0xac>)
  40192e:	47a8      	blx	r5
	puts(buffer);
  401930:	4668      	mov	r0, sp
  401932:	47a0      	blx	r4
}
  401934:	b041      	add	sp, #260	; 0x104
  401936:	bd30      	pop	{r4, r5, pc}
	escuro_max = getchar();
  401938:	6841      	ldr	r1, [r0, #4]
  40193a:	4b0c      	ldr	r3, [pc, #48]	; (40196c <configuracoes_gerais+0xb0>)
  40193c:	4798      	blx	r3
  40193e:	e7cf      	b.n	4018e0 <configuracoes_gerais+0x24>
	luz_min = getchar();
  401940:	6841      	ldr	r1, [r0, #4]
  401942:	4b0a      	ldr	r3, [pc, #40]	; (40196c <configuracoes_gerais+0xb0>)
  401944:	4798      	blx	r3
  401946:	e7e3      	b.n	401910 <configuracoes_gerais+0x54>
  401948:	00407bdc 	.word	0x00407bdc
  40194c:	00401eb9 	.word	0x00401eb9
  401950:	20000034 	.word	0x20000034
  401954:	20000014 	.word	0x20000014
  401958:	00407c08 	.word	0x00407c08
  40195c:	20000018 	.word	0x20000018
  401960:	00407c2c 	.word	0x00407c2c
  401964:	00407c44 	.word	0x00407c44
  401968:	0040209d 	.word	0x0040209d
  40196c:	00401ec9 	.word	0x00401ec9

00401970 <configure_adc>:

void configure_adc(void)
{
  401970:	b538      	push	{r3, r4, r5, lr}
	/* Enable peripheral clock. */
	pmc_enable_periph_clk(ID_ADC);
  401972:	201d      	movs	r0, #29
  401974:	4b15      	ldr	r3, [pc, #84]	; (4019cc <configure_adc+0x5c>)
  401976:	4798      	blx	r3
	
	adc_init(ADC, sysclk_get_cpu_hz(), 6400000, STARTUP_TIME);
  401978:	4c15      	ldr	r4, [pc, #84]	; (4019d0 <configure_adc+0x60>)
  40197a:	f44f 2380 	mov.w	r3, #262144	; 0x40000
  40197e:	4a15      	ldr	r2, [pc, #84]	; (4019d4 <configure_adc+0x64>)
  401980:	4915      	ldr	r1, [pc, #84]	; (4019d8 <configure_adc+0x68>)
  401982:	4620      	mov	r0, r4
  401984:	4d15      	ldr	r5, [pc, #84]	; (4019dc <configure_adc+0x6c>)
  401986:	47a8      	blx	r5
	adc_configure_timing(ADC, TRACKING_TIME	, ADC_SETTLING_TIME_3, TRANSFER_PERIOD);
  401988:	2302      	movs	r3, #2
  40198a:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
  40198e:	210f      	movs	r1, #15
  401990:	4620      	mov	r0, r4
  401992:	4d13      	ldr	r5, [pc, #76]	; (4019e0 <configure_adc+0x70>)
  401994:	47a8      	blx	r5
	adc_configure_trigger(ADC, ADC_TRIG_SW, 0);
  401996:	2200      	movs	r2, #0
  401998:	4611      	mov	r1, r2
  40199a:	4620      	mov	r0, r4
  40199c:	4b11      	ldr	r3, [pc, #68]	; (4019e4 <configure_adc+0x74>)
  40199e:	4798      	blx	r3
	adc_enable_channel(ADC, ADC_CHANNEL_LDR);
  4019a0:	2105      	movs	r1, #5
  4019a2:	4620      	mov	r0, r4
  4019a4:	4d10      	ldr	r5, [pc, #64]	; (4019e8 <configure_adc+0x78>)
  4019a6:	47a8      	blx	r5
	adc_enable_channel(ADC, ADC_CHANNEL_UMIDADE);
  4019a8:	2100      	movs	r1, #0
  4019aa:	4620      	mov	r0, r4
  4019ac:	47a8      	blx	r5
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  4019ae:	4b0f      	ldr	r3, [pc, #60]	; (4019ec <configure_adc+0x7c>)
  4019b0:	2250      	movs	r2, #80	; 0x50
  4019b2:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4019b6:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  4019ba:	601a      	str	r2, [r3, #0]
	NVIC_SetPriority(ADC_IRQn, 5);
	NVIC_EnableIRQ(ADC_IRQn);
	adc_enable_interrupt(ADC, ADC_ISR_LDR);
  4019bc:	2120      	movs	r1, #32
  4019be:	4620      	mov	r0, r4
  4019c0:	4d0b      	ldr	r5, [pc, #44]	; (4019f0 <configure_adc+0x80>)
  4019c2:	47a8      	blx	r5
	adc_enable_interrupt(ADC, ADC_ISR_UMIDADE);
  4019c4:	2101      	movs	r1, #1
  4019c6:	4620      	mov	r0, r4
  4019c8:	47a8      	blx	r5
  4019ca:	bd38      	pop	{r3, r4, r5, pc}
  4019cc:	00401279 	.word	0x00401279
  4019d0:	40038000 	.word	0x40038000
  4019d4:	0061a800 	.word	0x0061a800
  4019d8:	07270e00 	.word	0x07270e00
  4019dc:	004009f1 	.word	0x004009f1
  4019e0:	00400a33 	.word	0x00400a33
  4019e4:	00400a25 	.word	0x00400a25
  4019e8:	00400a55 	.word	0x00400a55
  4019ec:	e000e100 	.word	0xe000e100
  4019f0:	00400a6d 	.word	0x00400a6d

004019f4 <configure_pwm>:
}

void configure_pwm(void)
{
	// disable the PIO (peripheral controls the pin)
	PIO_BOMBA->PIO_PDR = PIN_BOMBA;
  4019f4:	4b0f      	ldr	r3, [pc, #60]	; (401a34 <configure_pwm+0x40>)
  4019f6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  4019fa:	605a      	str	r2, [r3, #4]
	// select alternate function B (PWML0) for pin PA19
	PIO_BOMBA->PIO_ABCDSR[0] |= PIN_BOMBA_ABCDSR;
  4019fc:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4019fe:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  401a02:	671a      	str	r2, [r3, #112]	; 0x70
	PIO_BOMBA->PIO_ABCDSR[1] &= ~PIN_BOMBA_ABCDSR;
  401a04:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401a06:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  401a0a:	675a      	str	r2, [r3, #116]	; 0x74
	// Enable the PWM peripheral from the Power Manger
	PMC->PMC_PCER0 = (1 << ID_PWM);
  401a0c:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  401a10:	f5a3 6320 	sub.w	r3, r3, #2560	; 0xa00
  401a14:	611a      	str	r2, [r3, #16]
	// Select the Clock to run at the MCK (4MHz)
	PWM->PWM_CH_NUM[PWM_CHANNEL_BOMBA].PWM_CMR = PWM_CMR_CPRE_MCK;
  401a16:	4b08      	ldr	r3, [pc, #32]	; (401a38 <configure_pwm+0x44>)
  401a18:	2200      	movs	r2, #0
  401a1a:	f8c3 2240 	str.w	r2, [r3, #576]	; 0x240
	// select the period 10msec
	PWM->PWM_CH_NUM[PWM_CHANNEL_BOMBA].PWM_CPRD = PERIOD_VALUE;// freq em khz
  401a1e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  401a22:	f8c3 224c 	str.w	r2, [r3, #588]	; 0x24c
	// select the duty cycle
	PWM->PWM_CH_NUM[PWM_CHANNEL_BOMBA].PWM_CDTY = INIT_DUTY_VALUE;
  401a26:	f44f 6280 	mov.w	r2, #1024	; 0x400
  401a2a:	f8c3 2244 	str.w	r2, [r3, #580]	; 0x244
	// enable the channel
	PWM->PWM_ENA = PWM_CHANNEL_BOMBA_EN;
  401a2e:	2204      	movs	r2, #4
  401a30:	605a      	str	r2, [r3, #4]
  401a32:	4770      	bx	lr
  401a34:	400e0e00 	.word	0x400e0e00
  401a38:	40020000 	.word	0x40020000

00401a3c <configure_lcd>:
}

void configure_lcd()
{
  401a3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	/** Enable peripheral clock */
	pmc_enable_periph_clk(ID_SMC);
  401a40:	200a      	movs	r0, #10
  401a42:	4b1e      	ldr	r3, [pc, #120]	; (401abc <configure_lcd+0x80>)
  401a44:	4798      	blx	r3

	/** Configure SMC interface for Lcd */
	smc_set_setup_timing(SMC, ILI93XX_LCD_CS, SMC_SETUP_NWE_SETUP(2)
  401a46:	4c1e      	ldr	r4, [pc, #120]	; (401ac0 <configure_lcd+0x84>)
  401a48:	f04f 3202 	mov.w	r2, #33686018	; 0x2020202
  401a4c:	2101      	movs	r1, #1
  401a4e:	4620      	mov	r0, r4
  401a50:	4b1c      	ldr	r3, [pc, #112]	; (401ac4 <configure_lcd+0x88>)
  401a52:	4798      	blx	r3
	| SMC_SETUP_NCS_WR_SETUP(2)
	| SMC_SETUP_NRD_SETUP(2)
	| SMC_SETUP_NCS_RD_SETUP(2));
	
	smc_set_pulse_timing(SMC, ILI93XX_LCD_CS, SMC_PULSE_NWE_PULSE(4)
  401a54:	4a1c      	ldr	r2, [pc, #112]	; (401ac8 <configure_lcd+0x8c>)
  401a56:	2101      	movs	r1, #1
  401a58:	4620      	mov	r0, r4
  401a5a:	4b1c      	ldr	r3, [pc, #112]	; (401acc <configure_lcd+0x90>)
  401a5c:	4798      	blx	r3
	| SMC_PULSE_NCS_WR_PULSE(4)
	| SMC_PULSE_NRD_PULSE(10)
	| SMC_PULSE_NCS_RD_PULSE(10));
	
	smc_set_cycle_timing(SMC, ILI93XX_LCD_CS, SMC_CYCLE_NWE_CYCLE(10)
  401a5e:	4a1c      	ldr	r2, [pc, #112]	; (401ad0 <configure_lcd+0x94>)
  401a60:	2101      	movs	r1, #1
  401a62:	4620      	mov	r0, r4
  401a64:	4b1b      	ldr	r3, [pc, #108]	; (401ad4 <configure_lcd+0x98>)
  401a66:	4798      	blx	r3
	| SMC_CYCLE_NRD_CYCLE(22));
	
	smc_set_mode(SMC, ILI93XX_LCD_CS, SMC_MODE_READ_MODE
  401a68:	2203      	movs	r2, #3
  401a6a:	2101      	movs	r1, #1
  401a6c:	4620      	mov	r0, r4
  401a6e:	4b1a      	ldr	r3, [pc, #104]	; (401ad8 <configure_lcd+0x9c>)
  401a70:	4798      	blx	r3
	| SMC_MODE_WRITE_MODE);

	/** Initialize display parameter */
	g_ili93xx_display_opt.ul_width = ILI93XX_LCD_WIDTH;
  401a72:	4d1a      	ldr	r5, [pc, #104]	; (401adc <configure_lcd+0xa0>)
  401a74:	26f0      	movs	r6, #240	; 0xf0
  401a76:	602e      	str	r6, [r5, #0]
	g_ili93xx_display_opt.ul_height = ILI93XX_LCD_HEIGHT;
  401a78:	f44f 77a0 	mov.w	r7, #320	; 0x140
  401a7c:	606f      	str	r7, [r5, #4]
	g_ili93xx_display_opt.foreground_color = COLOR_BLACK;
  401a7e:	2400      	movs	r4, #0
  401a80:	60ac      	str	r4, [r5, #8]
	g_ili93xx_display_opt.background_color = COLOR_WHITE;
  401a82:	f06f 487f 	mvn.w	r8, #4278190080	; 0xff000000
  401a86:	f8c5 800c 	str.w	r8, [r5, #12]

	/** Switch off backlight */
	aat31xx_disable_backlight();
  401a8a:	4b15      	ldr	r3, [pc, #84]	; (401ae0 <configure_lcd+0xa4>)
  401a8c:	4798      	blx	r3

	/** Initialize LCD */
	ili93xx_init(&g_ili93xx_display_opt);
  401a8e:	4628      	mov	r0, r5
  401a90:	4b14      	ldr	r3, [pc, #80]	; (401ae4 <configure_lcd+0xa8>)
  401a92:	4798      	blx	r3

	/** Set backlight level */
	aat31xx_set_backlight(AAT31XX_AVG_BACKLIGHT_LEVEL);
  401a94:	2008      	movs	r0, #8
  401a96:	4b14      	ldr	r3, [pc, #80]	; (401ae8 <configure_lcd+0xac>)
  401a98:	4798      	blx	r3

	ili93xx_set_foreground_color(COLOR_WHITE);
  401a9a:	4640      	mov	r0, r8
  401a9c:	4b13      	ldr	r3, [pc, #76]	; (401aec <configure_lcd+0xb0>)
  401a9e:	4798      	blx	r3
	ili93xx_draw_filled_rectangle(0, 0, ILI93XX_LCD_WIDTH,
  401aa0:	463b      	mov	r3, r7
  401aa2:	4632      	mov	r2, r6
  401aa4:	4621      	mov	r1, r4
  401aa6:	4620      	mov	r0, r4
  401aa8:	4d11      	ldr	r5, [pc, #68]	; (401af0 <configure_lcd+0xb4>)
  401aaa:	47a8      	blx	r5
	ILI93XX_LCD_HEIGHT);
	/** Turn on LCD */
	ili93xx_display_on();
  401aac:	4b11      	ldr	r3, [pc, #68]	; (401af4 <configure_lcd+0xb8>)
  401aae:	4798      	blx	r3
	ili93xx_set_cursor_position(0, 0);
  401ab0:	4621      	mov	r1, r4
  401ab2:	4620      	mov	r0, r4
  401ab4:	4b10      	ldr	r3, [pc, #64]	; (401af8 <configure_lcd+0xbc>)
  401ab6:	4798      	blx	r3
  401ab8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401abc:	00401279 	.word	0x00401279
  401ac0:	400e0000 	.word	0x400e0000
  401ac4:	00400a75 	.word	0x00400a75
  401ac8:	0a0a0404 	.word	0x0a0a0404
  401acc:	00400a7b 	.word	0x00400a7b
  401ad0:	0016000a 	.word	0x0016000a
  401ad4:	00400a83 	.word	0x00400a83
  401ad8:	00400a8b 	.word	0x00400a8b
  401adc:	20000e7c 	.word	0x20000e7c
  401ae0:	004001d1 	.word	0x004001d1
  401ae4:	00400519 	.word	0x00400519
  401ae8:	00400175 	.word	0x00400175
  401aec:	00400431 	.word	0x00400431
  401af0:	00400879 	.word	0x00400879
  401af4:	004003fd 	.word	0x004003fd
  401af8:	004004f1 	.word	0x004004f1

00401afc <inicializacao_UART>:
}


void inicializacao_UART (){
  401afc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401b00:	b084      	sub	sp, #16
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  401b02:	f8df 80b4 	ldr.w	r8, [pc, #180]	; 401bb8 <inicializacao_UART+0xbc>
  401b06:	f8cd 8004 	str.w	r8, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
  401b0a:	4d1d      	ldr	r5, [pc, #116]	; (401b80 <inicializacao_UART+0x84>)
  401b0c:	682b      	ldr	r3, [r5, #0]
  401b0e:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
  401b10:	68ab      	ldr	r3, [r5, #8]
  401b12:	9303      	str	r3, [sp, #12]
  401b14:	2008      	movs	r0, #8
  401b16:	4f1b      	ldr	r7, [pc, #108]	; (401b84 <inicializacao_UART+0x88>)
  401b18:	47b8      	blx	r7
		uart_init((Uart*)p_usart, &uart_settings);
  401b1a:	4c1b      	ldr	r4, [pc, #108]	; (401b88 <inicializacao_UART+0x8c>)
  401b1c:	a901      	add	r1, sp, #4
  401b1e:	4620      	mov	r0, r4
  401b20:	4e1a      	ldr	r6, [pc, #104]	; (401b8c <inicializacao_UART+0x90>)
  401b22:	47b0      	blx	r6
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  401b24:	4b1a      	ldr	r3, [pc, #104]	; (401b90 <inicializacao_UART+0x94>)
  401b26:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  401b28:	4a1a      	ldr	r2, [pc, #104]	; (401b94 <inicializacao_UART+0x98>)
  401b2a:	4b1b      	ldr	r3, [pc, #108]	; (401b98 <inicializacao_UART+0x9c>)
  401b2c:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  401b2e:	4a1b      	ldr	r2, [pc, #108]	; (401b9c <inicializacao_UART+0xa0>)
  401b30:	4b1b      	ldr	r3, [pc, #108]	; (401ba0 <inicializacao_UART+0xa4>)
  401b32:	601a      	str	r2, [r3, #0]
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  401b34:	f8cd 8004 	str.w	r8, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
  401b38:	682b      	ldr	r3, [r5, #0]
  401b3a:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
  401b3c:	68ab      	ldr	r3, [r5, #8]
  401b3e:	9303      	str	r3, [sp, #12]
  401b40:	2008      	movs	r0, #8
  401b42:	47b8      	blx	r7
		uart_init((Uart*)p_usart, &uart_settings);
  401b44:	a901      	add	r1, sp, #4
  401b46:	4620      	mov	r0, r4
  401b48:	47b0      	blx	r6
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  401b4a:	4e16      	ldr	r6, [pc, #88]	; (401ba4 <inicializacao_UART+0xa8>)
  401b4c:	6833      	ldr	r3, [r6, #0]
  401b4e:	2100      	movs	r1, #0
  401b50:	6898      	ldr	r0, [r3, #8]
  401b52:	4d15      	ldr	r5, [pc, #84]	; (401ba8 <inicializacao_UART+0xac>)
  401b54:	47a8      	blx	r5
	setbuf(stdin, NULL);
  401b56:	6833      	ldr	r3, [r6, #0]
  401b58:	2100      	movs	r1, #0
  401b5a:	6858      	ldr	r0, [r3, #4]
  401b5c:	47a8      	blx	r5
		.paritytype = CONF_UART_PARITY,
		.stopbits = CONF_UART_STOP_BITS
	};
	usart_serial_init(CONF_UART, &usart_options);
	stdio_serial_init((Usart *)CONF_UART, &usart_options);
	configuracoes_gerais();
  401b5e:	4b13      	ldr	r3, [pc, #76]	; (401bac <inicializacao_UART+0xb0>)
  401b60:	4798      	blx	r3
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  401b62:	4b13      	ldr	r3, [pc, #76]	; (401bb0 <inicializacao_UART+0xb4>)
  401b64:	2250      	movs	r2, #80	; 0x50
  401b66:	f883 2308 	strb.w	r2, [r3, #776]	; 0x308
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  401b6a:	f44f 7280 	mov.w	r2, #256	; 0x100
  401b6e:	601a      	str	r2, [r3, #0]
	NVIC_SetPriority( UART0_IRQn, 5);
	NVIC_EnableIRQ( UART0_IRQn);
	uart_enable_interrupt(UART0, UART_IER_RXRDY);
  401b70:	2101      	movs	r1, #1
  401b72:	4620      	mov	r0, r4
  401b74:	4b0f      	ldr	r3, [pc, #60]	; (401bb4 <inicializacao_UART+0xb8>)
  401b76:	4798      	blx	r3
}
  401b78:	b004      	add	sp, #16
  401b7a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401b7e:	bf00      	nop
  401b80:	20000024 	.word	0x20000024
  401b84:	00401279 	.word	0x00401279
  401b88:	400e0600 	.word	0x400e0600
  401b8c:	00400bb9 	.word	0x00400bb9
  401b90:	20000e74 	.word	0x20000e74
  401b94:	004015f9 	.word	0x004015f9
  401b98:	20000e70 	.word	0x20000e70
  401b9c:	00401571 	.word	0x00401571
  401ba0:	20000e6c 	.word	0x20000e6c
  401ba4:	20000034 	.word	0x20000034
  401ba8:	00401efd 	.word	0x00401efd
  401bac:	004018bd 	.word	0x004018bd
  401bb0:	e000e100 	.word	0xe000e100
  401bb4:	00400bef 	.word	0x00400bef
  401bb8:	07270e00 	.word	0x07270e00

00401bbc <UART0_Handler>:

void UART0_Handler()
{
  401bbc:	b500      	push	{lr}
  401bbe:	b083      	sub	sp, #12
	/* Get UART status and check if PDC receive buffer is full */
	if ((uart_get_status(UART0) & UART_IER_RXRDY) == UART_IER_RXRDY)
  401bc0:	4818      	ldr	r0, [pc, #96]	; (401c24 <UART0_Handler+0x68>)
  401bc2:	4b19      	ldr	r3, [pc, #100]	; (401c28 <UART0_Handler+0x6c>)
  401bc4:	4798      	blx	r3
  401bc6:	f010 0f01 	tst.w	r0, #1
  401bca:	d102      	bne.n	401bd2 <UART0_Handler+0x16>
			break;
			case 'm':
			adc_start(ADC);
		}
	}
}
  401bcc:	b003      	add	sp, #12
  401bce:	f85d fb04 	ldr.w	pc, [sp], #4
		uart_read(UART0, &key);
  401bd2:	f10d 0107 	add.w	r1, sp, #7
  401bd6:	4813      	ldr	r0, [pc, #76]	; (401c24 <UART0_Handler+0x68>)
  401bd8:	4b14      	ldr	r3, [pc, #80]	; (401c2c <UART0_Handler+0x70>)
  401bda:	4798      	blx	r3
		switch (key)
  401bdc:	f89d 3007 	ldrb.w	r3, [sp, #7]
  401be0:	2b63      	cmp	r3, #99	; 0x63
  401be2:	d017      	beq.n	401c14 <UART0_Handler+0x58>
  401be4:	2b6d      	cmp	r3, #109	; 0x6d
  401be6:	d018      	beq.n	401c1a <UART0_Handler+0x5e>
  401be8:	2b62      	cmp	r3, #98	; 0x62
  401bea:	d1ef      	bne.n	401bcc <UART0_Handler+0x10>
			duty_cycle = 4095;
  401bec:	f640 73ff 	movw	r3, #4095	; 0xfff
  401bf0:	4a0f      	ldr	r2, [pc, #60]	; (401c30 <UART0_Handler+0x74>)
  401bf2:	6013      	str	r3, [r2, #0]
			PWM->PWM_CH_NUM[PWM_CHANNEL_BOMBA].PWM_CDTYUPD = duty_cycle;
  401bf4:	4a0f      	ldr	r2, [pc, #60]	; (401c34 <UART0_Handler+0x78>)
  401bf6:	f8c2 3248 	str.w	r3, [r2, #584]	; 0x248
			if (tempo_entre_medicoes != INTERVALO_ATIVO)
  401bfa:	4b0f      	ldr	r3, [pc, #60]	; (401c38 <UART0_Handler+0x7c>)
  401bfc:	681b      	ldr	r3, [r3, #0]
  401bfe:	2b01      	cmp	r3, #1
  401c00:	d004      	beq.n	401c0c <UART0_Handler+0x50>
				tempo_entre_medicoes = INTERVALO_ATIVO;
  401c02:	2301      	movs	r3, #1
  401c04:	4a0c      	ldr	r2, [pc, #48]	; (401c38 <UART0_Handler+0x7c>)
  401c06:	6013      	str	r3, [r2, #0]
				tempo_prox_medicao = tempo_entre_medicoes;
  401c08:	4a0c      	ldr	r2, [pc, #48]	; (401c3c <UART0_Handler+0x80>)
  401c0a:	6013      	str	r3, [r2, #0]
			puts("Bomba iniciada\r");
  401c0c:	480c      	ldr	r0, [pc, #48]	; (401c40 <UART0_Handler+0x84>)
  401c0e:	4b0d      	ldr	r3, [pc, #52]	; (401c44 <UART0_Handler+0x88>)
  401c10:	4798      	blx	r3
			break;
  401c12:	e7db      	b.n	401bcc <UART0_Handler+0x10>
			configuracoes_gerais();
  401c14:	4b0c      	ldr	r3, [pc, #48]	; (401c48 <UART0_Handler+0x8c>)
  401c16:	4798      	blx	r3
			break;
  401c18:	e7d8      	b.n	401bcc <UART0_Handler+0x10>
			adc_start(ADC);
  401c1a:	480c      	ldr	r0, [pc, #48]	; (401c4c <UART0_Handler+0x90>)
  401c1c:	4b0c      	ldr	r3, [pc, #48]	; (401c50 <UART0_Handler+0x94>)
  401c1e:	4798      	blx	r3
}
  401c20:	e7d4      	b.n	401bcc <UART0_Handler+0x10>
  401c22:	bf00      	nop
  401c24:	400e0600 	.word	0x400e0600
  401c28:	00400bf3 	.word	0x00400bf3
  401c2c:	00400c07 	.word	0x00400c07
  401c30:	2000000c 	.word	0x2000000c
  401c34:	40020000 	.word	0x40020000
  401c38:	2000001c 	.word	0x2000001c
  401c3c:	20000020 	.word	0x20000020
  401c40:	00407bcc 	.word	0x00407bcc
  401c44:	00401eb9 	.word	0x00401eb9
  401c48:	004018bd 	.word	0x004018bd
  401c4c:	40038000 	.word	0x40038000
  401c50:	00400a4f 	.word	0x00400a4f

00401c54 <main>:

int main (void)
{
  401c54:	b500      	push	{lr}
  401c56:	b085      	sub	sp, #20
	sysclk_init();
  401c58:	4b24      	ldr	r3, [pc, #144]	; (401cec <main+0x98>)
  401c5a:	4798      	blx	r3
	board_init();
  401c5c:	4b24      	ldr	r3, [pc, #144]	; (401cf0 <main+0x9c>)
  401c5e:	4798      	blx	r3
	inicializacao_UART();
  401c60:	4b24      	ldr	r3, [pc, #144]	; (401cf4 <main+0xa0>)
  401c62:	4798      	blx	r3
//	configuracoes_gerais();
	configure_adc();
  401c64:	4b24      	ldr	r3, [pc, #144]	; (401cf8 <main+0xa4>)
  401c66:	4798      	blx	r3
	configure_pwm();
  401c68:	4b24      	ldr	r3, [pc, #144]	; (401cfc <main+0xa8>)
  401c6a:	4798      	blx	r3
	configure_lcd();
  401c6c:	4b24      	ldr	r3, [pc, #144]	; (401d00 <main+0xac>)
  401c6e:	4798      	blx	r3
	pmc_enable_periph_clk(ID_TC);
  401c70:	2017      	movs	r0, #23
  401c72:	4b24      	ldr	r3, [pc, #144]	; (401d04 <main+0xb0>)
  401c74:	4798      	blx	r3
	tc_find_mck_divisor( freq_desejada, ul_sysclk, &ul_div, &ul_tcclks,	BOARD_MCK);
  401c76:	4d24      	ldr	r5, [pc, #144]	; (401d08 <main+0xb4>)
  401c78:	9500      	str	r5, [sp, #0]
  401c7a:	ab03      	add	r3, sp, #12
  401c7c:	aa02      	add	r2, sp, #8
  401c7e:	4629      	mov	r1, r5
  401c80:	2001      	movs	r0, #1
  401c82:	4c22      	ldr	r4, [pc, #136]	; (401d0c <main+0xb8>)
  401c84:	47a0      	blx	r4
	tc_init(TC, CHANNEL, ul_tcclks | TC_CMR_CPCTRG);
  401c86:	4c22      	ldr	r4, [pc, #136]	; (401d10 <main+0xbc>)
  401c88:	9a03      	ldr	r2, [sp, #12]
  401c8a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
  401c8e:	2100      	movs	r1, #0
  401c90:	4620      	mov	r0, r4
  401c92:	4b20      	ldr	r3, [pc, #128]	; (401d14 <main+0xc0>)
  401c94:	4798      	blx	r3
	tc_write_rc(TC, CHANNEL, counts);
  401c96:	9a02      	ldr	r2, [sp, #8]
  401c98:	fbb5 f2f2 	udiv	r2, r5, r2
  401c9c:	2100      	movs	r1, #0
  401c9e:	4620      	mov	r0, r4
  401ca0:	4b1d      	ldr	r3, [pc, #116]	; (401d18 <main+0xc4>)
  401ca2:	4798      	blx	r3
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  401ca4:	4b1d      	ldr	r3, [pc, #116]	; (401d1c <main+0xc8>)
  401ca6:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  401caa:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  401cae:	2140      	movs	r1, #64	; 0x40
  401cb0:	f883 1317 	strb.w	r1, [r3, #791]	; 0x317
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  401cb4:	601a      	str	r2, [r3, #0]
	tc_enable_interrupt(TC,	CHANNEL, TC_IER_CPCS);
  401cb6:	2210      	movs	r2, #16
  401cb8:	2100      	movs	r1, #0
  401cba:	4620      	mov	r0, r4
  401cbc:	4b18      	ldr	r3, [pc, #96]	; (401d20 <main+0xcc>)
  401cbe:	4798      	blx	r3
	tc_start(TC, CHANNEL);
  401cc0:	2100      	movs	r1, #0
  401cc2:	4620      	mov	r0, r4
  401cc4:	4b17      	ldr	r3, [pc, #92]	; (401d24 <main+0xd0>)
  401cc6:	4798      	blx	r3
	tc_config(1);

	pio_set_output(PIOA, PINO_LED_AZUL, HIGH, DISABLE, ENABLE);
  401cc8:	4e17      	ldr	r6, [pc, #92]	; (401d28 <main+0xd4>)
  401cca:	2401      	movs	r4, #1
  401ccc:	9400      	str	r4, [sp, #0]
  401cce:	2300      	movs	r3, #0
  401cd0:	4622      	mov	r2, r4
  401cd2:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  401cd6:	4630      	mov	r0, r6
  401cd8:	4d14      	ldr	r5, [pc, #80]	; (401d2c <main+0xd8>)
  401cda:	47a8      	blx	r5
	pio_set_output(PIOA, PINO_LED_VERDE, HIGH, DISABLE, ENABLE);
  401cdc:	9400      	str	r4, [sp, #0]
  401cde:	2300      	movs	r3, #0
  401ce0:	4622      	mov	r2, r4
  401ce2:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  401ce6:	4630      	mov	r0, r6
  401ce8:	47a8      	blx	r5
  401cea:	e7fe      	b.n	401cea <main+0x96>
  401cec:	00400c19 	.word	0x00400c19
  401cf0:	00400c7d 	.word	0x00400c7d
  401cf4:	00401afd 	.word	0x00401afd
  401cf8:	00401971 	.word	0x00401971
  401cfc:	004019f5 	.word	0x004019f5
  401d00:	00401a3d 	.word	0x00401a3d
  401d04:	00401279 	.word	0x00401279
  401d08:	07270e00 	.word	0x07270e00
  401d0c:	00400acb 	.word	0x00400acb
  401d10:	40010000 	.word	0x40010000
  401d14:	00400a93 	.word	0x00400a93
  401d18:	00400ab3 	.word	0x00400ab3
  401d1c:	e000e100 	.word	0xe000e100
  401d20:	00400abb 	.word	0x00400abb
  401d24:	00400aab 	.word	0x00400aab
  401d28:	400e0e00 	.word	0x400e0e00
  401d2c:	00400e8b 	.word	0x00400e8b

00401d30 <__libc_init_array>:
  401d30:	b570      	push	{r4, r5, r6, lr}
  401d32:	4e0f      	ldr	r6, [pc, #60]	; (401d70 <__libc_init_array+0x40>)
  401d34:	4d0f      	ldr	r5, [pc, #60]	; (401d74 <__libc_init_array+0x44>)
  401d36:	1b76      	subs	r6, r6, r5
  401d38:	10b6      	asrs	r6, r6, #2
  401d3a:	bf18      	it	ne
  401d3c:	2400      	movne	r4, #0
  401d3e:	d005      	beq.n	401d4c <__libc_init_array+0x1c>
  401d40:	3401      	adds	r4, #1
  401d42:	f855 3b04 	ldr.w	r3, [r5], #4
  401d46:	4798      	blx	r3
  401d48:	42a6      	cmp	r6, r4
  401d4a:	d1f9      	bne.n	401d40 <__libc_init_array+0x10>
  401d4c:	4e0a      	ldr	r6, [pc, #40]	; (401d78 <__libc_init_array+0x48>)
  401d4e:	4d0b      	ldr	r5, [pc, #44]	; (401d7c <__libc_init_array+0x4c>)
  401d50:	1b76      	subs	r6, r6, r5
  401d52:	f006 f8c9 	bl	407ee8 <_init>
  401d56:	10b6      	asrs	r6, r6, #2
  401d58:	bf18      	it	ne
  401d5a:	2400      	movne	r4, #0
  401d5c:	d006      	beq.n	401d6c <__libc_init_array+0x3c>
  401d5e:	3401      	adds	r4, #1
  401d60:	f855 3b04 	ldr.w	r3, [r5], #4
  401d64:	4798      	blx	r3
  401d66:	42a6      	cmp	r6, r4
  401d68:	d1f9      	bne.n	401d5e <__libc_init_array+0x2e>
  401d6a:	bd70      	pop	{r4, r5, r6, pc}
  401d6c:	bd70      	pop	{r4, r5, r6, pc}
  401d6e:	bf00      	nop
  401d70:	00407ef4 	.word	0x00407ef4
  401d74:	00407ef4 	.word	0x00407ef4
  401d78:	00407efc 	.word	0x00407efc
  401d7c:	00407ef4 	.word	0x00407ef4

00401d80 <memset>:
  401d80:	b470      	push	{r4, r5, r6}
  401d82:	0786      	lsls	r6, r0, #30
  401d84:	d046      	beq.n	401e14 <memset+0x94>
  401d86:	1e54      	subs	r4, r2, #1
  401d88:	2a00      	cmp	r2, #0
  401d8a:	d041      	beq.n	401e10 <memset+0x90>
  401d8c:	b2ca      	uxtb	r2, r1
  401d8e:	4603      	mov	r3, r0
  401d90:	e002      	b.n	401d98 <memset+0x18>
  401d92:	f114 34ff 	adds.w	r4, r4, #4294967295
  401d96:	d33b      	bcc.n	401e10 <memset+0x90>
  401d98:	f803 2b01 	strb.w	r2, [r3], #1
  401d9c:	079d      	lsls	r5, r3, #30
  401d9e:	d1f8      	bne.n	401d92 <memset+0x12>
  401da0:	2c03      	cmp	r4, #3
  401da2:	d92e      	bls.n	401e02 <memset+0x82>
  401da4:	b2cd      	uxtb	r5, r1
  401da6:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  401daa:	2c0f      	cmp	r4, #15
  401dac:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  401db0:	d919      	bls.n	401de6 <memset+0x66>
  401db2:	f103 0210 	add.w	r2, r3, #16
  401db6:	4626      	mov	r6, r4
  401db8:	3e10      	subs	r6, #16
  401dba:	2e0f      	cmp	r6, #15
  401dbc:	f842 5c10 	str.w	r5, [r2, #-16]
  401dc0:	f842 5c0c 	str.w	r5, [r2, #-12]
  401dc4:	f842 5c08 	str.w	r5, [r2, #-8]
  401dc8:	f842 5c04 	str.w	r5, [r2, #-4]
  401dcc:	f102 0210 	add.w	r2, r2, #16
  401dd0:	d8f2      	bhi.n	401db8 <memset+0x38>
  401dd2:	f1a4 0210 	sub.w	r2, r4, #16
  401dd6:	f022 020f 	bic.w	r2, r2, #15
  401dda:	f004 040f 	and.w	r4, r4, #15
  401dde:	3210      	adds	r2, #16
  401de0:	2c03      	cmp	r4, #3
  401de2:	4413      	add	r3, r2
  401de4:	d90d      	bls.n	401e02 <memset+0x82>
  401de6:	461e      	mov	r6, r3
  401de8:	4622      	mov	r2, r4
  401dea:	3a04      	subs	r2, #4
  401dec:	2a03      	cmp	r2, #3
  401dee:	f846 5b04 	str.w	r5, [r6], #4
  401df2:	d8fa      	bhi.n	401dea <memset+0x6a>
  401df4:	1f22      	subs	r2, r4, #4
  401df6:	f022 0203 	bic.w	r2, r2, #3
  401dfa:	3204      	adds	r2, #4
  401dfc:	4413      	add	r3, r2
  401dfe:	f004 0403 	and.w	r4, r4, #3
  401e02:	b12c      	cbz	r4, 401e10 <memset+0x90>
  401e04:	b2c9      	uxtb	r1, r1
  401e06:	441c      	add	r4, r3
  401e08:	f803 1b01 	strb.w	r1, [r3], #1
  401e0c:	429c      	cmp	r4, r3
  401e0e:	d1fb      	bne.n	401e08 <memset+0x88>
  401e10:	bc70      	pop	{r4, r5, r6}
  401e12:	4770      	bx	lr
  401e14:	4614      	mov	r4, r2
  401e16:	4603      	mov	r3, r0
  401e18:	e7c2      	b.n	401da0 <memset+0x20>
  401e1a:	bf00      	nop

00401e1c <_puts_r>:
  401e1c:	b5f0      	push	{r4, r5, r6, r7, lr}
  401e1e:	4605      	mov	r5, r0
  401e20:	b089      	sub	sp, #36	; 0x24
  401e22:	4608      	mov	r0, r1
  401e24:	460c      	mov	r4, r1
  401e26:	f000 f96b 	bl	402100 <strlen>
  401e2a:	6bab      	ldr	r3, [r5, #56]	; 0x38
  401e2c:	4f21      	ldr	r7, [pc, #132]	; (401eb4 <_puts_r+0x98>)
  401e2e:	9404      	str	r4, [sp, #16]
  401e30:	2601      	movs	r6, #1
  401e32:	1c44      	adds	r4, r0, #1
  401e34:	a904      	add	r1, sp, #16
  401e36:	2202      	movs	r2, #2
  401e38:	9403      	str	r4, [sp, #12]
  401e3a:	9005      	str	r0, [sp, #20]
  401e3c:	68ac      	ldr	r4, [r5, #8]
  401e3e:	9706      	str	r7, [sp, #24]
  401e40:	9607      	str	r6, [sp, #28]
  401e42:	9101      	str	r1, [sp, #4]
  401e44:	9202      	str	r2, [sp, #8]
  401e46:	b353      	cbz	r3, 401e9e <_puts_r+0x82>
  401e48:	6e63      	ldr	r3, [r4, #100]	; 0x64
  401e4a:	f013 0f01 	tst.w	r3, #1
  401e4e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401e52:	b29a      	uxth	r2, r3
  401e54:	d101      	bne.n	401e5a <_puts_r+0x3e>
  401e56:	0590      	lsls	r0, r2, #22
  401e58:	d525      	bpl.n	401ea6 <_puts_r+0x8a>
  401e5a:	0491      	lsls	r1, r2, #18
  401e5c:	d406      	bmi.n	401e6c <_puts_r+0x50>
  401e5e:	6e62      	ldr	r2, [r4, #100]	; 0x64
  401e60:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  401e64:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  401e68:	81a3      	strh	r3, [r4, #12]
  401e6a:	6662      	str	r2, [r4, #100]	; 0x64
  401e6c:	4628      	mov	r0, r5
  401e6e:	aa01      	add	r2, sp, #4
  401e70:	4621      	mov	r1, r4
  401e72:	f002 fea5 	bl	404bc0 <__sfvwrite_r>
  401e76:	6e63      	ldr	r3, [r4, #100]	; 0x64
  401e78:	2800      	cmp	r0, #0
  401e7a:	bf0c      	ite	eq
  401e7c:	250a      	moveq	r5, #10
  401e7e:	f04f 35ff 	movne.w	r5, #4294967295
  401e82:	07da      	lsls	r2, r3, #31
  401e84:	d402      	bmi.n	401e8c <_puts_r+0x70>
  401e86:	89a3      	ldrh	r3, [r4, #12]
  401e88:	059b      	lsls	r3, r3, #22
  401e8a:	d502      	bpl.n	401e92 <_puts_r+0x76>
  401e8c:	4628      	mov	r0, r5
  401e8e:	b009      	add	sp, #36	; 0x24
  401e90:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401e92:	6da0      	ldr	r0, [r4, #88]	; 0x58
  401e94:	f003 f870 	bl	404f78 <__retarget_lock_release_recursive>
  401e98:	4628      	mov	r0, r5
  401e9a:	b009      	add	sp, #36	; 0x24
  401e9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401e9e:	4628      	mov	r0, r5
  401ea0:	f002 fd06 	bl	4048b0 <__sinit>
  401ea4:	e7d0      	b.n	401e48 <_puts_r+0x2c>
  401ea6:	6da0      	ldr	r0, [r4, #88]	; 0x58
  401ea8:	f003 f864 	bl	404f74 <__retarget_lock_acquire_recursive>
  401eac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401eb0:	b29a      	uxth	r2, r3
  401eb2:	e7d2      	b.n	401e5a <_puts_r+0x3e>
  401eb4:	00407c60 	.word	0x00407c60

00401eb8 <puts>:
  401eb8:	4b02      	ldr	r3, [pc, #8]	; (401ec4 <puts+0xc>)
  401eba:	4601      	mov	r1, r0
  401ebc:	6818      	ldr	r0, [r3, #0]
  401ebe:	f7ff bfad 	b.w	401e1c <_puts_r>
  401ec2:	bf00      	nop
  401ec4:	20000034 	.word	0x20000034

00401ec8 <__srget_r>:
  401ec8:	b538      	push	{r3, r4, r5, lr}
  401eca:	460c      	mov	r4, r1
  401ecc:	4605      	mov	r5, r0
  401ece:	b108      	cbz	r0, 401ed4 <__srget_r+0xc>
  401ed0:	6b83      	ldr	r3, [r0, #56]	; 0x38
  401ed2:	b163      	cbz	r3, 401eee <__srget_r+0x26>
  401ed4:	4628      	mov	r0, r5
  401ed6:	4621      	mov	r1, r4
  401ed8:	f004 f99e 	bl	406218 <__srefill_r>
  401edc:	b950      	cbnz	r0, 401ef4 <__srget_r+0x2c>
  401ede:	e894 000c 	ldmia.w	r4, {r2, r3}
  401ee2:	3b01      	subs	r3, #1
  401ee4:	1c51      	adds	r1, r2, #1
  401ee6:	e884 000a 	stmia.w	r4, {r1, r3}
  401eea:	7810      	ldrb	r0, [r2, #0]
  401eec:	bd38      	pop	{r3, r4, r5, pc}
  401eee:	f002 fcdf 	bl	4048b0 <__sinit>
  401ef2:	e7ef      	b.n	401ed4 <__srget_r+0xc>
  401ef4:	f04f 30ff 	mov.w	r0, #4294967295
  401ef8:	bd38      	pop	{r3, r4, r5, pc}
  401efa:	bf00      	nop

00401efc <setbuf>:
  401efc:	2900      	cmp	r1, #0
  401efe:	bf0c      	ite	eq
  401f00:	2202      	moveq	r2, #2
  401f02:	2200      	movne	r2, #0
  401f04:	f44f 6380 	mov.w	r3, #1024	; 0x400
  401f08:	f000 b800 	b.w	401f0c <setvbuf>

00401f0c <setvbuf>:
  401f0c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  401f10:	4c61      	ldr	r4, [pc, #388]	; (402098 <setvbuf+0x18c>)
  401f12:	6825      	ldr	r5, [r4, #0]
  401f14:	b083      	sub	sp, #12
  401f16:	4604      	mov	r4, r0
  401f18:	460f      	mov	r7, r1
  401f1a:	4690      	mov	r8, r2
  401f1c:	461e      	mov	r6, r3
  401f1e:	b115      	cbz	r5, 401f26 <setvbuf+0x1a>
  401f20:	6bab      	ldr	r3, [r5, #56]	; 0x38
  401f22:	2b00      	cmp	r3, #0
  401f24:	d064      	beq.n	401ff0 <setvbuf+0xe4>
  401f26:	f1b8 0f02 	cmp.w	r8, #2
  401f2a:	d006      	beq.n	401f3a <setvbuf+0x2e>
  401f2c:	f1b8 0f01 	cmp.w	r8, #1
  401f30:	f200 809f 	bhi.w	402072 <setvbuf+0x166>
  401f34:	2e00      	cmp	r6, #0
  401f36:	f2c0 809c 	blt.w	402072 <setvbuf+0x166>
  401f3a:	6e63      	ldr	r3, [r4, #100]	; 0x64
  401f3c:	07d8      	lsls	r0, r3, #31
  401f3e:	d534      	bpl.n	401faa <setvbuf+0x9e>
  401f40:	4621      	mov	r1, r4
  401f42:	4628      	mov	r0, r5
  401f44:	f002 fc4a 	bl	4047dc <_fflush_r>
  401f48:	6b21      	ldr	r1, [r4, #48]	; 0x30
  401f4a:	b141      	cbz	r1, 401f5e <setvbuf+0x52>
  401f4c:	f104 0340 	add.w	r3, r4, #64	; 0x40
  401f50:	4299      	cmp	r1, r3
  401f52:	d002      	beq.n	401f5a <setvbuf+0x4e>
  401f54:	4628      	mov	r0, r5
  401f56:	f002 fd4d 	bl	4049f4 <_free_r>
  401f5a:	2300      	movs	r3, #0
  401f5c:	6323      	str	r3, [r4, #48]	; 0x30
  401f5e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401f62:	2200      	movs	r2, #0
  401f64:	61a2      	str	r2, [r4, #24]
  401f66:	6062      	str	r2, [r4, #4]
  401f68:	061a      	lsls	r2, r3, #24
  401f6a:	d43a      	bmi.n	401fe2 <setvbuf+0xd6>
  401f6c:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  401f70:	f023 0303 	bic.w	r3, r3, #3
  401f74:	f1b8 0f02 	cmp.w	r8, #2
  401f78:	81a3      	strh	r3, [r4, #12]
  401f7a:	d01d      	beq.n	401fb8 <setvbuf+0xac>
  401f7c:	ab01      	add	r3, sp, #4
  401f7e:	466a      	mov	r2, sp
  401f80:	4621      	mov	r1, r4
  401f82:	4628      	mov	r0, r5
  401f84:	f002 fffa 	bl	404f7c <__swhatbuf_r>
  401f88:	89a3      	ldrh	r3, [r4, #12]
  401f8a:	4318      	orrs	r0, r3
  401f8c:	81a0      	strh	r0, [r4, #12]
  401f8e:	2e00      	cmp	r6, #0
  401f90:	d132      	bne.n	401ff8 <setvbuf+0xec>
  401f92:	9e00      	ldr	r6, [sp, #0]
  401f94:	4630      	mov	r0, r6
  401f96:	f003 f869 	bl	40506c <malloc>
  401f9a:	4607      	mov	r7, r0
  401f9c:	2800      	cmp	r0, #0
  401f9e:	d06b      	beq.n	402078 <setvbuf+0x16c>
  401fa0:	89a3      	ldrh	r3, [r4, #12]
  401fa2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  401fa6:	81a3      	strh	r3, [r4, #12]
  401fa8:	e028      	b.n	401ffc <setvbuf+0xf0>
  401faa:	89a3      	ldrh	r3, [r4, #12]
  401fac:	0599      	lsls	r1, r3, #22
  401fae:	d4c7      	bmi.n	401f40 <setvbuf+0x34>
  401fb0:	6da0      	ldr	r0, [r4, #88]	; 0x58
  401fb2:	f002 ffdf 	bl	404f74 <__retarget_lock_acquire_recursive>
  401fb6:	e7c3      	b.n	401f40 <setvbuf+0x34>
  401fb8:	2500      	movs	r5, #0
  401fba:	6e61      	ldr	r1, [r4, #100]	; 0x64
  401fbc:	2600      	movs	r6, #0
  401fbe:	f104 0243 	add.w	r2, r4, #67	; 0x43
  401fc2:	f043 0302 	orr.w	r3, r3, #2
  401fc6:	2001      	movs	r0, #1
  401fc8:	60a6      	str	r6, [r4, #8]
  401fca:	07ce      	lsls	r6, r1, #31
  401fcc:	81a3      	strh	r3, [r4, #12]
  401fce:	6022      	str	r2, [r4, #0]
  401fd0:	6122      	str	r2, [r4, #16]
  401fd2:	6160      	str	r0, [r4, #20]
  401fd4:	d401      	bmi.n	401fda <setvbuf+0xce>
  401fd6:	0598      	lsls	r0, r3, #22
  401fd8:	d53e      	bpl.n	402058 <setvbuf+0x14c>
  401fda:	4628      	mov	r0, r5
  401fdc:	b003      	add	sp, #12
  401fde:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  401fe2:	6921      	ldr	r1, [r4, #16]
  401fe4:	4628      	mov	r0, r5
  401fe6:	f002 fd05 	bl	4049f4 <_free_r>
  401fea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401fee:	e7bd      	b.n	401f6c <setvbuf+0x60>
  401ff0:	4628      	mov	r0, r5
  401ff2:	f002 fc5d 	bl	4048b0 <__sinit>
  401ff6:	e796      	b.n	401f26 <setvbuf+0x1a>
  401ff8:	2f00      	cmp	r7, #0
  401ffa:	d0cb      	beq.n	401f94 <setvbuf+0x88>
  401ffc:	6bab      	ldr	r3, [r5, #56]	; 0x38
  401ffe:	2b00      	cmp	r3, #0
  402000:	d033      	beq.n	40206a <setvbuf+0x15e>
  402002:	9b00      	ldr	r3, [sp, #0]
  402004:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  402008:	6027      	str	r7, [r4, #0]
  40200a:	429e      	cmp	r6, r3
  40200c:	bf1c      	itt	ne
  40200e:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
  402012:	81a2      	strhne	r2, [r4, #12]
  402014:	f1b8 0f01 	cmp.w	r8, #1
  402018:	bf04      	itt	eq
  40201a:	f042 0201 	orreq.w	r2, r2, #1
  40201e:	81a2      	strheq	r2, [r4, #12]
  402020:	b292      	uxth	r2, r2
  402022:	f012 0308 	ands.w	r3, r2, #8
  402026:	6127      	str	r7, [r4, #16]
  402028:	6166      	str	r6, [r4, #20]
  40202a:	d00e      	beq.n	40204a <setvbuf+0x13e>
  40202c:	07d1      	lsls	r1, r2, #31
  40202e:	d51a      	bpl.n	402066 <setvbuf+0x15a>
  402030:	6e65      	ldr	r5, [r4, #100]	; 0x64
  402032:	4276      	negs	r6, r6
  402034:	2300      	movs	r3, #0
  402036:	f015 0501 	ands.w	r5, r5, #1
  40203a:	61a6      	str	r6, [r4, #24]
  40203c:	60a3      	str	r3, [r4, #8]
  40203e:	d009      	beq.n	402054 <setvbuf+0x148>
  402040:	2500      	movs	r5, #0
  402042:	4628      	mov	r0, r5
  402044:	b003      	add	sp, #12
  402046:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40204a:	60a3      	str	r3, [r4, #8]
  40204c:	6e65      	ldr	r5, [r4, #100]	; 0x64
  40204e:	f015 0501 	ands.w	r5, r5, #1
  402052:	d1f5      	bne.n	402040 <setvbuf+0x134>
  402054:	0593      	lsls	r3, r2, #22
  402056:	d4c0      	bmi.n	401fda <setvbuf+0xce>
  402058:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40205a:	f002 ff8d 	bl	404f78 <__retarget_lock_release_recursive>
  40205e:	4628      	mov	r0, r5
  402060:	b003      	add	sp, #12
  402062:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  402066:	60a6      	str	r6, [r4, #8]
  402068:	e7f0      	b.n	40204c <setvbuf+0x140>
  40206a:	4628      	mov	r0, r5
  40206c:	f002 fc20 	bl	4048b0 <__sinit>
  402070:	e7c7      	b.n	402002 <setvbuf+0xf6>
  402072:	f04f 35ff 	mov.w	r5, #4294967295
  402076:	e7b0      	b.n	401fda <setvbuf+0xce>
  402078:	f8dd 9000 	ldr.w	r9, [sp]
  40207c:	45b1      	cmp	r9, r6
  40207e:	d004      	beq.n	40208a <setvbuf+0x17e>
  402080:	4648      	mov	r0, r9
  402082:	f002 fff3 	bl	40506c <malloc>
  402086:	4607      	mov	r7, r0
  402088:	b920      	cbnz	r0, 402094 <setvbuf+0x188>
  40208a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40208e:	f04f 35ff 	mov.w	r5, #4294967295
  402092:	e792      	b.n	401fba <setvbuf+0xae>
  402094:	464e      	mov	r6, r9
  402096:	e783      	b.n	401fa0 <setvbuf+0x94>
  402098:	20000034 	.word	0x20000034

0040209c <sprintf>:
  40209c:	b40e      	push	{r1, r2, r3}
  40209e:	b5f0      	push	{r4, r5, r6, r7, lr}
  4020a0:	b09c      	sub	sp, #112	; 0x70
  4020a2:	ab21      	add	r3, sp, #132	; 0x84
  4020a4:	490f      	ldr	r1, [pc, #60]	; (4020e4 <sprintf+0x48>)
  4020a6:	f853 2b04 	ldr.w	r2, [r3], #4
  4020aa:	9301      	str	r3, [sp, #4]
  4020ac:	4605      	mov	r5, r0
  4020ae:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  4020b2:	6808      	ldr	r0, [r1, #0]
  4020b4:	9502      	str	r5, [sp, #8]
  4020b6:	f44f 7702 	mov.w	r7, #520	; 0x208
  4020ba:	f64f 76ff 	movw	r6, #65535	; 0xffff
  4020be:	a902      	add	r1, sp, #8
  4020c0:	9506      	str	r5, [sp, #24]
  4020c2:	f8ad 7014 	strh.w	r7, [sp, #20]
  4020c6:	9404      	str	r4, [sp, #16]
  4020c8:	9407      	str	r4, [sp, #28]
  4020ca:	f8ad 6016 	strh.w	r6, [sp, #22]
  4020ce:	f000 f885 	bl	4021dc <_svfprintf_r>
  4020d2:	9b02      	ldr	r3, [sp, #8]
  4020d4:	2200      	movs	r2, #0
  4020d6:	701a      	strb	r2, [r3, #0]
  4020d8:	b01c      	add	sp, #112	; 0x70
  4020da:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  4020de:	b003      	add	sp, #12
  4020e0:	4770      	bx	lr
  4020e2:	bf00      	nop
  4020e4:	20000034 	.word	0x20000034
	...

00402100 <strlen>:
  402100:	f890 f000 	pld	[r0]
  402104:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  402108:	f020 0107 	bic.w	r1, r0, #7
  40210c:	f06f 0c00 	mvn.w	ip, #0
  402110:	f010 0407 	ands.w	r4, r0, #7
  402114:	f891 f020 	pld	[r1, #32]
  402118:	f040 8049 	bne.w	4021ae <strlen+0xae>
  40211c:	f04f 0400 	mov.w	r4, #0
  402120:	f06f 0007 	mvn.w	r0, #7
  402124:	e9d1 2300 	ldrd	r2, r3, [r1]
  402128:	f891 f040 	pld	[r1, #64]	; 0x40
  40212c:	f100 0008 	add.w	r0, r0, #8
  402130:	fa82 f24c 	uadd8	r2, r2, ip
  402134:	faa4 f28c 	sel	r2, r4, ip
  402138:	fa83 f34c 	uadd8	r3, r3, ip
  40213c:	faa2 f38c 	sel	r3, r2, ip
  402140:	bb4b      	cbnz	r3, 402196 <strlen+0x96>
  402142:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  402146:	fa82 f24c 	uadd8	r2, r2, ip
  40214a:	f100 0008 	add.w	r0, r0, #8
  40214e:	faa4 f28c 	sel	r2, r4, ip
  402152:	fa83 f34c 	uadd8	r3, r3, ip
  402156:	faa2 f38c 	sel	r3, r2, ip
  40215a:	b9e3      	cbnz	r3, 402196 <strlen+0x96>
  40215c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  402160:	fa82 f24c 	uadd8	r2, r2, ip
  402164:	f100 0008 	add.w	r0, r0, #8
  402168:	faa4 f28c 	sel	r2, r4, ip
  40216c:	fa83 f34c 	uadd8	r3, r3, ip
  402170:	faa2 f38c 	sel	r3, r2, ip
  402174:	b97b      	cbnz	r3, 402196 <strlen+0x96>
  402176:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  40217a:	f101 0120 	add.w	r1, r1, #32
  40217e:	fa82 f24c 	uadd8	r2, r2, ip
  402182:	f100 0008 	add.w	r0, r0, #8
  402186:	faa4 f28c 	sel	r2, r4, ip
  40218a:	fa83 f34c 	uadd8	r3, r3, ip
  40218e:	faa2 f38c 	sel	r3, r2, ip
  402192:	2b00      	cmp	r3, #0
  402194:	d0c6      	beq.n	402124 <strlen+0x24>
  402196:	2a00      	cmp	r2, #0
  402198:	bf04      	itt	eq
  40219a:	3004      	addeq	r0, #4
  40219c:	461a      	moveq	r2, r3
  40219e:	ba12      	rev	r2, r2
  4021a0:	fab2 f282 	clz	r2, r2
  4021a4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  4021a8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  4021ac:	4770      	bx	lr
  4021ae:	e9d1 2300 	ldrd	r2, r3, [r1]
  4021b2:	f004 0503 	and.w	r5, r4, #3
  4021b6:	f1c4 0000 	rsb	r0, r4, #0
  4021ba:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  4021be:	f014 0f04 	tst.w	r4, #4
  4021c2:	f891 f040 	pld	[r1, #64]	; 0x40
  4021c6:	fa0c f505 	lsl.w	r5, ip, r5
  4021ca:	ea62 0205 	orn	r2, r2, r5
  4021ce:	bf1c      	itt	ne
  4021d0:	ea63 0305 	ornne	r3, r3, r5
  4021d4:	4662      	movne	r2, ip
  4021d6:	f04f 0400 	mov.w	r4, #0
  4021da:	e7a9      	b.n	402130 <strlen+0x30>

004021dc <_svfprintf_r>:
  4021dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4021e0:	b0c3      	sub	sp, #268	; 0x10c
  4021e2:	460c      	mov	r4, r1
  4021e4:	910b      	str	r1, [sp, #44]	; 0x2c
  4021e6:	4692      	mov	sl, r2
  4021e8:	930f      	str	r3, [sp, #60]	; 0x3c
  4021ea:	900c      	str	r0, [sp, #48]	; 0x30
  4021ec:	f002 feb0 	bl	404f50 <_localeconv_r>
  4021f0:	6803      	ldr	r3, [r0, #0]
  4021f2:	931a      	str	r3, [sp, #104]	; 0x68
  4021f4:	4618      	mov	r0, r3
  4021f6:	f7ff ff83 	bl	402100 <strlen>
  4021fa:	89a3      	ldrh	r3, [r4, #12]
  4021fc:	9019      	str	r0, [sp, #100]	; 0x64
  4021fe:	0619      	lsls	r1, r3, #24
  402200:	d503      	bpl.n	40220a <_svfprintf_r+0x2e>
  402202:	6923      	ldr	r3, [r4, #16]
  402204:	2b00      	cmp	r3, #0
  402206:	f001 8003 	beq.w	403210 <_svfprintf_r+0x1034>
  40220a:	2300      	movs	r3, #0
  40220c:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  402210:	9313      	str	r3, [sp, #76]	; 0x4c
  402212:	9315      	str	r3, [sp, #84]	; 0x54
  402214:	9314      	str	r3, [sp, #80]	; 0x50
  402216:	9327      	str	r3, [sp, #156]	; 0x9c
  402218:	9326      	str	r3, [sp, #152]	; 0x98
  40221a:	9318      	str	r3, [sp, #96]	; 0x60
  40221c:	931b      	str	r3, [sp, #108]	; 0x6c
  40221e:	9309      	str	r3, [sp, #36]	; 0x24
  402220:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
  402224:	46c8      	mov	r8, r9
  402226:	9316      	str	r3, [sp, #88]	; 0x58
  402228:	9317      	str	r3, [sp, #92]	; 0x5c
  40222a:	f89a 3000 	ldrb.w	r3, [sl]
  40222e:	4654      	mov	r4, sl
  402230:	b1e3      	cbz	r3, 40226c <_svfprintf_r+0x90>
  402232:	2b25      	cmp	r3, #37	; 0x25
  402234:	d102      	bne.n	40223c <_svfprintf_r+0x60>
  402236:	e019      	b.n	40226c <_svfprintf_r+0x90>
  402238:	2b25      	cmp	r3, #37	; 0x25
  40223a:	d003      	beq.n	402244 <_svfprintf_r+0x68>
  40223c:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  402240:	2b00      	cmp	r3, #0
  402242:	d1f9      	bne.n	402238 <_svfprintf_r+0x5c>
  402244:	eba4 050a 	sub.w	r5, r4, sl
  402248:	b185      	cbz	r5, 40226c <_svfprintf_r+0x90>
  40224a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40224c:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40224e:	f8c8 a000 	str.w	sl, [r8]
  402252:	3301      	adds	r3, #1
  402254:	442a      	add	r2, r5
  402256:	2b07      	cmp	r3, #7
  402258:	f8c8 5004 	str.w	r5, [r8, #4]
  40225c:	9227      	str	r2, [sp, #156]	; 0x9c
  40225e:	9326      	str	r3, [sp, #152]	; 0x98
  402260:	dc7f      	bgt.n	402362 <_svfprintf_r+0x186>
  402262:	f108 0808 	add.w	r8, r8, #8
  402266:	9b09      	ldr	r3, [sp, #36]	; 0x24
  402268:	442b      	add	r3, r5
  40226a:	9309      	str	r3, [sp, #36]	; 0x24
  40226c:	7823      	ldrb	r3, [r4, #0]
  40226e:	2b00      	cmp	r3, #0
  402270:	d07f      	beq.n	402372 <_svfprintf_r+0x196>
  402272:	2300      	movs	r3, #0
  402274:	461a      	mov	r2, r3
  402276:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  40227a:	4619      	mov	r1, r3
  40227c:	930d      	str	r3, [sp, #52]	; 0x34
  40227e:	469b      	mov	fp, r3
  402280:	f04f 30ff 	mov.w	r0, #4294967295
  402284:	7863      	ldrb	r3, [r4, #1]
  402286:	900a      	str	r0, [sp, #40]	; 0x28
  402288:	f104 0a01 	add.w	sl, r4, #1
  40228c:	f10a 0a01 	add.w	sl, sl, #1
  402290:	f1a3 0020 	sub.w	r0, r3, #32
  402294:	2858      	cmp	r0, #88	; 0x58
  402296:	f200 83c1 	bhi.w	402a1c <_svfprintf_r+0x840>
  40229a:	e8df f010 	tbh	[pc, r0, lsl #1]
  40229e:	0238      	.short	0x0238
  4022a0:	03bf03bf 	.word	0x03bf03bf
  4022a4:	03bf0240 	.word	0x03bf0240
  4022a8:	03bf03bf 	.word	0x03bf03bf
  4022ac:	03bf03bf 	.word	0x03bf03bf
  4022b0:	024503bf 	.word	0x024503bf
  4022b4:	03bf0203 	.word	0x03bf0203
  4022b8:	026b005d 	.word	0x026b005d
  4022bc:	028603bf 	.word	0x028603bf
  4022c0:	039d039d 	.word	0x039d039d
  4022c4:	039d039d 	.word	0x039d039d
  4022c8:	039d039d 	.word	0x039d039d
  4022cc:	039d039d 	.word	0x039d039d
  4022d0:	03bf039d 	.word	0x03bf039d
  4022d4:	03bf03bf 	.word	0x03bf03bf
  4022d8:	03bf03bf 	.word	0x03bf03bf
  4022dc:	03bf03bf 	.word	0x03bf03bf
  4022e0:	03bf03bf 	.word	0x03bf03bf
  4022e4:	033703bf 	.word	0x033703bf
  4022e8:	03bf0357 	.word	0x03bf0357
  4022ec:	03bf0357 	.word	0x03bf0357
  4022f0:	03bf03bf 	.word	0x03bf03bf
  4022f4:	039803bf 	.word	0x039803bf
  4022f8:	03bf03bf 	.word	0x03bf03bf
  4022fc:	03bf03ad 	.word	0x03bf03ad
  402300:	03bf03bf 	.word	0x03bf03bf
  402304:	03bf03bf 	.word	0x03bf03bf
  402308:	03bf0259 	.word	0x03bf0259
  40230c:	031e03bf 	.word	0x031e03bf
  402310:	03bf03bf 	.word	0x03bf03bf
  402314:	03bf03bf 	.word	0x03bf03bf
  402318:	03bf03bf 	.word	0x03bf03bf
  40231c:	03bf03bf 	.word	0x03bf03bf
  402320:	03bf03bf 	.word	0x03bf03bf
  402324:	02db02c6 	.word	0x02db02c6
  402328:	03570357 	.word	0x03570357
  40232c:	028b0357 	.word	0x028b0357
  402330:	03bf02db 	.word	0x03bf02db
  402334:	029003bf 	.word	0x029003bf
  402338:	029d03bf 	.word	0x029d03bf
  40233c:	02b401cc 	.word	0x02b401cc
  402340:	03bf0208 	.word	0x03bf0208
  402344:	03bf01e1 	.word	0x03bf01e1
  402348:	03bf007e 	.word	0x03bf007e
  40234c:	020d03bf 	.word	0x020d03bf
  402350:	980d      	ldr	r0, [sp, #52]	; 0x34
  402352:	930f      	str	r3, [sp, #60]	; 0x3c
  402354:	4240      	negs	r0, r0
  402356:	900d      	str	r0, [sp, #52]	; 0x34
  402358:	f04b 0b04 	orr.w	fp, fp, #4
  40235c:	f89a 3000 	ldrb.w	r3, [sl]
  402360:	e794      	b.n	40228c <_svfprintf_r+0xb0>
  402362:	aa25      	add	r2, sp, #148	; 0x94
  402364:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402366:	980c      	ldr	r0, [sp, #48]	; 0x30
  402368:	f004 f836 	bl	4063d8 <__ssprint_r>
  40236c:	b940      	cbnz	r0, 402380 <_svfprintf_r+0x1a4>
  40236e:	46c8      	mov	r8, r9
  402370:	e779      	b.n	402266 <_svfprintf_r+0x8a>
  402372:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  402374:	b123      	cbz	r3, 402380 <_svfprintf_r+0x1a4>
  402376:	980c      	ldr	r0, [sp, #48]	; 0x30
  402378:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40237a:	aa25      	add	r2, sp, #148	; 0x94
  40237c:	f004 f82c 	bl	4063d8 <__ssprint_r>
  402380:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  402382:	899b      	ldrh	r3, [r3, #12]
  402384:	f013 0f40 	tst.w	r3, #64	; 0x40
  402388:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40238a:	bf18      	it	ne
  40238c:	f04f 33ff 	movne.w	r3, #4294967295
  402390:	9309      	str	r3, [sp, #36]	; 0x24
  402392:	9809      	ldr	r0, [sp, #36]	; 0x24
  402394:	b043      	add	sp, #268	; 0x10c
  402396:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40239a:	f01b 0f20 	tst.w	fp, #32
  40239e:	9311      	str	r3, [sp, #68]	; 0x44
  4023a0:	f040 81dd 	bne.w	40275e <_svfprintf_r+0x582>
  4023a4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4023a6:	f01b 0f10 	tst.w	fp, #16
  4023aa:	4613      	mov	r3, r2
  4023ac:	f040 856e 	bne.w	402e8c <_svfprintf_r+0xcb0>
  4023b0:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4023b4:	f000 856a 	beq.w	402e8c <_svfprintf_r+0xcb0>
  4023b8:	8814      	ldrh	r4, [r2, #0]
  4023ba:	3204      	adds	r2, #4
  4023bc:	2500      	movs	r5, #0
  4023be:	2301      	movs	r3, #1
  4023c0:	920f      	str	r2, [sp, #60]	; 0x3c
  4023c2:	2700      	movs	r7, #0
  4023c4:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  4023c8:	990a      	ldr	r1, [sp, #40]	; 0x28
  4023ca:	1c4a      	adds	r2, r1, #1
  4023cc:	f000 8265 	beq.w	40289a <_svfprintf_r+0x6be>
  4023d0:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  4023d4:	9207      	str	r2, [sp, #28]
  4023d6:	ea54 0205 	orrs.w	r2, r4, r5
  4023da:	f040 8264 	bne.w	4028a6 <_svfprintf_r+0x6ca>
  4023de:	2900      	cmp	r1, #0
  4023e0:	f040 843c 	bne.w	402c5c <_svfprintf_r+0xa80>
  4023e4:	2b00      	cmp	r3, #0
  4023e6:	f040 84d7 	bne.w	402d98 <_svfprintf_r+0xbbc>
  4023ea:	f01b 0301 	ands.w	r3, fp, #1
  4023ee:	930e      	str	r3, [sp, #56]	; 0x38
  4023f0:	f000 8604 	beq.w	402ffc <_svfprintf_r+0xe20>
  4023f4:	ae42      	add	r6, sp, #264	; 0x108
  4023f6:	2330      	movs	r3, #48	; 0x30
  4023f8:	f806 3d41 	strb.w	r3, [r6, #-65]!
  4023fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4023fe:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402400:	4293      	cmp	r3, r2
  402402:	bfb8      	it	lt
  402404:	4613      	movlt	r3, r2
  402406:	9308      	str	r3, [sp, #32]
  402408:	2300      	movs	r3, #0
  40240a:	9312      	str	r3, [sp, #72]	; 0x48
  40240c:	b117      	cbz	r7, 402414 <_svfprintf_r+0x238>
  40240e:	9b08      	ldr	r3, [sp, #32]
  402410:	3301      	adds	r3, #1
  402412:	9308      	str	r3, [sp, #32]
  402414:	9b07      	ldr	r3, [sp, #28]
  402416:	f013 0302 	ands.w	r3, r3, #2
  40241a:	9310      	str	r3, [sp, #64]	; 0x40
  40241c:	d002      	beq.n	402424 <_svfprintf_r+0x248>
  40241e:	9b08      	ldr	r3, [sp, #32]
  402420:	3302      	adds	r3, #2
  402422:	9308      	str	r3, [sp, #32]
  402424:	9b07      	ldr	r3, [sp, #28]
  402426:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  40242a:	f040 830e 	bne.w	402a4a <_svfprintf_r+0x86e>
  40242e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402430:	9a08      	ldr	r2, [sp, #32]
  402432:	eba3 0b02 	sub.w	fp, r3, r2
  402436:	f1bb 0f00 	cmp.w	fp, #0
  40243a:	f340 8306 	ble.w	402a4a <_svfprintf_r+0x86e>
  40243e:	f1bb 0f10 	cmp.w	fp, #16
  402442:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402444:	9a26      	ldr	r2, [sp, #152]	; 0x98
  402446:	dd29      	ble.n	40249c <_svfprintf_r+0x2c0>
  402448:	4643      	mov	r3, r8
  40244a:	4621      	mov	r1, r4
  40244c:	46a8      	mov	r8, r5
  40244e:	2710      	movs	r7, #16
  402450:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402452:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402454:	e006      	b.n	402464 <_svfprintf_r+0x288>
  402456:	f1ab 0b10 	sub.w	fp, fp, #16
  40245a:	f1bb 0f10 	cmp.w	fp, #16
  40245e:	f103 0308 	add.w	r3, r3, #8
  402462:	dd18      	ble.n	402496 <_svfprintf_r+0x2ba>
  402464:	3201      	adds	r2, #1
  402466:	48b7      	ldr	r0, [pc, #732]	; (402744 <_svfprintf_r+0x568>)
  402468:	9226      	str	r2, [sp, #152]	; 0x98
  40246a:	3110      	adds	r1, #16
  40246c:	2a07      	cmp	r2, #7
  40246e:	9127      	str	r1, [sp, #156]	; 0x9c
  402470:	e883 0081 	stmia.w	r3, {r0, r7}
  402474:	ddef      	ble.n	402456 <_svfprintf_r+0x27a>
  402476:	aa25      	add	r2, sp, #148	; 0x94
  402478:	4629      	mov	r1, r5
  40247a:	4620      	mov	r0, r4
  40247c:	f003 ffac 	bl	4063d8 <__ssprint_r>
  402480:	2800      	cmp	r0, #0
  402482:	f47f af7d 	bne.w	402380 <_svfprintf_r+0x1a4>
  402486:	f1ab 0b10 	sub.w	fp, fp, #16
  40248a:	f1bb 0f10 	cmp.w	fp, #16
  40248e:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402490:	9a26      	ldr	r2, [sp, #152]	; 0x98
  402492:	464b      	mov	r3, r9
  402494:	dce6      	bgt.n	402464 <_svfprintf_r+0x288>
  402496:	4645      	mov	r5, r8
  402498:	460c      	mov	r4, r1
  40249a:	4698      	mov	r8, r3
  40249c:	3201      	adds	r2, #1
  40249e:	4ba9      	ldr	r3, [pc, #676]	; (402744 <_svfprintf_r+0x568>)
  4024a0:	9226      	str	r2, [sp, #152]	; 0x98
  4024a2:	445c      	add	r4, fp
  4024a4:	2a07      	cmp	r2, #7
  4024a6:	9427      	str	r4, [sp, #156]	; 0x9c
  4024a8:	e888 0808 	stmia.w	r8, {r3, fp}
  4024ac:	f300 8498 	bgt.w	402de0 <_svfprintf_r+0xc04>
  4024b0:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4024b4:	f108 0808 	add.w	r8, r8, #8
  4024b8:	b177      	cbz	r7, 4024d8 <_svfprintf_r+0x2fc>
  4024ba:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4024bc:	3301      	adds	r3, #1
  4024be:	3401      	adds	r4, #1
  4024c0:	f10d 0177 	add.w	r1, sp, #119	; 0x77
  4024c4:	2201      	movs	r2, #1
  4024c6:	2b07      	cmp	r3, #7
  4024c8:	9427      	str	r4, [sp, #156]	; 0x9c
  4024ca:	9326      	str	r3, [sp, #152]	; 0x98
  4024cc:	e888 0006 	stmia.w	r8, {r1, r2}
  4024d0:	f300 83db 	bgt.w	402c8a <_svfprintf_r+0xaae>
  4024d4:	f108 0808 	add.w	r8, r8, #8
  4024d8:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4024da:	b16b      	cbz	r3, 4024f8 <_svfprintf_r+0x31c>
  4024dc:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4024de:	3301      	adds	r3, #1
  4024e0:	3402      	adds	r4, #2
  4024e2:	a91e      	add	r1, sp, #120	; 0x78
  4024e4:	2202      	movs	r2, #2
  4024e6:	2b07      	cmp	r3, #7
  4024e8:	9427      	str	r4, [sp, #156]	; 0x9c
  4024ea:	9326      	str	r3, [sp, #152]	; 0x98
  4024ec:	e888 0006 	stmia.w	r8, {r1, r2}
  4024f0:	f300 83d6 	bgt.w	402ca0 <_svfprintf_r+0xac4>
  4024f4:	f108 0808 	add.w	r8, r8, #8
  4024f8:	2d80      	cmp	r5, #128	; 0x80
  4024fa:	f000 8315 	beq.w	402b28 <_svfprintf_r+0x94c>
  4024fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402500:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402502:	1a9f      	subs	r7, r3, r2
  402504:	2f00      	cmp	r7, #0
  402506:	dd36      	ble.n	402576 <_svfprintf_r+0x39a>
  402508:	2f10      	cmp	r7, #16
  40250a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40250c:	4d8e      	ldr	r5, [pc, #568]	; (402748 <_svfprintf_r+0x56c>)
  40250e:	dd27      	ble.n	402560 <_svfprintf_r+0x384>
  402510:	4642      	mov	r2, r8
  402512:	4621      	mov	r1, r4
  402514:	46b0      	mov	r8, r6
  402516:	f04f 0b10 	mov.w	fp, #16
  40251a:	462e      	mov	r6, r5
  40251c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40251e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402520:	e004      	b.n	40252c <_svfprintf_r+0x350>
  402522:	3f10      	subs	r7, #16
  402524:	2f10      	cmp	r7, #16
  402526:	f102 0208 	add.w	r2, r2, #8
  40252a:	dd15      	ble.n	402558 <_svfprintf_r+0x37c>
  40252c:	3301      	adds	r3, #1
  40252e:	3110      	adds	r1, #16
  402530:	2b07      	cmp	r3, #7
  402532:	9127      	str	r1, [sp, #156]	; 0x9c
  402534:	9326      	str	r3, [sp, #152]	; 0x98
  402536:	e882 0840 	stmia.w	r2, {r6, fp}
  40253a:	ddf2      	ble.n	402522 <_svfprintf_r+0x346>
  40253c:	aa25      	add	r2, sp, #148	; 0x94
  40253e:	4629      	mov	r1, r5
  402540:	4620      	mov	r0, r4
  402542:	f003 ff49 	bl	4063d8 <__ssprint_r>
  402546:	2800      	cmp	r0, #0
  402548:	f47f af1a 	bne.w	402380 <_svfprintf_r+0x1a4>
  40254c:	3f10      	subs	r7, #16
  40254e:	2f10      	cmp	r7, #16
  402550:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402552:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402554:	464a      	mov	r2, r9
  402556:	dce9      	bgt.n	40252c <_svfprintf_r+0x350>
  402558:	4635      	mov	r5, r6
  40255a:	460c      	mov	r4, r1
  40255c:	4646      	mov	r6, r8
  40255e:	4690      	mov	r8, r2
  402560:	3301      	adds	r3, #1
  402562:	443c      	add	r4, r7
  402564:	2b07      	cmp	r3, #7
  402566:	9427      	str	r4, [sp, #156]	; 0x9c
  402568:	9326      	str	r3, [sp, #152]	; 0x98
  40256a:	e888 00a0 	stmia.w	r8, {r5, r7}
  40256e:	f300 8381 	bgt.w	402c74 <_svfprintf_r+0xa98>
  402572:	f108 0808 	add.w	r8, r8, #8
  402576:	9b07      	ldr	r3, [sp, #28]
  402578:	05df      	lsls	r7, r3, #23
  40257a:	f100 8268 	bmi.w	402a4e <_svfprintf_r+0x872>
  40257e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402580:	990e      	ldr	r1, [sp, #56]	; 0x38
  402582:	f8c8 6000 	str.w	r6, [r8]
  402586:	3301      	adds	r3, #1
  402588:	440c      	add	r4, r1
  40258a:	2b07      	cmp	r3, #7
  40258c:	9427      	str	r4, [sp, #156]	; 0x9c
  40258e:	f8c8 1004 	str.w	r1, [r8, #4]
  402592:	9326      	str	r3, [sp, #152]	; 0x98
  402594:	f300 834d 	bgt.w	402c32 <_svfprintf_r+0xa56>
  402598:	f108 0808 	add.w	r8, r8, #8
  40259c:	9b07      	ldr	r3, [sp, #28]
  40259e:	075b      	lsls	r3, r3, #29
  4025a0:	d53a      	bpl.n	402618 <_svfprintf_r+0x43c>
  4025a2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4025a4:	9a08      	ldr	r2, [sp, #32]
  4025a6:	1a9d      	subs	r5, r3, r2
  4025a8:	2d00      	cmp	r5, #0
  4025aa:	dd35      	ble.n	402618 <_svfprintf_r+0x43c>
  4025ac:	2d10      	cmp	r5, #16
  4025ae:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4025b0:	dd20      	ble.n	4025f4 <_svfprintf_r+0x418>
  4025b2:	2610      	movs	r6, #16
  4025b4:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4025b6:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  4025ba:	e004      	b.n	4025c6 <_svfprintf_r+0x3ea>
  4025bc:	3d10      	subs	r5, #16
  4025be:	2d10      	cmp	r5, #16
  4025c0:	f108 0808 	add.w	r8, r8, #8
  4025c4:	dd16      	ble.n	4025f4 <_svfprintf_r+0x418>
  4025c6:	3301      	adds	r3, #1
  4025c8:	4a5e      	ldr	r2, [pc, #376]	; (402744 <_svfprintf_r+0x568>)
  4025ca:	9326      	str	r3, [sp, #152]	; 0x98
  4025cc:	3410      	adds	r4, #16
  4025ce:	2b07      	cmp	r3, #7
  4025d0:	9427      	str	r4, [sp, #156]	; 0x9c
  4025d2:	e888 0044 	stmia.w	r8, {r2, r6}
  4025d6:	ddf1      	ble.n	4025bc <_svfprintf_r+0x3e0>
  4025d8:	aa25      	add	r2, sp, #148	; 0x94
  4025da:	4659      	mov	r1, fp
  4025dc:	4638      	mov	r0, r7
  4025de:	f003 fefb 	bl	4063d8 <__ssprint_r>
  4025e2:	2800      	cmp	r0, #0
  4025e4:	f47f aecc 	bne.w	402380 <_svfprintf_r+0x1a4>
  4025e8:	3d10      	subs	r5, #16
  4025ea:	2d10      	cmp	r5, #16
  4025ec:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4025ee:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4025f0:	46c8      	mov	r8, r9
  4025f2:	dce8      	bgt.n	4025c6 <_svfprintf_r+0x3ea>
  4025f4:	3301      	adds	r3, #1
  4025f6:	4a53      	ldr	r2, [pc, #332]	; (402744 <_svfprintf_r+0x568>)
  4025f8:	9326      	str	r3, [sp, #152]	; 0x98
  4025fa:	442c      	add	r4, r5
  4025fc:	2b07      	cmp	r3, #7
  4025fe:	9427      	str	r4, [sp, #156]	; 0x9c
  402600:	e888 0024 	stmia.w	r8, {r2, r5}
  402604:	dd08      	ble.n	402618 <_svfprintf_r+0x43c>
  402606:	aa25      	add	r2, sp, #148	; 0x94
  402608:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40260a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40260c:	f003 fee4 	bl	4063d8 <__ssprint_r>
  402610:	2800      	cmp	r0, #0
  402612:	f47f aeb5 	bne.w	402380 <_svfprintf_r+0x1a4>
  402616:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402618:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40261a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40261c:	9908      	ldr	r1, [sp, #32]
  40261e:	428a      	cmp	r2, r1
  402620:	bfac      	ite	ge
  402622:	189b      	addge	r3, r3, r2
  402624:	185b      	addlt	r3, r3, r1
  402626:	9309      	str	r3, [sp, #36]	; 0x24
  402628:	2c00      	cmp	r4, #0
  40262a:	f040 830d 	bne.w	402c48 <_svfprintf_r+0xa6c>
  40262e:	2300      	movs	r3, #0
  402630:	9326      	str	r3, [sp, #152]	; 0x98
  402632:	46c8      	mov	r8, r9
  402634:	e5f9      	b.n	40222a <_svfprintf_r+0x4e>
  402636:	9311      	str	r3, [sp, #68]	; 0x44
  402638:	f01b 0320 	ands.w	r3, fp, #32
  40263c:	f040 81e3 	bne.w	402a06 <_svfprintf_r+0x82a>
  402640:	f01b 0210 	ands.w	r2, fp, #16
  402644:	f040 842e 	bne.w	402ea4 <_svfprintf_r+0xcc8>
  402648:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  40264c:	f000 842a 	beq.w	402ea4 <_svfprintf_r+0xcc8>
  402650:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402652:	4613      	mov	r3, r2
  402654:	460a      	mov	r2, r1
  402656:	3204      	adds	r2, #4
  402658:	880c      	ldrh	r4, [r1, #0]
  40265a:	920f      	str	r2, [sp, #60]	; 0x3c
  40265c:	2500      	movs	r5, #0
  40265e:	e6b0      	b.n	4023c2 <_svfprintf_r+0x1e6>
  402660:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402662:	9311      	str	r3, [sp, #68]	; 0x44
  402664:	6816      	ldr	r6, [r2, #0]
  402666:	2400      	movs	r4, #0
  402668:	f88d 4077 	strb.w	r4, [sp, #119]	; 0x77
  40266c:	1d15      	adds	r5, r2, #4
  40266e:	2e00      	cmp	r6, #0
  402670:	f000 86a7 	beq.w	4033c2 <_svfprintf_r+0x11e6>
  402674:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  402676:	1c53      	adds	r3, r2, #1
  402678:	f000 8609 	beq.w	40328e <_svfprintf_r+0x10b2>
  40267c:	4621      	mov	r1, r4
  40267e:	4630      	mov	r0, r6
  402680:	f002 ffc6 	bl	405610 <memchr>
  402684:	2800      	cmp	r0, #0
  402686:	f000 86e1 	beq.w	40344c <_svfprintf_r+0x1270>
  40268a:	1b83      	subs	r3, r0, r6
  40268c:	930e      	str	r3, [sp, #56]	; 0x38
  40268e:	940a      	str	r4, [sp, #40]	; 0x28
  402690:	950f      	str	r5, [sp, #60]	; 0x3c
  402692:	f8cd b01c 	str.w	fp, [sp, #28]
  402696:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40269a:	9308      	str	r3, [sp, #32]
  40269c:	9412      	str	r4, [sp, #72]	; 0x48
  40269e:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4026a2:	e6b3      	b.n	40240c <_svfprintf_r+0x230>
  4026a4:	f89a 3000 	ldrb.w	r3, [sl]
  4026a8:	2201      	movs	r2, #1
  4026aa:	212b      	movs	r1, #43	; 0x2b
  4026ac:	e5ee      	b.n	40228c <_svfprintf_r+0xb0>
  4026ae:	f04b 0b20 	orr.w	fp, fp, #32
  4026b2:	f89a 3000 	ldrb.w	r3, [sl]
  4026b6:	e5e9      	b.n	40228c <_svfprintf_r+0xb0>
  4026b8:	9311      	str	r3, [sp, #68]	; 0x44
  4026ba:	2a00      	cmp	r2, #0
  4026bc:	f040 8795 	bne.w	4035ea <_svfprintf_r+0x140e>
  4026c0:	4b22      	ldr	r3, [pc, #136]	; (40274c <_svfprintf_r+0x570>)
  4026c2:	9318      	str	r3, [sp, #96]	; 0x60
  4026c4:	f01b 0f20 	tst.w	fp, #32
  4026c8:	f040 8111 	bne.w	4028ee <_svfprintf_r+0x712>
  4026cc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4026ce:	f01b 0f10 	tst.w	fp, #16
  4026d2:	4613      	mov	r3, r2
  4026d4:	f040 83e1 	bne.w	402e9a <_svfprintf_r+0xcbe>
  4026d8:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4026dc:	f000 83dd 	beq.w	402e9a <_svfprintf_r+0xcbe>
  4026e0:	3304      	adds	r3, #4
  4026e2:	8814      	ldrh	r4, [r2, #0]
  4026e4:	930f      	str	r3, [sp, #60]	; 0x3c
  4026e6:	2500      	movs	r5, #0
  4026e8:	f01b 0f01 	tst.w	fp, #1
  4026ec:	f000 810c 	beq.w	402908 <_svfprintf_r+0x72c>
  4026f0:	ea54 0305 	orrs.w	r3, r4, r5
  4026f4:	f000 8108 	beq.w	402908 <_svfprintf_r+0x72c>
  4026f8:	2330      	movs	r3, #48	; 0x30
  4026fa:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  4026fe:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  402702:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  402706:	f04b 0b02 	orr.w	fp, fp, #2
  40270a:	2302      	movs	r3, #2
  40270c:	e659      	b.n	4023c2 <_svfprintf_r+0x1e6>
  40270e:	f89a 3000 	ldrb.w	r3, [sl]
  402712:	2900      	cmp	r1, #0
  402714:	f47f adba 	bne.w	40228c <_svfprintf_r+0xb0>
  402718:	2201      	movs	r2, #1
  40271a:	2120      	movs	r1, #32
  40271c:	e5b6      	b.n	40228c <_svfprintf_r+0xb0>
  40271e:	f04b 0b01 	orr.w	fp, fp, #1
  402722:	f89a 3000 	ldrb.w	r3, [sl]
  402726:	e5b1      	b.n	40228c <_svfprintf_r+0xb0>
  402728:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  40272a:	6823      	ldr	r3, [r4, #0]
  40272c:	930d      	str	r3, [sp, #52]	; 0x34
  40272e:	4618      	mov	r0, r3
  402730:	2800      	cmp	r0, #0
  402732:	4623      	mov	r3, r4
  402734:	f103 0304 	add.w	r3, r3, #4
  402738:	f6ff ae0a 	blt.w	402350 <_svfprintf_r+0x174>
  40273c:	930f      	str	r3, [sp, #60]	; 0x3c
  40273e:	f89a 3000 	ldrb.w	r3, [sl]
  402742:	e5a3      	b.n	40228c <_svfprintf_r+0xb0>
  402744:	00407ca8 	.word	0x00407ca8
  402748:	00407cb8 	.word	0x00407cb8
  40274c:	00407c88 	.word	0x00407c88
  402750:	f04b 0b10 	orr.w	fp, fp, #16
  402754:	f01b 0f20 	tst.w	fp, #32
  402758:	9311      	str	r3, [sp, #68]	; 0x44
  40275a:	f43f ae23 	beq.w	4023a4 <_svfprintf_r+0x1c8>
  40275e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402760:	3507      	adds	r5, #7
  402762:	f025 0307 	bic.w	r3, r5, #7
  402766:	f103 0208 	add.w	r2, r3, #8
  40276a:	e9d3 4500 	ldrd	r4, r5, [r3]
  40276e:	920f      	str	r2, [sp, #60]	; 0x3c
  402770:	2301      	movs	r3, #1
  402772:	e626      	b.n	4023c2 <_svfprintf_r+0x1e6>
  402774:	f89a 3000 	ldrb.w	r3, [sl]
  402778:	2b2a      	cmp	r3, #42	; 0x2a
  40277a:	f10a 0401 	add.w	r4, sl, #1
  40277e:	f000 8727 	beq.w	4035d0 <_svfprintf_r+0x13f4>
  402782:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402786:	2809      	cmp	r0, #9
  402788:	46a2      	mov	sl, r4
  40278a:	f200 86ad 	bhi.w	4034e8 <_svfprintf_r+0x130c>
  40278e:	2300      	movs	r3, #0
  402790:	461c      	mov	r4, r3
  402792:	f81a 3b01 	ldrb.w	r3, [sl], #1
  402796:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  40279a:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  40279e:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4027a2:	2809      	cmp	r0, #9
  4027a4:	d9f5      	bls.n	402792 <_svfprintf_r+0x5b6>
  4027a6:	940a      	str	r4, [sp, #40]	; 0x28
  4027a8:	e572      	b.n	402290 <_svfprintf_r+0xb4>
  4027aa:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  4027ae:	f89a 3000 	ldrb.w	r3, [sl]
  4027b2:	e56b      	b.n	40228c <_svfprintf_r+0xb0>
  4027b4:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  4027b8:	f89a 3000 	ldrb.w	r3, [sl]
  4027bc:	e566      	b.n	40228c <_svfprintf_r+0xb0>
  4027be:	f89a 3000 	ldrb.w	r3, [sl]
  4027c2:	2b6c      	cmp	r3, #108	; 0x6c
  4027c4:	bf03      	ittte	eq
  4027c6:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
  4027ca:	f04b 0b20 	orreq.w	fp, fp, #32
  4027ce:	f10a 0a01 	addeq.w	sl, sl, #1
  4027d2:	f04b 0b10 	orrne.w	fp, fp, #16
  4027d6:	e559      	b.n	40228c <_svfprintf_r+0xb0>
  4027d8:	2a00      	cmp	r2, #0
  4027da:	f040 8711 	bne.w	403600 <_svfprintf_r+0x1424>
  4027de:	f01b 0f20 	tst.w	fp, #32
  4027e2:	f040 84f9 	bne.w	4031d8 <_svfprintf_r+0xffc>
  4027e6:	f01b 0f10 	tst.w	fp, #16
  4027ea:	f040 84ac 	bne.w	403146 <_svfprintf_r+0xf6a>
  4027ee:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4027f2:	f000 84a8 	beq.w	403146 <_svfprintf_r+0xf6a>
  4027f6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4027f8:	6813      	ldr	r3, [r2, #0]
  4027fa:	3204      	adds	r2, #4
  4027fc:	920f      	str	r2, [sp, #60]	; 0x3c
  4027fe:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
  402802:	801a      	strh	r2, [r3, #0]
  402804:	e511      	b.n	40222a <_svfprintf_r+0x4e>
  402806:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402808:	4bb3      	ldr	r3, [pc, #716]	; (402ad8 <_svfprintf_r+0x8fc>)
  40280a:	680c      	ldr	r4, [r1, #0]
  40280c:	9318      	str	r3, [sp, #96]	; 0x60
  40280e:	2230      	movs	r2, #48	; 0x30
  402810:	2378      	movs	r3, #120	; 0x78
  402812:	3104      	adds	r1, #4
  402814:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
  402818:	9311      	str	r3, [sp, #68]	; 0x44
  40281a:	f04b 0b02 	orr.w	fp, fp, #2
  40281e:	910f      	str	r1, [sp, #60]	; 0x3c
  402820:	2500      	movs	r5, #0
  402822:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
  402826:	2302      	movs	r3, #2
  402828:	e5cb      	b.n	4023c2 <_svfprintf_r+0x1e6>
  40282a:	990f      	ldr	r1, [sp, #60]	; 0x3c
  40282c:	9311      	str	r3, [sp, #68]	; 0x44
  40282e:	680a      	ldr	r2, [r1, #0]
  402830:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  402834:	2300      	movs	r3, #0
  402836:	460a      	mov	r2, r1
  402838:	461f      	mov	r7, r3
  40283a:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  40283e:	3204      	adds	r2, #4
  402840:	2301      	movs	r3, #1
  402842:	9308      	str	r3, [sp, #32]
  402844:	f8cd b01c 	str.w	fp, [sp, #28]
  402848:	970a      	str	r7, [sp, #40]	; 0x28
  40284a:	9712      	str	r7, [sp, #72]	; 0x48
  40284c:	920f      	str	r2, [sp, #60]	; 0x3c
  40284e:	930e      	str	r3, [sp, #56]	; 0x38
  402850:	ae28      	add	r6, sp, #160	; 0xa0
  402852:	e5df      	b.n	402414 <_svfprintf_r+0x238>
  402854:	9311      	str	r3, [sp, #68]	; 0x44
  402856:	2a00      	cmp	r2, #0
  402858:	f040 86ea 	bne.w	403630 <_svfprintf_r+0x1454>
  40285c:	f01b 0f20 	tst.w	fp, #32
  402860:	d15d      	bne.n	40291e <_svfprintf_r+0x742>
  402862:	f01b 0f10 	tst.w	fp, #16
  402866:	f040 8308 	bne.w	402e7a <_svfprintf_r+0xc9e>
  40286a:	f01b 0f40 	tst.w	fp, #64	; 0x40
  40286e:	f000 8304 	beq.w	402e7a <_svfprintf_r+0xc9e>
  402872:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402874:	f9b1 4000 	ldrsh.w	r4, [r1]
  402878:	3104      	adds	r1, #4
  40287a:	17e5      	asrs	r5, r4, #31
  40287c:	4622      	mov	r2, r4
  40287e:	462b      	mov	r3, r5
  402880:	910f      	str	r1, [sp, #60]	; 0x3c
  402882:	2a00      	cmp	r2, #0
  402884:	f173 0300 	sbcs.w	r3, r3, #0
  402888:	db58      	blt.n	40293c <_svfprintf_r+0x760>
  40288a:	990a      	ldr	r1, [sp, #40]	; 0x28
  40288c:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402890:	1c4a      	adds	r2, r1, #1
  402892:	f04f 0301 	mov.w	r3, #1
  402896:	f47f ad9b 	bne.w	4023d0 <_svfprintf_r+0x1f4>
  40289a:	ea54 0205 	orrs.w	r2, r4, r5
  40289e:	f000 81df 	beq.w	402c60 <_svfprintf_r+0xa84>
  4028a2:	f8cd b01c 	str.w	fp, [sp, #28]
  4028a6:	2b01      	cmp	r3, #1
  4028a8:	f000 827b 	beq.w	402da2 <_svfprintf_r+0xbc6>
  4028ac:	2b02      	cmp	r3, #2
  4028ae:	f040 8206 	bne.w	402cbe <_svfprintf_r+0xae2>
  4028b2:	9818      	ldr	r0, [sp, #96]	; 0x60
  4028b4:	464e      	mov	r6, r9
  4028b6:	0923      	lsrs	r3, r4, #4
  4028b8:	f004 010f 	and.w	r1, r4, #15
  4028bc:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  4028c0:	092a      	lsrs	r2, r5, #4
  4028c2:	461c      	mov	r4, r3
  4028c4:	4615      	mov	r5, r2
  4028c6:	5c43      	ldrb	r3, [r0, r1]
  4028c8:	f806 3d01 	strb.w	r3, [r6, #-1]!
  4028cc:	ea54 0305 	orrs.w	r3, r4, r5
  4028d0:	d1f1      	bne.n	4028b6 <_svfprintf_r+0x6da>
  4028d2:	eba9 0306 	sub.w	r3, r9, r6
  4028d6:	930e      	str	r3, [sp, #56]	; 0x38
  4028d8:	e590      	b.n	4023fc <_svfprintf_r+0x220>
  4028da:	9311      	str	r3, [sp, #68]	; 0x44
  4028dc:	2a00      	cmp	r2, #0
  4028de:	f040 86a3 	bne.w	403628 <_svfprintf_r+0x144c>
  4028e2:	4b7e      	ldr	r3, [pc, #504]	; (402adc <_svfprintf_r+0x900>)
  4028e4:	9318      	str	r3, [sp, #96]	; 0x60
  4028e6:	f01b 0f20 	tst.w	fp, #32
  4028ea:	f43f aeef 	beq.w	4026cc <_svfprintf_r+0x4f0>
  4028ee:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4028f0:	3507      	adds	r5, #7
  4028f2:	f025 0307 	bic.w	r3, r5, #7
  4028f6:	f103 0208 	add.w	r2, r3, #8
  4028fa:	f01b 0f01 	tst.w	fp, #1
  4028fe:	920f      	str	r2, [sp, #60]	; 0x3c
  402900:	e9d3 4500 	ldrd	r4, r5, [r3]
  402904:	f47f aef4 	bne.w	4026f0 <_svfprintf_r+0x514>
  402908:	2302      	movs	r3, #2
  40290a:	e55a      	b.n	4023c2 <_svfprintf_r+0x1e6>
  40290c:	9311      	str	r3, [sp, #68]	; 0x44
  40290e:	2a00      	cmp	r2, #0
  402910:	f040 8686 	bne.w	403620 <_svfprintf_r+0x1444>
  402914:	f04b 0b10 	orr.w	fp, fp, #16
  402918:	f01b 0f20 	tst.w	fp, #32
  40291c:	d0a1      	beq.n	402862 <_svfprintf_r+0x686>
  40291e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402920:	3507      	adds	r5, #7
  402922:	f025 0507 	bic.w	r5, r5, #7
  402926:	e9d5 2300 	ldrd	r2, r3, [r5]
  40292a:	2a00      	cmp	r2, #0
  40292c:	f105 0108 	add.w	r1, r5, #8
  402930:	461d      	mov	r5, r3
  402932:	f173 0300 	sbcs.w	r3, r3, #0
  402936:	910f      	str	r1, [sp, #60]	; 0x3c
  402938:	4614      	mov	r4, r2
  40293a:	daa6      	bge.n	40288a <_svfprintf_r+0x6ae>
  40293c:	272d      	movs	r7, #45	; 0x2d
  40293e:	4264      	negs	r4, r4
  402940:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  402944:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  402948:	2301      	movs	r3, #1
  40294a:	e53d      	b.n	4023c8 <_svfprintf_r+0x1ec>
  40294c:	9311      	str	r3, [sp, #68]	; 0x44
  40294e:	2a00      	cmp	r2, #0
  402950:	f040 8662 	bne.w	403618 <_svfprintf_r+0x143c>
  402954:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402956:	3507      	adds	r5, #7
  402958:	f025 0307 	bic.w	r3, r5, #7
  40295c:	f103 0208 	add.w	r2, r3, #8
  402960:	920f      	str	r2, [sp, #60]	; 0x3c
  402962:	681a      	ldr	r2, [r3, #0]
  402964:	9215      	str	r2, [sp, #84]	; 0x54
  402966:	685b      	ldr	r3, [r3, #4]
  402968:	9314      	str	r3, [sp, #80]	; 0x50
  40296a:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40296c:	9d15      	ldr	r5, [sp, #84]	; 0x54
  40296e:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  402972:	4628      	mov	r0, r5
  402974:	4621      	mov	r1, r4
  402976:	f04f 32ff 	mov.w	r2, #4294967295
  40297a:	4b59      	ldr	r3, [pc, #356]	; (402ae0 <_svfprintf_r+0x904>)
  40297c:	f004 fb78 	bl	407070 <__aeabi_dcmpun>
  402980:	2800      	cmp	r0, #0
  402982:	f040 834a 	bne.w	40301a <_svfprintf_r+0xe3e>
  402986:	4628      	mov	r0, r5
  402988:	4621      	mov	r1, r4
  40298a:	f04f 32ff 	mov.w	r2, #4294967295
  40298e:	4b54      	ldr	r3, [pc, #336]	; (402ae0 <_svfprintf_r+0x904>)
  402990:	f004 fb50 	bl	407034 <__aeabi_dcmple>
  402994:	2800      	cmp	r0, #0
  402996:	f040 8340 	bne.w	40301a <_svfprintf_r+0xe3e>
  40299a:	a815      	add	r0, sp, #84	; 0x54
  40299c:	c80d      	ldmia	r0, {r0, r2, r3}
  40299e:	9914      	ldr	r1, [sp, #80]	; 0x50
  4029a0:	f004 fb3e 	bl	407020 <__aeabi_dcmplt>
  4029a4:	2800      	cmp	r0, #0
  4029a6:	f040 8530 	bne.w	40340a <_svfprintf_r+0x122e>
  4029aa:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4029ae:	4e4d      	ldr	r6, [pc, #308]	; (402ae4 <_svfprintf_r+0x908>)
  4029b0:	4b4d      	ldr	r3, [pc, #308]	; (402ae8 <_svfprintf_r+0x90c>)
  4029b2:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  4029b6:	9007      	str	r0, [sp, #28]
  4029b8:	9811      	ldr	r0, [sp, #68]	; 0x44
  4029ba:	2203      	movs	r2, #3
  4029bc:	2100      	movs	r1, #0
  4029be:	9208      	str	r2, [sp, #32]
  4029c0:	910a      	str	r1, [sp, #40]	; 0x28
  4029c2:	2847      	cmp	r0, #71	; 0x47
  4029c4:	bfd8      	it	le
  4029c6:	461e      	movle	r6, r3
  4029c8:	920e      	str	r2, [sp, #56]	; 0x38
  4029ca:	9112      	str	r1, [sp, #72]	; 0x48
  4029cc:	e51e      	b.n	40240c <_svfprintf_r+0x230>
  4029ce:	f04b 0b08 	orr.w	fp, fp, #8
  4029d2:	f89a 3000 	ldrb.w	r3, [sl]
  4029d6:	e459      	b.n	40228c <_svfprintf_r+0xb0>
  4029d8:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4029dc:	2300      	movs	r3, #0
  4029de:	461c      	mov	r4, r3
  4029e0:	f81a 3b01 	ldrb.w	r3, [sl], #1
  4029e4:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  4029e8:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  4029ec:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4029f0:	2809      	cmp	r0, #9
  4029f2:	d9f5      	bls.n	4029e0 <_svfprintf_r+0x804>
  4029f4:	940d      	str	r4, [sp, #52]	; 0x34
  4029f6:	e44b      	b.n	402290 <_svfprintf_r+0xb4>
  4029f8:	f04b 0b10 	orr.w	fp, fp, #16
  4029fc:	9311      	str	r3, [sp, #68]	; 0x44
  4029fe:	f01b 0320 	ands.w	r3, fp, #32
  402a02:	f43f ae1d 	beq.w	402640 <_svfprintf_r+0x464>
  402a06:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402a08:	3507      	adds	r5, #7
  402a0a:	f025 0307 	bic.w	r3, r5, #7
  402a0e:	f103 0208 	add.w	r2, r3, #8
  402a12:	e9d3 4500 	ldrd	r4, r5, [r3]
  402a16:	920f      	str	r2, [sp, #60]	; 0x3c
  402a18:	2300      	movs	r3, #0
  402a1a:	e4d2      	b.n	4023c2 <_svfprintf_r+0x1e6>
  402a1c:	9311      	str	r3, [sp, #68]	; 0x44
  402a1e:	2a00      	cmp	r2, #0
  402a20:	f040 85e7 	bne.w	4035f2 <_svfprintf_r+0x1416>
  402a24:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402a26:	2a00      	cmp	r2, #0
  402a28:	f43f aca3 	beq.w	402372 <_svfprintf_r+0x196>
  402a2c:	2300      	movs	r3, #0
  402a2e:	2101      	movs	r1, #1
  402a30:	461f      	mov	r7, r3
  402a32:	9108      	str	r1, [sp, #32]
  402a34:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  402a38:	f8cd b01c 	str.w	fp, [sp, #28]
  402a3c:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  402a40:	930a      	str	r3, [sp, #40]	; 0x28
  402a42:	9312      	str	r3, [sp, #72]	; 0x48
  402a44:	910e      	str	r1, [sp, #56]	; 0x38
  402a46:	ae28      	add	r6, sp, #160	; 0xa0
  402a48:	e4e4      	b.n	402414 <_svfprintf_r+0x238>
  402a4a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402a4c:	e534      	b.n	4024b8 <_svfprintf_r+0x2dc>
  402a4e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402a50:	2b65      	cmp	r3, #101	; 0x65
  402a52:	f340 80a7 	ble.w	402ba4 <_svfprintf_r+0x9c8>
  402a56:	a815      	add	r0, sp, #84	; 0x54
  402a58:	c80d      	ldmia	r0, {r0, r2, r3}
  402a5a:	9914      	ldr	r1, [sp, #80]	; 0x50
  402a5c:	f004 fad6 	bl	40700c <__aeabi_dcmpeq>
  402a60:	2800      	cmp	r0, #0
  402a62:	f000 8150 	beq.w	402d06 <_svfprintf_r+0xb2a>
  402a66:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402a68:	4a20      	ldr	r2, [pc, #128]	; (402aec <_svfprintf_r+0x910>)
  402a6a:	f8c8 2000 	str.w	r2, [r8]
  402a6e:	3301      	adds	r3, #1
  402a70:	3401      	adds	r4, #1
  402a72:	2201      	movs	r2, #1
  402a74:	2b07      	cmp	r3, #7
  402a76:	9427      	str	r4, [sp, #156]	; 0x9c
  402a78:	9326      	str	r3, [sp, #152]	; 0x98
  402a7a:	f8c8 2004 	str.w	r2, [r8, #4]
  402a7e:	f300 836a 	bgt.w	403156 <_svfprintf_r+0xf7a>
  402a82:	f108 0808 	add.w	r8, r8, #8
  402a86:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402a88:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402a8a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402a8c:	4293      	cmp	r3, r2
  402a8e:	db03      	blt.n	402a98 <_svfprintf_r+0x8bc>
  402a90:	9b07      	ldr	r3, [sp, #28]
  402a92:	07dd      	lsls	r5, r3, #31
  402a94:	f57f ad82 	bpl.w	40259c <_svfprintf_r+0x3c0>
  402a98:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402a9a:	9919      	ldr	r1, [sp, #100]	; 0x64
  402a9c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  402a9e:	f8c8 2000 	str.w	r2, [r8]
  402aa2:	3301      	adds	r3, #1
  402aa4:	440c      	add	r4, r1
  402aa6:	2b07      	cmp	r3, #7
  402aa8:	f8c8 1004 	str.w	r1, [r8, #4]
  402aac:	9427      	str	r4, [sp, #156]	; 0x9c
  402aae:	9326      	str	r3, [sp, #152]	; 0x98
  402ab0:	f300 839e 	bgt.w	4031f0 <_svfprintf_r+0x1014>
  402ab4:	f108 0808 	add.w	r8, r8, #8
  402ab8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402aba:	1e5e      	subs	r6, r3, #1
  402abc:	2e00      	cmp	r6, #0
  402abe:	f77f ad6d 	ble.w	40259c <_svfprintf_r+0x3c0>
  402ac2:	2e10      	cmp	r6, #16
  402ac4:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402ac6:	4d0a      	ldr	r5, [pc, #40]	; (402af0 <_svfprintf_r+0x914>)
  402ac8:	f340 81f5 	ble.w	402eb6 <_svfprintf_r+0xcda>
  402acc:	4622      	mov	r2, r4
  402ace:	2710      	movs	r7, #16
  402ad0:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  402ad4:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  402ad6:	e013      	b.n	402b00 <_svfprintf_r+0x924>
  402ad8:	00407c88 	.word	0x00407c88
  402adc:	00407c74 	.word	0x00407c74
  402ae0:	7fefffff 	.word	0x7fefffff
  402ae4:	00407c68 	.word	0x00407c68
  402ae8:	00407c64 	.word	0x00407c64
  402aec:	00407ca4 	.word	0x00407ca4
  402af0:	00407cb8 	.word	0x00407cb8
  402af4:	f108 0808 	add.w	r8, r8, #8
  402af8:	3e10      	subs	r6, #16
  402afa:	2e10      	cmp	r6, #16
  402afc:	f340 81da 	ble.w	402eb4 <_svfprintf_r+0xcd8>
  402b00:	3301      	adds	r3, #1
  402b02:	3210      	adds	r2, #16
  402b04:	2b07      	cmp	r3, #7
  402b06:	9227      	str	r2, [sp, #156]	; 0x9c
  402b08:	9326      	str	r3, [sp, #152]	; 0x98
  402b0a:	e888 00a0 	stmia.w	r8, {r5, r7}
  402b0e:	ddf1      	ble.n	402af4 <_svfprintf_r+0x918>
  402b10:	aa25      	add	r2, sp, #148	; 0x94
  402b12:	4621      	mov	r1, r4
  402b14:	4658      	mov	r0, fp
  402b16:	f003 fc5f 	bl	4063d8 <__ssprint_r>
  402b1a:	2800      	cmp	r0, #0
  402b1c:	f47f ac30 	bne.w	402380 <_svfprintf_r+0x1a4>
  402b20:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402b22:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402b24:	46c8      	mov	r8, r9
  402b26:	e7e7      	b.n	402af8 <_svfprintf_r+0x91c>
  402b28:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402b2a:	9a08      	ldr	r2, [sp, #32]
  402b2c:	1a9f      	subs	r7, r3, r2
  402b2e:	2f00      	cmp	r7, #0
  402b30:	f77f ace5 	ble.w	4024fe <_svfprintf_r+0x322>
  402b34:	2f10      	cmp	r7, #16
  402b36:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402b38:	4db6      	ldr	r5, [pc, #728]	; (402e14 <_svfprintf_r+0xc38>)
  402b3a:	dd27      	ble.n	402b8c <_svfprintf_r+0x9b0>
  402b3c:	4642      	mov	r2, r8
  402b3e:	4621      	mov	r1, r4
  402b40:	46b0      	mov	r8, r6
  402b42:	f04f 0b10 	mov.w	fp, #16
  402b46:	462e      	mov	r6, r5
  402b48:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402b4a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402b4c:	e004      	b.n	402b58 <_svfprintf_r+0x97c>
  402b4e:	3f10      	subs	r7, #16
  402b50:	2f10      	cmp	r7, #16
  402b52:	f102 0208 	add.w	r2, r2, #8
  402b56:	dd15      	ble.n	402b84 <_svfprintf_r+0x9a8>
  402b58:	3301      	adds	r3, #1
  402b5a:	3110      	adds	r1, #16
  402b5c:	2b07      	cmp	r3, #7
  402b5e:	9127      	str	r1, [sp, #156]	; 0x9c
  402b60:	9326      	str	r3, [sp, #152]	; 0x98
  402b62:	e882 0840 	stmia.w	r2, {r6, fp}
  402b66:	ddf2      	ble.n	402b4e <_svfprintf_r+0x972>
  402b68:	aa25      	add	r2, sp, #148	; 0x94
  402b6a:	4629      	mov	r1, r5
  402b6c:	4620      	mov	r0, r4
  402b6e:	f003 fc33 	bl	4063d8 <__ssprint_r>
  402b72:	2800      	cmp	r0, #0
  402b74:	f47f ac04 	bne.w	402380 <_svfprintf_r+0x1a4>
  402b78:	3f10      	subs	r7, #16
  402b7a:	2f10      	cmp	r7, #16
  402b7c:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402b7e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402b80:	464a      	mov	r2, r9
  402b82:	dce9      	bgt.n	402b58 <_svfprintf_r+0x97c>
  402b84:	4635      	mov	r5, r6
  402b86:	460c      	mov	r4, r1
  402b88:	4646      	mov	r6, r8
  402b8a:	4690      	mov	r8, r2
  402b8c:	3301      	adds	r3, #1
  402b8e:	443c      	add	r4, r7
  402b90:	2b07      	cmp	r3, #7
  402b92:	9427      	str	r4, [sp, #156]	; 0x9c
  402b94:	9326      	str	r3, [sp, #152]	; 0x98
  402b96:	e888 00a0 	stmia.w	r8, {r5, r7}
  402b9a:	f300 8232 	bgt.w	403002 <_svfprintf_r+0xe26>
  402b9e:	f108 0808 	add.w	r8, r8, #8
  402ba2:	e4ac      	b.n	4024fe <_svfprintf_r+0x322>
  402ba4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402ba6:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402ba8:	2b01      	cmp	r3, #1
  402baa:	f340 81fe 	ble.w	402faa <_svfprintf_r+0xdce>
  402bae:	3701      	adds	r7, #1
  402bb0:	3401      	adds	r4, #1
  402bb2:	2301      	movs	r3, #1
  402bb4:	2f07      	cmp	r7, #7
  402bb6:	9427      	str	r4, [sp, #156]	; 0x9c
  402bb8:	9726      	str	r7, [sp, #152]	; 0x98
  402bba:	f8c8 6000 	str.w	r6, [r8]
  402bbe:	f8c8 3004 	str.w	r3, [r8, #4]
  402bc2:	f300 8203 	bgt.w	402fcc <_svfprintf_r+0xdf0>
  402bc6:	f108 0808 	add.w	r8, r8, #8
  402bca:	9a19      	ldr	r2, [sp, #100]	; 0x64
  402bcc:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  402bce:	f8c8 3000 	str.w	r3, [r8]
  402bd2:	3701      	adds	r7, #1
  402bd4:	4414      	add	r4, r2
  402bd6:	2f07      	cmp	r7, #7
  402bd8:	9427      	str	r4, [sp, #156]	; 0x9c
  402bda:	9726      	str	r7, [sp, #152]	; 0x98
  402bdc:	f8c8 2004 	str.w	r2, [r8, #4]
  402be0:	f300 8200 	bgt.w	402fe4 <_svfprintf_r+0xe08>
  402be4:	f108 0808 	add.w	r8, r8, #8
  402be8:	a815      	add	r0, sp, #84	; 0x54
  402bea:	c80d      	ldmia	r0, {r0, r2, r3}
  402bec:	9914      	ldr	r1, [sp, #80]	; 0x50
  402bee:	f004 fa0d 	bl	40700c <__aeabi_dcmpeq>
  402bf2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402bf4:	2800      	cmp	r0, #0
  402bf6:	f040 8101 	bne.w	402dfc <_svfprintf_r+0xc20>
  402bfa:	3b01      	subs	r3, #1
  402bfc:	3701      	adds	r7, #1
  402bfe:	3601      	adds	r6, #1
  402c00:	441c      	add	r4, r3
  402c02:	2f07      	cmp	r7, #7
  402c04:	9726      	str	r7, [sp, #152]	; 0x98
  402c06:	9427      	str	r4, [sp, #156]	; 0x9c
  402c08:	f8c8 6000 	str.w	r6, [r8]
  402c0c:	f8c8 3004 	str.w	r3, [r8, #4]
  402c10:	f300 8127 	bgt.w	402e62 <_svfprintf_r+0xc86>
  402c14:	f108 0808 	add.w	r8, r8, #8
  402c18:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  402c1a:	f8c8 2004 	str.w	r2, [r8, #4]
  402c1e:	3701      	adds	r7, #1
  402c20:	4414      	add	r4, r2
  402c22:	ab21      	add	r3, sp, #132	; 0x84
  402c24:	2f07      	cmp	r7, #7
  402c26:	9427      	str	r4, [sp, #156]	; 0x9c
  402c28:	9726      	str	r7, [sp, #152]	; 0x98
  402c2a:	f8c8 3000 	str.w	r3, [r8]
  402c2e:	f77f acb3 	ble.w	402598 <_svfprintf_r+0x3bc>
  402c32:	aa25      	add	r2, sp, #148	; 0x94
  402c34:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402c36:	980c      	ldr	r0, [sp, #48]	; 0x30
  402c38:	f003 fbce 	bl	4063d8 <__ssprint_r>
  402c3c:	2800      	cmp	r0, #0
  402c3e:	f47f ab9f 	bne.w	402380 <_svfprintf_r+0x1a4>
  402c42:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402c44:	46c8      	mov	r8, r9
  402c46:	e4a9      	b.n	40259c <_svfprintf_r+0x3c0>
  402c48:	aa25      	add	r2, sp, #148	; 0x94
  402c4a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402c4c:	980c      	ldr	r0, [sp, #48]	; 0x30
  402c4e:	f003 fbc3 	bl	4063d8 <__ssprint_r>
  402c52:	2800      	cmp	r0, #0
  402c54:	f43f aceb 	beq.w	40262e <_svfprintf_r+0x452>
  402c58:	f7ff bb92 	b.w	402380 <_svfprintf_r+0x1a4>
  402c5c:	f8dd b01c 	ldr.w	fp, [sp, #28]
  402c60:	2b01      	cmp	r3, #1
  402c62:	f000 8134 	beq.w	402ece <_svfprintf_r+0xcf2>
  402c66:	2b02      	cmp	r3, #2
  402c68:	d125      	bne.n	402cb6 <_svfprintf_r+0xada>
  402c6a:	f8cd b01c 	str.w	fp, [sp, #28]
  402c6e:	2400      	movs	r4, #0
  402c70:	2500      	movs	r5, #0
  402c72:	e61e      	b.n	4028b2 <_svfprintf_r+0x6d6>
  402c74:	aa25      	add	r2, sp, #148	; 0x94
  402c76:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402c78:	980c      	ldr	r0, [sp, #48]	; 0x30
  402c7a:	f003 fbad 	bl	4063d8 <__ssprint_r>
  402c7e:	2800      	cmp	r0, #0
  402c80:	f47f ab7e 	bne.w	402380 <_svfprintf_r+0x1a4>
  402c84:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402c86:	46c8      	mov	r8, r9
  402c88:	e475      	b.n	402576 <_svfprintf_r+0x39a>
  402c8a:	aa25      	add	r2, sp, #148	; 0x94
  402c8c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402c8e:	980c      	ldr	r0, [sp, #48]	; 0x30
  402c90:	f003 fba2 	bl	4063d8 <__ssprint_r>
  402c94:	2800      	cmp	r0, #0
  402c96:	f47f ab73 	bne.w	402380 <_svfprintf_r+0x1a4>
  402c9a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402c9c:	46c8      	mov	r8, r9
  402c9e:	e41b      	b.n	4024d8 <_svfprintf_r+0x2fc>
  402ca0:	aa25      	add	r2, sp, #148	; 0x94
  402ca2:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402ca4:	980c      	ldr	r0, [sp, #48]	; 0x30
  402ca6:	f003 fb97 	bl	4063d8 <__ssprint_r>
  402caa:	2800      	cmp	r0, #0
  402cac:	f47f ab68 	bne.w	402380 <_svfprintf_r+0x1a4>
  402cb0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402cb2:	46c8      	mov	r8, r9
  402cb4:	e420      	b.n	4024f8 <_svfprintf_r+0x31c>
  402cb6:	f8cd b01c 	str.w	fp, [sp, #28]
  402cba:	2400      	movs	r4, #0
  402cbc:	2500      	movs	r5, #0
  402cbe:	4649      	mov	r1, r9
  402cc0:	e000      	b.n	402cc4 <_svfprintf_r+0xae8>
  402cc2:	4631      	mov	r1, r6
  402cc4:	08e2      	lsrs	r2, r4, #3
  402cc6:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  402cca:	08e8      	lsrs	r0, r5, #3
  402ccc:	f004 0307 	and.w	r3, r4, #7
  402cd0:	4605      	mov	r5, r0
  402cd2:	4614      	mov	r4, r2
  402cd4:	3330      	adds	r3, #48	; 0x30
  402cd6:	ea54 0205 	orrs.w	r2, r4, r5
  402cda:	f801 3c01 	strb.w	r3, [r1, #-1]
  402cde:	f101 36ff 	add.w	r6, r1, #4294967295
  402ce2:	d1ee      	bne.n	402cc2 <_svfprintf_r+0xae6>
  402ce4:	9a07      	ldr	r2, [sp, #28]
  402ce6:	07d2      	lsls	r2, r2, #31
  402ce8:	f57f adf3 	bpl.w	4028d2 <_svfprintf_r+0x6f6>
  402cec:	2b30      	cmp	r3, #48	; 0x30
  402cee:	f43f adf0 	beq.w	4028d2 <_svfprintf_r+0x6f6>
  402cf2:	3902      	subs	r1, #2
  402cf4:	2330      	movs	r3, #48	; 0x30
  402cf6:	f806 3c01 	strb.w	r3, [r6, #-1]
  402cfa:	eba9 0301 	sub.w	r3, r9, r1
  402cfe:	930e      	str	r3, [sp, #56]	; 0x38
  402d00:	460e      	mov	r6, r1
  402d02:	f7ff bb7b 	b.w	4023fc <_svfprintf_r+0x220>
  402d06:	991f      	ldr	r1, [sp, #124]	; 0x7c
  402d08:	2900      	cmp	r1, #0
  402d0a:	f340 822e 	ble.w	40316a <_svfprintf_r+0xf8e>
  402d0e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402d10:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402d12:	4293      	cmp	r3, r2
  402d14:	bfa8      	it	ge
  402d16:	4613      	movge	r3, r2
  402d18:	2b00      	cmp	r3, #0
  402d1a:	461f      	mov	r7, r3
  402d1c:	dd0d      	ble.n	402d3a <_svfprintf_r+0xb5e>
  402d1e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402d20:	f8c8 6000 	str.w	r6, [r8]
  402d24:	3301      	adds	r3, #1
  402d26:	443c      	add	r4, r7
  402d28:	2b07      	cmp	r3, #7
  402d2a:	9427      	str	r4, [sp, #156]	; 0x9c
  402d2c:	f8c8 7004 	str.w	r7, [r8, #4]
  402d30:	9326      	str	r3, [sp, #152]	; 0x98
  402d32:	f300 831f 	bgt.w	403374 <_svfprintf_r+0x1198>
  402d36:	f108 0808 	add.w	r8, r8, #8
  402d3a:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402d3c:	2f00      	cmp	r7, #0
  402d3e:	bfa8      	it	ge
  402d40:	1bdb      	subge	r3, r3, r7
  402d42:	2b00      	cmp	r3, #0
  402d44:	461f      	mov	r7, r3
  402d46:	f340 80d6 	ble.w	402ef6 <_svfprintf_r+0xd1a>
  402d4a:	2f10      	cmp	r7, #16
  402d4c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402d4e:	4d31      	ldr	r5, [pc, #196]	; (402e14 <_svfprintf_r+0xc38>)
  402d50:	f340 81ed 	ble.w	40312e <_svfprintf_r+0xf52>
  402d54:	4642      	mov	r2, r8
  402d56:	4621      	mov	r1, r4
  402d58:	46b0      	mov	r8, r6
  402d5a:	f04f 0b10 	mov.w	fp, #16
  402d5e:	462e      	mov	r6, r5
  402d60:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402d62:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402d64:	e004      	b.n	402d70 <_svfprintf_r+0xb94>
  402d66:	3208      	adds	r2, #8
  402d68:	3f10      	subs	r7, #16
  402d6a:	2f10      	cmp	r7, #16
  402d6c:	f340 81db 	ble.w	403126 <_svfprintf_r+0xf4a>
  402d70:	3301      	adds	r3, #1
  402d72:	3110      	adds	r1, #16
  402d74:	2b07      	cmp	r3, #7
  402d76:	9127      	str	r1, [sp, #156]	; 0x9c
  402d78:	9326      	str	r3, [sp, #152]	; 0x98
  402d7a:	e882 0840 	stmia.w	r2, {r6, fp}
  402d7e:	ddf2      	ble.n	402d66 <_svfprintf_r+0xb8a>
  402d80:	aa25      	add	r2, sp, #148	; 0x94
  402d82:	4629      	mov	r1, r5
  402d84:	4620      	mov	r0, r4
  402d86:	f003 fb27 	bl	4063d8 <__ssprint_r>
  402d8a:	2800      	cmp	r0, #0
  402d8c:	f47f aaf8 	bne.w	402380 <_svfprintf_r+0x1a4>
  402d90:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402d92:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402d94:	464a      	mov	r2, r9
  402d96:	e7e7      	b.n	402d68 <_svfprintf_r+0xb8c>
  402d98:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402d9a:	930e      	str	r3, [sp, #56]	; 0x38
  402d9c:	464e      	mov	r6, r9
  402d9e:	f7ff bb2d 	b.w	4023fc <_svfprintf_r+0x220>
  402da2:	2d00      	cmp	r5, #0
  402da4:	bf08      	it	eq
  402da6:	2c0a      	cmpeq	r4, #10
  402da8:	f0c0 808f 	bcc.w	402eca <_svfprintf_r+0xcee>
  402dac:	464e      	mov	r6, r9
  402dae:	4620      	mov	r0, r4
  402db0:	4629      	mov	r1, r5
  402db2:	220a      	movs	r2, #10
  402db4:	2300      	movs	r3, #0
  402db6:	f004 f999 	bl	4070ec <__aeabi_uldivmod>
  402dba:	3230      	adds	r2, #48	; 0x30
  402dbc:	f806 2d01 	strb.w	r2, [r6, #-1]!
  402dc0:	4620      	mov	r0, r4
  402dc2:	4629      	mov	r1, r5
  402dc4:	2300      	movs	r3, #0
  402dc6:	220a      	movs	r2, #10
  402dc8:	f004 f990 	bl	4070ec <__aeabi_uldivmod>
  402dcc:	4604      	mov	r4, r0
  402dce:	460d      	mov	r5, r1
  402dd0:	ea54 0305 	orrs.w	r3, r4, r5
  402dd4:	d1eb      	bne.n	402dae <_svfprintf_r+0xbd2>
  402dd6:	eba9 0306 	sub.w	r3, r9, r6
  402dda:	930e      	str	r3, [sp, #56]	; 0x38
  402ddc:	f7ff bb0e 	b.w	4023fc <_svfprintf_r+0x220>
  402de0:	aa25      	add	r2, sp, #148	; 0x94
  402de2:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402de4:	980c      	ldr	r0, [sp, #48]	; 0x30
  402de6:	f003 faf7 	bl	4063d8 <__ssprint_r>
  402dea:	2800      	cmp	r0, #0
  402dec:	f47f aac8 	bne.w	402380 <_svfprintf_r+0x1a4>
  402df0:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402df4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402df6:	46c8      	mov	r8, r9
  402df8:	f7ff bb5e 	b.w	4024b8 <_svfprintf_r+0x2dc>
  402dfc:	1e5e      	subs	r6, r3, #1
  402dfe:	2e00      	cmp	r6, #0
  402e00:	f77f af0a 	ble.w	402c18 <_svfprintf_r+0xa3c>
  402e04:	2e10      	cmp	r6, #16
  402e06:	4d03      	ldr	r5, [pc, #12]	; (402e14 <_svfprintf_r+0xc38>)
  402e08:	dd22      	ble.n	402e50 <_svfprintf_r+0xc74>
  402e0a:	4622      	mov	r2, r4
  402e0c:	f04f 0b10 	mov.w	fp, #16
  402e10:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402e12:	e006      	b.n	402e22 <_svfprintf_r+0xc46>
  402e14:	00407cb8 	.word	0x00407cb8
  402e18:	3e10      	subs	r6, #16
  402e1a:	2e10      	cmp	r6, #16
  402e1c:	f108 0808 	add.w	r8, r8, #8
  402e20:	dd15      	ble.n	402e4e <_svfprintf_r+0xc72>
  402e22:	3701      	adds	r7, #1
  402e24:	3210      	adds	r2, #16
  402e26:	2f07      	cmp	r7, #7
  402e28:	9227      	str	r2, [sp, #156]	; 0x9c
  402e2a:	9726      	str	r7, [sp, #152]	; 0x98
  402e2c:	e888 0820 	stmia.w	r8, {r5, fp}
  402e30:	ddf2      	ble.n	402e18 <_svfprintf_r+0xc3c>
  402e32:	aa25      	add	r2, sp, #148	; 0x94
  402e34:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402e36:	4620      	mov	r0, r4
  402e38:	f003 face 	bl	4063d8 <__ssprint_r>
  402e3c:	2800      	cmp	r0, #0
  402e3e:	f47f aa9f 	bne.w	402380 <_svfprintf_r+0x1a4>
  402e42:	3e10      	subs	r6, #16
  402e44:	2e10      	cmp	r6, #16
  402e46:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402e48:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402e4a:	46c8      	mov	r8, r9
  402e4c:	dce9      	bgt.n	402e22 <_svfprintf_r+0xc46>
  402e4e:	4614      	mov	r4, r2
  402e50:	3701      	adds	r7, #1
  402e52:	4434      	add	r4, r6
  402e54:	2f07      	cmp	r7, #7
  402e56:	9427      	str	r4, [sp, #156]	; 0x9c
  402e58:	9726      	str	r7, [sp, #152]	; 0x98
  402e5a:	e888 0060 	stmia.w	r8, {r5, r6}
  402e5e:	f77f aed9 	ble.w	402c14 <_svfprintf_r+0xa38>
  402e62:	aa25      	add	r2, sp, #148	; 0x94
  402e64:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402e66:	980c      	ldr	r0, [sp, #48]	; 0x30
  402e68:	f003 fab6 	bl	4063d8 <__ssprint_r>
  402e6c:	2800      	cmp	r0, #0
  402e6e:	f47f aa87 	bne.w	402380 <_svfprintf_r+0x1a4>
  402e72:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402e74:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402e76:	46c8      	mov	r8, r9
  402e78:	e6ce      	b.n	402c18 <_svfprintf_r+0xa3c>
  402e7a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402e7c:	6814      	ldr	r4, [r2, #0]
  402e7e:	4613      	mov	r3, r2
  402e80:	3304      	adds	r3, #4
  402e82:	17e5      	asrs	r5, r4, #31
  402e84:	930f      	str	r3, [sp, #60]	; 0x3c
  402e86:	4622      	mov	r2, r4
  402e88:	462b      	mov	r3, r5
  402e8a:	e4fa      	b.n	402882 <_svfprintf_r+0x6a6>
  402e8c:	3204      	adds	r2, #4
  402e8e:	681c      	ldr	r4, [r3, #0]
  402e90:	920f      	str	r2, [sp, #60]	; 0x3c
  402e92:	2301      	movs	r3, #1
  402e94:	2500      	movs	r5, #0
  402e96:	f7ff ba94 	b.w	4023c2 <_svfprintf_r+0x1e6>
  402e9a:	681c      	ldr	r4, [r3, #0]
  402e9c:	3304      	adds	r3, #4
  402e9e:	930f      	str	r3, [sp, #60]	; 0x3c
  402ea0:	2500      	movs	r5, #0
  402ea2:	e421      	b.n	4026e8 <_svfprintf_r+0x50c>
  402ea4:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402ea6:	460a      	mov	r2, r1
  402ea8:	3204      	adds	r2, #4
  402eaa:	680c      	ldr	r4, [r1, #0]
  402eac:	920f      	str	r2, [sp, #60]	; 0x3c
  402eae:	2500      	movs	r5, #0
  402eb0:	f7ff ba87 	b.w	4023c2 <_svfprintf_r+0x1e6>
  402eb4:	4614      	mov	r4, r2
  402eb6:	3301      	adds	r3, #1
  402eb8:	4434      	add	r4, r6
  402eba:	2b07      	cmp	r3, #7
  402ebc:	9427      	str	r4, [sp, #156]	; 0x9c
  402ebe:	9326      	str	r3, [sp, #152]	; 0x98
  402ec0:	e888 0060 	stmia.w	r8, {r5, r6}
  402ec4:	f77f ab68 	ble.w	402598 <_svfprintf_r+0x3bc>
  402ec8:	e6b3      	b.n	402c32 <_svfprintf_r+0xa56>
  402eca:	f8dd b01c 	ldr.w	fp, [sp, #28]
  402ece:	f8cd b01c 	str.w	fp, [sp, #28]
  402ed2:	ae42      	add	r6, sp, #264	; 0x108
  402ed4:	3430      	adds	r4, #48	; 0x30
  402ed6:	2301      	movs	r3, #1
  402ed8:	f806 4d41 	strb.w	r4, [r6, #-65]!
  402edc:	930e      	str	r3, [sp, #56]	; 0x38
  402ede:	f7ff ba8d 	b.w	4023fc <_svfprintf_r+0x220>
  402ee2:	aa25      	add	r2, sp, #148	; 0x94
  402ee4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402ee6:	980c      	ldr	r0, [sp, #48]	; 0x30
  402ee8:	f003 fa76 	bl	4063d8 <__ssprint_r>
  402eec:	2800      	cmp	r0, #0
  402eee:	f47f aa47 	bne.w	402380 <_svfprintf_r+0x1a4>
  402ef2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402ef4:	46c8      	mov	r8, r9
  402ef6:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  402ef8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402efa:	429a      	cmp	r2, r3
  402efc:	db44      	blt.n	402f88 <_svfprintf_r+0xdac>
  402efe:	9b07      	ldr	r3, [sp, #28]
  402f00:	07d9      	lsls	r1, r3, #31
  402f02:	d441      	bmi.n	402f88 <_svfprintf_r+0xdac>
  402f04:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402f06:	9812      	ldr	r0, [sp, #72]	; 0x48
  402f08:	1a9a      	subs	r2, r3, r2
  402f0a:	1a1d      	subs	r5, r3, r0
  402f0c:	4295      	cmp	r5, r2
  402f0e:	bfa8      	it	ge
  402f10:	4615      	movge	r5, r2
  402f12:	2d00      	cmp	r5, #0
  402f14:	dd0e      	ble.n	402f34 <_svfprintf_r+0xd58>
  402f16:	9926      	ldr	r1, [sp, #152]	; 0x98
  402f18:	f8c8 5004 	str.w	r5, [r8, #4]
  402f1c:	3101      	adds	r1, #1
  402f1e:	4406      	add	r6, r0
  402f20:	442c      	add	r4, r5
  402f22:	2907      	cmp	r1, #7
  402f24:	f8c8 6000 	str.w	r6, [r8]
  402f28:	9427      	str	r4, [sp, #156]	; 0x9c
  402f2a:	9126      	str	r1, [sp, #152]	; 0x98
  402f2c:	f300 823b 	bgt.w	4033a6 <_svfprintf_r+0x11ca>
  402f30:	f108 0808 	add.w	r8, r8, #8
  402f34:	2d00      	cmp	r5, #0
  402f36:	bfac      	ite	ge
  402f38:	1b56      	subge	r6, r2, r5
  402f3a:	4616      	movlt	r6, r2
  402f3c:	2e00      	cmp	r6, #0
  402f3e:	f77f ab2d 	ble.w	40259c <_svfprintf_r+0x3c0>
  402f42:	2e10      	cmp	r6, #16
  402f44:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402f46:	4db0      	ldr	r5, [pc, #704]	; (403208 <_svfprintf_r+0x102c>)
  402f48:	ddb5      	ble.n	402eb6 <_svfprintf_r+0xcda>
  402f4a:	4622      	mov	r2, r4
  402f4c:	2710      	movs	r7, #16
  402f4e:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  402f52:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  402f54:	e004      	b.n	402f60 <_svfprintf_r+0xd84>
  402f56:	f108 0808 	add.w	r8, r8, #8
  402f5a:	3e10      	subs	r6, #16
  402f5c:	2e10      	cmp	r6, #16
  402f5e:	dda9      	ble.n	402eb4 <_svfprintf_r+0xcd8>
  402f60:	3301      	adds	r3, #1
  402f62:	3210      	adds	r2, #16
  402f64:	2b07      	cmp	r3, #7
  402f66:	9227      	str	r2, [sp, #156]	; 0x9c
  402f68:	9326      	str	r3, [sp, #152]	; 0x98
  402f6a:	e888 00a0 	stmia.w	r8, {r5, r7}
  402f6e:	ddf2      	ble.n	402f56 <_svfprintf_r+0xd7a>
  402f70:	aa25      	add	r2, sp, #148	; 0x94
  402f72:	4621      	mov	r1, r4
  402f74:	4658      	mov	r0, fp
  402f76:	f003 fa2f 	bl	4063d8 <__ssprint_r>
  402f7a:	2800      	cmp	r0, #0
  402f7c:	f47f aa00 	bne.w	402380 <_svfprintf_r+0x1a4>
  402f80:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402f82:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402f84:	46c8      	mov	r8, r9
  402f86:	e7e8      	b.n	402f5a <_svfprintf_r+0xd7e>
  402f88:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402f8a:	9819      	ldr	r0, [sp, #100]	; 0x64
  402f8c:	991a      	ldr	r1, [sp, #104]	; 0x68
  402f8e:	f8c8 1000 	str.w	r1, [r8]
  402f92:	3301      	adds	r3, #1
  402f94:	4404      	add	r4, r0
  402f96:	2b07      	cmp	r3, #7
  402f98:	9427      	str	r4, [sp, #156]	; 0x9c
  402f9a:	f8c8 0004 	str.w	r0, [r8, #4]
  402f9e:	9326      	str	r3, [sp, #152]	; 0x98
  402fa0:	f300 81f5 	bgt.w	40338e <_svfprintf_r+0x11b2>
  402fa4:	f108 0808 	add.w	r8, r8, #8
  402fa8:	e7ac      	b.n	402f04 <_svfprintf_r+0xd28>
  402faa:	9b07      	ldr	r3, [sp, #28]
  402fac:	07da      	lsls	r2, r3, #31
  402fae:	f53f adfe 	bmi.w	402bae <_svfprintf_r+0x9d2>
  402fb2:	3701      	adds	r7, #1
  402fb4:	3401      	adds	r4, #1
  402fb6:	2301      	movs	r3, #1
  402fb8:	2f07      	cmp	r7, #7
  402fba:	9427      	str	r4, [sp, #156]	; 0x9c
  402fbc:	9726      	str	r7, [sp, #152]	; 0x98
  402fbe:	f8c8 6000 	str.w	r6, [r8]
  402fc2:	f8c8 3004 	str.w	r3, [r8, #4]
  402fc6:	f77f ae25 	ble.w	402c14 <_svfprintf_r+0xa38>
  402fca:	e74a      	b.n	402e62 <_svfprintf_r+0xc86>
  402fcc:	aa25      	add	r2, sp, #148	; 0x94
  402fce:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402fd0:	980c      	ldr	r0, [sp, #48]	; 0x30
  402fd2:	f003 fa01 	bl	4063d8 <__ssprint_r>
  402fd6:	2800      	cmp	r0, #0
  402fd8:	f47f a9d2 	bne.w	402380 <_svfprintf_r+0x1a4>
  402fdc:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402fde:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402fe0:	46c8      	mov	r8, r9
  402fe2:	e5f2      	b.n	402bca <_svfprintf_r+0x9ee>
  402fe4:	aa25      	add	r2, sp, #148	; 0x94
  402fe6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402fe8:	980c      	ldr	r0, [sp, #48]	; 0x30
  402fea:	f003 f9f5 	bl	4063d8 <__ssprint_r>
  402fee:	2800      	cmp	r0, #0
  402ff0:	f47f a9c6 	bne.w	402380 <_svfprintf_r+0x1a4>
  402ff4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402ff6:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402ff8:	46c8      	mov	r8, r9
  402ffa:	e5f5      	b.n	402be8 <_svfprintf_r+0xa0c>
  402ffc:	464e      	mov	r6, r9
  402ffe:	f7ff b9fd 	b.w	4023fc <_svfprintf_r+0x220>
  403002:	aa25      	add	r2, sp, #148	; 0x94
  403004:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403006:	980c      	ldr	r0, [sp, #48]	; 0x30
  403008:	f003 f9e6 	bl	4063d8 <__ssprint_r>
  40300c:	2800      	cmp	r0, #0
  40300e:	f47f a9b7 	bne.w	402380 <_svfprintf_r+0x1a4>
  403012:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403014:	46c8      	mov	r8, r9
  403016:	f7ff ba72 	b.w	4024fe <_svfprintf_r+0x322>
  40301a:	9c15      	ldr	r4, [sp, #84]	; 0x54
  40301c:	4622      	mov	r2, r4
  40301e:	4620      	mov	r0, r4
  403020:	9c14      	ldr	r4, [sp, #80]	; 0x50
  403022:	4623      	mov	r3, r4
  403024:	4621      	mov	r1, r4
  403026:	f004 f823 	bl	407070 <__aeabi_dcmpun>
  40302a:	2800      	cmp	r0, #0
  40302c:	f040 8286 	bne.w	40353c <_svfprintf_r+0x1360>
  403030:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403032:	3301      	adds	r3, #1
  403034:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403036:	f023 0320 	bic.w	r3, r3, #32
  40303a:	930e      	str	r3, [sp, #56]	; 0x38
  40303c:	f000 81e2 	beq.w	403404 <_svfprintf_r+0x1228>
  403040:	2b47      	cmp	r3, #71	; 0x47
  403042:	f000 811e 	beq.w	403282 <_svfprintf_r+0x10a6>
  403046:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  40304a:	9307      	str	r3, [sp, #28]
  40304c:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40304e:	1e1f      	subs	r7, r3, #0
  403050:	9b15      	ldr	r3, [sp, #84]	; 0x54
  403052:	9308      	str	r3, [sp, #32]
  403054:	bfbb      	ittet	lt
  403056:	463b      	movlt	r3, r7
  403058:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  40305c:	2300      	movge	r3, #0
  40305e:	232d      	movlt	r3, #45	; 0x2d
  403060:	9310      	str	r3, [sp, #64]	; 0x40
  403062:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403064:	2b66      	cmp	r3, #102	; 0x66
  403066:	f000 81bb 	beq.w	4033e0 <_svfprintf_r+0x1204>
  40306a:	2b46      	cmp	r3, #70	; 0x46
  40306c:	f000 80df 	beq.w	40322e <_svfprintf_r+0x1052>
  403070:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403072:	9a08      	ldr	r2, [sp, #32]
  403074:	2b45      	cmp	r3, #69	; 0x45
  403076:	bf0c      	ite	eq
  403078:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
  40307a:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  40307c:	a823      	add	r0, sp, #140	; 0x8c
  40307e:	a920      	add	r1, sp, #128	; 0x80
  403080:	bf08      	it	eq
  403082:	1c5d      	addeq	r5, r3, #1
  403084:	9004      	str	r0, [sp, #16]
  403086:	9103      	str	r1, [sp, #12]
  403088:	a81f      	add	r0, sp, #124	; 0x7c
  40308a:	2102      	movs	r1, #2
  40308c:	463b      	mov	r3, r7
  40308e:	9002      	str	r0, [sp, #8]
  403090:	9501      	str	r5, [sp, #4]
  403092:	9100      	str	r1, [sp, #0]
  403094:	980c      	ldr	r0, [sp, #48]	; 0x30
  403096:	f000 fbd7 	bl	403848 <_dtoa_r>
  40309a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40309c:	2b67      	cmp	r3, #103	; 0x67
  40309e:	4606      	mov	r6, r0
  4030a0:	f040 81e0 	bne.w	403464 <_svfprintf_r+0x1288>
  4030a4:	f01b 0f01 	tst.w	fp, #1
  4030a8:	f000 8246 	beq.w	403538 <_svfprintf_r+0x135c>
  4030ac:	1974      	adds	r4, r6, r5
  4030ae:	9a16      	ldr	r2, [sp, #88]	; 0x58
  4030b0:	9808      	ldr	r0, [sp, #32]
  4030b2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  4030b4:	4639      	mov	r1, r7
  4030b6:	f003 ffa9 	bl	40700c <__aeabi_dcmpeq>
  4030ba:	2800      	cmp	r0, #0
  4030bc:	f040 8165 	bne.w	40338a <_svfprintf_r+0x11ae>
  4030c0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4030c2:	42a3      	cmp	r3, r4
  4030c4:	d206      	bcs.n	4030d4 <_svfprintf_r+0xef8>
  4030c6:	2130      	movs	r1, #48	; 0x30
  4030c8:	1c5a      	adds	r2, r3, #1
  4030ca:	9223      	str	r2, [sp, #140]	; 0x8c
  4030cc:	7019      	strb	r1, [r3, #0]
  4030ce:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4030d0:	429c      	cmp	r4, r3
  4030d2:	d8f9      	bhi.n	4030c8 <_svfprintf_r+0xeec>
  4030d4:	1b9b      	subs	r3, r3, r6
  4030d6:	9313      	str	r3, [sp, #76]	; 0x4c
  4030d8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4030da:	2b47      	cmp	r3, #71	; 0x47
  4030dc:	f000 80e9 	beq.w	4032b2 <_svfprintf_r+0x10d6>
  4030e0:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4030e2:	2b65      	cmp	r3, #101	; 0x65
  4030e4:	f340 81cd 	ble.w	403482 <_svfprintf_r+0x12a6>
  4030e8:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4030ea:	2b66      	cmp	r3, #102	; 0x66
  4030ec:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4030ee:	9312      	str	r3, [sp, #72]	; 0x48
  4030f0:	f000 819e 	beq.w	403430 <_svfprintf_r+0x1254>
  4030f4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4030f6:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4030f8:	4619      	mov	r1, r3
  4030fa:	4291      	cmp	r1, r2
  4030fc:	f300 818a 	bgt.w	403414 <_svfprintf_r+0x1238>
  403100:	f01b 0f01 	tst.w	fp, #1
  403104:	f040 8213 	bne.w	40352e <_svfprintf_r+0x1352>
  403108:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  40310c:	9308      	str	r3, [sp, #32]
  40310e:	2367      	movs	r3, #103	; 0x67
  403110:	920e      	str	r2, [sp, #56]	; 0x38
  403112:	9311      	str	r3, [sp, #68]	; 0x44
  403114:	9b10      	ldr	r3, [sp, #64]	; 0x40
  403116:	2b00      	cmp	r3, #0
  403118:	f040 80c4 	bne.w	4032a4 <_svfprintf_r+0x10c8>
  40311c:	930a      	str	r3, [sp, #40]	; 0x28
  40311e:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  403122:	f7ff b973 	b.w	40240c <_svfprintf_r+0x230>
  403126:	4635      	mov	r5, r6
  403128:	460c      	mov	r4, r1
  40312a:	4646      	mov	r6, r8
  40312c:	4690      	mov	r8, r2
  40312e:	3301      	adds	r3, #1
  403130:	443c      	add	r4, r7
  403132:	2b07      	cmp	r3, #7
  403134:	9427      	str	r4, [sp, #156]	; 0x9c
  403136:	9326      	str	r3, [sp, #152]	; 0x98
  403138:	e888 00a0 	stmia.w	r8, {r5, r7}
  40313c:	f73f aed1 	bgt.w	402ee2 <_svfprintf_r+0xd06>
  403140:	f108 0808 	add.w	r8, r8, #8
  403144:	e6d7      	b.n	402ef6 <_svfprintf_r+0xd1a>
  403146:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403148:	6813      	ldr	r3, [r2, #0]
  40314a:	3204      	adds	r2, #4
  40314c:	920f      	str	r2, [sp, #60]	; 0x3c
  40314e:	9a09      	ldr	r2, [sp, #36]	; 0x24
  403150:	601a      	str	r2, [r3, #0]
  403152:	f7ff b86a 	b.w	40222a <_svfprintf_r+0x4e>
  403156:	aa25      	add	r2, sp, #148	; 0x94
  403158:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40315a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40315c:	f003 f93c 	bl	4063d8 <__ssprint_r>
  403160:	2800      	cmp	r0, #0
  403162:	f47f a90d 	bne.w	402380 <_svfprintf_r+0x1a4>
  403166:	46c8      	mov	r8, r9
  403168:	e48d      	b.n	402a86 <_svfprintf_r+0x8aa>
  40316a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40316c:	4a27      	ldr	r2, [pc, #156]	; (40320c <_svfprintf_r+0x1030>)
  40316e:	f8c8 2000 	str.w	r2, [r8]
  403172:	3301      	adds	r3, #1
  403174:	3401      	adds	r4, #1
  403176:	2201      	movs	r2, #1
  403178:	2b07      	cmp	r3, #7
  40317a:	9427      	str	r4, [sp, #156]	; 0x9c
  40317c:	9326      	str	r3, [sp, #152]	; 0x98
  40317e:	f8c8 2004 	str.w	r2, [r8, #4]
  403182:	dc72      	bgt.n	40326a <_svfprintf_r+0x108e>
  403184:	f108 0808 	add.w	r8, r8, #8
  403188:	b929      	cbnz	r1, 403196 <_svfprintf_r+0xfba>
  40318a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40318c:	b91b      	cbnz	r3, 403196 <_svfprintf_r+0xfba>
  40318e:	9b07      	ldr	r3, [sp, #28]
  403190:	07d8      	lsls	r0, r3, #31
  403192:	f57f aa03 	bpl.w	40259c <_svfprintf_r+0x3c0>
  403196:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403198:	9819      	ldr	r0, [sp, #100]	; 0x64
  40319a:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  40319c:	f8c8 2000 	str.w	r2, [r8]
  4031a0:	3301      	adds	r3, #1
  4031a2:	4602      	mov	r2, r0
  4031a4:	4422      	add	r2, r4
  4031a6:	2b07      	cmp	r3, #7
  4031a8:	9227      	str	r2, [sp, #156]	; 0x9c
  4031aa:	f8c8 0004 	str.w	r0, [r8, #4]
  4031ae:	9326      	str	r3, [sp, #152]	; 0x98
  4031b0:	f300 818d 	bgt.w	4034ce <_svfprintf_r+0x12f2>
  4031b4:	f108 0808 	add.w	r8, r8, #8
  4031b8:	2900      	cmp	r1, #0
  4031ba:	f2c0 8165 	blt.w	403488 <_svfprintf_r+0x12ac>
  4031be:	9913      	ldr	r1, [sp, #76]	; 0x4c
  4031c0:	f8c8 6000 	str.w	r6, [r8]
  4031c4:	3301      	adds	r3, #1
  4031c6:	188c      	adds	r4, r1, r2
  4031c8:	2b07      	cmp	r3, #7
  4031ca:	9427      	str	r4, [sp, #156]	; 0x9c
  4031cc:	9326      	str	r3, [sp, #152]	; 0x98
  4031ce:	f8c8 1004 	str.w	r1, [r8, #4]
  4031d2:	f77f a9e1 	ble.w	402598 <_svfprintf_r+0x3bc>
  4031d6:	e52c      	b.n	402c32 <_svfprintf_r+0xa56>
  4031d8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4031da:	9909      	ldr	r1, [sp, #36]	; 0x24
  4031dc:	6813      	ldr	r3, [r2, #0]
  4031de:	17cd      	asrs	r5, r1, #31
  4031e0:	4608      	mov	r0, r1
  4031e2:	3204      	adds	r2, #4
  4031e4:	4629      	mov	r1, r5
  4031e6:	920f      	str	r2, [sp, #60]	; 0x3c
  4031e8:	e9c3 0100 	strd	r0, r1, [r3]
  4031ec:	f7ff b81d 	b.w	40222a <_svfprintf_r+0x4e>
  4031f0:	aa25      	add	r2, sp, #148	; 0x94
  4031f2:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4031f4:	980c      	ldr	r0, [sp, #48]	; 0x30
  4031f6:	f003 f8ef 	bl	4063d8 <__ssprint_r>
  4031fa:	2800      	cmp	r0, #0
  4031fc:	f47f a8c0 	bne.w	402380 <_svfprintf_r+0x1a4>
  403200:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403202:	46c8      	mov	r8, r9
  403204:	e458      	b.n	402ab8 <_svfprintf_r+0x8dc>
  403206:	bf00      	nop
  403208:	00407cb8 	.word	0x00407cb8
  40320c:	00407ca4 	.word	0x00407ca4
  403210:	2140      	movs	r1, #64	; 0x40
  403212:	980c      	ldr	r0, [sp, #48]	; 0x30
  403214:	f001 ff32 	bl	40507c <_malloc_r>
  403218:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40321a:	6010      	str	r0, [r2, #0]
  40321c:	6110      	str	r0, [r2, #16]
  40321e:	2800      	cmp	r0, #0
  403220:	f000 81f2 	beq.w	403608 <_svfprintf_r+0x142c>
  403224:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  403226:	2340      	movs	r3, #64	; 0x40
  403228:	6153      	str	r3, [r2, #20]
  40322a:	f7fe bfee 	b.w	40220a <_svfprintf_r+0x2e>
  40322e:	a823      	add	r0, sp, #140	; 0x8c
  403230:	a920      	add	r1, sp, #128	; 0x80
  403232:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  403234:	9004      	str	r0, [sp, #16]
  403236:	9103      	str	r1, [sp, #12]
  403238:	a81f      	add	r0, sp, #124	; 0x7c
  40323a:	2103      	movs	r1, #3
  40323c:	9002      	str	r0, [sp, #8]
  40323e:	9a08      	ldr	r2, [sp, #32]
  403240:	9401      	str	r4, [sp, #4]
  403242:	463b      	mov	r3, r7
  403244:	9100      	str	r1, [sp, #0]
  403246:	980c      	ldr	r0, [sp, #48]	; 0x30
  403248:	f000 fafe 	bl	403848 <_dtoa_r>
  40324c:	4625      	mov	r5, r4
  40324e:	4606      	mov	r6, r0
  403250:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403252:	2b46      	cmp	r3, #70	; 0x46
  403254:	eb06 0405 	add.w	r4, r6, r5
  403258:	f47f af29 	bne.w	4030ae <_svfprintf_r+0xed2>
  40325c:	7833      	ldrb	r3, [r6, #0]
  40325e:	2b30      	cmp	r3, #48	; 0x30
  403260:	f000 8178 	beq.w	403554 <_svfprintf_r+0x1378>
  403264:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
  403266:	442c      	add	r4, r5
  403268:	e721      	b.n	4030ae <_svfprintf_r+0xed2>
  40326a:	aa25      	add	r2, sp, #148	; 0x94
  40326c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40326e:	980c      	ldr	r0, [sp, #48]	; 0x30
  403270:	f003 f8b2 	bl	4063d8 <__ssprint_r>
  403274:	2800      	cmp	r0, #0
  403276:	f47f a883 	bne.w	402380 <_svfprintf_r+0x1a4>
  40327a:	991f      	ldr	r1, [sp, #124]	; 0x7c
  40327c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40327e:	46c8      	mov	r8, r9
  403280:	e782      	b.n	403188 <_svfprintf_r+0xfac>
  403282:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403284:	2b00      	cmp	r3, #0
  403286:	bf08      	it	eq
  403288:	2301      	moveq	r3, #1
  40328a:	930a      	str	r3, [sp, #40]	; 0x28
  40328c:	e6db      	b.n	403046 <_svfprintf_r+0xe6a>
  40328e:	4630      	mov	r0, r6
  403290:	940a      	str	r4, [sp, #40]	; 0x28
  403292:	f7fe ff35 	bl	402100 <strlen>
  403296:	950f      	str	r5, [sp, #60]	; 0x3c
  403298:	900e      	str	r0, [sp, #56]	; 0x38
  40329a:	f8cd b01c 	str.w	fp, [sp, #28]
  40329e:	4603      	mov	r3, r0
  4032a0:	f7ff b9f9 	b.w	402696 <_svfprintf_r+0x4ba>
  4032a4:	272d      	movs	r7, #45	; 0x2d
  4032a6:	2300      	movs	r3, #0
  4032a8:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  4032ac:	930a      	str	r3, [sp, #40]	; 0x28
  4032ae:	f7ff b8ae 	b.w	40240e <_svfprintf_r+0x232>
  4032b2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4032b4:	9312      	str	r3, [sp, #72]	; 0x48
  4032b6:	461a      	mov	r2, r3
  4032b8:	3303      	adds	r3, #3
  4032ba:	db04      	blt.n	4032c6 <_svfprintf_r+0x10ea>
  4032bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4032be:	4619      	mov	r1, r3
  4032c0:	4291      	cmp	r1, r2
  4032c2:	f6bf af17 	bge.w	4030f4 <_svfprintf_r+0xf18>
  4032c6:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4032c8:	3b02      	subs	r3, #2
  4032ca:	9311      	str	r3, [sp, #68]	; 0x44
  4032cc:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
  4032d0:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
  4032d4:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4032d6:	3b01      	subs	r3, #1
  4032d8:	2b00      	cmp	r3, #0
  4032da:	931f      	str	r3, [sp, #124]	; 0x7c
  4032dc:	bfbd      	ittte	lt
  4032de:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
  4032e0:	f1c3 0301 	rsblt	r3, r3, #1
  4032e4:	222d      	movlt	r2, #45	; 0x2d
  4032e6:	222b      	movge	r2, #43	; 0x2b
  4032e8:	2b09      	cmp	r3, #9
  4032ea:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  4032ee:	f340 8116 	ble.w	40351e <_svfprintf_r+0x1342>
  4032f2:	f10d 0493 	add.w	r4, sp, #147	; 0x93
  4032f6:	4620      	mov	r0, r4
  4032f8:	4dab      	ldr	r5, [pc, #684]	; (4035a8 <_svfprintf_r+0x13cc>)
  4032fa:	e000      	b.n	4032fe <_svfprintf_r+0x1122>
  4032fc:	4610      	mov	r0, r2
  4032fe:	fb85 1203 	smull	r1, r2, r5, r3
  403302:	17d9      	asrs	r1, r3, #31
  403304:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  403308:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  40330c:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  403310:	3230      	adds	r2, #48	; 0x30
  403312:	2909      	cmp	r1, #9
  403314:	f800 2c01 	strb.w	r2, [r0, #-1]
  403318:	460b      	mov	r3, r1
  40331a:	f100 32ff 	add.w	r2, r0, #4294967295
  40331e:	dced      	bgt.n	4032fc <_svfprintf_r+0x1120>
  403320:	3330      	adds	r3, #48	; 0x30
  403322:	3802      	subs	r0, #2
  403324:	b2d9      	uxtb	r1, r3
  403326:	4284      	cmp	r4, r0
  403328:	f802 1c01 	strb.w	r1, [r2, #-1]
  40332c:	f240 8165 	bls.w	4035fa <_svfprintf_r+0x141e>
  403330:	f10d 0086 	add.w	r0, sp, #134	; 0x86
  403334:	4613      	mov	r3, r2
  403336:	e001      	b.n	40333c <_svfprintf_r+0x1160>
  403338:	f813 1b01 	ldrb.w	r1, [r3], #1
  40333c:	f800 1b01 	strb.w	r1, [r0], #1
  403340:	42a3      	cmp	r3, r4
  403342:	d1f9      	bne.n	403338 <_svfprintf_r+0x115c>
  403344:	3301      	adds	r3, #1
  403346:	1a9b      	subs	r3, r3, r2
  403348:	f10d 0286 	add.w	r2, sp, #134	; 0x86
  40334c:	4413      	add	r3, r2
  40334e:	aa21      	add	r2, sp, #132	; 0x84
  403350:	1a9b      	subs	r3, r3, r2
  403352:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  403354:	931b      	str	r3, [sp, #108]	; 0x6c
  403356:	2a01      	cmp	r2, #1
  403358:	4413      	add	r3, r2
  40335a:	930e      	str	r3, [sp, #56]	; 0x38
  40335c:	f340 8119 	ble.w	403592 <_svfprintf_r+0x13b6>
  403360:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403362:	9a19      	ldr	r2, [sp, #100]	; 0x64
  403364:	4413      	add	r3, r2
  403366:	930e      	str	r3, [sp, #56]	; 0x38
  403368:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40336c:	9308      	str	r3, [sp, #32]
  40336e:	2300      	movs	r3, #0
  403370:	9312      	str	r3, [sp, #72]	; 0x48
  403372:	e6cf      	b.n	403114 <_svfprintf_r+0xf38>
  403374:	aa25      	add	r2, sp, #148	; 0x94
  403376:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403378:	980c      	ldr	r0, [sp, #48]	; 0x30
  40337a:	f003 f82d 	bl	4063d8 <__ssprint_r>
  40337e:	2800      	cmp	r0, #0
  403380:	f47e affe 	bne.w	402380 <_svfprintf_r+0x1a4>
  403384:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403386:	46c8      	mov	r8, r9
  403388:	e4d7      	b.n	402d3a <_svfprintf_r+0xb5e>
  40338a:	4623      	mov	r3, r4
  40338c:	e6a2      	b.n	4030d4 <_svfprintf_r+0xef8>
  40338e:	aa25      	add	r2, sp, #148	; 0x94
  403390:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403392:	980c      	ldr	r0, [sp, #48]	; 0x30
  403394:	f003 f820 	bl	4063d8 <__ssprint_r>
  403398:	2800      	cmp	r0, #0
  40339a:	f47e aff1 	bne.w	402380 <_svfprintf_r+0x1a4>
  40339e:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  4033a0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4033a2:	46c8      	mov	r8, r9
  4033a4:	e5ae      	b.n	402f04 <_svfprintf_r+0xd28>
  4033a6:	aa25      	add	r2, sp, #148	; 0x94
  4033a8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4033aa:	980c      	ldr	r0, [sp, #48]	; 0x30
  4033ac:	f003 f814 	bl	4063d8 <__ssprint_r>
  4033b0:	2800      	cmp	r0, #0
  4033b2:	f47e afe5 	bne.w	402380 <_svfprintf_r+0x1a4>
  4033b6:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  4033b8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4033ba:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4033bc:	1a9a      	subs	r2, r3, r2
  4033be:	46c8      	mov	r8, r9
  4033c0:	e5b8      	b.n	402f34 <_svfprintf_r+0xd58>
  4033c2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4033c4:	9612      	str	r6, [sp, #72]	; 0x48
  4033c6:	2b06      	cmp	r3, #6
  4033c8:	bf28      	it	cs
  4033ca:	2306      	movcs	r3, #6
  4033cc:	960a      	str	r6, [sp, #40]	; 0x28
  4033ce:	4637      	mov	r7, r6
  4033d0:	9308      	str	r3, [sp, #32]
  4033d2:	950f      	str	r5, [sp, #60]	; 0x3c
  4033d4:	f8cd b01c 	str.w	fp, [sp, #28]
  4033d8:	930e      	str	r3, [sp, #56]	; 0x38
  4033da:	4e74      	ldr	r6, [pc, #464]	; (4035ac <_svfprintf_r+0x13d0>)
  4033dc:	f7ff b816 	b.w	40240c <_svfprintf_r+0x230>
  4033e0:	a823      	add	r0, sp, #140	; 0x8c
  4033e2:	a920      	add	r1, sp, #128	; 0x80
  4033e4:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  4033e6:	9004      	str	r0, [sp, #16]
  4033e8:	9103      	str	r1, [sp, #12]
  4033ea:	a81f      	add	r0, sp, #124	; 0x7c
  4033ec:	2103      	movs	r1, #3
  4033ee:	9002      	str	r0, [sp, #8]
  4033f0:	9a08      	ldr	r2, [sp, #32]
  4033f2:	9501      	str	r5, [sp, #4]
  4033f4:	463b      	mov	r3, r7
  4033f6:	9100      	str	r1, [sp, #0]
  4033f8:	980c      	ldr	r0, [sp, #48]	; 0x30
  4033fa:	f000 fa25 	bl	403848 <_dtoa_r>
  4033fe:	4606      	mov	r6, r0
  403400:	1944      	adds	r4, r0, r5
  403402:	e72b      	b.n	40325c <_svfprintf_r+0x1080>
  403404:	2306      	movs	r3, #6
  403406:	930a      	str	r3, [sp, #40]	; 0x28
  403408:	e61d      	b.n	403046 <_svfprintf_r+0xe6a>
  40340a:	272d      	movs	r7, #45	; 0x2d
  40340c:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  403410:	f7ff bacd 	b.w	4029ae <_svfprintf_r+0x7d2>
  403414:	9a19      	ldr	r2, [sp, #100]	; 0x64
  403416:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403418:	4413      	add	r3, r2
  40341a:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40341c:	930e      	str	r3, [sp, #56]	; 0x38
  40341e:	2a00      	cmp	r2, #0
  403420:	f340 80b0 	ble.w	403584 <_svfprintf_r+0x13a8>
  403424:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403428:	9308      	str	r3, [sp, #32]
  40342a:	2367      	movs	r3, #103	; 0x67
  40342c:	9311      	str	r3, [sp, #68]	; 0x44
  40342e:	e671      	b.n	403114 <_svfprintf_r+0xf38>
  403430:	2b00      	cmp	r3, #0
  403432:	f340 80c3 	ble.w	4035bc <_svfprintf_r+0x13e0>
  403436:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403438:	2a00      	cmp	r2, #0
  40343a:	f040 8099 	bne.w	403570 <_svfprintf_r+0x1394>
  40343e:	f01b 0f01 	tst.w	fp, #1
  403442:	f040 8095 	bne.w	403570 <_svfprintf_r+0x1394>
  403446:	9308      	str	r3, [sp, #32]
  403448:	930e      	str	r3, [sp, #56]	; 0x38
  40344a:	e663      	b.n	403114 <_svfprintf_r+0xf38>
  40344c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40344e:	9308      	str	r3, [sp, #32]
  403450:	930e      	str	r3, [sp, #56]	; 0x38
  403452:	900a      	str	r0, [sp, #40]	; 0x28
  403454:	950f      	str	r5, [sp, #60]	; 0x3c
  403456:	f8cd b01c 	str.w	fp, [sp, #28]
  40345a:	9012      	str	r0, [sp, #72]	; 0x48
  40345c:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  403460:	f7fe bfd4 	b.w	40240c <_svfprintf_r+0x230>
  403464:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403466:	2b47      	cmp	r3, #71	; 0x47
  403468:	f47f ae20 	bne.w	4030ac <_svfprintf_r+0xed0>
  40346c:	f01b 0f01 	tst.w	fp, #1
  403470:	f47f aeee 	bne.w	403250 <_svfprintf_r+0x1074>
  403474:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  403476:	1b9b      	subs	r3, r3, r6
  403478:	9313      	str	r3, [sp, #76]	; 0x4c
  40347a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40347c:	2b47      	cmp	r3, #71	; 0x47
  40347e:	f43f af18 	beq.w	4032b2 <_svfprintf_r+0x10d6>
  403482:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403484:	9312      	str	r3, [sp, #72]	; 0x48
  403486:	e721      	b.n	4032cc <_svfprintf_r+0x10f0>
  403488:	424f      	negs	r7, r1
  40348a:	3110      	adds	r1, #16
  40348c:	4d48      	ldr	r5, [pc, #288]	; (4035b0 <_svfprintf_r+0x13d4>)
  40348e:	da2f      	bge.n	4034f0 <_svfprintf_r+0x1314>
  403490:	2410      	movs	r4, #16
  403492:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  403496:	e004      	b.n	4034a2 <_svfprintf_r+0x12c6>
  403498:	f108 0808 	add.w	r8, r8, #8
  40349c:	3f10      	subs	r7, #16
  40349e:	2f10      	cmp	r7, #16
  4034a0:	dd26      	ble.n	4034f0 <_svfprintf_r+0x1314>
  4034a2:	3301      	adds	r3, #1
  4034a4:	3210      	adds	r2, #16
  4034a6:	2b07      	cmp	r3, #7
  4034a8:	9227      	str	r2, [sp, #156]	; 0x9c
  4034aa:	9326      	str	r3, [sp, #152]	; 0x98
  4034ac:	f8c8 5000 	str.w	r5, [r8]
  4034b0:	f8c8 4004 	str.w	r4, [r8, #4]
  4034b4:	ddf0      	ble.n	403498 <_svfprintf_r+0x12bc>
  4034b6:	aa25      	add	r2, sp, #148	; 0x94
  4034b8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4034ba:	4658      	mov	r0, fp
  4034bc:	f002 ff8c 	bl	4063d8 <__ssprint_r>
  4034c0:	2800      	cmp	r0, #0
  4034c2:	f47e af5d 	bne.w	402380 <_svfprintf_r+0x1a4>
  4034c6:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4034c8:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4034ca:	46c8      	mov	r8, r9
  4034cc:	e7e6      	b.n	40349c <_svfprintf_r+0x12c0>
  4034ce:	aa25      	add	r2, sp, #148	; 0x94
  4034d0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4034d2:	980c      	ldr	r0, [sp, #48]	; 0x30
  4034d4:	f002 ff80 	bl	4063d8 <__ssprint_r>
  4034d8:	2800      	cmp	r0, #0
  4034da:	f47e af51 	bne.w	402380 <_svfprintf_r+0x1a4>
  4034de:	991f      	ldr	r1, [sp, #124]	; 0x7c
  4034e0:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4034e2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4034e4:	46c8      	mov	r8, r9
  4034e6:	e667      	b.n	4031b8 <_svfprintf_r+0xfdc>
  4034e8:	2000      	movs	r0, #0
  4034ea:	900a      	str	r0, [sp, #40]	; 0x28
  4034ec:	f7fe bed0 	b.w	402290 <_svfprintf_r+0xb4>
  4034f0:	3301      	adds	r3, #1
  4034f2:	443a      	add	r2, r7
  4034f4:	2b07      	cmp	r3, #7
  4034f6:	e888 00a0 	stmia.w	r8, {r5, r7}
  4034fa:	9227      	str	r2, [sp, #156]	; 0x9c
  4034fc:	9326      	str	r3, [sp, #152]	; 0x98
  4034fe:	f108 0808 	add.w	r8, r8, #8
  403502:	f77f ae5c 	ble.w	4031be <_svfprintf_r+0xfe2>
  403506:	aa25      	add	r2, sp, #148	; 0x94
  403508:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40350a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40350c:	f002 ff64 	bl	4063d8 <__ssprint_r>
  403510:	2800      	cmp	r0, #0
  403512:	f47e af35 	bne.w	402380 <_svfprintf_r+0x1a4>
  403516:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403518:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40351a:	46c8      	mov	r8, r9
  40351c:	e64f      	b.n	4031be <_svfprintf_r+0xfe2>
  40351e:	3330      	adds	r3, #48	; 0x30
  403520:	2230      	movs	r2, #48	; 0x30
  403522:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  403526:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  40352a:	ab22      	add	r3, sp, #136	; 0x88
  40352c:	e70f      	b.n	40334e <_svfprintf_r+0x1172>
  40352e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403530:	9a19      	ldr	r2, [sp, #100]	; 0x64
  403532:	4413      	add	r3, r2
  403534:	930e      	str	r3, [sp, #56]	; 0x38
  403536:	e775      	b.n	403424 <_svfprintf_r+0x1248>
  403538:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  40353a:	e5cb      	b.n	4030d4 <_svfprintf_r+0xef8>
  40353c:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40353e:	4e1d      	ldr	r6, [pc, #116]	; (4035b4 <_svfprintf_r+0x13d8>)
  403540:	2b00      	cmp	r3, #0
  403542:	bfb6      	itet	lt
  403544:	272d      	movlt	r7, #45	; 0x2d
  403546:	f89d 7077 	ldrbge.w	r7, [sp, #119]	; 0x77
  40354a:	f88d 7077 	strblt.w	r7, [sp, #119]	; 0x77
  40354e:	4b1a      	ldr	r3, [pc, #104]	; (4035b8 <_svfprintf_r+0x13dc>)
  403550:	f7ff ba2f 	b.w	4029b2 <_svfprintf_r+0x7d6>
  403554:	9a16      	ldr	r2, [sp, #88]	; 0x58
  403556:	9808      	ldr	r0, [sp, #32]
  403558:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  40355a:	4639      	mov	r1, r7
  40355c:	f003 fd56 	bl	40700c <__aeabi_dcmpeq>
  403560:	2800      	cmp	r0, #0
  403562:	f47f ae7f 	bne.w	403264 <_svfprintf_r+0x1088>
  403566:	f1c5 0501 	rsb	r5, r5, #1
  40356a:	951f      	str	r5, [sp, #124]	; 0x7c
  40356c:	442c      	add	r4, r5
  40356e:	e59e      	b.n	4030ae <_svfprintf_r+0xed2>
  403570:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403572:	9a19      	ldr	r2, [sp, #100]	; 0x64
  403574:	4413      	add	r3, r2
  403576:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403578:	441a      	add	r2, r3
  40357a:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  40357e:	920e      	str	r2, [sp, #56]	; 0x38
  403580:	9308      	str	r3, [sp, #32]
  403582:	e5c7      	b.n	403114 <_svfprintf_r+0xf38>
  403584:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403586:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403588:	f1c3 0301 	rsb	r3, r3, #1
  40358c:	441a      	add	r2, r3
  40358e:	4613      	mov	r3, r2
  403590:	e7d0      	b.n	403534 <_svfprintf_r+0x1358>
  403592:	f01b 0301 	ands.w	r3, fp, #1
  403596:	9312      	str	r3, [sp, #72]	; 0x48
  403598:	f47f aee2 	bne.w	403360 <_svfprintf_r+0x1184>
  40359c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40359e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4035a2:	9308      	str	r3, [sp, #32]
  4035a4:	e5b6      	b.n	403114 <_svfprintf_r+0xf38>
  4035a6:	bf00      	nop
  4035a8:	66666667 	.word	0x66666667
  4035ac:	00407c9c 	.word	0x00407c9c
  4035b0:	00407cb8 	.word	0x00407cb8
  4035b4:	00407c70 	.word	0x00407c70
  4035b8:	00407c6c 	.word	0x00407c6c
  4035bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4035be:	b913      	cbnz	r3, 4035c6 <_svfprintf_r+0x13ea>
  4035c0:	f01b 0f01 	tst.w	fp, #1
  4035c4:	d002      	beq.n	4035cc <_svfprintf_r+0x13f0>
  4035c6:	9b19      	ldr	r3, [sp, #100]	; 0x64
  4035c8:	3301      	adds	r3, #1
  4035ca:	e7d4      	b.n	403576 <_svfprintf_r+0x139a>
  4035cc:	2301      	movs	r3, #1
  4035ce:	e73a      	b.n	403446 <_svfprintf_r+0x126a>
  4035d0:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4035d2:	f89a 3001 	ldrb.w	r3, [sl, #1]
  4035d6:	6828      	ldr	r0, [r5, #0]
  4035d8:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
  4035dc:	900a      	str	r0, [sp, #40]	; 0x28
  4035de:	4628      	mov	r0, r5
  4035e0:	3004      	adds	r0, #4
  4035e2:	46a2      	mov	sl, r4
  4035e4:	900f      	str	r0, [sp, #60]	; 0x3c
  4035e6:	f7fe be51 	b.w	40228c <_svfprintf_r+0xb0>
  4035ea:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4035ee:	f7ff b867 	b.w	4026c0 <_svfprintf_r+0x4e4>
  4035f2:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4035f6:	f7ff ba15 	b.w	402a24 <_svfprintf_r+0x848>
  4035fa:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  4035fe:	e6a6      	b.n	40334e <_svfprintf_r+0x1172>
  403600:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403604:	f7ff b8eb 	b.w	4027de <_svfprintf_r+0x602>
  403608:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40360a:	230c      	movs	r3, #12
  40360c:	6013      	str	r3, [r2, #0]
  40360e:	f04f 33ff 	mov.w	r3, #4294967295
  403612:	9309      	str	r3, [sp, #36]	; 0x24
  403614:	f7fe bebd 	b.w	402392 <_svfprintf_r+0x1b6>
  403618:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40361c:	f7ff b99a 	b.w	402954 <_svfprintf_r+0x778>
  403620:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403624:	f7ff b976 	b.w	402914 <_svfprintf_r+0x738>
  403628:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40362c:	f7ff b959 	b.w	4028e2 <_svfprintf_r+0x706>
  403630:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403634:	f7ff b912 	b.w	40285c <_svfprintf_r+0x680>

00403638 <__swsetup_r>:
  403638:	b538      	push	{r3, r4, r5, lr}
  40363a:	4b30      	ldr	r3, [pc, #192]	; (4036fc <__swsetup_r+0xc4>)
  40363c:	681b      	ldr	r3, [r3, #0]
  40363e:	4605      	mov	r5, r0
  403640:	460c      	mov	r4, r1
  403642:	b113      	cbz	r3, 40364a <__swsetup_r+0x12>
  403644:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  403646:	2a00      	cmp	r2, #0
  403648:	d038      	beq.n	4036bc <__swsetup_r+0x84>
  40364a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40364e:	b293      	uxth	r3, r2
  403650:	0718      	lsls	r0, r3, #28
  403652:	d50c      	bpl.n	40366e <__swsetup_r+0x36>
  403654:	6920      	ldr	r0, [r4, #16]
  403656:	b1a8      	cbz	r0, 403684 <__swsetup_r+0x4c>
  403658:	f013 0201 	ands.w	r2, r3, #1
  40365c:	d01e      	beq.n	40369c <__swsetup_r+0x64>
  40365e:	6963      	ldr	r3, [r4, #20]
  403660:	2200      	movs	r2, #0
  403662:	425b      	negs	r3, r3
  403664:	61a3      	str	r3, [r4, #24]
  403666:	60a2      	str	r2, [r4, #8]
  403668:	b1f0      	cbz	r0, 4036a8 <__swsetup_r+0x70>
  40366a:	2000      	movs	r0, #0
  40366c:	bd38      	pop	{r3, r4, r5, pc}
  40366e:	06d9      	lsls	r1, r3, #27
  403670:	d53c      	bpl.n	4036ec <__swsetup_r+0xb4>
  403672:	0758      	lsls	r0, r3, #29
  403674:	d426      	bmi.n	4036c4 <__swsetup_r+0x8c>
  403676:	6920      	ldr	r0, [r4, #16]
  403678:	f042 0308 	orr.w	r3, r2, #8
  40367c:	81a3      	strh	r3, [r4, #12]
  40367e:	b29b      	uxth	r3, r3
  403680:	2800      	cmp	r0, #0
  403682:	d1e9      	bne.n	403658 <__swsetup_r+0x20>
  403684:	f403 7220 	and.w	r2, r3, #640	; 0x280
  403688:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  40368c:	d0e4      	beq.n	403658 <__swsetup_r+0x20>
  40368e:	4628      	mov	r0, r5
  403690:	4621      	mov	r1, r4
  403692:	f001 fca1 	bl	404fd8 <__smakebuf_r>
  403696:	89a3      	ldrh	r3, [r4, #12]
  403698:	6920      	ldr	r0, [r4, #16]
  40369a:	e7dd      	b.n	403658 <__swsetup_r+0x20>
  40369c:	0799      	lsls	r1, r3, #30
  40369e:	bf58      	it	pl
  4036a0:	6962      	ldrpl	r2, [r4, #20]
  4036a2:	60a2      	str	r2, [r4, #8]
  4036a4:	2800      	cmp	r0, #0
  4036a6:	d1e0      	bne.n	40366a <__swsetup_r+0x32>
  4036a8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4036ac:	061a      	lsls	r2, r3, #24
  4036ae:	d5dd      	bpl.n	40366c <__swsetup_r+0x34>
  4036b0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4036b4:	81a3      	strh	r3, [r4, #12]
  4036b6:	f04f 30ff 	mov.w	r0, #4294967295
  4036ba:	bd38      	pop	{r3, r4, r5, pc}
  4036bc:	4618      	mov	r0, r3
  4036be:	f001 f8f7 	bl	4048b0 <__sinit>
  4036c2:	e7c2      	b.n	40364a <__swsetup_r+0x12>
  4036c4:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4036c6:	b151      	cbz	r1, 4036de <__swsetup_r+0xa6>
  4036c8:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4036cc:	4299      	cmp	r1, r3
  4036ce:	d004      	beq.n	4036da <__swsetup_r+0xa2>
  4036d0:	4628      	mov	r0, r5
  4036d2:	f001 f98f 	bl	4049f4 <_free_r>
  4036d6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4036da:	2300      	movs	r3, #0
  4036dc:	6323      	str	r3, [r4, #48]	; 0x30
  4036de:	2300      	movs	r3, #0
  4036e0:	6920      	ldr	r0, [r4, #16]
  4036e2:	6063      	str	r3, [r4, #4]
  4036e4:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  4036e8:	6020      	str	r0, [r4, #0]
  4036ea:	e7c5      	b.n	403678 <__swsetup_r+0x40>
  4036ec:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  4036f0:	2309      	movs	r3, #9
  4036f2:	602b      	str	r3, [r5, #0]
  4036f4:	f04f 30ff 	mov.w	r0, #4294967295
  4036f8:	81a2      	strh	r2, [r4, #12]
  4036fa:	bd38      	pop	{r3, r4, r5, pc}
  4036fc:	20000034 	.word	0x20000034

00403700 <register_fini>:
  403700:	4b02      	ldr	r3, [pc, #8]	; (40370c <register_fini+0xc>)
  403702:	b113      	cbz	r3, 40370a <register_fini+0xa>
  403704:	4802      	ldr	r0, [pc, #8]	; (403710 <register_fini+0x10>)
  403706:	f000 b805 	b.w	403714 <atexit>
  40370a:	4770      	bx	lr
  40370c:	00000000 	.word	0x00000000
  403710:	00404921 	.word	0x00404921

00403714 <atexit>:
  403714:	2300      	movs	r3, #0
  403716:	4601      	mov	r1, r0
  403718:	461a      	mov	r2, r3
  40371a:	4618      	mov	r0, r3
  40371c:	f002 befe 	b.w	40651c <__register_exitproc>

00403720 <quorem>:
  403720:	6902      	ldr	r2, [r0, #16]
  403722:	690b      	ldr	r3, [r1, #16]
  403724:	4293      	cmp	r3, r2
  403726:	f300 808d 	bgt.w	403844 <quorem+0x124>
  40372a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40372e:	f103 38ff 	add.w	r8, r3, #4294967295
  403732:	f101 0714 	add.w	r7, r1, #20
  403736:	f100 0b14 	add.w	fp, r0, #20
  40373a:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  40373e:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  403742:	ea4f 0488 	mov.w	r4, r8, lsl #2
  403746:	b083      	sub	sp, #12
  403748:	3201      	adds	r2, #1
  40374a:	fbb3 f9f2 	udiv	r9, r3, r2
  40374e:	eb0b 0304 	add.w	r3, fp, r4
  403752:	9400      	str	r4, [sp, #0]
  403754:	eb07 0a04 	add.w	sl, r7, r4
  403758:	9301      	str	r3, [sp, #4]
  40375a:	f1b9 0f00 	cmp.w	r9, #0
  40375e:	d039      	beq.n	4037d4 <quorem+0xb4>
  403760:	2500      	movs	r5, #0
  403762:	462e      	mov	r6, r5
  403764:	46bc      	mov	ip, r7
  403766:	46de      	mov	lr, fp
  403768:	f85c 4b04 	ldr.w	r4, [ip], #4
  40376c:	f8de 3000 	ldr.w	r3, [lr]
  403770:	b2a2      	uxth	r2, r4
  403772:	fb09 5502 	mla	r5, r9, r2, r5
  403776:	0c22      	lsrs	r2, r4, #16
  403778:	0c2c      	lsrs	r4, r5, #16
  40377a:	fb09 4202 	mla	r2, r9, r2, r4
  40377e:	b2ad      	uxth	r5, r5
  403780:	1b75      	subs	r5, r6, r5
  403782:	b296      	uxth	r6, r2
  403784:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  403788:	fa15 f383 	uxtah	r3, r5, r3
  40378c:	eb06 4623 	add.w	r6, r6, r3, asr #16
  403790:	b29b      	uxth	r3, r3
  403792:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  403796:	45e2      	cmp	sl, ip
  403798:	ea4f 4512 	mov.w	r5, r2, lsr #16
  40379c:	f84e 3b04 	str.w	r3, [lr], #4
  4037a0:	ea4f 4626 	mov.w	r6, r6, asr #16
  4037a4:	d2e0      	bcs.n	403768 <quorem+0x48>
  4037a6:	9b00      	ldr	r3, [sp, #0]
  4037a8:	f85b 3003 	ldr.w	r3, [fp, r3]
  4037ac:	b993      	cbnz	r3, 4037d4 <quorem+0xb4>
  4037ae:	9c01      	ldr	r4, [sp, #4]
  4037b0:	1f23      	subs	r3, r4, #4
  4037b2:	459b      	cmp	fp, r3
  4037b4:	d20c      	bcs.n	4037d0 <quorem+0xb0>
  4037b6:	f854 3c04 	ldr.w	r3, [r4, #-4]
  4037ba:	b94b      	cbnz	r3, 4037d0 <quorem+0xb0>
  4037bc:	f1a4 0308 	sub.w	r3, r4, #8
  4037c0:	e002      	b.n	4037c8 <quorem+0xa8>
  4037c2:	681a      	ldr	r2, [r3, #0]
  4037c4:	3b04      	subs	r3, #4
  4037c6:	b91a      	cbnz	r2, 4037d0 <quorem+0xb0>
  4037c8:	459b      	cmp	fp, r3
  4037ca:	f108 38ff 	add.w	r8, r8, #4294967295
  4037ce:	d3f8      	bcc.n	4037c2 <quorem+0xa2>
  4037d0:	f8c0 8010 	str.w	r8, [r0, #16]
  4037d4:	4604      	mov	r4, r0
  4037d6:	f002 fa73 	bl	405cc0 <__mcmp>
  4037da:	2800      	cmp	r0, #0
  4037dc:	db2e      	blt.n	40383c <quorem+0x11c>
  4037de:	f109 0901 	add.w	r9, r9, #1
  4037e2:	465d      	mov	r5, fp
  4037e4:	2300      	movs	r3, #0
  4037e6:	f857 1b04 	ldr.w	r1, [r7], #4
  4037ea:	6828      	ldr	r0, [r5, #0]
  4037ec:	b28a      	uxth	r2, r1
  4037ee:	1a9a      	subs	r2, r3, r2
  4037f0:	0c0b      	lsrs	r3, r1, #16
  4037f2:	fa12 f280 	uxtah	r2, r2, r0
  4037f6:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  4037fa:	eb03 4322 	add.w	r3, r3, r2, asr #16
  4037fe:	b292      	uxth	r2, r2
  403800:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  403804:	45ba      	cmp	sl, r7
  403806:	f845 2b04 	str.w	r2, [r5], #4
  40380a:	ea4f 4323 	mov.w	r3, r3, asr #16
  40380e:	d2ea      	bcs.n	4037e6 <quorem+0xc6>
  403810:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  403814:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  403818:	b982      	cbnz	r2, 40383c <quorem+0x11c>
  40381a:	1f1a      	subs	r2, r3, #4
  40381c:	4593      	cmp	fp, r2
  40381e:	d20b      	bcs.n	403838 <quorem+0x118>
  403820:	f853 2c04 	ldr.w	r2, [r3, #-4]
  403824:	b942      	cbnz	r2, 403838 <quorem+0x118>
  403826:	3b08      	subs	r3, #8
  403828:	e002      	b.n	403830 <quorem+0x110>
  40382a:	681a      	ldr	r2, [r3, #0]
  40382c:	3b04      	subs	r3, #4
  40382e:	b91a      	cbnz	r2, 403838 <quorem+0x118>
  403830:	459b      	cmp	fp, r3
  403832:	f108 38ff 	add.w	r8, r8, #4294967295
  403836:	d3f8      	bcc.n	40382a <quorem+0x10a>
  403838:	f8c4 8010 	str.w	r8, [r4, #16]
  40383c:	4648      	mov	r0, r9
  40383e:	b003      	add	sp, #12
  403840:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403844:	2000      	movs	r0, #0
  403846:	4770      	bx	lr

00403848 <_dtoa_r>:
  403848:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40384c:	6c01      	ldr	r1, [r0, #64]	; 0x40
  40384e:	b09b      	sub	sp, #108	; 0x6c
  403850:	4604      	mov	r4, r0
  403852:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  403854:	4692      	mov	sl, r2
  403856:	469b      	mov	fp, r3
  403858:	b141      	cbz	r1, 40386c <_dtoa_r+0x24>
  40385a:	6c42      	ldr	r2, [r0, #68]	; 0x44
  40385c:	604a      	str	r2, [r1, #4]
  40385e:	2301      	movs	r3, #1
  403860:	4093      	lsls	r3, r2
  403862:	608b      	str	r3, [r1, #8]
  403864:	f002 f854 	bl	405910 <_Bfree>
  403868:	2300      	movs	r3, #0
  40386a:	6423      	str	r3, [r4, #64]	; 0x40
  40386c:	f1bb 0f00 	cmp.w	fp, #0
  403870:	465d      	mov	r5, fp
  403872:	db35      	blt.n	4038e0 <_dtoa_r+0x98>
  403874:	2300      	movs	r3, #0
  403876:	6033      	str	r3, [r6, #0]
  403878:	4b9d      	ldr	r3, [pc, #628]	; (403af0 <_dtoa_r+0x2a8>)
  40387a:	43ab      	bics	r3, r5
  40387c:	d015      	beq.n	4038aa <_dtoa_r+0x62>
  40387e:	4650      	mov	r0, sl
  403880:	4659      	mov	r1, fp
  403882:	2200      	movs	r2, #0
  403884:	2300      	movs	r3, #0
  403886:	f003 fbc1 	bl	40700c <__aeabi_dcmpeq>
  40388a:	4680      	mov	r8, r0
  40388c:	2800      	cmp	r0, #0
  40388e:	d02d      	beq.n	4038ec <_dtoa_r+0xa4>
  403890:	9a26      	ldr	r2, [sp, #152]	; 0x98
  403892:	2301      	movs	r3, #1
  403894:	6013      	str	r3, [r2, #0]
  403896:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  403898:	2b00      	cmp	r3, #0
  40389a:	f000 80bd 	beq.w	403a18 <_dtoa_r+0x1d0>
  40389e:	4895      	ldr	r0, [pc, #596]	; (403af4 <_dtoa_r+0x2ac>)
  4038a0:	6018      	str	r0, [r3, #0]
  4038a2:	3801      	subs	r0, #1
  4038a4:	b01b      	add	sp, #108	; 0x6c
  4038a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4038aa:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4038ac:	f242 730f 	movw	r3, #9999	; 0x270f
  4038b0:	6013      	str	r3, [r2, #0]
  4038b2:	f1ba 0f00 	cmp.w	sl, #0
  4038b6:	d10d      	bne.n	4038d4 <_dtoa_r+0x8c>
  4038b8:	f3c5 0513 	ubfx	r5, r5, #0, #20
  4038bc:	b955      	cbnz	r5, 4038d4 <_dtoa_r+0x8c>
  4038be:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4038c0:	488d      	ldr	r0, [pc, #564]	; (403af8 <_dtoa_r+0x2b0>)
  4038c2:	2b00      	cmp	r3, #0
  4038c4:	d0ee      	beq.n	4038a4 <_dtoa_r+0x5c>
  4038c6:	f100 0308 	add.w	r3, r0, #8
  4038ca:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  4038cc:	6013      	str	r3, [r2, #0]
  4038ce:	b01b      	add	sp, #108	; 0x6c
  4038d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4038d4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4038d6:	4889      	ldr	r0, [pc, #548]	; (403afc <_dtoa_r+0x2b4>)
  4038d8:	2b00      	cmp	r3, #0
  4038da:	d0e3      	beq.n	4038a4 <_dtoa_r+0x5c>
  4038dc:	1cc3      	adds	r3, r0, #3
  4038de:	e7f4      	b.n	4038ca <_dtoa_r+0x82>
  4038e0:	2301      	movs	r3, #1
  4038e2:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  4038e6:	6033      	str	r3, [r6, #0]
  4038e8:	46ab      	mov	fp, r5
  4038ea:	e7c5      	b.n	403878 <_dtoa_r+0x30>
  4038ec:	aa18      	add	r2, sp, #96	; 0x60
  4038ee:	ab19      	add	r3, sp, #100	; 0x64
  4038f0:	9201      	str	r2, [sp, #4]
  4038f2:	9300      	str	r3, [sp, #0]
  4038f4:	4652      	mov	r2, sl
  4038f6:	465b      	mov	r3, fp
  4038f8:	4620      	mov	r0, r4
  4038fa:	f002 fa81 	bl	405e00 <__d2b>
  4038fe:	0d2b      	lsrs	r3, r5, #20
  403900:	4681      	mov	r9, r0
  403902:	d071      	beq.n	4039e8 <_dtoa_r+0x1a0>
  403904:	f3cb 0213 	ubfx	r2, fp, #0, #20
  403908:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  40390c:	9f18      	ldr	r7, [sp, #96]	; 0x60
  40390e:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  403912:	4650      	mov	r0, sl
  403914:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  403918:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  40391c:	2200      	movs	r2, #0
  40391e:	4b78      	ldr	r3, [pc, #480]	; (403b00 <_dtoa_r+0x2b8>)
  403920:	f002 ff58 	bl	4067d4 <__aeabi_dsub>
  403924:	a36c      	add	r3, pc, #432	; (adr r3, 403ad8 <_dtoa_r+0x290>)
  403926:	e9d3 2300 	ldrd	r2, r3, [r3]
  40392a:	f003 f907 	bl	406b3c <__aeabi_dmul>
  40392e:	a36c      	add	r3, pc, #432	; (adr r3, 403ae0 <_dtoa_r+0x298>)
  403930:	e9d3 2300 	ldrd	r2, r3, [r3]
  403934:	f002 ff50 	bl	4067d8 <__adddf3>
  403938:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40393c:	4630      	mov	r0, r6
  40393e:	f003 f897 	bl	406a70 <__aeabi_i2d>
  403942:	a369      	add	r3, pc, #420	; (adr r3, 403ae8 <_dtoa_r+0x2a0>)
  403944:	e9d3 2300 	ldrd	r2, r3, [r3]
  403948:	f003 f8f8 	bl	406b3c <__aeabi_dmul>
  40394c:	4602      	mov	r2, r0
  40394e:	460b      	mov	r3, r1
  403950:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403954:	f002 ff40 	bl	4067d8 <__adddf3>
  403958:	e9cd 0104 	strd	r0, r1, [sp, #16]
  40395c:	f003 fb9e 	bl	40709c <__aeabi_d2iz>
  403960:	2200      	movs	r2, #0
  403962:	9002      	str	r0, [sp, #8]
  403964:	2300      	movs	r3, #0
  403966:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  40396a:	f003 fb59 	bl	407020 <__aeabi_dcmplt>
  40396e:	2800      	cmp	r0, #0
  403970:	f040 8173 	bne.w	403c5a <_dtoa_r+0x412>
  403974:	9d02      	ldr	r5, [sp, #8]
  403976:	2d16      	cmp	r5, #22
  403978:	f200 815d 	bhi.w	403c36 <_dtoa_r+0x3ee>
  40397c:	4b61      	ldr	r3, [pc, #388]	; (403b04 <_dtoa_r+0x2bc>)
  40397e:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  403982:	e9d3 0100 	ldrd	r0, r1, [r3]
  403986:	4652      	mov	r2, sl
  403988:	465b      	mov	r3, fp
  40398a:	f003 fb67 	bl	40705c <__aeabi_dcmpgt>
  40398e:	2800      	cmp	r0, #0
  403990:	f000 81c5 	beq.w	403d1e <_dtoa_r+0x4d6>
  403994:	1e6b      	subs	r3, r5, #1
  403996:	9302      	str	r3, [sp, #8]
  403998:	2300      	movs	r3, #0
  40399a:	930e      	str	r3, [sp, #56]	; 0x38
  40399c:	1bbf      	subs	r7, r7, r6
  40399e:	1e7b      	subs	r3, r7, #1
  4039a0:	9306      	str	r3, [sp, #24]
  4039a2:	f100 8154 	bmi.w	403c4e <_dtoa_r+0x406>
  4039a6:	2300      	movs	r3, #0
  4039a8:	9308      	str	r3, [sp, #32]
  4039aa:	9b02      	ldr	r3, [sp, #8]
  4039ac:	2b00      	cmp	r3, #0
  4039ae:	f2c0 8145 	blt.w	403c3c <_dtoa_r+0x3f4>
  4039b2:	9a06      	ldr	r2, [sp, #24]
  4039b4:	930d      	str	r3, [sp, #52]	; 0x34
  4039b6:	4611      	mov	r1, r2
  4039b8:	4419      	add	r1, r3
  4039ba:	2300      	movs	r3, #0
  4039bc:	9106      	str	r1, [sp, #24]
  4039be:	930c      	str	r3, [sp, #48]	; 0x30
  4039c0:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4039c2:	2b09      	cmp	r3, #9
  4039c4:	d82a      	bhi.n	403a1c <_dtoa_r+0x1d4>
  4039c6:	2b05      	cmp	r3, #5
  4039c8:	f340 865b 	ble.w	404682 <_dtoa_r+0xe3a>
  4039cc:	3b04      	subs	r3, #4
  4039ce:	9324      	str	r3, [sp, #144]	; 0x90
  4039d0:	2500      	movs	r5, #0
  4039d2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4039d4:	3b02      	subs	r3, #2
  4039d6:	2b03      	cmp	r3, #3
  4039d8:	f200 8642 	bhi.w	404660 <_dtoa_r+0xe18>
  4039dc:	e8df f013 	tbh	[pc, r3, lsl #1]
  4039e0:	02c903d4 	.word	0x02c903d4
  4039e4:	046103df 	.word	0x046103df
  4039e8:	9f18      	ldr	r7, [sp, #96]	; 0x60
  4039ea:	9e19      	ldr	r6, [sp, #100]	; 0x64
  4039ec:	443e      	add	r6, r7
  4039ee:	f206 4332 	addw	r3, r6, #1074	; 0x432
  4039f2:	2b20      	cmp	r3, #32
  4039f4:	f340 818e 	ble.w	403d14 <_dtoa_r+0x4cc>
  4039f8:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  4039fc:	f206 4012 	addw	r0, r6, #1042	; 0x412
  403a00:	409d      	lsls	r5, r3
  403a02:	fa2a f000 	lsr.w	r0, sl, r0
  403a06:	4328      	orrs	r0, r5
  403a08:	f003 f822 	bl	406a50 <__aeabi_ui2d>
  403a0c:	2301      	movs	r3, #1
  403a0e:	3e01      	subs	r6, #1
  403a10:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  403a14:	9314      	str	r3, [sp, #80]	; 0x50
  403a16:	e781      	b.n	40391c <_dtoa_r+0xd4>
  403a18:	483b      	ldr	r0, [pc, #236]	; (403b08 <_dtoa_r+0x2c0>)
  403a1a:	e743      	b.n	4038a4 <_dtoa_r+0x5c>
  403a1c:	2100      	movs	r1, #0
  403a1e:	6461      	str	r1, [r4, #68]	; 0x44
  403a20:	4620      	mov	r0, r4
  403a22:	9125      	str	r1, [sp, #148]	; 0x94
  403a24:	f001 ff4e 	bl	4058c4 <_Balloc>
  403a28:	f04f 33ff 	mov.w	r3, #4294967295
  403a2c:	930a      	str	r3, [sp, #40]	; 0x28
  403a2e:	9a25      	ldr	r2, [sp, #148]	; 0x94
  403a30:	930f      	str	r3, [sp, #60]	; 0x3c
  403a32:	2301      	movs	r3, #1
  403a34:	9004      	str	r0, [sp, #16]
  403a36:	6420      	str	r0, [r4, #64]	; 0x40
  403a38:	9224      	str	r2, [sp, #144]	; 0x90
  403a3a:	930b      	str	r3, [sp, #44]	; 0x2c
  403a3c:	9b19      	ldr	r3, [sp, #100]	; 0x64
  403a3e:	2b00      	cmp	r3, #0
  403a40:	f2c0 80d9 	blt.w	403bf6 <_dtoa_r+0x3ae>
  403a44:	9a02      	ldr	r2, [sp, #8]
  403a46:	2a0e      	cmp	r2, #14
  403a48:	f300 80d5 	bgt.w	403bf6 <_dtoa_r+0x3ae>
  403a4c:	4b2d      	ldr	r3, [pc, #180]	; (403b04 <_dtoa_r+0x2bc>)
  403a4e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403a52:	e9d3 2300 	ldrd	r2, r3, [r3]
  403a56:	e9cd 2308 	strd	r2, r3, [sp, #32]
  403a5a:	9b25      	ldr	r3, [sp, #148]	; 0x94
  403a5c:	2b00      	cmp	r3, #0
  403a5e:	f2c0 83ba 	blt.w	4041d6 <_dtoa_r+0x98e>
  403a62:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  403a66:	4650      	mov	r0, sl
  403a68:	462a      	mov	r2, r5
  403a6a:	4633      	mov	r3, r6
  403a6c:	4659      	mov	r1, fp
  403a6e:	f003 f98f 	bl	406d90 <__aeabi_ddiv>
  403a72:	f003 fb13 	bl	40709c <__aeabi_d2iz>
  403a76:	4680      	mov	r8, r0
  403a78:	f002 fffa 	bl	406a70 <__aeabi_i2d>
  403a7c:	462a      	mov	r2, r5
  403a7e:	4633      	mov	r3, r6
  403a80:	f003 f85c 	bl	406b3c <__aeabi_dmul>
  403a84:	460b      	mov	r3, r1
  403a86:	4602      	mov	r2, r0
  403a88:	4659      	mov	r1, fp
  403a8a:	4650      	mov	r0, sl
  403a8c:	f002 fea2 	bl	4067d4 <__aeabi_dsub>
  403a90:	9d04      	ldr	r5, [sp, #16]
  403a92:	f108 0330 	add.w	r3, r8, #48	; 0x30
  403a96:	702b      	strb	r3, [r5, #0]
  403a98:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403a9a:	2b01      	cmp	r3, #1
  403a9c:	4606      	mov	r6, r0
  403a9e:	460f      	mov	r7, r1
  403aa0:	f105 0501 	add.w	r5, r5, #1
  403aa4:	d068      	beq.n	403b78 <_dtoa_r+0x330>
  403aa6:	2200      	movs	r2, #0
  403aa8:	4b18      	ldr	r3, [pc, #96]	; (403b0c <_dtoa_r+0x2c4>)
  403aaa:	f003 f847 	bl	406b3c <__aeabi_dmul>
  403aae:	2200      	movs	r2, #0
  403ab0:	2300      	movs	r3, #0
  403ab2:	4606      	mov	r6, r0
  403ab4:	460f      	mov	r7, r1
  403ab6:	f003 faa9 	bl	40700c <__aeabi_dcmpeq>
  403aba:	2800      	cmp	r0, #0
  403abc:	f040 8088 	bne.w	403bd0 <_dtoa_r+0x388>
  403ac0:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  403ac4:	f04f 0a00 	mov.w	sl, #0
  403ac8:	f8df b040 	ldr.w	fp, [pc, #64]	; 403b0c <_dtoa_r+0x2c4>
  403acc:	940c      	str	r4, [sp, #48]	; 0x30
  403ace:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  403ad2:	e028      	b.n	403b26 <_dtoa_r+0x2de>
  403ad4:	f3af 8000 	nop.w
  403ad8:	636f4361 	.word	0x636f4361
  403adc:	3fd287a7 	.word	0x3fd287a7
  403ae0:	8b60c8b3 	.word	0x8b60c8b3
  403ae4:	3fc68a28 	.word	0x3fc68a28
  403ae8:	509f79fb 	.word	0x509f79fb
  403aec:	3fd34413 	.word	0x3fd34413
  403af0:	7ff00000 	.word	0x7ff00000
  403af4:	00407ca5 	.word	0x00407ca5
  403af8:	00407cc8 	.word	0x00407cc8
  403afc:	00407cd4 	.word	0x00407cd4
  403b00:	3ff80000 	.word	0x3ff80000
  403b04:	00407d10 	.word	0x00407d10
  403b08:	00407ca4 	.word	0x00407ca4
  403b0c:	40240000 	.word	0x40240000
  403b10:	f003 f814 	bl	406b3c <__aeabi_dmul>
  403b14:	2200      	movs	r2, #0
  403b16:	2300      	movs	r3, #0
  403b18:	4606      	mov	r6, r0
  403b1a:	460f      	mov	r7, r1
  403b1c:	f003 fa76 	bl	40700c <__aeabi_dcmpeq>
  403b20:	2800      	cmp	r0, #0
  403b22:	f040 83c1 	bne.w	4042a8 <_dtoa_r+0xa60>
  403b26:	4642      	mov	r2, r8
  403b28:	464b      	mov	r3, r9
  403b2a:	4630      	mov	r0, r6
  403b2c:	4639      	mov	r1, r7
  403b2e:	f003 f92f 	bl	406d90 <__aeabi_ddiv>
  403b32:	f003 fab3 	bl	40709c <__aeabi_d2iz>
  403b36:	4604      	mov	r4, r0
  403b38:	f002 ff9a 	bl	406a70 <__aeabi_i2d>
  403b3c:	4642      	mov	r2, r8
  403b3e:	464b      	mov	r3, r9
  403b40:	f002 fffc 	bl	406b3c <__aeabi_dmul>
  403b44:	4602      	mov	r2, r0
  403b46:	460b      	mov	r3, r1
  403b48:	4630      	mov	r0, r6
  403b4a:	4639      	mov	r1, r7
  403b4c:	f002 fe42 	bl	4067d4 <__aeabi_dsub>
  403b50:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  403b54:	9e04      	ldr	r6, [sp, #16]
  403b56:	f805 eb01 	strb.w	lr, [r5], #1
  403b5a:	eba5 0e06 	sub.w	lr, r5, r6
  403b5e:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  403b60:	45b6      	cmp	lr, r6
  403b62:	e9cd 0106 	strd	r0, r1, [sp, #24]
  403b66:	4652      	mov	r2, sl
  403b68:	465b      	mov	r3, fp
  403b6a:	d1d1      	bne.n	403b10 <_dtoa_r+0x2c8>
  403b6c:	46a0      	mov	r8, r4
  403b6e:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  403b72:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  403b74:	4606      	mov	r6, r0
  403b76:	460f      	mov	r7, r1
  403b78:	4632      	mov	r2, r6
  403b7a:	463b      	mov	r3, r7
  403b7c:	4630      	mov	r0, r6
  403b7e:	4639      	mov	r1, r7
  403b80:	f002 fe2a 	bl	4067d8 <__adddf3>
  403b84:	4606      	mov	r6, r0
  403b86:	460f      	mov	r7, r1
  403b88:	4602      	mov	r2, r0
  403b8a:	460b      	mov	r3, r1
  403b8c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  403b90:	f003 fa46 	bl	407020 <__aeabi_dcmplt>
  403b94:	b948      	cbnz	r0, 403baa <_dtoa_r+0x362>
  403b96:	4632      	mov	r2, r6
  403b98:	463b      	mov	r3, r7
  403b9a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  403b9e:	f003 fa35 	bl	40700c <__aeabi_dcmpeq>
  403ba2:	b1a8      	cbz	r0, 403bd0 <_dtoa_r+0x388>
  403ba4:	f018 0f01 	tst.w	r8, #1
  403ba8:	d012      	beq.n	403bd0 <_dtoa_r+0x388>
  403baa:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  403bae:	9a04      	ldr	r2, [sp, #16]
  403bb0:	1e6b      	subs	r3, r5, #1
  403bb2:	e004      	b.n	403bbe <_dtoa_r+0x376>
  403bb4:	429a      	cmp	r2, r3
  403bb6:	f000 8401 	beq.w	4043bc <_dtoa_r+0xb74>
  403bba:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  403bbe:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  403bc2:	f103 0501 	add.w	r5, r3, #1
  403bc6:	d0f5      	beq.n	403bb4 <_dtoa_r+0x36c>
  403bc8:	f108 0801 	add.w	r8, r8, #1
  403bcc:	f883 8000 	strb.w	r8, [r3]
  403bd0:	4649      	mov	r1, r9
  403bd2:	4620      	mov	r0, r4
  403bd4:	f001 fe9c 	bl	405910 <_Bfree>
  403bd8:	2200      	movs	r2, #0
  403bda:	9b02      	ldr	r3, [sp, #8]
  403bdc:	702a      	strb	r2, [r5, #0]
  403bde:	9a26      	ldr	r2, [sp, #152]	; 0x98
  403be0:	3301      	adds	r3, #1
  403be2:	6013      	str	r3, [r2, #0]
  403be4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  403be6:	2b00      	cmp	r3, #0
  403be8:	f000 839e 	beq.w	404328 <_dtoa_r+0xae0>
  403bec:	9804      	ldr	r0, [sp, #16]
  403bee:	601d      	str	r5, [r3, #0]
  403bf0:	b01b      	add	sp, #108	; 0x6c
  403bf2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403bf6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  403bf8:	2a00      	cmp	r2, #0
  403bfa:	d03e      	beq.n	403c7a <_dtoa_r+0x432>
  403bfc:	9a24      	ldr	r2, [sp, #144]	; 0x90
  403bfe:	2a01      	cmp	r2, #1
  403c00:	f340 8311 	ble.w	404226 <_dtoa_r+0x9de>
  403c04:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403c06:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403c08:	1e5f      	subs	r7, r3, #1
  403c0a:	42ba      	cmp	r2, r7
  403c0c:	f2c0 838f 	blt.w	40432e <_dtoa_r+0xae6>
  403c10:	1bd7      	subs	r7, r2, r7
  403c12:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403c14:	2b00      	cmp	r3, #0
  403c16:	f2c0 848b 	blt.w	404530 <_dtoa_r+0xce8>
  403c1a:	9d08      	ldr	r5, [sp, #32]
  403c1c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403c1e:	9a08      	ldr	r2, [sp, #32]
  403c20:	441a      	add	r2, r3
  403c22:	9208      	str	r2, [sp, #32]
  403c24:	9a06      	ldr	r2, [sp, #24]
  403c26:	2101      	movs	r1, #1
  403c28:	441a      	add	r2, r3
  403c2a:	4620      	mov	r0, r4
  403c2c:	9206      	str	r2, [sp, #24]
  403c2e:	f001 ff09 	bl	405a44 <__i2b>
  403c32:	4606      	mov	r6, r0
  403c34:	e024      	b.n	403c80 <_dtoa_r+0x438>
  403c36:	2301      	movs	r3, #1
  403c38:	930e      	str	r3, [sp, #56]	; 0x38
  403c3a:	e6af      	b.n	40399c <_dtoa_r+0x154>
  403c3c:	9a08      	ldr	r2, [sp, #32]
  403c3e:	9b02      	ldr	r3, [sp, #8]
  403c40:	1ad2      	subs	r2, r2, r3
  403c42:	425b      	negs	r3, r3
  403c44:	930c      	str	r3, [sp, #48]	; 0x30
  403c46:	2300      	movs	r3, #0
  403c48:	9208      	str	r2, [sp, #32]
  403c4a:	930d      	str	r3, [sp, #52]	; 0x34
  403c4c:	e6b8      	b.n	4039c0 <_dtoa_r+0x178>
  403c4e:	f1c7 0301 	rsb	r3, r7, #1
  403c52:	9308      	str	r3, [sp, #32]
  403c54:	2300      	movs	r3, #0
  403c56:	9306      	str	r3, [sp, #24]
  403c58:	e6a7      	b.n	4039aa <_dtoa_r+0x162>
  403c5a:	9d02      	ldr	r5, [sp, #8]
  403c5c:	4628      	mov	r0, r5
  403c5e:	f002 ff07 	bl	406a70 <__aeabi_i2d>
  403c62:	4602      	mov	r2, r0
  403c64:	460b      	mov	r3, r1
  403c66:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  403c6a:	f003 f9cf 	bl	40700c <__aeabi_dcmpeq>
  403c6e:	2800      	cmp	r0, #0
  403c70:	f47f ae80 	bne.w	403974 <_dtoa_r+0x12c>
  403c74:	1e6b      	subs	r3, r5, #1
  403c76:	9302      	str	r3, [sp, #8]
  403c78:	e67c      	b.n	403974 <_dtoa_r+0x12c>
  403c7a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  403c7c:	9d08      	ldr	r5, [sp, #32]
  403c7e:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  403c80:	2d00      	cmp	r5, #0
  403c82:	dd0c      	ble.n	403c9e <_dtoa_r+0x456>
  403c84:	9906      	ldr	r1, [sp, #24]
  403c86:	2900      	cmp	r1, #0
  403c88:	460b      	mov	r3, r1
  403c8a:	dd08      	ble.n	403c9e <_dtoa_r+0x456>
  403c8c:	42a9      	cmp	r1, r5
  403c8e:	9a08      	ldr	r2, [sp, #32]
  403c90:	bfa8      	it	ge
  403c92:	462b      	movge	r3, r5
  403c94:	1ad2      	subs	r2, r2, r3
  403c96:	1aed      	subs	r5, r5, r3
  403c98:	1acb      	subs	r3, r1, r3
  403c9a:	9208      	str	r2, [sp, #32]
  403c9c:	9306      	str	r3, [sp, #24]
  403c9e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403ca0:	b1d3      	cbz	r3, 403cd8 <_dtoa_r+0x490>
  403ca2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403ca4:	2b00      	cmp	r3, #0
  403ca6:	f000 82b7 	beq.w	404218 <_dtoa_r+0x9d0>
  403caa:	2f00      	cmp	r7, #0
  403cac:	dd10      	ble.n	403cd0 <_dtoa_r+0x488>
  403cae:	4631      	mov	r1, r6
  403cb0:	463a      	mov	r2, r7
  403cb2:	4620      	mov	r0, r4
  403cb4:	f001 ff62 	bl	405b7c <__pow5mult>
  403cb8:	464a      	mov	r2, r9
  403cba:	4601      	mov	r1, r0
  403cbc:	4606      	mov	r6, r0
  403cbe:	4620      	mov	r0, r4
  403cc0:	f001 feca 	bl	405a58 <__multiply>
  403cc4:	4649      	mov	r1, r9
  403cc6:	4680      	mov	r8, r0
  403cc8:	4620      	mov	r0, r4
  403cca:	f001 fe21 	bl	405910 <_Bfree>
  403cce:	46c1      	mov	r9, r8
  403cd0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403cd2:	1bda      	subs	r2, r3, r7
  403cd4:	f040 82a1 	bne.w	40421a <_dtoa_r+0x9d2>
  403cd8:	2101      	movs	r1, #1
  403cda:	4620      	mov	r0, r4
  403cdc:	f001 feb2 	bl	405a44 <__i2b>
  403ce0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403ce2:	2b00      	cmp	r3, #0
  403ce4:	4680      	mov	r8, r0
  403ce6:	dd1c      	ble.n	403d22 <_dtoa_r+0x4da>
  403ce8:	4601      	mov	r1, r0
  403cea:	461a      	mov	r2, r3
  403cec:	4620      	mov	r0, r4
  403cee:	f001 ff45 	bl	405b7c <__pow5mult>
  403cf2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403cf4:	2b01      	cmp	r3, #1
  403cf6:	4680      	mov	r8, r0
  403cf8:	f340 8254 	ble.w	4041a4 <_dtoa_r+0x95c>
  403cfc:	2300      	movs	r3, #0
  403cfe:	930c      	str	r3, [sp, #48]	; 0x30
  403d00:	f8d8 3010 	ldr.w	r3, [r8, #16]
  403d04:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  403d08:	6918      	ldr	r0, [r3, #16]
  403d0a:	f001 fe4b 	bl	4059a4 <__hi0bits>
  403d0e:	f1c0 0020 	rsb	r0, r0, #32
  403d12:	e010      	b.n	403d36 <_dtoa_r+0x4ee>
  403d14:	f1c3 0520 	rsb	r5, r3, #32
  403d18:	fa0a f005 	lsl.w	r0, sl, r5
  403d1c:	e674      	b.n	403a08 <_dtoa_r+0x1c0>
  403d1e:	900e      	str	r0, [sp, #56]	; 0x38
  403d20:	e63c      	b.n	40399c <_dtoa_r+0x154>
  403d22:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403d24:	2b01      	cmp	r3, #1
  403d26:	f340 8287 	ble.w	404238 <_dtoa_r+0x9f0>
  403d2a:	2300      	movs	r3, #0
  403d2c:	930c      	str	r3, [sp, #48]	; 0x30
  403d2e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403d30:	2001      	movs	r0, #1
  403d32:	2b00      	cmp	r3, #0
  403d34:	d1e4      	bne.n	403d00 <_dtoa_r+0x4b8>
  403d36:	9a06      	ldr	r2, [sp, #24]
  403d38:	4410      	add	r0, r2
  403d3a:	f010 001f 	ands.w	r0, r0, #31
  403d3e:	f000 80a1 	beq.w	403e84 <_dtoa_r+0x63c>
  403d42:	f1c0 0320 	rsb	r3, r0, #32
  403d46:	2b04      	cmp	r3, #4
  403d48:	f340 849e 	ble.w	404688 <_dtoa_r+0xe40>
  403d4c:	9b08      	ldr	r3, [sp, #32]
  403d4e:	f1c0 001c 	rsb	r0, r0, #28
  403d52:	4403      	add	r3, r0
  403d54:	9308      	str	r3, [sp, #32]
  403d56:	4613      	mov	r3, r2
  403d58:	4403      	add	r3, r0
  403d5a:	4405      	add	r5, r0
  403d5c:	9306      	str	r3, [sp, #24]
  403d5e:	9b08      	ldr	r3, [sp, #32]
  403d60:	2b00      	cmp	r3, #0
  403d62:	dd05      	ble.n	403d70 <_dtoa_r+0x528>
  403d64:	4649      	mov	r1, r9
  403d66:	461a      	mov	r2, r3
  403d68:	4620      	mov	r0, r4
  403d6a:	f001 ff57 	bl	405c1c <__lshift>
  403d6e:	4681      	mov	r9, r0
  403d70:	9b06      	ldr	r3, [sp, #24]
  403d72:	2b00      	cmp	r3, #0
  403d74:	dd05      	ble.n	403d82 <_dtoa_r+0x53a>
  403d76:	4641      	mov	r1, r8
  403d78:	461a      	mov	r2, r3
  403d7a:	4620      	mov	r0, r4
  403d7c:	f001 ff4e 	bl	405c1c <__lshift>
  403d80:	4680      	mov	r8, r0
  403d82:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403d84:	2b00      	cmp	r3, #0
  403d86:	f040 8086 	bne.w	403e96 <_dtoa_r+0x64e>
  403d8a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403d8c:	2b00      	cmp	r3, #0
  403d8e:	f340 8266 	ble.w	40425e <_dtoa_r+0xa16>
  403d92:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403d94:	2b00      	cmp	r3, #0
  403d96:	f000 8098 	beq.w	403eca <_dtoa_r+0x682>
  403d9a:	2d00      	cmp	r5, #0
  403d9c:	dd05      	ble.n	403daa <_dtoa_r+0x562>
  403d9e:	4631      	mov	r1, r6
  403da0:	462a      	mov	r2, r5
  403da2:	4620      	mov	r0, r4
  403da4:	f001 ff3a 	bl	405c1c <__lshift>
  403da8:	4606      	mov	r6, r0
  403daa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403dac:	2b00      	cmp	r3, #0
  403dae:	f040 8337 	bne.w	404420 <_dtoa_r+0xbd8>
  403db2:	9606      	str	r6, [sp, #24]
  403db4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403db6:	9a04      	ldr	r2, [sp, #16]
  403db8:	f8dd b018 	ldr.w	fp, [sp, #24]
  403dbc:	3b01      	subs	r3, #1
  403dbe:	18d3      	adds	r3, r2, r3
  403dc0:	930b      	str	r3, [sp, #44]	; 0x2c
  403dc2:	f00a 0301 	and.w	r3, sl, #1
  403dc6:	930c      	str	r3, [sp, #48]	; 0x30
  403dc8:	4617      	mov	r7, r2
  403dca:	46c2      	mov	sl, r8
  403dcc:	4651      	mov	r1, sl
  403dce:	4648      	mov	r0, r9
  403dd0:	f7ff fca6 	bl	403720 <quorem>
  403dd4:	4631      	mov	r1, r6
  403dd6:	4605      	mov	r5, r0
  403dd8:	4648      	mov	r0, r9
  403dda:	f001 ff71 	bl	405cc0 <__mcmp>
  403dde:	465a      	mov	r2, fp
  403de0:	900a      	str	r0, [sp, #40]	; 0x28
  403de2:	4651      	mov	r1, sl
  403de4:	4620      	mov	r0, r4
  403de6:	f001 ff87 	bl	405cf8 <__mdiff>
  403dea:	68c2      	ldr	r2, [r0, #12]
  403dec:	4680      	mov	r8, r0
  403dee:	f105 0330 	add.w	r3, r5, #48	; 0x30
  403df2:	2a00      	cmp	r2, #0
  403df4:	f040 822b 	bne.w	40424e <_dtoa_r+0xa06>
  403df8:	4601      	mov	r1, r0
  403dfa:	4648      	mov	r0, r9
  403dfc:	9308      	str	r3, [sp, #32]
  403dfe:	f001 ff5f 	bl	405cc0 <__mcmp>
  403e02:	4641      	mov	r1, r8
  403e04:	9006      	str	r0, [sp, #24]
  403e06:	4620      	mov	r0, r4
  403e08:	f001 fd82 	bl	405910 <_Bfree>
  403e0c:	9a06      	ldr	r2, [sp, #24]
  403e0e:	9b08      	ldr	r3, [sp, #32]
  403e10:	b932      	cbnz	r2, 403e20 <_dtoa_r+0x5d8>
  403e12:	9924      	ldr	r1, [sp, #144]	; 0x90
  403e14:	b921      	cbnz	r1, 403e20 <_dtoa_r+0x5d8>
  403e16:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403e18:	2a00      	cmp	r2, #0
  403e1a:	f000 83ef 	beq.w	4045fc <_dtoa_r+0xdb4>
  403e1e:	9a24      	ldr	r2, [sp, #144]	; 0x90
  403e20:	990a      	ldr	r1, [sp, #40]	; 0x28
  403e22:	2900      	cmp	r1, #0
  403e24:	f2c0 829f 	blt.w	404366 <_dtoa_r+0xb1e>
  403e28:	d105      	bne.n	403e36 <_dtoa_r+0x5ee>
  403e2a:	9924      	ldr	r1, [sp, #144]	; 0x90
  403e2c:	b919      	cbnz	r1, 403e36 <_dtoa_r+0x5ee>
  403e2e:	990c      	ldr	r1, [sp, #48]	; 0x30
  403e30:	2900      	cmp	r1, #0
  403e32:	f000 8298 	beq.w	404366 <_dtoa_r+0xb1e>
  403e36:	2a00      	cmp	r2, #0
  403e38:	f300 8306 	bgt.w	404448 <_dtoa_r+0xc00>
  403e3c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  403e3e:	703b      	strb	r3, [r7, #0]
  403e40:	f107 0801 	add.w	r8, r7, #1
  403e44:	4297      	cmp	r7, r2
  403e46:	4645      	mov	r5, r8
  403e48:	f000 830c 	beq.w	404464 <_dtoa_r+0xc1c>
  403e4c:	4649      	mov	r1, r9
  403e4e:	2300      	movs	r3, #0
  403e50:	220a      	movs	r2, #10
  403e52:	4620      	mov	r0, r4
  403e54:	f001 fd66 	bl	405924 <__multadd>
  403e58:	455e      	cmp	r6, fp
  403e5a:	4681      	mov	r9, r0
  403e5c:	4631      	mov	r1, r6
  403e5e:	f04f 0300 	mov.w	r3, #0
  403e62:	f04f 020a 	mov.w	r2, #10
  403e66:	4620      	mov	r0, r4
  403e68:	f000 81eb 	beq.w	404242 <_dtoa_r+0x9fa>
  403e6c:	f001 fd5a 	bl	405924 <__multadd>
  403e70:	4659      	mov	r1, fp
  403e72:	4606      	mov	r6, r0
  403e74:	2300      	movs	r3, #0
  403e76:	220a      	movs	r2, #10
  403e78:	4620      	mov	r0, r4
  403e7a:	f001 fd53 	bl	405924 <__multadd>
  403e7e:	4647      	mov	r7, r8
  403e80:	4683      	mov	fp, r0
  403e82:	e7a3      	b.n	403dcc <_dtoa_r+0x584>
  403e84:	201c      	movs	r0, #28
  403e86:	9b08      	ldr	r3, [sp, #32]
  403e88:	4403      	add	r3, r0
  403e8a:	9308      	str	r3, [sp, #32]
  403e8c:	9b06      	ldr	r3, [sp, #24]
  403e8e:	4403      	add	r3, r0
  403e90:	4405      	add	r5, r0
  403e92:	9306      	str	r3, [sp, #24]
  403e94:	e763      	b.n	403d5e <_dtoa_r+0x516>
  403e96:	4641      	mov	r1, r8
  403e98:	4648      	mov	r0, r9
  403e9a:	f001 ff11 	bl	405cc0 <__mcmp>
  403e9e:	2800      	cmp	r0, #0
  403ea0:	f6bf af73 	bge.w	403d8a <_dtoa_r+0x542>
  403ea4:	9f02      	ldr	r7, [sp, #8]
  403ea6:	4649      	mov	r1, r9
  403ea8:	2300      	movs	r3, #0
  403eaa:	220a      	movs	r2, #10
  403eac:	4620      	mov	r0, r4
  403eae:	3f01      	subs	r7, #1
  403eb0:	9702      	str	r7, [sp, #8]
  403eb2:	f001 fd37 	bl	405924 <__multadd>
  403eb6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403eb8:	4681      	mov	r9, r0
  403eba:	2b00      	cmp	r3, #0
  403ebc:	f040 83b6 	bne.w	40462c <_dtoa_r+0xde4>
  403ec0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  403ec2:	2b00      	cmp	r3, #0
  403ec4:	f340 83bf 	ble.w	404646 <_dtoa_r+0xdfe>
  403ec8:	930a      	str	r3, [sp, #40]	; 0x28
  403eca:	f8dd b010 	ldr.w	fp, [sp, #16]
  403ece:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  403ed0:	465d      	mov	r5, fp
  403ed2:	e002      	b.n	403eda <_dtoa_r+0x692>
  403ed4:	f001 fd26 	bl	405924 <__multadd>
  403ed8:	4681      	mov	r9, r0
  403eda:	4641      	mov	r1, r8
  403edc:	4648      	mov	r0, r9
  403ede:	f7ff fc1f 	bl	403720 <quorem>
  403ee2:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  403ee6:	f805 ab01 	strb.w	sl, [r5], #1
  403eea:	eba5 030b 	sub.w	r3, r5, fp
  403eee:	42bb      	cmp	r3, r7
  403ef0:	f04f 020a 	mov.w	r2, #10
  403ef4:	f04f 0300 	mov.w	r3, #0
  403ef8:	4649      	mov	r1, r9
  403efa:	4620      	mov	r0, r4
  403efc:	dbea      	blt.n	403ed4 <_dtoa_r+0x68c>
  403efe:	9b04      	ldr	r3, [sp, #16]
  403f00:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403f02:	2a01      	cmp	r2, #1
  403f04:	bfac      	ite	ge
  403f06:	189b      	addge	r3, r3, r2
  403f08:	3301      	addlt	r3, #1
  403f0a:	461d      	mov	r5, r3
  403f0c:	f04f 0b00 	mov.w	fp, #0
  403f10:	4649      	mov	r1, r9
  403f12:	2201      	movs	r2, #1
  403f14:	4620      	mov	r0, r4
  403f16:	f001 fe81 	bl	405c1c <__lshift>
  403f1a:	4641      	mov	r1, r8
  403f1c:	4681      	mov	r9, r0
  403f1e:	f001 fecf 	bl	405cc0 <__mcmp>
  403f22:	2800      	cmp	r0, #0
  403f24:	f340 823d 	ble.w	4043a2 <_dtoa_r+0xb5a>
  403f28:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  403f2c:	9904      	ldr	r1, [sp, #16]
  403f2e:	1e6b      	subs	r3, r5, #1
  403f30:	e004      	b.n	403f3c <_dtoa_r+0x6f4>
  403f32:	428b      	cmp	r3, r1
  403f34:	f000 81ae 	beq.w	404294 <_dtoa_r+0xa4c>
  403f38:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  403f3c:	2a39      	cmp	r2, #57	; 0x39
  403f3e:	f103 0501 	add.w	r5, r3, #1
  403f42:	d0f6      	beq.n	403f32 <_dtoa_r+0x6ea>
  403f44:	3201      	adds	r2, #1
  403f46:	701a      	strb	r2, [r3, #0]
  403f48:	4641      	mov	r1, r8
  403f4a:	4620      	mov	r0, r4
  403f4c:	f001 fce0 	bl	405910 <_Bfree>
  403f50:	2e00      	cmp	r6, #0
  403f52:	f43f ae3d 	beq.w	403bd0 <_dtoa_r+0x388>
  403f56:	f1bb 0f00 	cmp.w	fp, #0
  403f5a:	d005      	beq.n	403f68 <_dtoa_r+0x720>
  403f5c:	45b3      	cmp	fp, r6
  403f5e:	d003      	beq.n	403f68 <_dtoa_r+0x720>
  403f60:	4659      	mov	r1, fp
  403f62:	4620      	mov	r0, r4
  403f64:	f001 fcd4 	bl	405910 <_Bfree>
  403f68:	4631      	mov	r1, r6
  403f6a:	4620      	mov	r0, r4
  403f6c:	f001 fcd0 	bl	405910 <_Bfree>
  403f70:	e62e      	b.n	403bd0 <_dtoa_r+0x388>
  403f72:	2300      	movs	r3, #0
  403f74:	930b      	str	r3, [sp, #44]	; 0x2c
  403f76:	9b02      	ldr	r3, [sp, #8]
  403f78:	9a25      	ldr	r2, [sp, #148]	; 0x94
  403f7a:	4413      	add	r3, r2
  403f7c:	930f      	str	r3, [sp, #60]	; 0x3c
  403f7e:	3301      	adds	r3, #1
  403f80:	2b01      	cmp	r3, #1
  403f82:	461f      	mov	r7, r3
  403f84:	461e      	mov	r6, r3
  403f86:	930a      	str	r3, [sp, #40]	; 0x28
  403f88:	bfb8      	it	lt
  403f8a:	2701      	movlt	r7, #1
  403f8c:	2100      	movs	r1, #0
  403f8e:	2f17      	cmp	r7, #23
  403f90:	6461      	str	r1, [r4, #68]	; 0x44
  403f92:	d90a      	bls.n	403faa <_dtoa_r+0x762>
  403f94:	2201      	movs	r2, #1
  403f96:	2304      	movs	r3, #4
  403f98:	005b      	lsls	r3, r3, #1
  403f9a:	f103 0014 	add.w	r0, r3, #20
  403f9e:	4287      	cmp	r7, r0
  403fa0:	4611      	mov	r1, r2
  403fa2:	f102 0201 	add.w	r2, r2, #1
  403fa6:	d2f7      	bcs.n	403f98 <_dtoa_r+0x750>
  403fa8:	6461      	str	r1, [r4, #68]	; 0x44
  403faa:	4620      	mov	r0, r4
  403fac:	f001 fc8a 	bl	4058c4 <_Balloc>
  403fb0:	2e0e      	cmp	r6, #14
  403fb2:	9004      	str	r0, [sp, #16]
  403fb4:	6420      	str	r0, [r4, #64]	; 0x40
  403fb6:	f63f ad41 	bhi.w	403a3c <_dtoa_r+0x1f4>
  403fba:	2d00      	cmp	r5, #0
  403fbc:	f43f ad3e 	beq.w	403a3c <_dtoa_r+0x1f4>
  403fc0:	9902      	ldr	r1, [sp, #8]
  403fc2:	2900      	cmp	r1, #0
  403fc4:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  403fc8:	f340 8202 	ble.w	4043d0 <_dtoa_r+0xb88>
  403fcc:	4bb8      	ldr	r3, [pc, #736]	; (4042b0 <_dtoa_r+0xa68>)
  403fce:	f001 020f 	and.w	r2, r1, #15
  403fd2:	110d      	asrs	r5, r1, #4
  403fd4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403fd8:	06e9      	lsls	r1, r5, #27
  403fda:	e9d3 6700 	ldrd	r6, r7, [r3]
  403fde:	f140 81ae 	bpl.w	40433e <_dtoa_r+0xaf6>
  403fe2:	4bb4      	ldr	r3, [pc, #720]	; (4042b4 <_dtoa_r+0xa6c>)
  403fe4:	4650      	mov	r0, sl
  403fe6:	4659      	mov	r1, fp
  403fe8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  403fec:	f002 fed0 	bl	406d90 <__aeabi_ddiv>
  403ff0:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  403ff4:	f005 050f 	and.w	r5, r5, #15
  403ff8:	f04f 0a03 	mov.w	sl, #3
  403ffc:	b18d      	cbz	r5, 404022 <_dtoa_r+0x7da>
  403ffe:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 4042b4 <_dtoa_r+0xa6c>
  404002:	07ea      	lsls	r2, r5, #31
  404004:	d509      	bpl.n	40401a <_dtoa_r+0x7d2>
  404006:	4630      	mov	r0, r6
  404008:	4639      	mov	r1, r7
  40400a:	e9d8 2300 	ldrd	r2, r3, [r8]
  40400e:	f002 fd95 	bl	406b3c <__aeabi_dmul>
  404012:	f10a 0a01 	add.w	sl, sl, #1
  404016:	4606      	mov	r6, r0
  404018:	460f      	mov	r7, r1
  40401a:	106d      	asrs	r5, r5, #1
  40401c:	f108 0808 	add.w	r8, r8, #8
  404020:	d1ef      	bne.n	404002 <_dtoa_r+0x7ba>
  404022:	463b      	mov	r3, r7
  404024:	4632      	mov	r2, r6
  404026:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  40402a:	f002 feb1 	bl	406d90 <__aeabi_ddiv>
  40402e:	4607      	mov	r7, r0
  404030:	4688      	mov	r8, r1
  404032:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  404034:	b143      	cbz	r3, 404048 <_dtoa_r+0x800>
  404036:	2200      	movs	r2, #0
  404038:	4b9f      	ldr	r3, [pc, #636]	; (4042b8 <_dtoa_r+0xa70>)
  40403a:	4638      	mov	r0, r7
  40403c:	4641      	mov	r1, r8
  40403e:	f002 ffef 	bl	407020 <__aeabi_dcmplt>
  404042:	2800      	cmp	r0, #0
  404044:	f040 8286 	bne.w	404554 <_dtoa_r+0xd0c>
  404048:	4650      	mov	r0, sl
  40404a:	f002 fd11 	bl	406a70 <__aeabi_i2d>
  40404e:	463a      	mov	r2, r7
  404050:	4643      	mov	r3, r8
  404052:	f002 fd73 	bl	406b3c <__aeabi_dmul>
  404056:	4b99      	ldr	r3, [pc, #612]	; (4042bc <_dtoa_r+0xa74>)
  404058:	2200      	movs	r2, #0
  40405a:	f002 fbbd 	bl	4067d8 <__adddf3>
  40405e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404060:	4605      	mov	r5, r0
  404062:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  404066:	2b00      	cmp	r3, #0
  404068:	f000 813e 	beq.w	4042e8 <_dtoa_r+0xaa0>
  40406c:	9b02      	ldr	r3, [sp, #8]
  40406e:	9315      	str	r3, [sp, #84]	; 0x54
  404070:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404072:	9312      	str	r3, [sp, #72]	; 0x48
  404074:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  404076:	2b00      	cmp	r3, #0
  404078:	f000 81fa 	beq.w	404470 <_dtoa_r+0xc28>
  40407c:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40407e:	4b8c      	ldr	r3, [pc, #560]	; (4042b0 <_dtoa_r+0xa68>)
  404080:	498f      	ldr	r1, [pc, #572]	; (4042c0 <_dtoa_r+0xa78>)
  404082:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  404086:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  40408a:	2000      	movs	r0, #0
  40408c:	f002 fe80 	bl	406d90 <__aeabi_ddiv>
  404090:	462a      	mov	r2, r5
  404092:	4633      	mov	r3, r6
  404094:	f002 fb9e 	bl	4067d4 <__aeabi_dsub>
  404098:	4682      	mov	sl, r0
  40409a:	468b      	mov	fp, r1
  40409c:	4638      	mov	r0, r7
  40409e:	4641      	mov	r1, r8
  4040a0:	f002 fffc 	bl	40709c <__aeabi_d2iz>
  4040a4:	4605      	mov	r5, r0
  4040a6:	f002 fce3 	bl	406a70 <__aeabi_i2d>
  4040aa:	4602      	mov	r2, r0
  4040ac:	460b      	mov	r3, r1
  4040ae:	4638      	mov	r0, r7
  4040b0:	4641      	mov	r1, r8
  4040b2:	f002 fb8f 	bl	4067d4 <__aeabi_dsub>
  4040b6:	3530      	adds	r5, #48	; 0x30
  4040b8:	fa5f f885 	uxtb.w	r8, r5
  4040bc:	9d04      	ldr	r5, [sp, #16]
  4040be:	4606      	mov	r6, r0
  4040c0:	460f      	mov	r7, r1
  4040c2:	f885 8000 	strb.w	r8, [r5]
  4040c6:	4602      	mov	r2, r0
  4040c8:	460b      	mov	r3, r1
  4040ca:	4650      	mov	r0, sl
  4040cc:	4659      	mov	r1, fp
  4040ce:	3501      	adds	r5, #1
  4040d0:	f002 ffc4 	bl	40705c <__aeabi_dcmpgt>
  4040d4:	2800      	cmp	r0, #0
  4040d6:	d154      	bne.n	404182 <_dtoa_r+0x93a>
  4040d8:	4632      	mov	r2, r6
  4040da:	463b      	mov	r3, r7
  4040dc:	2000      	movs	r0, #0
  4040de:	4976      	ldr	r1, [pc, #472]	; (4042b8 <_dtoa_r+0xa70>)
  4040e0:	f002 fb78 	bl	4067d4 <__aeabi_dsub>
  4040e4:	4602      	mov	r2, r0
  4040e6:	460b      	mov	r3, r1
  4040e8:	4650      	mov	r0, sl
  4040ea:	4659      	mov	r1, fp
  4040ec:	f002 ffb6 	bl	40705c <__aeabi_dcmpgt>
  4040f0:	2800      	cmp	r0, #0
  4040f2:	f040 8270 	bne.w	4045d6 <_dtoa_r+0xd8e>
  4040f6:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4040f8:	2a01      	cmp	r2, #1
  4040fa:	f000 8111 	beq.w	404320 <_dtoa_r+0xad8>
  4040fe:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404100:	9a04      	ldr	r2, [sp, #16]
  404102:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  404106:	4413      	add	r3, r2
  404108:	4699      	mov	r9, r3
  40410a:	e00d      	b.n	404128 <_dtoa_r+0x8e0>
  40410c:	2000      	movs	r0, #0
  40410e:	496a      	ldr	r1, [pc, #424]	; (4042b8 <_dtoa_r+0xa70>)
  404110:	f002 fb60 	bl	4067d4 <__aeabi_dsub>
  404114:	4652      	mov	r2, sl
  404116:	465b      	mov	r3, fp
  404118:	f002 ff82 	bl	407020 <__aeabi_dcmplt>
  40411c:	2800      	cmp	r0, #0
  40411e:	f040 8258 	bne.w	4045d2 <_dtoa_r+0xd8a>
  404122:	454d      	cmp	r5, r9
  404124:	f000 80fa 	beq.w	40431c <_dtoa_r+0xad4>
  404128:	4650      	mov	r0, sl
  40412a:	4659      	mov	r1, fp
  40412c:	2200      	movs	r2, #0
  40412e:	4b65      	ldr	r3, [pc, #404]	; (4042c4 <_dtoa_r+0xa7c>)
  404130:	f002 fd04 	bl	406b3c <__aeabi_dmul>
  404134:	2200      	movs	r2, #0
  404136:	4b63      	ldr	r3, [pc, #396]	; (4042c4 <_dtoa_r+0xa7c>)
  404138:	4682      	mov	sl, r0
  40413a:	468b      	mov	fp, r1
  40413c:	4630      	mov	r0, r6
  40413e:	4639      	mov	r1, r7
  404140:	f002 fcfc 	bl	406b3c <__aeabi_dmul>
  404144:	460f      	mov	r7, r1
  404146:	4606      	mov	r6, r0
  404148:	f002 ffa8 	bl	40709c <__aeabi_d2iz>
  40414c:	4680      	mov	r8, r0
  40414e:	f002 fc8f 	bl	406a70 <__aeabi_i2d>
  404152:	4602      	mov	r2, r0
  404154:	460b      	mov	r3, r1
  404156:	4630      	mov	r0, r6
  404158:	4639      	mov	r1, r7
  40415a:	f002 fb3b 	bl	4067d4 <__aeabi_dsub>
  40415e:	f108 0830 	add.w	r8, r8, #48	; 0x30
  404162:	fa5f f888 	uxtb.w	r8, r8
  404166:	4652      	mov	r2, sl
  404168:	465b      	mov	r3, fp
  40416a:	f805 8b01 	strb.w	r8, [r5], #1
  40416e:	4606      	mov	r6, r0
  404170:	460f      	mov	r7, r1
  404172:	f002 ff55 	bl	407020 <__aeabi_dcmplt>
  404176:	4632      	mov	r2, r6
  404178:	463b      	mov	r3, r7
  40417a:	2800      	cmp	r0, #0
  40417c:	d0c6      	beq.n	40410c <_dtoa_r+0x8c4>
  40417e:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  404182:	9b15      	ldr	r3, [sp, #84]	; 0x54
  404184:	9302      	str	r3, [sp, #8]
  404186:	e523      	b.n	403bd0 <_dtoa_r+0x388>
  404188:	2300      	movs	r3, #0
  40418a:	930b      	str	r3, [sp, #44]	; 0x2c
  40418c:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40418e:	2b00      	cmp	r3, #0
  404190:	f340 80dc 	ble.w	40434c <_dtoa_r+0xb04>
  404194:	461f      	mov	r7, r3
  404196:	461e      	mov	r6, r3
  404198:	930f      	str	r3, [sp, #60]	; 0x3c
  40419a:	930a      	str	r3, [sp, #40]	; 0x28
  40419c:	e6f6      	b.n	403f8c <_dtoa_r+0x744>
  40419e:	2301      	movs	r3, #1
  4041a0:	930b      	str	r3, [sp, #44]	; 0x2c
  4041a2:	e7f3      	b.n	40418c <_dtoa_r+0x944>
  4041a4:	f1ba 0f00 	cmp.w	sl, #0
  4041a8:	f47f ada8 	bne.w	403cfc <_dtoa_r+0x4b4>
  4041ac:	f3cb 0313 	ubfx	r3, fp, #0, #20
  4041b0:	2b00      	cmp	r3, #0
  4041b2:	f47f adba 	bne.w	403d2a <_dtoa_r+0x4e2>
  4041b6:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  4041ba:	0d3f      	lsrs	r7, r7, #20
  4041bc:	053f      	lsls	r7, r7, #20
  4041be:	2f00      	cmp	r7, #0
  4041c0:	f000 820d 	beq.w	4045de <_dtoa_r+0xd96>
  4041c4:	9b08      	ldr	r3, [sp, #32]
  4041c6:	3301      	adds	r3, #1
  4041c8:	9308      	str	r3, [sp, #32]
  4041ca:	9b06      	ldr	r3, [sp, #24]
  4041cc:	3301      	adds	r3, #1
  4041ce:	9306      	str	r3, [sp, #24]
  4041d0:	2301      	movs	r3, #1
  4041d2:	930c      	str	r3, [sp, #48]	; 0x30
  4041d4:	e5ab      	b.n	403d2e <_dtoa_r+0x4e6>
  4041d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4041d8:	2b00      	cmp	r3, #0
  4041da:	f73f ac42 	bgt.w	403a62 <_dtoa_r+0x21a>
  4041de:	f040 8221 	bne.w	404624 <_dtoa_r+0xddc>
  4041e2:	2200      	movs	r2, #0
  4041e4:	4b38      	ldr	r3, [pc, #224]	; (4042c8 <_dtoa_r+0xa80>)
  4041e6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  4041ea:	f002 fca7 	bl	406b3c <__aeabi_dmul>
  4041ee:	4652      	mov	r2, sl
  4041f0:	465b      	mov	r3, fp
  4041f2:	f002 ff29 	bl	407048 <__aeabi_dcmpge>
  4041f6:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  4041fa:	4646      	mov	r6, r8
  4041fc:	2800      	cmp	r0, #0
  4041fe:	d041      	beq.n	404284 <_dtoa_r+0xa3c>
  404200:	9b25      	ldr	r3, [sp, #148]	; 0x94
  404202:	9d04      	ldr	r5, [sp, #16]
  404204:	43db      	mvns	r3, r3
  404206:	9302      	str	r3, [sp, #8]
  404208:	4641      	mov	r1, r8
  40420a:	4620      	mov	r0, r4
  40420c:	f001 fb80 	bl	405910 <_Bfree>
  404210:	2e00      	cmp	r6, #0
  404212:	f43f acdd 	beq.w	403bd0 <_dtoa_r+0x388>
  404216:	e6a7      	b.n	403f68 <_dtoa_r+0x720>
  404218:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40421a:	4649      	mov	r1, r9
  40421c:	4620      	mov	r0, r4
  40421e:	f001 fcad 	bl	405b7c <__pow5mult>
  404222:	4681      	mov	r9, r0
  404224:	e558      	b.n	403cd8 <_dtoa_r+0x490>
  404226:	9a14      	ldr	r2, [sp, #80]	; 0x50
  404228:	2a00      	cmp	r2, #0
  40422a:	f000 8187 	beq.w	40453c <_dtoa_r+0xcf4>
  40422e:	f203 4333 	addw	r3, r3, #1075	; 0x433
  404232:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  404234:	9d08      	ldr	r5, [sp, #32]
  404236:	e4f2      	b.n	403c1e <_dtoa_r+0x3d6>
  404238:	f1ba 0f00 	cmp.w	sl, #0
  40423c:	f47f ad75 	bne.w	403d2a <_dtoa_r+0x4e2>
  404240:	e7b4      	b.n	4041ac <_dtoa_r+0x964>
  404242:	f001 fb6f 	bl	405924 <__multadd>
  404246:	4647      	mov	r7, r8
  404248:	4606      	mov	r6, r0
  40424a:	4683      	mov	fp, r0
  40424c:	e5be      	b.n	403dcc <_dtoa_r+0x584>
  40424e:	4601      	mov	r1, r0
  404250:	4620      	mov	r0, r4
  404252:	9306      	str	r3, [sp, #24]
  404254:	f001 fb5c 	bl	405910 <_Bfree>
  404258:	2201      	movs	r2, #1
  40425a:	9b06      	ldr	r3, [sp, #24]
  40425c:	e5e0      	b.n	403e20 <_dtoa_r+0x5d8>
  40425e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404260:	2b02      	cmp	r3, #2
  404262:	f77f ad96 	ble.w	403d92 <_dtoa_r+0x54a>
  404266:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404268:	2b00      	cmp	r3, #0
  40426a:	d1c9      	bne.n	404200 <_dtoa_r+0x9b8>
  40426c:	4641      	mov	r1, r8
  40426e:	2205      	movs	r2, #5
  404270:	4620      	mov	r0, r4
  404272:	f001 fb57 	bl	405924 <__multadd>
  404276:	4601      	mov	r1, r0
  404278:	4680      	mov	r8, r0
  40427a:	4648      	mov	r0, r9
  40427c:	f001 fd20 	bl	405cc0 <__mcmp>
  404280:	2800      	cmp	r0, #0
  404282:	ddbd      	ble.n	404200 <_dtoa_r+0x9b8>
  404284:	9a02      	ldr	r2, [sp, #8]
  404286:	9904      	ldr	r1, [sp, #16]
  404288:	2331      	movs	r3, #49	; 0x31
  40428a:	3201      	adds	r2, #1
  40428c:	9202      	str	r2, [sp, #8]
  40428e:	700b      	strb	r3, [r1, #0]
  404290:	1c4d      	adds	r5, r1, #1
  404292:	e7b9      	b.n	404208 <_dtoa_r+0x9c0>
  404294:	9a02      	ldr	r2, [sp, #8]
  404296:	3201      	adds	r2, #1
  404298:	9202      	str	r2, [sp, #8]
  40429a:	9a04      	ldr	r2, [sp, #16]
  40429c:	2331      	movs	r3, #49	; 0x31
  40429e:	7013      	strb	r3, [r2, #0]
  4042a0:	e652      	b.n	403f48 <_dtoa_r+0x700>
  4042a2:	2301      	movs	r3, #1
  4042a4:	930b      	str	r3, [sp, #44]	; 0x2c
  4042a6:	e666      	b.n	403f76 <_dtoa_r+0x72e>
  4042a8:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  4042ac:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4042ae:	e48f      	b.n	403bd0 <_dtoa_r+0x388>
  4042b0:	00407d10 	.word	0x00407d10
  4042b4:	00407ce8 	.word	0x00407ce8
  4042b8:	3ff00000 	.word	0x3ff00000
  4042bc:	401c0000 	.word	0x401c0000
  4042c0:	3fe00000 	.word	0x3fe00000
  4042c4:	40240000 	.word	0x40240000
  4042c8:	40140000 	.word	0x40140000
  4042cc:	4650      	mov	r0, sl
  4042ce:	f002 fbcf 	bl	406a70 <__aeabi_i2d>
  4042d2:	463a      	mov	r2, r7
  4042d4:	4643      	mov	r3, r8
  4042d6:	f002 fc31 	bl	406b3c <__aeabi_dmul>
  4042da:	2200      	movs	r2, #0
  4042dc:	4bc1      	ldr	r3, [pc, #772]	; (4045e4 <_dtoa_r+0xd9c>)
  4042de:	f002 fa7b 	bl	4067d8 <__adddf3>
  4042e2:	4605      	mov	r5, r0
  4042e4:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  4042e8:	4641      	mov	r1, r8
  4042ea:	2200      	movs	r2, #0
  4042ec:	4bbe      	ldr	r3, [pc, #760]	; (4045e8 <_dtoa_r+0xda0>)
  4042ee:	4638      	mov	r0, r7
  4042f0:	f002 fa70 	bl	4067d4 <__aeabi_dsub>
  4042f4:	462a      	mov	r2, r5
  4042f6:	4633      	mov	r3, r6
  4042f8:	4682      	mov	sl, r0
  4042fa:	468b      	mov	fp, r1
  4042fc:	f002 feae 	bl	40705c <__aeabi_dcmpgt>
  404300:	4680      	mov	r8, r0
  404302:	2800      	cmp	r0, #0
  404304:	f040 8110 	bne.w	404528 <_dtoa_r+0xce0>
  404308:	462a      	mov	r2, r5
  40430a:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  40430e:	4650      	mov	r0, sl
  404310:	4659      	mov	r1, fp
  404312:	f002 fe85 	bl	407020 <__aeabi_dcmplt>
  404316:	b118      	cbz	r0, 404320 <_dtoa_r+0xad8>
  404318:	4646      	mov	r6, r8
  40431a:	e771      	b.n	404200 <_dtoa_r+0x9b8>
  40431c:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  404320:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  404324:	f7ff bb8a 	b.w	403a3c <_dtoa_r+0x1f4>
  404328:	9804      	ldr	r0, [sp, #16]
  40432a:	f7ff babb 	b.w	4038a4 <_dtoa_r+0x5c>
  40432e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  404330:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  404332:	970c      	str	r7, [sp, #48]	; 0x30
  404334:	1afb      	subs	r3, r7, r3
  404336:	441a      	add	r2, r3
  404338:	920d      	str	r2, [sp, #52]	; 0x34
  40433a:	2700      	movs	r7, #0
  40433c:	e469      	b.n	403c12 <_dtoa_r+0x3ca>
  40433e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  404342:	f04f 0a02 	mov.w	sl, #2
  404346:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  40434a:	e657      	b.n	403ffc <_dtoa_r+0x7b4>
  40434c:	2100      	movs	r1, #0
  40434e:	2301      	movs	r3, #1
  404350:	6461      	str	r1, [r4, #68]	; 0x44
  404352:	4620      	mov	r0, r4
  404354:	9325      	str	r3, [sp, #148]	; 0x94
  404356:	f001 fab5 	bl	4058c4 <_Balloc>
  40435a:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40435c:	9004      	str	r0, [sp, #16]
  40435e:	6420      	str	r0, [r4, #64]	; 0x40
  404360:	930a      	str	r3, [sp, #40]	; 0x28
  404362:	930f      	str	r3, [sp, #60]	; 0x3c
  404364:	e629      	b.n	403fba <_dtoa_r+0x772>
  404366:	2a00      	cmp	r2, #0
  404368:	46d0      	mov	r8, sl
  40436a:	f8cd b018 	str.w	fp, [sp, #24]
  40436e:	469a      	mov	sl, r3
  404370:	dd11      	ble.n	404396 <_dtoa_r+0xb4e>
  404372:	4649      	mov	r1, r9
  404374:	2201      	movs	r2, #1
  404376:	4620      	mov	r0, r4
  404378:	f001 fc50 	bl	405c1c <__lshift>
  40437c:	4641      	mov	r1, r8
  40437e:	4681      	mov	r9, r0
  404380:	f001 fc9e 	bl	405cc0 <__mcmp>
  404384:	2800      	cmp	r0, #0
  404386:	f340 8146 	ble.w	404616 <_dtoa_r+0xdce>
  40438a:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  40438e:	f000 8106 	beq.w	40459e <_dtoa_r+0xd56>
  404392:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  404396:	46b3      	mov	fp, r6
  404398:	f887 a000 	strb.w	sl, [r7]
  40439c:	1c7d      	adds	r5, r7, #1
  40439e:	9e06      	ldr	r6, [sp, #24]
  4043a0:	e5d2      	b.n	403f48 <_dtoa_r+0x700>
  4043a2:	d104      	bne.n	4043ae <_dtoa_r+0xb66>
  4043a4:	f01a 0f01 	tst.w	sl, #1
  4043a8:	d001      	beq.n	4043ae <_dtoa_r+0xb66>
  4043aa:	e5bd      	b.n	403f28 <_dtoa_r+0x6e0>
  4043ac:	4615      	mov	r5, r2
  4043ae:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  4043b2:	2b30      	cmp	r3, #48	; 0x30
  4043b4:	f105 32ff 	add.w	r2, r5, #4294967295
  4043b8:	d0f8      	beq.n	4043ac <_dtoa_r+0xb64>
  4043ba:	e5c5      	b.n	403f48 <_dtoa_r+0x700>
  4043bc:	9904      	ldr	r1, [sp, #16]
  4043be:	2230      	movs	r2, #48	; 0x30
  4043c0:	700a      	strb	r2, [r1, #0]
  4043c2:	9a02      	ldr	r2, [sp, #8]
  4043c4:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  4043c8:	3201      	adds	r2, #1
  4043ca:	9202      	str	r2, [sp, #8]
  4043cc:	f7ff bbfc 	b.w	403bc8 <_dtoa_r+0x380>
  4043d0:	f000 80bb 	beq.w	40454a <_dtoa_r+0xd02>
  4043d4:	9b02      	ldr	r3, [sp, #8]
  4043d6:	425d      	negs	r5, r3
  4043d8:	4b84      	ldr	r3, [pc, #528]	; (4045ec <_dtoa_r+0xda4>)
  4043da:	f005 020f 	and.w	r2, r5, #15
  4043de:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4043e2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4043e6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  4043ea:	f002 fba7 	bl	406b3c <__aeabi_dmul>
  4043ee:	112d      	asrs	r5, r5, #4
  4043f0:	4607      	mov	r7, r0
  4043f2:	4688      	mov	r8, r1
  4043f4:	f000 812c 	beq.w	404650 <_dtoa_r+0xe08>
  4043f8:	4e7d      	ldr	r6, [pc, #500]	; (4045f0 <_dtoa_r+0xda8>)
  4043fa:	f04f 0a02 	mov.w	sl, #2
  4043fe:	07eb      	lsls	r3, r5, #31
  404400:	d509      	bpl.n	404416 <_dtoa_r+0xbce>
  404402:	4638      	mov	r0, r7
  404404:	4641      	mov	r1, r8
  404406:	e9d6 2300 	ldrd	r2, r3, [r6]
  40440a:	f002 fb97 	bl	406b3c <__aeabi_dmul>
  40440e:	f10a 0a01 	add.w	sl, sl, #1
  404412:	4607      	mov	r7, r0
  404414:	4688      	mov	r8, r1
  404416:	106d      	asrs	r5, r5, #1
  404418:	f106 0608 	add.w	r6, r6, #8
  40441c:	d1ef      	bne.n	4043fe <_dtoa_r+0xbb6>
  40441e:	e608      	b.n	404032 <_dtoa_r+0x7ea>
  404420:	6871      	ldr	r1, [r6, #4]
  404422:	4620      	mov	r0, r4
  404424:	f001 fa4e 	bl	4058c4 <_Balloc>
  404428:	6933      	ldr	r3, [r6, #16]
  40442a:	3302      	adds	r3, #2
  40442c:	009a      	lsls	r2, r3, #2
  40442e:	4605      	mov	r5, r0
  404430:	f106 010c 	add.w	r1, r6, #12
  404434:	300c      	adds	r0, #12
  404436:	f001 f93b 	bl	4056b0 <memcpy>
  40443a:	4629      	mov	r1, r5
  40443c:	2201      	movs	r2, #1
  40443e:	4620      	mov	r0, r4
  404440:	f001 fbec 	bl	405c1c <__lshift>
  404444:	9006      	str	r0, [sp, #24]
  404446:	e4b5      	b.n	403db4 <_dtoa_r+0x56c>
  404448:	2b39      	cmp	r3, #57	; 0x39
  40444a:	f8cd b018 	str.w	fp, [sp, #24]
  40444e:	46d0      	mov	r8, sl
  404450:	f000 80a5 	beq.w	40459e <_dtoa_r+0xd56>
  404454:	f103 0a01 	add.w	sl, r3, #1
  404458:	46b3      	mov	fp, r6
  40445a:	f887 a000 	strb.w	sl, [r7]
  40445e:	1c7d      	adds	r5, r7, #1
  404460:	9e06      	ldr	r6, [sp, #24]
  404462:	e571      	b.n	403f48 <_dtoa_r+0x700>
  404464:	465a      	mov	r2, fp
  404466:	46d0      	mov	r8, sl
  404468:	46b3      	mov	fp, r6
  40446a:	469a      	mov	sl, r3
  40446c:	4616      	mov	r6, r2
  40446e:	e54f      	b.n	403f10 <_dtoa_r+0x6c8>
  404470:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404472:	495e      	ldr	r1, [pc, #376]	; (4045ec <_dtoa_r+0xda4>)
  404474:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  404478:	462a      	mov	r2, r5
  40447a:	4633      	mov	r3, r6
  40447c:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  404480:	f002 fb5c 	bl	406b3c <__aeabi_dmul>
  404484:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  404488:	4638      	mov	r0, r7
  40448a:	4641      	mov	r1, r8
  40448c:	f002 fe06 	bl	40709c <__aeabi_d2iz>
  404490:	4605      	mov	r5, r0
  404492:	f002 faed 	bl	406a70 <__aeabi_i2d>
  404496:	460b      	mov	r3, r1
  404498:	4602      	mov	r2, r0
  40449a:	4641      	mov	r1, r8
  40449c:	4638      	mov	r0, r7
  40449e:	f002 f999 	bl	4067d4 <__aeabi_dsub>
  4044a2:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4044a4:	460f      	mov	r7, r1
  4044a6:	9904      	ldr	r1, [sp, #16]
  4044a8:	3530      	adds	r5, #48	; 0x30
  4044aa:	2b01      	cmp	r3, #1
  4044ac:	700d      	strb	r5, [r1, #0]
  4044ae:	4606      	mov	r6, r0
  4044b0:	f101 0501 	add.w	r5, r1, #1
  4044b4:	d026      	beq.n	404504 <_dtoa_r+0xcbc>
  4044b6:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4044b8:	9a04      	ldr	r2, [sp, #16]
  4044ba:	f8df b13c 	ldr.w	fp, [pc, #316]	; 4045f8 <_dtoa_r+0xdb0>
  4044be:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  4044c2:	4413      	add	r3, r2
  4044c4:	f04f 0a00 	mov.w	sl, #0
  4044c8:	4699      	mov	r9, r3
  4044ca:	4652      	mov	r2, sl
  4044cc:	465b      	mov	r3, fp
  4044ce:	4630      	mov	r0, r6
  4044d0:	4639      	mov	r1, r7
  4044d2:	f002 fb33 	bl	406b3c <__aeabi_dmul>
  4044d6:	460f      	mov	r7, r1
  4044d8:	4606      	mov	r6, r0
  4044da:	f002 fddf 	bl	40709c <__aeabi_d2iz>
  4044de:	4680      	mov	r8, r0
  4044e0:	f002 fac6 	bl	406a70 <__aeabi_i2d>
  4044e4:	f108 0830 	add.w	r8, r8, #48	; 0x30
  4044e8:	4602      	mov	r2, r0
  4044ea:	460b      	mov	r3, r1
  4044ec:	4630      	mov	r0, r6
  4044ee:	4639      	mov	r1, r7
  4044f0:	f002 f970 	bl	4067d4 <__aeabi_dsub>
  4044f4:	f805 8b01 	strb.w	r8, [r5], #1
  4044f8:	454d      	cmp	r5, r9
  4044fa:	4606      	mov	r6, r0
  4044fc:	460f      	mov	r7, r1
  4044fe:	d1e4      	bne.n	4044ca <_dtoa_r+0xc82>
  404500:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  404504:	4b3b      	ldr	r3, [pc, #236]	; (4045f4 <_dtoa_r+0xdac>)
  404506:	2200      	movs	r2, #0
  404508:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  40450c:	f002 f964 	bl	4067d8 <__adddf3>
  404510:	4632      	mov	r2, r6
  404512:	463b      	mov	r3, r7
  404514:	f002 fd84 	bl	407020 <__aeabi_dcmplt>
  404518:	2800      	cmp	r0, #0
  40451a:	d046      	beq.n	4045aa <_dtoa_r+0xd62>
  40451c:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40451e:	9302      	str	r3, [sp, #8]
  404520:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  404524:	f7ff bb43 	b.w	403bae <_dtoa_r+0x366>
  404528:	f04f 0800 	mov.w	r8, #0
  40452c:	4646      	mov	r6, r8
  40452e:	e6a9      	b.n	404284 <_dtoa_r+0xa3c>
  404530:	9b08      	ldr	r3, [sp, #32]
  404532:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  404534:	1a9d      	subs	r5, r3, r2
  404536:	2300      	movs	r3, #0
  404538:	f7ff bb71 	b.w	403c1e <_dtoa_r+0x3d6>
  40453c:	9b18      	ldr	r3, [sp, #96]	; 0x60
  40453e:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  404540:	9d08      	ldr	r5, [sp, #32]
  404542:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  404546:	f7ff bb6a 	b.w	403c1e <_dtoa_r+0x3d6>
  40454a:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  40454e:	f04f 0a02 	mov.w	sl, #2
  404552:	e56e      	b.n	404032 <_dtoa_r+0x7ea>
  404554:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404556:	2b00      	cmp	r3, #0
  404558:	f43f aeb8 	beq.w	4042cc <_dtoa_r+0xa84>
  40455c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40455e:	2b00      	cmp	r3, #0
  404560:	f77f aede 	ble.w	404320 <_dtoa_r+0xad8>
  404564:	2200      	movs	r2, #0
  404566:	4b24      	ldr	r3, [pc, #144]	; (4045f8 <_dtoa_r+0xdb0>)
  404568:	4638      	mov	r0, r7
  40456a:	4641      	mov	r1, r8
  40456c:	f002 fae6 	bl	406b3c <__aeabi_dmul>
  404570:	4607      	mov	r7, r0
  404572:	4688      	mov	r8, r1
  404574:	f10a 0001 	add.w	r0, sl, #1
  404578:	f002 fa7a 	bl	406a70 <__aeabi_i2d>
  40457c:	463a      	mov	r2, r7
  40457e:	4643      	mov	r3, r8
  404580:	f002 fadc 	bl	406b3c <__aeabi_dmul>
  404584:	2200      	movs	r2, #0
  404586:	4b17      	ldr	r3, [pc, #92]	; (4045e4 <_dtoa_r+0xd9c>)
  404588:	f002 f926 	bl	4067d8 <__adddf3>
  40458c:	9a02      	ldr	r2, [sp, #8]
  40458e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404590:	9312      	str	r3, [sp, #72]	; 0x48
  404592:	3a01      	subs	r2, #1
  404594:	4605      	mov	r5, r0
  404596:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  40459a:	9215      	str	r2, [sp, #84]	; 0x54
  40459c:	e56a      	b.n	404074 <_dtoa_r+0x82c>
  40459e:	2239      	movs	r2, #57	; 0x39
  4045a0:	46b3      	mov	fp, r6
  4045a2:	703a      	strb	r2, [r7, #0]
  4045a4:	9e06      	ldr	r6, [sp, #24]
  4045a6:	1c7d      	adds	r5, r7, #1
  4045a8:	e4c0      	b.n	403f2c <_dtoa_r+0x6e4>
  4045aa:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  4045ae:	2000      	movs	r0, #0
  4045b0:	4910      	ldr	r1, [pc, #64]	; (4045f4 <_dtoa_r+0xdac>)
  4045b2:	f002 f90f 	bl	4067d4 <__aeabi_dsub>
  4045b6:	4632      	mov	r2, r6
  4045b8:	463b      	mov	r3, r7
  4045ba:	f002 fd4f 	bl	40705c <__aeabi_dcmpgt>
  4045be:	b908      	cbnz	r0, 4045c4 <_dtoa_r+0xd7c>
  4045c0:	e6ae      	b.n	404320 <_dtoa_r+0xad8>
  4045c2:	4615      	mov	r5, r2
  4045c4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  4045c8:	2b30      	cmp	r3, #48	; 0x30
  4045ca:	f105 32ff 	add.w	r2, r5, #4294967295
  4045ce:	d0f8      	beq.n	4045c2 <_dtoa_r+0xd7a>
  4045d0:	e5d7      	b.n	404182 <_dtoa_r+0x93a>
  4045d2:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4045d6:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4045d8:	9302      	str	r3, [sp, #8]
  4045da:	f7ff bae8 	b.w	403bae <_dtoa_r+0x366>
  4045de:	970c      	str	r7, [sp, #48]	; 0x30
  4045e0:	f7ff bba5 	b.w	403d2e <_dtoa_r+0x4e6>
  4045e4:	401c0000 	.word	0x401c0000
  4045e8:	40140000 	.word	0x40140000
  4045ec:	00407d10 	.word	0x00407d10
  4045f0:	00407ce8 	.word	0x00407ce8
  4045f4:	3fe00000 	.word	0x3fe00000
  4045f8:	40240000 	.word	0x40240000
  4045fc:	2b39      	cmp	r3, #57	; 0x39
  4045fe:	f8cd b018 	str.w	fp, [sp, #24]
  404602:	46d0      	mov	r8, sl
  404604:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  404608:	469a      	mov	sl, r3
  40460a:	d0c8      	beq.n	40459e <_dtoa_r+0xd56>
  40460c:	f1bb 0f00 	cmp.w	fp, #0
  404610:	f73f aebf 	bgt.w	404392 <_dtoa_r+0xb4a>
  404614:	e6bf      	b.n	404396 <_dtoa_r+0xb4e>
  404616:	f47f aebe 	bne.w	404396 <_dtoa_r+0xb4e>
  40461a:	f01a 0f01 	tst.w	sl, #1
  40461e:	f43f aeba 	beq.w	404396 <_dtoa_r+0xb4e>
  404622:	e6b2      	b.n	40438a <_dtoa_r+0xb42>
  404624:	f04f 0800 	mov.w	r8, #0
  404628:	4646      	mov	r6, r8
  40462a:	e5e9      	b.n	404200 <_dtoa_r+0x9b8>
  40462c:	4631      	mov	r1, r6
  40462e:	2300      	movs	r3, #0
  404630:	220a      	movs	r2, #10
  404632:	4620      	mov	r0, r4
  404634:	f001 f976 	bl	405924 <__multadd>
  404638:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40463a:	2b00      	cmp	r3, #0
  40463c:	4606      	mov	r6, r0
  40463e:	dd0a      	ble.n	404656 <_dtoa_r+0xe0e>
  404640:	930a      	str	r3, [sp, #40]	; 0x28
  404642:	f7ff bbaa 	b.w	403d9a <_dtoa_r+0x552>
  404646:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404648:	2b02      	cmp	r3, #2
  40464a:	dc23      	bgt.n	404694 <_dtoa_r+0xe4c>
  40464c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40464e:	e43b      	b.n	403ec8 <_dtoa_r+0x680>
  404650:	f04f 0a02 	mov.w	sl, #2
  404654:	e4ed      	b.n	404032 <_dtoa_r+0x7ea>
  404656:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404658:	2b02      	cmp	r3, #2
  40465a:	dc1b      	bgt.n	404694 <_dtoa_r+0xe4c>
  40465c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40465e:	e7ef      	b.n	404640 <_dtoa_r+0xdf8>
  404660:	2500      	movs	r5, #0
  404662:	6465      	str	r5, [r4, #68]	; 0x44
  404664:	4629      	mov	r1, r5
  404666:	4620      	mov	r0, r4
  404668:	f001 f92c 	bl	4058c4 <_Balloc>
  40466c:	f04f 33ff 	mov.w	r3, #4294967295
  404670:	930a      	str	r3, [sp, #40]	; 0x28
  404672:	930f      	str	r3, [sp, #60]	; 0x3c
  404674:	2301      	movs	r3, #1
  404676:	9004      	str	r0, [sp, #16]
  404678:	9525      	str	r5, [sp, #148]	; 0x94
  40467a:	6420      	str	r0, [r4, #64]	; 0x40
  40467c:	930b      	str	r3, [sp, #44]	; 0x2c
  40467e:	f7ff b9dd 	b.w	403a3c <_dtoa_r+0x1f4>
  404682:	2501      	movs	r5, #1
  404684:	f7ff b9a5 	b.w	4039d2 <_dtoa_r+0x18a>
  404688:	f43f ab69 	beq.w	403d5e <_dtoa_r+0x516>
  40468c:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  404690:	f7ff bbf9 	b.w	403e86 <_dtoa_r+0x63e>
  404694:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404696:	930a      	str	r3, [sp, #40]	; 0x28
  404698:	e5e5      	b.n	404266 <_dtoa_r+0xa1e>
  40469a:	bf00      	nop

0040469c <__sflush_r>:
  40469c:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  4046a0:	b29a      	uxth	r2, r3
  4046a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4046a6:	460d      	mov	r5, r1
  4046a8:	0711      	lsls	r1, r2, #28
  4046aa:	4680      	mov	r8, r0
  4046ac:	d43a      	bmi.n	404724 <__sflush_r+0x88>
  4046ae:	686a      	ldr	r2, [r5, #4]
  4046b0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  4046b4:	2a00      	cmp	r2, #0
  4046b6:	81ab      	strh	r3, [r5, #12]
  4046b8:	dd6f      	ble.n	40479a <__sflush_r+0xfe>
  4046ba:	6aac      	ldr	r4, [r5, #40]	; 0x28
  4046bc:	2c00      	cmp	r4, #0
  4046be:	d049      	beq.n	404754 <__sflush_r+0xb8>
  4046c0:	2200      	movs	r2, #0
  4046c2:	b29b      	uxth	r3, r3
  4046c4:	f8d8 6000 	ldr.w	r6, [r8]
  4046c8:	f8c8 2000 	str.w	r2, [r8]
  4046cc:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  4046d0:	d067      	beq.n	4047a2 <__sflush_r+0x106>
  4046d2:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  4046d4:	075f      	lsls	r7, r3, #29
  4046d6:	d505      	bpl.n	4046e4 <__sflush_r+0x48>
  4046d8:	6869      	ldr	r1, [r5, #4]
  4046da:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  4046dc:	1a52      	subs	r2, r2, r1
  4046de:	b10b      	cbz	r3, 4046e4 <__sflush_r+0x48>
  4046e0:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  4046e2:	1ad2      	subs	r2, r2, r3
  4046e4:	2300      	movs	r3, #0
  4046e6:	69e9      	ldr	r1, [r5, #28]
  4046e8:	4640      	mov	r0, r8
  4046ea:	47a0      	blx	r4
  4046ec:	1c44      	adds	r4, r0, #1
  4046ee:	d03c      	beq.n	40476a <__sflush_r+0xce>
  4046f0:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  4046f4:	692a      	ldr	r2, [r5, #16]
  4046f6:	602a      	str	r2, [r5, #0]
  4046f8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  4046fc:	2200      	movs	r2, #0
  4046fe:	81ab      	strh	r3, [r5, #12]
  404700:	04db      	lsls	r3, r3, #19
  404702:	606a      	str	r2, [r5, #4]
  404704:	d447      	bmi.n	404796 <__sflush_r+0xfa>
  404706:	6b29      	ldr	r1, [r5, #48]	; 0x30
  404708:	f8c8 6000 	str.w	r6, [r8]
  40470c:	b311      	cbz	r1, 404754 <__sflush_r+0xb8>
  40470e:	f105 0340 	add.w	r3, r5, #64	; 0x40
  404712:	4299      	cmp	r1, r3
  404714:	d002      	beq.n	40471c <__sflush_r+0x80>
  404716:	4640      	mov	r0, r8
  404718:	f000 f96c 	bl	4049f4 <_free_r>
  40471c:	2000      	movs	r0, #0
  40471e:	6328      	str	r0, [r5, #48]	; 0x30
  404720:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404724:	692e      	ldr	r6, [r5, #16]
  404726:	b1ae      	cbz	r6, 404754 <__sflush_r+0xb8>
  404728:	682c      	ldr	r4, [r5, #0]
  40472a:	602e      	str	r6, [r5, #0]
  40472c:	0791      	lsls	r1, r2, #30
  40472e:	bf0c      	ite	eq
  404730:	696b      	ldreq	r3, [r5, #20]
  404732:	2300      	movne	r3, #0
  404734:	1ba4      	subs	r4, r4, r6
  404736:	60ab      	str	r3, [r5, #8]
  404738:	e00a      	b.n	404750 <__sflush_r+0xb4>
  40473a:	4623      	mov	r3, r4
  40473c:	4632      	mov	r2, r6
  40473e:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  404740:	69e9      	ldr	r1, [r5, #28]
  404742:	4640      	mov	r0, r8
  404744:	47b8      	blx	r7
  404746:	2800      	cmp	r0, #0
  404748:	eba4 0400 	sub.w	r4, r4, r0
  40474c:	4406      	add	r6, r0
  40474e:	dd04      	ble.n	40475a <__sflush_r+0xbe>
  404750:	2c00      	cmp	r4, #0
  404752:	dcf2      	bgt.n	40473a <__sflush_r+0x9e>
  404754:	2000      	movs	r0, #0
  404756:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40475a:	89ab      	ldrh	r3, [r5, #12]
  40475c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404760:	81ab      	strh	r3, [r5, #12]
  404762:	f04f 30ff 	mov.w	r0, #4294967295
  404766:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40476a:	f8d8 4000 	ldr.w	r4, [r8]
  40476e:	2c1d      	cmp	r4, #29
  404770:	d8f3      	bhi.n	40475a <__sflush_r+0xbe>
  404772:	4b19      	ldr	r3, [pc, #100]	; (4047d8 <__sflush_r+0x13c>)
  404774:	40e3      	lsrs	r3, r4
  404776:	43db      	mvns	r3, r3
  404778:	f013 0301 	ands.w	r3, r3, #1
  40477c:	d1ed      	bne.n	40475a <__sflush_r+0xbe>
  40477e:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  404782:	606b      	str	r3, [r5, #4]
  404784:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  404788:	6929      	ldr	r1, [r5, #16]
  40478a:	81ab      	strh	r3, [r5, #12]
  40478c:	04da      	lsls	r2, r3, #19
  40478e:	6029      	str	r1, [r5, #0]
  404790:	d5b9      	bpl.n	404706 <__sflush_r+0x6a>
  404792:	2c00      	cmp	r4, #0
  404794:	d1b7      	bne.n	404706 <__sflush_r+0x6a>
  404796:	6528      	str	r0, [r5, #80]	; 0x50
  404798:	e7b5      	b.n	404706 <__sflush_r+0x6a>
  40479a:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  40479c:	2a00      	cmp	r2, #0
  40479e:	dc8c      	bgt.n	4046ba <__sflush_r+0x1e>
  4047a0:	e7d8      	b.n	404754 <__sflush_r+0xb8>
  4047a2:	2301      	movs	r3, #1
  4047a4:	69e9      	ldr	r1, [r5, #28]
  4047a6:	4640      	mov	r0, r8
  4047a8:	47a0      	blx	r4
  4047aa:	1c43      	adds	r3, r0, #1
  4047ac:	4602      	mov	r2, r0
  4047ae:	d002      	beq.n	4047b6 <__sflush_r+0x11a>
  4047b0:	89ab      	ldrh	r3, [r5, #12]
  4047b2:	6aac      	ldr	r4, [r5, #40]	; 0x28
  4047b4:	e78e      	b.n	4046d4 <__sflush_r+0x38>
  4047b6:	f8d8 3000 	ldr.w	r3, [r8]
  4047ba:	2b00      	cmp	r3, #0
  4047bc:	d0f8      	beq.n	4047b0 <__sflush_r+0x114>
  4047be:	2b1d      	cmp	r3, #29
  4047c0:	d001      	beq.n	4047c6 <__sflush_r+0x12a>
  4047c2:	2b16      	cmp	r3, #22
  4047c4:	d102      	bne.n	4047cc <__sflush_r+0x130>
  4047c6:	f8c8 6000 	str.w	r6, [r8]
  4047ca:	e7c3      	b.n	404754 <__sflush_r+0xb8>
  4047cc:	89ab      	ldrh	r3, [r5, #12]
  4047ce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4047d2:	81ab      	strh	r3, [r5, #12]
  4047d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4047d8:	20400001 	.word	0x20400001

004047dc <_fflush_r>:
  4047dc:	b538      	push	{r3, r4, r5, lr}
  4047de:	460d      	mov	r5, r1
  4047e0:	4604      	mov	r4, r0
  4047e2:	b108      	cbz	r0, 4047e8 <_fflush_r+0xc>
  4047e4:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4047e6:	b1bb      	cbz	r3, 404818 <_fflush_r+0x3c>
  4047e8:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  4047ec:	b188      	cbz	r0, 404812 <_fflush_r+0x36>
  4047ee:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  4047f0:	07db      	lsls	r3, r3, #31
  4047f2:	d401      	bmi.n	4047f8 <_fflush_r+0x1c>
  4047f4:	0581      	lsls	r1, r0, #22
  4047f6:	d517      	bpl.n	404828 <_fflush_r+0x4c>
  4047f8:	4620      	mov	r0, r4
  4047fa:	4629      	mov	r1, r5
  4047fc:	f7ff ff4e 	bl	40469c <__sflush_r>
  404800:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  404802:	07da      	lsls	r2, r3, #31
  404804:	4604      	mov	r4, r0
  404806:	d402      	bmi.n	40480e <_fflush_r+0x32>
  404808:	89ab      	ldrh	r3, [r5, #12]
  40480a:	059b      	lsls	r3, r3, #22
  40480c:	d507      	bpl.n	40481e <_fflush_r+0x42>
  40480e:	4620      	mov	r0, r4
  404810:	bd38      	pop	{r3, r4, r5, pc}
  404812:	4604      	mov	r4, r0
  404814:	4620      	mov	r0, r4
  404816:	bd38      	pop	{r3, r4, r5, pc}
  404818:	f000 f84a 	bl	4048b0 <__sinit>
  40481c:	e7e4      	b.n	4047e8 <_fflush_r+0xc>
  40481e:	6da8      	ldr	r0, [r5, #88]	; 0x58
  404820:	f000 fbaa 	bl	404f78 <__retarget_lock_release_recursive>
  404824:	4620      	mov	r0, r4
  404826:	bd38      	pop	{r3, r4, r5, pc}
  404828:	6da8      	ldr	r0, [r5, #88]	; 0x58
  40482a:	f000 fba3 	bl	404f74 <__retarget_lock_acquire_recursive>
  40482e:	e7e3      	b.n	4047f8 <_fflush_r+0x1c>

00404830 <fflush>:
  404830:	b120      	cbz	r0, 40483c <fflush+0xc>
  404832:	4b05      	ldr	r3, [pc, #20]	; (404848 <fflush+0x18>)
  404834:	4601      	mov	r1, r0
  404836:	6818      	ldr	r0, [r3, #0]
  404838:	f7ff bfd0 	b.w	4047dc <_fflush_r>
  40483c:	4b03      	ldr	r3, [pc, #12]	; (40484c <fflush+0x1c>)
  40483e:	4904      	ldr	r1, [pc, #16]	; (404850 <fflush+0x20>)
  404840:	6818      	ldr	r0, [r3, #0]
  404842:	f000 bb5b 	b.w	404efc <_fwalk_reent>
  404846:	bf00      	nop
  404848:	20000034 	.word	0x20000034
  40484c:	00407c5c 	.word	0x00407c5c
  404850:	004047dd 	.word	0x004047dd

00404854 <_cleanup_r>:
  404854:	4901      	ldr	r1, [pc, #4]	; (40485c <_cleanup_r+0x8>)
  404856:	f000 bb51 	b.w	404efc <_fwalk_reent>
  40485a:	bf00      	nop
  40485c:	00406665 	.word	0x00406665

00404860 <std.isra.0>:
  404860:	b510      	push	{r4, lr}
  404862:	2300      	movs	r3, #0
  404864:	4604      	mov	r4, r0
  404866:	8181      	strh	r1, [r0, #12]
  404868:	81c2      	strh	r2, [r0, #14]
  40486a:	6003      	str	r3, [r0, #0]
  40486c:	6043      	str	r3, [r0, #4]
  40486e:	6083      	str	r3, [r0, #8]
  404870:	6643      	str	r3, [r0, #100]	; 0x64
  404872:	6103      	str	r3, [r0, #16]
  404874:	6143      	str	r3, [r0, #20]
  404876:	6183      	str	r3, [r0, #24]
  404878:	4619      	mov	r1, r3
  40487a:	2208      	movs	r2, #8
  40487c:	305c      	adds	r0, #92	; 0x5c
  40487e:	f7fd fa7f 	bl	401d80 <memset>
  404882:	4807      	ldr	r0, [pc, #28]	; (4048a0 <std.isra.0+0x40>)
  404884:	4907      	ldr	r1, [pc, #28]	; (4048a4 <std.isra.0+0x44>)
  404886:	4a08      	ldr	r2, [pc, #32]	; (4048a8 <std.isra.0+0x48>)
  404888:	4b08      	ldr	r3, [pc, #32]	; (4048ac <std.isra.0+0x4c>)
  40488a:	6220      	str	r0, [r4, #32]
  40488c:	61e4      	str	r4, [r4, #28]
  40488e:	6261      	str	r1, [r4, #36]	; 0x24
  404890:	62a2      	str	r2, [r4, #40]	; 0x28
  404892:	62e3      	str	r3, [r4, #44]	; 0x2c
  404894:	f104 0058 	add.w	r0, r4, #88	; 0x58
  404898:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40489c:	f000 bb66 	b.w	404f6c <__retarget_lock_init_recursive>
  4048a0:	00406351 	.word	0x00406351
  4048a4:	00406375 	.word	0x00406375
  4048a8:	004063b1 	.word	0x004063b1
  4048ac:	004063d1 	.word	0x004063d1

004048b0 <__sinit>:
  4048b0:	b510      	push	{r4, lr}
  4048b2:	4604      	mov	r4, r0
  4048b4:	4812      	ldr	r0, [pc, #72]	; (404900 <__sinit+0x50>)
  4048b6:	f000 fb5d 	bl	404f74 <__retarget_lock_acquire_recursive>
  4048ba:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  4048bc:	b9d2      	cbnz	r2, 4048f4 <__sinit+0x44>
  4048be:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  4048c2:	4810      	ldr	r0, [pc, #64]	; (404904 <__sinit+0x54>)
  4048c4:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  4048c8:	2103      	movs	r1, #3
  4048ca:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  4048ce:	63e0      	str	r0, [r4, #60]	; 0x3c
  4048d0:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  4048d4:	6860      	ldr	r0, [r4, #4]
  4048d6:	2104      	movs	r1, #4
  4048d8:	f7ff ffc2 	bl	404860 <std.isra.0>
  4048dc:	2201      	movs	r2, #1
  4048de:	2109      	movs	r1, #9
  4048e0:	68a0      	ldr	r0, [r4, #8]
  4048e2:	f7ff ffbd 	bl	404860 <std.isra.0>
  4048e6:	2202      	movs	r2, #2
  4048e8:	2112      	movs	r1, #18
  4048ea:	68e0      	ldr	r0, [r4, #12]
  4048ec:	f7ff ffb8 	bl	404860 <std.isra.0>
  4048f0:	2301      	movs	r3, #1
  4048f2:	63a3      	str	r3, [r4, #56]	; 0x38
  4048f4:	4802      	ldr	r0, [pc, #8]	; (404900 <__sinit+0x50>)
  4048f6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4048fa:	f000 bb3d 	b.w	404f78 <__retarget_lock_release_recursive>
  4048fe:	bf00      	nop
  404900:	20000e98 	.word	0x20000e98
  404904:	00404855 	.word	0x00404855

00404908 <__sfp_lock_acquire>:
  404908:	4801      	ldr	r0, [pc, #4]	; (404910 <__sfp_lock_acquire+0x8>)
  40490a:	f000 bb33 	b.w	404f74 <__retarget_lock_acquire_recursive>
  40490e:	bf00      	nop
  404910:	20000eac 	.word	0x20000eac

00404914 <__sfp_lock_release>:
  404914:	4801      	ldr	r0, [pc, #4]	; (40491c <__sfp_lock_release+0x8>)
  404916:	f000 bb2f 	b.w	404f78 <__retarget_lock_release_recursive>
  40491a:	bf00      	nop
  40491c:	20000eac 	.word	0x20000eac

00404920 <__libc_fini_array>:
  404920:	b538      	push	{r3, r4, r5, lr}
  404922:	4c0a      	ldr	r4, [pc, #40]	; (40494c <__libc_fini_array+0x2c>)
  404924:	4d0a      	ldr	r5, [pc, #40]	; (404950 <__libc_fini_array+0x30>)
  404926:	1b64      	subs	r4, r4, r5
  404928:	10a4      	asrs	r4, r4, #2
  40492a:	d00a      	beq.n	404942 <__libc_fini_array+0x22>
  40492c:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  404930:	3b01      	subs	r3, #1
  404932:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  404936:	3c01      	subs	r4, #1
  404938:	f855 3904 	ldr.w	r3, [r5], #-4
  40493c:	4798      	blx	r3
  40493e:	2c00      	cmp	r4, #0
  404940:	d1f9      	bne.n	404936 <__libc_fini_array+0x16>
  404942:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  404946:	f003 bad9 	b.w	407efc <_fini>
  40494a:	bf00      	nop
  40494c:	00407f0c 	.word	0x00407f0c
  404950:	00407f08 	.word	0x00407f08

00404954 <_malloc_trim_r>:
  404954:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  404956:	4f24      	ldr	r7, [pc, #144]	; (4049e8 <_malloc_trim_r+0x94>)
  404958:	460c      	mov	r4, r1
  40495a:	4606      	mov	r6, r0
  40495c:	f000 ffa6 	bl	4058ac <__malloc_lock>
  404960:	68bb      	ldr	r3, [r7, #8]
  404962:	685d      	ldr	r5, [r3, #4]
  404964:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  404968:	310f      	adds	r1, #15
  40496a:	f025 0503 	bic.w	r5, r5, #3
  40496e:	4429      	add	r1, r5
  404970:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  404974:	f021 010f 	bic.w	r1, r1, #15
  404978:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  40497c:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  404980:	db07      	blt.n	404992 <_malloc_trim_r+0x3e>
  404982:	2100      	movs	r1, #0
  404984:	4630      	mov	r0, r6
  404986:	f001 fcd1 	bl	40632c <_sbrk_r>
  40498a:	68bb      	ldr	r3, [r7, #8]
  40498c:	442b      	add	r3, r5
  40498e:	4298      	cmp	r0, r3
  404990:	d004      	beq.n	40499c <_malloc_trim_r+0x48>
  404992:	4630      	mov	r0, r6
  404994:	f000 ff90 	bl	4058b8 <__malloc_unlock>
  404998:	2000      	movs	r0, #0
  40499a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40499c:	4261      	negs	r1, r4
  40499e:	4630      	mov	r0, r6
  4049a0:	f001 fcc4 	bl	40632c <_sbrk_r>
  4049a4:	3001      	adds	r0, #1
  4049a6:	d00d      	beq.n	4049c4 <_malloc_trim_r+0x70>
  4049a8:	4b10      	ldr	r3, [pc, #64]	; (4049ec <_malloc_trim_r+0x98>)
  4049aa:	68ba      	ldr	r2, [r7, #8]
  4049ac:	6819      	ldr	r1, [r3, #0]
  4049ae:	1b2d      	subs	r5, r5, r4
  4049b0:	f045 0501 	orr.w	r5, r5, #1
  4049b4:	4630      	mov	r0, r6
  4049b6:	1b09      	subs	r1, r1, r4
  4049b8:	6055      	str	r5, [r2, #4]
  4049ba:	6019      	str	r1, [r3, #0]
  4049bc:	f000 ff7c 	bl	4058b8 <__malloc_unlock>
  4049c0:	2001      	movs	r0, #1
  4049c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4049c4:	2100      	movs	r1, #0
  4049c6:	4630      	mov	r0, r6
  4049c8:	f001 fcb0 	bl	40632c <_sbrk_r>
  4049cc:	68ba      	ldr	r2, [r7, #8]
  4049ce:	1a83      	subs	r3, r0, r2
  4049d0:	2b0f      	cmp	r3, #15
  4049d2:	ddde      	ble.n	404992 <_malloc_trim_r+0x3e>
  4049d4:	4c06      	ldr	r4, [pc, #24]	; (4049f0 <_malloc_trim_r+0x9c>)
  4049d6:	4905      	ldr	r1, [pc, #20]	; (4049ec <_malloc_trim_r+0x98>)
  4049d8:	6824      	ldr	r4, [r4, #0]
  4049da:	f043 0301 	orr.w	r3, r3, #1
  4049de:	1b00      	subs	r0, r0, r4
  4049e0:	6053      	str	r3, [r2, #4]
  4049e2:	6008      	str	r0, [r1, #0]
  4049e4:	e7d5      	b.n	404992 <_malloc_trim_r+0x3e>
  4049e6:	bf00      	nop
  4049e8:	200005d0 	.word	0x200005d0
  4049ec:	20000e38 	.word	0x20000e38
  4049f0:	200009d8 	.word	0x200009d8

004049f4 <_free_r>:
  4049f4:	2900      	cmp	r1, #0
  4049f6:	d044      	beq.n	404a82 <_free_r+0x8e>
  4049f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4049fc:	460d      	mov	r5, r1
  4049fe:	4680      	mov	r8, r0
  404a00:	f000 ff54 	bl	4058ac <__malloc_lock>
  404a04:	f855 7c04 	ldr.w	r7, [r5, #-4]
  404a08:	4969      	ldr	r1, [pc, #420]	; (404bb0 <_free_r+0x1bc>)
  404a0a:	f027 0301 	bic.w	r3, r7, #1
  404a0e:	f1a5 0408 	sub.w	r4, r5, #8
  404a12:	18e2      	adds	r2, r4, r3
  404a14:	688e      	ldr	r6, [r1, #8]
  404a16:	6850      	ldr	r0, [r2, #4]
  404a18:	42b2      	cmp	r2, r6
  404a1a:	f020 0003 	bic.w	r0, r0, #3
  404a1e:	d05e      	beq.n	404ade <_free_r+0xea>
  404a20:	07fe      	lsls	r6, r7, #31
  404a22:	6050      	str	r0, [r2, #4]
  404a24:	d40b      	bmi.n	404a3e <_free_r+0x4a>
  404a26:	f855 7c08 	ldr.w	r7, [r5, #-8]
  404a2a:	1be4      	subs	r4, r4, r7
  404a2c:	f101 0e08 	add.w	lr, r1, #8
  404a30:	68a5      	ldr	r5, [r4, #8]
  404a32:	4575      	cmp	r5, lr
  404a34:	443b      	add	r3, r7
  404a36:	d06d      	beq.n	404b14 <_free_r+0x120>
  404a38:	68e7      	ldr	r7, [r4, #12]
  404a3a:	60ef      	str	r7, [r5, #12]
  404a3c:	60bd      	str	r5, [r7, #8]
  404a3e:	1815      	adds	r5, r2, r0
  404a40:	686d      	ldr	r5, [r5, #4]
  404a42:	07ed      	lsls	r5, r5, #31
  404a44:	d53e      	bpl.n	404ac4 <_free_r+0xd0>
  404a46:	f043 0201 	orr.w	r2, r3, #1
  404a4a:	6062      	str	r2, [r4, #4]
  404a4c:	50e3      	str	r3, [r4, r3]
  404a4e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  404a52:	d217      	bcs.n	404a84 <_free_r+0x90>
  404a54:	08db      	lsrs	r3, r3, #3
  404a56:	1c58      	adds	r0, r3, #1
  404a58:	109a      	asrs	r2, r3, #2
  404a5a:	684d      	ldr	r5, [r1, #4]
  404a5c:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  404a60:	60a7      	str	r7, [r4, #8]
  404a62:	2301      	movs	r3, #1
  404a64:	4093      	lsls	r3, r2
  404a66:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  404a6a:	432b      	orrs	r3, r5
  404a6c:	3a08      	subs	r2, #8
  404a6e:	60e2      	str	r2, [r4, #12]
  404a70:	604b      	str	r3, [r1, #4]
  404a72:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  404a76:	60fc      	str	r4, [r7, #12]
  404a78:	4640      	mov	r0, r8
  404a7a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  404a7e:	f000 bf1b 	b.w	4058b8 <__malloc_unlock>
  404a82:	4770      	bx	lr
  404a84:	0a5a      	lsrs	r2, r3, #9
  404a86:	2a04      	cmp	r2, #4
  404a88:	d852      	bhi.n	404b30 <_free_r+0x13c>
  404a8a:	099a      	lsrs	r2, r3, #6
  404a8c:	f102 0739 	add.w	r7, r2, #57	; 0x39
  404a90:	00ff      	lsls	r7, r7, #3
  404a92:	f102 0538 	add.w	r5, r2, #56	; 0x38
  404a96:	19c8      	adds	r0, r1, r7
  404a98:	59ca      	ldr	r2, [r1, r7]
  404a9a:	3808      	subs	r0, #8
  404a9c:	4290      	cmp	r0, r2
  404a9e:	d04f      	beq.n	404b40 <_free_r+0x14c>
  404aa0:	6851      	ldr	r1, [r2, #4]
  404aa2:	f021 0103 	bic.w	r1, r1, #3
  404aa6:	428b      	cmp	r3, r1
  404aa8:	d232      	bcs.n	404b10 <_free_r+0x11c>
  404aaa:	6892      	ldr	r2, [r2, #8]
  404aac:	4290      	cmp	r0, r2
  404aae:	d1f7      	bne.n	404aa0 <_free_r+0xac>
  404ab0:	68c3      	ldr	r3, [r0, #12]
  404ab2:	60a0      	str	r0, [r4, #8]
  404ab4:	60e3      	str	r3, [r4, #12]
  404ab6:	609c      	str	r4, [r3, #8]
  404ab8:	60c4      	str	r4, [r0, #12]
  404aba:	4640      	mov	r0, r8
  404abc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  404ac0:	f000 befa 	b.w	4058b8 <__malloc_unlock>
  404ac4:	6895      	ldr	r5, [r2, #8]
  404ac6:	4f3b      	ldr	r7, [pc, #236]	; (404bb4 <_free_r+0x1c0>)
  404ac8:	42bd      	cmp	r5, r7
  404aca:	4403      	add	r3, r0
  404acc:	d040      	beq.n	404b50 <_free_r+0x15c>
  404ace:	68d0      	ldr	r0, [r2, #12]
  404ad0:	60e8      	str	r0, [r5, #12]
  404ad2:	f043 0201 	orr.w	r2, r3, #1
  404ad6:	6085      	str	r5, [r0, #8]
  404ad8:	6062      	str	r2, [r4, #4]
  404ada:	50e3      	str	r3, [r4, r3]
  404adc:	e7b7      	b.n	404a4e <_free_r+0x5a>
  404ade:	07ff      	lsls	r7, r7, #31
  404ae0:	4403      	add	r3, r0
  404ae2:	d407      	bmi.n	404af4 <_free_r+0x100>
  404ae4:	f855 2c08 	ldr.w	r2, [r5, #-8]
  404ae8:	1aa4      	subs	r4, r4, r2
  404aea:	4413      	add	r3, r2
  404aec:	68a0      	ldr	r0, [r4, #8]
  404aee:	68e2      	ldr	r2, [r4, #12]
  404af0:	60c2      	str	r2, [r0, #12]
  404af2:	6090      	str	r0, [r2, #8]
  404af4:	4a30      	ldr	r2, [pc, #192]	; (404bb8 <_free_r+0x1c4>)
  404af6:	6812      	ldr	r2, [r2, #0]
  404af8:	f043 0001 	orr.w	r0, r3, #1
  404afc:	4293      	cmp	r3, r2
  404afe:	6060      	str	r0, [r4, #4]
  404b00:	608c      	str	r4, [r1, #8]
  404b02:	d3b9      	bcc.n	404a78 <_free_r+0x84>
  404b04:	4b2d      	ldr	r3, [pc, #180]	; (404bbc <_free_r+0x1c8>)
  404b06:	4640      	mov	r0, r8
  404b08:	6819      	ldr	r1, [r3, #0]
  404b0a:	f7ff ff23 	bl	404954 <_malloc_trim_r>
  404b0e:	e7b3      	b.n	404a78 <_free_r+0x84>
  404b10:	4610      	mov	r0, r2
  404b12:	e7cd      	b.n	404ab0 <_free_r+0xbc>
  404b14:	1811      	adds	r1, r2, r0
  404b16:	6849      	ldr	r1, [r1, #4]
  404b18:	07c9      	lsls	r1, r1, #31
  404b1a:	d444      	bmi.n	404ba6 <_free_r+0x1b2>
  404b1c:	6891      	ldr	r1, [r2, #8]
  404b1e:	68d2      	ldr	r2, [r2, #12]
  404b20:	60ca      	str	r2, [r1, #12]
  404b22:	4403      	add	r3, r0
  404b24:	f043 0001 	orr.w	r0, r3, #1
  404b28:	6091      	str	r1, [r2, #8]
  404b2a:	6060      	str	r0, [r4, #4]
  404b2c:	50e3      	str	r3, [r4, r3]
  404b2e:	e7a3      	b.n	404a78 <_free_r+0x84>
  404b30:	2a14      	cmp	r2, #20
  404b32:	d816      	bhi.n	404b62 <_free_r+0x16e>
  404b34:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  404b38:	00ff      	lsls	r7, r7, #3
  404b3a:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  404b3e:	e7aa      	b.n	404a96 <_free_r+0xa2>
  404b40:	10aa      	asrs	r2, r5, #2
  404b42:	2301      	movs	r3, #1
  404b44:	684d      	ldr	r5, [r1, #4]
  404b46:	4093      	lsls	r3, r2
  404b48:	432b      	orrs	r3, r5
  404b4a:	604b      	str	r3, [r1, #4]
  404b4c:	4603      	mov	r3, r0
  404b4e:	e7b0      	b.n	404ab2 <_free_r+0xbe>
  404b50:	f043 0201 	orr.w	r2, r3, #1
  404b54:	614c      	str	r4, [r1, #20]
  404b56:	610c      	str	r4, [r1, #16]
  404b58:	60e5      	str	r5, [r4, #12]
  404b5a:	60a5      	str	r5, [r4, #8]
  404b5c:	6062      	str	r2, [r4, #4]
  404b5e:	50e3      	str	r3, [r4, r3]
  404b60:	e78a      	b.n	404a78 <_free_r+0x84>
  404b62:	2a54      	cmp	r2, #84	; 0x54
  404b64:	d806      	bhi.n	404b74 <_free_r+0x180>
  404b66:	0b1a      	lsrs	r2, r3, #12
  404b68:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  404b6c:	00ff      	lsls	r7, r7, #3
  404b6e:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  404b72:	e790      	b.n	404a96 <_free_r+0xa2>
  404b74:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  404b78:	d806      	bhi.n	404b88 <_free_r+0x194>
  404b7a:	0bda      	lsrs	r2, r3, #15
  404b7c:	f102 0778 	add.w	r7, r2, #120	; 0x78
  404b80:	00ff      	lsls	r7, r7, #3
  404b82:	f102 0577 	add.w	r5, r2, #119	; 0x77
  404b86:	e786      	b.n	404a96 <_free_r+0xa2>
  404b88:	f240 5054 	movw	r0, #1364	; 0x554
  404b8c:	4282      	cmp	r2, r0
  404b8e:	d806      	bhi.n	404b9e <_free_r+0x1aa>
  404b90:	0c9a      	lsrs	r2, r3, #18
  404b92:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  404b96:	00ff      	lsls	r7, r7, #3
  404b98:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  404b9c:	e77b      	b.n	404a96 <_free_r+0xa2>
  404b9e:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  404ba2:	257e      	movs	r5, #126	; 0x7e
  404ba4:	e777      	b.n	404a96 <_free_r+0xa2>
  404ba6:	f043 0101 	orr.w	r1, r3, #1
  404baa:	6061      	str	r1, [r4, #4]
  404bac:	6013      	str	r3, [r2, #0]
  404bae:	e763      	b.n	404a78 <_free_r+0x84>
  404bb0:	200005d0 	.word	0x200005d0
  404bb4:	200005d8 	.word	0x200005d8
  404bb8:	200009dc 	.word	0x200009dc
  404bbc:	20000e68 	.word	0x20000e68

00404bc0 <__sfvwrite_r>:
  404bc0:	6893      	ldr	r3, [r2, #8]
  404bc2:	2b00      	cmp	r3, #0
  404bc4:	d073      	beq.n	404cae <__sfvwrite_r+0xee>
  404bc6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404bca:	898b      	ldrh	r3, [r1, #12]
  404bcc:	b083      	sub	sp, #12
  404bce:	460c      	mov	r4, r1
  404bd0:	0719      	lsls	r1, r3, #28
  404bd2:	9000      	str	r0, [sp, #0]
  404bd4:	4616      	mov	r6, r2
  404bd6:	d526      	bpl.n	404c26 <__sfvwrite_r+0x66>
  404bd8:	6922      	ldr	r2, [r4, #16]
  404bda:	b322      	cbz	r2, 404c26 <__sfvwrite_r+0x66>
  404bdc:	f013 0002 	ands.w	r0, r3, #2
  404be0:	6835      	ldr	r5, [r6, #0]
  404be2:	d02c      	beq.n	404c3e <__sfvwrite_r+0x7e>
  404be4:	f04f 0900 	mov.w	r9, #0
  404be8:	4fb0      	ldr	r7, [pc, #704]	; (404eac <__sfvwrite_r+0x2ec>)
  404bea:	46c8      	mov	r8, r9
  404bec:	46b2      	mov	sl, r6
  404bee:	45b8      	cmp	r8, r7
  404bf0:	4643      	mov	r3, r8
  404bf2:	464a      	mov	r2, r9
  404bf4:	bf28      	it	cs
  404bf6:	463b      	movcs	r3, r7
  404bf8:	9800      	ldr	r0, [sp, #0]
  404bfa:	f1b8 0f00 	cmp.w	r8, #0
  404bfe:	d050      	beq.n	404ca2 <__sfvwrite_r+0xe2>
  404c00:	69e1      	ldr	r1, [r4, #28]
  404c02:	6a66      	ldr	r6, [r4, #36]	; 0x24
  404c04:	47b0      	blx	r6
  404c06:	2800      	cmp	r0, #0
  404c08:	dd58      	ble.n	404cbc <__sfvwrite_r+0xfc>
  404c0a:	f8da 3008 	ldr.w	r3, [sl, #8]
  404c0e:	1a1b      	subs	r3, r3, r0
  404c10:	4481      	add	r9, r0
  404c12:	eba8 0800 	sub.w	r8, r8, r0
  404c16:	f8ca 3008 	str.w	r3, [sl, #8]
  404c1a:	2b00      	cmp	r3, #0
  404c1c:	d1e7      	bne.n	404bee <__sfvwrite_r+0x2e>
  404c1e:	2000      	movs	r0, #0
  404c20:	b003      	add	sp, #12
  404c22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404c26:	4621      	mov	r1, r4
  404c28:	9800      	ldr	r0, [sp, #0]
  404c2a:	f7fe fd05 	bl	403638 <__swsetup_r>
  404c2e:	2800      	cmp	r0, #0
  404c30:	f040 8133 	bne.w	404e9a <__sfvwrite_r+0x2da>
  404c34:	89a3      	ldrh	r3, [r4, #12]
  404c36:	6835      	ldr	r5, [r6, #0]
  404c38:	f013 0002 	ands.w	r0, r3, #2
  404c3c:	d1d2      	bne.n	404be4 <__sfvwrite_r+0x24>
  404c3e:	f013 0901 	ands.w	r9, r3, #1
  404c42:	d145      	bne.n	404cd0 <__sfvwrite_r+0x110>
  404c44:	464f      	mov	r7, r9
  404c46:	9601      	str	r6, [sp, #4]
  404c48:	b337      	cbz	r7, 404c98 <__sfvwrite_r+0xd8>
  404c4a:	059a      	lsls	r2, r3, #22
  404c4c:	f8d4 8008 	ldr.w	r8, [r4, #8]
  404c50:	f140 8083 	bpl.w	404d5a <__sfvwrite_r+0x19a>
  404c54:	4547      	cmp	r7, r8
  404c56:	46c3      	mov	fp, r8
  404c58:	f0c0 80ab 	bcc.w	404db2 <__sfvwrite_r+0x1f2>
  404c5c:	f413 6f90 	tst.w	r3, #1152	; 0x480
  404c60:	f040 80ac 	bne.w	404dbc <__sfvwrite_r+0x1fc>
  404c64:	6820      	ldr	r0, [r4, #0]
  404c66:	46ba      	mov	sl, r7
  404c68:	465a      	mov	r2, fp
  404c6a:	4649      	mov	r1, r9
  404c6c:	f000 fdba 	bl	4057e4 <memmove>
  404c70:	68a2      	ldr	r2, [r4, #8]
  404c72:	6823      	ldr	r3, [r4, #0]
  404c74:	eba2 0208 	sub.w	r2, r2, r8
  404c78:	445b      	add	r3, fp
  404c7a:	60a2      	str	r2, [r4, #8]
  404c7c:	6023      	str	r3, [r4, #0]
  404c7e:	9a01      	ldr	r2, [sp, #4]
  404c80:	6893      	ldr	r3, [r2, #8]
  404c82:	eba3 030a 	sub.w	r3, r3, sl
  404c86:	44d1      	add	r9, sl
  404c88:	eba7 070a 	sub.w	r7, r7, sl
  404c8c:	6093      	str	r3, [r2, #8]
  404c8e:	2b00      	cmp	r3, #0
  404c90:	d0c5      	beq.n	404c1e <__sfvwrite_r+0x5e>
  404c92:	89a3      	ldrh	r3, [r4, #12]
  404c94:	2f00      	cmp	r7, #0
  404c96:	d1d8      	bne.n	404c4a <__sfvwrite_r+0x8a>
  404c98:	f8d5 9000 	ldr.w	r9, [r5]
  404c9c:	686f      	ldr	r7, [r5, #4]
  404c9e:	3508      	adds	r5, #8
  404ca0:	e7d2      	b.n	404c48 <__sfvwrite_r+0x88>
  404ca2:	f8d5 9000 	ldr.w	r9, [r5]
  404ca6:	f8d5 8004 	ldr.w	r8, [r5, #4]
  404caa:	3508      	adds	r5, #8
  404cac:	e79f      	b.n	404bee <__sfvwrite_r+0x2e>
  404cae:	2000      	movs	r0, #0
  404cb0:	4770      	bx	lr
  404cb2:	4621      	mov	r1, r4
  404cb4:	9800      	ldr	r0, [sp, #0]
  404cb6:	f7ff fd91 	bl	4047dc <_fflush_r>
  404cba:	b370      	cbz	r0, 404d1a <__sfvwrite_r+0x15a>
  404cbc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404cc0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404cc4:	f04f 30ff 	mov.w	r0, #4294967295
  404cc8:	81a3      	strh	r3, [r4, #12]
  404cca:	b003      	add	sp, #12
  404ccc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404cd0:	4681      	mov	r9, r0
  404cd2:	4633      	mov	r3, r6
  404cd4:	464e      	mov	r6, r9
  404cd6:	46a8      	mov	r8, r5
  404cd8:	469a      	mov	sl, r3
  404cda:	464d      	mov	r5, r9
  404cdc:	b34e      	cbz	r6, 404d32 <__sfvwrite_r+0x172>
  404cde:	b380      	cbz	r0, 404d42 <__sfvwrite_r+0x182>
  404ce0:	6820      	ldr	r0, [r4, #0]
  404ce2:	6923      	ldr	r3, [r4, #16]
  404ce4:	6962      	ldr	r2, [r4, #20]
  404ce6:	45b1      	cmp	r9, r6
  404ce8:	46cb      	mov	fp, r9
  404cea:	bf28      	it	cs
  404cec:	46b3      	movcs	fp, r6
  404cee:	4298      	cmp	r0, r3
  404cf0:	465f      	mov	r7, fp
  404cf2:	d904      	bls.n	404cfe <__sfvwrite_r+0x13e>
  404cf4:	68a3      	ldr	r3, [r4, #8]
  404cf6:	4413      	add	r3, r2
  404cf8:	459b      	cmp	fp, r3
  404cfa:	f300 80a6 	bgt.w	404e4a <__sfvwrite_r+0x28a>
  404cfe:	4593      	cmp	fp, r2
  404d00:	db4b      	blt.n	404d9a <__sfvwrite_r+0x1da>
  404d02:	4613      	mov	r3, r2
  404d04:	6a67      	ldr	r7, [r4, #36]	; 0x24
  404d06:	69e1      	ldr	r1, [r4, #28]
  404d08:	9800      	ldr	r0, [sp, #0]
  404d0a:	462a      	mov	r2, r5
  404d0c:	47b8      	blx	r7
  404d0e:	1e07      	subs	r7, r0, #0
  404d10:	ddd4      	ble.n	404cbc <__sfvwrite_r+0xfc>
  404d12:	ebb9 0907 	subs.w	r9, r9, r7
  404d16:	d0cc      	beq.n	404cb2 <__sfvwrite_r+0xf2>
  404d18:	2001      	movs	r0, #1
  404d1a:	f8da 3008 	ldr.w	r3, [sl, #8]
  404d1e:	1bdb      	subs	r3, r3, r7
  404d20:	443d      	add	r5, r7
  404d22:	1bf6      	subs	r6, r6, r7
  404d24:	f8ca 3008 	str.w	r3, [sl, #8]
  404d28:	2b00      	cmp	r3, #0
  404d2a:	f43f af78 	beq.w	404c1e <__sfvwrite_r+0x5e>
  404d2e:	2e00      	cmp	r6, #0
  404d30:	d1d5      	bne.n	404cde <__sfvwrite_r+0x11e>
  404d32:	f108 0308 	add.w	r3, r8, #8
  404d36:	e913 0060 	ldmdb	r3, {r5, r6}
  404d3a:	4698      	mov	r8, r3
  404d3c:	3308      	adds	r3, #8
  404d3e:	2e00      	cmp	r6, #0
  404d40:	d0f9      	beq.n	404d36 <__sfvwrite_r+0x176>
  404d42:	4632      	mov	r2, r6
  404d44:	210a      	movs	r1, #10
  404d46:	4628      	mov	r0, r5
  404d48:	f000 fc62 	bl	405610 <memchr>
  404d4c:	2800      	cmp	r0, #0
  404d4e:	f000 80a1 	beq.w	404e94 <__sfvwrite_r+0x2d4>
  404d52:	3001      	adds	r0, #1
  404d54:	eba0 0905 	sub.w	r9, r0, r5
  404d58:	e7c2      	b.n	404ce0 <__sfvwrite_r+0x120>
  404d5a:	6820      	ldr	r0, [r4, #0]
  404d5c:	6923      	ldr	r3, [r4, #16]
  404d5e:	4298      	cmp	r0, r3
  404d60:	d802      	bhi.n	404d68 <__sfvwrite_r+0x1a8>
  404d62:	6963      	ldr	r3, [r4, #20]
  404d64:	429f      	cmp	r7, r3
  404d66:	d25d      	bcs.n	404e24 <__sfvwrite_r+0x264>
  404d68:	45b8      	cmp	r8, r7
  404d6a:	bf28      	it	cs
  404d6c:	46b8      	movcs	r8, r7
  404d6e:	4642      	mov	r2, r8
  404d70:	4649      	mov	r1, r9
  404d72:	f000 fd37 	bl	4057e4 <memmove>
  404d76:	68a3      	ldr	r3, [r4, #8]
  404d78:	6822      	ldr	r2, [r4, #0]
  404d7a:	eba3 0308 	sub.w	r3, r3, r8
  404d7e:	4442      	add	r2, r8
  404d80:	60a3      	str	r3, [r4, #8]
  404d82:	6022      	str	r2, [r4, #0]
  404d84:	b10b      	cbz	r3, 404d8a <__sfvwrite_r+0x1ca>
  404d86:	46c2      	mov	sl, r8
  404d88:	e779      	b.n	404c7e <__sfvwrite_r+0xbe>
  404d8a:	4621      	mov	r1, r4
  404d8c:	9800      	ldr	r0, [sp, #0]
  404d8e:	f7ff fd25 	bl	4047dc <_fflush_r>
  404d92:	2800      	cmp	r0, #0
  404d94:	d192      	bne.n	404cbc <__sfvwrite_r+0xfc>
  404d96:	46c2      	mov	sl, r8
  404d98:	e771      	b.n	404c7e <__sfvwrite_r+0xbe>
  404d9a:	465a      	mov	r2, fp
  404d9c:	4629      	mov	r1, r5
  404d9e:	f000 fd21 	bl	4057e4 <memmove>
  404da2:	68a2      	ldr	r2, [r4, #8]
  404da4:	6823      	ldr	r3, [r4, #0]
  404da6:	eba2 020b 	sub.w	r2, r2, fp
  404daa:	445b      	add	r3, fp
  404dac:	60a2      	str	r2, [r4, #8]
  404dae:	6023      	str	r3, [r4, #0]
  404db0:	e7af      	b.n	404d12 <__sfvwrite_r+0x152>
  404db2:	6820      	ldr	r0, [r4, #0]
  404db4:	46b8      	mov	r8, r7
  404db6:	46ba      	mov	sl, r7
  404db8:	46bb      	mov	fp, r7
  404dba:	e755      	b.n	404c68 <__sfvwrite_r+0xa8>
  404dbc:	6962      	ldr	r2, [r4, #20]
  404dbe:	6820      	ldr	r0, [r4, #0]
  404dc0:	6921      	ldr	r1, [r4, #16]
  404dc2:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  404dc6:	eba0 0a01 	sub.w	sl, r0, r1
  404dca:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  404dce:	f10a 0001 	add.w	r0, sl, #1
  404dd2:	ea4f 0868 	mov.w	r8, r8, asr #1
  404dd6:	4438      	add	r0, r7
  404dd8:	4540      	cmp	r0, r8
  404dda:	4642      	mov	r2, r8
  404ddc:	bf84      	itt	hi
  404dde:	4680      	movhi	r8, r0
  404de0:	4642      	movhi	r2, r8
  404de2:	055b      	lsls	r3, r3, #21
  404de4:	d544      	bpl.n	404e70 <__sfvwrite_r+0x2b0>
  404de6:	4611      	mov	r1, r2
  404de8:	9800      	ldr	r0, [sp, #0]
  404dea:	f000 f947 	bl	40507c <_malloc_r>
  404dee:	4683      	mov	fp, r0
  404df0:	2800      	cmp	r0, #0
  404df2:	d055      	beq.n	404ea0 <__sfvwrite_r+0x2e0>
  404df4:	4652      	mov	r2, sl
  404df6:	6921      	ldr	r1, [r4, #16]
  404df8:	f000 fc5a 	bl	4056b0 <memcpy>
  404dfc:	89a3      	ldrh	r3, [r4, #12]
  404dfe:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  404e02:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  404e06:	81a3      	strh	r3, [r4, #12]
  404e08:	eb0b 000a 	add.w	r0, fp, sl
  404e0c:	eba8 030a 	sub.w	r3, r8, sl
  404e10:	f8c4 b010 	str.w	fp, [r4, #16]
  404e14:	f8c4 8014 	str.w	r8, [r4, #20]
  404e18:	6020      	str	r0, [r4, #0]
  404e1a:	60a3      	str	r3, [r4, #8]
  404e1c:	46b8      	mov	r8, r7
  404e1e:	46ba      	mov	sl, r7
  404e20:	46bb      	mov	fp, r7
  404e22:	e721      	b.n	404c68 <__sfvwrite_r+0xa8>
  404e24:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  404e28:	42b9      	cmp	r1, r7
  404e2a:	bf28      	it	cs
  404e2c:	4639      	movcs	r1, r7
  404e2e:	464a      	mov	r2, r9
  404e30:	fb91 f1f3 	sdiv	r1, r1, r3
  404e34:	9800      	ldr	r0, [sp, #0]
  404e36:	6a66      	ldr	r6, [r4, #36]	; 0x24
  404e38:	fb03 f301 	mul.w	r3, r3, r1
  404e3c:	69e1      	ldr	r1, [r4, #28]
  404e3e:	47b0      	blx	r6
  404e40:	f1b0 0a00 	subs.w	sl, r0, #0
  404e44:	f73f af1b 	bgt.w	404c7e <__sfvwrite_r+0xbe>
  404e48:	e738      	b.n	404cbc <__sfvwrite_r+0xfc>
  404e4a:	461a      	mov	r2, r3
  404e4c:	4629      	mov	r1, r5
  404e4e:	9301      	str	r3, [sp, #4]
  404e50:	f000 fcc8 	bl	4057e4 <memmove>
  404e54:	6822      	ldr	r2, [r4, #0]
  404e56:	9b01      	ldr	r3, [sp, #4]
  404e58:	9800      	ldr	r0, [sp, #0]
  404e5a:	441a      	add	r2, r3
  404e5c:	6022      	str	r2, [r4, #0]
  404e5e:	4621      	mov	r1, r4
  404e60:	f7ff fcbc 	bl	4047dc <_fflush_r>
  404e64:	9b01      	ldr	r3, [sp, #4]
  404e66:	2800      	cmp	r0, #0
  404e68:	f47f af28 	bne.w	404cbc <__sfvwrite_r+0xfc>
  404e6c:	461f      	mov	r7, r3
  404e6e:	e750      	b.n	404d12 <__sfvwrite_r+0x152>
  404e70:	9800      	ldr	r0, [sp, #0]
  404e72:	f001 f821 	bl	405eb8 <_realloc_r>
  404e76:	4683      	mov	fp, r0
  404e78:	2800      	cmp	r0, #0
  404e7a:	d1c5      	bne.n	404e08 <__sfvwrite_r+0x248>
  404e7c:	9d00      	ldr	r5, [sp, #0]
  404e7e:	6921      	ldr	r1, [r4, #16]
  404e80:	4628      	mov	r0, r5
  404e82:	f7ff fdb7 	bl	4049f4 <_free_r>
  404e86:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404e8a:	220c      	movs	r2, #12
  404e8c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  404e90:	602a      	str	r2, [r5, #0]
  404e92:	e715      	b.n	404cc0 <__sfvwrite_r+0x100>
  404e94:	f106 0901 	add.w	r9, r6, #1
  404e98:	e722      	b.n	404ce0 <__sfvwrite_r+0x120>
  404e9a:	f04f 30ff 	mov.w	r0, #4294967295
  404e9e:	e6bf      	b.n	404c20 <__sfvwrite_r+0x60>
  404ea0:	9a00      	ldr	r2, [sp, #0]
  404ea2:	230c      	movs	r3, #12
  404ea4:	6013      	str	r3, [r2, #0]
  404ea6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404eaa:	e709      	b.n	404cc0 <__sfvwrite_r+0x100>
  404eac:	7ffffc00 	.word	0x7ffffc00

00404eb0 <_fwalk>:
  404eb0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404eb4:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  404eb8:	d01b      	beq.n	404ef2 <_fwalk+0x42>
  404eba:	4688      	mov	r8, r1
  404ebc:	2600      	movs	r6, #0
  404ebe:	687d      	ldr	r5, [r7, #4]
  404ec0:	68bc      	ldr	r4, [r7, #8]
  404ec2:	3d01      	subs	r5, #1
  404ec4:	d40f      	bmi.n	404ee6 <_fwalk+0x36>
  404ec6:	89a3      	ldrh	r3, [r4, #12]
  404ec8:	2b01      	cmp	r3, #1
  404eca:	f105 35ff 	add.w	r5, r5, #4294967295
  404ece:	d906      	bls.n	404ede <_fwalk+0x2e>
  404ed0:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  404ed4:	3301      	adds	r3, #1
  404ed6:	4620      	mov	r0, r4
  404ed8:	d001      	beq.n	404ede <_fwalk+0x2e>
  404eda:	47c0      	blx	r8
  404edc:	4306      	orrs	r6, r0
  404ede:	1c6b      	adds	r3, r5, #1
  404ee0:	f104 0468 	add.w	r4, r4, #104	; 0x68
  404ee4:	d1ef      	bne.n	404ec6 <_fwalk+0x16>
  404ee6:	683f      	ldr	r7, [r7, #0]
  404ee8:	2f00      	cmp	r7, #0
  404eea:	d1e8      	bne.n	404ebe <_fwalk+0xe>
  404eec:	4630      	mov	r0, r6
  404eee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404ef2:	463e      	mov	r6, r7
  404ef4:	4630      	mov	r0, r6
  404ef6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404efa:	bf00      	nop

00404efc <_fwalk_reent>:
  404efc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  404f00:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  404f04:	d01f      	beq.n	404f46 <_fwalk_reent+0x4a>
  404f06:	4688      	mov	r8, r1
  404f08:	4606      	mov	r6, r0
  404f0a:	f04f 0900 	mov.w	r9, #0
  404f0e:	687d      	ldr	r5, [r7, #4]
  404f10:	68bc      	ldr	r4, [r7, #8]
  404f12:	3d01      	subs	r5, #1
  404f14:	d411      	bmi.n	404f3a <_fwalk_reent+0x3e>
  404f16:	89a3      	ldrh	r3, [r4, #12]
  404f18:	2b01      	cmp	r3, #1
  404f1a:	f105 35ff 	add.w	r5, r5, #4294967295
  404f1e:	d908      	bls.n	404f32 <_fwalk_reent+0x36>
  404f20:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  404f24:	3301      	adds	r3, #1
  404f26:	4621      	mov	r1, r4
  404f28:	4630      	mov	r0, r6
  404f2a:	d002      	beq.n	404f32 <_fwalk_reent+0x36>
  404f2c:	47c0      	blx	r8
  404f2e:	ea49 0900 	orr.w	r9, r9, r0
  404f32:	1c6b      	adds	r3, r5, #1
  404f34:	f104 0468 	add.w	r4, r4, #104	; 0x68
  404f38:	d1ed      	bne.n	404f16 <_fwalk_reent+0x1a>
  404f3a:	683f      	ldr	r7, [r7, #0]
  404f3c:	2f00      	cmp	r7, #0
  404f3e:	d1e6      	bne.n	404f0e <_fwalk_reent+0x12>
  404f40:	4648      	mov	r0, r9
  404f42:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404f46:	46b9      	mov	r9, r7
  404f48:	4648      	mov	r0, r9
  404f4a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404f4e:	bf00      	nop

00404f50 <_localeconv_r>:
  404f50:	4a04      	ldr	r2, [pc, #16]	; (404f64 <_localeconv_r+0x14>)
  404f52:	4b05      	ldr	r3, [pc, #20]	; (404f68 <_localeconv_r+0x18>)
  404f54:	6812      	ldr	r2, [r2, #0]
  404f56:	6b50      	ldr	r0, [r2, #52]	; 0x34
  404f58:	2800      	cmp	r0, #0
  404f5a:	bf08      	it	eq
  404f5c:	4618      	moveq	r0, r3
  404f5e:	30f0      	adds	r0, #240	; 0xf0
  404f60:	4770      	bx	lr
  404f62:	bf00      	nop
  404f64:	20000034 	.word	0x20000034
  404f68:	20000464 	.word	0x20000464

00404f6c <__retarget_lock_init_recursive>:
  404f6c:	4770      	bx	lr
  404f6e:	bf00      	nop

00404f70 <__retarget_lock_close_recursive>:
  404f70:	4770      	bx	lr
  404f72:	bf00      	nop

00404f74 <__retarget_lock_acquire_recursive>:
  404f74:	4770      	bx	lr
  404f76:	bf00      	nop

00404f78 <__retarget_lock_release_recursive>:
  404f78:	4770      	bx	lr
  404f7a:	bf00      	nop

00404f7c <__swhatbuf_r>:
  404f7c:	b570      	push	{r4, r5, r6, lr}
  404f7e:	460c      	mov	r4, r1
  404f80:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  404f84:	2900      	cmp	r1, #0
  404f86:	b090      	sub	sp, #64	; 0x40
  404f88:	4615      	mov	r5, r2
  404f8a:	461e      	mov	r6, r3
  404f8c:	db14      	blt.n	404fb8 <__swhatbuf_r+0x3c>
  404f8e:	aa01      	add	r2, sp, #4
  404f90:	f001 fbca 	bl	406728 <_fstat_r>
  404f94:	2800      	cmp	r0, #0
  404f96:	db0f      	blt.n	404fb8 <__swhatbuf_r+0x3c>
  404f98:	9a02      	ldr	r2, [sp, #8]
  404f9a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  404f9e:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  404fa2:	fab2 f282 	clz	r2, r2
  404fa6:	0952      	lsrs	r2, r2, #5
  404fa8:	f44f 6380 	mov.w	r3, #1024	; 0x400
  404fac:	f44f 6000 	mov.w	r0, #2048	; 0x800
  404fb0:	6032      	str	r2, [r6, #0]
  404fb2:	602b      	str	r3, [r5, #0]
  404fb4:	b010      	add	sp, #64	; 0x40
  404fb6:	bd70      	pop	{r4, r5, r6, pc}
  404fb8:	89a2      	ldrh	r2, [r4, #12]
  404fba:	2300      	movs	r3, #0
  404fbc:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  404fc0:	6033      	str	r3, [r6, #0]
  404fc2:	d004      	beq.n	404fce <__swhatbuf_r+0x52>
  404fc4:	2240      	movs	r2, #64	; 0x40
  404fc6:	4618      	mov	r0, r3
  404fc8:	602a      	str	r2, [r5, #0]
  404fca:	b010      	add	sp, #64	; 0x40
  404fcc:	bd70      	pop	{r4, r5, r6, pc}
  404fce:	f44f 6380 	mov.w	r3, #1024	; 0x400
  404fd2:	602b      	str	r3, [r5, #0]
  404fd4:	b010      	add	sp, #64	; 0x40
  404fd6:	bd70      	pop	{r4, r5, r6, pc}

00404fd8 <__smakebuf_r>:
  404fd8:	898a      	ldrh	r2, [r1, #12]
  404fda:	0792      	lsls	r2, r2, #30
  404fdc:	460b      	mov	r3, r1
  404fde:	d506      	bpl.n	404fee <__smakebuf_r+0x16>
  404fe0:	f101 0243 	add.w	r2, r1, #67	; 0x43
  404fe4:	2101      	movs	r1, #1
  404fe6:	601a      	str	r2, [r3, #0]
  404fe8:	611a      	str	r2, [r3, #16]
  404fea:	6159      	str	r1, [r3, #20]
  404fec:	4770      	bx	lr
  404fee:	b5f0      	push	{r4, r5, r6, r7, lr}
  404ff0:	b083      	sub	sp, #12
  404ff2:	ab01      	add	r3, sp, #4
  404ff4:	466a      	mov	r2, sp
  404ff6:	460c      	mov	r4, r1
  404ff8:	4606      	mov	r6, r0
  404ffa:	f7ff ffbf 	bl	404f7c <__swhatbuf_r>
  404ffe:	9900      	ldr	r1, [sp, #0]
  405000:	4605      	mov	r5, r0
  405002:	4630      	mov	r0, r6
  405004:	f000 f83a 	bl	40507c <_malloc_r>
  405008:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40500c:	b1d8      	cbz	r0, 405046 <__smakebuf_r+0x6e>
  40500e:	9a01      	ldr	r2, [sp, #4]
  405010:	4f15      	ldr	r7, [pc, #84]	; (405068 <__smakebuf_r+0x90>)
  405012:	9900      	ldr	r1, [sp, #0]
  405014:	63f7      	str	r7, [r6, #60]	; 0x3c
  405016:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40501a:	81a3      	strh	r3, [r4, #12]
  40501c:	6020      	str	r0, [r4, #0]
  40501e:	6120      	str	r0, [r4, #16]
  405020:	6161      	str	r1, [r4, #20]
  405022:	b91a      	cbnz	r2, 40502c <__smakebuf_r+0x54>
  405024:	432b      	orrs	r3, r5
  405026:	81a3      	strh	r3, [r4, #12]
  405028:	b003      	add	sp, #12
  40502a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40502c:	4630      	mov	r0, r6
  40502e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  405032:	f001 fb8d 	bl	406750 <_isatty_r>
  405036:	b1a0      	cbz	r0, 405062 <__smakebuf_r+0x8a>
  405038:	89a3      	ldrh	r3, [r4, #12]
  40503a:	f023 0303 	bic.w	r3, r3, #3
  40503e:	f043 0301 	orr.w	r3, r3, #1
  405042:	b21b      	sxth	r3, r3
  405044:	e7ee      	b.n	405024 <__smakebuf_r+0x4c>
  405046:	059a      	lsls	r2, r3, #22
  405048:	d4ee      	bmi.n	405028 <__smakebuf_r+0x50>
  40504a:	f023 0303 	bic.w	r3, r3, #3
  40504e:	f104 0243 	add.w	r2, r4, #67	; 0x43
  405052:	f043 0302 	orr.w	r3, r3, #2
  405056:	2101      	movs	r1, #1
  405058:	81a3      	strh	r3, [r4, #12]
  40505a:	6022      	str	r2, [r4, #0]
  40505c:	6122      	str	r2, [r4, #16]
  40505e:	6161      	str	r1, [r4, #20]
  405060:	e7e2      	b.n	405028 <__smakebuf_r+0x50>
  405062:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405066:	e7dd      	b.n	405024 <__smakebuf_r+0x4c>
  405068:	00404855 	.word	0x00404855

0040506c <malloc>:
  40506c:	4b02      	ldr	r3, [pc, #8]	; (405078 <malloc+0xc>)
  40506e:	4601      	mov	r1, r0
  405070:	6818      	ldr	r0, [r3, #0]
  405072:	f000 b803 	b.w	40507c <_malloc_r>
  405076:	bf00      	nop
  405078:	20000034 	.word	0x20000034

0040507c <_malloc_r>:
  40507c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405080:	f101 060b 	add.w	r6, r1, #11
  405084:	2e16      	cmp	r6, #22
  405086:	b083      	sub	sp, #12
  405088:	4605      	mov	r5, r0
  40508a:	f240 809e 	bls.w	4051ca <_malloc_r+0x14e>
  40508e:	f036 0607 	bics.w	r6, r6, #7
  405092:	f100 80bd 	bmi.w	405210 <_malloc_r+0x194>
  405096:	42b1      	cmp	r1, r6
  405098:	f200 80ba 	bhi.w	405210 <_malloc_r+0x194>
  40509c:	f000 fc06 	bl	4058ac <__malloc_lock>
  4050a0:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  4050a4:	f0c0 8293 	bcc.w	4055ce <_malloc_r+0x552>
  4050a8:	0a73      	lsrs	r3, r6, #9
  4050aa:	f000 80b8 	beq.w	40521e <_malloc_r+0x1a2>
  4050ae:	2b04      	cmp	r3, #4
  4050b0:	f200 8179 	bhi.w	4053a6 <_malloc_r+0x32a>
  4050b4:	09b3      	lsrs	r3, r6, #6
  4050b6:	f103 0039 	add.w	r0, r3, #57	; 0x39
  4050ba:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  4050be:	00c3      	lsls	r3, r0, #3
  4050c0:	4fbf      	ldr	r7, [pc, #764]	; (4053c0 <_malloc_r+0x344>)
  4050c2:	443b      	add	r3, r7
  4050c4:	f1a3 0108 	sub.w	r1, r3, #8
  4050c8:	685c      	ldr	r4, [r3, #4]
  4050ca:	42a1      	cmp	r1, r4
  4050cc:	d106      	bne.n	4050dc <_malloc_r+0x60>
  4050ce:	e00c      	b.n	4050ea <_malloc_r+0x6e>
  4050d0:	2a00      	cmp	r2, #0
  4050d2:	f280 80aa 	bge.w	40522a <_malloc_r+0x1ae>
  4050d6:	68e4      	ldr	r4, [r4, #12]
  4050d8:	42a1      	cmp	r1, r4
  4050da:	d006      	beq.n	4050ea <_malloc_r+0x6e>
  4050dc:	6863      	ldr	r3, [r4, #4]
  4050de:	f023 0303 	bic.w	r3, r3, #3
  4050e2:	1b9a      	subs	r2, r3, r6
  4050e4:	2a0f      	cmp	r2, #15
  4050e6:	ddf3      	ble.n	4050d0 <_malloc_r+0x54>
  4050e8:	4670      	mov	r0, lr
  4050ea:	693c      	ldr	r4, [r7, #16]
  4050ec:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 4053d4 <_malloc_r+0x358>
  4050f0:	4574      	cmp	r4, lr
  4050f2:	f000 81ab 	beq.w	40544c <_malloc_r+0x3d0>
  4050f6:	6863      	ldr	r3, [r4, #4]
  4050f8:	f023 0303 	bic.w	r3, r3, #3
  4050fc:	1b9a      	subs	r2, r3, r6
  4050fe:	2a0f      	cmp	r2, #15
  405100:	f300 8190 	bgt.w	405424 <_malloc_r+0x3a8>
  405104:	2a00      	cmp	r2, #0
  405106:	f8c7 e014 	str.w	lr, [r7, #20]
  40510a:	f8c7 e010 	str.w	lr, [r7, #16]
  40510e:	f280 809d 	bge.w	40524c <_malloc_r+0x1d0>
  405112:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  405116:	f080 8161 	bcs.w	4053dc <_malloc_r+0x360>
  40511a:	08db      	lsrs	r3, r3, #3
  40511c:	f103 0c01 	add.w	ip, r3, #1
  405120:	1099      	asrs	r1, r3, #2
  405122:	687a      	ldr	r2, [r7, #4]
  405124:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  405128:	f8c4 8008 	str.w	r8, [r4, #8]
  40512c:	2301      	movs	r3, #1
  40512e:	408b      	lsls	r3, r1
  405130:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  405134:	4313      	orrs	r3, r2
  405136:	3908      	subs	r1, #8
  405138:	60e1      	str	r1, [r4, #12]
  40513a:	607b      	str	r3, [r7, #4]
  40513c:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  405140:	f8c8 400c 	str.w	r4, [r8, #12]
  405144:	1082      	asrs	r2, r0, #2
  405146:	2401      	movs	r4, #1
  405148:	4094      	lsls	r4, r2
  40514a:	429c      	cmp	r4, r3
  40514c:	f200 808b 	bhi.w	405266 <_malloc_r+0x1ea>
  405150:	421c      	tst	r4, r3
  405152:	d106      	bne.n	405162 <_malloc_r+0xe6>
  405154:	f020 0003 	bic.w	r0, r0, #3
  405158:	0064      	lsls	r4, r4, #1
  40515a:	421c      	tst	r4, r3
  40515c:	f100 0004 	add.w	r0, r0, #4
  405160:	d0fa      	beq.n	405158 <_malloc_r+0xdc>
  405162:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  405166:	46cc      	mov	ip, r9
  405168:	4680      	mov	r8, r0
  40516a:	f8dc 300c 	ldr.w	r3, [ip, #12]
  40516e:	459c      	cmp	ip, r3
  405170:	d107      	bne.n	405182 <_malloc_r+0x106>
  405172:	e16d      	b.n	405450 <_malloc_r+0x3d4>
  405174:	2a00      	cmp	r2, #0
  405176:	f280 817b 	bge.w	405470 <_malloc_r+0x3f4>
  40517a:	68db      	ldr	r3, [r3, #12]
  40517c:	459c      	cmp	ip, r3
  40517e:	f000 8167 	beq.w	405450 <_malloc_r+0x3d4>
  405182:	6859      	ldr	r1, [r3, #4]
  405184:	f021 0103 	bic.w	r1, r1, #3
  405188:	1b8a      	subs	r2, r1, r6
  40518a:	2a0f      	cmp	r2, #15
  40518c:	ddf2      	ble.n	405174 <_malloc_r+0xf8>
  40518e:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  405192:	f8d3 8008 	ldr.w	r8, [r3, #8]
  405196:	9300      	str	r3, [sp, #0]
  405198:	199c      	adds	r4, r3, r6
  40519a:	4628      	mov	r0, r5
  40519c:	f046 0601 	orr.w	r6, r6, #1
  4051a0:	f042 0501 	orr.w	r5, r2, #1
  4051a4:	605e      	str	r6, [r3, #4]
  4051a6:	f8c8 c00c 	str.w	ip, [r8, #12]
  4051aa:	f8cc 8008 	str.w	r8, [ip, #8]
  4051ae:	617c      	str	r4, [r7, #20]
  4051b0:	613c      	str	r4, [r7, #16]
  4051b2:	f8c4 e00c 	str.w	lr, [r4, #12]
  4051b6:	f8c4 e008 	str.w	lr, [r4, #8]
  4051ba:	6065      	str	r5, [r4, #4]
  4051bc:	505a      	str	r2, [r3, r1]
  4051be:	f000 fb7b 	bl	4058b8 <__malloc_unlock>
  4051c2:	9b00      	ldr	r3, [sp, #0]
  4051c4:	f103 0408 	add.w	r4, r3, #8
  4051c8:	e01e      	b.n	405208 <_malloc_r+0x18c>
  4051ca:	2910      	cmp	r1, #16
  4051cc:	d820      	bhi.n	405210 <_malloc_r+0x194>
  4051ce:	f000 fb6d 	bl	4058ac <__malloc_lock>
  4051d2:	2610      	movs	r6, #16
  4051d4:	2318      	movs	r3, #24
  4051d6:	2002      	movs	r0, #2
  4051d8:	4f79      	ldr	r7, [pc, #484]	; (4053c0 <_malloc_r+0x344>)
  4051da:	443b      	add	r3, r7
  4051dc:	f1a3 0208 	sub.w	r2, r3, #8
  4051e0:	685c      	ldr	r4, [r3, #4]
  4051e2:	4294      	cmp	r4, r2
  4051e4:	f000 813d 	beq.w	405462 <_malloc_r+0x3e6>
  4051e8:	6863      	ldr	r3, [r4, #4]
  4051ea:	68e1      	ldr	r1, [r4, #12]
  4051ec:	68a6      	ldr	r6, [r4, #8]
  4051ee:	f023 0303 	bic.w	r3, r3, #3
  4051f2:	4423      	add	r3, r4
  4051f4:	4628      	mov	r0, r5
  4051f6:	685a      	ldr	r2, [r3, #4]
  4051f8:	60f1      	str	r1, [r6, #12]
  4051fa:	f042 0201 	orr.w	r2, r2, #1
  4051fe:	608e      	str	r6, [r1, #8]
  405200:	605a      	str	r2, [r3, #4]
  405202:	f000 fb59 	bl	4058b8 <__malloc_unlock>
  405206:	3408      	adds	r4, #8
  405208:	4620      	mov	r0, r4
  40520a:	b003      	add	sp, #12
  40520c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405210:	2400      	movs	r4, #0
  405212:	230c      	movs	r3, #12
  405214:	4620      	mov	r0, r4
  405216:	602b      	str	r3, [r5, #0]
  405218:	b003      	add	sp, #12
  40521a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40521e:	2040      	movs	r0, #64	; 0x40
  405220:	f44f 7300 	mov.w	r3, #512	; 0x200
  405224:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  405228:	e74a      	b.n	4050c0 <_malloc_r+0x44>
  40522a:	4423      	add	r3, r4
  40522c:	68e1      	ldr	r1, [r4, #12]
  40522e:	685a      	ldr	r2, [r3, #4]
  405230:	68a6      	ldr	r6, [r4, #8]
  405232:	f042 0201 	orr.w	r2, r2, #1
  405236:	60f1      	str	r1, [r6, #12]
  405238:	4628      	mov	r0, r5
  40523a:	608e      	str	r6, [r1, #8]
  40523c:	605a      	str	r2, [r3, #4]
  40523e:	f000 fb3b 	bl	4058b8 <__malloc_unlock>
  405242:	3408      	adds	r4, #8
  405244:	4620      	mov	r0, r4
  405246:	b003      	add	sp, #12
  405248:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40524c:	4423      	add	r3, r4
  40524e:	4628      	mov	r0, r5
  405250:	685a      	ldr	r2, [r3, #4]
  405252:	f042 0201 	orr.w	r2, r2, #1
  405256:	605a      	str	r2, [r3, #4]
  405258:	f000 fb2e 	bl	4058b8 <__malloc_unlock>
  40525c:	3408      	adds	r4, #8
  40525e:	4620      	mov	r0, r4
  405260:	b003      	add	sp, #12
  405262:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405266:	68bc      	ldr	r4, [r7, #8]
  405268:	6863      	ldr	r3, [r4, #4]
  40526a:	f023 0803 	bic.w	r8, r3, #3
  40526e:	45b0      	cmp	r8, r6
  405270:	d304      	bcc.n	40527c <_malloc_r+0x200>
  405272:	eba8 0306 	sub.w	r3, r8, r6
  405276:	2b0f      	cmp	r3, #15
  405278:	f300 8085 	bgt.w	405386 <_malloc_r+0x30a>
  40527c:	f8df 9158 	ldr.w	r9, [pc, #344]	; 4053d8 <_malloc_r+0x35c>
  405280:	4b50      	ldr	r3, [pc, #320]	; (4053c4 <_malloc_r+0x348>)
  405282:	f8d9 2000 	ldr.w	r2, [r9]
  405286:	681b      	ldr	r3, [r3, #0]
  405288:	3201      	adds	r2, #1
  40528a:	4433      	add	r3, r6
  40528c:	eb04 0a08 	add.w	sl, r4, r8
  405290:	f000 8155 	beq.w	40553e <_malloc_r+0x4c2>
  405294:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  405298:	330f      	adds	r3, #15
  40529a:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  40529e:	f02b 0b0f 	bic.w	fp, fp, #15
  4052a2:	4659      	mov	r1, fp
  4052a4:	4628      	mov	r0, r5
  4052a6:	f001 f841 	bl	40632c <_sbrk_r>
  4052aa:	1c41      	adds	r1, r0, #1
  4052ac:	4602      	mov	r2, r0
  4052ae:	f000 80fc 	beq.w	4054aa <_malloc_r+0x42e>
  4052b2:	4582      	cmp	sl, r0
  4052b4:	f200 80f7 	bhi.w	4054a6 <_malloc_r+0x42a>
  4052b8:	4b43      	ldr	r3, [pc, #268]	; (4053c8 <_malloc_r+0x34c>)
  4052ba:	6819      	ldr	r1, [r3, #0]
  4052bc:	4459      	add	r1, fp
  4052be:	6019      	str	r1, [r3, #0]
  4052c0:	f000 814d 	beq.w	40555e <_malloc_r+0x4e2>
  4052c4:	f8d9 0000 	ldr.w	r0, [r9]
  4052c8:	3001      	adds	r0, #1
  4052ca:	bf1b      	ittet	ne
  4052cc:	eba2 0a0a 	subne.w	sl, r2, sl
  4052d0:	4451      	addne	r1, sl
  4052d2:	f8c9 2000 	streq.w	r2, [r9]
  4052d6:	6019      	strne	r1, [r3, #0]
  4052d8:	f012 0107 	ands.w	r1, r2, #7
  4052dc:	f000 8115 	beq.w	40550a <_malloc_r+0x48e>
  4052e0:	f1c1 0008 	rsb	r0, r1, #8
  4052e4:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  4052e8:	4402      	add	r2, r0
  4052ea:	3108      	adds	r1, #8
  4052ec:	eb02 090b 	add.w	r9, r2, fp
  4052f0:	f3c9 090b 	ubfx	r9, r9, #0, #12
  4052f4:	eba1 0909 	sub.w	r9, r1, r9
  4052f8:	4649      	mov	r1, r9
  4052fa:	4628      	mov	r0, r5
  4052fc:	9301      	str	r3, [sp, #4]
  4052fe:	9200      	str	r2, [sp, #0]
  405300:	f001 f814 	bl	40632c <_sbrk_r>
  405304:	1c43      	adds	r3, r0, #1
  405306:	e89d 000c 	ldmia.w	sp, {r2, r3}
  40530a:	f000 8143 	beq.w	405594 <_malloc_r+0x518>
  40530e:	1a80      	subs	r0, r0, r2
  405310:	4448      	add	r0, r9
  405312:	f040 0001 	orr.w	r0, r0, #1
  405316:	6819      	ldr	r1, [r3, #0]
  405318:	60ba      	str	r2, [r7, #8]
  40531a:	4449      	add	r1, r9
  40531c:	42bc      	cmp	r4, r7
  40531e:	6050      	str	r0, [r2, #4]
  405320:	6019      	str	r1, [r3, #0]
  405322:	d017      	beq.n	405354 <_malloc_r+0x2d8>
  405324:	f1b8 0f0f 	cmp.w	r8, #15
  405328:	f240 80fb 	bls.w	405522 <_malloc_r+0x4a6>
  40532c:	6860      	ldr	r0, [r4, #4]
  40532e:	f1a8 020c 	sub.w	r2, r8, #12
  405332:	f022 0207 	bic.w	r2, r2, #7
  405336:	eb04 0e02 	add.w	lr, r4, r2
  40533a:	f000 0001 	and.w	r0, r0, #1
  40533e:	f04f 0c05 	mov.w	ip, #5
  405342:	4310      	orrs	r0, r2
  405344:	2a0f      	cmp	r2, #15
  405346:	6060      	str	r0, [r4, #4]
  405348:	f8ce c004 	str.w	ip, [lr, #4]
  40534c:	f8ce c008 	str.w	ip, [lr, #8]
  405350:	f200 8117 	bhi.w	405582 <_malloc_r+0x506>
  405354:	4b1d      	ldr	r3, [pc, #116]	; (4053cc <_malloc_r+0x350>)
  405356:	68bc      	ldr	r4, [r7, #8]
  405358:	681a      	ldr	r2, [r3, #0]
  40535a:	4291      	cmp	r1, r2
  40535c:	bf88      	it	hi
  40535e:	6019      	strhi	r1, [r3, #0]
  405360:	4b1b      	ldr	r3, [pc, #108]	; (4053d0 <_malloc_r+0x354>)
  405362:	681a      	ldr	r2, [r3, #0]
  405364:	4291      	cmp	r1, r2
  405366:	6862      	ldr	r2, [r4, #4]
  405368:	bf88      	it	hi
  40536a:	6019      	strhi	r1, [r3, #0]
  40536c:	f022 0203 	bic.w	r2, r2, #3
  405370:	4296      	cmp	r6, r2
  405372:	eba2 0306 	sub.w	r3, r2, r6
  405376:	d801      	bhi.n	40537c <_malloc_r+0x300>
  405378:	2b0f      	cmp	r3, #15
  40537a:	dc04      	bgt.n	405386 <_malloc_r+0x30a>
  40537c:	4628      	mov	r0, r5
  40537e:	f000 fa9b 	bl	4058b8 <__malloc_unlock>
  405382:	2400      	movs	r4, #0
  405384:	e740      	b.n	405208 <_malloc_r+0x18c>
  405386:	19a2      	adds	r2, r4, r6
  405388:	f043 0301 	orr.w	r3, r3, #1
  40538c:	f046 0601 	orr.w	r6, r6, #1
  405390:	6066      	str	r6, [r4, #4]
  405392:	4628      	mov	r0, r5
  405394:	60ba      	str	r2, [r7, #8]
  405396:	6053      	str	r3, [r2, #4]
  405398:	f000 fa8e 	bl	4058b8 <__malloc_unlock>
  40539c:	3408      	adds	r4, #8
  40539e:	4620      	mov	r0, r4
  4053a0:	b003      	add	sp, #12
  4053a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4053a6:	2b14      	cmp	r3, #20
  4053a8:	d971      	bls.n	40548e <_malloc_r+0x412>
  4053aa:	2b54      	cmp	r3, #84	; 0x54
  4053ac:	f200 80a3 	bhi.w	4054f6 <_malloc_r+0x47a>
  4053b0:	0b33      	lsrs	r3, r6, #12
  4053b2:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  4053b6:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  4053ba:	00c3      	lsls	r3, r0, #3
  4053bc:	e680      	b.n	4050c0 <_malloc_r+0x44>
  4053be:	bf00      	nop
  4053c0:	200005d0 	.word	0x200005d0
  4053c4:	20000e68 	.word	0x20000e68
  4053c8:	20000e38 	.word	0x20000e38
  4053cc:	20000e60 	.word	0x20000e60
  4053d0:	20000e64 	.word	0x20000e64
  4053d4:	200005d8 	.word	0x200005d8
  4053d8:	200009d8 	.word	0x200009d8
  4053dc:	0a5a      	lsrs	r2, r3, #9
  4053de:	2a04      	cmp	r2, #4
  4053e0:	d95b      	bls.n	40549a <_malloc_r+0x41e>
  4053e2:	2a14      	cmp	r2, #20
  4053e4:	f200 80ae 	bhi.w	405544 <_malloc_r+0x4c8>
  4053e8:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  4053ec:	00c9      	lsls	r1, r1, #3
  4053ee:	325b      	adds	r2, #91	; 0x5b
  4053f0:	eb07 0c01 	add.w	ip, r7, r1
  4053f4:	5879      	ldr	r1, [r7, r1]
  4053f6:	f1ac 0c08 	sub.w	ip, ip, #8
  4053fa:	458c      	cmp	ip, r1
  4053fc:	f000 8088 	beq.w	405510 <_malloc_r+0x494>
  405400:	684a      	ldr	r2, [r1, #4]
  405402:	f022 0203 	bic.w	r2, r2, #3
  405406:	4293      	cmp	r3, r2
  405408:	d273      	bcs.n	4054f2 <_malloc_r+0x476>
  40540a:	6889      	ldr	r1, [r1, #8]
  40540c:	458c      	cmp	ip, r1
  40540e:	d1f7      	bne.n	405400 <_malloc_r+0x384>
  405410:	f8dc 200c 	ldr.w	r2, [ip, #12]
  405414:	687b      	ldr	r3, [r7, #4]
  405416:	60e2      	str	r2, [r4, #12]
  405418:	f8c4 c008 	str.w	ip, [r4, #8]
  40541c:	6094      	str	r4, [r2, #8]
  40541e:	f8cc 400c 	str.w	r4, [ip, #12]
  405422:	e68f      	b.n	405144 <_malloc_r+0xc8>
  405424:	19a1      	adds	r1, r4, r6
  405426:	f046 0c01 	orr.w	ip, r6, #1
  40542a:	f042 0601 	orr.w	r6, r2, #1
  40542e:	f8c4 c004 	str.w	ip, [r4, #4]
  405432:	4628      	mov	r0, r5
  405434:	6179      	str	r1, [r7, #20]
  405436:	6139      	str	r1, [r7, #16]
  405438:	f8c1 e00c 	str.w	lr, [r1, #12]
  40543c:	f8c1 e008 	str.w	lr, [r1, #8]
  405440:	604e      	str	r6, [r1, #4]
  405442:	50e2      	str	r2, [r4, r3]
  405444:	f000 fa38 	bl	4058b8 <__malloc_unlock>
  405448:	3408      	adds	r4, #8
  40544a:	e6dd      	b.n	405208 <_malloc_r+0x18c>
  40544c:	687b      	ldr	r3, [r7, #4]
  40544e:	e679      	b.n	405144 <_malloc_r+0xc8>
  405450:	f108 0801 	add.w	r8, r8, #1
  405454:	f018 0f03 	tst.w	r8, #3
  405458:	f10c 0c08 	add.w	ip, ip, #8
  40545c:	f47f ae85 	bne.w	40516a <_malloc_r+0xee>
  405460:	e02d      	b.n	4054be <_malloc_r+0x442>
  405462:	68dc      	ldr	r4, [r3, #12]
  405464:	42a3      	cmp	r3, r4
  405466:	bf08      	it	eq
  405468:	3002      	addeq	r0, #2
  40546a:	f43f ae3e 	beq.w	4050ea <_malloc_r+0x6e>
  40546e:	e6bb      	b.n	4051e8 <_malloc_r+0x16c>
  405470:	4419      	add	r1, r3
  405472:	461c      	mov	r4, r3
  405474:	684a      	ldr	r2, [r1, #4]
  405476:	68db      	ldr	r3, [r3, #12]
  405478:	f854 6f08 	ldr.w	r6, [r4, #8]!
  40547c:	f042 0201 	orr.w	r2, r2, #1
  405480:	604a      	str	r2, [r1, #4]
  405482:	4628      	mov	r0, r5
  405484:	60f3      	str	r3, [r6, #12]
  405486:	609e      	str	r6, [r3, #8]
  405488:	f000 fa16 	bl	4058b8 <__malloc_unlock>
  40548c:	e6bc      	b.n	405208 <_malloc_r+0x18c>
  40548e:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  405492:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  405496:	00c3      	lsls	r3, r0, #3
  405498:	e612      	b.n	4050c0 <_malloc_r+0x44>
  40549a:	099a      	lsrs	r2, r3, #6
  40549c:	f102 0139 	add.w	r1, r2, #57	; 0x39
  4054a0:	00c9      	lsls	r1, r1, #3
  4054a2:	3238      	adds	r2, #56	; 0x38
  4054a4:	e7a4      	b.n	4053f0 <_malloc_r+0x374>
  4054a6:	42bc      	cmp	r4, r7
  4054a8:	d054      	beq.n	405554 <_malloc_r+0x4d8>
  4054aa:	68bc      	ldr	r4, [r7, #8]
  4054ac:	6862      	ldr	r2, [r4, #4]
  4054ae:	f022 0203 	bic.w	r2, r2, #3
  4054b2:	e75d      	b.n	405370 <_malloc_r+0x2f4>
  4054b4:	f859 3908 	ldr.w	r3, [r9], #-8
  4054b8:	4599      	cmp	r9, r3
  4054ba:	f040 8086 	bne.w	4055ca <_malloc_r+0x54e>
  4054be:	f010 0f03 	tst.w	r0, #3
  4054c2:	f100 30ff 	add.w	r0, r0, #4294967295
  4054c6:	d1f5      	bne.n	4054b4 <_malloc_r+0x438>
  4054c8:	687b      	ldr	r3, [r7, #4]
  4054ca:	ea23 0304 	bic.w	r3, r3, r4
  4054ce:	607b      	str	r3, [r7, #4]
  4054d0:	0064      	lsls	r4, r4, #1
  4054d2:	429c      	cmp	r4, r3
  4054d4:	f63f aec7 	bhi.w	405266 <_malloc_r+0x1ea>
  4054d8:	2c00      	cmp	r4, #0
  4054da:	f43f aec4 	beq.w	405266 <_malloc_r+0x1ea>
  4054de:	421c      	tst	r4, r3
  4054e0:	4640      	mov	r0, r8
  4054e2:	f47f ae3e 	bne.w	405162 <_malloc_r+0xe6>
  4054e6:	0064      	lsls	r4, r4, #1
  4054e8:	421c      	tst	r4, r3
  4054ea:	f100 0004 	add.w	r0, r0, #4
  4054ee:	d0fa      	beq.n	4054e6 <_malloc_r+0x46a>
  4054f0:	e637      	b.n	405162 <_malloc_r+0xe6>
  4054f2:	468c      	mov	ip, r1
  4054f4:	e78c      	b.n	405410 <_malloc_r+0x394>
  4054f6:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  4054fa:	d815      	bhi.n	405528 <_malloc_r+0x4ac>
  4054fc:	0bf3      	lsrs	r3, r6, #15
  4054fe:	f103 0078 	add.w	r0, r3, #120	; 0x78
  405502:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  405506:	00c3      	lsls	r3, r0, #3
  405508:	e5da      	b.n	4050c0 <_malloc_r+0x44>
  40550a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  40550e:	e6ed      	b.n	4052ec <_malloc_r+0x270>
  405510:	687b      	ldr	r3, [r7, #4]
  405512:	1092      	asrs	r2, r2, #2
  405514:	2101      	movs	r1, #1
  405516:	fa01 f202 	lsl.w	r2, r1, r2
  40551a:	4313      	orrs	r3, r2
  40551c:	607b      	str	r3, [r7, #4]
  40551e:	4662      	mov	r2, ip
  405520:	e779      	b.n	405416 <_malloc_r+0x39a>
  405522:	2301      	movs	r3, #1
  405524:	6053      	str	r3, [r2, #4]
  405526:	e729      	b.n	40537c <_malloc_r+0x300>
  405528:	f240 5254 	movw	r2, #1364	; 0x554
  40552c:	4293      	cmp	r3, r2
  40552e:	d822      	bhi.n	405576 <_malloc_r+0x4fa>
  405530:	0cb3      	lsrs	r3, r6, #18
  405532:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  405536:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  40553a:	00c3      	lsls	r3, r0, #3
  40553c:	e5c0      	b.n	4050c0 <_malloc_r+0x44>
  40553e:	f103 0b10 	add.w	fp, r3, #16
  405542:	e6ae      	b.n	4052a2 <_malloc_r+0x226>
  405544:	2a54      	cmp	r2, #84	; 0x54
  405546:	d829      	bhi.n	40559c <_malloc_r+0x520>
  405548:	0b1a      	lsrs	r2, r3, #12
  40554a:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  40554e:	00c9      	lsls	r1, r1, #3
  405550:	326e      	adds	r2, #110	; 0x6e
  405552:	e74d      	b.n	4053f0 <_malloc_r+0x374>
  405554:	4b20      	ldr	r3, [pc, #128]	; (4055d8 <_malloc_r+0x55c>)
  405556:	6819      	ldr	r1, [r3, #0]
  405558:	4459      	add	r1, fp
  40555a:	6019      	str	r1, [r3, #0]
  40555c:	e6b2      	b.n	4052c4 <_malloc_r+0x248>
  40555e:	f3ca 000b 	ubfx	r0, sl, #0, #12
  405562:	2800      	cmp	r0, #0
  405564:	f47f aeae 	bne.w	4052c4 <_malloc_r+0x248>
  405568:	eb08 030b 	add.w	r3, r8, fp
  40556c:	68ba      	ldr	r2, [r7, #8]
  40556e:	f043 0301 	orr.w	r3, r3, #1
  405572:	6053      	str	r3, [r2, #4]
  405574:	e6ee      	b.n	405354 <_malloc_r+0x2d8>
  405576:	207f      	movs	r0, #127	; 0x7f
  405578:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  40557c:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  405580:	e59e      	b.n	4050c0 <_malloc_r+0x44>
  405582:	f104 0108 	add.w	r1, r4, #8
  405586:	4628      	mov	r0, r5
  405588:	9300      	str	r3, [sp, #0]
  40558a:	f7ff fa33 	bl	4049f4 <_free_r>
  40558e:	9b00      	ldr	r3, [sp, #0]
  405590:	6819      	ldr	r1, [r3, #0]
  405592:	e6df      	b.n	405354 <_malloc_r+0x2d8>
  405594:	2001      	movs	r0, #1
  405596:	f04f 0900 	mov.w	r9, #0
  40559a:	e6bc      	b.n	405316 <_malloc_r+0x29a>
  40559c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4055a0:	d805      	bhi.n	4055ae <_malloc_r+0x532>
  4055a2:	0bda      	lsrs	r2, r3, #15
  4055a4:	f102 0178 	add.w	r1, r2, #120	; 0x78
  4055a8:	00c9      	lsls	r1, r1, #3
  4055aa:	3277      	adds	r2, #119	; 0x77
  4055ac:	e720      	b.n	4053f0 <_malloc_r+0x374>
  4055ae:	f240 5154 	movw	r1, #1364	; 0x554
  4055b2:	428a      	cmp	r2, r1
  4055b4:	d805      	bhi.n	4055c2 <_malloc_r+0x546>
  4055b6:	0c9a      	lsrs	r2, r3, #18
  4055b8:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  4055bc:	00c9      	lsls	r1, r1, #3
  4055be:	327c      	adds	r2, #124	; 0x7c
  4055c0:	e716      	b.n	4053f0 <_malloc_r+0x374>
  4055c2:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  4055c6:	227e      	movs	r2, #126	; 0x7e
  4055c8:	e712      	b.n	4053f0 <_malloc_r+0x374>
  4055ca:	687b      	ldr	r3, [r7, #4]
  4055cc:	e780      	b.n	4054d0 <_malloc_r+0x454>
  4055ce:	08f0      	lsrs	r0, r6, #3
  4055d0:	f106 0308 	add.w	r3, r6, #8
  4055d4:	e600      	b.n	4051d8 <_malloc_r+0x15c>
  4055d6:	bf00      	nop
  4055d8:	20000e38 	.word	0x20000e38

004055dc <__ascii_mbtowc>:
  4055dc:	b082      	sub	sp, #8
  4055de:	b149      	cbz	r1, 4055f4 <__ascii_mbtowc+0x18>
  4055e0:	b15a      	cbz	r2, 4055fa <__ascii_mbtowc+0x1e>
  4055e2:	b16b      	cbz	r3, 405600 <__ascii_mbtowc+0x24>
  4055e4:	7813      	ldrb	r3, [r2, #0]
  4055e6:	600b      	str	r3, [r1, #0]
  4055e8:	7812      	ldrb	r2, [r2, #0]
  4055ea:	1c10      	adds	r0, r2, #0
  4055ec:	bf18      	it	ne
  4055ee:	2001      	movne	r0, #1
  4055f0:	b002      	add	sp, #8
  4055f2:	4770      	bx	lr
  4055f4:	a901      	add	r1, sp, #4
  4055f6:	2a00      	cmp	r2, #0
  4055f8:	d1f3      	bne.n	4055e2 <__ascii_mbtowc+0x6>
  4055fa:	4610      	mov	r0, r2
  4055fc:	b002      	add	sp, #8
  4055fe:	4770      	bx	lr
  405600:	f06f 0001 	mvn.w	r0, #1
  405604:	e7f4      	b.n	4055f0 <__ascii_mbtowc+0x14>
  405606:	bf00      	nop
	...

00405610 <memchr>:
  405610:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  405614:	2a10      	cmp	r2, #16
  405616:	db2b      	blt.n	405670 <memchr+0x60>
  405618:	f010 0f07 	tst.w	r0, #7
  40561c:	d008      	beq.n	405630 <memchr+0x20>
  40561e:	f810 3b01 	ldrb.w	r3, [r0], #1
  405622:	3a01      	subs	r2, #1
  405624:	428b      	cmp	r3, r1
  405626:	d02d      	beq.n	405684 <memchr+0x74>
  405628:	f010 0f07 	tst.w	r0, #7
  40562c:	b342      	cbz	r2, 405680 <memchr+0x70>
  40562e:	d1f6      	bne.n	40561e <memchr+0xe>
  405630:	b4f0      	push	{r4, r5, r6, r7}
  405632:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  405636:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  40563a:	f022 0407 	bic.w	r4, r2, #7
  40563e:	f07f 0700 	mvns.w	r7, #0
  405642:	2300      	movs	r3, #0
  405644:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  405648:	3c08      	subs	r4, #8
  40564a:	ea85 0501 	eor.w	r5, r5, r1
  40564e:	ea86 0601 	eor.w	r6, r6, r1
  405652:	fa85 f547 	uadd8	r5, r5, r7
  405656:	faa3 f587 	sel	r5, r3, r7
  40565a:	fa86 f647 	uadd8	r6, r6, r7
  40565e:	faa5 f687 	sel	r6, r5, r7
  405662:	b98e      	cbnz	r6, 405688 <memchr+0x78>
  405664:	d1ee      	bne.n	405644 <memchr+0x34>
  405666:	bcf0      	pop	{r4, r5, r6, r7}
  405668:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  40566c:	f002 0207 	and.w	r2, r2, #7
  405670:	b132      	cbz	r2, 405680 <memchr+0x70>
  405672:	f810 3b01 	ldrb.w	r3, [r0], #1
  405676:	3a01      	subs	r2, #1
  405678:	ea83 0301 	eor.w	r3, r3, r1
  40567c:	b113      	cbz	r3, 405684 <memchr+0x74>
  40567e:	d1f8      	bne.n	405672 <memchr+0x62>
  405680:	2000      	movs	r0, #0
  405682:	4770      	bx	lr
  405684:	3801      	subs	r0, #1
  405686:	4770      	bx	lr
  405688:	2d00      	cmp	r5, #0
  40568a:	bf06      	itte	eq
  40568c:	4635      	moveq	r5, r6
  40568e:	3803      	subeq	r0, #3
  405690:	3807      	subne	r0, #7
  405692:	f015 0f01 	tst.w	r5, #1
  405696:	d107      	bne.n	4056a8 <memchr+0x98>
  405698:	3001      	adds	r0, #1
  40569a:	f415 7f80 	tst.w	r5, #256	; 0x100
  40569e:	bf02      	ittt	eq
  4056a0:	3001      	addeq	r0, #1
  4056a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  4056a6:	3001      	addeq	r0, #1
  4056a8:	bcf0      	pop	{r4, r5, r6, r7}
  4056aa:	3801      	subs	r0, #1
  4056ac:	4770      	bx	lr
  4056ae:	bf00      	nop

004056b0 <memcpy>:
  4056b0:	4684      	mov	ip, r0
  4056b2:	ea41 0300 	orr.w	r3, r1, r0
  4056b6:	f013 0303 	ands.w	r3, r3, #3
  4056ba:	d16d      	bne.n	405798 <memcpy+0xe8>
  4056bc:	3a40      	subs	r2, #64	; 0x40
  4056be:	d341      	bcc.n	405744 <memcpy+0x94>
  4056c0:	f851 3b04 	ldr.w	r3, [r1], #4
  4056c4:	f840 3b04 	str.w	r3, [r0], #4
  4056c8:	f851 3b04 	ldr.w	r3, [r1], #4
  4056cc:	f840 3b04 	str.w	r3, [r0], #4
  4056d0:	f851 3b04 	ldr.w	r3, [r1], #4
  4056d4:	f840 3b04 	str.w	r3, [r0], #4
  4056d8:	f851 3b04 	ldr.w	r3, [r1], #4
  4056dc:	f840 3b04 	str.w	r3, [r0], #4
  4056e0:	f851 3b04 	ldr.w	r3, [r1], #4
  4056e4:	f840 3b04 	str.w	r3, [r0], #4
  4056e8:	f851 3b04 	ldr.w	r3, [r1], #4
  4056ec:	f840 3b04 	str.w	r3, [r0], #4
  4056f0:	f851 3b04 	ldr.w	r3, [r1], #4
  4056f4:	f840 3b04 	str.w	r3, [r0], #4
  4056f8:	f851 3b04 	ldr.w	r3, [r1], #4
  4056fc:	f840 3b04 	str.w	r3, [r0], #4
  405700:	f851 3b04 	ldr.w	r3, [r1], #4
  405704:	f840 3b04 	str.w	r3, [r0], #4
  405708:	f851 3b04 	ldr.w	r3, [r1], #4
  40570c:	f840 3b04 	str.w	r3, [r0], #4
  405710:	f851 3b04 	ldr.w	r3, [r1], #4
  405714:	f840 3b04 	str.w	r3, [r0], #4
  405718:	f851 3b04 	ldr.w	r3, [r1], #4
  40571c:	f840 3b04 	str.w	r3, [r0], #4
  405720:	f851 3b04 	ldr.w	r3, [r1], #4
  405724:	f840 3b04 	str.w	r3, [r0], #4
  405728:	f851 3b04 	ldr.w	r3, [r1], #4
  40572c:	f840 3b04 	str.w	r3, [r0], #4
  405730:	f851 3b04 	ldr.w	r3, [r1], #4
  405734:	f840 3b04 	str.w	r3, [r0], #4
  405738:	f851 3b04 	ldr.w	r3, [r1], #4
  40573c:	f840 3b04 	str.w	r3, [r0], #4
  405740:	3a40      	subs	r2, #64	; 0x40
  405742:	d2bd      	bcs.n	4056c0 <memcpy+0x10>
  405744:	3230      	adds	r2, #48	; 0x30
  405746:	d311      	bcc.n	40576c <memcpy+0xbc>
  405748:	f851 3b04 	ldr.w	r3, [r1], #4
  40574c:	f840 3b04 	str.w	r3, [r0], #4
  405750:	f851 3b04 	ldr.w	r3, [r1], #4
  405754:	f840 3b04 	str.w	r3, [r0], #4
  405758:	f851 3b04 	ldr.w	r3, [r1], #4
  40575c:	f840 3b04 	str.w	r3, [r0], #4
  405760:	f851 3b04 	ldr.w	r3, [r1], #4
  405764:	f840 3b04 	str.w	r3, [r0], #4
  405768:	3a10      	subs	r2, #16
  40576a:	d2ed      	bcs.n	405748 <memcpy+0x98>
  40576c:	320c      	adds	r2, #12
  40576e:	d305      	bcc.n	40577c <memcpy+0xcc>
  405770:	f851 3b04 	ldr.w	r3, [r1], #4
  405774:	f840 3b04 	str.w	r3, [r0], #4
  405778:	3a04      	subs	r2, #4
  40577a:	d2f9      	bcs.n	405770 <memcpy+0xc0>
  40577c:	3204      	adds	r2, #4
  40577e:	d008      	beq.n	405792 <memcpy+0xe2>
  405780:	07d2      	lsls	r2, r2, #31
  405782:	bf1c      	itt	ne
  405784:	f811 3b01 	ldrbne.w	r3, [r1], #1
  405788:	f800 3b01 	strbne.w	r3, [r0], #1
  40578c:	d301      	bcc.n	405792 <memcpy+0xe2>
  40578e:	880b      	ldrh	r3, [r1, #0]
  405790:	8003      	strh	r3, [r0, #0]
  405792:	4660      	mov	r0, ip
  405794:	4770      	bx	lr
  405796:	bf00      	nop
  405798:	2a08      	cmp	r2, #8
  40579a:	d313      	bcc.n	4057c4 <memcpy+0x114>
  40579c:	078b      	lsls	r3, r1, #30
  40579e:	d08d      	beq.n	4056bc <memcpy+0xc>
  4057a0:	f010 0303 	ands.w	r3, r0, #3
  4057a4:	d08a      	beq.n	4056bc <memcpy+0xc>
  4057a6:	f1c3 0304 	rsb	r3, r3, #4
  4057aa:	1ad2      	subs	r2, r2, r3
  4057ac:	07db      	lsls	r3, r3, #31
  4057ae:	bf1c      	itt	ne
  4057b0:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4057b4:	f800 3b01 	strbne.w	r3, [r0], #1
  4057b8:	d380      	bcc.n	4056bc <memcpy+0xc>
  4057ba:	f831 3b02 	ldrh.w	r3, [r1], #2
  4057be:	f820 3b02 	strh.w	r3, [r0], #2
  4057c2:	e77b      	b.n	4056bc <memcpy+0xc>
  4057c4:	3a04      	subs	r2, #4
  4057c6:	d3d9      	bcc.n	40577c <memcpy+0xcc>
  4057c8:	3a01      	subs	r2, #1
  4057ca:	f811 3b01 	ldrb.w	r3, [r1], #1
  4057ce:	f800 3b01 	strb.w	r3, [r0], #1
  4057d2:	d2f9      	bcs.n	4057c8 <memcpy+0x118>
  4057d4:	780b      	ldrb	r3, [r1, #0]
  4057d6:	7003      	strb	r3, [r0, #0]
  4057d8:	784b      	ldrb	r3, [r1, #1]
  4057da:	7043      	strb	r3, [r0, #1]
  4057dc:	788b      	ldrb	r3, [r1, #2]
  4057de:	7083      	strb	r3, [r0, #2]
  4057e0:	4660      	mov	r0, ip
  4057e2:	4770      	bx	lr

004057e4 <memmove>:
  4057e4:	4288      	cmp	r0, r1
  4057e6:	b5f0      	push	{r4, r5, r6, r7, lr}
  4057e8:	d90d      	bls.n	405806 <memmove+0x22>
  4057ea:	188b      	adds	r3, r1, r2
  4057ec:	4298      	cmp	r0, r3
  4057ee:	d20a      	bcs.n	405806 <memmove+0x22>
  4057f0:	1884      	adds	r4, r0, r2
  4057f2:	2a00      	cmp	r2, #0
  4057f4:	d051      	beq.n	40589a <memmove+0xb6>
  4057f6:	4622      	mov	r2, r4
  4057f8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  4057fc:	f802 4d01 	strb.w	r4, [r2, #-1]!
  405800:	4299      	cmp	r1, r3
  405802:	d1f9      	bne.n	4057f8 <memmove+0x14>
  405804:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405806:	2a0f      	cmp	r2, #15
  405808:	d948      	bls.n	40589c <memmove+0xb8>
  40580a:	ea41 0300 	orr.w	r3, r1, r0
  40580e:	079b      	lsls	r3, r3, #30
  405810:	d146      	bne.n	4058a0 <memmove+0xbc>
  405812:	f100 0410 	add.w	r4, r0, #16
  405816:	f101 0310 	add.w	r3, r1, #16
  40581a:	4615      	mov	r5, r2
  40581c:	f853 6c10 	ldr.w	r6, [r3, #-16]
  405820:	f844 6c10 	str.w	r6, [r4, #-16]
  405824:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  405828:	f844 6c0c 	str.w	r6, [r4, #-12]
  40582c:	f853 6c08 	ldr.w	r6, [r3, #-8]
  405830:	f844 6c08 	str.w	r6, [r4, #-8]
  405834:	3d10      	subs	r5, #16
  405836:	f853 6c04 	ldr.w	r6, [r3, #-4]
  40583a:	f844 6c04 	str.w	r6, [r4, #-4]
  40583e:	2d0f      	cmp	r5, #15
  405840:	f103 0310 	add.w	r3, r3, #16
  405844:	f104 0410 	add.w	r4, r4, #16
  405848:	d8e8      	bhi.n	40581c <memmove+0x38>
  40584a:	f1a2 0310 	sub.w	r3, r2, #16
  40584e:	f023 030f 	bic.w	r3, r3, #15
  405852:	f002 0e0f 	and.w	lr, r2, #15
  405856:	3310      	adds	r3, #16
  405858:	f1be 0f03 	cmp.w	lr, #3
  40585c:	4419      	add	r1, r3
  40585e:	4403      	add	r3, r0
  405860:	d921      	bls.n	4058a6 <memmove+0xc2>
  405862:	1f1e      	subs	r6, r3, #4
  405864:	460d      	mov	r5, r1
  405866:	4674      	mov	r4, lr
  405868:	3c04      	subs	r4, #4
  40586a:	f855 7b04 	ldr.w	r7, [r5], #4
  40586e:	f846 7f04 	str.w	r7, [r6, #4]!
  405872:	2c03      	cmp	r4, #3
  405874:	d8f8      	bhi.n	405868 <memmove+0x84>
  405876:	f1ae 0404 	sub.w	r4, lr, #4
  40587a:	f024 0403 	bic.w	r4, r4, #3
  40587e:	3404      	adds	r4, #4
  405880:	4421      	add	r1, r4
  405882:	4423      	add	r3, r4
  405884:	f002 0203 	and.w	r2, r2, #3
  405888:	b162      	cbz	r2, 4058a4 <memmove+0xc0>
  40588a:	3b01      	subs	r3, #1
  40588c:	440a      	add	r2, r1
  40588e:	f811 4b01 	ldrb.w	r4, [r1], #1
  405892:	f803 4f01 	strb.w	r4, [r3, #1]!
  405896:	428a      	cmp	r2, r1
  405898:	d1f9      	bne.n	40588e <memmove+0xaa>
  40589a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40589c:	4603      	mov	r3, r0
  40589e:	e7f3      	b.n	405888 <memmove+0xa4>
  4058a0:	4603      	mov	r3, r0
  4058a2:	e7f2      	b.n	40588a <memmove+0xa6>
  4058a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4058a6:	4672      	mov	r2, lr
  4058a8:	e7ee      	b.n	405888 <memmove+0xa4>
  4058aa:	bf00      	nop

004058ac <__malloc_lock>:
  4058ac:	4801      	ldr	r0, [pc, #4]	; (4058b4 <__malloc_lock+0x8>)
  4058ae:	f7ff bb61 	b.w	404f74 <__retarget_lock_acquire_recursive>
  4058b2:	bf00      	nop
  4058b4:	20000e9c 	.word	0x20000e9c

004058b8 <__malloc_unlock>:
  4058b8:	4801      	ldr	r0, [pc, #4]	; (4058c0 <__malloc_unlock+0x8>)
  4058ba:	f7ff bb5d 	b.w	404f78 <__retarget_lock_release_recursive>
  4058be:	bf00      	nop
  4058c0:	20000e9c 	.word	0x20000e9c

004058c4 <_Balloc>:
  4058c4:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  4058c6:	b570      	push	{r4, r5, r6, lr}
  4058c8:	4605      	mov	r5, r0
  4058ca:	460c      	mov	r4, r1
  4058cc:	b14b      	cbz	r3, 4058e2 <_Balloc+0x1e>
  4058ce:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  4058d2:	b180      	cbz	r0, 4058f6 <_Balloc+0x32>
  4058d4:	6802      	ldr	r2, [r0, #0]
  4058d6:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  4058da:	2300      	movs	r3, #0
  4058dc:	6103      	str	r3, [r0, #16]
  4058de:	60c3      	str	r3, [r0, #12]
  4058e0:	bd70      	pop	{r4, r5, r6, pc}
  4058e2:	2221      	movs	r2, #33	; 0x21
  4058e4:	2104      	movs	r1, #4
  4058e6:	f000 fe7b 	bl	4065e0 <_calloc_r>
  4058ea:	64e8      	str	r0, [r5, #76]	; 0x4c
  4058ec:	4603      	mov	r3, r0
  4058ee:	2800      	cmp	r0, #0
  4058f0:	d1ed      	bne.n	4058ce <_Balloc+0xa>
  4058f2:	2000      	movs	r0, #0
  4058f4:	bd70      	pop	{r4, r5, r6, pc}
  4058f6:	2101      	movs	r1, #1
  4058f8:	fa01 f604 	lsl.w	r6, r1, r4
  4058fc:	1d72      	adds	r2, r6, #5
  4058fe:	4628      	mov	r0, r5
  405900:	0092      	lsls	r2, r2, #2
  405902:	f000 fe6d 	bl	4065e0 <_calloc_r>
  405906:	2800      	cmp	r0, #0
  405908:	d0f3      	beq.n	4058f2 <_Balloc+0x2e>
  40590a:	6044      	str	r4, [r0, #4]
  40590c:	6086      	str	r6, [r0, #8]
  40590e:	e7e4      	b.n	4058da <_Balloc+0x16>

00405910 <_Bfree>:
  405910:	b131      	cbz	r1, 405920 <_Bfree+0x10>
  405912:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  405914:	684a      	ldr	r2, [r1, #4]
  405916:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  40591a:	6008      	str	r0, [r1, #0]
  40591c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  405920:	4770      	bx	lr
  405922:	bf00      	nop

00405924 <__multadd>:
  405924:	b5f0      	push	{r4, r5, r6, r7, lr}
  405926:	690c      	ldr	r4, [r1, #16]
  405928:	b083      	sub	sp, #12
  40592a:	460d      	mov	r5, r1
  40592c:	4606      	mov	r6, r0
  40592e:	f101 0e14 	add.w	lr, r1, #20
  405932:	2700      	movs	r7, #0
  405934:	f8de 0000 	ldr.w	r0, [lr]
  405938:	b281      	uxth	r1, r0
  40593a:	fb02 3301 	mla	r3, r2, r1, r3
  40593e:	0c01      	lsrs	r1, r0, #16
  405940:	0c18      	lsrs	r0, r3, #16
  405942:	fb02 0101 	mla	r1, r2, r1, r0
  405946:	b29b      	uxth	r3, r3
  405948:	3701      	adds	r7, #1
  40594a:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  40594e:	42bc      	cmp	r4, r7
  405950:	f84e 3b04 	str.w	r3, [lr], #4
  405954:	ea4f 4311 	mov.w	r3, r1, lsr #16
  405958:	dcec      	bgt.n	405934 <__multadd+0x10>
  40595a:	b13b      	cbz	r3, 40596c <__multadd+0x48>
  40595c:	68aa      	ldr	r2, [r5, #8]
  40595e:	4294      	cmp	r4, r2
  405960:	da07      	bge.n	405972 <__multadd+0x4e>
  405962:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  405966:	3401      	adds	r4, #1
  405968:	6153      	str	r3, [r2, #20]
  40596a:	612c      	str	r4, [r5, #16]
  40596c:	4628      	mov	r0, r5
  40596e:	b003      	add	sp, #12
  405970:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405972:	6869      	ldr	r1, [r5, #4]
  405974:	9301      	str	r3, [sp, #4]
  405976:	3101      	adds	r1, #1
  405978:	4630      	mov	r0, r6
  40597a:	f7ff ffa3 	bl	4058c4 <_Balloc>
  40597e:	692a      	ldr	r2, [r5, #16]
  405980:	3202      	adds	r2, #2
  405982:	f105 010c 	add.w	r1, r5, #12
  405986:	4607      	mov	r7, r0
  405988:	0092      	lsls	r2, r2, #2
  40598a:	300c      	adds	r0, #12
  40598c:	f7ff fe90 	bl	4056b0 <memcpy>
  405990:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  405992:	6869      	ldr	r1, [r5, #4]
  405994:	9b01      	ldr	r3, [sp, #4]
  405996:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  40599a:	6028      	str	r0, [r5, #0]
  40599c:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  4059a0:	463d      	mov	r5, r7
  4059a2:	e7de      	b.n	405962 <__multadd+0x3e>

004059a4 <__hi0bits>:
  4059a4:	0c02      	lsrs	r2, r0, #16
  4059a6:	0412      	lsls	r2, r2, #16
  4059a8:	4603      	mov	r3, r0
  4059aa:	b9b2      	cbnz	r2, 4059da <__hi0bits+0x36>
  4059ac:	0403      	lsls	r3, r0, #16
  4059ae:	2010      	movs	r0, #16
  4059b0:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  4059b4:	bf04      	itt	eq
  4059b6:	021b      	lsleq	r3, r3, #8
  4059b8:	3008      	addeq	r0, #8
  4059ba:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  4059be:	bf04      	itt	eq
  4059c0:	011b      	lsleq	r3, r3, #4
  4059c2:	3004      	addeq	r0, #4
  4059c4:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  4059c8:	bf04      	itt	eq
  4059ca:	009b      	lsleq	r3, r3, #2
  4059cc:	3002      	addeq	r0, #2
  4059ce:	2b00      	cmp	r3, #0
  4059d0:	db02      	blt.n	4059d8 <__hi0bits+0x34>
  4059d2:	005b      	lsls	r3, r3, #1
  4059d4:	d403      	bmi.n	4059de <__hi0bits+0x3a>
  4059d6:	2020      	movs	r0, #32
  4059d8:	4770      	bx	lr
  4059da:	2000      	movs	r0, #0
  4059dc:	e7e8      	b.n	4059b0 <__hi0bits+0xc>
  4059de:	3001      	adds	r0, #1
  4059e0:	4770      	bx	lr
  4059e2:	bf00      	nop

004059e4 <__lo0bits>:
  4059e4:	6803      	ldr	r3, [r0, #0]
  4059e6:	f013 0207 	ands.w	r2, r3, #7
  4059ea:	4601      	mov	r1, r0
  4059ec:	d007      	beq.n	4059fe <__lo0bits+0x1a>
  4059ee:	07da      	lsls	r2, r3, #31
  4059f0:	d421      	bmi.n	405a36 <__lo0bits+0x52>
  4059f2:	0798      	lsls	r0, r3, #30
  4059f4:	d421      	bmi.n	405a3a <__lo0bits+0x56>
  4059f6:	089b      	lsrs	r3, r3, #2
  4059f8:	600b      	str	r3, [r1, #0]
  4059fa:	2002      	movs	r0, #2
  4059fc:	4770      	bx	lr
  4059fe:	b298      	uxth	r0, r3
  405a00:	b198      	cbz	r0, 405a2a <__lo0bits+0x46>
  405a02:	4610      	mov	r0, r2
  405a04:	f013 0fff 	tst.w	r3, #255	; 0xff
  405a08:	bf04      	itt	eq
  405a0a:	0a1b      	lsreq	r3, r3, #8
  405a0c:	3008      	addeq	r0, #8
  405a0e:	071a      	lsls	r2, r3, #28
  405a10:	bf04      	itt	eq
  405a12:	091b      	lsreq	r3, r3, #4
  405a14:	3004      	addeq	r0, #4
  405a16:	079a      	lsls	r2, r3, #30
  405a18:	bf04      	itt	eq
  405a1a:	089b      	lsreq	r3, r3, #2
  405a1c:	3002      	addeq	r0, #2
  405a1e:	07da      	lsls	r2, r3, #31
  405a20:	d407      	bmi.n	405a32 <__lo0bits+0x4e>
  405a22:	085b      	lsrs	r3, r3, #1
  405a24:	d104      	bne.n	405a30 <__lo0bits+0x4c>
  405a26:	2020      	movs	r0, #32
  405a28:	4770      	bx	lr
  405a2a:	0c1b      	lsrs	r3, r3, #16
  405a2c:	2010      	movs	r0, #16
  405a2e:	e7e9      	b.n	405a04 <__lo0bits+0x20>
  405a30:	3001      	adds	r0, #1
  405a32:	600b      	str	r3, [r1, #0]
  405a34:	4770      	bx	lr
  405a36:	2000      	movs	r0, #0
  405a38:	4770      	bx	lr
  405a3a:	085b      	lsrs	r3, r3, #1
  405a3c:	600b      	str	r3, [r1, #0]
  405a3e:	2001      	movs	r0, #1
  405a40:	4770      	bx	lr
  405a42:	bf00      	nop

00405a44 <__i2b>:
  405a44:	b510      	push	{r4, lr}
  405a46:	460c      	mov	r4, r1
  405a48:	2101      	movs	r1, #1
  405a4a:	f7ff ff3b 	bl	4058c4 <_Balloc>
  405a4e:	2201      	movs	r2, #1
  405a50:	6144      	str	r4, [r0, #20]
  405a52:	6102      	str	r2, [r0, #16]
  405a54:	bd10      	pop	{r4, pc}
  405a56:	bf00      	nop

00405a58 <__multiply>:
  405a58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405a5c:	690c      	ldr	r4, [r1, #16]
  405a5e:	6915      	ldr	r5, [r2, #16]
  405a60:	42ac      	cmp	r4, r5
  405a62:	b083      	sub	sp, #12
  405a64:	468b      	mov	fp, r1
  405a66:	4616      	mov	r6, r2
  405a68:	da04      	bge.n	405a74 <__multiply+0x1c>
  405a6a:	4622      	mov	r2, r4
  405a6c:	46b3      	mov	fp, r6
  405a6e:	462c      	mov	r4, r5
  405a70:	460e      	mov	r6, r1
  405a72:	4615      	mov	r5, r2
  405a74:	f8db 3008 	ldr.w	r3, [fp, #8]
  405a78:	f8db 1004 	ldr.w	r1, [fp, #4]
  405a7c:	eb04 0805 	add.w	r8, r4, r5
  405a80:	4598      	cmp	r8, r3
  405a82:	bfc8      	it	gt
  405a84:	3101      	addgt	r1, #1
  405a86:	f7ff ff1d 	bl	4058c4 <_Balloc>
  405a8a:	f100 0914 	add.w	r9, r0, #20
  405a8e:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  405a92:	45d1      	cmp	r9, sl
  405a94:	9000      	str	r0, [sp, #0]
  405a96:	d205      	bcs.n	405aa4 <__multiply+0x4c>
  405a98:	464b      	mov	r3, r9
  405a9a:	2100      	movs	r1, #0
  405a9c:	f843 1b04 	str.w	r1, [r3], #4
  405aa0:	459a      	cmp	sl, r3
  405aa2:	d8fb      	bhi.n	405a9c <__multiply+0x44>
  405aa4:	f106 0c14 	add.w	ip, r6, #20
  405aa8:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  405aac:	f10b 0b14 	add.w	fp, fp, #20
  405ab0:	459c      	cmp	ip, r3
  405ab2:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  405ab6:	d24c      	bcs.n	405b52 <__multiply+0xfa>
  405ab8:	f8cd a004 	str.w	sl, [sp, #4]
  405abc:	469a      	mov	sl, r3
  405abe:	f8dc 5000 	ldr.w	r5, [ip]
  405ac2:	b2af      	uxth	r7, r5
  405ac4:	b1ef      	cbz	r7, 405b02 <__multiply+0xaa>
  405ac6:	2100      	movs	r1, #0
  405ac8:	464d      	mov	r5, r9
  405aca:	465e      	mov	r6, fp
  405acc:	460c      	mov	r4, r1
  405ace:	f856 2b04 	ldr.w	r2, [r6], #4
  405ad2:	6828      	ldr	r0, [r5, #0]
  405ad4:	b293      	uxth	r3, r2
  405ad6:	b281      	uxth	r1, r0
  405ad8:	fb07 1303 	mla	r3, r7, r3, r1
  405adc:	0c12      	lsrs	r2, r2, #16
  405ade:	0c01      	lsrs	r1, r0, #16
  405ae0:	4423      	add	r3, r4
  405ae2:	fb07 1102 	mla	r1, r7, r2, r1
  405ae6:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  405aea:	b29b      	uxth	r3, r3
  405aec:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  405af0:	45b6      	cmp	lr, r6
  405af2:	f845 3b04 	str.w	r3, [r5], #4
  405af6:	ea4f 4411 	mov.w	r4, r1, lsr #16
  405afa:	d8e8      	bhi.n	405ace <__multiply+0x76>
  405afc:	602c      	str	r4, [r5, #0]
  405afe:	f8dc 5000 	ldr.w	r5, [ip]
  405b02:	0c2d      	lsrs	r5, r5, #16
  405b04:	d01d      	beq.n	405b42 <__multiply+0xea>
  405b06:	f8d9 3000 	ldr.w	r3, [r9]
  405b0a:	4648      	mov	r0, r9
  405b0c:	461c      	mov	r4, r3
  405b0e:	4659      	mov	r1, fp
  405b10:	2200      	movs	r2, #0
  405b12:	880e      	ldrh	r6, [r1, #0]
  405b14:	0c24      	lsrs	r4, r4, #16
  405b16:	fb05 4406 	mla	r4, r5, r6, r4
  405b1a:	4422      	add	r2, r4
  405b1c:	b29b      	uxth	r3, r3
  405b1e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  405b22:	f840 3b04 	str.w	r3, [r0], #4
  405b26:	f851 3b04 	ldr.w	r3, [r1], #4
  405b2a:	6804      	ldr	r4, [r0, #0]
  405b2c:	0c1b      	lsrs	r3, r3, #16
  405b2e:	b2a6      	uxth	r6, r4
  405b30:	fb05 6303 	mla	r3, r5, r3, r6
  405b34:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  405b38:	458e      	cmp	lr, r1
  405b3a:	ea4f 4213 	mov.w	r2, r3, lsr #16
  405b3e:	d8e8      	bhi.n	405b12 <__multiply+0xba>
  405b40:	6003      	str	r3, [r0, #0]
  405b42:	f10c 0c04 	add.w	ip, ip, #4
  405b46:	45e2      	cmp	sl, ip
  405b48:	f109 0904 	add.w	r9, r9, #4
  405b4c:	d8b7      	bhi.n	405abe <__multiply+0x66>
  405b4e:	f8dd a004 	ldr.w	sl, [sp, #4]
  405b52:	f1b8 0f00 	cmp.w	r8, #0
  405b56:	dd0b      	ble.n	405b70 <__multiply+0x118>
  405b58:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  405b5c:	f1aa 0a04 	sub.w	sl, sl, #4
  405b60:	b11b      	cbz	r3, 405b6a <__multiply+0x112>
  405b62:	e005      	b.n	405b70 <__multiply+0x118>
  405b64:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  405b68:	b913      	cbnz	r3, 405b70 <__multiply+0x118>
  405b6a:	f1b8 0801 	subs.w	r8, r8, #1
  405b6e:	d1f9      	bne.n	405b64 <__multiply+0x10c>
  405b70:	9800      	ldr	r0, [sp, #0]
  405b72:	f8c0 8010 	str.w	r8, [r0, #16]
  405b76:	b003      	add	sp, #12
  405b78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00405b7c <__pow5mult>:
  405b7c:	f012 0303 	ands.w	r3, r2, #3
  405b80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405b84:	4614      	mov	r4, r2
  405b86:	4607      	mov	r7, r0
  405b88:	d12e      	bne.n	405be8 <__pow5mult+0x6c>
  405b8a:	460d      	mov	r5, r1
  405b8c:	10a4      	asrs	r4, r4, #2
  405b8e:	d01c      	beq.n	405bca <__pow5mult+0x4e>
  405b90:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  405b92:	b396      	cbz	r6, 405bfa <__pow5mult+0x7e>
  405b94:	07e3      	lsls	r3, r4, #31
  405b96:	f04f 0800 	mov.w	r8, #0
  405b9a:	d406      	bmi.n	405baa <__pow5mult+0x2e>
  405b9c:	1064      	asrs	r4, r4, #1
  405b9e:	d014      	beq.n	405bca <__pow5mult+0x4e>
  405ba0:	6830      	ldr	r0, [r6, #0]
  405ba2:	b1a8      	cbz	r0, 405bd0 <__pow5mult+0x54>
  405ba4:	4606      	mov	r6, r0
  405ba6:	07e3      	lsls	r3, r4, #31
  405ba8:	d5f8      	bpl.n	405b9c <__pow5mult+0x20>
  405baa:	4632      	mov	r2, r6
  405bac:	4629      	mov	r1, r5
  405bae:	4638      	mov	r0, r7
  405bb0:	f7ff ff52 	bl	405a58 <__multiply>
  405bb4:	b1b5      	cbz	r5, 405be4 <__pow5mult+0x68>
  405bb6:	686a      	ldr	r2, [r5, #4]
  405bb8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  405bba:	1064      	asrs	r4, r4, #1
  405bbc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  405bc0:	6029      	str	r1, [r5, #0]
  405bc2:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  405bc6:	4605      	mov	r5, r0
  405bc8:	d1ea      	bne.n	405ba0 <__pow5mult+0x24>
  405bca:	4628      	mov	r0, r5
  405bcc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405bd0:	4632      	mov	r2, r6
  405bd2:	4631      	mov	r1, r6
  405bd4:	4638      	mov	r0, r7
  405bd6:	f7ff ff3f 	bl	405a58 <__multiply>
  405bda:	6030      	str	r0, [r6, #0]
  405bdc:	f8c0 8000 	str.w	r8, [r0]
  405be0:	4606      	mov	r6, r0
  405be2:	e7e0      	b.n	405ba6 <__pow5mult+0x2a>
  405be4:	4605      	mov	r5, r0
  405be6:	e7d9      	b.n	405b9c <__pow5mult+0x20>
  405be8:	1e5a      	subs	r2, r3, #1
  405bea:	4d0b      	ldr	r5, [pc, #44]	; (405c18 <__pow5mult+0x9c>)
  405bec:	2300      	movs	r3, #0
  405bee:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  405bf2:	f7ff fe97 	bl	405924 <__multadd>
  405bf6:	4605      	mov	r5, r0
  405bf8:	e7c8      	b.n	405b8c <__pow5mult+0x10>
  405bfa:	2101      	movs	r1, #1
  405bfc:	4638      	mov	r0, r7
  405bfe:	f7ff fe61 	bl	4058c4 <_Balloc>
  405c02:	f240 2171 	movw	r1, #625	; 0x271
  405c06:	2201      	movs	r2, #1
  405c08:	2300      	movs	r3, #0
  405c0a:	6141      	str	r1, [r0, #20]
  405c0c:	6102      	str	r2, [r0, #16]
  405c0e:	4606      	mov	r6, r0
  405c10:	64b8      	str	r0, [r7, #72]	; 0x48
  405c12:	6003      	str	r3, [r0, #0]
  405c14:	e7be      	b.n	405b94 <__pow5mult+0x18>
  405c16:	bf00      	nop
  405c18:	00407dd8 	.word	0x00407dd8

00405c1c <__lshift>:
  405c1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  405c20:	4691      	mov	r9, r2
  405c22:	690a      	ldr	r2, [r1, #16]
  405c24:	688b      	ldr	r3, [r1, #8]
  405c26:	ea4f 1469 	mov.w	r4, r9, asr #5
  405c2a:	eb04 0802 	add.w	r8, r4, r2
  405c2e:	f108 0501 	add.w	r5, r8, #1
  405c32:	429d      	cmp	r5, r3
  405c34:	460e      	mov	r6, r1
  405c36:	4607      	mov	r7, r0
  405c38:	6849      	ldr	r1, [r1, #4]
  405c3a:	dd04      	ble.n	405c46 <__lshift+0x2a>
  405c3c:	005b      	lsls	r3, r3, #1
  405c3e:	429d      	cmp	r5, r3
  405c40:	f101 0101 	add.w	r1, r1, #1
  405c44:	dcfa      	bgt.n	405c3c <__lshift+0x20>
  405c46:	4638      	mov	r0, r7
  405c48:	f7ff fe3c 	bl	4058c4 <_Balloc>
  405c4c:	2c00      	cmp	r4, #0
  405c4e:	f100 0314 	add.w	r3, r0, #20
  405c52:	dd06      	ble.n	405c62 <__lshift+0x46>
  405c54:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  405c58:	2100      	movs	r1, #0
  405c5a:	f843 1b04 	str.w	r1, [r3], #4
  405c5e:	429a      	cmp	r2, r3
  405c60:	d1fb      	bne.n	405c5a <__lshift+0x3e>
  405c62:	6934      	ldr	r4, [r6, #16]
  405c64:	f106 0114 	add.w	r1, r6, #20
  405c68:	f019 091f 	ands.w	r9, r9, #31
  405c6c:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  405c70:	d01d      	beq.n	405cae <__lshift+0x92>
  405c72:	f1c9 0c20 	rsb	ip, r9, #32
  405c76:	2200      	movs	r2, #0
  405c78:	680c      	ldr	r4, [r1, #0]
  405c7a:	fa04 f409 	lsl.w	r4, r4, r9
  405c7e:	4314      	orrs	r4, r2
  405c80:	f843 4b04 	str.w	r4, [r3], #4
  405c84:	f851 2b04 	ldr.w	r2, [r1], #4
  405c88:	458e      	cmp	lr, r1
  405c8a:	fa22 f20c 	lsr.w	r2, r2, ip
  405c8e:	d8f3      	bhi.n	405c78 <__lshift+0x5c>
  405c90:	601a      	str	r2, [r3, #0]
  405c92:	b10a      	cbz	r2, 405c98 <__lshift+0x7c>
  405c94:	f108 0502 	add.w	r5, r8, #2
  405c98:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  405c9a:	6872      	ldr	r2, [r6, #4]
  405c9c:	3d01      	subs	r5, #1
  405c9e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  405ca2:	6105      	str	r5, [r0, #16]
  405ca4:	6031      	str	r1, [r6, #0]
  405ca6:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  405caa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405cae:	3b04      	subs	r3, #4
  405cb0:	f851 2b04 	ldr.w	r2, [r1], #4
  405cb4:	f843 2f04 	str.w	r2, [r3, #4]!
  405cb8:	458e      	cmp	lr, r1
  405cba:	d8f9      	bhi.n	405cb0 <__lshift+0x94>
  405cbc:	e7ec      	b.n	405c98 <__lshift+0x7c>
  405cbe:	bf00      	nop

00405cc0 <__mcmp>:
  405cc0:	b430      	push	{r4, r5}
  405cc2:	690b      	ldr	r3, [r1, #16]
  405cc4:	4605      	mov	r5, r0
  405cc6:	6900      	ldr	r0, [r0, #16]
  405cc8:	1ac0      	subs	r0, r0, r3
  405cca:	d10f      	bne.n	405cec <__mcmp+0x2c>
  405ccc:	009b      	lsls	r3, r3, #2
  405cce:	3514      	adds	r5, #20
  405cd0:	3114      	adds	r1, #20
  405cd2:	4419      	add	r1, r3
  405cd4:	442b      	add	r3, r5
  405cd6:	e001      	b.n	405cdc <__mcmp+0x1c>
  405cd8:	429d      	cmp	r5, r3
  405cda:	d207      	bcs.n	405cec <__mcmp+0x2c>
  405cdc:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  405ce0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  405ce4:	4294      	cmp	r4, r2
  405ce6:	d0f7      	beq.n	405cd8 <__mcmp+0x18>
  405ce8:	d302      	bcc.n	405cf0 <__mcmp+0x30>
  405cea:	2001      	movs	r0, #1
  405cec:	bc30      	pop	{r4, r5}
  405cee:	4770      	bx	lr
  405cf0:	f04f 30ff 	mov.w	r0, #4294967295
  405cf4:	e7fa      	b.n	405cec <__mcmp+0x2c>
  405cf6:	bf00      	nop

00405cf8 <__mdiff>:
  405cf8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405cfc:	690f      	ldr	r7, [r1, #16]
  405cfe:	460e      	mov	r6, r1
  405d00:	6911      	ldr	r1, [r2, #16]
  405d02:	1a7f      	subs	r7, r7, r1
  405d04:	2f00      	cmp	r7, #0
  405d06:	4690      	mov	r8, r2
  405d08:	d117      	bne.n	405d3a <__mdiff+0x42>
  405d0a:	0089      	lsls	r1, r1, #2
  405d0c:	f106 0514 	add.w	r5, r6, #20
  405d10:	f102 0e14 	add.w	lr, r2, #20
  405d14:	186b      	adds	r3, r5, r1
  405d16:	4471      	add	r1, lr
  405d18:	e001      	b.n	405d1e <__mdiff+0x26>
  405d1a:	429d      	cmp	r5, r3
  405d1c:	d25c      	bcs.n	405dd8 <__mdiff+0xe0>
  405d1e:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  405d22:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  405d26:	42a2      	cmp	r2, r4
  405d28:	d0f7      	beq.n	405d1a <__mdiff+0x22>
  405d2a:	d25e      	bcs.n	405dea <__mdiff+0xf2>
  405d2c:	4633      	mov	r3, r6
  405d2e:	462c      	mov	r4, r5
  405d30:	4646      	mov	r6, r8
  405d32:	4675      	mov	r5, lr
  405d34:	4698      	mov	r8, r3
  405d36:	2701      	movs	r7, #1
  405d38:	e005      	b.n	405d46 <__mdiff+0x4e>
  405d3a:	db58      	blt.n	405dee <__mdiff+0xf6>
  405d3c:	f106 0514 	add.w	r5, r6, #20
  405d40:	f108 0414 	add.w	r4, r8, #20
  405d44:	2700      	movs	r7, #0
  405d46:	6871      	ldr	r1, [r6, #4]
  405d48:	f7ff fdbc 	bl	4058c4 <_Balloc>
  405d4c:	f8d8 3010 	ldr.w	r3, [r8, #16]
  405d50:	6936      	ldr	r6, [r6, #16]
  405d52:	60c7      	str	r7, [r0, #12]
  405d54:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  405d58:	46a6      	mov	lr, r4
  405d5a:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  405d5e:	f100 0414 	add.w	r4, r0, #20
  405d62:	2300      	movs	r3, #0
  405d64:	f85e 1b04 	ldr.w	r1, [lr], #4
  405d68:	f855 8b04 	ldr.w	r8, [r5], #4
  405d6c:	b28a      	uxth	r2, r1
  405d6e:	fa13 f388 	uxtah	r3, r3, r8
  405d72:	0c09      	lsrs	r1, r1, #16
  405d74:	1a9a      	subs	r2, r3, r2
  405d76:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  405d7a:	eb03 4322 	add.w	r3, r3, r2, asr #16
  405d7e:	b292      	uxth	r2, r2
  405d80:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  405d84:	45f4      	cmp	ip, lr
  405d86:	f844 2b04 	str.w	r2, [r4], #4
  405d8a:	ea4f 4323 	mov.w	r3, r3, asr #16
  405d8e:	d8e9      	bhi.n	405d64 <__mdiff+0x6c>
  405d90:	42af      	cmp	r7, r5
  405d92:	d917      	bls.n	405dc4 <__mdiff+0xcc>
  405d94:	46a4      	mov	ip, r4
  405d96:	46ae      	mov	lr, r5
  405d98:	f85e 2b04 	ldr.w	r2, [lr], #4
  405d9c:	fa13 f382 	uxtah	r3, r3, r2
  405da0:	1419      	asrs	r1, r3, #16
  405da2:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  405da6:	b29b      	uxth	r3, r3
  405da8:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  405dac:	4577      	cmp	r7, lr
  405dae:	f84c 2b04 	str.w	r2, [ip], #4
  405db2:	ea4f 4321 	mov.w	r3, r1, asr #16
  405db6:	d8ef      	bhi.n	405d98 <__mdiff+0xa0>
  405db8:	43ed      	mvns	r5, r5
  405dba:	442f      	add	r7, r5
  405dbc:	f027 0703 	bic.w	r7, r7, #3
  405dc0:	3704      	adds	r7, #4
  405dc2:	443c      	add	r4, r7
  405dc4:	3c04      	subs	r4, #4
  405dc6:	b922      	cbnz	r2, 405dd2 <__mdiff+0xda>
  405dc8:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  405dcc:	3e01      	subs	r6, #1
  405dce:	2b00      	cmp	r3, #0
  405dd0:	d0fa      	beq.n	405dc8 <__mdiff+0xd0>
  405dd2:	6106      	str	r6, [r0, #16]
  405dd4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405dd8:	2100      	movs	r1, #0
  405dda:	f7ff fd73 	bl	4058c4 <_Balloc>
  405dde:	2201      	movs	r2, #1
  405de0:	2300      	movs	r3, #0
  405de2:	6102      	str	r2, [r0, #16]
  405de4:	6143      	str	r3, [r0, #20]
  405de6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405dea:	4674      	mov	r4, lr
  405dec:	e7ab      	b.n	405d46 <__mdiff+0x4e>
  405dee:	4633      	mov	r3, r6
  405df0:	f106 0414 	add.w	r4, r6, #20
  405df4:	f102 0514 	add.w	r5, r2, #20
  405df8:	4616      	mov	r6, r2
  405dfa:	2701      	movs	r7, #1
  405dfc:	4698      	mov	r8, r3
  405dfe:	e7a2      	b.n	405d46 <__mdiff+0x4e>

00405e00 <__d2b>:
  405e00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405e04:	b082      	sub	sp, #8
  405e06:	2101      	movs	r1, #1
  405e08:	461c      	mov	r4, r3
  405e0a:	f3c3 570a 	ubfx	r7, r3, #20, #11
  405e0e:	4615      	mov	r5, r2
  405e10:	9e08      	ldr	r6, [sp, #32]
  405e12:	f7ff fd57 	bl	4058c4 <_Balloc>
  405e16:	f3c4 0413 	ubfx	r4, r4, #0, #20
  405e1a:	4680      	mov	r8, r0
  405e1c:	b10f      	cbz	r7, 405e22 <__d2b+0x22>
  405e1e:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  405e22:	9401      	str	r4, [sp, #4]
  405e24:	b31d      	cbz	r5, 405e6e <__d2b+0x6e>
  405e26:	a802      	add	r0, sp, #8
  405e28:	f840 5d08 	str.w	r5, [r0, #-8]!
  405e2c:	f7ff fdda 	bl	4059e4 <__lo0bits>
  405e30:	2800      	cmp	r0, #0
  405e32:	d134      	bne.n	405e9e <__d2b+0x9e>
  405e34:	e89d 000c 	ldmia.w	sp, {r2, r3}
  405e38:	f8c8 2014 	str.w	r2, [r8, #20]
  405e3c:	2b00      	cmp	r3, #0
  405e3e:	bf0c      	ite	eq
  405e40:	2101      	moveq	r1, #1
  405e42:	2102      	movne	r1, #2
  405e44:	f8c8 3018 	str.w	r3, [r8, #24]
  405e48:	f8c8 1010 	str.w	r1, [r8, #16]
  405e4c:	b9df      	cbnz	r7, 405e86 <__d2b+0x86>
  405e4e:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  405e52:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  405e56:	6030      	str	r0, [r6, #0]
  405e58:	6918      	ldr	r0, [r3, #16]
  405e5a:	f7ff fda3 	bl	4059a4 <__hi0bits>
  405e5e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405e60:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  405e64:	6018      	str	r0, [r3, #0]
  405e66:	4640      	mov	r0, r8
  405e68:	b002      	add	sp, #8
  405e6a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405e6e:	a801      	add	r0, sp, #4
  405e70:	f7ff fdb8 	bl	4059e4 <__lo0bits>
  405e74:	9b01      	ldr	r3, [sp, #4]
  405e76:	f8c8 3014 	str.w	r3, [r8, #20]
  405e7a:	2101      	movs	r1, #1
  405e7c:	3020      	adds	r0, #32
  405e7e:	f8c8 1010 	str.w	r1, [r8, #16]
  405e82:	2f00      	cmp	r7, #0
  405e84:	d0e3      	beq.n	405e4e <__d2b+0x4e>
  405e86:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405e88:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  405e8c:	4407      	add	r7, r0
  405e8e:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  405e92:	6037      	str	r7, [r6, #0]
  405e94:	6018      	str	r0, [r3, #0]
  405e96:	4640      	mov	r0, r8
  405e98:	b002      	add	sp, #8
  405e9a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405e9e:	e89d 000a 	ldmia.w	sp, {r1, r3}
  405ea2:	f1c0 0220 	rsb	r2, r0, #32
  405ea6:	fa03 f202 	lsl.w	r2, r3, r2
  405eaa:	430a      	orrs	r2, r1
  405eac:	40c3      	lsrs	r3, r0
  405eae:	9301      	str	r3, [sp, #4]
  405eb0:	f8c8 2014 	str.w	r2, [r8, #20]
  405eb4:	e7c2      	b.n	405e3c <__d2b+0x3c>
  405eb6:	bf00      	nop

00405eb8 <_realloc_r>:
  405eb8:	2900      	cmp	r1, #0
  405eba:	f000 8095 	beq.w	405fe8 <_realloc_r+0x130>
  405ebe:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405ec2:	460d      	mov	r5, r1
  405ec4:	4616      	mov	r6, r2
  405ec6:	b083      	sub	sp, #12
  405ec8:	4680      	mov	r8, r0
  405eca:	f106 070b 	add.w	r7, r6, #11
  405ece:	f7ff fced 	bl	4058ac <__malloc_lock>
  405ed2:	f855 ec04 	ldr.w	lr, [r5, #-4]
  405ed6:	2f16      	cmp	r7, #22
  405ed8:	f02e 0403 	bic.w	r4, lr, #3
  405edc:	f1a5 0908 	sub.w	r9, r5, #8
  405ee0:	d83c      	bhi.n	405f5c <_realloc_r+0xa4>
  405ee2:	2210      	movs	r2, #16
  405ee4:	4617      	mov	r7, r2
  405ee6:	42be      	cmp	r6, r7
  405ee8:	d83d      	bhi.n	405f66 <_realloc_r+0xae>
  405eea:	4294      	cmp	r4, r2
  405eec:	da43      	bge.n	405f76 <_realloc_r+0xbe>
  405eee:	4bc4      	ldr	r3, [pc, #784]	; (406200 <_realloc_r+0x348>)
  405ef0:	6899      	ldr	r1, [r3, #8]
  405ef2:	eb09 0004 	add.w	r0, r9, r4
  405ef6:	4288      	cmp	r0, r1
  405ef8:	f000 80b4 	beq.w	406064 <_realloc_r+0x1ac>
  405efc:	6843      	ldr	r3, [r0, #4]
  405efe:	f023 0101 	bic.w	r1, r3, #1
  405f02:	4401      	add	r1, r0
  405f04:	6849      	ldr	r1, [r1, #4]
  405f06:	07c9      	lsls	r1, r1, #31
  405f08:	d54c      	bpl.n	405fa4 <_realloc_r+0xec>
  405f0a:	f01e 0f01 	tst.w	lr, #1
  405f0e:	f000 809b 	beq.w	406048 <_realloc_r+0x190>
  405f12:	4631      	mov	r1, r6
  405f14:	4640      	mov	r0, r8
  405f16:	f7ff f8b1 	bl	40507c <_malloc_r>
  405f1a:	4606      	mov	r6, r0
  405f1c:	2800      	cmp	r0, #0
  405f1e:	d03a      	beq.n	405f96 <_realloc_r+0xde>
  405f20:	f855 3c04 	ldr.w	r3, [r5, #-4]
  405f24:	f023 0301 	bic.w	r3, r3, #1
  405f28:	444b      	add	r3, r9
  405f2a:	f1a0 0208 	sub.w	r2, r0, #8
  405f2e:	429a      	cmp	r2, r3
  405f30:	f000 8121 	beq.w	406176 <_realloc_r+0x2be>
  405f34:	1f22      	subs	r2, r4, #4
  405f36:	2a24      	cmp	r2, #36	; 0x24
  405f38:	f200 8107 	bhi.w	40614a <_realloc_r+0x292>
  405f3c:	2a13      	cmp	r2, #19
  405f3e:	f200 80db 	bhi.w	4060f8 <_realloc_r+0x240>
  405f42:	4603      	mov	r3, r0
  405f44:	462a      	mov	r2, r5
  405f46:	6811      	ldr	r1, [r2, #0]
  405f48:	6019      	str	r1, [r3, #0]
  405f4a:	6851      	ldr	r1, [r2, #4]
  405f4c:	6059      	str	r1, [r3, #4]
  405f4e:	6892      	ldr	r2, [r2, #8]
  405f50:	609a      	str	r2, [r3, #8]
  405f52:	4629      	mov	r1, r5
  405f54:	4640      	mov	r0, r8
  405f56:	f7fe fd4d 	bl	4049f4 <_free_r>
  405f5a:	e01c      	b.n	405f96 <_realloc_r+0xde>
  405f5c:	f027 0707 	bic.w	r7, r7, #7
  405f60:	2f00      	cmp	r7, #0
  405f62:	463a      	mov	r2, r7
  405f64:	dabf      	bge.n	405ee6 <_realloc_r+0x2e>
  405f66:	2600      	movs	r6, #0
  405f68:	230c      	movs	r3, #12
  405f6a:	4630      	mov	r0, r6
  405f6c:	f8c8 3000 	str.w	r3, [r8]
  405f70:	b003      	add	sp, #12
  405f72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405f76:	462e      	mov	r6, r5
  405f78:	1be3      	subs	r3, r4, r7
  405f7a:	2b0f      	cmp	r3, #15
  405f7c:	d81e      	bhi.n	405fbc <_realloc_r+0x104>
  405f7e:	f8d9 3004 	ldr.w	r3, [r9, #4]
  405f82:	f003 0301 	and.w	r3, r3, #1
  405f86:	4323      	orrs	r3, r4
  405f88:	444c      	add	r4, r9
  405f8a:	f8c9 3004 	str.w	r3, [r9, #4]
  405f8e:	6863      	ldr	r3, [r4, #4]
  405f90:	f043 0301 	orr.w	r3, r3, #1
  405f94:	6063      	str	r3, [r4, #4]
  405f96:	4640      	mov	r0, r8
  405f98:	f7ff fc8e 	bl	4058b8 <__malloc_unlock>
  405f9c:	4630      	mov	r0, r6
  405f9e:	b003      	add	sp, #12
  405fa0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405fa4:	f023 0303 	bic.w	r3, r3, #3
  405fa8:	18e1      	adds	r1, r4, r3
  405faa:	4291      	cmp	r1, r2
  405fac:	db1f      	blt.n	405fee <_realloc_r+0x136>
  405fae:	68c3      	ldr	r3, [r0, #12]
  405fb0:	6882      	ldr	r2, [r0, #8]
  405fb2:	462e      	mov	r6, r5
  405fb4:	60d3      	str	r3, [r2, #12]
  405fb6:	460c      	mov	r4, r1
  405fb8:	609a      	str	r2, [r3, #8]
  405fba:	e7dd      	b.n	405f78 <_realloc_r+0xc0>
  405fbc:	f8d9 2004 	ldr.w	r2, [r9, #4]
  405fc0:	eb09 0107 	add.w	r1, r9, r7
  405fc4:	f002 0201 	and.w	r2, r2, #1
  405fc8:	444c      	add	r4, r9
  405fca:	f043 0301 	orr.w	r3, r3, #1
  405fce:	4317      	orrs	r7, r2
  405fd0:	f8c9 7004 	str.w	r7, [r9, #4]
  405fd4:	604b      	str	r3, [r1, #4]
  405fd6:	6863      	ldr	r3, [r4, #4]
  405fd8:	f043 0301 	orr.w	r3, r3, #1
  405fdc:	3108      	adds	r1, #8
  405fde:	6063      	str	r3, [r4, #4]
  405fe0:	4640      	mov	r0, r8
  405fe2:	f7fe fd07 	bl	4049f4 <_free_r>
  405fe6:	e7d6      	b.n	405f96 <_realloc_r+0xde>
  405fe8:	4611      	mov	r1, r2
  405fea:	f7ff b847 	b.w	40507c <_malloc_r>
  405fee:	f01e 0f01 	tst.w	lr, #1
  405ff2:	d18e      	bne.n	405f12 <_realloc_r+0x5a>
  405ff4:	f855 1c08 	ldr.w	r1, [r5, #-8]
  405ff8:	eba9 0a01 	sub.w	sl, r9, r1
  405ffc:	f8da 1004 	ldr.w	r1, [sl, #4]
  406000:	f021 0103 	bic.w	r1, r1, #3
  406004:	440b      	add	r3, r1
  406006:	4423      	add	r3, r4
  406008:	4293      	cmp	r3, r2
  40600a:	db25      	blt.n	406058 <_realloc_r+0x1a0>
  40600c:	68c2      	ldr	r2, [r0, #12]
  40600e:	6881      	ldr	r1, [r0, #8]
  406010:	4656      	mov	r6, sl
  406012:	60ca      	str	r2, [r1, #12]
  406014:	6091      	str	r1, [r2, #8]
  406016:	f8da 100c 	ldr.w	r1, [sl, #12]
  40601a:	f856 0f08 	ldr.w	r0, [r6, #8]!
  40601e:	1f22      	subs	r2, r4, #4
  406020:	2a24      	cmp	r2, #36	; 0x24
  406022:	60c1      	str	r1, [r0, #12]
  406024:	6088      	str	r0, [r1, #8]
  406026:	f200 8094 	bhi.w	406152 <_realloc_r+0x29a>
  40602a:	2a13      	cmp	r2, #19
  40602c:	d96f      	bls.n	40610e <_realloc_r+0x256>
  40602e:	6829      	ldr	r1, [r5, #0]
  406030:	f8ca 1008 	str.w	r1, [sl, #8]
  406034:	6869      	ldr	r1, [r5, #4]
  406036:	f8ca 100c 	str.w	r1, [sl, #12]
  40603a:	2a1b      	cmp	r2, #27
  40603c:	f200 80a2 	bhi.w	406184 <_realloc_r+0x2cc>
  406040:	3508      	adds	r5, #8
  406042:	f10a 0210 	add.w	r2, sl, #16
  406046:	e063      	b.n	406110 <_realloc_r+0x258>
  406048:	f855 3c08 	ldr.w	r3, [r5, #-8]
  40604c:	eba9 0a03 	sub.w	sl, r9, r3
  406050:	f8da 1004 	ldr.w	r1, [sl, #4]
  406054:	f021 0103 	bic.w	r1, r1, #3
  406058:	1863      	adds	r3, r4, r1
  40605a:	4293      	cmp	r3, r2
  40605c:	f6ff af59 	blt.w	405f12 <_realloc_r+0x5a>
  406060:	4656      	mov	r6, sl
  406062:	e7d8      	b.n	406016 <_realloc_r+0x15e>
  406064:	6841      	ldr	r1, [r0, #4]
  406066:	f021 0b03 	bic.w	fp, r1, #3
  40606a:	44a3      	add	fp, r4
  40606c:	f107 0010 	add.w	r0, r7, #16
  406070:	4583      	cmp	fp, r0
  406072:	da56      	bge.n	406122 <_realloc_r+0x26a>
  406074:	f01e 0f01 	tst.w	lr, #1
  406078:	f47f af4b 	bne.w	405f12 <_realloc_r+0x5a>
  40607c:	f855 1c08 	ldr.w	r1, [r5, #-8]
  406080:	eba9 0a01 	sub.w	sl, r9, r1
  406084:	f8da 1004 	ldr.w	r1, [sl, #4]
  406088:	f021 0103 	bic.w	r1, r1, #3
  40608c:	448b      	add	fp, r1
  40608e:	4558      	cmp	r0, fp
  406090:	dce2      	bgt.n	406058 <_realloc_r+0x1a0>
  406092:	4656      	mov	r6, sl
  406094:	f8da 100c 	ldr.w	r1, [sl, #12]
  406098:	f856 0f08 	ldr.w	r0, [r6, #8]!
  40609c:	1f22      	subs	r2, r4, #4
  40609e:	2a24      	cmp	r2, #36	; 0x24
  4060a0:	60c1      	str	r1, [r0, #12]
  4060a2:	6088      	str	r0, [r1, #8]
  4060a4:	f200 808f 	bhi.w	4061c6 <_realloc_r+0x30e>
  4060a8:	2a13      	cmp	r2, #19
  4060aa:	f240 808a 	bls.w	4061c2 <_realloc_r+0x30a>
  4060ae:	6829      	ldr	r1, [r5, #0]
  4060b0:	f8ca 1008 	str.w	r1, [sl, #8]
  4060b4:	6869      	ldr	r1, [r5, #4]
  4060b6:	f8ca 100c 	str.w	r1, [sl, #12]
  4060ba:	2a1b      	cmp	r2, #27
  4060bc:	f200 808a 	bhi.w	4061d4 <_realloc_r+0x31c>
  4060c0:	3508      	adds	r5, #8
  4060c2:	f10a 0210 	add.w	r2, sl, #16
  4060c6:	6829      	ldr	r1, [r5, #0]
  4060c8:	6011      	str	r1, [r2, #0]
  4060ca:	6869      	ldr	r1, [r5, #4]
  4060cc:	6051      	str	r1, [r2, #4]
  4060ce:	68a9      	ldr	r1, [r5, #8]
  4060d0:	6091      	str	r1, [r2, #8]
  4060d2:	eb0a 0107 	add.w	r1, sl, r7
  4060d6:	ebab 0207 	sub.w	r2, fp, r7
  4060da:	f042 0201 	orr.w	r2, r2, #1
  4060de:	6099      	str	r1, [r3, #8]
  4060e0:	604a      	str	r2, [r1, #4]
  4060e2:	f8da 3004 	ldr.w	r3, [sl, #4]
  4060e6:	f003 0301 	and.w	r3, r3, #1
  4060ea:	431f      	orrs	r7, r3
  4060ec:	4640      	mov	r0, r8
  4060ee:	f8ca 7004 	str.w	r7, [sl, #4]
  4060f2:	f7ff fbe1 	bl	4058b8 <__malloc_unlock>
  4060f6:	e751      	b.n	405f9c <_realloc_r+0xe4>
  4060f8:	682b      	ldr	r3, [r5, #0]
  4060fa:	6003      	str	r3, [r0, #0]
  4060fc:	686b      	ldr	r3, [r5, #4]
  4060fe:	6043      	str	r3, [r0, #4]
  406100:	2a1b      	cmp	r2, #27
  406102:	d82d      	bhi.n	406160 <_realloc_r+0x2a8>
  406104:	f100 0308 	add.w	r3, r0, #8
  406108:	f105 0208 	add.w	r2, r5, #8
  40610c:	e71b      	b.n	405f46 <_realloc_r+0x8e>
  40610e:	4632      	mov	r2, r6
  406110:	6829      	ldr	r1, [r5, #0]
  406112:	6011      	str	r1, [r2, #0]
  406114:	6869      	ldr	r1, [r5, #4]
  406116:	6051      	str	r1, [r2, #4]
  406118:	68a9      	ldr	r1, [r5, #8]
  40611a:	6091      	str	r1, [r2, #8]
  40611c:	461c      	mov	r4, r3
  40611e:	46d1      	mov	r9, sl
  406120:	e72a      	b.n	405f78 <_realloc_r+0xc0>
  406122:	eb09 0107 	add.w	r1, r9, r7
  406126:	ebab 0b07 	sub.w	fp, fp, r7
  40612a:	f04b 0201 	orr.w	r2, fp, #1
  40612e:	6099      	str	r1, [r3, #8]
  406130:	604a      	str	r2, [r1, #4]
  406132:	f855 3c04 	ldr.w	r3, [r5, #-4]
  406136:	f003 0301 	and.w	r3, r3, #1
  40613a:	431f      	orrs	r7, r3
  40613c:	4640      	mov	r0, r8
  40613e:	f845 7c04 	str.w	r7, [r5, #-4]
  406142:	f7ff fbb9 	bl	4058b8 <__malloc_unlock>
  406146:	462e      	mov	r6, r5
  406148:	e728      	b.n	405f9c <_realloc_r+0xe4>
  40614a:	4629      	mov	r1, r5
  40614c:	f7ff fb4a 	bl	4057e4 <memmove>
  406150:	e6ff      	b.n	405f52 <_realloc_r+0x9a>
  406152:	4629      	mov	r1, r5
  406154:	4630      	mov	r0, r6
  406156:	461c      	mov	r4, r3
  406158:	46d1      	mov	r9, sl
  40615a:	f7ff fb43 	bl	4057e4 <memmove>
  40615e:	e70b      	b.n	405f78 <_realloc_r+0xc0>
  406160:	68ab      	ldr	r3, [r5, #8]
  406162:	6083      	str	r3, [r0, #8]
  406164:	68eb      	ldr	r3, [r5, #12]
  406166:	60c3      	str	r3, [r0, #12]
  406168:	2a24      	cmp	r2, #36	; 0x24
  40616a:	d017      	beq.n	40619c <_realloc_r+0x2e4>
  40616c:	f100 0310 	add.w	r3, r0, #16
  406170:	f105 0210 	add.w	r2, r5, #16
  406174:	e6e7      	b.n	405f46 <_realloc_r+0x8e>
  406176:	f850 3c04 	ldr.w	r3, [r0, #-4]
  40617a:	f023 0303 	bic.w	r3, r3, #3
  40617e:	441c      	add	r4, r3
  406180:	462e      	mov	r6, r5
  406182:	e6f9      	b.n	405f78 <_realloc_r+0xc0>
  406184:	68a9      	ldr	r1, [r5, #8]
  406186:	f8ca 1010 	str.w	r1, [sl, #16]
  40618a:	68e9      	ldr	r1, [r5, #12]
  40618c:	f8ca 1014 	str.w	r1, [sl, #20]
  406190:	2a24      	cmp	r2, #36	; 0x24
  406192:	d00c      	beq.n	4061ae <_realloc_r+0x2f6>
  406194:	3510      	adds	r5, #16
  406196:	f10a 0218 	add.w	r2, sl, #24
  40619a:	e7b9      	b.n	406110 <_realloc_r+0x258>
  40619c:	692b      	ldr	r3, [r5, #16]
  40619e:	6103      	str	r3, [r0, #16]
  4061a0:	696b      	ldr	r3, [r5, #20]
  4061a2:	6143      	str	r3, [r0, #20]
  4061a4:	f105 0218 	add.w	r2, r5, #24
  4061a8:	f100 0318 	add.w	r3, r0, #24
  4061ac:	e6cb      	b.n	405f46 <_realloc_r+0x8e>
  4061ae:	692a      	ldr	r2, [r5, #16]
  4061b0:	f8ca 2018 	str.w	r2, [sl, #24]
  4061b4:	696a      	ldr	r2, [r5, #20]
  4061b6:	f8ca 201c 	str.w	r2, [sl, #28]
  4061ba:	3518      	adds	r5, #24
  4061bc:	f10a 0220 	add.w	r2, sl, #32
  4061c0:	e7a6      	b.n	406110 <_realloc_r+0x258>
  4061c2:	4632      	mov	r2, r6
  4061c4:	e77f      	b.n	4060c6 <_realloc_r+0x20e>
  4061c6:	4629      	mov	r1, r5
  4061c8:	4630      	mov	r0, r6
  4061ca:	9301      	str	r3, [sp, #4]
  4061cc:	f7ff fb0a 	bl	4057e4 <memmove>
  4061d0:	9b01      	ldr	r3, [sp, #4]
  4061d2:	e77e      	b.n	4060d2 <_realloc_r+0x21a>
  4061d4:	68a9      	ldr	r1, [r5, #8]
  4061d6:	f8ca 1010 	str.w	r1, [sl, #16]
  4061da:	68e9      	ldr	r1, [r5, #12]
  4061dc:	f8ca 1014 	str.w	r1, [sl, #20]
  4061e0:	2a24      	cmp	r2, #36	; 0x24
  4061e2:	d003      	beq.n	4061ec <_realloc_r+0x334>
  4061e4:	3510      	adds	r5, #16
  4061e6:	f10a 0218 	add.w	r2, sl, #24
  4061ea:	e76c      	b.n	4060c6 <_realloc_r+0x20e>
  4061ec:	692a      	ldr	r2, [r5, #16]
  4061ee:	f8ca 2018 	str.w	r2, [sl, #24]
  4061f2:	696a      	ldr	r2, [r5, #20]
  4061f4:	f8ca 201c 	str.w	r2, [sl, #28]
  4061f8:	3518      	adds	r5, #24
  4061fa:	f10a 0220 	add.w	r2, sl, #32
  4061fe:	e762      	b.n	4060c6 <_realloc_r+0x20e>
  406200:	200005d0 	.word	0x200005d0

00406204 <lflush>:
  406204:	8983      	ldrh	r3, [r0, #12]
  406206:	f003 0309 	and.w	r3, r3, #9
  40620a:	2b09      	cmp	r3, #9
  40620c:	d001      	beq.n	406212 <lflush+0xe>
  40620e:	2000      	movs	r0, #0
  406210:	4770      	bx	lr
  406212:	f7fe bb0d 	b.w	404830 <fflush>
  406216:	bf00      	nop

00406218 <__srefill_r>:
  406218:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40621a:	460c      	mov	r4, r1
  40621c:	4605      	mov	r5, r0
  40621e:	b110      	cbz	r0, 406226 <__srefill_r+0xe>
  406220:	6b83      	ldr	r3, [r0, #56]	; 0x38
  406222:	2b00      	cmp	r3, #0
  406224:	d045      	beq.n	4062b2 <__srefill_r+0x9a>
  406226:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40622a:	b29a      	uxth	r2, r3
  40622c:	0497      	lsls	r7, r2, #18
  40622e:	d407      	bmi.n	406240 <__srefill_r+0x28>
  406230:	6e62      	ldr	r2, [r4, #100]	; 0x64
  406232:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  406236:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  40623a:	6662      	str	r2, [r4, #100]	; 0x64
  40623c:	81a3      	strh	r3, [r4, #12]
  40623e:	b29a      	uxth	r2, r3
  406240:	2100      	movs	r1, #0
  406242:	0696      	lsls	r6, r2, #26
  406244:	6061      	str	r1, [r4, #4]
  406246:	d431      	bmi.n	4062ac <__srefill_r+0x94>
  406248:	0750      	lsls	r0, r2, #29
  40624a:	d522      	bpl.n	406292 <__srefill_r+0x7a>
  40624c:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40624e:	b161      	cbz	r1, 40626a <__srefill_r+0x52>
  406250:	f104 0340 	add.w	r3, r4, #64	; 0x40
  406254:	4299      	cmp	r1, r3
  406256:	d002      	beq.n	40625e <__srefill_r+0x46>
  406258:	4628      	mov	r0, r5
  40625a:	f7fe fbcb 	bl	4049f4 <_free_r>
  40625e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  406260:	6063      	str	r3, [r4, #4]
  406262:	2000      	movs	r0, #0
  406264:	6320      	str	r0, [r4, #48]	; 0x30
  406266:	2b00      	cmp	r3, #0
  406268:	d13f      	bne.n	4062ea <__srefill_r+0xd2>
  40626a:	6923      	ldr	r3, [r4, #16]
  40626c:	2b00      	cmp	r3, #0
  40626e:	d04c      	beq.n	40630a <__srefill_r+0xf2>
  406270:	f9b4 700c 	ldrsh.w	r7, [r4, #12]
  406274:	b2be      	uxth	r6, r7
  406276:	07b3      	lsls	r3, r6, #30
  406278:	d11e      	bne.n	4062b8 <__srefill_r+0xa0>
  40627a:	6922      	ldr	r2, [r4, #16]
  40627c:	6022      	str	r2, [r4, #0]
  40627e:	4628      	mov	r0, r5
  406280:	6963      	ldr	r3, [r4, #20]
  406282:	6a25      	ldr	r5, [r4, #32]
  406284:	69e1      	ldr	r1, [r4, #28]
  406286:	47a8      	blx	r5
  406288:	2800      	cmp	r0, #0
  40628a:	6060      	str	r0, [r4, #4]
  40628c:	dd09      	ble.n	4062a2 <__srefill_r+0x8a>
  40628e:	2000      	movs	r0, #0
  406290:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  406292:	06d1      	lsls	r1, r2, #27
  406294:	d53e      	bpl.n	406314 <__srefill_r+0xfc>
  406296:	0712      	lsls	r2, r2, #28
  406298:	d42a      	bmi.n	4062f0 <__srefill_r+0xd8>
  40629a:	f043 0304 	orr.w	r3, r3, #4
  40629e:	81a3      	strh	r3, [r4, #12]
  4062a0:	e7e3      	b.n	40626a <__srefill_r+0x52>
  4062a2:	89a3      	ldrh	r3, [r4, #12]
  4062a4:	d119      	bne.n	4062da <__srefill_r+0xc2>
  4062a6:	f043 0320 	orr.w	r3, r3, #32
  4062aa:	81a3      	strh	r3, [r4, #12]
  4062ac:	f04f 30ff 	mov.w	r0, #4294967295
  4062b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4062b2:	f7fe fafd 	bl	4048b0 <__sinit>
  4062b6:	e7b6      	b.n	406226 <__srefill_r+0xe>
  4062b8:	4b1a      	ldr	r3, [pc, #104]	; (406324 <__srefill_r+0x10c>)
  4062ba:	491b      	ldr	r1, [pc, #108]	; (406328 <__srefill_r+0x110>)
  4062bc:	6818      	ldr	r0, [r3, #0]
  4062be:	2301      	movs	r3, #1
  4062c0:	81a3      	strh	r3, [r4, #12]
  4062c2:	f006 0609 	and.w	r6, r6, #9
  4062c6:	f7fe fdf3 	bl	404eb0 <_fwalk>
  4062ca:	2e09      	cmp	r6, #9
  4062cc:	81a7      	strh	r7, [r4, #12]
  4062ce:	d1d4      	bne.n	40627a <__srefill_r+0x62>
  4062d0:	4621      	mov	r1, r4
  4062d2:	4628      	mov	r0, r5
  4062d4:	f7fe f9e2 	bl	40469c <__sflush_r>
  4062d8:	e7cf      	b.n	40627a <__srefill_r+0x62>
  4062da:	2200      	movs	r2, #0
  4062dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4062e0:	81a3      	strh	r3, [r4, #12]
  4062e2:	6062      	str	r2, [r4, #4]
  4062e4:	f04f 30ff 	mov.w	r0, #4294967295
  4062e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4062ea:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  4062ec:	6023      	str	r3, [r4, #0]
  4062ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4062f0:	4621      	mov	r1, r4
  4062f2:	4628      	mov	r0, r5
  4062f4:	f7fe fa72 	bl	4047dc <_fflush_r>
  4062f8:	2800      	cmp	r0, #0
  4062fa:	d1d7      	bne.n	4062ac <__srefill_r+0x94>
  4062fc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406300:	60a0      	str	r0, [r4, #8]
  406302:	61a0      	str	r0, [r4, #24]
  406304:	f023 0308 	bic.w	r3, r3, #8
  406308:	e7c7      	b.n	40629a <__srefill_r+0x82>
  40630a:	4621      	mov	r1, r4
  40630c:	4628      	mov	r0, r5
  40630e:	f7fe fe63 	bl	404fd8 <__smakebuf_r>
  406312:	e7ad      	b.n	406270 <__srefill_r+0x58>
  406314:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406318:	2209      	movs	r2, #9
  40631a:	602a      	str	r2, [r5, #0]
  40631c:	f04f 30ff 	mov.w	r0, #4294967295
  406320:	81a3      	strh	r3, [r4, #12]
  406322:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  406324:	00407c5c 	.word	0x00407c5c
  406328:	00406205 	.word	0x00406205

0040632c <_sbrk_r>:
  40632c:	b538      	push	{r3, r4, r5, lr}
  40632e:	4c07      	ldr	r4, [pc, #28]	; (40634c <_sbrk_r+0x20>)
  406330:	2300      	movs	r3, #0
  406332:	4605      	mov	r5, r0
  406334:	4608      	mov	r0, r1
  406336:	6023      	str	r3, [r4, #0]
  406338:	f7fb f8f2 	bl	401520 <_sbrk>
  40633c:	1c43      	adds	r3, r0, #1
  40633e:	d000      	beq.n	406342 <_sbrk_r+0x16>
  406340:	bd38      	pop	{r3, r4, r5, pc}
  406342:	6823      	ldr	r3, [r4, #0]
  406344:	2b00      	cmp	r3, #0
  406346:	d0fb      	beq.n	406340 <_sbrk_r+0x14>
  406348:	602b      	str	r3, [r5, #0]
  40634a:	bd38      	pop	{r3, r4, r5, pc}
  40634c:	20000eb0 	.word	0x20000eb0

00406350 <__sread>:
  406350:	b510      	push	{r4, lr}
  406352:	460c      	mov	r4, r1
  406354:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406358:	f000 fa22 	bl	4067a0 <_read_r>
  40635c:	2800      	cmp	r0, #0
  40635e:	db03      	blt.n	406368 <__sread+0x18>
  406360:	6d23      	ldr	r3, [r4, #80]	; 0x50
  406362:	4403      	add	r3, r0
  406364:	6523      	str	r3, [r4, #80]	; 0x50
  406366:	bd10      	pop	{r4, pc}
  406368:	89a3      	ldrh	r3, [r4, #12]
  40636a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  40636e:	81a3      	strh	r3, [r4, #12]
  406370:	bd10      	pop	{r4, pc}
  406372:	bf00      	nop

00406374 <__swrite>:
  406374:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406378:	4616      	mov	r6, r2
  40637a:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  40637e:	461f      	mov	r7, r3
  406380:	05d3      	lsls	r3, r2, #23
  406382:	460c      	mov	r4, r1
  406384:	4605      	mov	r5, r0
  406386:	d507      	bpl.n	406398 <__swrite+0x24>
  406388:	2200      	movs	r2, #0
  40638a:	2302      	movs	r3, #2
  40638c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406390:	f000 f9f0 	bl	406774 <_lseek_r>
  406394:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  406398:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  40639c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  4063a0:	81a2      	strh	r2, [r4, #12]
  4063a2:	463b      	mov	r3, r7
  4063a4:	4632      	mov	r2, r6
  4063a6:	4628      	mov	r0, r5
  4063a8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4063ac:	f000 b8a0 	b.w	4064f0 <_write_r>

004063b0 <__sseek>:
  4063b0:	b510      	push	{r4, lr}
  4063b2:	460c      	mov	r4, r1
  4063b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4063b8:	f000 f9dc 	bl	406774 <_lseek_r>
  4063bc:	89a3      	ldrh	r3, [r4, #12]
  4063be:	1c42      	adds	r2, r0, #1
  4063c0:	bf0e      	itee	eq
  4063c2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  4063c6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  4063ca:	6520      	strne	r0, [r4, #80]	; 0x50
  4063cc:	81a3      	strh	r3, [r4, #12]
  4063ce:	bd10      	pop	{r4, pc}

004063d0 <__sclose>:
  4063d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4063d4:	f000 b934 	b.w	406640 <_close_r>

004063d8 <__ssprint_r>:
  4063d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4063dc:	6893      	ldr	r3, [r2, #8]
  4063de:	b083      	sub	sp, #12
  4063e0:	4690      	mov	r8, r2
  4063e2:	2b00      	cmp	r3, #0
  4063e4:	d070      	beq.n	4064c8 <__ssprint_r+0xf0>
  4063e6:	4682      	mov	sl, r0
  4063e8:	460c      	mov	r4, r1
  4063ea:	6817      	ldr	r7, [r2, #0]
  4063ec:	688d      	ldr	r5, [r1, #8]
  4063ee:	6808      	ldr	r0, [r1, #0]
  4063f0:	e042      	b.n	406478 <__ssprint_r+0xa0>
  4063f2:	89a3      	ldrh	r3, [r4, #12]
  4063f4:	f413 6f90 	tst.w	r3, #1152	; 0x480
  4063f8:	d02e      	beq.n	406458 <__ssprint_r+0x80>
  4063fa:	6965      	ldr	r5, [r4, #20]
  4063fc:	6921      	ldr	r1, [r4, #16]
  4063fe:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  406402:	eba0 0b01 	sub.w	fp, r0, r1
  406406:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  40640a:	f10b 0001 	add.w	r0, fp, #1
  40640e:	106d      	asrs	r5, r5, #1
  406410:	4430      	add	r0, r6
  406412:	42a8      	cmp	r0, r5
  406414:	462a      	mov	r2, r5
  406416:	bf84      	itt	hi
  406418:	4605      	movhi	r5, r0
  40641a:	462a      	movhi	r2, r5
  40641c:	055b      	lsls	r3, r3, #21
  40641e:	d538      	bpl.n	406492 <__ssprint_r+0xba>
  406420:	4611      	mov	r1, r2
  406422:	4650      	mov	r0, sl
  406424:	f7fe fe2a 	bl	40507c <_malloc_r>
  406428:	2800      	cmp	r0, #0
  40642a:	d03c      	beq.n	4064a6 <__ssprint_r+0xce>
  40642c:	465a      	mov	r2, fp
  40642e:	6921      	ldr	r1, [r4, #16]
  406430:	9001      	str	r0, [sp, #4]
  406432:	f7ff f93d 	bl	4056b0 <memcpy>
  406436:	89a2      	ldrh	r2, [r4, #12]
  406438:	9b01      	ldr	r3, [sp, #4]
  40643a:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  40643e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  406442:	81a2      	strh	r2, [r4, #12]
  406444:	eba5 020b 	sub.w	r2, r5, fp
  406448:	eb03 000b 	add.w	r0, r3, fp
  40644c:	6165      	str	r5, [r4, #20]
  40644e:	6123      	str	r3, [r4, #16]
  406450:	6020      	str	r0, [r4, #0]
  406452:	60a2      	str	r2, [r4, #8]
  406454:	4635      	mov	r5, r6
  406456:	46b3      	mov	fp, r6
  406458:	465a      	mov	r2, fp
  40645a:	4649      	mov	r1, r9
  40645c:	f7ff f9c2 	bl	4057e4 <memmove>
  406460:	f8d8 3008 	ldr.w	r3, [r8, #8]
  406464:	68a2      	ldr	r2, [r4, #8]
  406466:	6820      	ldr	r0, [r4, #0]
  406468:	1b55      	subs	r5, r2, r5
  40646a:	4458      	add	r0, fp
  40646c:	1b9e      	subs	r6, r3, r6
  40646e:	60a5      	str	r5, [r4, #8]
  406470:	6020      	str	r0, [r4, #0]
  406472:	f8c8 6008 	str.w	r6, [r8, #8]
  406476:	b33e      	cbz	r6, 4064c8 <__ssprint_r+0xf0>
  406478:	687e      	ldr	r6, [r7, #4]
  40647a:	463b      	mov	r3, r7
  40647c:	3708      	adds	r7, #8
  40647e:	2e00      	cmp	r6, #0
  406480:	d0fa      	beq.n	406478 <__ssprint_r+0xa0>
  406482:	42ae      	cmp	r6, r5
  406484:	f8d3 9000 	ldr.w	r9, [r3]
  406488:	46ab      	mov	fp, r5
  40648a:	d2b2      	bcs.n	4063f2 <__ssprint_r+0x1a>
  40648c:	4635      	mov	r5, r6
  40648e:	46b3      	mov	fp, r6
  406490:	e7e2      	b.n	406458 <__ssprint_r+0x80>
  406492:	4650      	mov	r0, sl
  406494:	f7ff fd10 	bl	405eb8 <_realloc_r>
  406498:	4603      	mov	r3, r0
  40649a:	2800      	cmp	r0, #0
  40649c:	d1d2      	bne.n	406444 <__ssprint_r+0x6c>
  40649e:	6921      	ldr	r1, [r4, #16]
  4064a0:	4650      	mov	r0, sl
  4064a2:	f7fe faa7 	bl	4049f4 <_free_r>
  4064a6:	230c      	movs	r3, #12
  4064a8:	f8ca 3000 	str.w	r3, [sl]
  4064ac:	89a3      	ldrh	r3, [r4, #12]
  4064ae:	2200      	movs	r2, #0
  4064b0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4064b4:	f04f 30ff 	mov.w	r0, #4294967295
  4064b8:	81a3      	strh	r3, [r4, #12]
  4064ba:	f8c8 2008 	str.w	r2, [r8, #8]
  4064be:	f8c8 2004 	str.w	r2, [r8, #4]
  4064c2:	b003      	add	sp, #12
  4064c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4064c8:	2000      	movs	r0, #0
  4064ca:	f8c8 0004 	str.w	r0, [r8, #4]
  4064ce:	b003      	add	sp, #12
  4064d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

004064d4 <__ascii_wctomb>:
  4064d4:	b121      	cbz	r1, 4064e0 <__ascii_wctomb+0xc>
  4064d6:	2aff      	cmp	r2, #255	; 0xff
  4064d8:	d804      	bhi.n	4064e4 <__ascii_wctomb+0x10>
  4064da:	700a      	strb	r2, [r1, #0]
  4064dc:	2001      	movs	r0, #1
  4064de:	4770      	bx	lr
  4064e0:	4608      	mov	r0, r1
  4064e2:	4770      	bx	lr
  4064e4:	238a      	movs	r3, #138	; 0x8a
  4064e6:	6003      	str	r3, [r0, #0]
  4064e8:	f04f 30ff 	mov.w	r0, #4294967295
  4064ec:	4770      	bx	lr
  4064ee:	bf00      	nop

004064f0 <_write_r>:
  4064f0:	b570      	push	{r4, r5, r6, lr}
  4064f2:	460d      	mov	r5, r1
  4064f4:	4c08      	ldr	r4, [pc, #32]	; (406518 <_write_r+0x28>)
  4064f6:	4611      	mov	r1, r2
  4064f8:	4606      	mov	r6, r0
  4064fa:	461a      	mov	r2, r3
  4064fc:	4628      	mov	r0, r5
  4064fe:	2300      	movs	r3, #0
  406500:	6023      	str	r3, [r4, #0]
  406502:	f7fa fb31 	bl	400b68 <_write>
  406506:	1c43      	adds	r3, r0, #1
  406508:	d000      	beq.n	40650c <_write_r+0x1c>
  40650a:	bd70      	pop	{r4, r5, r6, pc}
  40650c:	6823      	ldr	r3, [r4, #0]
  40650e:	2b00      	cmp	r3, #0
  406510:	d0fb      	beq.n	40650a <_write_r+0x1a>
  406512:	6033      	str	r3, [r6, #0]
  406514:	bd70      	pop	{r4, r5, r6, pc}
  406516:	bf00      	nop
  406518:	20000eb0 	.word	0x20000eb0

0040651c <__register_exitproc>:
  40651c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  406520:	4d2c      	ldr	r5, [pc, #176]	; (4065d4 <__register_exitproc+0xb8>)
  406522:	4606      	mov	r6, r0
  406524:	6828      	ldr	r0, [r5, #0]
  406526:	4698      	mov	r8, r3
  406528:	460f      	mov	r7, r1
  40652a:	4691      	mov	r9, r2
  40652c:	f7fe fd22 	bl	404f74 <__retarget_lock_acquire_recursive>
  406530:	4b29      	ldr	r3, [pc, #164]	; (4065d8 <__register_exitproc+0xbc>)
  406532:	681c      	ldr	r4, [r3, #0]
  406534:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  406538:	2b00      	cmp	r3, #0
  40653a:	d03e      	beq.n	4065ba <__register_exitproc+0x9e>
  40653c:	685a      	ldr	r2, [r3, #4]
  40653e:	2a1f      	cmp	r2, #31
  406540:	dc1c      	bgt.n	40657c <__register_exitproc+0x60>
  406542:	f102 0e01 	add.w	lr, r2, #1
  406546:	b176      	cbz	r6, 406566 <__register_exitproc+0x4a>
  406548:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  40654c:	2401      	movs	r4, #1
  40654e:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  406552:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  406556:	4094      	lsls	r4, r2
  406558:	4320      	orrs	r0, r4
  40655a:	2e02      	cmp	r6, #2
  40655c:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  406560:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  406564:	d023      	beq.n	4065ae <__register_exitproc+0x92>
  406566:	3202      	adds	r2, #2
  406568:	f8c3 e004 	str.w	lr, [r3, #4]
  40656c:	6828      	ldr	r0, [r5, #0]
  40656e:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  406572:	f7fe fd01 	bl	404f78 <__retarget_lock_release_recursive>
  406576:	2000      	movs	r0, #0
  406578:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40657c:	4b17      	ldr	r3, [pc, #92]	; (4065dc <__register_exitproc+0xc0>)
  40657e:	b30b      	cbz	r3, 4065c4 <__register_exitproc+0xa8>
  406580:	f44f 70c8 	mov.w	r0, #400	; 0x190
  406584:	f7fe fd72 	bl	40506c <malloc>
  406588:	4603      	mov	r3, r0
  40658a:	b1d8      	cbz	r0, 4065c4 <__register_exitproc+0xa8>
  40658c:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  406590:	6002      	str	r2, [r0, #0]
  406592:	2100      	movs	r1, #0
  406594:	6041      	str	r1, [r0, #4]
  406596:	460a      	mov	r2, r1
  406598:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  40659c:	f04f 0e01 	mov.w	lr, #1
  4065a0:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  4065a4:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  4065a8:	2e00      	cmp	r6, #0
  4065aa:	d0dc      	beq.n	406566 <__register_exitproc+0x4a>
  4065ac:	e7cc      	b.n	406548 <__register_exitproc+0x2c>
  4065ae:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  4065b2:	430c      	orrs	r4, r1
  4065b4:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  4065b8:	e7d5      	b.n	406566 <__register_exitproc+0x4a>
  4065ba:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  4065be:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  4065c2:	e7bb      	b.n	40653c <__register_exitproc+0x20>
  4065c4:	6828      	ldr	r0, [r5, #0]
  4065c6:	f7fe fcd7 	bl	404f78 <__retarget_lock_release_recursive>
  4065ca:	f04f 30ff 	mov.w	r0, #4294967295
  4065ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4065d2:	bf00      	nop
  4065d4:	20000460 	.word	0x20000460
  4065d8:	00407c5c 	.word	0x00407c5c
  4065dc:	0040506d 	.word	0x0040506d

004065e0 <_calloc_r>:
  4065e0:	b510      	push	{r4, lr}
  4065e2:	fb02 f101 	mul.w	r1, r2, r1
  4065e6:	f7fe fd49 	bl	40507c <_malloc_r>
  4065ea:	4604      	mov	r4, r0
  4065ec:	b1d8      	cbz	r0, 406626 <_calloc_r+0x46>
  4065ee:	f850 2c04 	ldr.w	r2, [r0, #-4]
  4065f2:	f022 0203 	bic.w	r2, r2, #3
  4065f6:	3a04      	subs	r2, #4
  4065f8:	2a24      	cmp	r2, #36	; 0x24
  4065fa:	d818      	bhi.n	40662e <_calloc_r+0x4e>
  4065fc:	2a13      	cmp	r2, #19
  4065fe:	d914      	bls.n	40662a <_calloc_r+0x4a>
  406600:	2300      	movs	r3, #0
  406602:	2a1b      	cmp	r2, #27
  406604:	6003      	str	r3, [r0, #0]
  406606:	6043      	str	r3, [r0, #4]
  406608:	d916      	bls.n	406638 <_calloc_r+0x58>
  40660a:	2a24      	cmp	r2, #36	; 0x24
  40660c:	6083      	str	r3, [r0, #8]
  40660e:	60c3      	str	r3, [r0, #12]
  406610:	bf11      	iteee	ne
  406612:	f100 0210 	addne.w	r2, r0, #16
  406616:	6103      	streq	r3, [r0, #16]
  406618:	6143      	streq	r3, [r0, #20]
  40661a:	f100 0218 	addeq.w	r2, r0, #24
  40661e:	2300      	movs	r3, #0
  406620:	6013      	str	r3, [r2, #0]
  406622:	6053      	str	r3, [r2, #4]
  406624:	6093      	str	r3, [r2, #8]
  406626:	4620      	mov	r0, r4
  406628:	bd10      	pop	{r4, pc}
  40662a:	4602      	mov	r2, r0
  40662c:	e7f7      	b.n	40661e <_calloc_r+0x3e>
  40662e:	2100      	movs	r1, #0
  406630:	f7fb fba6 	bl	401d80 <memset>
  406634:	4620      	mov	r0, r4
  406636:	bd10      	pop	{r4, pc}
  406638:	f100 0208 	add.w	r2, r0, #8
  40663c:	e7ef      	b.n	40661e <_calloc_r+0x3e>
  40663e:	bf00      	nop

00406640 <_close_r>:
  406640:	b538      	push	{r3, r4, r5, lr}
  406642:	4c07      	ldr	r4, [pc, #28]	; (406660 <_close_r+0x20>)
  406644:	2300      	movs	r3, #0
  406646:	4605      	mov	r5, r0
  406648:	4608      	mov	r0, r1
  40664a:	6023      	str	r3, [r4, #0]
  40664c:	f7fa ff84 	bl	401558 <_close>
  406650:	1c43      	adds	r3, r0, #1
  406652:	d000      	beq.n	406656 <_close_r+0x16>
  406654:	bd38      	pop	{r3, r4, r5, pc}
  406656:	6823      	ldr	r3, [r4, #0]
  406658:	2b00      	cmp	r3, #0
  40665a:	d0fb      	beq.n	406654 <_close_r+0x14>
  40665c:	602b      	str	r3, [r5, #0]
  40665e:	bd38      	pop	{r3, r4, r5, pc}
  406660:	20000eb0 	.word	0x20000eb0

00406664 <_fclose_r>:
  406664:	b570      	push	{r4, r5, r6, lr}
  406666:	b159      	cbz	r1, 406680 <_fclose_r+0x1c>
  406668:	4605      	mov	r5, r0
  40666a:	460c      	mov	r4, r1
  40666c:	b110      	cbz	r0, 406674 <_fclose_r+0x10>
  40666e:	6b83      	ldr	r3, [r0, #56]	; 0x38
  406670:	2b00      	cmp	r3, #0
  406672:	d03c      	beq.n	4066ee <_fclose_r+0x8a>
  406674:	6e63      	ldr	r3, [r4, #100]	; 0x64
  406676:	07d8      	lsls	r0, r3, #31
  406678:	d505      	bpl.n	406686 <_fclose_r+0x22>
  40667a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40667e:	b92b      	cbnz	r3, 40668c <_fclose_r+0x28>
  406680:	2600      	movs	r6, #0
  406682:	4630      	mov	r0, r6
  406684:	bd70      	pop	{r4, r5, r6, pc}
  406686:	89a3      	ldrh	r3, [r4, #12]
  406688:	0599      	lsls	r1, r3, #22
  40668a:	d53c      	bpl.n	406706 <_fclose_r+0xa2>
  40668c:	4621      	mov	r1, r4
  40668e:	4628      	mov	r0, r5
  406690:	f7fe f804 	bl	40469c <__sflush_r>
  406694:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  406696:	4606      	mov	r6, r0
  406698:	b133      	cbz	r3, 4066a8 <_fclose_r+0x44>
  40669a:	69e1      	ldr	r1, [r4, #28]
  40669c:	4628      	mov	r0, r5
  40669e:	4798      	blx	r3
  4066a0:	2800      	cmp	r0, #0
  4066a2:	bfb8      	it	lt
  4066a4:	f04f 36ff 	movlt.w	r6, #4294967295
  4066a8:	89a3      	ldrh	r3, [r4, #12]
  4066aa:	061a      	lsls	r2, r3, #24
  4066ac:	d422      	bmi.n	4066f4 <_fclose_r+0x90>
  4066ae:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4066b0:	b141      	cbz	r1, 4066c4 <_fclose_r+0x60>
  4066b2:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4066b6:	4299      	cmp	r1, r3
  4066b8:	d002      	beq.n	4066c0 <_fclose_r+0x5c>
  4066ba:	4628      	mov	r0, r5
  4066bc:	f7fe f99a 	bl	4049f4 <_free_r>
  4066c0:	2300      	movs	r3, #0
  4066c2:	6323      	str	r3, [r4, #48]	; 0x30
  4066c4:	6c61      	ldr	r1, [r4, #68]	; 0x44
  4066c6:	b121      	cbz	r1, 4066d2 <_fclose_r+0x6e>
  4066c8:	4628      	mov	r0, r5
  4066ca:	f7fe f993 	bl	4049f4 <_free_r>
  4066ce:	2300      	movs	r3, #0
  4066d0:	6463      	str	r3, [r4, #68]	; 0x44
  4066d2:	f7fe f919 	bl	404908 <__sfp_lock_acquire>
  4066d6:	6e63      	ldr	r3, [r4, #100]	; 0x64
  4066d8:	2200      	movs	r2, #0
  4066da:	07db      	lsls	r3, r3, #31
  4066dc:	81a2      	strh	r2, [r4, #12]
  4066de:	d50e      	bpl.n	4066fe <_fclose_r+0x9a>
  4066e0:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4066e2:	f7fe fc45 	bl	404f70 <__retarget_lock_close_recursive>
  4066e6:	f7fe f915 	bl	404914 <__sfp_lock_release>
  4066ea:	4630      	mov	r0, r6
  4066ec:	bd70      	pop	{r4, r5, r6, pc}
  4066ee:	f7fe f8df 	bl	4048b0 <__sinit>
  4066f2:	e7bf      	b.n	406674 <_fclose_r+0x10>
  4066f4:	6921      	ldr	r1, [r4, #16]
  4066f6:	4628      	mov	r0, r5
  4066f8:	f7fe f97c 	bl	4049f4 <_free_r>
  4066fc:	e7d7      	b.n	4066ae <_fclose_r+0x4a>
  4066fe:	6da0      	ldr	r0, [r4, #88]	; 0x58
  406700:	f7fe fc3a 	bl	404f78 <__retarget_lock_release_recursive>
  406704:	e7ec      	b.n	4066e0 <_fclose_r+0x7c>
  406706:	6da0      	ldr	r0, [r4, #88]	; 0x58
  406708:	f7fe fc34 	bl	404f74 <__retarget_lock_acquire_recursive>
  40670c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406710:	2b00      	cmp	r3, #0
  406712:	d1bb      	bne.n	40668c <_fclose_r+0x28>
  406714:	6e66      	ldr	r6, [r4, #100]	; 0x64
  406716:	f016 0601 	ands.w	r6, r6, #1
  40671a:	d1b1      	bne.n	406680 <_fclose_r+0x1c>
  40671c:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40671e:	f7fe fc2b 	bl	404f78 <__retarget_lock_release_recursive>
  406722:	4630      	mov	r0, r6
  406724:	bd70      	pop	{r4, r5, r6, pc}
  406726:	bf00      	nop

00406728 <_fstat_r>:
  406728:	b538      	push	{r3, r4, r5, lr}
  40672a:	460b      	mov	r3, r1
  40672c:	4c07      	ldr	r4, [pc, #28]	; (40674c <_fstat_r+0x24>)
  40672e:	4605      	mov	r5, r0
  406730:	4611      	mov	r1, r2
  406732:	4618      	mov	r0, r3
  406734:	2300      	movs	r3, #0
  406736:	6023      	str	r3, [r4, #0]
  406738:	f7fa ff11 	bl	40155e <_fstat>
  40673c:	1c43      	adds	r3, r0, #1
  40673e:	d000      	beq.n	406742 <_fstat_r+0x1a>
  406740:	bd38      	pop	{r3, r4, r5, pc}
  406742:	6823      	ldr	r3, [r4, #0]
  406744:	2b00      	cmp	r3, #0
  406746:	d0fb      	beq.n	406740 <_fstat_r+0x18>
  406748:	602b      	str	r3, [r5, #0]
  40674a:	bd38      	pop	{r3, r4, r5, pc}
  40674c:	20000eb0 	.word	0x20000eb0

00406750 <_isatty_r>:
  406750:	b538      	push	{r3, r4, r5, lr}
  406752:	4c07      	ldr	r4, [pc, #28]	; (406770 <_isatty_r+0x20>)
  406754:	2300      	movs	r3, #0
  406756:	4605      	mov	r5, r0
  406758:	4608      	mov	r0, r1
  40675a:	6023      	str	r3, [r4, #0]
  40675c:	f7fa ff04 	bl	401568 <_isatty>
  406760:	1c43      	adds	r3, r0, #1
  406762:	d000      	beq.n	406766 <_isatty_r+0x16>
  406764:	bd38      	pop	{r3, r4, r5, pc}
  406766:	6823      	ldr	r3, [r4, #0]
  406768:	2b00      	cmp	r3, #0
  40676a:	d0fb      	beq.n	406764 <_isatty_r+0x14>
  40676c:	602b      	str	r3, [r5, #0]
  40676e:	bd38      	pop	{r3, r4, r5, pc}
  406770:	20000eb0 	.word	0x20000eb0

00406774 <_lseek_r>:
  406774:	b570      	push	{r4, r5, r6, lr}
  406776:	460d      	mov	r5, r1
  406778:	4c08      	ldr	r4, [pc, #32]	; (40679c <_lseek_r+0x28>)
  40677a:	4611      	mov	r1, r2
  40677c:	4606      	mov	r6, r0
  40677e:	461a      	mov	r2, r3
  406780:	4628      	mov	r0, r5
  406782:	2300      	movs	r3, #0
  406784:	6023      	str	r3, [r4, #0]
  406786:	f7fa fef1 	bl	40156c <_lseek>
  40678a:	1c43      	adds	r3, r0, #1
  40678c:	d000      	beq.n	406790 <_lseek_r+0x1c>
  40678e:	bd70      	pop	{r4, r5, r6, pc}
  406790:	6823      	ldr	r3, [r4, #0]
  406792:	2b00      	cmp	r3, #0
  406794:	d0fb      	beq.n	40678e <_lseek_r+0x1a>
  406796:	6033      	str	r3, [r6, #0]
  406798:	bd70      	pop	{r4, r5, r6, pc}
  40679a:	bf00      	nop
  40679c:	20000eb0 	.word	0x20000eb0

004067a0 <_read_r>:
  4067a0:	b570      	push	{r4, r5, r6, lr}
  4067a2:	460d      	mov	r5, r1
  4067a4:	4c08      	ldr	r4, [pc, #32]	; (4067c8 <_read_r+0x28>)
  4067a6:	4611      	mov	r1, r2
  4067a8:	4606      	mov	r6, r0
  4067aa:	461a      	mov	r2, r3
  4067ac:	4628      	mov	r0, r5
  4067ae:	2300      	movs	r3, #0
  4067b0:	6023      	str	r3, [r4, #0]
  4067b2:	f7f9 fcc1 	bl	400138 <_read>
  4067b6:	1c43      	adds	r3, r0, #1
  4067b8:	d000      	beq.n	4067bc <_read_r+0x1c>
  4067ba:	bd70      	pop	{r4, r5, r6, pc}
  4067bc:	6823      	ldr	r3, [r4, #0]
  4067be:	2b00      	cmp	r3, #0
  4067c0:	d0fb      	beq.n	4067ba <_read_r+0x1a>
  4067c2:	6033      	str	r3, [r6, #0]
  4067c4:	bd70      	pop	{r4, r5, r6, pc}
  4067c6:	bf00      	nop
  4067c8:	20000eb0 	.word	0x20000eb0

004067cc <__aeabi_drsub>:
  4067cc:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  4067d0:	e002      	b.n	4067d8 <__adddf3>
  4067d2:	bf00      	nop

004067d4 <__aeabi_dsub>:
  4067d4:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

004067d8 <__adddf3>:
  4067d8:	b530      	push	{r4, r5, lr}
  4067da:	ea4f 0441 	mov.w	r4, r1, lsl #1
  4067de:	ea4f 0543 	mov.w	r5, r3, lsl #1
  4067e2:	ea94 0f05 	teq	r4, r5
  4067e6:	bf08      	it	eq
  4067e8:	ea90 0f02 	teqeq	r0, r2
  4067ec:	bf1f      	itttt	ne
  4067ee:	ea54 0c00 	orrsne.w	ip, r4, r0
  4067f2:	ea55 0c02 	orrsne.w	ip, r5, r2
  4067f6:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  4067fa:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  4067fe:	f000 80e2 	beq.w	4069c6 <__adddf3+0x1ee>
  406802:	ea4f 5454 	mov.w	r4, r4, lsr #21
  406806:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  40680a:	bfb8      	it	lt
  40680c:	426d      	neglt	r5, r5
  40680e:	dd0c      	ble.n	40682a <__adddf3+0x52>
  406810:	442c      	add	r4, r5
  406812:	ea80 0202 	eor.w	r2, r0, r2
  406816:	ea81 0303 	eor.w	r3, r1, r3
  40681a:	ea82 0000 	eor.w	r0, r2, r0
  40681e:	ea83 0101 	eor.w	r1, r3, r1
  406822:	ea80 0202 	eor.w	r2, r0, r2
  406826:	ea81 0303 	eor.w	r3, r1, r3
  40682a:	2d36      	cmp	r5, #54	; 0x36
  40682c:	bf88      	it	hi
  40682e:	bd30      	pophi	{r4, r5, pc}
  406830:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  406834:	ea4f 3101 	mov.w	r1, r1, lsl #12
  406838:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  40683c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  406840:	d002      	beq.n	406848 <__adddf3+0x70>
  406842:	4240      	negs	r0, r0
  406844:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  406848:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  40684c:	ea4f 3303 	mov.w	r3, r3, lsl #12
  406850:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  406854:	d002      	beq.n	40685c <__adddf3+0x84>
  406856:	4252      	negs	r2, r2
  406858:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  40685c:	ea94 0f05 	teq	r4, r5
  406860:	f000 80a7 	beq.w	4069b2 <__adddf3+0x1da>
  406864:	f1a4 0401 	sub.w	r4, r4, #1
  406868:	f1d5 0e20 	rsbs	lr, r5, #32
  40686c:	db0d      	blt.n	40688a <__adddf3+0xb2>
  40686e:	fa02 fc0e 	lsl.w	ip, r2, lr
  406872:	fa22 f205 	lsr.w	r2, r2, r5
  406876:	1880      	adds	r0, r0, r2
  406878:	f141 0100 	adc.w	r1, r1, #0
  40687c:	fa03 f20e 	lsl.w	r2, r3, lr
  406880:	1880      	adds	r0, r0, r2
  406882:	fa43 f305 	asr.w	r3, r3, r5
  406886:	4159      	adcs	r1, r3
  406888:	e00e      	b.n	4068a8 <__adddf3+0xd0>
  40688a:	f1a5 0520 	sub.w	r5, r5, #32
  40688e:	f10e 0e20 	add.w	lr, lr, #32
  406892:	2a01      	cmp	r2, #1
  406894:	fa03 fc0e 	lsl.w	ip, r3, lr
  406898:	bf28      	it	cs
  40689a:	f04c 0c02 	orrcs.w	ip, ip, #2
  40689e:	fa43 f305 	asr.w	r3, r3, r5
  4068a2:	18c0      	adds	r0, r0, r3
  4068a4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  4068a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4068ac:	d507      	bpl.n	4068be <__adddf3+0xe6>
  4068ae:	f04f 0e00 	mov.w	lr, #0
  4068b2:	f1dc 0c00 	rsbs	ip, ip, #0
  4068b6:	eb7e 0000 	sbcs.w	r0, lr, r0
  4068ba:	eb6e 0101 	sbc.w	r1, lr, r1
  4068be:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  4068c2:	d31b      	bcc.n	4068fc <__adddf3+0x124>
  4068c4:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  4068c8:	d30c      	bcc.n	4068e4 <__adddf3+0x10c>
  4068ca:	0849      	lsrs	r1, r1, #1
  4068cc:	ea5f 0030 	movs.w	r0, r0, rrx
  4068d0:	ea4f 0c3c 	mov.w	ip, ip, rrx
  4068d4:	f104 0401 	add.w	r4, r4, #1
  4068d8:	ea4f 5244 	mov.w	r2, r4, lsl #21
  4068dc:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  4068e0:	f080 809a 	bcs.w	406a18 <__adddf3+0x240>
  4068e4:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  4068e8:	bf08      	it	eq
  4068ea:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  4068ee:	f150 0000 	adcs.w	r0, r0, #0
  4068f2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4068f6:	ea41 0105 	orr.w	r1, r1, r5
  4068fa:	bd30      	pop	{r4, r5, pc}
  4068fc:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  406900:	4140      	adcs	r0, r0
  406902:	eb41 0101 	adc.w	r1, r1, r1
  406906:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40690a:	f1a4 0401 	sub.w	r4, r4, #1
  40690e:	d1e9      	bne.n	4068e4 <__adddf3+0x10c>
  406910:	f091 0f00 	teq	r1, #0
  406914:	bf04      	itt	eq
  406916:	4601      	moveq	r1, r0
  406918:	2000      	moveq	r0, #0
  40691a:	fab1 f381 	clz	r3, r1
  40691e:	bf08      	it	eq
  406920:	3320      	addeq	r3, #32
  406922:	f1a3 030b 	sub.w	r3, r3, #11
  406926:	f1b3 0220 	subs.w	r2, r3, #32
  40692a:	da0c      	bge.n	406946 <__adddf3+0x16e>
  40692c:	320c      	adds	r2, #12
  40692e:	dd08      	ble.n	406942 <__adddf3+0x16a>
  406930:	f102 0c14 	add.w	ip, r2, #20
  406934:	f1c2 020c 	rsb	r2, r2, #12
  406938:	fa01 f00c 	lsl.w	r0, r1, ip
  40693c:	fa21 f102 	lsr.w	r1, r1, r2
  406940:	e00c      	b.n	40695c <__adddf3+0x184>
  406942:	f102 0214 	add.w	r2, r2, #20
  406946:	bfd8      	it	le
  406948:	f1c2 0c20 	rsble	ip, r2, #32
  40694c:	fa01 f102 	lsl.w	r1, r1, r2
  406950:	fa20 fc0c 	lsr.w	ip, r0, ip
  406954:	bfdc      	itt	le
  406956:	ea41 010c 	orrle.w	r1, r1, ip
  40695a:	4090      	lslle	r0, r2
  40695c:	1ae4      	subs	r4, r4, r3
  40695e:	bfa2      	ittt	ge
  406960:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  406964:	4329      	orrge	r1, r5
  406966:	bd30      	popge	{r4, r5, pc}
  406968:	ea6f 0404 	mvn.w	r4, r4
  40696c:	3c1f      	subs	r4, #31
  40696e:	da1c      	bge.n	4069aa <__adddf3+0x1d2>
  406970:	340c      	adds	r4, #12
  406972:	dc0e      	bgt.n	406992 <__adddf3+0x1ba>
  406974:	f104 0414 	add.w	r4, r4, #20
  406978:	f1c4 0220 	rsb	r2, r4, #32
  40697c:	fa20 f004 	lsr.w	r0, r0, r4
  406980:	fa01 f302 	lsl.w	r3, r1, r2
  406984:	ea40 0003 	orr.w	r0, r0, r3
  406988:	fa21 f304 	lsr.w	r3, r1, r4
  40698c:	ea45 0103 	orr.w	r1, r5, r3
  406990:	bd30      	pop	{r4, r5, pc}
  406992:	f1c4 040c 	rsb	r4, r4, #12
  406996:	f1c4 0220 	rsb	r2, r4, #32
  40699a:	fa20 f002 	lsr.w	r0, r0, r2
  40699e:	fa01 f304 	lsl.w	r3, r1, r4
  4069a2:	ea40 0003 	orr.w	r0, r0, r3
  4069a6:	4629      	mov	r1, r5
  4069a8:	bd30      	pop	{r4, r5, pc}
  4069aa:	fa21 f004 	lsr.w	r0, r1, r4
  4069ae:	4629      	mov	r1, r5
  4069b0:	bd30      	pop	{r4, r5, pc}
  4069b2:	f094 0f00 	teq	r4, #0
  4069b6:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  4069ba:	bf06      	itte	eq
  4069bc:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  4069c0:	3401      	addeq	r4, #1
  4069c2:	3d01      	subne	r5, #1
  4069c4:	e74e      	b.n	406864 <__adddf3+0x8c>
  4069c6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  4069ca:	bf18      	it	ne
  4069cc:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  4069d0:	d029      	beq.n	406a26 <__adddf3+0x24e>
  4069d2:	ea94 0f05 	teq	r4, r5
  4069d6:	bf08      	it	eq
  4069d8:	ea90 0f02 	teqeq	r0, r2
  4069dc:	d005      	beq.n	4069ea <__adddf3+0x212>
  4069de:	ea54 0c00 	orrs.w	ip, r4, r0
  4069e2:	bf04      	itt	eq
  4069e4:	4619      	moveq	r1, r3
  4069e6:	4610      	moveq	r0, r2
  4069e8:	bd30      	pop	{r4, r5, pc}
  4069ea:	ea91 0f03 	teq	r1, r3
  4069ee:	bf1e      	ittt	ne
  4069f0:	2100      	movne	r1, #0
  4069f2:	2000      	movne	r0, #0
  4069f4:	bd30      	popne	{r4, r5, pc}
  4069f6:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  4069fa:	d105      	bne.n	406a08 <__adddf3+0x230>
  4069fc:	0040      	lsls	r0, r0, #1
  4069fe:	4149      	adcs	r1, r1
  406a00:	bf28      	it	cs
  406a02:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  406a06:	bd30      	pop	{r4, r5, pc}
  406a08:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  406a0c:	bf3c      	itt	cc
  406a0e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  406a12:	bd30      	popcc	{r4, r5, pc}
  406a14:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  406a18:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  406a1c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  406a20:	f04f 0000 	mov.w	r0, #0
  406a24:	bd30      	pop	{r4, r5, pc}
  406a26:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  406a2a:	bf1a      	itte	ne
  406a2c:	4619      	movne	r1, r3
  406a2e:	4610      	movne	r0, r2
  406a30:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  406a34:	bf1c      	itt	ne
  406a36:	460b      	movne	r3, r1
  406a38:	4602      	movne	r2, r0
  406a3a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  406a3e:	bf06      	itte	eq
  406a40:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  406a44:	ea91 0f03 	teqeq	r1, r3
  406a48:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  406a4c:	bd30      	pop	{r4, r5, pc}
  406a4e:	bf00      	nop

00406a50 <__aeabi_ui2d>:
  406a50:	f090 0f00 	teq	r0, #0
  406a54:	bf04      	itt	eq
  406a56:	2100      	moveq	r1, #0
  406a58:	4770      	bxeq	lr
  406a5a:	b530      	push	{r4, r5, lr}
  406a5c:	f44f 6480 	mov.w	r4, #1024	; 0x400
  406a60:	f104 0432 	add.w	r4, r4, #50	; 0x32
  406a64:	f04f 0500 	mov.w	r5, #0
  406a68:	f04f 0100 	mov.w	r1, #0
  406a6c:	e750      	b.n	406910 <__adddf3+0x138>
  406a6e:	bf00      	nop

00406a70 <__aeabi_i2d>:
  406a70:	f090 0f00 	teq	r0, #0
  406a74:	bf04      	itt	eq
  406a76:	2100      	moveq	r1, #0
  406a78:	4770      	bxeq	lr
  406a7a:	b530      	push	{r4, r5, lr}
  406a7c:	f44f 6480 	mov.w	r4, #1024	; 0x400
  406a80:	f104 0432 	add.w	r4, r4, #50	; 0x32
  406a84:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  406a88:	bf48      	it	mi
  406a8a:	4240      	negmi	r0, r0
  406a8c:	f04f 0100 	mov.w	r1, #0
  406a90:	e73e      	b.n	406910 <__adddf3+0x138>
  406a92:	bf00      	nop

00406a94 <__aeabi_f2d>:
  406a94:	0042      	lsls	r2, r0, #1
  406a96:	ea4f 01e2 	mov.w	r1, r2, asr #3
  406a9a:	ea4f 0131 	mov.w	r1, r1, rrx
  406a9e:	ea4f 7002 	mov.w	r0, r2, lsl #28
  406aa2:	bf1f      	itttt	ne
  406aa4:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  406aa8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  406aac:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  406ab0:	4770      	bxne	lr
  406ab2:	f092 0f00 	teq	r2, #0
  406ab6:	bf14      	ite	ne
  406ab8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  406abc:	4770      	bxeq	lr
  406abe:	b530      	push	{r4, r5, lr}
  406ac0:	f44f 7460 	mov.w	r4, #896	; 0x380
  406ac4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  406ac8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  406acc:	e720      	b.n	406910 <__adddf3+0x138>
  406ace:	bf00      	nop

00406ad0 <__aeabi_ul2d>:
  406ad0:	ea50 0201 	orrs.w	r2, r0, r1
  406ad4:	bf08      	it	eq
  406ad6:	4770      	bxeq	lr
  406ad8:	b530      	push	{r4, r5, lr}
  406ada:	f04f 0500 	mov.w	r5, #0
  406ade:	e00a      	b.n	406af6 <__aeabi_l2d+0x16>

00406ae0 <__aeabi_l2d>:
  406ae0:	ea50 0201 	orrs.w	r2, r0, r1
  406ae4:	bf08      	it	eq
  406ae6:	4770      	bxeq	lr
  406ae8:	b530      	push	{r4, r5, lr}
  406aea:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  406aee:	d502      	bpl.n	406af6 <__aeabi_l2d+0x16>
  406af0:	4240      	negs	r0, r0
  406af2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  406af6:	f44f 6480 	mov.w	r4, #1024	; 0x400
  406afa:	f104 0432 	add.w	r4, r4, #50	; 0x32
  406afe:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  406b02:	f43f aedc 	beq.w	4068be <__adddf3+0xe6>
  406b06:	f04f 0203 	mov.w	r2, #3
  406b0a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  406b0e:	bf18      	it	ne
  406b10:	3203      	addne	r2, #3
  406b12:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  406b16:	bf18      	it	ne
  406b18:	3203      	addne	r2, #3
  406b1a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  406b1e:	f1c2 0320 	rsb	r3, r2, #32
  406b22:	fa00 fc03 	lsl.w	ip, r0, r3
  406b26:	fa20 f002 	lsr.w	r0, r0, r2
  406b2a:	fa01 fe03 	lsl.w	lr, r1, r3
  406b2e:	ea40 000e 	orr.w	r0, r0, lr
  406b32:	fa21 f102 	lsr.w	r1, r1, r2
  406b36:	4414      	add	r4, r2
  406b38:	e6c1      	b.n	4068be <__adddf3+0xe6>
  406b3a:	bf00      	nop

00406b3c <__aeabi_dmul>:
  406b3c:	b570      	push	{r4, r5, r6, lr}
  406b3e:	f04f 0cff 	mov.w	ip, #255	; 0xff
  406b42:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  406b46:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  406b4a:	bf1d      	ittte	ne
  406b4c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  406b50:	ea94 0f0c 	teqne	r4, ip
  406b54:	ea95 0f0c 	teqne	r5, ip
  406b58:	f000 f8de 	bleq	406d18 <__aeabi_dmul+0x1dc>
  406b5c:	442c      	add	r4, r5
  406b5e:	ea81 0603 	eor.w	r6, r1, r3
  406b62:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  406b66:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  406b6a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  406b6e:	bf18      	it	ne
  406b70:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  406b74:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  406b78:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  406b7c:	d038      	beq.n	406bf0 <__aeabi_dmul+0xb4>
  406b7e:	fba0 ce02 	umull	ip, lr, r0, r2
  406b82:	f04f 0500 	mov.w	r5, #0
  406b86:	fbe1 e502 	umlal	lr, r5, r1, r2
  406b8a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  406b8e:	fbe0 e503 	umlal	lr, r5, r0, r3
  406b92:	f04f 0600 	mov.w	r6, #0
  406b96:	fbe1 5603 	umlal	r5, r6, r1, r3
  406b9a:	f09c 0f00 	teq	ip, #0
  406b9e:	bf18      	it	ne
  406ba0:	f04e 0e01 	orrne.w	lr, lr, #1
  406ba4:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  406ba8:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  406bac:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  406bb0:	d204      	bcs.n	406bbc <__aeabi_dmul+0x80>
  406bb2:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  406bb6:	416d      	adcs	r5, r5
  406bb8:	eb46 0606 	adc.w	r6, r6, r6
  406bbc:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  406bc0:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  406bc4:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  406bc8:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  406bcc:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  406bd0:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  406bd4:	bf88      	it	hi
  406bd6:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  406bda:	d81e      	bhi.n	406c1a <__aeabi_dmul+0xde>
  406bdc:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  406be0:	bf08      	it	eq
  406be2:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  406be6:	f150 0000 	adcs.w	r0, r0, #0
  406bea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  406bee:	bd70      	pop	{r4, r5, r6, pc}
  406bf0:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  406bf4:	ea46 0101 	orr.w	r1, r6, r1
  406bf8:	ea40 0002 	orr.w	r0, r0, r2
  406bfc:	ea81 0103 	eor.w	r1, r1, r3
  406c00:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  406c04:	bfc2      	ittt	gt
  406c06:	ebd4 050c 	rsbsgt	r5, r4, ip
  406c0a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  406c0e:	bd70      	popgt	{r4, r5, r6, pc}
  406c10:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  406c14:	f04f 0e00 	mov.w	lr, #0
  406c18:	3c01      	subs	r4, #1
  406c1a:	f300 80ab 	bgt.w	406d74 <__aeabi_dmul+0x238>
  406c1e:	f114 0f36 	cmn.w	r4, #54	; 0x36
  406c22:	bfde      	ittt	le
  406c24:	2000      	movle	r0, #0
  406c26:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  406c2a:	bd70      	pople	{r4, r5, r6, pc}
  406c2c:	f1c4 0400 	rsb	r4, r4, #0
  406c30:	3c20      	subs	r4, #32
  406c32:	da35      	bge.n	406ca0 <__aeabi_dmul+0x164>
  406c34:	340c      	adds	r4, #12
  406c36:	dc1b      	bgt.n	406c70 <__aeabi_dmul+0x134>
  406c38:	f104 0414 	add.w	r4, r4, #20
  406c3c:	f1c4 0520 	rsb	r5, r4, #32
  406c40:	fa00 f305 	lsl.w	r3, r0, r5
  406c44:	fa20 f004 	lsr.w	r0, r0, r4
  406c48:	fa01 f205 	lsl.w	r2, r1, r5
  406c4c:	ea40 0002 	orr.w	r0, r0, r2
  406c50:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  406c54:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  406c58:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  406c5c:	fa21 f604 	lsr.w	r6, r1, r4
  406c60:	eb42 0106 	adc.w	r1, r2, r6
  406c64:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  406c68:	bf08      	it	eq
  406c6a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  406c6e:	bd70      	pop	{r4, r5, r6, pc}
  406c70:	f1c4 040c 	rsb	r4, r4, #12
  406c74:	f1c4 0520 	rsb	r5, r4, #32
  406c78:	fa00 f304 	lsl.w	r3, r0, r4
  406c7c:	fa20 f005 	lsr.w	r0, r0, r5
  406c80:	fa01 f204 	lsl.w	r2, r1, r4
  406c84:	ea40 0002 	orr.w	r0, r0, r2
  406c88:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  406c8c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  406c90:	f141 0100 	adc.w	r1, r1, #0
  406c94:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  406c98:	bf08      	it	eq
  406c9a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  406c9e:	bd70      	pop	{r4, r5, r6, pc}
  406ca0:	f1c4 0520 	rsb	r5, r4, #32
  406ca4:	fa00 f205 	lsl.w	r2, r0, r5
  406ca8:	ea4e 0e02 	orr.w	lr, lr, r2
  406cac:	fa20 f304 	lsr.w	r3, r0, r4
  406cb0:	fa01 f205 	lsl.w	r2, r1, r5
  406cb4:	ea43 0302 	orr.w	r3, r3, r2
  406cb8:	fa21 f004 	lsr.w	r0, r1, r4
  406cbc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  406cc0:	fa21 f204 	lsr.w	r2, r1, r4
  406cc4:	ea20 0002 	bic.w	r0, r0, r2
  406cc8:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  406ccc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  406cd0:	bf08      	it	eq
  406cd2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  406cd6:	bd70      	pop	{r4, r5, r6, pc}
  406cd8:	f094 0f00 	teq	r4, #0
  406cdc:	d10f      	bne.n	406cfe <__aeabi_dmul+0x1c2>
  406cde:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  406ce2:	0040      	lsls	r0, r0, #1
  406ce4:	eb41 0101 	adc.w	r1, r1, r1
  406ce8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  406cec:	bf08      	it	eq
  406cee:	3c01      	subeq	r4, #1
  406cf0:	d0f7      	beq.n	406ce2 <__aeabi_dmul+0x1a6>
  406cf2:	ea41 0106 	orr.w	r1, r1, r6
  406cf6:	f095 0f00 	teq	r5, #0
  406cfa:	bf18      	it	ne
  406cfc:	4770      	bxne	lr
  406cfe:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  406d02:	0052      	lsls	r2, r2, #1
  406d04:	eb43 0303 	adc.w	r3, r3, r3
  406d08:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  406d0c:	bf08      	it	eq
  406d0e:	3d01      	subeq	r5, #1
  406d10:	d0f7      	beq.n	406d02 <__aeabi_dmul+0x1c6>
  406d12:	ea43 0306 	orr.w	r3, r3, r6
  406d16:	4770      	bx	lr
  406d18:	ea94 0f0c 	teq	r4, ip
  406d1c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  406d20:	bf18      	it	ne
  406d22:	ea95 0f0c 	teqne	r5, ip
  406d26:	d00c      	beq.n	406d42 <__aeabi_dmul+0x206>
  406d28:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  406d2c:	bf18      	it	ne
  406d2e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  406d32:	d1d1      	bne.n	406cd8 <__aeabi_dmul+0x19c>
  406d34:	ea81 0103 	eor.w	r1, r1, r3
  406d38:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  406d3c:	f04f 0000 	mov.w	r0, #0
  406d40:	bd70      	pop	{r4, r5, r6, pc}
  406d42:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  406d46:	bf06      	itte	eq
  406d48:	4610      	moveq	r0, r2
  406d4a:	4619      	moveq	r1, r3
  406d4c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  406d50:	d019      	beq.n	406d86 <__aeabi_dmul+0x24a>
  406d52:	ea94 0f0c 	teq	r4, ip
  406d56:	d102      	bne.n	406d5e <__aeabi_dmul+0x222>
  406d58:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  406d5c:	d113      	bne.n	406d86 <__aeabi_dmul+0x24a>
  406d5e:	ea95 0f0c 	teq	r5, ip
  406d62:	d105      	bne.n	406d70 <__aeabi_dmul+0x234>
  406d64:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  406d68:	bf1c      	itt	ne
  406d6a:	4610      	movne	r0, r2
  406d6c:	4619      	movne	r1, r3
  406d6e:	d10a      	bne.n	406d86 <__aeabi_dmul+0x24a>
  406d70:	ea81 0103 	eor.w	r1, r1, r3
  406d74:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  406d78:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  406d7c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  406d80:	f04f 0000 	mov.w	r0, #0
  406d84:	bd70      	pop	{r4, r5, r6, pc}
  406d86:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  406d8a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  406d8e:	bd70      	pop	{r4, r5, r6, pc}

00406d90 <__aeabi_ddiv>:
  406d90:	b570      	push	{r4, r5, r6, lr}
  406d92:	f04f 0cff 	mov.w	ip, #255	; 0xff
  406d96:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  406d9a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  406d9e:	bf1d      	ittte	ne
  406da0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  406da4:	ea94 0f0c 	teqne	r4, ip
  406da8:	ea95 0f0c 	teqne	r5, ip
  406dac:	f000 f8a7 	bleq	406efe <__aeabi_ddiv+0x16e>
  406db0:	eba4 0405 	sub.w	r4, r4, r5
  406db4:	ea81 0e03 	eor.w	lr, r1, r3
  406db8:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  406dbc:	ea4f 3101 	mov.w	r1, r1, lsl #12
  406dc0:	f000 8088 	beq.w	406ed4 <__aeabi_ddiv+0x144>
  406dc4:	ea4f 3303 	mov.w	r3, r3, lsl #12
  406dc8:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  406dcc:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  406dd0:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  406dd4:	ea4f 2202 	mov.w	r2, r2, lsl #8
  406dd8:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  406ddc:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  406de0:	ea4f 2600 	mov.w	r6, r0, lsl #8
  406de4:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  406de8:	429d      	cmp	r5, r3
  406dea:	bf08      	it	eq
  406dec:	4296      	cmpeq	r6, r2
  406dee:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  406df2:	f504 7440 	add.w	r4, r4, #768	; 0x300
  406df6:	d202      	bcs.n	406dfe <__aeabi_ddiv+0x6e>
  406df8:	085b      	lsrs	r3, r3, #1
  406dfa:	ea4f 0232 	mov.w	r2, r2, rrx
  406dfe:	1ab6      	subs	r6, r6, r2
  406e00:	eb65 0503 	sbc.w	r5, r5, r3
  406e04:	085b      	lsrs	r3, r3, #1
  406e06:	ea4f 0232 	mov.w	r2, r2, rrx
  406e0a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  406e0e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  406e12:	ebb6 0e02 	subs.w	lr, r6, r2
  406e16:	eb75 0e03 	sbcs.w	lr, r5, r3
  406e1a:	bf22      	ittt	cs
  406e1c:	1ab6      	subcs	r6, r6, r2
  406e1e:	4675      	movcs	r5, lr
  406e20:	ea40 000c 	orrcs.w	r0, r0, ip
  406e24:	085b      	lsrs	r3, r3, #1
  406e26:	ea4f 0232 	mov.w	r2, r2, rrx
  406e2a:	ebb6 0e02 	subs.w	lr, r6, r2
  406e2e:	eb75 0e03 	sbcs.w	lr, r5, r3
  406e32:	bf22      	ittt	cs
  406e34:	1ab6      	subcs	r6, r6, r2
  406e36:	4675      	movcs	r5, lr
  406e38:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  406e3c:	085b      	lsrs	r3, r3, #1
  406e3e:	ea4f 0232 	mov.w	r2, r2, rrx
  406e42:	ebb6 0e02 	subs.w	lr, r6, r2
  406e46:	eb75 0e03 	sbcs.w	lr, r5, r3
  406e4a:	bf22      	ittt	cs
  406e4c:	1ab6      	subcs	r6, r6, r2
  406e4e:	4675      	movcs	r5, lr
  406e50:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  406e54:	085b      	lsrs	r3, r3, #1
  406e56:	ea4f 0232 	mov.w	r2, r2, rrx
  406e5a:	ebb6 0e02 	subs.w	lr, r6, r2
  406e5e:	eb75 0e03 	sbcs.w	lr, r5, r3
  406e62:	bf22      	ittt	cs
  406e64:	1ab6      	subcs	r6, r6, r2
  406e66:	4675      	movcs	r5, lr
  406e68:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  406e6c:	ea55 0e06 	orrs.w	lr, r5, r6
  406e70:	d018      	beq.n	406ea4 <__aeabi_ddiv+0x114>
  406e72:	ea4f 1505 	mov.w	r5, r5, lsl #4
  406e76:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  406e7a:	ea4f 1606 	mov.w	r6, r6, lsl #4
  406e7e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  406e82:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  406e86:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  406e8a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  406e8e:	d1c0      	bne.n	406e12 <__aeabi_ddiv+0x82>
  406e90:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  406e94:	d10b      	bne.n	406eae <__aeabi_ddiv+0x11e>
  406e96:	ea41 0100 	orr.w	r1, r1, r0
  406e9a:	f04f 0000 	mov.w	r0, #0
  406e9e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  406ea2:	e7b6      	b.n	406e12 <__aeabi_ddiv+0x82>
  406ea4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  406ea8:	bf04      	itt	eq
  406eaa:	4301      	orreq	r1, r0
  406eac:	2000      	moveq	r0, #0
  406eae:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  406eb2:	bf88      	it	hi
  406eb4:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  406eb8:	f63f aeaf 	bhi.w	406c1a <__aeabi_dmul+0xde>
  406ebc:	ebb5 0c03 	subs.w	ip, r5, r3
  406ec0:	bf04      	itt	eq
  406ec2:	ebb6 0c02 	subseq.w	ip, r6, r2
  406ec6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  406eca:	f150 0000 	adcs.w	r0, r0, #0
  406ece:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  406ed2:	bd70      	pop	{r4, r5, r6, pc}
  406ed4:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  406ed8:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  406edc:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  406ee0:	bfc2      	ittt	gt
  406ee2:	ebd4 050c 	rsbsgt	r5, r4, ip
  406ee6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  406eea:	bd70      	popgt	{r4, r5, r6, pc}
  406eec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  406ef0:	f04f 0e00 	mov.w	lr, #0
  406ef4:	3c01      	subs	r4, #1
  406ef6:	e690      	b.n	406c1a <__aeabi_dmul+0xde>
  406ef8:	ea45 0e06 	orr.w	lr, r5, r6
  406efc:	e68d      	b.n	406c1a <__aeabi_dmul+0xde>
  406efe:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  406f02:	ea94 0f0c 	teq	r4, ip
  406f06:	bf08      	it	eq
  406f08:	ea95 0f0c 	teqeq	r5, ip
  406f0c:	f43f af3b 	beq.w	406d86 <__aeabi_dmul+0x24a>
  406f10:	ea94 0f0c 	teq	r4, ip
  406f14:	d10a      	bne.n	406f2c <__aeabi_ddiv+0x19c>
  406f16:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  406f1a:	f47f af34 	bne.w	406d86 <__aeabi_dmul+0x24a>
  406f1e:	ea95 0f0c 	teq	r5, ip
  406f22:	f47f af25 	bne.w	406d70 <__aeabi_dmul+0x234>
  406f26:	4610      	mov	r0, r2
  406f28:	4619      	mov	r1, r3
  406f2a:	e72c      	b.n	406d86 <__aeabi_dmul+0x24a>
  406f2c:	ea95 0f0c 	teq	r5, ip
  406f30:	d106      	bne.n	406f40 <__aeabi_ddiv+0x1b0>
  406f32:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  406f36:	f43f aefd 	beq.w	406d34 <__aeabi_dmul+0x1f8>
  406f3a:	4610      	mov	r0, r2
  406f3c:	4619      	mov	r1, r3
  406f3e:	e722      	b.n	406d86 <__aeabi_dmul+0x24a>
  406f40:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  406f44:	bf18      	it	ne
  406f46:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  406f4a:	f47f aec5 	bne.w	406cd8 <__aeabi_dmul+0x19c>
  406f4e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  406f52:	f47f af0d 	bne.w	406d70 <__aeabi_dmul+0x234>
  406f56:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  406f5a:	f47f aeeb 	bne.w	406d34 <__aeabi_dmul+0x1f8>
  406f5e:	e712      	b.n	406d86 <__aeabi_dmul+0x24a>

00406f60 <__gedf2>:
  406f60:	f04f 3cff 	mov.w	ip, #4294967295
  406f64:	e006      	b.n	406f74 <__cmpdf2+0x4>
  406f66:	bf00      	nop

00406f68 <__ledf2>:
  406f68:	f04f 0c01 	mov.w	ip, #1
  406f6c:	e002      	b.n	406f74 <__cmpdf2+0x4>
  406f6e:	bf00      	nop

00406f70 <__cmpdf2>:
  406f70:	f04f 0c01 	mov.w	ip, #1
  406f74:	f84d cd04 	str.w	ip, [sp, #-4]!
  406f78:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  406f7c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406f80:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  406f84:	bf18      	it	ne
  406f86:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  406f8a:	d01b      	beq.n	406fc4 <__cmpdf2+0x54>
  406f8c:	b001      	add	sp, #4
  406f8e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  406f92:	bf0c      	ite	eq
  406f94:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  406f98:	ea91 0f03 	teqne	r1, r3
  406f9c:	bf02      	ittt	eq
  406f9e:	ea90 0f02 	teqeq	r0, r2
  406fa2:	2000      	moveq	r0, #0
  406fa4:	4770      	bxeq	lr
  406fa6:	f110 0f00 	cmn.w	r0, #0
  406faa:	ea91 0f03 	teq	r1, r3
  406fae:	bf58      	it	pl
  406fb0:	4299      	cmppl	r1, r3
  406fb2:	bf08      	it	eq
  406fb4:	4290      	cmpeq	r0, r2
  406fb6:	bf2c      	ite	cs
  406fb8:	17d8      	asrcs	r0, r3, #31
  406fba:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  406fbe:	f040 0001 	orr.w	r0, r0, #1
  406fc2:	4770      	bx	lr
  406fc4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  406fc8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406fcc:	d102      	bne.n	406fd4 <__cmpdf2+0x64>
  406fce:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  406fd2:	d107      	bne.n	406fe4 <__cmpdf2+0x74>
  406fd4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  406fd8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406fdc:	d1d6      	bne.n	406f8c <__cmpdf2+0x1c>
  406fde:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  406fe2:	d0d3      	beq.n	406f8c <__cmpdf2+0x1c>
  406fe4:	f85d 0b04 	ldr.w	r0, [sp], #4
  406fe8:	4770      	bx	lr
  406fea:	bf00      	nop

00406fec <__aeabi_cdrcmple>:
  406fec:	4684      	mov	ip, r0
  406fee:	4610      	mov	r0, r2
  406ff0:	4662      	mov	r2, ip
  406ff2:	468c      	mov	ip, r1
  406ff4:	4619      	mov	r1, r3
  406ff6:	4663      	mov	r3, ip
  406ff8:	e000      	b.n	406ffc <__aeabi_cdcmpeq>
  406ffa:	bf00      	nop

00406ffc <__aeabi_cdcmpeq>:
  406ffc:	b501      	push	{r0, lr}
  406ffe:	f7ff ffb7 	bl	406f70 <__cmpdf2>
  407002:	2800      	cmp	r0, #0
  407004:	bf48      	it	mi
  407006:	f110 0f00 	cmnmi.w	r0, #0
  40700a:	bd01      	pop	{r0, pc}

0040700c <__aeabi_dcmpeq>:
  40700c:	f84d ed08 	str.w	lr, [sp, #-8]!
  407010:	f7ff fff4 	bl	406ffc <__aeabi_cdcmpeq>
  407014:	bf0c      	ite	eq
  407016:	2001      	moveq	r0, #1
  407018:	2000      	movne	r0, #0
  40701a:	f85d fb08 	ldr.w	pc, [sp], #8
  40701e:	bf00      	nop

00407020 <__aeabi_dcmplt>:
  407020:	f84d ed08 	str.w	lr, [sp, #-8]!
  407024:	f7ff ffea 	bl	406ffc <__aeabi_cdcmpeq>
  407028:	bf34      	ite	cc
  40702a:	2001      	movcc	r0, #1
  40702c:	2000      	movcs	r0, #0
  40702e:	f85d fb08 	ldr.w	pc, [sp], #8
  407032:	bf00      	nop

00407034 <__aeabi_dcmple>:
  407034:	f84d ed08 	str.w	lr, [sp, #-8]!
  407038:	f7ff ffe0 	bl	406ffc <__aeabi_cdcmpeq>
  40703c:	bf94      	ite	ls
  40703e:	2001      	movls	r0, #1
  407040:	2000      	movhi	r0, #0
  407042:	f85d fb08 	ldr.w	pc, [sp], #8
  407046:	bf00      	nop

00407048 <__aeabi_dcmpge>:
  407048:	f84d ed08 	str.w	lr, [sp, #-8]!
  40704c:	f7ff ffce 	bl	406fec <__aeabi_cdrcmple>
  407050:	bf94      	ite	ls
  407052:	2001      	movls	r0, #1
  407054:	2000      	movhi	r0, #0
  407056:	f85d fb08 	ldr.w	pc, [sp], #8
  40705a:	bf00      	nop

0040705c <__aeabi_dcmpgt>:
  40705c:	f84d ed08 	str.w	lr, [sp, #-8]!
  407060:	f7ff ffc4 	bl	406fec <__aeabi_cdrcmple>
  407064:	bf34      	ite	cc
  407066:	2001      	movcc	r0, #1
  407068:	2000      	movcs	r0, #0
  40706a:	f85d fb08 	ldr.w	pc, [sp], #8
  40706e:	bf00      	nop

00407070 <__aeabi_dcmpun>:
  407070:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  407074:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  407078:	d102      	bne.n	407080 <__aeabi_dcmpun+0x10>
  40707a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  40707e:	d10a      	bne.n	407096 <__aeabi_dcmpun+0x26>
  407080:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  407084:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  407088:	d102      	bne.n	407090 <__aeabi_dcmpun+0x20>
  40708a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40708e:	d102      	bne.n	407096 <__aeabi_dcmpun+0x26>
  407090:	f04f 0000 	mov.w	r0, #0
  407094:	4770      	bx	lr
  407096:	f04f 0001 	mov.w	r0, #1
  40709a:	4770      	bx	lr

0040709c <__aeabi_d2iz>:
  40709c:	ea4f 0241 	mov.w	r2, r1, lsl #1
  4070a0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  4070a4:	d215      	bcs.n	4070d2 <__aeabi_d2iz+0x36>
  4070a6:	d511      	bpl.n	4070cc <__aeabi_d2iz+0x30>
  4070a8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  4070ac:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  4070b0:	d912      	bls.n	4070d8 <__aeabi_d2iz+0x3c>
  4070b2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  4070b6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  4070ba:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  4070be:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  4070c2:	fa23 f002 	lsr.w	r0, r3, r2
  4070c6:	bf18      	it	ne
  4070c8:	4240      	negne	r0, r0
  4070ca:	4770      	bx	lr
  4070cc:	f04f 0000 	mov.w	r0, #0
  4070d0:	4770      	bx	lr
  4070d2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  4070d6:	d105      	bne.n	4070e4 <__aeabi_d2iz+0x48>
  4070d8:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  4070dc:	bf08      	it	eq
  4070de:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  4070e2:	4770      	bx	lr
  4070e4:	f04f 0000 	mov.w	r0, #0
  4070e8:	4770      	bx	lr
  4070ea:	bf00      	nop

004070ec <__aeabi_uldivmod>:
  4070ec:	b953      	cbnz	r3, 407104 <__aeabi_uldivmod+0x18>
  4070ee:	b94a      	cbnz	r2, 407104 <__aeabi_uldivmod+0x18>
  4070f0:	2900      	cmp	r1, #0
  4070f2:	bf08      	it	eq
  4070f4:	2800      	cmpeq	r0, #0
  4070f6:	bf1c      	itt	ne
  4070f8:	f04f 31ff 	movne.w	r1, #4294967295
  4070fc:	f04f 30ff 	movne.w	r0, #4294967295
  407100:	f000 b97a 	b.w	4073f8 <__aeabi_idiv0>
  407104:	f1ad 0c08 	sub.w	ip, sp, #8
  407108:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  40710c:	f000 f806 	bl	40711c <__udivmoddi4>
  407110:	f8dd e004 	ldr.w	lr, [sp, #4]
  407114:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  407118:	b004      	add	sp, #16
  40711a:	4770      	bx	lr

0040711c <__udivmoddi4>:
  40711c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  407120:	468c      	mov	ip, r1
  407122:	460d      	mov	r5, r1
  407124:	4604      	mov	r4, r0
  407126:	9e08      	ldr	r6, [sp, #32]
  407128:	2b00      	cmp	r3, #0
  40712a:	d151      	bne.n	4071d0 <__udivmoddi4+0xb4>
  40712c:	428a      	cmp	r2, r1
  40712e:	4617      	mov	r7, r2
  407130:	d96d      	bls.n	40720e <__udivmoddi4+0xf2>
  407132:	fab2 fe82 	clz	lr, r2
  407136:	f1be 0f00 	cmp.w	lr, #0
  40713a:	d00b      	beq.n	407154 <__udivmoddi4+0x38>
  40713c:	f1ce 0c20 	rsb	ip, lr, #32
  407140:	fa01 f50e 	lsl.w	r5, r1, lr
  407144:	fa20 fc0c 	lsr.w	ip, r0, ip
  407148:	fa02 f70e 	lsl.w	r7, r2, lr
  40714c:	ea4c 0c05 	orr.w	ip, ip, r5
  407150:	fa00 f40e 	lsl.w	r4, r0, lr
  407154:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  407158:	0c25      	lsrs	r5, r4, #16
  40715a:	fbbc f8fa 	udiv	r8, ip, sl
  40715e:	fa1f f987 	uxth.w	r9, r7
  407162:	fb0a cc18 	mls	ip, sl, r8, ip
  407166:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  40716a:	fb08 f309 	mul.w	r3, r8, r9
  40716e:	42ab      	cmp	r3, r5
  407170:	d90a      	bls.n	407188 <__udivmoddi4+0x6c>
  407172:	19ed      	adds	r5, r5, r7
  407174:	f108 32ff 	add.w	r2, r8, #4294967295
  407178:	f080 8123 	bcs.w	4073c2 <__udivmoddi4+0x2a6>
  40717c:	42ab      	cmp	r3, r5
  40717e:	f240 8120 	bls.w	4073c2 <__udivmoddi4+0x2a6>
  407182:	f1a8 0802 	sub.w	r8, r8, #2
  407186:	443d      	add	r5, r7
  407188:	1aed      	subs	r5, r5, r3
  40718a:	b2a4      	uxth	r4, r4
  40718c:	fbb5 f0fa 	udiv	r0, r5, sl
  407190:	fb0a 5510 	mls	r5, sl, r0, r5
  407194:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  407198:	fb00 f909 	mul.w	r9, r0, r9
  40719c:	45a1      	cmp	r9, r4
  40719e:	d909      	bls.n	4071b4 <__udivmoddi4+0x98>
  4071a0:	19e4      	adds	r4, r4, r7
  4071a2:	f100 33ff 	add.w	r3, r0, #4294967295
  4071a6:	f080 810a 	bcs.w	4073be <__udivmoddi4+0x2a2>
  4071aa:	45a1      	cmp	r9, r4
  4071ac:	f240 8107 	bls.w	4073be <__udivmoddi4+0x2a2>
  4071b0:	3802      	subs	r0, #2
  4071b2:	443c      	add	r4, r7
  4071b4:	eba4 0409 	sub.w	r4, r4, r9
  4071b8:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  4071bc:	2100      	movs	r1, #0
  4071be:	2e00      	cmp	r6, #0
  4071c0:	d061      	beq.n	407286 <__udivmoddi4+0x16a>
  4071c2:	fa24 f40e 	lsr.w	r4, r4, lr
  4071c6:	2300      	movs	r3, #0
  4071c8:	6034      	str	r4, [r6, #0]
  4071ca:	6073      	str	r3, [r6, #4]
  4071cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4071d0:	428b      	cmp	r3, r1
  4071d2:	d907      	bls.n	4071e4 <__udivmoddi4+0xc8>
  4071d4:	2e00      	cmp	r6, #0
  4071d6:	d054      	beq.n	407282 <__udivmoddi4+0x166>
  4071d8:	2100      	movs	r1, #0
  4071da:	e886 0021 	stmia.w	r6, {r0, r5}
  4071de:	4608      	mov	r0, r1
  4071e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4071e4:	fab3 f183 	clz	r1, r3
  4071e8:	2900      	cmp	r1, #0
  4071ea:	f040 808e 	bne.w	40730a <__udivmoddi4+0x1ee>
  4071ee:	42ab      	cmp	r3, r5
  4071f0:	d302      	bcc.n	4071f8 <__udivmoddi4+0xdc>
  4071f2:	4282      	cmp	r2, r0
  4071f4:	f200 80fa 	bhi.w	4073ec <__udivmoddi4+0x2d0>
  4071f8:	1a84      	subs	r4, r0, r2
  4071fa:	eb65 0503 	sbc.w	r5, r5, r3
  4071fe:	2001      	movs	r0, #1
  407200:	46ac      	mov	ip, r5
  407202:	2e00      	cmp	r6, #0
  407204:	d03f      	beq.n	407286 <__udivmoddi4+0x16a>
  407206:	e886 1010 	stmia.w	r6, {r4, ip}
  40720a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40720e:	b912      	cbnz	r2, 407216 <__udivmoddi4+0xfa>
  407210:	2701      	movs	r7, #1
  407212:	fbb7 f7f2 	udiv	r7, r7, r2
  407216:	fab7 fe87 	clz	lr, r7
  40721a:	f1be 0f00 	cmp.w	lr, #0
  40721e:	d134      	bne.n	40728a <__udivmoddi4+0x16e>
  407220:	1beb      	subs	r3, r5, r7
  407222:	0c3a      	lsrs	r2, r7, #16
  407224:	fa1f fc87 	uxth.w	ip, r7
  407228:	2101      	movs	r1, #1
  40722a:	fbb3 f8f2 	udiv	r8, r3, r2
  40722e:	0c25      	lsrs	r5, r4, #16
  407230:	fb02 3318 	mls	r3, r2, r8, r3
  407234:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  407238:	fb0c f308 	mul.w	r3, ip, r8
  40723c:	42ab      	cmp	r3, r5
  40723e:	d907      	bls.n	407250 <__udivmoddi4+0x134>
  407240:	19ed      	adds	r5, r5, r7
  407242:	f108 30ff 	add.w	r0, r8, #4294967295
  407246:	d202      	bcs.n	40724e <__udivmoddi4+0x132>
  407248:	42ab      	cmp	r3, r5
  40724a:	f200 80d1 	bhi.w	4073f0 <__udivmoddi4+0x2d4>
  40724e:	4680      	mov	r8, r0
  407250:	1aed      	subs	r5, r5, r3
  407252:	b2a3      	uxth	r3, r4
  407254:	fbb5 f0f2 	udiv	r0, r5, r2
  407258:	fb02 5510 	mls	r5, r2, r0, r5
  40725c:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  407260:	fb0c fc00 	mul.w	ip, ip, r0
  407264:	45a4      	cmp	ip, r4
  407266:	d907      	bls.n	407278 <__udivmoddi4+0x15c>
  407268:	19e4      	adds	r4, r4, r7
  40726a:	f100 33ff 	add.w	r3, r0, #4294967295
  40726e:	d202      	bcs.n	407276 <__udivmoddi4+0x15a>
  407270:	45a4      	cmp	ip, r4
  407272:	f200 80b8 	bhi.w	4073e6 <__udivmoddi4+0x2ca>
  407276:	4618      	mov	r0, r3
  407278:	eba4 040c 	sub.w	r4, r4, ip
  40727c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  407280:	e79d      	b.n	4071be <__udivmoddi4+0xa2>
  407282:	4631      	mov	r1, r6
  407284:	4630      	mov	r0, r6
  407286:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40728a:	f1ce 0420 	rsb	r4, lr, #32
  40728e:	fa05 f30e 	lsl.w	r3, r5, lr
  407292:	fa07 f70e 	lsl.w	r7, r7, lr
  407296:	fa20 f804 	lsr.w	r8, r0, r4
  40729a:	0c3a      	lsrs	r2, r7, #16
  40729c:	fa25 f404 	lsr.w	r4, r5, r4
  4072a0:	ea48 0803 	orr.w	r8, r8, r3
  4072a4:	fbb4 f1f2 	udiv	r1, r4, r2
  4072a8:	ea4f 4518 	mov.w	r5, r8, lsr #16
  4072ac:	fb02 4411 	mls	r4, r2, r1, r4
  4072b0:	fa1f fc87 	uxth.w	ip, r7
  4072b4:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  4072b8:	fb01 f30c 	mul.w	r3, r1, ip
  4072bc:	42ab      	cmp	r3, r5
  4072be:	fa00 f40e 	lsl.w	r4, r0, lr
  4072c2:	d909      	bls.n	4072d8 <__udivmoddi4+0x1bc>
  4072c4:	19ed      	adds	r5, r5, r7
  4072c6:	f101 30ff 	add.w	r0, r1, #4294967295
  4072ca:	f080 808a 	bcs.w	4073e2 <__udivmoddi4+0x2c6>
  4072ce:	42ab      	cmp	r3, r5
  4072d0:	f240 8087 	bls.w	4073e2 <__udivmoddi4+0x2c6>
  4072d4:	3902      	subs	r1, #2
  4072d6:	443d      	add	r5, r7
  4072d8:	1aeb      	subs	r3, r5, r3
  4072da:	fa1f f588 	uxth.w	r5, r8
  4072de:	fbb3 f0f2 	udiv	r0, r3, r2
  4072e2:	fb02 3310 	mls	r3, r2, r0, r3
  4072e6:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  4072ea:	fb00 f30c 	mul.w	r3, r0, ip
  4072ee:	42ab      	cmp	r3, r5
  4072f0:	d907      	bls.n	407302 <__udivmoddi4+0x1e6>
  4072f2:	19ed      	adds	r5, r5, r7
  4072f4:	f100 38ff 	add.w	r8, r0, #4294967295
  4072f8:	d26f      	bcs.n	4073da <__udivmoddi4+0x2be>
  4072fa:	42ab      	cmp	r3, r5
  4072fc:	d96d      	bls.n	4073da <__udivmoddi4+0x2be>
  4072fe:	3802      	subs	r0, #2
  407300:	443d      	add	r5, r7
  407302:	1aeb      	subs	r3, r5, r3
  407304:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  407308:	e78f      	b.n	40722a <__udivmoddi4+0x10e>
  40730a:	f1c1 0720 	rsb	r7, r1, #32
  40730e:	fa22 f807 	lsr.w	r8, r2, r7
  407312:	408b      	lsls	r3, r1
  407314:	fa05 f401 	lsl.w	r4, r5, r1
  407318:	ea48 0303 	orr.w	r3, r8, r3
  40731c:	fa20 fe07 	lsr.w	lr, r0, r7
  407320:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  407324:	40fd      	lsrs	r5, r7
  407326:	ea4e 0e04 	orr.w	lr, lr, r4
  40732a:	fbb5 f9fc 	udiv	r9, r5, ip
  40732e:	ea4f 441e 	mov.w	r4, lr, lsr #16
  407332:	fb0c 5519 	mls	r5, ip, r9, r5
  407336:	fa1f f883 	uxth.w	r8, r3
  40733a:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  40733e:	fb09 f408 	mul.w	r4, r9, r8
  407342:	42ac      	cmp	r4, r5
  407344:	fa02 f201 	lsl.w	r2, r2, r1
  407348:	fa00 fa01 	lsl.w	sl, r0, r1
  40734c:	d908      	bls.n	407360 <__udivmoddi4+0x244>
  40734e:	18ed      	adds	r5, r5, r3
  407350:	f109 30ff 	add.w	r0, r9, #4294967295
  407354:	d243      	bcs.n	4073de <__udivmoddi4+0x2c2>
  407356:	42ac      	cmp	r4, r5
  407358:	d941      	bls.n	4073de <__udivmoddi4+0x2c2>
  40735a:	f1a9 0902 	sub.w	r9, r9, #2
  40735e:	441d      	add	r5, r3
  407360:	1b2d      	subs	r5, r5, r4
  407362:	fa1f fe8e 	uxth.w	lr, lr
  407366:	fbb5 f0fc 	udiv	r0, r5, ip
  40736a:	fb0c 5510 	mls	r5, ip, r0, r5
  40736e:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  407372:	fb00 f808 	mul.w	r8, r0, r8
  407376:	45a0      	cmp	r8, r4
  407378:	d907      	bls.n	40738a <__udivmoddi4+0x26e>
  40737a:	18e4      	adds	r4, r4, r3
  40737c:	f100 35ff 	add.w	r5, r0, #4294967295
  407380:	d229      	bcs.n	4073d6 <__udivmoddi4+0x2ba>
  407382:	45a0      	cmp	r8, r4
  407384:	d927      	bls.n	4073d6 <__udivmoddi4+0x2ba>
  407386:	3802      	subs	r0, #2
  407388:	441c      	add	r4, r3
  40738a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  40738e:	eba4 0408 	sub.w	r4, r4, r8
  407392:	fba0 8902 	umull	r8, r9, r0, r2
  407396:	454c      	cmp	r4, r9
  407398:	46c6      	mov	lr, r8
  40739a:	464d      	mov	r5, r9
  40739c:	d315      	bcc.n	4073ca <__udivmoddi4+0x2ae>
  40739e:	d012      	beq.n	4073c6 <__udivmoddi4+0x2aa>
  4073a0:	b156      	cbz	r6, 4073b8 <__udivmoddi4+0x29c>
  4073a2:	ebba 030e 	subs.w	r3, sl, lr
  4073a6:	eb64 0405 	sbc.w	r4, r4, r5
  4073aa:	fa04 f707 	lsl.w	r7, r4, r7
  4073ae:	40cb      	lsrs	r3, r1
  4073b0:	431f      	orrs	r7, r3
  4073b2:	40cc      	lsrs	r4, r1
  4073b4:	6037      	str	r7, [r6, #0]
  4073b6:	6074      	str	r4, [r6, #4]
  4073b8:	2100      	movs	r1, #0
  4073ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4073be:	4618      	mov	r0, r3
  4073c0:	e6f8      	b.n	4071b4 <__udivmoddi4+0x98>
  4073c2:	4690      	mov	r8, r2
  4073c4:	e6e0      	b.n	407188 <__udivmoddi4+0x6c>
  4073c6:	45c2      	cmp	sl, r8
  4073c8:	d2ea      	bcs.n	4073a0 <__udivmoddi4+0x284>
  4073ca:	ebb8 0e02 	subs.w	lr, r8, r2
  4073ce:	eb69 0503 	sbc.w	r5, r9, r3
  4073d2:	3801      	subs	r0, #1
  4073d4:	e7e4      	b.n	4073a0 <__udivmoddi4+0x284>
  4073d6:	4628      	mov	r0, r5
  4073d8:	e7d7      	b.n	40738a <__udivmoddi4+0x26e>
  4073da:	4640      	mov	r0, r8
  4073dc:	e791      	b.n	407302 <__udivmoddi4+0x1e6>
  4073de:	4681      	mov	r9, r0
  4073e0:	e7be      	b.n	407360 <__udivmoddi4+0x244>
  4073e2:	4601      	mov	r1, r0
  4073e4:	e778      	b.n	4072d8 <__udivmoddi4+0x1bc>
  4073e6:	3802      	subs	r0, #2
  4073e8:	443c      	add	r4, r7
  4073ea:	e745      	b.n	407278 <__udivmoddi4+0x15c>
  4073ec:	4608      	mov	r0, r1
  4073ee:	e708      	b.n	407202 <__udivmoddi4+0xe6>
  4073f0:	f1a8 0802 	sub.w	r8, r8, #2
  4073f4:	443d      	add	r5, r7
  4073f6:	e72b      	b.n	407250 <__udivmoddi4+0x134>

004073f8 <__aeabi_idiv0>:
  4073f8:	4770      	bx	lr
  4073fa:	bf00      	nop

004073fc <p_uc_charset10x14>:
	...
  407418:	ccff ccff 0000 0000 0000 0000 0000 0000     ................
  407428:	00f0 00f0 0000 0000 00f0 00f0 0000 0000     ................
  407438:	c00c c00c fcff fcff c00c c00c fcff fcff     ................
  407448:	c00c c00c 600c 701e 303f 3033 fcff fcff     .....`.p?030....
  407458:	3033 f033 e039 c018 0060 0cf0 3cf0 f060     303.9...`....<`.
  407468:	c003 000f 183c 3cf0 3cc0 1800 f03c f87f     ....<..<.<..<...
  407478:	1cc3 8cc7 cccf ecdc 7878 3030 fc00 cc00     ........xx00....
  407488:	0000 0000 0000 0044 00ec 00f8 0070 0000     ......D.....p...
	...
  4074a0:	c00f f03f 7878 1860 0cc0 0cc0 0000 0000     ..?.xx`.........
  4074b0:	0000 0000 0cc0 0cc0 1860 7878 f03f c00f     ........`.xx?...
  4074c0:	0000 0000 600c e00e c007 8003 f83f f83f     .....`......?.?.
  4074d0:	8003 c007 e00e 600c 0003 0003 0003 0003     .......`........
  4074e0:	f03f f03f 0003 0003 0003 0003 4400 ec00     ?.?..........D..
  4074f0:	f800 7000 0000 0000 0000 0000 0000 0000     ...p............
  407500:	0003 0003 0003 0003 0003 0003 0003 0003     ................
  407510:	0003 0003 1800 3c00 3c00 1800 0000 0000     .......<.<......
	...
  407528:	0000 0c00 3c00 f000 c003 000f 003c 00f0     .....<......<...
  407538:	00c0 0000 f03f f87f fce0 ccc1 8cc3 0cc7     ....?...........
  407548:	0cce 1cfc f87f f03f 0000 0000 0c30 0c70     ......?.....0.p.
  407558:	fcff fcff 0c00 0c00 0000 0000 0c30 1c70     ............0.p.
  407568:	3ce0 7cc0 ecc0 ccc1 8cc3 0ce7 0c7e 0c3c     .<.|........~.<.
  407578:	3030 3870 1ce0 0cc0 0cc0 0cc3 0cc3 1ce3     00p8............
  407588:	f87f f03c c003 c007 c00e c01c c038 c070     ..<.........8.p.
  407598:	fcff fcff c000 c000 30fc 38fc 1ccc 0ccc     .........0.8....
  4075a8:	0ccc 0ccc 0ccc 1cce f8c7 f0c3 f03f f87f     ............?...
  4075b8:	1ce3 0cc3 0cc3 0cc3 0cc3 9ce3 f871 f030     ............q.0.
  4075c8:	00c0 00c0 00c0 00c0 fcc3 fcc7 00ce 00dc     ................
  4075d8:	00f8 00f0 f03c f87f 9ce7 0cc3 0cc3 0cc3     ....<...........
  4075e8:	0cc3 9ce7 f87f f03c 003c 007e 0ce7 0cc3     ......<.<.~.....
  4075f8:	1cc3 38c3 70c3 e0e7 c07f 803f 0000 0000     ...8.p....?.....
  407608:	0000 6018 f03c f03c 6018 0000 0000 0000     ...`<.<..`......
  407618:	0000 0000 0000 4418 ec3c f83c 7018 0000     .......D<.<..p..
  407628:	0000 0000 0000 0003 8007 c00f e01c 7038     ..............8p
  407638:	3870 1ce0 0cc0 0000 c00c c00c c00c c00c     p8..............
  407648:	c00c c00c c00c c00c c00c c00c 0000 0cc0     ................
  407658:	1ce0 3870 7038 e01c c00f 8007 0003 0000     ..p88p..........
  407668:	0030 0070 00e0 00c0 ecc1 ecc3 00c3 00e6     0.p.............
  407678:	007e 003c f030 f871 9ce3 0cc3 fcc3 fcc3     ~.<.0.q.........
  407688:	0cc0 1ce0 f87f f03f fc3f fc7f c0e0 c0c0     ......?.?.......
  407698:	c0c0 c0c0 c0c0 c0e0 fc7f fc3f fcff fcff     ..........?.....
  4076a8:	0cc3 0cc3 0cc3 0cc3 0cc3 9ce7 f87f f03c     ..............<.
  4076b8:	f03f f87f 1ce0 0cc0 0cc0 0cc0 0cc0 1ce0     ?...............
  4076c8:	3870 3030 fcff fcff 0cc0 0cc0 0cc0 0cc0     p800............
  4076d8:	0cc0 1ce0 f87f f03f fcff fcff 0cc3 0cc3     ......?.........
  4076e8:	0cc3 0cc3 0cc3 0cc3 0cc0 0cc0 fcff fcff     ................
  4076f8:	00c3 00c3 00c3 00c3 00c3 00c3 00c0 00c0     ................
  407708:	f03f f87f 1ce0 0cc0 0cc0 0cc3 0cc3 1ce3     ?...............
  407718:	f873 f033 fcff fcff 0003 0003 0003 0003     s.3.............
  407728:	0003 0003 fcff fcff 0000 0000 0cc0 0cc0     ................
  407738:	fcff fcff 0cc0 0cc0 0000 0000 3000 3800     .............0.8
  407748:	1cc0 0cc0 0cc0 1cc0 f8ff f0ff 00c0 00c0     ................
  407758:	fcff fcff 8007 8007 c00f e01c 7038 3870     ............8pp8
  407768:	1ce0 0cc0 fcff fcff 0c00 0c00 0c00 0c00     ................
  407778:	0c00 0c00 0c00 0c00 fcff fcff 0070 0038     ............p.8.
  407788:	001f 001f 0038 0070 fcff fcff fcff fcff     ....8.p.........
  407798:	001c 000e 0007 8003 c001 e000 fcff fcff     ................
  4077a8:	f03f f87f 1ce0 0cc0 0cc0 0cc0 0cc0 1ce0     ?...............
  4077b8:	f87f f03f fcff fcff 00c3 00c3 00c3 00c3     ..?.............
  4077c8:	00c3 00e7 007e 003c f03f f87f 1ce0 0cc0     ....~.<.?.......
  4077d8:	ccc0 ecc0 7cc0 38e0 fc7f ec3f fcff fcff     .....|.8..?.....
  4077e8:	00c3 80c3 80c3 c0c3 c0c3 70e7 3c7e 1c3c     ...........p~<<.
  4077f8:	183c 1c7e 0ce7 0cc3 0cc3 0cc3 0cc3 9cc3     <.~.............
  407808:	f8e1 f060 00c0 00c0 00c0 00c0 fcff fcff     ..`.............
  407818:	00c0 00c0 00c0 00c0 f0ff f8ff 1c00 0c00     ................
  407828:	0c00 0c00 0c00 1c00 f8ff f0ff c0ff e0ff     ................
  407838:	7000 3800 1c00 1c00 3800 7000 e0ff c0ff     .p.8.....8.p....
  407848:	f0ff f8ff 1c00 3c00 f800 f800 3c00 1c00     .......<.....<..
  407858:	f8ff f0ff 3cf0 7cf8 e01c c00f 8007 8007     .....<.|........
  407868:	c00f e01c 7cf8 3cf0 00fc 00fe 0007 8003     .....|.<........
  407878:	fc01 fc01 8003 0007 00fe 00fc 3cc0 7cc0     .............<.|
  407888:	ecc0 ccc1 8cc3 0cc7 0cce 0cdc 0cf8 0cf0     ................
  407898:	0000 0000 fcff fcff 0cc0 0cc0 0cc0 0000     ................
  4078a8:	0000 0000 0030 0030 000c 000c 0003 0003     ....0.0.........
  4078b8:	c000 c000 3000 3000 0000 0000 0cc0 0cc0     .....0.0........
  4078c8:	0cc0 fcff fcff 0000 0000 0000 000c 001c     ................
  4078d8:	0038 0070 00e0 00e0 0070 0038 001c 000c     8.p.....p.8.....
  4078e8:	0c00 0c00 0c00 0c00 0c00 0c00 0c00 0c00     ................
  4078f8:	0c00 0c00 0000 0000 00c0 00e0 0070 0038     ............p.8.
  407908:	0018 0000 0000 0000 3000 7806 fc0e cc0c     .........0.x....
  407918:	cc0c cc0c cc0c cc0e fc07 f803 fcff fcff     ................
  407928:	0c03 0c03 0c03 0c03 0c03 9c03 f801 f000     ................
  407938:	f003 f807 1c0e 0c0c 0c0c 0c0c 0c0c 1c0e     ................
  407948:	3807 3003 f000 f801 9c03 0c03 0c03 0c03     .8.0............
  407958:	0c03 0c03 fcff fcff f003 f807 dc0e cc0c     ................
  407968:	cc0c cc0c cc0c dc0e d807 9003 0000 0003     ................
  407978:	fc3f fc7f 00e3 00e3 0070 0030 0000 0000     ?.......p.0.....
  407988:	1803 9c07 cc0f cc0c cc0c cc0c cc0c dc0c     ................
  407998:	f80f f007 fcff fcff 0003 0003 0003 0003     ................
  4079a8:	8003 fc01 fc00 0000 0000 0000 0000 0000     ................
  4079b8:	fc1b fc1b 0000 0000 0000 0000 0000 3000     ...............0
  4079c8:	3800 1c00 0c00 0c00 1c00 f8cf f0cf 0000     .8..............
  4079d8:	0000 fcff fcff e000 e001 f003 3807 1c0e     .............8..
  4079e8:	0c0c 0000 0000 0000 0cc0 0cc0 fcff fcff     ................
  4079f8:	0c00 0c00 0000 0000 fc0f fc0f 000e 0007     ................
  407a08:	c003 c003 0007 000e fc0f fc0f fc0f fc0f     ................
  407a18:	0003 0007 000e 000c 000c 000e fc07 fc03     ................
  407a28:	f003 f807 1c0e 0c0c 0c0c 0c0c 0c0c 1c0e     ................
  407a38:	f807 f003 fc0f fc0f c00c c00c c00c c00c     ................
  407a48:	c00c c00f 8007 0003 0003 8007 c00f c00c     ................
  407a58:	c00c c00c c00c c00c fc0f fc0f fc0f fc0f     ................
  407a68:	8003 0007 000e 000c 000c 000e 0007 0003     ................
  407a78:	1803 9c07 cc0f cc0c cc0c cc0c cc0c fc0c     ................
  407a88:	780e 3006 0000 000c 000c f0ff f8ff 1c0c     .x.0............
  407a98:	1c0c 380c 300c 0000 f00f f80f 1c00 0c00     ...8.0..........
  407aa8:	0c00 0c00 0c00 1c00 f80f f00f c00f e00f     ................
  407ab8:	7000 3800 1c00 1c00 3800 7000 e00f c00f     .p.8.....8.p....
  407ac8:	f00f f80f 1c00 1c00 f800 f800 1c00 1c00     ................
  407ad8:	f80f f00f 0c0c 1c0e 3807 f003 e001 e001     .........8......
  407ae8:	f003 3807 1c0e 0c0c 000c 000e 0c07 9c03     ...8............
  407af8:	f801 f001 8003 0007 000e 000c 0c0c 1c0c     ................
  407b08:	3c0c 7c0c ec0c cc0d 8c0f 0c0f 0c0e 0c0c     .<.|............
  407b18:	0000 0003 8007 f03f f87c 1ce0 0cc0 0cc0     ......?.|.......
  407b28:	0cc0 0000 0c03 0c03 fc3f fc7f 0ce3 0cc3     ........?.......
  407b38:	0cc0 0ce0 0c70 0c30 0000 0cc0 0cc0 0cc0     ....p.0.........
  407b48:	1ce0 f87c f03f 8007 0003 0000 00c0 00c0     ..|.?...........
  407b58:	00c0 00c0 00c0 00c0 00c0 00c0 00c0 00c0     ................
  407b68:	fcff fcff fcff fcff fcff fcff fcff fcff     ................
  407b78:	fcff fcff 444c 3a52 2520 0d64 0000 0000     ....LDR: %d.....
  407b88:	7345 7563 6f72 203a 6425 000d 6d55 6469     Escuro: %d..Umid
  407b98:	6461 3a65 2520 0d64 0000 0000 6e45 7274     ade: %d.....Entr
  407ba8:	2065 656d 6964 6f63 7365 203a 6425 500a     e medicoes: %d.P
  407bb8:	6f72 2078 656d 6964 6163 3a6f 2520 0a64     rox medicao: %d.
  407bc8:	0000 0000 6f42 626d 2061 6e69 6369 6169     ....Bomba inicia
  407bd8:	6164 000d 6e49 6973 6172 7420 6d65 6f70     da..Insira tempo
  407be8:	6d20 7861 6d69 206f 6f6e 6520 6373 7275      maximo no escur
  407bf8:	206f 6d65 6820 726f 7361 0d3a 0000 0000     o em horas:.....
  407c08:	6e49 6973 6172 6120 6c20 6d75 6e69 736f     Insira a luminos
  407c18:	6469 6461 2065 696d 696e 616d 6520 206d     idade minima em 
  407c28:	3a25 000d 6f43 666e 6769 7275 6361 6f61     %:..Configuracao
  407c38:	6320 6d6f 6c70 7465 2161 000d 6554 706d      completa!..Temp
  407c48:	3a6f 2520 0969 754c 3a7a 2520 2569 0d0a     o: %i.Luz: %i%..
  407c58:	0000 0000                                   ....

00407c5c <_global_impure_ptr>:
  407c5c:	0038 2000 000a 0000 4e49 0046 6e69 0066     8.. ....INF.inf.
  407c6c:	414e 004e 616e 006e 3130 3332 3534 3736     NAN.nan.01234567
  407c7c:	3938 4241 4443 4645 0000 0000 3130 3332     89ABCDEF....0123
  407c8c:	3534 3736 3938 6261 6463 6665 0000 0000     456789abcdef....
  407c9c:	6e28 6c75 296c 0000 0030 0000               (null)..0...

00407ca8 <blanks.7223>:
  407ca8:	2020 2020 2020 2020 2020 2020 2020 2020                     

00407cb8 <zeroes.7224>:
  407cb8:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
  407cc8:	6e49 6966 696e 7974 0000 0000 614e 004e     Infinity....NaN.
  407cd8:	0043 0000 4f50 4953 0058 0000 002e 0000     C...POSIX.......

00407ce8 <__mprec_bigtens>:
  407ce8:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
  407cf8:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
  407d08:	bf3c 7f73 4fdd 7515                         <.s..O.u

00407d10 <__mprec_tens>:
  407d10:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
  407d20:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
  407d30:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
  407d40:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
  407d50:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
  407d60:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
  407d70:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
  407d80:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
  407d90:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
  407da0:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
  407db0:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
  407dc0:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
  407dd0:	9db4 79d9 7843 44ea                         ...yCx.D

00407dd8 <p05.6055>:
  407dd8:	0005 0000 0019 0000 007d 0000               ........}...

00407de4 <_ctype_>:
  407de4:	2000 2020 2020 2020 2020 2828 2828 2028     .         ((((( 
  407df4:	2020 2020 2020 2020 2020 2020 2020 2020                     
  407e04:	8820 1010 1010 1010 1010 1010 1010 1010      ...............
  407e14:	0410 0404 0404 0404 0404 1004 1010 1010     ................
  407e24:	1010 4141 4141 4141 0101 0101 0101 0101     ..AAAAAA........
  407e34:	0101 0101 0101 0101 0101 0101 1010 1010     ................
  407e44:	1010 4242 4242 4242 0202 0202 0202 0202     ..BBBBBB........
  407e54:	0202 0202 0202 0202 0202 0202 1010 1010     ................
  407e64:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
	...

00407ee8 <_init>:
  407ee8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  407eea:	bf00      	nop
  407eec:	bcf8      	pop	{r3, r4, r5, r6, r7}
  407eee:	bc08      	pop	{r3}
  407ef0:	469e      	mov	lr, r3
  407ef2:	4770      	bx	lr

00407ef4 <__init_array_start>:
  407ef4:	00403701 	.word	0x00403701

00407ef8 <__frame_dummy_init_array_entry>:
  407ef8:	004000f1                                ..@.

00407efc <_fini>:
  407efc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  407efe:	bf00      	nop
  407f00:	bcf8      	pop	{r3, r4, r5, r6, r7}
  407f02:	bc08      	pop	{r3}
  407f04:	469e      	mov	lr, r3
  407f06:	4770      	bx	lr

00407f08 <__fini_array_start>:
  407f08:	004000cd 	.word	0x004000cd
