#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* Opamp_cy_psoc4_abuf */
Opamp_cy_psoc4_abuf__COMP_STAT EQU CYREG_CTBM1_COMP_STAT
Opamp_cy_psoc4_abuf__COMP_STAT_SHIFT EQU 0
Opamp_cy_psoc4_abuf__CTBM_CTB_CTRL EQU CYREG_CTBM1_CTB_CTRL
Opamp_cy_psoc4_abuf__INTR EQU CYREG_CTBM1_INTR
Opamp_cy_psoc4_abuf__INTR_MASK EQU CYREG_CTBM1_INTR_MASK
Opamp_cy_psoc4_abuf__INTR_MASK_SHIFT EQU 0
Opamp_cy_psoc4_abuf__INTR_MASKED EQU CYREG_CTBM1_INTR_MASKED
Opamp_cy_psoc4_abuf__INTR_MASKED_SHIFT EQU 0
Opamp_cy_psoc4_abuf__INTR_SET EQU CYREG_CTBM1_INTR_SET
Opamp_cy_psoc4_abuf__INTR_SET_SHIFT EQU 0
Opamp_cy_psoc4_abuf__INTR_SHIFT EQU 0
Opamp_cy_psoc4_abuf__OA_COMP_TRIM EQU CYREG_CTBM1_OA0_COMP_TRIM
Opamp_cy_psoc4_abuf__OA_NUMBER EQU 0
Opamp_cy_psoc4_abuf__OA_OFFSET_TRIM EQU CYREG_CTBM1_OA0_OFFSET_TRIM
Opamp_cy_psoc4_abuf__OA_RES_CTRL EQU CYREG_CTBM1_OA_RES0_CTRL
Opamp_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM EQU CYREG_CTBM1_OA0_SLOPE_OFFSET_TRIM

/* ADC_IN */
ADC_IN__0__DR EQU CYREG_GPIO_PRT3_DR
ADC_IN__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
ADC_IN__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
ADC_IN__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
ADC_IN__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
ADC_IN__0__HSIOM_MASK EQU 0x0000000F
ADC_IN__0__HSIOM_SHIFT EQU 0
ADC_IN__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
ADC_IN__0__INTR EQU CYREG_GPIO_PRT3_INTR
ADC_IN__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
ADC_IN__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
ADC_IN__0__MASK EQU 0x01
ADC_IN__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
ADC_IN__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
ADC_IN__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
ADC_IN__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
ADC_IN__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
ADC_IN__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
ADC_IN__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
ADC_IN__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
ADC_IN__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
ADC_IN__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
ADC_IN__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
ADC_IN__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
ADC_IN__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
ADC_IN__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
ADC_IN__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
ADC_IN__0__PC EQU CYREG_GPIO_PRT3_PC
ADC_IN__0__PC2 EQU CYREG_GPIO_PRT3_PC2
ADC_IN__0__PORT EQU 3
ADC_IN__0__PS EQU CYREG_GPIO_PRT3_PS
ADC_IN__0__SHIFT EQU 0
ADC_IN__DR EQU CYREG_GPIO_PRT3_DR
ADC_IN__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
ADC_IN__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
ADC_IN__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
ADC_IN__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
ADC_IN__INTR EQU CYREG_GPIO_PRT3_INTR
ADC_IN__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
ADC_IN__INTSTAT EQU CYREG_GPIO_PRT3_INTR
ADC_IN__MASK EQU 0x01
ADC_IN__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
ADC_IN__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
ADC_IN__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
ADC_IN__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
ADC_IN__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
ADC_IN__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
ADC_IN__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
ADC_IN__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
ADC_IN__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
ADC_IN__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
ADC_IN__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
ADC_IN__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
ADC_IN__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
ADC_IN__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
ADC_IN__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
ADC_IN__PC EQU CYREG_GPIO_PRT3_PC
ADC_IN__PC2 EQU CYREG_GPIO_PRT3_PC2
ADC_IN__PORT EQU 3
ADC_IN__PS EQU CYREG_GPIO_PRT3_PS
ADC_IN__SHIFT EQU 0

/* ADC_SAR_cy_psoc4_sar */
ADC_SAR_cy_psoc4_sar__SAR_CTRL EQU CYREG_SAR_CTRL
ADC_SAR_cy_psoc4_sar__SAR_INTR EQU CYREG_SAR_INTR
ADC_SAR_cy_psoc4_sar__SAR_INTR_CAUSE EQU CYREG_SAR_INTR_CAUSE
ADC_SAR_cy_psoc4_sar__SAR_INTR_MASK EQU CYREG_SAR_INTR_MASK
ADC_SAR_cy_psoc4_sar__SAR_INTR_MASKED EQU CYREG_SAR_INTR_MASKED
ADC_SAR_cy_psoc4_sar__SAR_INTR_SET EQU CYREG_SAR_INTR_SET
ADC_SAR_cy_psoc4_sar__SAR_NUMBER EQU 0
ADC_SAR_cy_psoc4_sar__SAR_RANGE_COND EQU CYREG_SAR_RANGE_COND
ADC_SAR_cy_psoc4_sar__SAR_RANGE_INTR_MASK EQU CYREG_SAR_RANGE_INTR_MASK
ADC_SAR_cy_psoc4_sar__SAR_RANGE_INTR_MASKED EQU CYREG_SAR_RANGE_INTR_MASKED
ADC_SAR_cy_psoc4_sar__SAR_RANGE_INTR_SET EQU CYREG_SAR_RANGE_INTR_SET
ADC_SAR_cy_psoc4_sar__SAR_RANGE_THRES EQU CYREG_SAR_RANGE_THRES
ADC_SAR_cy_psoc4_sar__SAR_SAMPLE_CTRL EQU CYREG_SAR_SAMPLE_CTRL
ADC_SAR_cy_psoc4_sar__SAR_SAMPLE_TIME01 EQU CYREG_SAR_SAMPLE_TIME01
ADC_SAR_cy_psoc4_sar__SAR_SAMPLE_TIME23 EQU CYREG_SAR_SAMPLE_TIME23
ADC_SAR_cy_psoc4_sar__SAR_SATURATE_INTR_MASK EQU CYREG_SAR_SATURATE_INTR_MASK
ADC_SAR_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED EQU CYREG_SAR_SATURATE_INTR_MASKED
ADC_SAR_cy_psoc4_sar__SAR_SATURATE_INTR_SET EQU CYREG_SAR_SATURATE_INTR_SET
ADC_SAR_cy_psoc4_sar__SAR_STATUS EQU CYREG_SAR_STATUS

/* ADC_SAR_intClock */
ADC_SAR_intClock__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL06
ADC_SAR_intClock__DIV_ID EQU 0x00000041
ADC_SAR_intClock__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL01
ADC_SAR_intClock__PA_DIV_ID EQU 0x000000FF

/* ADC_SAR_IRQ */
ADC_SAR_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ADC_SAR_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ADC_SAR_IRQ__INTC_MASK EQU 0x8000
ADC_SAR_IRQ__INTC_NUMBER EQU 15
ADC_SAR_IRQ__INTC_PRIOR_MASK EQU 0xC0000000
ADC_SAR_IRQ__INTC_PRIOR_NUM EQU 3
ADC_SAR_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
ADC_SAR_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ADC_SAR_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Clock_1 */
Clock_1__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL11
Clock_1__DIV_ID EQU 0x00000040
Clock_1__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL00
Clock_1__PA_DIV_ID EQU 0x000000FF

/* IR_DRIVE */
IR_DRIVE__0__DR EQU CYREG_GPIO_PRT0_DR
IR_DRIVE__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
IR_DRIVE__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
IR_DRIVE__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
IR_DRIVE__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
IR_DRIVE__0__HSIOM_MASK EQU 0x0000F000
IR_DRIVE__0__HSIOM_SHIFT EQU 12
IR_DRIVE__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
IR_DRIVE__0__INTR EQU CYREG_GPIO_PRT0_INTR
IR_DRIVE__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
IR_DRIVE__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
IR_DRIVE__0__MASK EQU 0x08
IR_DRIVE__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
IR_DRIVE__0__OUT_SEL_SHIFT EQU 6
IR_DRIVE__0__OUT_SEL_VAL EQU 2
IR_DRIVE__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
IR_DRIVE__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
IR_DRIVE__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
IR_DRIVE__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
IR_DRIVE__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
IR_DRIVE__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
IR_DRIVE__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
IR_DRIVE__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
IR_DRIVE__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
IR_DRIVE__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
IR_DRIVE__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
IR_DRIVE__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
IR_DRIVE__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
IR_DRIVE__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
IR_DRIVE__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
IR_DRIVE__0__PC EQU CYREG_GPIO_PRT0_PC
IR_DRIVE__0__PC2 EQU CYREG_GPIO_PRT0_PC2
IR_DRIVE__0__PORT EQU 0
IR_DRIVE__0__PS EQU CYREG_GPIO_PRT0_PS
IR_DRIVE__0__SHIFT EQU 3
IR_DRIVE__DR EQU CYREG_GPIO_PRT0_DR
IR_DRIVE__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
IR_DRIVE__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
IR_DRIVE__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
IR_DRIVE__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
IR_DRIVE__INTR EQU CYREG_GPIO_PRT0_INTR
IR_DRIVE__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
IR_DRIVE__INTSTAT EQU CYREG_GPIO_PRT0_INTR
IR_DRIVE__MASK EQU 0x08
IR_DRIVE__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
IR_DRIVE__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
IR_DRIVE__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
IR_DRIVE__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
IR_DRIVE__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
IR_DRIVE__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
IR_DRIVE__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
IR_DRIVE__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
IR_DRIVE__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
IR_DRIVE__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
IR_DRIVE__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
IR_DRIVE__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
IR_DRIVE__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
IR_DRIVE__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
IR_DRIVE__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
IR_DRIVE__PC EQU CYREG_GPIO_PRT0_PC
IR_DRIVE__PC2 EQU CYREG_GPIO_PRT0_PC2
IR_DRIVE__PORT EQU 0
IR_DRIVE__PS EQU CYREG_GPIO_PRT0_PS
IR_DRIVE__SHIFT EQU 3

/* PWM_NIR1_PWMUDB */
PWM_NIR1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
PWM_NIR1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_00
PWM_NIR1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_00
PWM_NIR1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_00
PWM_NIR1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_00
PWM_NIR1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_00
PWM_NIR1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_00
PWM_NIR1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_00
PWM_NIR1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_00
PWM_NIR1_PWMUDB_genblk1_ctrlreg__32BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
PWM_NIR1_PWMUDB_genblk1_ctrlreg__32BIT_CONTROL_REG EQU CYREG_UDB_W32_CTL_00
PWM_NIR1_PWMUDB_genblk1_ctrlreg__32BIT_COUNT_REG EQU CYREG_UDB_W32_CTL_00
PWM_NIR1_PWMUDB_genblk1_ctrlreg__32BIT_PERIOD_REG EQU CYREG_UDB_W32_MSK_00
PWM_NIR1_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_NIR1_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_NIR1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
PWM_NIR1_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL_00
PWM_NIR1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_00
PWM_NIR1_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL_00
PWM_NIR1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_00
PWM_NIR1_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_NIR1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
PWM_NIR1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
PWM_NIR1_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK_00
PWM_NIR1_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_00
PWM_NIR1_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_00
PWM_NIR1_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_00
PWM_NIR1_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_00
PWM_NIR1_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
PWM_NIR1_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_00
PWM_NIR1_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_00
PWM_NIR1_PWMUDB_sP8_pwmdp_u0__32BIT_A0_REG EQU CYREG_UDB_W32_A0_00
PWM_NIR1_PWMUDB_sP8_pwmdp_u0__32BIT_A1_REG EQU CYREG_UDB_W32_A1_00
PWM_NIR1_PWMUDB_sP8_pwmdp_u0__32BIT_D0_REG EQU CYREG_UDB_W32_D0_00
PWM_NIR1_PWMUDB_sP8_pwmdp_u0__32BIT_D1_REG EQU CYREG_UDB_W32_D1_00
PWM_NIR1_PWMUDB_sP8_pwmdp_u0__32BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
PWM_NIR1_PWMUDB_sP8_pwmdp_u0__32BIT_F0_REG EQU CYREG_UDB_W32_F0_00
PWM_NIR1_PWMUDB_sP8_pwmdp_u0__32BIT_F1_REG EQU CYREG_UDB_W32_F1_00
PWM_NIR1_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_00
PWM_NIR1_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_UDB_W8_A0_00
PWM_NIR1_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_UDB_W8_A1_00
PWM_NIR1_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_00
PWM_NIR1_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_UDB_W8_D0_00
PWM_NIR1_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_UDB_W8_D1_00
PWM_NIR1_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
PWM_NIR1_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_00
PWM_NIR1_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_UDB_W8_F0_00
PWM_NIR1_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_UDB_W8_F1_00
PWM_NIR1_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
PWM_NIR1_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00

/* UART_DEB_rx */
UART_DEB_rx__0__DR EQU CYREG_GPIO_PRT1_DR
UART_DEB_rx__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
UART_DEB_rx__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
UART_DEB_rx__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
UART_DEB_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
UART_DEB_rx__0__HSIOM_MASK EQU 0x000F0000
UART_DEB_rx__0__HSIOM_SHIFT EQU 16
UART_DEB_rx__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_DEB_rx__0__INTR EQU CYREG_GPIO_PRT1_INTR
UART_DEB_rx__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_DEB_rx__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
UART_DEB_rx__0__MASK EQU 0x10
UART_DEB_rx__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
UART_DEB_rx__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
UART_DEB_rx__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
UART_DEB_rx__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
UART_DEB_rx__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
UART_DEB_rx__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
UART_DEB_rx__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
UART_DEB_rx__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
UART_DEB_rx__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
UART_DEB_rx__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
UART_DEB_rx__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
UART_DEB_rx__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
UART_DEB_rx__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
UART_DEB_rx__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
UART_DEB_rx__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
UART_DEB_rx__0__PC EQU CYREG_GPIO_PRT1_PC
UART_DEB_rx__0__PC2 EQU CYREG_GPIO_PRT1_PC2
UART_DEB_rx__0__PORT EQU 1
UART_DEB_rx__0__PS EQU CYREG_GPIO_PRT1_PS
UART_DEB_rx__0__SHIFT EQU 4
UART_DEB_rx__DR EQU CYREG_GPIO_PRT1_DR
UART_DEB_rx__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
UART_DEB_rx__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
UART_DEB_rx__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
UART_DEB_rx__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_DEB_rx__INTR EQU CYREG_GPIO_PRT1_INTR
UART_DEB_rx__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_DEB_rx__INTSTAT EQU CYREG_GPIO_PRT1_INTR
UART_DEB_rx__MASK EQU 0x10
UART_DEB_rx__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
UART_DEB_rx__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
UART_DEB_rx__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
UART_DEB_rx__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
UART_DEB_rx__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
UART_DEB_rx__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
UART_DEB_rx__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
UART_DEB_rx__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
UART_DEB_rx__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
UART_DEB_rx__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
UART_DEB_rx__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
UART_DEB_rx__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
UART_DEB_rx__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
UART_DEB_rx__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
UART_DEB_rx__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
UART_DEB_rx__PC EQU CYREG_GPIO_PRT1_PC
UART_DEB_rx__PC2 EQU CYREG_GPIO_PRT1_PC2
UART_DEB_rx__PORT EQU 1
UART_DEB_rx__PS EQU CYREG_GPIO_PRT1_PS
UART_DEB_rx__SHIFT EQU 4

/* UART_DEB_SCB */
UART_DEB_SCB__CTRL EQU CYREG_SCB0_CTRL
UART_DEB_SCB__EZ_DATA000 EQU CYREG_SCB0_EZ_DATA000
UART_DEB_SCB__EZ_DATA001 EQU CYREG_SCB0_EZ_DATA001
UART_DEB_SCB__EZ_DATA002 EQU CYREG_SCB0_EZ_DATA002
UART_DEB_SCB__EZ_DATA003 EQU CYREG_SCB0_EZ_DATA003
UART_DEB_SCB__EZ_DATA004 EQU CYREG_SCB0_EZ_DATA004
UART_DEB_SCB__EZ_DATA005 EQU CYREG_SCB0_EZ_DATA005
UART_DEB_SCB__EZ_DATA006 EQU CYREG_SCB0_EZ_DATA006
UART_DEB_SCB__EZ_DATA007 EQU CYREG_SCB0_EZ_DATA007
UART_DEB_SCB__EZ_DATA008 EQU CYREG_SCB0_EZ_DATA008
UART_DEB_SCB__EZ_DATA009 EQU CYREG_SCB0_EZ_DATA009
UART_DEB_SCB__EZ_DATA010 EQU CYREG_SCB0_EZ_DATA010
UART_DEB_SCB__EZ_DATA011 EQU CYREG_SCB0_EZ_DATA011
UART_DEB_SCB__EZ_DATA012 EQU CYREG_SCB0_EZ_DATA012
UART_DEB_SCB__EZ_DATA013 EQU CYREG_SCB0_EZ_DATA013
UART_DEB_SCB__EZ_DATA014 EQU CYREG_SCB0_EZ_DATA014
UART_DEB_SCB__EZ_DATA015 EQU CYREG_SCB0_EZ_DATA015
UART_DEB_SCB__EZ_DATA016 EQU CYREG_SCB0_EZ_DATA016
UART_DEB_SCB__EZ_DATA017 EQU CYREG_SCB0_EZ_DATA017
UART_DEB_SCB__EZ_DATA018 EQU CYREG_SCB0_EZ_DATA018
UART_DEB_SCB__EZ_DATA019 EQU CYREG_SCB0_EZ_DATA019
UART_DEB_SCB__EZ_DATA020 EQU CYREG_SCB0_EZ_DATA020
UART_DEB_SCB__EZ_DATA021 EQU CYREG_SCB0_EZ_DATA021
UART_DEB_SCB__EZ_DATA022 EQU CYREG_SCB0_EZ_DATA022
UART_DEB_SCB__EZ_DATA023 EQU CYREG_SCB0_EZ_DATA023
UART_DEB_SCB__EZ_DATA024 EQU CYREG_SCB0_EZ_DATA024
UART_DEB_SCB__EZ_DATA025 EQU CYREG_SCB0_EZ_DATA025
UART_DEB_SCB__EZ_DATA026 EQU CYREG_SCB0_EZ_DATA026
UART_DEB_SCB__EZ_DATA027 EQU CYREG_SCB0_EZ_DATA027
UART_DEB_SCB__EZ_DATA028 EQU CYREG_SCB0_EZ_DATA028
UART_DEB_SCB__EZ_DATA029 EQU CYREG_SCB0_EZ_DATA029
UART_DEB_SCB__EZ_DATA030 EQU CYREG_SCB0_EZ_DATA030
UART_DEB_SCB__EZ_DATA031 EQU CYREG_SCB0_EZ_DATA031
UART_DEB_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
UART_DEB_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
UART_DEB_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
UART_DEB_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
UART_DEB_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
UART_DEB_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
UART_DEB_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
UART_DEB_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
UART_DEB_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
UART_DEB_SCB__INTR_M EQU CYREG_SCB0_INTR_M
UART_DEB_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
UART_DEB_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
UART_DEB_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
UART_DEB_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
UART_DEB_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
UART_DEB_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
UART_DEB_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
UART_DEB_SCB__INTR_S EQU CYREG_SCB0_INTR_S
UART_DEB_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
UART_DEB_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
UART_DEB_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
UART_DEB_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
UART_DEB_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
UART_DEB_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
UART_DEB_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
UART_DEB_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
UART_DEB_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
UART_DEB_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
UART_DEB_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
UART_DEB_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
UART_DEB_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
UART_DEB_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
UART_DEB_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
UART_DEB_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
UART_DEB_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
UART_DEB_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
UART_DEB_SCB__SS0_POSISTION EQU 0
UART_DEB_SCB__SS1_POSISTION EQU 1
UART_DEB_SCB__SS2_POSISTION EQU 2
UART_DEB_SCB__SS3_POSISTION EQU 3
UART_DEB_SCB__STATUS EQU CYREG_SCB0_STATUS
UART_DEB_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
UART_DEB_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
UART_DEB_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
UART_DEB_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
UART_DEB_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
UART_DEB_SCB__UART_FLOW_CTRL EQU CYREG_SCB0_UART_FLOW_CTRL
UART_DEB_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
UART_DEB_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
UART_DEB_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL

/* UART_DEB_SCB_IRQ */
UART_DEB_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
UART_DEB_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
UART_DEB_SCB_IRQ__INTC_MASK EQU 0x200
UART_DEB_SCB_IRQ__INTC_NUMBER EQU 9
UART_DEB_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC000
UART_DEB_SCB_IRQ__INTC_PRIOR_NUM EQU 3
UART_DEB_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
UART_DEB_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
UART_DEB_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* UART_DEB_SCBCLK */
UART_DEB_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL01
UART_DEB_SCBCLK__DIV_ID EQU 0x00000042
UART_DEB_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL02
UART_DEB_SCBCLK__PA_DIV_ID EQU 0x000000FF

/* UART_DEB_tx */
UART_DEB_tx__0__DR EQU CYREG_GPIO_PRT1_DR
UART_DEB_tx__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
UART_DEB_tx__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
UART_DEB_tx__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
UART_DEB_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
UART_DEB_tx__0__HSIOM_MASK EQU 0x00F00000
UART_DEB_tx__0__HSIOM_SHIFT EQU 20
UART_DEB_tx__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_DEB_tx__0__INTR EQU CYREG_GPIO_PRT1_INTR
UART_DEB_tx__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_DEB_tx__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
UART_DEB_tx__0__MASK EQU 0x20
UART_DEB_tx__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
UART_DEB_tx__0__OUT_SEL_SHIFT EQU 10
UART_DEB_tx__0__OUT_SEL_VAL EQU -1
UART_DEB_tx__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
UART_DEB_tx__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
UART_DEB_tx__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
UART_DEB_tx__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
UART_DEB_tx__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
UART_DEB_tx__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
UART_DEB_tx__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
UART_DEB_tx__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
UART_DEB_tx__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
UART_DEB_tx__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
UART_DEB_tx__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
UART_DEB_tx__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
UART_DEB_tx__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
UART_DEB_tx__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
UART_DEB_tx__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
UART_DEB_tx__0__PC EQU CYREG_GPIO_PRT1_PC
UART_DEB_tx__0__PC2 EQU CYREG_GPIO_PRT1_PC2
UART_DEB_tx__0__PORT EQU 1
UART_DEB_tx__0__PS EQU CYREG_GPIO_PRT1_PS
UART_DEB_tx__0__SHIFT EQU 5
UART_DEB_tx__DR EQU CYREG_GPIO_PRT1_DR
UART_DEB_tx__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
UART_DEB_tx__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
UART_DEB_tx__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
UART_DEB_tx__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_DEB_tx__INTR EQU CYREG_GPIO_PRT1_INTR
UART_DEB_tx__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_DEB_tx__INTSTAT EQU CYREG_GPIO_PRT1_INTR
UART_DEB_tx__MASK EQU 0x20
UART_DEB_tx__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
UART_DEB_tx__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
UART_DEB_tx__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
UART_DEB_tx__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
UART_DEB_tx__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
UART_DEB_tx__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
UART_DEB_tx__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
UART_DEB_tx__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
UART_DEB_tx__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
UART_DEB_tx__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
UART_DEB_tx__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
UART_DEB_tx__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
UART_DEB_tx__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
UART_DEB_tx__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
UART_DEB_tx__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
UART_DEB_tx__PC EQU CYREG_GPIO_PRT1_PC
UART_DEB_tx__PC2 EQU CYREG_GPIO_PRT1_PC2
UART_DEB_tx__PORT EQU 1
UART_DEB_tx__PS EQU CYREG_GPIO_PRT1_PS
UART_DEB_tx__SHIFT EQU 5

/* PWM_GREEN_PWMUDB */
PWM_GREEN_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
PWM_GREEN_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_02
PWM_GREEN_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_02
PWM_GREEN_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_02
PWM_GREEN_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_02
PWM_GREEN_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_02
PWM_GREEN_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_02
PWM_GREEN_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_02
PWM_GREEN_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_02
PWM_GREEN_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_GREEN_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_GREEN_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
PWM_GREEN_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL_02
PWM_GREEN_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_02
PWM_GREEN_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL_02
PWM_GREEN_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_02
PWM_GREEN_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_GREEN_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
PWM_GREEN_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
PWM_GREEN_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK_02
PWM_GREEN_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_02
PWM_GREEN_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_02
PWM_GREEN_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_02
PWM_GREEN_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_02
PWM_GREEN_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
PWM_GREEN_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_02
PWM_GREEN_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_02
PWM_GREEN_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_02
PWM_GREEN_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_UDB_W8_A0_02
PWM_GREEN_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_UDB_W8_A1_02
PWM_GREEN_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_02
PWM_GREEN_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_UDB_W8_D0_02
PWM_GREEN_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_UDB_W8_D1_02
PWM_GREEN_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
PWM_GREEN_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_02
PWM_GREEN_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_UDB_W8_F0_02
PWM_GREEN_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_UDB_W8_F1_02
PWM_GREEN_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
PWM_GREEN_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02

/* RED_DRIVE */
RED_DRIVE__0__DR EQU CYREG_GPIO_PRT0_DR
RED_DRIVE__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
RED_DRIVE__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
RED_DRIVE__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
RED_DRIVE__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
RED_DRIVE__0__HSIOM_MASK EQU 0x00000F00
RED_DRIVE__0__HSIOM_SHIFT EQU 8
RED_DRIVE__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
RED_DRIVE__0__INTR EQU CYREG_GPIO_PRT0_INTR
RED_DRIVE__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
RED_DRIVE__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
RED_DRIVE__0__MASK EQU 0x04
RED_DRIVE__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
RED_DRIVE__0__OUT_SEL_SHIFT EQU 4
RED_DRIVE__0__OUT_SEL_VAL EQU 1
RED_DRIVE__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
RED_DRIVE__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
RED_DRIVE__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
RED_DRIVE__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
RED_DRIVE__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
RED_DRIVE__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
RED_DRIVE__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
RED_DRIVE__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
RED_DRIVE__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
RED_DRIVE__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
RED_DRIVE__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
RED_DRIVE__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
RED_DRIVE__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
RED_DRIVE__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
RED_DRIVE__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
RED_DRIVE__0__PC EQU CYREG_GPIO_PRT0_PC
RED_DRIVE__0__PC2 EQU CYREG_GPIO_PRT0_PC2
RED_DRIVE__0__PORT EQU 0
RED_DRIVE__0__PS EQU CYREG_GPIO_PRT0_PS
RED_DRIVE__0__SHIFT EQU 2
RED_DRIVE__DR EQU CYREG_GPIO_PRT0_DR
RED_DRIVE__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
RED_DRIVE__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
RED_DRIVE__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
RED_DRIVE__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
RED_DRIVE__INTR EQU CYREG_GPIO_PRT0_INTR
RED_DRIVE__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
RED_DRIVE__INTSTAT EQU CYREG_GPIO_PRT0_INTR
RED_DRIVE__MASK EQU 0x04
RED_DRIVE__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
RED_DRIVE__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
RED_DRIVE__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
RED_DRIVE__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
RED_DRIVE__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
RED_DRIVE__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
RED_DRIVE__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
RED_DRIVE__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
RED_DRIVE__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
RED_DRIVE__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
RED_DRIVE__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
RED_DRIVE__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
RED_DRIVE__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
RED_DRIVE__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
RED_DRIVE__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
RED_DRIVE__PC EQU CYREG_GPIO_PRT0_PC
RED_DRIVE__PC2 EQU CYREG_GPIO_PRT0_PC2
RED_DRIVE__PORT EQU 0
RED_DRIVE__PS EQU CYREG_GPIO_PRT0_PS
RED_DRIVE__SHIFT EQU 2

/* GA_SENSORN */
GA_SENSORN__0__DR EQU CYREG_GPIO_PRT1_DR
GA_SENSORN__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
GA_SENSORN__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
GA_SENSORN__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
GA_SENSORN__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
GA_SENSORN__0__HSIOM_MASK EQU 0x000000F0
GA_SENSORN__0__HSIOM_SHIFT EQU 4
GA_SENSORN__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
GA_SENSORN__0__INTR EQU CYREG_GPIO_PRT1_INTR
GA_SENSORN__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
GA_SENSORN__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
GA_SENSORN__0__MASK EQU 0x02
GA_SENSORN__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
GA_SENSORN__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
GA_SENSORN__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
GA_SENSORN__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
GA_SENSORN__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
GA_SENSORN__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
GA_SENSORN__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
GA_SENSORN__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
GA_SENSORN__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
GA_SENSORN__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
GA_SENSORN__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
GA_SENSORN__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
GA_SENSORN__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
GA_SENSORN__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
GA_SENSORN__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
GA_SENSORN__0__PC EQU CYREG_GPIO_PRT1_PC
GA_SENSORN__0__PC2 EQU CYREG_GPIO_PRT1_PC2
GA_SENSORN__0__PORT EQU 1
GA_SENSORN__0__PS EQU CYREG_GPIO_PRT1_PS
GA_SENSORN__0__SHIFT EQU 1
GA_SENSORN__DR EQU CYREG_GPIO_PRT1_DR
GA_SENSORN__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
GA_SENSORN__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
GA_SENSORN__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
GA_SENSORN__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
GA_SENSORN__INTR EQU CYREG_GPIO_PRT1_INTR
GA_SENSORN__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
GA_SENSORN__INTSTAT EQU CYREG_GPIO_PRT1_INTR
GA_SENSORN__MASK EQU 0x02
GA_SENSORN__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
GA_SENSORN__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
GA_SENSORN__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
GA_SENSORN__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
GA_SENSORN__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
GA_SENSORN__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
GA_SENSORN__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
GA_SENSORN__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
GA_SENSORN__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
GA_SENSORN__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
GA_SENSORN__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
GA_SENSORN__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
GA_SENSORN__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
GA_SENSORN__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
GA_SENSORN__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
GA_SENSORN__PC EQU CYREG_GPIO_PRT1_PC
GA_SENSORN__PC2 EQU CYREG_GPIO_PRT1_PC2
GA_SENSORN__PORT EQU 1
GA_SENSORN__PS EQU CYREG_GPIO_PRT1_PS
GA_SENSORN__SHIFT EQU 1

/* GA_SENSORP */
GA_SENSORP__0__DR EQU CYREG_GPIO_PRT1_DR
GA_SENSORP__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
GA_SENSORP__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
GA_SENSORP__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
GA_SENSORP__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
GA_SENSORP__0__HSIOM_MASK EQU 0x0000000F
GA_SENSORP__0__HSIOM_SHIFT EQU 0
GA_SENSORP__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
GA_SENSORP__0__INTR EQU CYREG_GPIO_PRT1_INTR
GA_SENSORP__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
GA_SENSORP__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
GA_SENSORP__0__MASK EQU 0x01
GA_SENSORP__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
GA_SENSORP__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
GA_SENSORP__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
GA_SENSORP__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
GA_SENSORP__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
GA_SENSORP__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
GA_SENSORP__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
GA_SENSORP__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
GA_SENSORP__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
GA_SENSORP__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
GA_SENSORP__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
GA_SENSORP__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
GA_SENSORP__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
GA_SENSORP__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
GA_SENSORP__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
GA_SENSORP__0__PC EQU CYREG_GPIO_PRT1_PC
GA_SENSORP__0__PC2 EQU CYREG_GPIO_PRT1_PC2
GA_SENSORP__0__PORT EQU 1
GA_SENSORP__0__PS EQU CYREG_GPIO_PRT1_PS
GA_SENSORP__0__SHIFT EQU 0
GA_SENSORP__DR EQU CYREG_GPIO_PRT1_DR
GA_SENSORP__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
GA_SENSORP__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
GA_SENSORP__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
GA_SENSORP__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
GA_SENSORP__INTR EQU CYREG_GPIO_PRT1_INTR
GA_SENSORP__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
GA_SENSORP__INTSTAT EQU CYREG_GPIO_PRT1_INTR
GA_SENSORP__MASK EQU 0x01
GA_SENSORP__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
GA_SENSORP__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
GA_SENSORP__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
GA_SENSORP__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
GA_SENSORP__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
GA_SENSORP__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
GA_SENSORP__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
GA_SENSORP__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
GA_SENSORP__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
GA_SENSORP__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
GA_SENSORP__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
GA_SENSORP__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
GA_SENSORP__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
GA_SENSORP__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
GA_SENSORP__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
GA_SENSORP__PC EQU CYREG_GPIO_PRT1_PC
GA_SENSORP__PC2 EQU CYREG_GPIO_PRT1_PC2
GA_SENSORP__PORT EQU 1
GA_SENSORP__PS EQU CYREG_GPIO_PRT1_PS
GA_SENSORP__SHIFT EQU 0

/* NIR_DRIVE1 */
NIR_DRIVE1__0__DR EQU CYREG_GPIO_PRT0_DR
NIR_DRIVE1__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
NIR_DRIVE1__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
NIR_DRIVE1__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
NIR_DRIVE1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
NIR_DRIVE1__0__HSIOM_MASK EQU 0x0000000F
NIR_DRIVE1__0__HSIOM_SHIFT EQU 0
NIR_DRIVE1__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
NIR_DRIVE1__0__INTR EQU CYREG_GPIO_PRT0_INTR
NIR_DRIVE1__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
NIR_DRIVE1__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
NIR_DRIVE1__0__MASK EQU 0x01
NIR_DRIVE1__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
NIR_DRIVE1__0__OUT_SEL_SHIFT EQU 0
NIR_DRIVE1__0__OUT_SEL_VAL EQU 0
NIR_DRIVE1__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
NIR_DRIVE1__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
NIR_DRIVE1__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
NIR_DRIVE1__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
NIR_DRIVE1__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
NIR_DRIVE1__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
NIR_DRIVE1__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
NIR_DRIVE1__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
NIR_DRIVE1__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
NIR_DRIVE1__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
NIR_DRIVE1__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
NIR_DRIVE1__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
NIR_DRIVE1__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
NIR_DRIVE1__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
NIR_DRIVE1__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
NIR_DRIVE1__0__PC EQU CYREG_GPIO_PRT0_PC
NIR_DRIVE1__0__PC2 EQU CYREG_GPIO_PRT0_PC2
NIR_DRIVE1__0__PORT EQU 0
NIR_DRIVE1__0__PS EQU CYREG_GPIO_PRT0_PS
NIR_DRIVE1__0__SHIFT EQU 0
NIR_DRIVE1__DR EQU CYREG_GPIO_PRT0_DR
NIR_DRIVE1__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
NIR_DRIVE1__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
NIR_DRIVE1__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
NIR_DRIVE1__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
NIR_DRIVE1__INTR EQU CYREG_GPIO_PRT0_INTR
NIR_DRIVE1__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
NIR_DRIVE1__INTSTAT EQU CYREG_GPIO_PRT0_INTR
NIR_DRIVE1__MASK EQU 0x01
NIR_DRIVE1__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
NIR_DRIVE1__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
NIR_DRIVE1__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
NIR_DRIVE1__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
NIR_DRIVE1__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
NIR_DRIVE1__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
NIR_DRIVE1__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
NIR_DRIVE1__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
NIR_DRIVE1__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
NIR_DRIVE1__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
NIR_DRIVE1__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
NIR_DRIVE1__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
NIR_DRIVE1__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
NIR_DRIVE1__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
NIR_DRIVE1__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
NIR_DRIVE1__PC EQU CYREG_GPIO_PRT0_PC
NIR_DRIVE1__PC2 EQU CYREG_GPIO_PRT0_PC2
NIR_DRIVE1__PORT EQU 0
NIR_DRIVE1__PS EQU CYREG_GPIO_PRT0_PS
NIR_DRIVE1__SHIFT EQU 0

/* NIR_DRIVE2 */
NIR_DRIVE2__0__DR EQU CYREG_GPIO_PRT0_DR
NIR_DRIVE2__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
NIR_DRIVE2__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
NIR_DRIVE2__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
NIR_DRIVE2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
NIR_DRIVE2__0__HSIOM_MASK EQU 0x000000F0
NIR_DRIVE2__0__HSIOM_SHIFT EQU 4
NIR_DRIVE2__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
NIR_DRIVE2__0__INTR EQU CYREG_GPIO_PRT0_INTR
NIR_DRIVE2__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
NIR_DRIVE2__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
NIR_DRIVE2__0__MASK EQU 0x02
NIR_DRIVE2__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
NIR_DRIVE2__0__OUT_SEL_SHIFT EQU 2
NIR_DRIVE2__0__OUT_SEL_VAL EQU 3
NIR_DRIVE2__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
NIR_DRIVE2__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
NIR_DRIVE2__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
NIR_DRIVE2__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
NIR_DRIVE2__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
NIR_DRIVE2__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
NIR_DRIVE2__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
NIR_DRIVE2__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
NIR_DRIVE2__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
NIR_DRIVE2__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
NIR_DRIVE2__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
NIR_DRIVE2__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
NIR_DRIVE2__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
NIR_DRIVE2__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
NIR_DRIVE2__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
NIR_DRIVE2__0__PC EQU CYREG_GPIO_PRT0_PC
NIR_DRIVE2__0__PC2 EQU CYREG_GPIO_PRT0_PC2
NIR_DRIVE2__0__PORT EQU 0
NIR_DRIVE2__0__PS EQU CYREG_GPIO_PRT0_PS
NIR_DRIVE2__0__SHIFT EQU 1
NIR_DRIVE2__DR EQU CYREG_GPIO_PRT0_DR
NIR_DRIVE2__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
NIR_DRIVE2__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
NIR_DRIVE2__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
NIR_DRIVE2__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
NIR_DRIVE2__INTR EQU CYREG_GPIO_PRT0_INTR
NIR_DRIVE2__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
NIR_DRIVE2__INTSTAT EQU CYREG_GPIO_PRT0_INTR
NIR_DRIVE2__MASK EQU 0x02
NIR_DRIVE2__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
NIR_DRIVE2__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
NIR_DRIVE2__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
NIR_DRIVE2__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
NIR_DRIVE2__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
NIR_DRIVE2__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
NIR_DRIVE2__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
NIR_DRIVE2__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
NIR_DRIVE2__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
NIR_DRIVE2__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
NIR_DRIVE2__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
NIR_DRIVE2__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
NIR_DRIVE2__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
NIR_DRIVE2__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
NIR_DRIVE2__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
NIR_DRIVE2__PC EQU CYREG_GPIO_PRT0_PC
NIR_DRIVE2__PC2 EQU CYREG_GPIO_PRT0_PC2
NIR_DRIVE2__PORT EQU 0
NIR_DRIVE2__PS EQU CYREG_GPIO_PRT0_PS
NIR_DRIVE2__SHIFT EQU 1

/* GREEN_DRIVE */
GREEN_DRIVE__0__DR EQU CYREG_GPIO_PRT1_DR
GREEN_DRIVE__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
GREEN_DRIVE__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
GREEN_DRIVE__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
GREEN_DRIVE__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
GREEN_DRIVE__0__HSIOM_MASK EQU 0x0F000000
GREEN_DRIVE__0__HSIOM_SHIFT EQU 24
GREEN_DRIVE__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
GREEN_DRIVE__0__INTR EQU CYREG_GPIO_PRT1_INTR
GREEN_DRIVE__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
GREEN_DRIVE__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
GREEN_DRIVE__0__MASK EQU 0x40
GREEN_DRIVE__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
GREEN_DRIVE__0__OUT_SEL_SHIFT EQU 12
GREEN_DRIVE__0__OUT_SEL_VAL EQU 2
GREEN_DRIVE__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
GREEN_DRIVE__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
GREEN_DRIVE__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
GREEN_DRIVE__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
GREEN_DRIVE__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
GREEN_DRIVE__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
GREEN_DRIVE__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
GREEN_DRIVE__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
GREEN_DRIVE__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
GREEN_DRIVE__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
GREEN_DRIVE__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
GREEN_DRIVE__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
GREEN_DRIVE__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
GREEN_DRIVE__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
GREEN_DRIVE__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
GREEN_DRIVE__0__PC EQU CYREG_GPIO_PRT1_PC
GREEN_DRIVE__0__PC2 EQU CYREG_GPIO_PRT1_PC2
GREEN_DRIVE__0__PORT EQU 1
GREEN_DRIVE__0__PS EQU CYREG_GPIO_PRT1_PS
GREEN_DRIVE__0__SHIFT EQU 6
GREEN_DRIVE__DR EQU CYREG_GPIO_PRT1_DR
GREEN_DRIVE__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
GREEN_DRIVE__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
GREEN_DRIVE__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
GREEN_DRIVE__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
GREEN_DRIVE__INTR EQU CYREG_GPIO_PRT1_INTR
GREEN_DRIVE__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
GREEN_DRIVE__INTSTAT EQU CYREG_GPIO_PRT1_INTR
GREEN_DRIVE__MASK EQU 0x40
GREEN_DRIVE__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
GREEN_DRIVE__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
GREEN_DRIVE__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
GREEN_DRIVE__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
GREEN_DRIVE__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
GREEN_DRIVE__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
GREEN_DRIVE__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
GREEN_DRIVE__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
GREEN_DRIVE__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
GREEN_DRIVE__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
GREEN_DRIVE__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
GREEN_DRIVE__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
GREEN_DRIVE__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
GREEN_DRIVE__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
GREEN_DRIVE__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
GREEN_DRIVE__PC EQU CYREG_GPIO_PRT1_PC
GREEN_DRIVE__PC2 EQU CYREG_GPIO_PRT1_PC2
GREEN_DRIVE__PORT EQU 1
GREEN_DRIVE__PS EQU CYREG_GPIO_PRT1_PS
GREEN_DRIVE__SHIFT EQU 6

/* GA_SENSOR_OUT */
GA_SENSOR_OUT__0__DR EQU CYREG_GPIO_PRT1_DR
GA_SENSOR_OUT__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
GA_SENSOR_OUT__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
GA_SENSOR_OUT__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
GA_SENSOR_OUT__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
GA_SENSOR_OUT__0__HSIOM_MASK EQU 0x00000F00
GA_SENSOR_OUT__0__HSIOM_SHIFT EQU 8
GA_SENSOR_OUT__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
GA_SENSOR_OUT__0__INTR EQU CYREG_GPIO_PRT1_INTR
GA_SENSOR_OUT__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
GA_SENSOR_OUT__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
GA_SENSOR_OUT__0__MASK EQU 0x04
GA_SENSOR_OUT__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
GA_SENSOR_OUT__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
GA_SENSOR_OUT__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
GA_SENSOR_OUT__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
GA_SENSOR_OUT__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
GA_SENSOR_OUT__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
GA_SENSOR_OUT__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
GA_SENSOR_OUT__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
GA_SENSOR_OUT__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
GA_SENSOR_OUT__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
GA_SENSOR_OUT__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
GA_SENSOR_OUT__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
GA_SENSOR_OUT__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
GA_SENSOR_OUT__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
GA_SENSOR_OUT__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
GA_SENSOR_OUT__0__PC EQU CYREG_GPIO_PRT1_PC
GA_SENSOR_OUT__0__PC2 EQU CYREG_GPIO_PRT1_PC2
GA_SENSOR_OUT__0__PORT EQU 1
GA_SENSOR_OUT__0__PS EQU CYREG_GPIO_PRT1_PS
GA_SENSOR_OUT__0__SHIFT EQU 2
GA_SENSOR_OUT__DR EQU CYREG_GPIO_PRT1_DR
GA_SENSOR_OUT__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
GA_SENSOR_OUT__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
GA_SENSOR_OUT__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
GA_SENSOR_OUT__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
GA_SENSOR_OUT__INTR EQU CYREG_GPIO_PRT1_INTR
GA_SENSOR_OUT__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
GA_SENSOR_OUT__INTSTAT EQU CYREG_GPIO_PRT1_INTR
GA_SENSOR_OUT__MASK EQU 0x04
GA_SENSOR_OUT__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
GA_SENSOR_OUT__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
GA_SENSOR_OUT__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
GA_SENSOR_OUT__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
GA_SENSOR_OUT__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
GA_SENSOR_OUT__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
GA_SENSOR_OUT__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
GA_SENSOR_OUT__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
GA_SENSOR_OUT__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
GA_SENSOR_OUT__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
GA_SENSOR_OUT__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
GA_SENSOR_OUT__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
GA_SENSOR_OUT__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
GA_SENSOR_OUT__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
GA_SENSOR_OUT__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
GA_SENSOR_OUT__PC EQU CYREG_GPIO_PRT1_PC
GA_SENSOR_OUT__PC2 EQU CYREG_GPIO_PRT1_PC2
GA_SENSOR_OUT__PORT EQU 1
GA_SENSOR_OUT__PS EQU CYREG_GPIO_PRT1_PS
GA_SENSOR_OUT__SHIFT EQU 2

/* PWM_IR_AND_RED_PWMUDB */
PWM_IR_AND_RED_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
PWM_IR_AND_RED_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_01
PWM_IR_AND_RED_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_01
PWM_IR_AND_RED_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_01
PWM_IR_AND_RED_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_01
PWM_IR_AND_RED_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_01
PWM_IR_AND_RED_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_01
PWM_IR_AND_RED_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_01
PWM_IR_AND_RED_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_01
PWM_IR_AND_RED_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_IR_AND_RED_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_IR_AND_RED_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
PWM_IR_AND_RED_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL_01
PWM_IR_AND_RED_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_01
PWM_IR_AND_RED_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL_01
PWM_IR_AND_RED_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_01
PWM_IR_AND_RED_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_IR_AND_RED_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
PWM_IR_AND_RED_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
PWM_IR_AND_RED_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK_01
PWM_IR_AND_RED_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_01
PWM_IR_AND_RED_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_01
PWM_IR_AND_RED_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_01
PWM_IR_AND_RED_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_01
PWM_IR_AND_RED_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
PWM_IR_AND_RED_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_01
PWM_IR_AND_RED_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_01
PWM_IR_AND_RED_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_01
PWM_IR_AND_RED_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_UDB_W8_A0_01
PWM_IR_AND_RED_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_UDB_W8_A1_01
PWM_IR_AND_RED_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_01
PWM_IR_AND_RED_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_UDB_W8_D0_01
PWM_IR_AND_RED_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_UDB_W8_D1_01
PWM_IR_AND_RED_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
PWM_IR_AND_RED_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_01
PWM_IR_AND_RED_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_UDB_W8_F0_01
PWM_IR_AND_RED_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_UDB_W8_F1_01
PWM_IR_AND_RED_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
PWM_IR_AND_RED_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 6
CYDEV_CHIP_DIE_PSOC4A EQU 3
CYDEV_CHIP_DIE_PSOC5LP EQU 5
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x0E34119E
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 3
CYDEV_CHIP_MEMBER_4D EQU 2
CYDEV_CHIP_MEMBER_4F EQU 4
CYDEV_CHIP_MEMBER_5A EQU 6
CYDEV_CHIP_MEMBER_5B EQU 5
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4F
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4F_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_HEAP_SIZE EQU 0x400
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDR_MV EQU 3300
CYIPBLOCK_m0s8bless_VERSION EQU 1
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udbif_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
