module wideexpr_00774(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = s5;
  assign y1 = -($unsigned((((ctrl[6]?($signed($signed(s7)))^~((s0)>>(-(+(u6)))):($signed(((s6)<<<(s6))<<(+(s1))))>=((ctrl[1]?s1:5'sb00100))))+(~(+(((ctrl[3]?(s5)!=(5'sb11011):(s6)<<<(s4)))>>(3'b101)))))>>>(~&((({(4'sb0000)>>($signed(6'b010010))})<<<({2{s6}}))<<((s3)<<<((ctrl[5]?(ctrl[5]?$signed(s4):$signed(3'sb100)):+(s4))))))));
  assign y2 = u3;
  assign y3 = +(!($signed({((ctrl[2]?u0:3'sb111))<<(-(s0)),((2'sb10)>(s6))>>>((6'sb011000)<=(6'b111101)),(ctrl[5]?(ctrl[6]?1'sb1:6'sb110100):(ctrl[5]?s2:2'sb10)),(ctrl[5]?$signed(6'b000000):s5)})));
  assign y4 = (ctrl[1]?(+((ctrl[7]?(+(($signed(6'b001001))<<<({4{4'sb1101}})))&(s3):5'sb11111)))>>>($signed((ctrl[3]?-(($signed($signed(u2)))>>>({(s2)&(4'sb1000),(s6)|(5'sb10110),~(5'sb11110)})):s7))):(ctrl[5]?$signed((ctrl[7]?(ctrl[6]?$signed((ctrl[5]?-(s1):6'sb000001)):5'sb00101):+(s5))):(((s0)>>(($unsigned((s2)-(1'sb0)))^~(+((ctrl[7]?6'b110010:s5)))))+((ctrl[1]?(ctrl[5]?(ctrl[5]?(ctrl[4]?2'sb10:3'sb010):-(u1)):$signed(4'sb0010)):((ctrl[2]?$signed(u4):s1))+(((ctrl[7]?5'sb10110:s0))<<<({u7,u6,u7,u0})))))>>(s1)));
  assign y5 = (((ctrl[6]?4'sb1000:1'sb1))<<((({1{(ctrl[2]?((s3)-(s0))<<(s6):((ctrl[0]?4'sb1111:6'sb011001))^~((s3)&(5'sb00011)))}})-(({5'sb11011,((ctrl[5]?2'sb00:s6))<<<((ctrl[0]?6'sb010011:s0))})>>((2'b10)<=(({1{2'b10}})>>>((ctrl[7]?6'b110110:s0))))))>(1'sb1)))<<(((ctrl[0]?(ctrl[1]?s6:$signed($unsigned(s5))):(((($signed(s4))<<<((3'sb010)|(u4)))<<(((s7)>>>(u1))>>((ctrl[2]?s2:u2))))>>>((ctrl[0]?(ctrl[1]?-(2'sb10):$signed(u1)):(ctrl[7]?+(5'sb10101):(4'sb1111)>>(s5)))))<<(6'sb011011)))>(-($unsigned(+(s7)))));
  assign y6 = (ctrl[6]?($signed((ctrl[1]?s5:3'sb000)))<=(2'sb10):|(+(((4'sb1011)<=((ctrl[1]?$unsigned(s5):(s4)>>(u7))))>>>(4'sb0101))));
  assign y7 = u3;
endmodule
