Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue May 12 01:09:58 2020
| Host         : DESKTOP-LVJ56DR running 64-bit major release  (build 9200)
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7z007sclg225-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 427
+-----------+----------+-------------------------------------------------+------------+
| Rule      | Severity | Description                                     | Violations |
+-----------+----------+-------------------------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert                    | 7          |
| PDRC-190  | Warning  | Suboptimally placed synchronized register chain | 12         |
| TIMING-16 | Warning  | Large setup violation                           | 407        |
| ULMTCS-1  | Warning  | Control Sets use limits recommend reduction     | 1          |
+-----------+----------+-------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0] in site SLICE_X40Y60 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#2 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1] in site SLICE_X41Y60 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#3 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2] in site SLICE_X40Y62 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#4 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3] in site SLICE_X43Y60 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#5 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0] in site SLICE_X39Y59 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#6 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1] in site SLICE_X42Y61 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#7 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2] in site SLICE_X39Y61 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#8 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[3] in site SLICE_X41Y58 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#9 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[4] in site SLICE_X38Y60 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[4] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#10 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0] in site SLICE_X42Y64 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#11 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1] in site SLICE_X41Y64 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#12 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2] in site SLICE_X39Y64 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.026 ns between design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0/C (clocked by clk_fpga_0) and design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[18]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.026 ns between design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0/C (clocked by clk_fpga_0) and design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[39]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.026 ns between design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0/C (clocked by clk_fpga_0) and design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[44]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.026 ns between design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0/C (clocked by clk_fpga_0) and design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[52]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.032 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/k_buf_0_val_7_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/k_buf_0_val_9_U/Filter2D_k_buf_0_eOg_ram_U/src_kernel_win_0_va_21_reg_2439[5]_i_1_psdsp/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.036 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/k_buf_0_val_7_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/k_buf_0_val_8_U/Filter2D_k_buf_0_eOg_ram_U/src_kernel_win_0_va_23_reg_2451[2]_i_1_psdsp/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.037 ns between design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/img_0_data_stream_0_U/mOutPtr_reg[0]/S (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.037 ns between design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/img_0_data_stream_0_U/mOutPtr_reg[1]/S (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.037 ns between design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/img_0_data_stream_1_U/mOutPtr_reg[0]/S (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -1.037 ns between design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/img_0_data_stream_1_U/mOutPtr_reg[1]/S (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -1.039 ns between design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[2]/C (clocked by clk_fpga_0) and design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -1.040 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter3_reg/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdjbC_U42/filter_mac_muladdjbC_DSP48_3_U/p/B[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -1.042 ns between design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/prmry_resetn_i_reg/C (clocked by clk_fpga_0) and design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/hsize_vid_reg[11]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -1.042 ns between design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/prmry_resetn_i_reg/C (clocked by clk_fpga_0) and design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/hsize_vid_reg[12]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -1.042 ns between design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/prmry_resetn_i_reg/C (clocked by clk_fpga_0) and design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/hsize_vid_reg[15]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -1.042 ns between design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/prmry_resetn_i_reg/C (clocked by clk_fpga_0) and design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/hsize_vid_reg[8]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -1.042 ns between design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/prmry_resetn_i_reg/C (clocked by clk_fpga_0) and design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/stride_vid_reg[11]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -1.042 ns between design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/prmry_resetn_i_reg/C (clocked by clk_fpga_0) and design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/stride_vid_reg[5]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -1.042 ns between design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/prmry_resetn_i_reg/C (clocked by clk_fpga_0) and design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/stride_vid_reg[8]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -1.042 ns between design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/prmry_resetn_i_reg/C (clocked by clk_fpga_0) and design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_reg[8]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -1.043 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/k_buf_0_val_8_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/k_buf_0_val_8_U/Filter2D_k_buf_0_eOg_ram_U/src_kernel_win_0_va_23_reg_2451[4]_i_1_psdsp/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -1.055 ns between design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/img_0_data_stream_2_U/mOutPtr_reg[0]/S (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -1.055 ns between design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/img_0_data_stream_2_U/mOutPtr_reg[1]/S (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -1.079 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/k_buf_0_val_7_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/k_buf_0_val_9_U/Filter2D_k_buf_0_eOg_ram_U/p_i_7__3_psdsp/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -1.087 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/k_buf_0_val_8_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_23_reg_2451_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -1.090 ns between design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_reg[0]/C (clocked by clk_fpga_0) and design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count_reg[0]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -1.090 ns between design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_reg[0]/C (clocked by clk_fpga_0) and design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count_reg[1]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -1.090 ns between design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_reg[0]/C (clocked by clk_fpga_0) and design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count_reg[2]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -1.090 ns between design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_reg[0]/C (clocked by clk_fpga_0) and design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count_reg[3]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -1.099 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/k_buf_0_val_9_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdlbW_U44/filter_mac_muladdlbW_DSP48_5_U/p/B[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -1.100 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/k_buf_0_val_7_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/k_buf_0_val_9_U/Filter2D_k_buf_0_eOg_ram_U/p_i_4__3_psdsp/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -1.110 ns between design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/prmry_resetn_i_reg/C (clocked by clk_fpga_0) and design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[43]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -1.110 ns between design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/prmry_resetn_i_reg/C (clocked by clk_fpga_0) and design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[44]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -1.110 ns between design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/prmry_resetn_i_reg/C (clocked by clk_fpga_0) and design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[45]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -1.110 ns between design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/prmry_resetn_i_reg/C (clocked by clk_fpga_0) and design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -1.117 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdwdI_U59/filter_mac_muladdwdI_DSP48_16_U/p/CLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_15_reg_2518_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -1.117 ns between design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata_int_reg[10]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -1.117 ns between design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata_int_reg[14]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -1.117 ns between design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata_int_reg[15]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -1.117 ns between design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata_int_reg[4]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -1.117 ns between design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata_int_reg[6]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -1.117 ns between design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata_int_reg[7]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -1.117 ns between design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata_int_reg[8]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -1.117 ns between design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata_int_reg[9]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -1.127 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/k_buf_0_val_8_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdlbW_U44/filter_mac_muladdlbW_DSP48_5_U/p/B[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -1.137 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdwdI_U59/filter_mac_muladdwdI_DSP48_16_U/p/CLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_15_reg_2518_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -1.137 ns between design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/Threshold_U0/ap_CS_fsm_reg[1]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -1.138 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/k_buf_0_val_7_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_22_reg_2445_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -1.140 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5_reg_replica_4/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_6_reg_2478_reg/B[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -1.140 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/k_buf_0_val_8_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/k_buf_0_val_8_U/Filter2D_k_buf_0_eOg_ram_U/p_i_9__0_psdsp/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -1.151 ns between design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[3]/C (clocked by clk_fpga_0) and design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -1.156 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/k_buf_0_val_9_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_22_reg_2445_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -1.166 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/k_buf_0_val_8_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_23_reg_2451_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -1.166 ns between design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/Threshold_U0/ap_CS_fsm_reg[0]/S (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -1.169 ns between design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/AXIvideo2Mat_U0/ap_CS_fsm_reg[5]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -1.187 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5_reg_replica_4/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_6_reg_2478_reg/B[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -1.187 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/k_buf_0_val_6_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/k_buf_0_val_9_U/Filter2D_k_buf_0_eOg_ram_U/src_kernel_win_0_va_21_reg_2439[2]_i_1_psdsp/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -1.187 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/k_buf_0_val_7_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdlbW_U44/filter_mac_muladdlbW_DSP48_5_U/p/B[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -1.203 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/icmp_ln444_reg_2351_pp0_iter4_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/mul_ln1118_10_reg_2488_reg/A[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -1.205 ns between design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/prmry_resetn_i_reg/C (clocked by clk_fpga_0) and design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[6]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -1.205 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/icmp_ln444_reg_2351_pp0_iter4_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_6_reg_2478_reg/B[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#62 Warning
Large setup violation  
There is a large setup violation of -1.206 ns between design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata_int_reg[16]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#63 Warning
Large setup violation  
There is a large setup violation of -1.206 ns between design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata_int_reg[17]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#64 Warning
Large setup violation  
There is a large setup violation of -1.206 ns between design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata_int_reg[18]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#65 Warning
Large setup violation  
There is a large setup violation of -1.206 ns between design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata_int_reg[19]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#66 Warning
Large setup violation  
There is a large setup violation of -1.206 ns between design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata_int_reg[20]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#67 Warning
Large setup violation  
There is a large setup violation of -1.206 ns between design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata_int_reg[21]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#68 Warning
Large setup violation  
There is a large setup violation of -1.206 ns between design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata_int_reg[3]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#69 Warning
Large setup violation  
There is a large setup violation of -1.206 ns between design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata_int_reg[5]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#70 Warning
Large setup violation  
There is a large setup violation of -1.212 ns between design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata_int_reg[0]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#71 Warning
Large setup violation  
There is a large setup violation of -1.212 ns between design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata_int_reg[11]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#72 Warning
Large setup violation  
There is a large setup violation of -1.212 ns between design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata_int_reg[22]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#73 Warning
Large setup violation  
There is a large setup violation of -1.212 ns between design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata_int_reg[23]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#74 Warning
Large setup violation  
There is a large setup violation of -1.212 ns between design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata_int_reg[24]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#75 Warning
Large setup violation  
There is a large setup violation of -1.212 ns between design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5_reg/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#76 Warning
Large setup violation  
There is a large setup violation of -1.213 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdwdI_U59/filter_mac_muladdwdI_DSP48_16_U/p/CLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_15_reg_2518_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#77 Warning
Large setup violation  
There is a large setup violation of -1.221 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdwdI_U59/filter_mac_muladdwdI_DSP48_16_U/p/CLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_15_reg_2518_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#78 Warning
Large setup violation  
There is a large setup violation of -1.232 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdwdI_U59/filter_mac_muladdwdI_DSP48_16_U/p/CLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_15_reg_2518_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#79 Warning
Large setup violation  
There is a large setup violation of -1.232 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/k_buf_0_val_9_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdlbW_U44/filter_mac_muladdlbW_DSP48_5_U/p/B[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#80 Warning
Large setup violation  
There is a large setup violation of -1.242 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_13_fu_222_reg[5]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_6_reg_2478_reg/B[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#81 Warning
Large setup violation  
There is a large setup violation of -1.245 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/k_buf_0_val_8_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_21_reg_2439_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#82 Warning
Large setup violation  
There is a large setup violation of -1.249 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/k_buf_0_val_6_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_21_reg_2439_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#83 Warning
Large setup violation  
There is a large setup violation of -1.252 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdwdI_U59/filter_mac_muladdwdI_DSP48_16_U/p/CLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_15_reg_2518_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#84 Warning
Large setup violation  
There is a large setup violation of -1.255 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/k_buf_0_val_8_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/k_buf_0_val_9_U/Filter2D_k_buf_0_eOg_ram_U/src_kernel_win_0_va_23_reg_2451[6]_i_1_psdsp/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#85 Warning
Large setup violation  
There is a large setup violation of -1.280 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5_reg_replica_2/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/mul_ln1118_10_reg_2488_reg/A[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#86 Warning
Large setup violation  
There is a large setup violation of -1.286 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/k_buf_0_val_8_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdlbW_U44/filter_mac_muladdlbW_DSP48_5_U/p/B[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#87 Warning
Large setup violation  
There is a large setup violation of -1.293 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/k_buf_0_val_8_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/k_buf_0_val_6_U/Filter2D_k_buf_0_eOg_ram_U/src_kernel_win_0_va_21_reg_2439[7]_i_1_psdsp/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#88 Warning
Large setup violation  
There is a large setup violation of -1.299 ns between design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/img_3_rows_V_c_U/mOutPtr_reg[0]/S (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#89 Warning
Large setup violation  
There is a large setup violation of -1.299 ns between design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/img_3_rows_V_c_U/mOutPtr_reg[1]/S (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#90 Warning
Large setup violation  
There is a large setup violation of -1.299 ns between design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/img_3_rows_V_c_U/mOutPtr_reg[2]/S (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#91 Warning
Large setup violation  
There is a large setup violation of -1.299 ns between design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/img_3_rows_V_c_U/mOutPtr_reg[3]/S (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#92 Warning
Large setup violation  
There is a large setup violation of -1.311 ns between design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/AXIvideo2Mat_U0/ap_CS_fsm_reg[3]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#93 Warning
Large setup violation  
There is a large setup violation of -1.328 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdwdI_U59/filter_mac_muladdwdI_DSP48_16_U/p/CLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_15_reg_2518_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#94 Warning
Large setup violation  
There is a large setup violation of -1.331 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_ama_addmulxdS_U60/filter_ama_addmulxdS_DSP48_17_U/p/CLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_22_reg_2523_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#95 Warning
Large setup violation  
There is a large setup violation of -1.336 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdwdI_U59/filter_mac_muladdwdI_DSP48_16_U/p/CLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_15_reg_2518_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#96 Warning
Large setup violation  
There is a large setup violation of -1.339 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_6_reg_2478_reg/CLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_12_reg_2513_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#97 Warning
Large setup violation  
There is a large setup violation of -1.348 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdwdI_U59/filter_mac_muladdwdI_DSP48_16_U/p/CLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_15_reg_2518_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#98 Warning
Large setup violation  
There is a large setup violation of -1.350 ns between design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/AXIvideo2Mat_U0/ap_CS_fsm_reg[1]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#99 Warning
Large setup violation  
There is a large setup violation of -1.350 ns between design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/AXIvideo2Mat_U0/ap_CS_fsm_reg[2]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#100 Warning
Large setup violation  
There is a large setup violation of -1.350 ns between design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/AXIvideo2Mat_U0/ap_CS_fsm_reg[6]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#101 Warning
Large setup violation  
There is a large setup violation of -1.350 ns between design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/AXIvideo2Mat_U0/ap_CS_fsm_reg[7]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#102 Warning
Large setup violation  
There is a large setup violation of -1.351 ns between design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata_int_reg[12]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#103 Warning
Large setup violation  
There is a large setup violation of -1.351 ns between design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata_int_reg[13]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#104 Warning
Large setup violation  
There is a large setup violation of -1.351 ns between design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata_int_reg[1]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#105 Warning
Large setup violation  
There is a large setup violation of -1.351 ns between design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata_int_reg[2]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#106 Warning
Large setup violation  
There is a large setup violation of -1.365 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdlbW_U44/filter_mac_muladdlbW_DSP48_5_U/p/B[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#107 Warning
Large setup violation  
There is a large setup violation of -1.368 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdwdI_U59/filter_mac_muladdwdI_DSP48_16_U/p/CLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_15_reg_2518_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#108 Warning
Large setup violation  
There is a large setup violation of -1.381 ns between design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/AXIvideo2Mat_U0/ap_CS_fsm_reg[4]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#109 Warning
Large setup violation  
There is a large setup violation of -1.408 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/k_buf_0_val_9_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdlbW_U44/filter_mac_muladdlbW_DSP48_5_U/p/B[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#110 Warning
Large setup violation  
There is a large setup violation of -1.409 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/k_buf_0_val_6_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg/CLKARDCLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdlbW_U44/filter_mac_muladdlbW_DSP48_5_U/p/B[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#111 Warning
Large setup violation  
There is a large setup violation of -1.418 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_8_fu_202_reg[1]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/mul_ln1118_10_reg_2488_reg/A[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#112 Warning
Large setup violation  
There is a large setup violation of -1.444 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdwdI_U59/filter_mac_muladdwdI_DSP48_16_U/p/CLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_15_reg_2518_reg[15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#113 Warning
Large setup violation  
There is a large setup violation of -1.447 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_22_reg_2523_reg[2]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/p_Val2_4_reg_2528_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#114 Warning
Large setup violation  
There is a large setup violation of -1.452 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdwdI_U59/filter_mac_muladdwdI_DSP48_16_U/p/CLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_15_reg_2518_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#115 Warning
Large setup violation  
There is a large setup violation of -1.465 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdwdI_U59/filter_mac_muladdwdI_DSP48_16_U/p/CLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_15_reg_2518_reg[16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#116 Warning
Large setup violation  
There is a large setup violation of -1.485 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdwdI_U59/filter_mac_muladdwdI_DSP48_16_U/p/CLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_15_reg_2518_reg[18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#117 Warning
Large setup violation  
There is a large setup violation of -1.498 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/icmp_ln444_reg_2351_pp0_iter4_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_6_reg_2478_reg/B[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#118 Warning
Large setup violation  
There is a large setup violation of -1.519 ns between design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[2]/C (clocked by clk_fpga_0) and design_1_i/ila_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#119 Warning
Large setup violation  
There is a large setup violation of -1.528 ns between design_1_i/filter_0/U0/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata_int_reg[24]/C (clocked by clk_fpga_0) and design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_s_ready_out_reg/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#120 Warning
Large setup violation  
There is a large setup violation of -1.544 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_ama_addmulxdS_U60/filter_ama_addmulxdS_DSP48_17_U/p/CLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_22_reg_2523_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#121 Warning
Large setup violation  
There is a large setup violation of -1.558 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdkbM_U43/filter_mac_muladdkbM_DSP48_4_U/p/CLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdlbW_U44/filter_mac_muladdlbW_DSP48_5_U/p/C[10] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#122 Warning
Large setup violation  
There is a large setup violation of -1.558 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdkbM_U43/filter_mac_muladdkbM_DSP48_4_U/p/CLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdlbW_U44/filter_mac_muladdlbW_DSP48_5_U/p/C[12] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#123 Warning
Large setup violation  
There is a large setup violation of -1.558 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdkbM_U43/filter_mac_muladdkbM_DSP48_4_U/p/CLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdlbW_U44/filter_mac_muladdlbW_DSP48_5_U/p/C[14] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#124 Warning
Large setup violation  
There is a large setup violation of -1.558 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdkbM_U43/filter_mac_muladdkbM_DSP48_4_U/p/CLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdlbW_U44/filter_mac_muladdlbW_DSP48_5_U/p/C[16] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#125 Warning
Large setup violation  
There is a large setup violation of -1.558 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdkbM_U43/filter_mac_muladdkbM_DSP48_4_U/p/CLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdlbW_U44/filter_mac_muladdlbW_DSP48_5_U/p/C[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#126 Warning
Large setup violation  
There is a large setup violation of -1.558 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdkbM_U43/filter_mac_muladdkbM_DSP48_4_U/p/CLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdlbW_U44/filter_mac_muladdlbW_DSP48_5_U/p/C[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#127 Warning
Large setup violation  
There is a large setup violation of -1.558 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdkbM_U43/filter_mac_muladdkbM_DSP48_4_U/p/CLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdlbW_U44/filter_mac_muladdlbW_DSP48_5_U/p/C[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#128 Warning
Large setup violation  
There is a large setup violation of -1.558 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdkbM_U43/filter_mac_muladdkbM_DSP48_4_U/p/CLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdlbW_U44/filter_mac_muladdlbW_DSP48_5_U/p/C[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#129 Warning
Large setup violation  
There is a large setup violation of -1.559 ns between design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[0]/C (clocked by clk_fpga_0) and design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#130 Warning
Large setup violation  
There is a large setup violation of -1.561 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdwdI_U59/filter_mac_muladdwdI_DSP48_16_U/p/CLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_15_reg_2518_reg[19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#131 Warning
Large setup violation  
There is a large setup violation of -1.564 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdkbM_U43/filter_mac_muladdkbM_DSP48_4_U/p/CLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdlbW_U44/filter_mac_muladdlbW_DSP48_5_U/p/C[11] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#132 Warning
Large setup violation  
There is a large setup violation of -1.564 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdkbM_U43/filter_mac_muladdkbM_DSP48_4_U/p/CLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdlbW_U44/filter_mac_muladdlbW_DSP48_5_U/p/C[13] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#133 Warning
Large setup violation  
There is a large setup violation of -1.564 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdkbM_U43/filter_mac_muladdkbM_DSP48_4_U/p/CLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdlbW_U44/filter_mac_muladdlbW_DSP48_5_U/p/C[15] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#134 Warning
Large setup violation  
There is a large setup violation of -1.564 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdkbM_U43/filter_mac_muladdkbM_DSP48_4_U/p/CLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdlbW_U44/filter_mac_muladdlbW_DSP48_5_U/p/C[17] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#135 Warning
Large setup violation  
There is a large setup violation of -1.564 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdkbM_U43/filter_mac_muladdkbM_DSP48_4_U/p/CLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdlbW_U44/filter_mac_muladdlbW_DSP48_5_U/p/C[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#136 Warning
Large setup violation  
There is a large setup violation of -1.564 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdkbM_U43/filter_mac_muladdkbM_DSP48_4_U/p/CLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdlbW_U44/filter_mac_muladdlbW_DSP48_5_U/p/C[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#137 Warning
Large setup violation  
There is a large setup violation of -1.564 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdkbM_U43/filter_mac_muladdkbM_DSP48_4_U/p/CLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdlbW_U44/filter_mac_muladdlbW_DSP48_5_U/p/C[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#138 Warning
Large setup violation  
There is a large setup violation of -1.564 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdkbM_U43/filter_mac_muladdkbM_DSP48_4_U/p/CLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdlbW_U44/filter_mac_muladdlbW_DSP48_5_U/p/C[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#139 Warning
Large setup violation  
There is a large setup violation of -1.564 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdkbM_U43/filter_mac_muladdkbM_DSP48_4_U/p/CLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdlbW_U44/filter_mac_muladdlbW_DSP48_5_U/p/C[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#140 Warning
Large setup violation  
There is a large setup violation of -1.569 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdwdI_U59/filter_mac_muladdwdI_DSP48_16_U/p/CLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_15_reg_2518_reg[17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#141 Warning
Large setup violation  
There is a large setup violation of -1.575 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_5_fu_190_reg[6]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/mul_ln1118_14_reg_2498_reg/A[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#142 Warning
Large setup violation  
There is a large setup violation of -1.594 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/icmp_ln444_reg_2351_pp0_iter4_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/mul_ln1118_10_reg_2488_reg/A[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#143 Warning
Large setup violation  
There is a large setup violation of -1.604 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdkbM_U43/filter_mac_muladdkbM_DSP48_4_U/p/CLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdlbW_U44/filter_mac_muladdlbW_DSP48_5_U/p/C[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#144 Warning
Large setup violation  
There is a large setup violation of -1.684 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_6_reg_2478_reg/CLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_12_reg_2513_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#145 Warning
Large setup violation  
There is a large setup violation of -1.779 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_ama_addmulxdS_U60/filter_ama_addmulxdS_DSP48_17_U/p/CLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_22_reg_2523_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#146 Warning
Large setup violation  
There is a large setup violation of -1.820 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/icmp_ln444_reg_2351_pp0_iter4_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_6_reg_2478_reg/B[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#147 Warning
Large setup violation  
There is a large setup violation of -1.844 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_ama_addmulxdS_U60/filter_ama_addmulxdS_DSP48_17_U/p/CLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_22_reg_2523_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#148 Warning
Large setup violation  
There is a large setup violation of -1.875 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/icmp_ln444_reg_2351_pp0_iter4_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/mul_ln1118_14_reg_2498_reg/A[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#149 Warning
Large setup violation  
There is a large setup violation of -1.883 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/icmp_ln444_reg_2351_pp0_iter4_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/mul_ln1118_14_reg_2498_reg/A[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#150 Warning
Large setup violation  
There is a large setup violation of -1.886 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_22_reg_2523_reg[2]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/p_Val2_4_reg_2528_reg[5]/S (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#151 Warning
Large setup violation  
There is a large setup violation of -1.887 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/icmp_ln444_reg_2351_pp0_iter4_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/mul_ln1118_13_reg_2493_reg/A[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#152 Warning
Large setup violation  
There is a large setup violation of -1.954 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_ama_addmulxdS_U60/filter_ama_addmulxdS_DSP48_17_U/p/CLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_22_reg_2523_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#153 Warning
Large setup violation  
There is a large setup violation of -1.974 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_ama_addmulxdS_U60/filter_ama_addmulxdS_DSP48_17_U/p/CLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_22_reg_2523_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#154 Warning
Large setup violation  
There is a large setup violation of -1.981 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_22_reg_2523_reg[2]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/p_Val2_4_reg_2528_reg[4]/S (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#155 Warning
Large setup violation  
There is a large setup violation of -2.017 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/icmp_ln444_reg_2351_pp0_iter4_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_6_reg_2478_reg/B[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#156 Warning
Large setup violation  
There is a large setup violation of -2.018 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/icmp_ln444_reg_2351_pp0_iter4_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/mul_ln1118_10_reg_2488_reg/A[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#157 Warning
Large setup violation  
There is a large setup violation of -2.019 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_22_reg_2523_reg[2]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/p_Val2_4_reg_2528_reg[6]/S (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#158 Warning
Large setup violation  
There is a large setup violation of -2.019 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_22_reg_2523_reg[2]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/p_Val2_4_reg_2528_reg[7]/S (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#159 Warning
Large setup violation  
There is a large setup violation of -2.024 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_22_reg_2523_reg[2]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/p_Val2_4_reg_2528_reg[0]/S (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#160 Warning
Large setup violation  
There is a large setup violation of -2.024 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_22_reg_2523_reg[2]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/p_Val2_4_reg_2528_reg[1]/S (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#161 Warning
Large setup violation  
There is a large setup violation of -2.024 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_22_reg_2523_reg[2]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/p_Val2_4_reg_2528_reg[2]/S (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#162 Warning
Large setup violation  
There is a large setup violation of -2.024 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_22_reg_2523_reg[2]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/p_Val2_4_reg_2528_reg[3]/S (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#163 Warning
Large setup violation  
There is a large setup violation of -2.032 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_6_reg_2478_reg/CLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_12_reg_2513_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#164 Warning
Large setup violation  
There is a large setup violation of -2.050 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_ama_addmulxdS_U60/filter_ama_addmulxdS_DSP48_17_U/p/CLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_22_reg_2523_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#165 Warning
Large setup violation  
There is a large setup violation of -2.058 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_ama_addmulxdS_U60/filter_ama_addmulxdS_DSP48_17_U/p/CLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_22_reg_2523_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#166 Warning
Large setup violation  
There is a large setup violation of -2.092 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/icmp_ln444_reg_2351_pp0_iter4_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/mul_ln1118_13_reg_2493_reg/A[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#167 Warning
Large setup violation  
There is a large setup violation of -2.097 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_6_reg_2478_reg/CLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_12_reg_2513_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#168 Warning
Large setup violation  
There is a large setup violation of -2.146 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/icmp_ln444_reg_2351_pp0_iter4_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/mul_ln1118_14_reg_2498_reg/A[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#169 Warning
Large setup violation  
There is a large setup violation of -2.149 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/icmp_ln444_reg_2351_pp0_iter4_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/mul_ln1118_14_reg_2498_reg/A[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#170 Warning
Large setup violation  
There is a large setup violation of -2.150 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/icmp_ln444_reg_2351_pp0_iter4_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/mul_ln703_2_reg_2508_reg/D[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#171 Warning
Large setup violation  
There is a large setup violation of -2.176 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_ama_addmulxdS_U60/filter_ama_addmulxdS_DSP48_17_U/p/CLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_22_reg_2523_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#172 Warning
Large setup violation  
There is a large setup violation of -2.193 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/icmp_ln444_reg_2351_pp0_iter4_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/mul_ln1118_10_reg_2488_reg/A[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#173 Warning
Large setup violation  
There is a large setup violation of -2.196 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_ama_addmulxdS_U60/filter_ama_addmulxdS_DSP48_17_U/p/CLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_22_reg_2523_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#174 Warning
Large setup violation  
There is a large setup violation of -2.272 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_ama_addmulxdS_U60/filter_ama_addmulxdS_DSP48_17_U/p/CLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_22_reg_2523_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#175 Warning
Large setup violation  
There is a large setup violation of -2.280 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_ama_addmulxdS_U60/filter_ama_addmulxdS_DSP48_17_U/p/CLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_22_reg_2523_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#176 Warning
Large setup violation  
There is a large setup violation of -2.289 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/icmp_ln444_reg_2351_pp0_iter4_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/mul_ln1118_14_reg_2498_reg/A[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#177 Warning
Large setup violation  
There is a large setup violation of -2.291 ns between design_1_i/filter_0/U0/CvtColor_1_U0/filter_mac_muladdcud_U21/filter_mac_muladdcud_DSP48_1_U/p/CLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/CvtColor_1_U0/p_Val2_7_reg_402_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#178 Warning
Large setup violation  
There is a large setup violation of -2.291 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/icmp_ln444_reg_2351_pp0_iter4_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/mul_ln1118_13_reg_2493_reg/A[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#179 Warning
Large setup violation  
There is a large setup violation of -2.292 ns between design_1_i/filter_0/U0/CvtColor_1_U0/filter_mac_muladdcud_U21/filter_mac_muladdcud_DSP48_1_U/p/CLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/CvtColor_1_U0/p_Val2_7_reg_402_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#180 Warning
Large setup violation  
There is a large setup violation of -2.295 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_ama_addmulxdS_U60/filter_ama_addmulxdS_DSP48_17_U/p/CLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_22_reg_2523_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#181 Warning
Large setup violation  
There is a large setup violation of -2.306 ns between design_1_i/filter_0/U0/CvtColor_1_U0/filter_mac_muladdcud_U21/filter_mac_muladdcud_DSP48_1_U/p/CLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/CvtColor_1_U0/p_Val2_7_reg_402_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#182 Warning
Large setup violation  
There is a large setup violation of -2.314 ns between design_1_i/filter_0/U0/CvtColor_1_U0/filter_mac_muladdcud_U21/filter_mac_muladdcud_DSP48_1_U/p/CLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/CvtColor_1_U0/p_Val2_7_reg_402_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#183 Warning
Large setup violation  
There is a large setup violation of -2.315 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_ama_addmulxdS_U60/filter_ama_addmulxdS_DSP48_17_U/p/CLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_22_reg_2523_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#184 Warning
Large setup violation  
There is a large setup violation of -2.316 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/icmp_ln444_reg_2351_pp0_iter4_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/mul_ln1118_10_reg_2488_reg/A[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#185 Warning
Large setup violation  
There is a large setup violation of -2.322 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/icmp_ln444_reg_2351_pp0_iter4_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/mul_ln703_2_reg_2508_reg/D[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#186 Warning
Large setup violation  
There is a large setup violation of -2.335 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdtde_U54/filter_mac_muladdtde_DSP48_13_U/p/CLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_12_reg_2513_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#187 Warning
Large setup violation  
There is a large setup violation of -2.337 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/icmp_ln444_reg_2351_pp0_iter4_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/mul_ln703_2_reg_2508_reg/D[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#188 Warning
Large setup violation  
There is a large setup violation of -2.339 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/icmp_ln444_reg_2351_pp0_iter4_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/mul_ln703_2_reg_2508_reg/D[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#189 Warning
Large setup violation  
There is a large setup violation of -2.349 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/icmp_ln444_reg_2351_pp0_iter4_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/mul_ln703_2_reg_2508_reg/D[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#190 Warning
Large setup violation  
There is a large setup violation of -2.381 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/icmp_ln444_reg_2351_pp0_iter4_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/mul_ln1118_14_reg_2498_reg/A[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#191 Warning
Large setup violation  
There is a large setup violation of -2.391 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_ama_addmulxdS_U60/filter_ama_addmulxdS_DSP48_17_U/p/CLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_22_reg_2523_reg[15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#192 Warning
Large setup violation  
There is a large setup violation of -2.399 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_ama_addmulxdS_U60/filter_ama_addmulxdS_DSP48_17_U/p/CLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_22_reg_2523_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#193 Warning
Large setup violation  
There is a large setup violation of -2.403 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/grp_fu_1948_p2/CLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdtde_U54/filter_mac_muladdtde_DSP48_13_U/p/C[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#194 Warning
Large setup violation  
There is a large setup violation of -2.403 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/grp_fu_1948_p2/CLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdtde_U54/filter_mac_muladdtde_DSP48_13_U/p/C[10] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#195 Warning
Large setup violation  
There is a large setup violation of -2.403 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/grp_fu_1948_p2/CLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdtde_U54/filter_mac_muladdtde_DSP48_13_U/p/C[11] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#196 Warning
Large setup violation  
There is a large setup violation of -2.403 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/grp_fu_1948_p2/CLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdtde_U54/filter_mac_muladdtde_DSP48_13_U/p/C[12] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#197 Warning
Large setup violation  
There is a large setup violation of -2.403 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/grp_fu_1948_p2/CLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdtde_U54/filter_mac_muladdtde_DSP48_13_U/p/C[13] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#198 Warning
Large setup violation  
There is a large setup violation of -2.403 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/grp_fu_1948_p2/CLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdtde_U54/filter_mac_muladdtde_DSP48_13_U/p/C[14] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#199 Warning
Large setup violation  
There is a large setup violation of -2.403 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/grp_fu_1948_p2/CLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdtde_U54/filter_mac_muladdtde_DSP48_13_U/p/C[15] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#200 Warning
Large setup violation  
There is a large setup violation of -2.403 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/grp_fu_1948_p2/CLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdtde_U54/filter_mac_muladdtde_DSP48_13_U/p/C[16] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#201 Warning
Large setup violation  
There is a large setup violation of -2.403 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/grp_fu_1948_p2/CLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdtde_U54/filter_mac_muladdtde_DSP48_13_U/p/C[17] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#202 Warning
Large setup violation  
There is a large setup violation of -2.403 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/grp_fu_1948_p2/CLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdtde_U54/filter_mac_muladdtde_DSP48_13_U/p/C[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#203 Warning
Large setup violation  
There is a large setup violation of -2.403 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/grp_fu_1948_p2/CLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdtde_U54/filter_mac_muladdtde_DSP48_13_U/p/C[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#204 Warning
Large setup violation  
There is a large setup violation of -2.403 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/grp_fu_1948_p2/CLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdtde_U54/filter_mac_muladdtde_DSP48_13_U/p/C[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#205 Warning
Large setup violation  
There is a large setup violation of -2.403 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/grp_fu_1948_p2/CLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdtde_U54/filter_mac_muladdtde_DSP48_13_U/p/C[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#206 Warning
Large setup violation  
There is a large setup violation of -2.403 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/grp_fu_1948_p2/CLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdtde_U54/filter_mac_muladdtde_DSP48_13_U/p/C[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#207 Warning
Large setup violation  
There is a large setup violation of -2.403 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/grp_fu_1948_p2/CLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdtde_U54/filter_mac_muladdtde_DSP48_13_U/p/C[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#208 Warning
Large setup violation  
There is a large setup violation of -2.403 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/grp_fu_1948_p2/CLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdtde_U54/filter_mac_muladdtde_DSP48_13_U/p/C[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#209 Warning
Large setup violation  
There is a large setup violation of -2.403 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/grp_fu_1948_p2/CLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdtde_U54/filter_mac_muladdtde_DSP48_13_U/p/C[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#210 Warning
Large setup violation  
There is a large setup violation of -2.403 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/grp_fu_1948_p2/CLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdtde_U54/filter_mac_muladdtde_DSP48_13_U/p/C[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#211 Warning
Large setup violation  
There is a large setup violation of -2.408 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/icmp_ln444_reg_2351_pp0_iter4_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/mul_ln1118_13_reg_2493_reg/A[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#212 Warning
Large setup violation  
There is a large setup violation of -2.413 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_ama_addmulxdS_U60/filter_ama_addmulxdS_DSP48_17_U/p/CLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_22_reg_2523_reg[16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#213 Warning
Large setup violation  
There is a large setup violation of -2.416 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/icmp_ln444_reg_2351_pp0_iter4_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/mul_ln1118_13_reg_2493_reg/A[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#214 Warning
Large setup violation  
There is a large setup violation of -2.420 ns between design_1_i/filter_0/U0/CvtColor_1_U0/filter_mac_muladdcud_U21/filter_mac_muladdcud_DSP48_1_U/p/CLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/CvtColor_1_U0/ret_V_1_reg_397_reg[29]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#215 Warning
Large setup violation  
There is a large setup violation of -2.426 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/icmp_ln444_reg_2351_pp0_iter4_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/mul_ln703_2_reg_2508_reg/D[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#216 Warning
Large setup violation  
There is a large setup violation of -2.428 ns between design_1_i/filter_0/U0/CvtColor_1_U0/filter_mac_muladdcud_U21/filter_mac_muladdcud_DSP48_1_U/p/CLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/CvtColor_1_U0/tmp_reg_407_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#217 Warning
Large setup violation  
There is a large setup violation of -2.433 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_ama_addmulxdS_U60/filter_ama_addmulxdS_DSP48_17_U/p/CLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_22_reg_2523_reg[18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#218 Warning
Large setup violation  
There is a large setup violation of -2.439 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdtde_U54/filter_mac_muladdtde_DSP48_13_U/p/CLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_12_reg_2513_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#219 Warning
Large setup violation  
There is a large setup violation of -2.443 ns between design_1_i/filter_0/U0/CvtColor_1_U0/filter_mac_muladdcud_U21/filter_mac_muladdcud_DSP48_1_U/p/CLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/CvtColor_1_U0/p_Val2_7_reg_402_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#220 Warning
Large setup violation  
There is a large setup violation of -2.458 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/icmp_ln444_reg_2351_pp0_iter4_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/mul_ln703_2_reg_2508_reg/D[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#221 Warning
Large setup violation  
There is a large setup violation of -2.463 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/icmp_ln444_reg_2351_pp0_iter4_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/mul_ln1118_13_reg_2493_reg/A[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#222 Warning
Large setup violation  
There is a large setup violation of -2.482 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/icmp_ln444_reg_2351_pp0_iter4_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/mul_ln1118_13_reg_2493_reg/A[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#223 Warning
Large setup violation  
There is a large setup violation of -2.484 ns between design_1_i/filter_0/U0/CvtColor_1_U0/filter_mac_muladdcud_U21/filter_mac_muladdcud_DSP48_1_U/p/CLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/CvtColor_1_U0/p_Val2_7_reg_402_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#224 Warning
Large setup violation  
There is a large setup violation of -2.511 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/icmp_ln444_reg_2351_pp0_iter4_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/mul_ln1118_10_reg_2488_reg/A[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#225 Warning
Large setup violation  
There is a large setup violation of -2.517 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_ama_addmulxdS_U60/filter_ama_addmulxdS_DSP48_17_U/p/CLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_22_reg_2523_reg[17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#226 Warning
Large setup violation  
There is a large setup violation of -2.520 ns between design_1_i/filter_0/U0/CvtColor_1_U0/filter_mac_muladdcud_U21/filter_mac_muladdcud_DSP48_1_U/p/CLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/CvtColor_1_U0/p_Val2_7_reg_402_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#227 Warning
Large setup violation  
There is a large setup violation of -2.523 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdtde_U54/filter_mac_muladdtde_DSP48_13_U/p/CLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_12_reg_2513_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#228 Warning
Large setup violation  
There is a large setup violation of -2.553 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/icmp_ln444_reg_2351_pp0_iter4_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/mul_ln1118_13_reg_2493_reg/A[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#229 Warning
Large setup violation  
There is a large setup violation of -2.565 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/icmp_ln444_reg_2351_pp0_iter4_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/mul_ln1118_14_reg_2498_reg/A[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#230 Warning
Large setup violation  
There is a large setup violation of -2.588 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdtde_U54/filter_mac_muladdtde_DSP48_13_U/p/CLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_12_reg_2513_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#231 Warning
Large setup violation  
There is a large setup violation of -2.589 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/icmp_ln444_reg_2351_pp0_iter4_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/mul_ln703_2_reg_2508_reg/D[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#232 Warning
Large setup violation  
There is a large setup violation of -2.608 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_13_fu_222_reg[4]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_6_reg_2478_reg/PCIN[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#233 Warning
Large setup violation  
There is a large setup violation of -2.608 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_13_fu_222_reg[4]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_6_reg_2478_reg/PCIN[10] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#234 Warning
Large setup violation  
There is a large setup violation of -2.608 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_13_fu_222_reg[4]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_6_reg_2478_reg/PCIN[11] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#235 Warning
Large setup violation  
There is a large setup violation of -2.608 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_13_fu_222_reg[4]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_6_reg_2478_reg/PCIN[12] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#236 Warning
Large setup violation  
There is a large setup violation of -2.608 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_13_fu_222_reg[4]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_6_reg_2478_reg/PCIN[13] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#237 Warning
Large setup violation  
There is a large setup violation of -2.608 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_13_fu_222_reg[4]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_6_reg_2478_reg/PCIN[14] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#238 Warning
Large setup violation  
There is a large setup violation of -2.608 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_13_fu_222_reg[4]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_6_reg_2478_reg/PCIN[15] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#239 Warning
Large setup violation  
There is a large setup violation of -2.608 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_13_fu_222_reg[4]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_6_reg_2478_reg/PCIN[16] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#240 Warning
Large setup violation  
There is a large setup violation of -2.608 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_13_fu_222_reg[4]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_6_reg_2478_reg/PCIN[17] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#241 Warning
Large setup violation  
There is a large setup violation of -2.608 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_13_fu_222_reg[4]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_6_reg_2478_reg/PCIN[18] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#242 Warning
Large setup violation  
There is a large setup violation of -2.608 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_13_fu_222_reg[4]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_6_reg_2478_reg/PCIN[19] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#243 Warning
Large setup violation  
There is a large setup violation of -2.608 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_13_fu_222_reg[4]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_6_reg_2478_reg/PCIN[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#244 Warning
Large setup violation  
There is a large setup violation of -2.608 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_13_fu_222_reg[4]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_6_reg_2478_reg/PCIN[20] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#245 Warning
Large setup violation  
There is a large setup violation of -2.608 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_13_fu_222_reg[4]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_6_reg_2478_reg/PCIN[21] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#246 Warning
Large setup violation  
There is a large setup violation of -2.608 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_13_fu_222_reg[4]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_6_reg_2478_reg/PCIN[22] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#247 Warning
Large setup violation  
There is a large setup violation of -2.608 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_13_fu_222_reg[4]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_6_reg_2478_reg/PCIN[23] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#248 Warning
Large setup violation  
There is a large setup violation of -2.608 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_13_fu_222_reg[4]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_6_reg_2478_reg/PCIN[24] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#249 Warning
Large setup violation  
There is a large setup violation of -2.608 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_13_fu_222_reg[4]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_6_reg_2478_reg/PCIN[25] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#250 Warning
Large setup violation  
There is a large setup violation of -2.608 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_13_fu_222_reg[4]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_6_reg_2478_reg/PCIN[26] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#251 Warning
Large setup violation  
There is a large setup violation of -2.608 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_13_fu_222_reg[4]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_6_reg_2478_reg/PCIN[27] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#252 Warning
Large setup violation  
There is a large setup violation of -2.608 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_13_fu_222_reg[4]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_6_reg_2478_reg/PCIN[28] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#253 Warning
Large setup violation  
There is a large setup violation of -2.608 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_13_fu_222_reg[4]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_6_reg_2478_reg/PCIN[29] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#254 Warning
Large setup violation  
There is a large setup violation of -2.608 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_13_fu_222_reg[4]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_6_reg_2478_reg/PCIN[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#255 Warning
Large setup violation  
There is a large setup violation of -2.608 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_13_fu_222_reg[4]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_6_reg_2478_reg/PCIN[30] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#256 Warning
Large setup violation  
There is a large setup violation of -2.608 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_13_fu_222_reg[4]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_6_reg_2478_reg/PCIN[31] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#257 Warning
Large setup violation  
There is a large setup violation of -2.608 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_13_fu_222_reg[4]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_6_reg_2478_reg/PCIN[32] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#258 Warning
Large setup violation  
There is a large setup violation of -2.608 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_13_fu_222_reg[4]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_6_reg_2478_reg/PCIN[33] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#259 Warning
Large setup violation  
There is a large setup violation of -2.608 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_13_fu_222_reg[4]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_6_reg_2478_reg/PCIN[34] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#260 Warning
Large setup violation  
There is a large setup violation of -2.608 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_13_fu_222_reg[4]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_6_reg_2478_reg/PCIN[35] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#261 Warning
Large setup violation  
There is a large setup violation of -2.608 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_13_fu_222_reg[4]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_6_reg_2478_reg/PCIN[36] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#262 Warning
Large setup violation  
There is a large setup violation of -2.608 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_13_fu_222_reg[4]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_6_reg_2478_reg/PCIN[37] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#263 Warning
Large setup violation  
There is a large setup violation of -2.608 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_13_fu_222_reg[4]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_6_reg_2478_reg/PCIN[38] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#264 Warning
Large setup violation  
There is a large setup violation of -2.608 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_13_fu_222_reg[4]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_6_reg_2478_reg/PCIN[39] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#265 Warning
Large setup violation  
There is a large setup violation of -2.608 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_13_fu_222_reg[4]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_6_reg_2478_reg/PCIN[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#266 Warning
Large setup violation  
There is a large setup violation of -2.608 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_13_fu_222_reg[4]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_6_reg_2478_reg/PCIN[40] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#267 Warning
Large setup violation  
There is a large setup violation of -2.608 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_13_fu_222_reg[4]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_6_reg_2478_reg/PCIN[41] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#268 Warning
Large setup violation  
There is a large setup violation of -2.608 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_13_fu_222_reg[4]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_6_reg_2478_reg/PCIN[42] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#269 Warning
Large setup violation  
There is a large setup violation of -2.608 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_13_fu_222_reg[4]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_6_reg_2478_reg/PCIN[43] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#270 Warning
Large setup violation  
There is a large setup violation of -2.608 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_13_fu_222_reg[4]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_6_reg_2478_reg/PCIN[44] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#271 Warning
Large setup violation  
There is a large setup violation of -2.608 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_13_fu_222_reg[4]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_6_reg_2478_reg/PCIN[45] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#272 Warning
Large setup violation  
There is a large setup violation of -2.608 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_13_fu_222_reg[4]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_6_reg_2478_reg/PCIN[46] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#273 Warning
Large setup violation  
There is a large setup violation of -2.608 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_13_fu_222_reg[4]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_6_reg_2478_reg/PCIN[47] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#274 Warning
Large setup violation  
There is a large setup violation of -2.608 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_13_fu_222_reg[4]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_6_reg_2478_reg/PCIN[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#275 Warning
Large setup violation  
There is a large setup violation of -2.608 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_13_fu_222_reg[4]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_6_reg_2478_reg/PCIN[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#276 Warning
Large setup violation  
There is a large setup violation of -2.608 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_13_fu_222_reg[4]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_6_reg_2478_reg/PCIN[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#277 Warning
Large setup violation  
There is a large setup violation of -2.608 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_13_fu_222_reg[4]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_6_reg_2478_reg/PCIN[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#278 Warning
Large setup violation  
There is a large setup violation of -2.608 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_13_fu_222_reg[4]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_6_reg_2478_reg/PCIN[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#279 Warning
Large setup violation  
There is a large setup violation of -2.608 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_13_fu_222_reg[4]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_6_reg_2478_reg/PCIN[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#280 Warning
Large setup violation  
There is a large setup violation of -2.616 ns between design_1_i/filter_0/U0/CvtColor_1_U0/filter_mac_muladdcud_U21/filter_mac_muladdcud_DSP48_1_U/p/CLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/CvtColor_1_U0/p_Val2_7_reg_402_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#281 Warning
Large setup violation  
There is a large setup violation of -2.699 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdtde_U54/filter_mac_muladdtde_DSP48_13_U/p/CLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_12_reg_2513_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#282 Warning
Large setup violation  
There is a large setup violation of -2.719 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdtde_U54/filter_mac_muladdtde_DSP48_13_U/p/CLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_12_reg_2513_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#283 Warning
Large setup violation  
There is a large setup violation of -2.795 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdtde_U54/filter_mac_muladdtde_DSP48_13_U/p/CLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_12_reg_2513_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#284 Warning
Large setup violation  
There is a large setup violation of -2.803 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdtde_U54/filter_mac_muladdtde_DSP48_13_U/p/CLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_12_reg_2513_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#285 Warning
Large setup violation  
There is a large setup violation of -2.817 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdtde_U54/filter_mac_muladdtde_DSP48_13_U/p/CLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_12_reg_2513_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#286 Warning
Large setup violation  
There is a large setup violation of -2.837 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdtde_U54/filter_mac_muladdtde_DSP48_13_U/p/CLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_12_reg_2513_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#287 Warning
Large setup violation  
There is a large setup violation of -2.913 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdtde_U54/filter_mac_muladdtde_DSP48_13_U/p/CLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_12_reg_2513_reg[15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#288 Warning
Large setup violation  
There is a large setup violation of -2.921 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdtde_U54/filter_mac_muladdtde_DSP48_13_U/p/CLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_12_reg_2513_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#289 Warning
Large setup violation  
There is a large setup violation of -2.936 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdtde_U54/filter_mac_muladdtde_DSP48_13_U/p/CLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_12_reg_2513_reg[16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#290 Warning
Large setup violation  
There is a large setup violation of -2.956 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdtde_U54/filter_mac_muladdtde_DSP48_13_U/p/CLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_12_reg_2513_reg[18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#291 Warning
Large setup violation  
There is a large setup violation of -3.015 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdtde_U54/filter_mac_muladdtde_DSP48_13_U/p/CLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_12_reg_2513_reg[21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#292 Warning
Large setup violation  
There is a large setup violation of -3.032 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdtde_U54/filter_mac_muladdtde_DSP48_13_U/p/CLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_12_reg_2513_reg[19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#293 Warning
Large setup violation  
There is a large setup violation of -3.039 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_18_fu_242_reg[7]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdjbC_U42/filter_mac_muladdjbC_DSP48_3_U/p/C[20] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#294 Warning
Large setup violation  
There is a large setup violation of -3.040 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdtde_U54/filter_mac_muladdtde_DSP48_13_U/p/CLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_12_reg_2513_reg[17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#295 Warning
Large setup violation  
There is a large setup violation of -3.060 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_18_fu_242_reg[7]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdjbC_U42/filter_mac_muladdjbC_DSP48_3_U/p/C[24] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#296 Warning
Large setup violation  
There is a large setup violation of -3.062 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdtde_U54/filter_mac_muladdtde_DSP48_13_U/p/CLK (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/add_ln703_12_reg_2513_reg[20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#297 Warning
Large setup violation  
There is a large setup violation of -3.075 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_18_fu_242_reg[7]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdjbC_U42/filter_mac_muladdjbC_DSP48_3_U/p/C[22] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#298 Warning
Large setup violation  
There is a large setup violation of -3.075 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_18_fu_242_reg[7]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdjbC_U42/filter_mac_muladdjbC_DSP48_3_U/p/C[40] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#299 Warning
Large setup violation  
There is a large setup violation of -3.165 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_18_fu_242_reg[7]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdjbC_U42/filter_mac_muladdjbC_DSP48_3_U/p/C[11] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#300 Warning
Large setup violation  
There is a large setup violation of -3.165 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_18_fu_242_reg[7]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdjbC_U42/filter_mac_muladdjbC_DSP48_3_U/p/C[13] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#301 Warning
Large setup violation  
There is a large setup violation of -3.165 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_18_fu_242_reg[7]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdjbC_U42/filter_mac_muladdjbC_DSP48_3_U/p/C[15] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#302 Warning
Large setup violation  
There is a large setup violation of -3.165 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_18_fu_242_reg[7]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdjbC_U42/filter_mac_muladdjbC_DSP48_3_U/p/C[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#303 Warning
Large setup violation  
There is a large setup violation of -3.165 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_18_fu_242_reg[7]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdjbC_U42/filter_mac_muladdjbC_DSP48_3_U/p/C[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#304 Warning
Large setup violation  
There is a large setup violation of -3.165 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_18_fu_242_reg[7]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdjbC_U42/filter_mac_muladdjbC_DSP48_3_U/p/C[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#305 Warning
Large setup violation  
There is a large setup violation of -3.165 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_18_fu_242_reg[7]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdjbC_U42/filter_mac_muladdjbC_DSP48_3_U/p/C[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#306 Warning
Large setup violation  
There is a large setup violation of -3.165 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_18_fu_242_reg[7]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdjbC_U42/filter_mac_muladdjbC_DSP48_3_U/p/C[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#307 Warning
Large setup violation  
There is a large setup violation of -3.178 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_18_fu_242_reg[7]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdjbC_U42/filter_mac_muladdjbC_DSP48_3_U/p/C[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#308 Warning
Large setup violation  
There is a large setup violation of -3.178 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_18_fu_242_reg[7]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdjbC_U42/filter_mac_muladdjbC_DSP48_3_U/p/C[10] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#309 Warning
Large setup violation  
There is a large setup violation of -3.178 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_18_fu_242_reg[7]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdjbC_U42/filter_mac_muladdjbC_DSP48_3_U/p/C[12] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#310 Warning
Large setup violation  
There is a large setup violation of -3.178 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_18_fu_242_reg[7]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdjbC_U42/filter_mac_muladdjbC_DSP48_3_U/p/C[14] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#311 Warning
Large setup violation  
There is a large setup violation of -3.178 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_18_fu_242_reg[7]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdjbC_U42/filter_mac_muladdjbC_DSP48_3_U/p/C[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#312 Warning
Large setup violation  
There is a large setup violation of -3.178 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_18_fu_242_reg[7]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdjbC_U42/filter_mac_muladdjbC_DSP48_3_U/p/C[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#313 Warning
Large setup violation  
There is a large setup violation of -3.178 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_18_fu_242_reg[7]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdjbC_U42/filter_mac_muladdjbC_DSP48_3_U/p/C[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#314 Warning
Large setup violation  
There is a large setup violation of -3.178 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_18_fu_242_reg[7]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdjbC_U42/filter_mac_muladdjbC_DSP48_3_U/p/C[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#315 Warning
Large setup violation  
There is a large setup violation of -3.181 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_18_fu_242_reg[7]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdjbC_U42/filter_mac_muladdjbC_DSP48_3_U/p/C[27] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#316 Warning
Large setup violation  
There is a large setup violation of -3.190 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5_reg_replica/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdocq_U50/filter_mac_muladdocq_DSP48_8_U/p/C[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#317 Warning
Large setup violation  
There is a large setup violation of -3.190 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5_reg_replica/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdocq_U50/filter_mac_muladdocq_DSP48_8_U/p/C[10] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#318 Warning
Large setup violation  
There is a large setup violation of -3.190 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5_reg_replica/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdocq_U50/filter_mac_muladdocq_DSP48_8_U/p/C[11] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#319 Warning
Large setup violation  
There is a large setup violation of -3.190 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5_reg_replica/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdocq_U50/filter_mac_muladdocq_DSP48_8_U/p/C[12] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#320 Warning
Large setup violation  
There is a large setup violation of -3.190 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5_reg_replica/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdocq_U50/filter_mac_muladdocq_DSP48_8_U/p/C[13] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#321 Warning
Large setup violation  
There is a large setup violation of -3.190 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5_reg_replica/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdocq_U50/filter_mac_muladdocq_DSP48_8_U/p/C[14] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#322 Warning
Large setup violation  
There is a large setup violation of -3.190 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5_reg_replica/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdocq_U50/filter_mac_muladdocq_DSP48_8_U/p/C[15] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#323 Warning
Large setup violation  
There is a large setup violation of -3.190 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5_reg_replica/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdocq_U50/filter_mac_muladdocq_DSP48_8_U/p/C[16] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#324 Warning
Large setup violation  
There is a large setup violation of -3.190 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5_reg_replica/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdocq_U50/filter_mac_muladdocq_DSP48_8_U/p/C[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#325 Warning
Large setup violation  
There is a large setup violation of -3.190 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5_reg_replica/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdocq_U50/filter_mac_muladdocq_DSP48_8_U/p/C[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#326 Warning
Large setup violation  
There is a large setup violation of -3.190 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5_reg_replica/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdocq_U50/filter_mac_muladdocq_DSP48_8_U/p/C[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#327 Warning
Large setup violation  
There is a large setup violation of -3.190 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5_reg_replica/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdocq_U50/filter_mac_muladdocq_DSP48_8_U/p/C[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#328 Warning
Large setup violation  
There is a large setup violation of -3.190 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5_reg_replica/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdocq_U50/filter_mac_muladdocq_DSP48_8_U/p/C[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#329 Warning
Large setup violation  
There is a large setup violation of -3.190 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5_reg_replica/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdocq_U50/filter_mac_muladdocq_DSP48_8_U/p/C[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#330 Warning
Large setup violation  
There is a large setup violation of -3.190 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5_reg_replica/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdocq_U50/filter_mac_muladdocq_DSP48_8_U/p/C[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#331 Warning
Large setup violation  
There is a large setup violation of -3.190 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5_reg_replica/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdocq_U50/filter_mac_muladdocq_DSP48_8_U/p/C[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#332 Warning
Large setup violation  
There is a large setup violation of -3.190 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5_reg_replica/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdocq_U50/filter_mac_muladdocq_DSP48_8_U/p/C[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#333 Warning
Large setup violation  
There is a large setup violation of -3.201 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_18_fu_242_reg[7]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdjbC_U42/filter_mac_muladdjbC_DSP48_3_U/p/C[28] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#334 Warning
Large setup violation  
There is a large setup violation of -3.210 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_18_fu_242_reg[7]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdjbC_U42/filter_mac_muladdjbC_DSP48_3_U/p/C[30] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#335 Warning
Large setup violation  
There is a large setup violation of -3.212 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_18_fu_242_reg[7]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdjbC_U42/filter_mac_muladdjbC_DSP48_3_U/p/C[32] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#336 Warning
Large setup violation  
There is a large setup violation of -3.215 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_18_fu_242_reg[7]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdjbC_U42/filter_mac_muladdjbC_DSP48_3_U/p/C[26] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#337 Warning
Large setup violation  
There is a large setup violation of -3.224 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_18_fu_242_reg[7]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdjbC_U42/filter_mac_muladdjbC_DSP48_3_U/p/C[25] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#338 Warning
Large setup violation  
There is a large setup violation of -3.246 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_18_fu_242_reg[7]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdjbC_U42/filter_mac_muladdjbC_DSP48_3_U/p/C[16] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#339 Warning
Large setup violation  
There is a large setup violation of -3.261 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_18_fu_242_reg[7]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdjbC_U42/filter_mac_muladdjbC_DSP48_3_U/p/C[29] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#340 Warning
Large setup violation  
There is a large setup violation of -3.261 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_18_fu_242_reg[7]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdjbC_U42/filter_mac_muladdjbC_DSP48_3_U/p/C[31] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#341 Warning
Large setup violation  
There is a large setup violation of -3.265 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_18_fu_242_reg[7]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdjbC_U42/filter_mac_muladdjbC_DSP48_3_U/p/C[43] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#342 Warning
Large setup violation  
There is a large setup violation of -3.299 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_18_fu_242_reg[7]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdjbC_U42/filter_mac_muladdjbC_DSP48_3_U/p/C[21] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#343 Warning
Large setup violation  
There is a large setup violation of -3.299 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_18_fu_242_reg[7]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdjbC_U42/filter_mac_muladdjbC_DSP48_3_U/p/C[23] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#344 Warning
Large setup violation  
There is a large setup violation of -3.299 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_18_fu_242_reg[7]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdjbC_U42/filter_mac_muladdjbC_DSP48_3_U/p/C[41] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#345 Warning
Large setup violation  
There is a large setup violation of -3.299 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_18_fu_242_reg[7]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdjbC_U42/filter_mac_muladdjbC_DSP48_3_U/p/C[42] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#346 Warning
Large setup violation  
There is a large setup violation of -3.332 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_18_fu_242_reg[7]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdjbC_U42/filter_mac_muladdjbC_DSP48_3_U/p/C[35] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#347 Warning
Large setup violation  
There is a large setup violation of -3.341 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_18_fu_242_reg[7]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdjbC_U42/filter_mac_muladdjbC_DSP48_3_U/p/C[34] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#348 Warning
Large setup violation  
There is a large setup violation of -3.352 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_18_fu_242_reg[7]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdjbC_U42/filter_mac_muladdjbC_DSP48_3_U/p/C[36] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#349 Warning
Large setup violation  
There is a large setup violation of -3.352 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_18_fu_242_reg[7]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdjbC_U42/filter_mac_muladdjbC_DSP48_3_U/p/C[45] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#350 Warning
Large setup violation  
There is a large setup violation of -3.352 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_18_fu_242_reg[7]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdjbC_U42/filter_mac_muladdjbC_DSP48_3_U/p/C[46] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#351 Warning
Large setup violation  
There is a large setup violation of -3.365 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_18_fu_242_reg[7]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdjbC_U42/filter_mac_muladdjbC_DSP48_3_U/p/C[33] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#352 Warning
Large setup violation  
There is a large setup violation of -3.371 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_18_fu_242_reg[7]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdjbC_U42/filter_mac_muladdjbC_DSP48_3_U/p/C[17] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#353 Warning
Large setup violation  
There is a large setup violation of -3.371 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_18_fu_242_reg[7]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdjbC_U42/filter_mac_muladdjbC_DSP48_3_U/p/C[18] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#354 Warning
Large setup violation  
There is a large setup violation of -3.371 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_18_fu_242_reg[7]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdjbC_U42/filter_mac_muladdjbC_DSP48_3_U/p/C[38] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#355 Warning
Large setup violation  
There is a large setup violation of -3.380 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_18_fu_242_reg[7]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdjbC_U42/filter_mac_muladdjbC_DSP48_3_U/p/C[39] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#356 Warning
Large setup violation  
There is a large setup violation of -3.380 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_18_fu_242_reg[7]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdjbC_U42/filter_mac_muladdjbC_DSP48_3_U/p/C[44] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#357 Warning
Large setup violation  
There is a large setup violation of -3.380 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_18_fu_242_reg[7]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdjbC_U42/filter_mac_muladdjbC_DSP48_3_U/p/C[47] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#358 Warning
Large setup violation  
There is a large setup violation of -3.387 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_18_fu_242_reg[7]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdjbC_U42/filter_mac_muladdjbC_DSP48_3_U/p/C[19] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#359 Warning
Large setup violation  
There is a large setup violation of -3.414 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5_reg/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdjbC_U45/filter_mac_muladdjbC_DSP48_3_U/p/C[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#360 Warning
Large setup violation  
There is a large setup violation of -3.414 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5_reg/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdjbC_U45/filter_mac_muladdjbC_DSP48_3_U/p/C[10] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#361 Warning
Large setup violation  
There is a large setup violation of -3.414 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5_reg/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdjbC_U45/filter_mac_muladdjbC_DSP48_3_U/p/C[11] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#362 Warning
Large setup violation  
There is a large setup violation of -3.414 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5_reg/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdjbC_U45/filter_mac_muladdjbC_DSP48_3_U/p/C[12] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#363 Warning
Large setup violation  
There is a large setup violation of -3.414 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5_reg/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdjbC_U45/filter_mac_muladdjbC_DSP48_3_U/p/C[13] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#364 Warning
Large setup violation  
There is a large setup violation of -3.414 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5_reg/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdjbC_U45/filter_mac_muladdjbC_DSP48_3_U/p/C[14] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#365 Warning
Large setup violation  
There is a large setup violation of -3.414 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5_reg/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdjbC_U45/filter_mac_muladdjbC_DSP48_3_U/p/C[15] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#366 Warning
Large setup violation  
There is a large setup violation of -3.414 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5_reg/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdjbC_U45/filter_mac_muladdjbC_DSP48_3_U/p/C[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#367 Warning
Large setup violation  
There is a large setup violation of -3.414 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5_reg/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdjbC_U45/filter_mac_muladdjbC_DSP48_3_U/p/C[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#368 Warning
Large setup violation  
There is a large setup violation of -3.414 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5_reg/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdjbC_U45/filter_mac_muladdjbC_DSP48_3_U/p/C[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#369 Warning
Large setup violation  
There is a large setup violation of -3.414 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5_reg/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdjbC_U45/filter_mac_muladdjbC_DSP48_3_U/p/C[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#370 Warning
Large setup violation  
There is a large setup violation of -3.414 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5_reg/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdjbC_U45/filter_mac_muladdjbC_DSP48_3_U/p/C[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#371 Warning
Large setup violation  
There is a large setup violation of -3.414 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5_reg/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdjbC_U45/filter_mac_muladdjbC_DSP48_3_U/p/C[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#372 Warning
Large setup violation  
There is a large setup violation of -3.414 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5_reg/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdjbC_U45/filter_mac_muladdjbC_DSP48_3_U/p/C[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#373 Warning
Large setup violation  
There is a large setup violation of -3.414 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5_reg/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdjbC_U45/filter_mac_muladdjbC_DSP48_3_U/p/C[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#374 Warning
Large setup violation  
There is a large setup violation of -3.414 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5_reg/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdjbC_U45/filter_mac_muladdjbC_DSP48_3_U/p/C[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#375 Warning
Large setup violation  
There is a large setup violation of -3.471 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5_reg/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdjbC_U45/filter_mac_muladdjbC_DSP48_3_U/p/C[16] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#376 Warning
Large setup violation  
There is a large setup violation of -3.473 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_18_fu_242_reg[7]/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdjbC_U42/filter_mac_muladdjbC_DSP48_3_U/p/C[37] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#377 Warning
Large setup violation  
There is a large setup violation of -3.640 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5_reg/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdjbC_U45/filter_mac_muladdjbC_DSP48_3_U/p/C[32] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#378 Warning
Large setup violation  
There is a large setup violation of -3.677 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5_reg/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdjbC_U45/filter_mac_muladdjbC_DSP48_3_U/p/C[19] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#379 Warning
Large setup violation  
There is a large setup violation of -3.677 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5_reg/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdjbC_U45/filter_mac_muladdjbC_DSP48_3_U/p/C[39] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#380 Warning
Large setup violation  
There is a large setup violation of -3.677 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5_reg/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdjbC_U45/filter_mac_muladdjbC_DSP48_3_U/p/C[44] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#381 Warning
Large setup violation  
There is a large setup violation of -3.677 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5_reg/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdjbC_U45/filter_mac_muladdjbC_DSP48_3_U/p/C[47] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#382 Warning
Large setup violation  
There is a large setup violation of -3.695 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5_reg/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdjbC_U45/filter_mac_muladdjbC_DSP48_3_U/p/C[17] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#383 Warning
Large setup violation  
There is a large setup violation of -3.695 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5_reg/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdjbC_U45/filter_mac_muladdjbC_DSP48_3_U/p/C[18] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#384 Warning
Large setup violation  
There is a large setup violation of -3.695 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5_reg/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdjbC_U45/filter_mac_muladdjbC_DSP48_3_U/p/C[45] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#385 Warning
Large setup violation  
There is a large setup violation of -3.695 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5_reg/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdjbC_U45/filter_mac_muladdjbC_DSP48_3_U/p/C[46] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#386 Warning
Large setup violation  
There is a large setup violation of -3.780 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5_reg/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdjbC_U45/filter_mac_muladdjbC_DSP48_3_U/p/C[28] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#387 Warning
Large setup violation  
There is a large setup violation of -3.791 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5_reg/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdjbC_U45/filter_mac_muladdjbC_DSP48_3_U/p/C[33] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#388 Warning
Large setup violation  
There is a large setup violation of -3.792 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5_reg/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdjbC_U45/filter_mac_muladdjbC_DSP48_3_U/p/C[20] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#389 Warning
Large setup violation  
There is a large setup violation of -3.792 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5_reg/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdjbC_U45/filter_mac_muladdjbC_DSP48_3_U/p/C[24] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#390 Warning
Large setup violation  
There is a large setup violation of -3.817 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5_reg/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdjbC_U45/filter_mac_muladdjbC_DSP48_3_U/p/C[35] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#391 Warning
Large setup violation  
There is a large setup violation of -3.829 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5_reg/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdjbC_U45/filter_mac_muladdjbC_DSP48_3_U/p/C[29] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#392 Warning
Large setup violation  
There is a large setup violation of -3.829 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5_reg/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdjbC_U45/filter_mac_muladdjbC_DSP48_3_U/p/C[31] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#393 Warning
Large setup violation  
There is a large setup violation of -3.829 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5_reg/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdjbC_U45/filter_mac_muladdjbC_DSP48_3_U/p/C[34] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#394 Warning
Large setup violation  
There is a large setup violation of -3.866 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5_reg/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdjbC_U45/filter_mac_muladdjbC_DSP48_3_U/p/C[37] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#395 Warning
Large setup violation  
There is a large setup violation of -3.878 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5_reg/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdjbC_U45/filter_mac_muladdjbC_DSP48_3_U/p/C[36] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#396 Warning
Large setup violation  
There is a large setup violation of -3.878 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5_reg/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdjbC_U45/filter_mac_muladdjbC_DSP48_3_U/p/C[38] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#397 Warning
Large setup violation  
There is a large setup violation of -3.932 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5_reg/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdjbC_U45/filter_mac_muladdjbC_DSP48_3_U/p/C[30] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#398 Warning
Large setup violation  
There is a large setup violation of -3.932 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5_reg/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdjbC_U45/filter_mac_muladdjbC_DSP48_3_U/p/C[41] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#399 Warning
Large setup violation  
There is a large setup violation of -3.933 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5_reg/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdjbC_U45/filter_mac_muladdjbC_DSP48_3_U/p/C[25] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#400 Warning
Large setup violation  
There is a large setup violation of -3.934 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5_reg/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdjbC_U45/filter_mac_muladdjbC_DSP48_3_U/p/C[27] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#401 Warning
Large setup violation  
There is a large setup violation of -3.935 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5_reg/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdjbC_U45/filter_mac_muladdjbC_DSP48_3_U/p/C[26] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#402 Warning
Large setup violation  
There is a large setup violation of -3.942 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5_reg/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdjbC_U45/filter_mac_muladdjbC_DSP48_3_U/p/C[42] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#403 Warning
Large setup violation  
There is a large setup violation of -3.942 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5_reg/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdjbC_U45/filter_mac_muladdjbC_DSP48_3_U/p/C[43] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#404 Warning
Large setup violation  
There is a large setup violation of -3.946 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5_reg/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdjbC_U45/filter_mac_muladdjbC_DSP48_3_U/p/C[21] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#405 Warning
Large setup violation  
There is a large setup violation of -3.946 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5_reg/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdjbC_U45/filter_mac_muladdjbC_DSP48_3_U/p/C[23] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#406 Warning
Large setup violation  
There is a large setup violation of -3.954 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5_reg/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdjbC_U45/filter_mac_muladdjbC_DSP48_3_U/p/C[22] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#407 Warning
Large setup violation  
There is a large setup violation of -3.981 ns between design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5_reg/C (clocked by clk_fpga_0) and design_1_i/filter_0/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdjbC_U45/filter_mac_muladdjbC_DSP48_3_U/p/C[40] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

ULMTCS-1#1 Warning
Control Sets use limits recommend reduction  
This design uses 566 control sets (vs. available limit of 4400, determined by 1 control set per CLB). This exceeds the control set use guideline of 7.5 percent. This is at a level where reduction is RECOMMENDED (see UG949). Use report_control_sets to get more details.
Related violations: <none>


