Timing Analyzer report for Memory_Unit_1Block
Wed Apr 09 16:40:59 2014
Version 4.2 Build 178 01/19/2005 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. tpd
  5. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2005 Altera Corporation
Any  megafunction  design,  and related netlist (encrypted  or  decrypted),
support information,  device programming or simulation file,  and any other
associated  documentation or information  provided by  Altera  or a partner
under  Altera's   Megafunction   Partnership   Program  may  be  used  only
to program  PLD  devices (but not masked  PLD  devices) from  Altera.   Any
other  use  of such  megafunction  design,  netlist,  support  information,
device programming or simulation file,  or any other  related documentation
or information  is prohibited  for  any  other purpose,  including, but not
limited to  modification,  reverse engineering,  de-compiling, or use  with
any other  silicon devices,  unless such use is  explicitly  licensed under
a separate agreement with  Altera  or a megafunction partner.  Title to the
intellectual property,  including patents,  copyrights,  trademarks,  trade
secrets,  or maskworks,  embodied in any such megafunction design, netlist,
support  information,  device programming or simulation file,  or any other
related documentation or information provided by  Altera  or a megafunction
partner, remains with Altera, the megafunction partner, or their respective
licensors. No other licenses, including any licenses needed under any third
party's intellectual property, are provided herein.



+--------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                        ;
+------------------------------+-------+---------------+-------------+------+-------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+-------------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 16.300 ns   ; W[1] ; DATA_OUT[6] ;            ;          ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;             ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+-------------+------------+----------+--------------+


+------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                             ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                ; Setting            ; From ; To ; Entity Name ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                           ; EP1C6Q240C8        ;      ;    ;             ;
; Timing Models                                         ; Final              ;      ;    ;             ;
; Number of source nodes to report per destination node ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                 ; 10                 ;      ;    ;             ;
; Number of paths to report                             ; 200                ;      ;    ;             ;
; Report Minumum Timing Checks                          ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                ; Off                ;      ;    ;             ;
; Report IO Paths Separately                            ; Off                ;      ;    ;             ;
; Clock Analysis Only                                   ; Off                ;      ;    ;             ;
; Default hold multicycle                               ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains             ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                ; On                 ;      ;    ;             ;
; Cut off clear and preset signal paths                 ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                        ; On                 ;      ;    ;             ;
; Ignore Clock Settings                                 ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements               ; Off                ;      ;    ;             ;
; Do Min/Max analysis using Rise/Fall delays            ; Off                ;      ;    ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;      ;    ;             ;
; Use Clock Latency for PLL offset                      ; Off                ;      ;    ;             ;
+-------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------+
; tpd                                                                    ;
+-------+-------------------+-----------------+------------+-------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From       ; To          ;
+-------+-------------------+-----------------+------------+-------------+
; N/A   ; None              ; 16.300 ns       ; W[1]       ; DATA_OUT[6] ;
; N/A   ; None              ; 16.172 ns       ; W[1]       ; DATA_OUT[7] ;
; N/A   ; None              ; 16.102 ns       ; W[0]       ; DATA_OUT[0] ;
; N/A   ; None              ; 15.981 ns       ; W[0]       ; DATA_OUT[6] ;
; N/A   ; None              ; 15.958 ns       ; W[0]       ; DATA_OUT[1] ;
; N/A   ; None              ; 15.940 ns       ; W[0]       ; DATA_OUT[5] ;
; N/A   ; None              ; 15.940 ns       ; W[1]       ; DATA_OUT[1] ;
; N/A   ; None              ; 15.859 ns       ; W[1]       ; DATA_OUT[2] ;
; N/A   ; None              ; 15.856 ns       ; W[1]       ; DATA_OUT[0] ;
; N/A   ; None              ; 15.853 ns       ; W[0]       ; DATA_OUT[7] ;
; N/A   ; None              ; 15.840 ns       ; W[0]       ; DATA_OUT[2] ;
; N/A   ; None              ; 15.833 ns       ; W[1]       ; DATA_OUT[5] ;
; N/A   ; None              ; 15.645 ns       ; RD         ; DATA_OUT[7] ;
; N/A   ; None              ; 15.642 ns       ; W[1]       ; DATA_OUT[4] ;
; N/A   ; None              ; 15.541 ns       ; RD         ; DATA_OUT[2] ;
; N/A   ; None              ; 15.525 ns       ; RD         ; DATA_OUT[0] ;
; N/A   ; None              ; 15.492 ns       ; W[1]       ; DATA_OUT[3] ;
; N/A   ; None              ; 15.408 ns       ; RD         ; DATA_OUT[1] ;
; N/A   ; None              ; 15.323 ns       ; W[0]       ; DATA_OUT[4] ;
; N/A   ; None              ; 15.190 ns       ; RD         ; DATA_OUT[5] ;
; N/A   ; None              ; 15.173 ns       ; W[0]       ; DATA_OUT[3] ;
; N/A   ; None              ; 15.140 ns       ; RD         ; DATA_OUT[6] ;
; N/A   ; None              ; 14.906 ns       ; WR         ; DATA_OUT[2] ;
; N/A   ; None              ; 14.553 ns       ; WR         ; DATA_OUT[7] ;
; N/A   ; None              ; 14.531 ns       ; WR         ; DATA_OUT[1] ;
; N/A   ; None              ; 14.527 ns       ; WR         ; DATA_OUT[6] ;
; N/A   ; None              ; 14.375 ns       ; WR         ; DATA_OUT[0] ;
; N/A   ; None              ; 14.333 ns       ; DATA_IN[0] ; DATA_OUT[0] ;
; N/A   ; None              ; 14.036 ns       ; DATA_IN[1] ; DATA_OUT[1] ;
; N/A   ; None              ; 13.982 ns       ; WR         ; DATA_OUT[5] ;
; N/A   ; None              ; 13.775 ns       ; RD         ; DATA_OUT[3] ;
; N/A   ; None              ; 13.770 ns       ; RD         ; DATA_OUT[4] ;
; N/A   ; None              ; 13.747 ns       ; DATA_IN[2] ; DATA_OUT[2] ;
; N/A   ; None              ; 13.130 ns       ; WR         ; DATA_OUT[4] ;
; N/A   ; None              ; 13.057 ns       ; DATA_IN[6] ; DATA_OUT[6] ;
; N/A   ; None              ; 13.005 ns       ; DATA_IN[5] ; DATA_OUT[5] ;
; N/A   ; None              ; 12.973 ns       ; WR         ; DATA_OUT[3] ;
; N/A   ; None              ; 12.839 ns       ; DATA_IN[7] ; DATA_OUT[7] ;
; N/A   ; None              ; 12.790 ns       ; DATA_IN[4] ; DATA_OUT[4] ;
; N/A   ; None              ; 12.608 ns       ; DATA_IN[3] ; DATA_OUT[3] ;
+-------+-------------------+-----------------+------------+-------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Timing Analyzer
    Info: Version 4.2 Build 178 01/19/2005 Service Pack 1 SJ Full Version
    Info: Processing started: Wed Apr 09 16:40:59 2014
Info: Command: quartus_tan --import_settings_files=off --export_settings_files=off Memory_Unit_1Block -c Memory_Unit_1Block --timing_analysis_only
Info: Found combinational loop of 1 nodes
    Info: Node "memory_unit_1byte:inst2|memory_unit_1bit:inst7|inst"
Info: Found combinational loop of 1 nodes
    Info: Node "memory_unit_1byte:inst3|memory_unit_1bit:inst7|inst"
Info: Found combinational loop of 1 nodes
    Info: Node "memory_unit_1byte:inst1|memory_unit_1bit:inst7|inst"
Info: Found combinational loop of 1 nodes
    Info: Node "memory_unit_1byte:inst|memory_unit_1bit:inst7|inst"
Info: Found combinational loop of 1 nodes
    Info: Node "memory_unit_1byte:inst2|memory_unit_1bit:inst6|inst"
Info: Found combinational loop of 1 nodes
    Info: Node "memory_unit_1byte:inst3|memory_unit_1bit:inst6|inst"
Info: Found combinational loop of 1 nodes
    Info: Node "memory_unit_1byte:inst1|memory_unit_1bit:inst6|inst"
Info: Found combinational loop of 1 nodes
    Info: Node "memory_unit_1byte:inst|memory_unit_1bit:inst6|inst"
Info: Found combinational loop of 1 nodes
    Info: Node "memory_unit_1byte:inst2|memory_unit_1bit:inst5|inst"
Info: Found combinational loop of 1 nodes
    Info: Node "memory_unit_1byte:inst1|memory_unit_1bit:inst5|inst"
Info: Found combinational loop of 1 nodes
    Info: Node "memory_unit_1byte:inst3|memory_unit_1bit:inst5|inst"
Info: Found combinational loop of 1 nodes
    Info: Node "memory_unit_1byte:inst|memory_unit_1bit:inst5|inst"
Info: Found combinational loop of 1 nodes
    Info: Node "memory_unit_1byte:inst2|memory_unit_1bit:inst4|inst"
Info: Found combinational loop of 1 nodes
    Info: Node "memory_unit_1byte:inst1|memory_unit_1bit:inst4|inst"
Info: Found combinational loop of 1 nodes
    Info: Node "memory_unit_1byte:inst3|memory_unit_1bit:inst4|inst"
Info: Found combinational loop of 1 nodes
    Info: Node "memory_unit_1byte:inst|memory_unit_1bit:inst4|inst"
Info: Found combinational loop of 1 nodes
    Info: Node "memory_unit_1byte:inst2|memory_unit_1bit:inst3|inst"
Info: Found combinational loop of 1 nodes
    Info: Node "memory_unit_1byte:inst1|memory_unit_1bit:inst3|inst"
Info: Found combinational loop of 1 nodes
    Info: Node "memory_unit_1byte:inst3|memory_unit_1bit:inst3|inst"
Info: Found combinational loop of 1 nodes
    Info: Node "memory_unit_1byte:inst|memory_unit_1bit:inst3|inst"
Info: Found combinational loop of 1 nodes
    Info: Node "memory_unit_1byte:inst2|memory_unit_1bit:inst2|inst"
Info: Found combinational loop of 1 nodes
    Info: Node "memory_unit_1byte:inst3|memory_unit_1bit:inst2|inst"
Info: Found combinational loop of 1 nodes
    Info: Node "memory_unit_1byte:inst1|memory_unit_1bit:inst2|inst"
Info: Found combinational loop of 1 nodes
    Info: Node "memory_unit_1byte:inst|memory_unit_1bit:inst2|inst"
Info: Found combinational loop of 1 nodes
    Info: Node "memory_unit_1byte:inst2|memory_unit_1bit:inst1|inst"
Info: Found combinational loop of 1 nodes
    Info: Node "memory_unit_1byte:inst1|memory_unit_1bit:inst1|inst"
Info: Found combinational loop of 1 nodes
    Info: Node "memory_unit_1byte:inst3|memory_unit_1bit:inst1|inst"
Info: Found combinational loop of 1 nodes
    Info: Node "memory_unit_1byte:inst|memory_unit_1bit:inst1|inst"
Info: Found combinational loop of 1 nodes
    Info: Node "memory_unit_1byte:inst2|memory_unit_1bit:inst|inst"
Info: Found combinational loop of 1 nodes
    Info: Node "memory_unit_1byte:inst3|memory_unit_1bit:inst|inst"
Info: Found combinational loop of 1 nodes
    Info: Node "memory_unit_1byte:inst1|memory_unit_1bit:inst|inst"
Info: Found combinational loop of 1 nodes
    Info: Node "memory_unit_1byte:inst|memory_unit_1bit:inst|inst"
Info: Longest tpd from source pin "W[1]" to destination pin "DATA_OUT[6]" is 16.300 ns
    Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_97; Fanout = 15; PIN Node = 'W[1]'
    Info: 2: + IC(6.325 ns) + CELL(0.590 ns) = 8.390 ns; Loc. = LC_X12_Y1_N6; Fanout = 16; COMB Node = 'inst11'
    Info: 3: + IC(0.000 ns) + CELL(2.187 ns) = 10.577 ns; Loc. = LC_X14_Y2_N6; Fanout = 2; COMB LOOP Node = 'memory_unit_1byte:inst|memory_unit_1bit:inst6|inst'
        Info: Loc. = LC_X14_Y2_N6; Node "memory_unit_1byte:inst|memory_unit_1bit:inst6|inst"
    Info: 4: + IC(0.456 ns) + CELL(0.590 ns) = 11.623 ns; Loc. = LC_X14_Y2_N5; Fanout = 1; COMB Node = 'DATA_OUT~820'
    Info: 5: + IC(0.422 ns) + CELL(0.442 ns) = 12.487 ns; Loc. = LC_X14_Y2_N4; Fanout = 1; COMB Node = 'DATA_OUT~822'
    Info: 6: + IC(1.705 ns) + CELL(2.108 ns) = 16.300 ns; Loc. = PIN_88; Fanout = 0; PIN Node = 'DATA_OUT[6]'
    Info: Total cell delay = 7.392 ns ( 45.35 % )
    Info: Total interconnect delay = 8.908 ns ( 54.65 % )
Info: Quartus II Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Processing ended: Wed Apr 09 16:40:59 2014
    Info: Elapsed time: 00:00:00


