{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669924635456 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669924635462 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec  1 14:57:15 2022 " "Processing started: Thu Dec  1 14:57:15 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669924635462 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669924635462 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Dig_Stopwatch -c Dig_Stopwatch " "Command: quartus_map --read_settings_files=on --write_settings_files=off Dig_Stopwatch -c Dig_Stopwatch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669924635463 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669924636135 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669924636135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dig_stopwatch.v 2 2 " "Found 2 design units, including 2 entities, in source file dig_stopwatch.v" { { "Info" "ISGN_ENTITY_NAME" "1 Dig_Stopwatch " "Found entity 1: Dig_Stopwatch" {  } { { "Dig_Stopwatch.v" "" { Text "W:/DLD/Final Project/Dig_Stopwatch.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669924644182 ""} { "Info" "ISGN_ENTITY_NAME" "2 invert " "Found entity 2: invert" {  } { { "Dig_Stopwatch.v" "" { Text "W:/DLD/Final Project/Dig_Stopwatch.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669924644182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669924644182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tflipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file tflipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 TFF0 " "Found entity 1: TFF0" {  } { { "TFlipflop.v" "" { Text "W:/DLD/Final Project/TFlipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669924644189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669924644189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipflop.v 2 2 " "Found 2 design units, including 2 entities, in source file dflipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 DFF0 " "Found entity 1: DFF0" {  } { { "DFlipflop.v" "" { Text "W:/DLD/Final Project/DFlipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669924644196 ""} { "Info" "ISGN_ENTITY_NAME" "2 DFF4 " "Found entity 2: DFF4" {  } { { "DFlipflop.v" "" { Text "W:/DLD/Final Project/DFlipflop.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669924644196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669924644196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_divider " "Found entity 1: clk_divider" {  } { { "Clk_divider.v" "" { Text "W:/DLD/Final Project/Clk_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669924644203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669924644203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca.v 2 2 " "Found 2 design units, including 2 entities, in source file rca.v" { { "Info" "ISGN_ENTITY_NAME" "1 HA " "Found entity 1: HA" {  } { { "RCA.v" "" { Text "W:/DLD/Final Project/RCA.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669924644211 ""} { "Info" "ISGN_ENTITY_NAME" "2 RCA " "Found entity 2: RCA" {  } { { "RCA.v" "" { Text "W:/DLD/Final Project/RCA.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669924644211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669924644211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count10.v 1 1 " "Found 1 design units, including 1 entities, in source file count10.v" { { "Info" "ISGN_ENTITY_NAME" "1 Count10 " "Found entity 1: Count10" {  } { { "Count10.v" "" { Text "W:/DLD/Final Project/Count10.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669924644217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669924644217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count6.v 1 1 " "Found 1 design units, including 1 entities, in source file count6.v" { { "Info" "ISGN_ENTITY_NAME" "1 Count6 " "Found entity 1: Count6" {  } { { "Count6.v" "" { Text "W:/DLD/Final Project/Count6.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669924644225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669924644225 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a BCD7Segment.v(3) " "Verilog HDL Declaration information at BCD7Segment.v(3): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "BCD7Segment.v" "" { Text "W:/DLD/Final Project/BCD7Segment.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1669924644231 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b BCD7Segment.v(3) " "Verilog HDL Declaration information at BCD7Segment.v(3): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "BCD7Segment.v" "" { Text "W:/DLD/Final Project/BCD7Segment.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1669924644231 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C c BCD7Segment.v(3) " "Verilog HDL Declaration information at BCD7Segment.v(3): object \"C\" differs only in case from object \"c\" in the same scope" {  } { { "BCD7Segment.v" "" { Text "W:/DLD/Final Project/BCD7Segment.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1669924644231 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "D d BCD7Segment.v(3) " "Verilog HDL Declaration information at BCD7Segment.v(3): object \"D\" differs only in case from object \"d\" in the same scope" {  } { { "BCD7Segment.v" "" { Text "W:/DLD/Final Project/BCD7Segment.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1669924644231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd7segment.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd7segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD7Segment " "Found entity 1: BCD7Segment" {  } { { "BCD7Segment.v" "" { Text "W:/DLD/Final Project/BCD7Segment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669924644232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669924644232 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "test Dig_Stopwatch.v(18) " "Verilog HDL Implicit Net warning at Dig_Stopwatch.v(18): created implicit net for \"test\"" {  } { { "Dig_Stopwatch.v" "" { Text "W:/DLD/Final Project/Dig_Stopwatch.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669924644233 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Dig_Stopwatch " "Elaborating entity \"Dig_Stopwatch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669924644316 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test Dig_Stopwatch.v(18) " "Verilog HDL or VHDL warning at Dig_Stopwatch.v(18): object \"test\" assigned a value but never read" {  } { { "Dig_Stopwatch.v" "" { Text "W:/DLD/Final Project/Dig_Stopwatch.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1669924644317 "|Dig_Stopwatch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TFF0 TFF0:tff " "Elaborating entity \"TFF0\" for hierarchy \"TFF0:tff\"" {  } { { "Dig_Stopwatch.v" "tff" { Text "W:/DLD/Final Project/Dig_Stopwatch.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669924644502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divider clk_divider:clkd " "Elaborating entity \"clk_divider\" for hierarchy \"clk_divider:clkd\"" {  } { { "Dig_Stopwatch.v" "clkd" { Text "W:/DLD/Final Project/Dig_Stopwatch.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669924644509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF0 clk_divider:clkd\|DFF0:dff_inst0 " "Elaborating entity \"DFF0\" for hierarchy \"clk_divider:clkd\|DFF0:dff_inst0\"" {  } { { "Clk_divider.v" "dff_inst0" { Text "W:/DLD/Final Project/Clk_divider.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669924644517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Count10 Count10:c1 " "Elaborating entity \"Count10\" for hierarchy \"Count10:c1\"" {  } { { "Dig_Stopwatch.v" "c1" { Text "W:/DLD/Final Project/Dig_Stopwatch.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669924644526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF4 Count10:c1\|DFF4:dff " "Elaborating entity \"DFF4\" for hierarchy \"Count10:c1\|DFF4:dff\"" {  } { { "Count10.v" "dff" { Text "W:/DLD/Final Project/Count10.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669924644533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RCA Count10:c1\|RCA:rca " "Elaborating entity \"RCA\" for hierarchy \"Count10:c1\|RCA:rca\"" {  } { { "Count10.v" "rca" { Text "W:/DLD/Final Project/Count10.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669924644540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HA Count10:c1\|RCA:rca\|HA:u1 " "Elaborating entity \"HA\" for hierarchy \"Count10:c1\|RCA:rca\|HA:u1\"" {  } { { "RCA.v" "u1" { Text "W:/DLD/Final Project/RCA.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669924644548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Count6 Count6:c4 " "Elaborating entity \"Count6\" for hierarchy \"Count6:c4\"" {  } { { "Dig_Stopwatch.v" "c4" { Text "W:/DLD/Final Project/Dig_Stopwatch.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669924644566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "invert invert:i1 " "Elaborating entity \"invert\" for hierarchy \"invert:i1\"" {  } { { "Dig_Stopwatch.v" "i1" { Text "W:/DLD/Final Project/Dig_Stopwatch.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669924644575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD7Segment BCD7Segment:bcd1 " "Elaborating entity \"BCD7Segment\" for hierarchy \"BCD7Segment:bcd1\"" {  } { { "Dig_Stopwatch.v" "bcd1" { Text "W:/DLD/Final Project/Dig_Stopwatch.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669924644634 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1669924645238 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1669924645360 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "W:/DLD/Final Project/output_files/Dig_Stopwatch.map.smsg " "Generated suppressed messages file W:/DLD/Final Project/output_files/Dig_Stopwatch.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669924645740 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1669924646285 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669924646285 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "111 " "Implemented 111 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669924646661 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669924646661 ""} { "Info" "ICUT_CUT_TM_LCELLS" "80 " "Implemented 80 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1669924646661 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669924646661 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4795 " "Peak virtual memory: 4795 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669924646761 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec  1 14:57:26 2022 " "Processing ended: Thu Dec  1 14:57:26 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669924646761 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669924646761 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669924646761 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669924646761 ""}
