# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../fpga_XEM7310.srcs/sources_1" --include "../../../../fpga_XEM7310.srcs/sources_1/ip/clk_wiz_0" --include "../../../../fpga_XEM7310.srcs/sources_1/SPI_Master" \
"../../../../fpga_XEM7310.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
"../../../../fpga_XEM7310.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" \
"../../../../fpga_XEM7310.srcs/sources_1/ip/fifo_AD796x/sim/fifo_AD796x.v" \
"../../../../fpga_XEM7310.srcs/sources_1/ip/fifo_generator_1/sim/fifo_generator_1.v" \
"../../../../fpga_XEM7310.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" \
"../../../../fpga_XEM7310.srcs/sources_1/XEM7310-A75/okWireIn.v" \
"../../../../fpga_XEM7310.srcs/sources_1/XEM7310-A75/okWireOut.v" \
"../../../../fpga_XEM7310.srcs/sources_1/XEM7310-A75/okPipeOut.v" \
"../../../../fpga_XEM7310.srcs/sources_1/XEM7310-A75/okTriggerIn.v" \
"../../../../fpga_XEM7310.srcs/sources_1/XEM7310-A75/okTriggerOut.v" \
"../../../../fpga_XEM7310.srcs/sources_1/XEM7310-A75/okRegisterBridge.v" \
"../../../../fpga_XEM7310.srcs/sources_1/XEM7310-A75/okBTPipeOut.v" \
"../../../../fpga_XEM7310.srcs/sources_1/XEM7310-A75/okLibrary.v" \
"../../../../fpga_XEM7310.srcs/sources_1/XEM7310-A75/okCoreHarness.v" \
"../../../../fpga_XEM7310.srcs/sources_1/mux_1to8.v" \
"../../../../fpga_XEM7310.srcs/sources_1/top_level_module.v" \
"../../../../fpga_XEM7310.srcs/sources_1/realTimeLPF_readwrite_coeff.v" \
"../../../../fpga_XEM7310.srcs/sources_1/reset_synchronizer.v" \
"../../../../fpga_XEM7310.srcs/sources_1/reset_sync_low.v" \
"../../../../fpga_XEM7310.srcs/sources_1/top_module.v" \
"../../../../fpga_XEM7310.srcs/sources_1/mux_8to1.v" \
"../../../../fpga_XEM7310.srcs/sources_1/AD7960.v" \
"../../../../fpga_XEM7310.srcs/sources_1/SPI_Master/spi_clgen.v" \
"../../../../fpga_XEM7310.srcs/sources_1/SPI_Master/WbSignal_converter.v" \
"../../../../fpga_XEM7310.srcs/sources_1/AD7961.v" \
"../../../../fpga_XEM7310.srcs/sources_1/DAC80508.v" \
"../../../../fpga_XEM7310.srcs/sources_1/SPI_Master/hbexec.v" \
"../../../../fpga_XEM7310.srcs/sources_1/SPI_Master/read_AD796x_fifo_cmd.v" \
"../../../../fpga_XEM7310.srcs/sources_1/one_second_pulse.v" \
"../../../../fpga_XEM7310.srcs/sources_1/SPI_Master/spi_top.v" \
"../../../../fpga_XEM7310.srcs/sources_1/SPI_Master/spi_shift.v" \
"../../../../fpga_XEM7310.srcs/sim_1/SPI_Master/tb_spi_top.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
