

Implementation tool: Xilinx Vivado v.2022.1
Project:             pdes_fpga_vitis
Solution:            solution1
Device target:       xczu7ev-ffvc1156-2-e
Report date:         Thu Aug 15 18:05:49 EDT 2024

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:           7401
FF:            8272
DSP:              0
BRAM:             0
URAM:             0
LATCH:            0
SRL:              0
CLB:              0

#=== Final timing ===
CP required:                     5.000
CP achieved post-synthesis:      2.628
Timing met
