Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Mar 21 18:11:43 2024
| Host         : ysxAshore running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file soc_lite_top_timing_summary_routed.rpt -pb soc_lite_top_timing_summary_routed.pb -rpx soc_lite_top_timing_summary_routed.rpx -warn_on_violation
| Design       : soc_lite_top
| Device       : 7a200t-fbg676
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                                                            Violations  
---------  --------  -----------------------------------------------------------------------------------------------------  ----------  
TIMING-9   Warning   Unknown CDC Logic                                                                                      1           
TIMING-10  Warning   Missing property on synchronizer                                                                       1           
TIMING-16  Warning   Large setup violation                                                                                  205         
TIMING-20  Warning   Non-clocked latch                                                                                      816         
TIMING-47  Warning   False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  2           
XDCC-1     Warning   Scoped Clock constraint overwritten with the same name                                                 1           
XDCC-7     Warning   Scoped Clock constraint overwritten on the same source                                                 1           
LATCH-1    Advisory  Existing latches in the design                                                                         1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (816)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (816)
5. checking no_input_delay (15)
6. checking no_output_delay (71)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (816)
--------------------------
 There are 816 register/latch pins with no clock driven by root clock pin: cpu_resetn_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (816)
--------------------------------------------------
 There are 816 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (15)
-------------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (71)
--------------------------------
 There are 71 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.200     -797.304                   1487                 9806        0.089        0.000                      0                 9806        3.000        0.000                       0                  2796  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                ------------       ----------      --------------
clk                  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_pll   {0.000 5.000}      10.000          100.000         
  cpu_clk_clk_pll    {0.000 10.000}     20.000          50.000          
  timer_clk_clk_pll  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                    3.000        0.000                       0                     1  
  clkfbout_clk_pll                                                                                                                                                     7.845        0.000                       0                     3  
  cpu_clk_clk_pll         -2.200     -797.304                   1487                 9740        0.089        0.000                      0                 9740        8.750        0.000                       0                  2691  
  timer_clk_clk_pll        6.244        0.000                      0                   66        0.167        0.000                      0                   66        4.500        0.000                       0                   101  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock         
----------         ----------         --------         
(none)             timer_clk_clk_pll  cpu_clk_clk_pll    
(none)             cpu_clk_clk_pll    timer_clk_clk_pll  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group        From Clock        To Clock        
----------        ----------        --------        
(none)            clkfbout_clk_pll                    
(none)            cpu_clk_clk_pll                     
(none)                              cpu_clk_clk_pll   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_pll
  To Clock:  clkfbout_clk_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3   pll.clk_pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_clk_pll
  To Clock:  cpu_clk_clk_pll

Setup :         1487  Failing Endpoints,  Worst Slack       -2.200ns,  Total Violation     -797.304ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.200ns  (required time - arrival time)
  Source:                 data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        21.543ns  (logic 6.367ns (29.555%)  route 15.176ns (70.445%))
  Logic Levels:           23  (CARRY4=4 LUT4=3 LUT5=5 LUT6=9 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.806ns = ( 18.194 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.171ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.797    -2.171    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/clka
    RAMB36_X1Y31         RAMB36E1                                     r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y31         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     0.283 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           3.040     3.324    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1_7[7]
    SLICE_X32Y62         LUT6 (Prop_lut6_I5_O)        0.124     3.448 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     3.448    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_4_n_0
    SLICE_X32Y62         MUXF7 (Prop_muxf7_I1_O)      0.245     3.693 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.693    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1_n_0
    SLICE_X32Y62         MUXF8 (Prop_muxf8_I0_O)      0.104     3.797 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=1, routed)           0.348     4.145    bridge_1x2/douta[15]
    SLICE_X33Y62         LUT4 (Prop_lut4_I0_O)        0.316     4.461 r  bridge_1x2/wb_data[47]_i_4/O
                         net (fo=3, routed)           0.661     5.122    bridge_1x2/sel_sram_r_reg_8[4]
    SLICE_X33Y62         LUT6 (Prop_lut6_I0_O)        0.124     5.246 r  bridge_1x2/wb_data[39]_i_5/O
                         net (fo=2, routed)           0.298     5.544    cpu/u_mem_stage/byteReadData__39[0]
    SLICE_X35Y62         LUT4 (Prop_lut4_I3_O)        0.124     5.668 r  cpu/u_mem_stage/wb_data[63]_i_8/O
                         net (fo=3, routed)           0.161     5.829    cpu/u_mem_stage/mem_memReadData10_out[15]
    SLICE_X35Y62         LUT5 (Prop_lut5_I1_O)        0.124     5.953 r  cpu/u_mem_stage/wb_data[63]_i_3/O
                         net (fo=17, routed)          0.600     6.553    cpu/u_mem_stage/wb_data[63]_i_3_n_0
    SLICE_X43Y62         LUT4 (Prop_lut4_I3_O)        0.124     6.677 r  cpu/u_mem_stage/wb_data[53]_i_2/O
                         net (fo=1, routed)           0.474     7.151    cpu/u_mem_stage/wb_data[53]_i_2_n_0
    SLICE_X43Y62         LUT6 (Prop_lut6_I0_O)        0.124     7.275 r  cpu/u_mem_stage/wb_data[53]_i_1/O
                         net (fo=3, routed)           0.517     7.792    cpu/u_wb_stage/mem_to_id_bus[21]
    SLICE_X51Y62         LUT6 (Prop_lut6_I5_O)        0.124     7.916 r  cpu/u_wb_stage/exe_data[120]_i_3/O
                         net (fo=1, routed)           0.499     8.415    cpu/u_id_stage/exe_data_reg[120]
    SLICE_X50Y67         LUT6 (Prop_lut6_I5_O)        0.124     8.539 r  cpu/u_id_stage/exe_data[120]_i_2/O
                         net (fo=5, routed)           0.462     9.000    cpu/u_id_stage/wb_data_reg[51]
    SLICE_X48Y68         LUT6 (Prop_lut6_I3_O)        0.124     9.124 r  cpu/u_id_stage/id_valid_i_41_comp/O
                         net (fo=1, routed)           0.000     9.124    cpu/u_id_stage/id_valid_i_41_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.657 r  cpu/u_id_stage/id_valid_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.657    cpu/u_id_stage/id_valid_reg_i_24_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.774 r  cpu/u_id_stage/id_valid_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.774    cpu/u_id_stage/id_valid_reg_i_12_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.891 r  cpu/u_id_stage/id_valid_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.891    cpu/u_id_stage/id_valid_reg_i_8_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.145 r  cpu/u_id_stage/id_valid_reg_i_18/CO[0]
                         net (fo=1, routed)           0.433    10.579    cpu/u_id_stage/id_valid_reg_i_18_n_3
    SLICE_X49Y73         LUT5 (Prop_lut5_I0_O)        0.367    10.946 f  cpu/u_id_stage/id_valid_i_9/O
                         net (fo=1, routed)           0.405    11.351    cpu/u_id_stage/id_valid_i_9_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I0_O)        0.124    11.475 f  cpu/u_id_stage/id_valid_i_6/O
                         net (fo=1, routed)           0.149    11.624    cpu/u_id_stage/id_valid_i_6_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I1_O)        0.124    11.748 r  cpu/u_id_stage/id_valid_i_4/O
                         net (fo=12, routed)          0.541    12.289    cpu/u_mem_stage/if_pc_reg[5]
    SLICE_X55Y74         LUT5 (Prop_lut5_I3_O)        0.124    12.413 r  cpu/u_mem_stage/if_pc[31]_i_5/O
                         net (fo=43, routed)          0.799    13.212    cpu/u_mem_stage/if_pc[31]_i_5_n_0
    SLICE_X55Y82         LUT5 (Prop_lut5_I0_O)        0.124    13.336 r  cpu/u_mem_stage/inst_ram_i_2/O
                         net (fo=8, routed)           1.058    14.394    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[224].ram.r/prim_init.ram/addra[17]
    SLICE_X58Y97         LUT6 (Prop_lut6_I3_O)        0.124    14.518 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[224].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2_comp_1/O
                         net (fo=15, routed)          0.738    15.256    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[230].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    SLICE_X58Y97         LUT5 (Prop_lut5_I4_O)        0.124    15.380 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[230].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__11/O
                         net (fo=4, routed)           3.993    19.372    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/ramloop[38].ram.ram_ena
    RAMB36_X8Y32         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.664    18.194    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/clka
    RAMB36_X8Y32         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.491    17.703    
                         clock uncertainty           -0.087    17.616    
    RAMB36_X8Y32         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    17.173    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.173    
                         arrival time                         -19.372    
  -------------------------------------------------------------------
                         slack                                 -2.200    

Slack (VIOLATED) :        -2.172ns  (required time - arrival time)
  Source:                 data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        21.511ns  (logic 6.367ns (29.599%)  route 15.144ns (70.401%))
  Logic Levels:           23  (CARRY4=4 LUT4=3 LUT5=5 LUT6=9 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.811ns = ( 18.189 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.171ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.797    -2.171    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/clka
    RAMB36_X1Y31         RAMB36E1                                     r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y31         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     0.283 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           3.040     3.324    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1_7[7]
    SLICE_X32Y62         LUT6 (Prop_lut6_I5_O)        0.124     3.448 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     3.448    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_4_n_0
    SLICE_X32Y62         MUXF7 (Prop_muxf7_I1_O)      0.245     3.693 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.693    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1_n_0
    SLICE_X32Y62         MUXF8 (Prop_muxf8_I0_O)      0.104     3.797 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=1, routed)           0.348     4.145    bridge_1x2/douta[15]
    SLICE_X33Y62         LUT4 (Prop_lut4_I0_O)        0.316     4.461 r  bridge_1x2/wb_data[47]_i_4/O
                         net (fo=3, routed)           0.661     5.122    bridge_1x2/sel_sram_r_reg_8[4]
    SLICE_X33Y62         LUT6 (Prop_lut6_I0_O)        0.124     5.246 r  bridge_1x2/wb_data[39]_i_5/O
                         net (fo=2, routed)           0.298     5.544    cpu/u_mem_stage/byteReadData__39[0]
    SLICE_X35Y62         LUT4 (Prop_lut4_I3_O)        0.124     5.668 r  cpu/u_mem_stage/wb_data[63]_i_8/O
                         net (fo=3, routed)           0.161     5.829    cpu/u_mem_stage/mem_memReadData10_out[15]
    SLICE_X35Y62         LUT5 (Prop_lut5_I1_O)        0.124     5.953 r  cpu/u_mem_stage/wb_data[63]_i_3/O
                         net (fo=17, routed)          0.600     6.553    cpu/u_mem_stage/wb_data[63]_i_3_n_0
    SLICE_X43Y62         LUT4 (Prop_lut4_I3_O)        0.124     6.677 r  cpu/u_mem_stage/wb_data[53]_i_2/O
                         net (fo=1, routed)           0.474     7.151    cpu/u_mem_stage/wb_data[53]_i_2_n_0
    SLICE_X43Y62         LUT6 (Prop_lut6_I0_O)        0.124     7.275 r  cpu/u_mem_stage/wb_data[53]_i_1/O
                         net (fo=3, routed)           0.517     7.792    cpu/u_wb_stage/mem_to_id_bus[21]
    SLICE_X51Y62         LUT6 (Prop_lut6_I5_O)        0.124     7.916 r  cpu/u_wb_stage/exe_data[120]_i_3/O
                         net (fo=1, routed)           0.499     8.415    cpu/u_id_stage/exe_data_reg[120]
    SLICE_X50Y67         LUT6 (Prop_lut6_I5_O)        0.124     8.539 r  cpu/u_id_stage/exe_data[120]_i_2/O
                         net (fo=5, routed)           0.462     9.000    cpu/u_id_stage/wb_data_reg[51]
    SLICE_X48Y68         LUT6 (Prop_lut6_I3_O)        0.124     9.124 r  cpu/u_id_stage/id_valid_i_41_comp/O
                         net (fo=1, routed)           0.000     9.124    cpu/u_id_stage/id_valid_i_41_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.657 r  cpu/u_id_stage/id_valid_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.657    cpu/u_id_stage/id_valid_reg_i_24_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.774 r  cpu/u_id_stage/id_valid_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.774    cpu/u_id_stage/id_valid_reg_i_12_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.891 r  cpu/u_id_stage/id_valid_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.891    cpu/u_id_stage/id_valid_reg_i_8_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.145 r  cpu/u_id_stage/id_valid_reg_i_18/CO[0]
                         net (fo=1, routed)           0.433    10.579    cpu/u_id_stage/id_valid_reg_i_18_n_3
    SLICE_X49Y73         LUT5 (Prop_lut5_I0_O)        0.367    10.946 f  cpu/u_id_stage/id_valid_i_9/O
                         net (fo=1, routed)           0.405    11.351    cpu/u_id_stage/id_valid_i_9_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I0_O)        0.124    11.475 f  cpu/u_id_stage/id_valid_i_6/O
                         net (fo=1, routed)           0.149    11.624    cpu/u_id_stage/id_valid_i_6_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I1_O)        0.124    11.748 r  cpu/u_id_stage/id_valid_i_4/O
                         net (fo=12, routed)          0.541    12.289    cpu/u_mem_stage/if_pc_reg[5]
    SLICE_X55Y74         LUT5 (Prop_lut5_I3_O)        0.124    12.413 r  cpu/u_mem_stage/if_pc[31]_i_5/O
                         net (fo=43, routed)          0.799    13.212    cpu/u_mem_stage/if_pc[31]_i_5_n_0
    SLICE_X55Y82         LUT5 (Prop_lut5_I0_O)        0.124    13.336 r  cpu/u_mem_stage/inst_ram_i_2/O
                         net (fo=8, routed)           1.058    14.394    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[224].ram.r/prim_init.ram/addra[17]
    SLICE_X58Y97         LUT6 (Prop_lut6_I3_O)        0.124    14.518 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[224].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2_comp_1/O
                         net (fo=15, routed)          1.228    15.746    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[228].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    SLICE_X55Y122        LUT5 (Prop_lut5_I4_O)        0.124    15.870 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[228].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__12/O
                         net (fo=4, routed)           3.470    19.340    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/ramloop[36].ram.ram_ena
    RAMB36_X8Y33         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.659    18.189    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/clka
    RAMB36_X8Y33         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.491    17.698    
                         clock uncertainty           -0.087    17.611    
    RAMB36_X8Y33         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    17.168    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.168    
                         arrival time                         -19.340    
  -------------------------------------------------------------------
                         slack                                 -2.172    

Slack (VIOLATED) :        -2.152ns  (required time - arrival time)
  Source:                 data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        21.489ns  (logic 6.367ns (29.629%)  route 15.122ns (70.371%))
  Logic Levels:           23  (CARRY4=4 LUT4=3 LUT5=5 LUT6=9 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.812ns = ( 18.188 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.171ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.797    -2.171    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/clka
    RAMB36_X1Y31         RAMB36E1                                     r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y31         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     0.283 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           3.040     3.324    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1_7[7]
    SLICE_X32Y62         LUT6 (Prop_lut6_I5_O)        0.124     3.448 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     3.448    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_4_n_0
    SLICE_X32Y62         MUXF7 (Prop_muxf7_I1_O)      0.245     3.693 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.693    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1_n_0
    SLICE_X32Y62         MUXF8 (Prop_muxf8_I0_O)      0.104     3.797 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=1, routed)           0.348     4.145    bridge_1x2/douta[15]
    SLICE_X33Y62         LUT4 (Prop_lut4_I0_O)        0.316     4.461 r  bridge_1x2/wb_data[47]_i_4/O
                         net (fo=3, routed)           0.661     5.122    bridge_1x2/sel_sram_r_reg_8[4]
    SLICE_X33Y62         LUT6 (Prop_lut6_I0_O)        0.124     5.246 r  bridge_1x2/wb_data[39]_i_5/O
                         net (fo=2, routed)           0.298     5.544    cpu/u_mem_stage/byteReadData__39[0]
    SLICE_X35Y62         LUT4 (Prop_lut4_I3_O)        0.124     5.668 r  cpu/u_mem_stage/wb_data[63]_i_8/O
                         net (fo=3, routed)           0.161     5.829    cpu/u_mem_stage/mem_memReadData10_out[15]
    SLICE_X35Y62         LUT5 (Prop_lut5_I1_O)        0.124     5.953 r  cpu/u_mem_stage/wb_data[63]_i_3/O
                         net (fo=17, routed)          0.600     6.553    cpu/u_mem_stage/wb_data[63]_i_3_n_0
    SLICE_X43Y62         LUT4 (Prop_lut4_I3_O)        0.124     6.677 r  cpu/u_mem_stage/wb_data[53]_i_2/O
                         net (fo=1, routed)           0.474     7.151    cpu/u_mem_stage/wb_data[53]_i_2_n_0
    SLICE_X43Y62         LUT6 (Prop_lut6_I0_O)        0.124     7.275 r  cpu/u_mem_stage/wb_data[53]_i_1/O
                         net (fo=3, routed)           0.517     7.792    cpu/u_wb_stage/mem_to_id_bus[21]
    SLICE_X51Y62         LUT6 (Prop_lut6_I5_O)        0.124     7.916 r  cpu/u_wb_stage/exe_data[120]_i_3/O
                         net (fo=1, routed)           0.499     8.415    cpu/u_id_stage/exe_data_reg[120]
    SLICE_X50Y67         LUT6 (Prop_lut6_I5_O)        0.124     8.539 r  cpu/u_id_stage/exe_data[120]_i_2/O
                         net (fo=5, routed)           0.462     9.000    cpu/u_id_stage/wb_data_reg[51]
    SLICE_X48Y68         LUT6 (Prop_lut6_I3_O)        0.124     9.124 r  cpu/u_id_stage/id_valid_i_41_comp/O
                         net (fo=1, routed)           0.000     9.124    cpu/u_id_stage/id_valid_i_41_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.657 r  cpu/u_id_stage/id_valid_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.657    cpu/u_id_stage/id_valid_reg_i_24_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.774 r  cpu/u_id_stage/id_valid_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.774    cpu/u_id_stage/id_valid_reg_i_12_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.891 r  cpu/u_id_stage/id_valid_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.891    cpu/u_id_stage/id_valid_reg_i_8_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.145 r  cpu/u_id_stage/id_valid_reg_i_18/CO[0]
                         net (fo=1, routed)           0.433    10.579    cpu/u_id_stage/id_valid_reg_i_18_n_3
    SLICE_X49Y73         LUT5 (Prop_lut5_I0_O)        0.367    10.946 f  cpu/u_id_stage/id_valid_i_9/O
                         net (fo=1, routed)           0.405    11.351    cpu/u_id_stage/id_valid_i_9_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I0_O)        0.124    11.475 f  cpu/u_id_stage/id_valid_i_6/O
                         net (fo=1, routed)           0.149    11.624    cpu/u_id_stage/id_valid_i_6_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I1_O)        0.124    11.748 r  cpu/u_id_stage/id_valid_i_4/O
                         net (fo=12, routed)          0.541    12.289    cpu/u_mem_stage/if_pc_reg[5]
    SLICE_X55Y74         LUT5 (Prop_lut5_I3_O)        0.124    12.413 r  cpu/u_mem_stage/if_pc[31]_i_5/O
                         net (fo=43, routed)          0.799    13.212    cpu/u_mem_stage/if_pc[31]_i_5_n_0
    SLICE_X55Y82         LUT5 (Prop_lut5_I0_O)        0.124    13.336 r  cpu/u_mem_stage/inst_ram_i_2/O
                         net (fo=8, routed)           1.058    14.394    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[224].ram.r/prim_init.ram/addra[17]
    SLICE_X58Y97         LUT6 (Prop_lut6_I3_O)        0.124    14.518 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[224].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2_comp_1/O
                         net (fo=15, routed)          0.745    15.263    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[232].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    SLICE_X58Y97         LUT5 (Prop_lut5_I4_O)        0.124    15.387 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[232].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__10/O
                         net (fo=4, routed)           3.932    19.319    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/ramloop[40].ram.ram_ena
    RAMB36_X7Y36         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.658    18.188    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/clka
    RAMB36_X7Y36         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.491    17.697    
                         clock uncertainty           -0.087    17.610    
    RAMB36_X7Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    17.167    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.167    
                         arrival time                         -19.319    
  -------------------------------------------------------------------
                         slack                                 -2.152    

Slack (VIOLATED) :        -2.129ns  (required time - arrival time)
  Source:                 data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        21.475ns  (logic 6.243ns (29.072%)  route 15.232ns (70.928%))
  Logic Levels:           22  (CARRY4=4 LUT4=3 LUT5=4 LUT6=9 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 18.196 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.171ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.797    -2.171    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/clka
    RAMB36_X1Y31         RAMB36E1                                     r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y31         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     0.283 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           3.040     3.324    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1_7[7]
    SLICE_X32Y62         LUT6 (Prop_lut6_I5_O)        0.124     3.448 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     3.448    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_4_n_0
    SLICE_X32Y62         MUXF7 (Prop_muxf7_I1_O)      0.245     3.693 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.693    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1_n_0
    SLICE_X32Y62         MUXF8 (Prop_muxf8_I0_O)      0.104     3.797 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=1, routed)           0.348     4.145    bridge_1x2/douta[15]
    SLICE_X33Y62         LUT4 (Prop_lut4_I0_O)        0.316     4.461 r  bridge_1x2/wb_data[47]_i_4/O
                         net (fo=3, routed)           0.661     5.122    bridge_1x2/sel_sram_r_reg_8[4]
    SLICE_X33Y62         LUT6 (Prop_lut6_I0_O)        0.124     5.246 r  bridge_1x2/wb_data[39]_i_5/O
                         net (fo=2, routed)           0.298     5.544    cpu/u_mem_stage/byteReadData__39[0]
    SLICE_X35Y62         LUT4 (Prop_lut4_I3_O)        0.124     5.668 r  cpu/u_mem_stage/wb_data[63]_i_8/O
                         net (fo=3, routed)           0.161     5.829    cpu/u_mem_stage/mem_memReadData10_out[15]
    SLICE_X35Y62         LUT5 (Prop_lut5_I1_O)        0.124     5.953 r  cpu/u_mem_stage/wb_data[63]_i_3/O
                         net (fo=17, routed)          0.600     6.553    cpu/u_mem_stage/wb_data[63]_i_3_n_0
    SLICE_X43Y62         LUT4 (Prop_lut4_I3_O)        0.124     6.677 r  cpu/u_mem_stage/wb_data[53]_i_2/O
                         net (fo=1, routed)           0.474     7.151    cpu/u_mem_stage/wb_data[53]_i_2_n_0
    SLICE_X43Y62         LUT6 (Prop_lut6_I0_O)        0.124     7.275 r  cpu/u_mem_stage/wb_data[53]_i_1/O
                         net (fo=3, routed)           0.517     7.792    cpu/u_wb_stage/mem_to_id_bus[21]
    SLICE_X51Y62         LUT6 (Prop_lut6_I5_O)        0.124     7.916 r  cpu/u_wb_stage/exe_data[120]_i_3/O
                         net (fo=1, routed)           0.499     8.415    cpu/u_id_stage/exe_data_reg[120]
    SLICE_X50Y67         LUT6 (Prop_lut6_I5_O)        0.124     8.539 r  cpu/u_id_stage/exe_data[120]_i_2/O
                         net (fo=5, routed)           0.462     9.000    cpu/u_id_stage/wb_data_reg[51]
    SLICE_X48Y68         LUT6 (Prop_lut6_I3_O)        0.124     9.124 r  cpu/u_id_stage/id_valid_i_41_comp/O
                         net (fo=1, routed)           0.000     9.124    cpu/u_id_stage/id_valid_i_41_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.657 r  cpu/u_id_stage/id_valid_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.657    cpu/u_id_stage/id_valid_reg_i_24_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.774 r  cpu/u_id_stage/id_valid_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.774    cpu/u_id_stage/id_valid_reg_i_12_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.891 r  cpu/u_id_stage/id_valid_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.891    cpu/u_id_stage/id_valid_reg_i_8_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.145 r  cpu/u_id_stage/id_valid_reg_i_18/CO[0]
                         net (fo=1, routed)           0.433    10.579    cpu/u_id_stage/id_valid_reg_i_18_n_3
    SLICE_X49Y73         LUT5 (Prop_lut5_I0_O)        0.367    10.946 r  cpu/u_id_stage/id_valid_i_9/O
                         net (fo=1, routed)           0.405    11.351    cpu/u_id_stage/id_valid_i_9_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I0_O)        0.124    11.475 r  cpu/u_id_stage/id_valid_i_6/O
                         net (fo=1, routed)           0.149    11.624    cpu/u_id_stage/id_valid_i_6_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I1_O)        0.124    11.748 f  cpu/u_id_stage/id_valid_i_4/O
                         net (fo=12, routed)          0.541    12.289    cpu/u_mem_stage/if_pc_reg[5]
    SLICE_X55Y74         LUT5 (Prop_lut5_I3_O)        0.124    12.413 f  cpu/u_mem_stage/if_pc[31]_i_5/O
                         net (fo=43, routed)          0.882    13.295    cpu/u_mem_stage/if_pc[31]_i_5_n_0
    SLICE_X59Y76         LUT5 (Prop_lut5_I0_O)        0.124    13.419 f  cpu/u_mem_stage/inst_ram_i_7/O
                         net (fo=9, routed)           1.488    14.906    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[234].ram.r/prim_init.ram/mem_valid_reg_0[12]_alias
    SLICE_X59Y96         LUT6 (Prop_lut6_I4_O)        0.124    15.030 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[234].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__9_comp/O
                         net (fo=4, routed)           4.273    19.304    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/ramloop[42].ram.ram_ena
    RAMB36_X8Y37         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.666    18.196    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/clka
    RAMB36_X8Y37         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.491    17.705    
                         clock uncertainty           -0.087    17.618    
    RAMB36_X8Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    17.175    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.175    
                         arrival time                         -19.304    
  -------------------------------------------------------------------
                         slack                                 -2.129    

Slack (VIOLATED) :        -2.107ns  (required time - arrival time)
  Source:                 data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[211].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        21.642ns  (logic 6.367ns (29.419%)  route 15.275ns (70.581%))
  Logic Levels:           23  (CARRY4=4 LUT2=1 LUT4=3 LUT5=3 LUT6=10 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.613ns = ( 18.387 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.171ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.797    -2.171    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/clka
    RAMB36_X1Y31         RAMB36E1                                     r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y31         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     0.283 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           3.040     3.324    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1_7[7]
    SLICE_X32Y62         LUT6 (Prop_lut6_I5_O)        0.124     3.448 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     3.448    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_4_n_0
    SLICE_X32Y62         MUXF7 (Prop_muxf7_I1_O)      0.245     3.693 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.693    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1_n_0
    SLICE_X32Y62         MUXF8 (Prop_muxf8_I0_O)      0.104     3.797 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=1, routed)           0.348     4.145    bridge_1x2/douta[15]
    SLICE_X33Y62         LUT4 (Prop_lut4_I0_O)        0.316     4.461 r  bridge_1x2/wb_data[47]_i_4/O
                         net (fo=3, routed)           0.661     5.122    bridge_1x2/sel_sram_r_reg_8[4]
    SLICE_X33Y62         LUT6 (Prop_lut6_I0_O)        0.124     5.246 r  bridge_1x2/wb_data[39]_i_5/O
                         net (fo=2, routed)           0.298     5.544    cpu/u_mem_stage/byteReadData__39[0]
    SLICE_X35Y62         LUT4 (Prop_lut4_I3_O)        0.124     5.668 r  cpu/u_mem_stage/wb_data[63]_i_8/O
                         net (fo=3, routed)           0.161     5.829    cpu/u_mem_stage/mem_memReadData10_out[15]
    SLICE_X35Y62         LUT5 (Prop_lut5_I1_O)        0.124     5.953 r  cpu/u_mem_stage/wb_data[63]_i_3/O
                         net (fo=17, routed)          0.600     6.553    cpu/u_mem_stage/wb_data[63]_i_3_n_0
    SLICE_X43Y62         LUT4 (Prop_lut4_I3_O)        0.124     6.677 r  cpu/u_mem_stage/wb_data[53]_i_2/O
                         net (fo=1, routed)           0.474     7.151    cpu/u_mem_stage/wb_data[53]_i_2_n_0
    SLICE_X43Y62         LUT6 (Prop_lut6_I0_O)        0.124     7.275 r  cpu/u_mem_stage/wb_data[53]_i_1/O
                         net (fo=3, routed)           0.517     7.792    cpu/u_wb_stage/mem_to_id_bus[21]
    SLICE_X51Y62         LUT6 (Prop_lut6_I5_O)        0.124     7.916 r  cpu/u_wb_stage/exe_data[120]_i_3/O
                         net (fo=1, routed)           0.499     8.415    cpu/u_id_stage/exe_data_reg[120]
    SLICE_X50Y67         LUT6 (Prop_lut6_I5_O)        0.124     8.539 r  cpu/u_id_stage/exe_data[120]_i_2/O
                         net (fo=5, routed)           0.462     9.000    cpu/u_id_stage/wb_data_reg[51]
    SLICE_X48Y68         LUT6 (Prop_lut6_I3_O)        0.124     9.124 r  cpu/u_id_stage/id_valid_i_41_comp/O
                         net (fo=1, routed)           0.000     9.124    cpu/u_id_stage/id_valid_i_41_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.657 r  cpu/u_id_stage/id_valid_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.657    cpu/u_id_stage/id_valid_reg_i_24_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.774 r  cpu/u_id_stage/id_valid_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.774    cpu/u_id_stage/id_valid_reg_i_12_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.891 r  cpu/u_id_stage/id_valid_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.891    cpu/u_id_stage/id_valid_reg_i_8_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.145 r  cpu/u_id_stage/id_valid_reg_i_18/CO[0]
                         net (fo=1, routed)           0.433    10.579    cpu/u_id_stage/id_valid_reg_i_18_n_3
    SLICE_X49Y73         LUT5 (Prop_lut5_I0_O)        0.367    10.946 f  cpu/u_id_stage/id_valid_i_9/O
                         net (fo=1, routed)           0.405    11.351    cpu/u_id_stage/id_valid_i_9_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I0_O)        0.124    11.475 f  cpu/u_id_stage/id_valid_i_6/O
                         net (fo=1, routed)           0.149    11.624    cpu/u_id_stage/id_valid_i_6_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I1_O)        0.124    11.748 r  cpu/u_id_stage/id_valid_i_4/O
                         net (fo=12, routed)          0.382    12.130    cpu/u_mem_stage/if_pc_reg[5]
    SLICE_X53Y74         LUT5 (Prop_lut5_I3_O)        0.124    12.254 f  cpu/u_mem_stage/if_pc[31]_i_6/O
                         net (fo=46, routed)          0.659    12.913    cpu/u_mem_stage/if_pc[31]_i_6_n_0
    SLICE_X55Y77         LUT6 (Prop_lut6_I3_O)        0.124    13.037 f  cpu/u_mem_stage/inst_ram_i_5_comp/O
                         net (fo=66, routed)          1.444    14.482    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[203].ram.r/prim_init.ram/addra[14]
    SLICE_X65Y93         LUT2 (Prop_lut2_I0_O)        0.124    14.606 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[203].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__2_comp/O
                         net (fo=1, routed)           0.406    15.012    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[211].ram.r/prim_init.ram/addra_12_sn_1_repN_alias
    SLICE_X65Y95         LUT6 (Prop_lut6_I5_O)        0.124    15.136 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[211].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__59_comp/O
                         net (fo=4, routed)           4.336    19.472    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[211].ram.r/prim_init.ram/ramloop[19].ram.ram_ena
    RAMB36_X7Y40         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[211].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.857    18.387    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[211].ram.r/prim_init.ram/clka
    RAMB36_X7Y40         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[211].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.491    17.895    
                         clock uncertainty           -0.087    17.808    
    RAMB36_X7Y40         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    17.365    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[211].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.365    
                         arrival time                         -19.472    
  -------------------------------------------------------------------
                         slack                                 -2.107    

Slack (VIOLATED) :        -2.101ns  (required time - arrival time)
  Source:                 data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[196].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        21.435ns  (logic 6.367ns (29.704%)  route 15.068ns (70.296%))
  Logic Levels:           23  (CARRY4=4 LUT4=3 LUT5=4 LUT6=10 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.816ns = ( 18.184 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.171ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.797    -2.171    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/clka
    RAMB36_X1Y31         RAMB36E1                                     r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y31         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     0.283 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           3.040     3.324    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1_7[7]
    SLICE_X32Y62         LUT6 (Prop_lut6_I5_O)        0.124     3.448 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     3.448    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_4_n_0
    SLICE_X32Y62         MUXF7 (Prop_muxf7_I1_O)      0.245     3.693 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.693    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1_n_0
    SLICE_X32Y62         MUXF8 (Prop_muxf8_I0_O)      0.104     3.797 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=1, routed)           0.348     4.145    bridge_1x2/douta[15]
    SLICE_X33Y62         LUT4 (Prop_lut4_I0_O)        0.316     4.461 r  bridge_1x2/wb_data[47]_i_4/O
                         net (fo=3, routed)           0.661     5.122    bridge_1x2/sel_sram_r_reg_8[4]
    SLICE_X33Y62         LUT6 (Prop_lut6_I0_O)        0.124     5.246 r  bridge_1x2/wb_data[39]_i_5/O
                         net (fo=2, routed)           0.298     5.544    cpu/u_mem_stage/byteReadData__39[0]
    SLICE_X35Y62         LUT4 (Prop_lut4_I3_O)        0.124     5.668 r  cpu/u_mem_stage/wb_data[63]_i_8/O
                         net (fo=3, routed)           0.161     5.829    cpu/u_mem_stage/mem_memReadData10_out[15]
    SLICE_X35Y62         LUT5 (Prop_lut5_I1_O)        0.124     5.953 r  cpu/u_mem_stage/wb_data[63]_i_3/O
                         net (fo=17, routed)          0.600     6.553    cpu/u_mem_stage/wb_data[63]_i_3_n_0
    SLICE_X43Y62         LUT4 (Prop_lut4_I3_O)        0.124     6.677 r  cpu/u_mem_stage/wb_data[53]_i_2/O
                         net (fo=1, routed)           0.474     7.151    cpu/u_mem_stage/wb_data[53]_i_2_n_0
    SLICE_X43Y62         LUT6 (Prop_lut6_I0_O)        0.124     7.275 r  cpu/u_mem_stage/wb_data[53]_i_1/O
                         net (fo=3, routed)           0.517     7.792    cpu/u_wb_stage/mem_to_id_bus[21]
    SLICE_X51Y62         LUT6 (Prop_lut6_I5_O)        0.124     7.916 r  cpu/u_wb_stage/exe_data[120]_i_3/O
                         net (fo=1, routed)           0.499     8.415    cpu/u_id_stage/exe_data_reg[120]
    SLICE_X50Y67         LUT6 (Prop_lut6_I5_O)        0.124     8.539 r  cpu/u_id_stage/exe_data[120]_i_2/O
                         net (fo=5, routed)           0.462     9.000    cpu/u_id_stage/wb_data_reg[51]
    SLICE_X48Y68         LUT6 (Prop_lut6_I3_O)        0.124     9.124 r  cpu/u_id_stage/id_valid_i_41_comp/O
                         net (fo=1, routed)           0.000     9.124    cpu/u_id_stage/id_valid_i_41_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.657 r  cpu/u_id_stage/id_valid_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.657    cpu/u_id_stage/id_valid_reg_i_24_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.774 r  cpu/u_id_stage/id_valid_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.774    cpu/u_id_stage/id_valid_reg_i_12_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.891 r  cpu/u_id_stage/id_valid_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.891    cpu/u_id_stage/id_valid_reg_i_8_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.145 r  cpu/u_id_stage/id_valid_reg_i_18/CO[0]
                         net (fo=1, routed)           0.433    10.579    cpu/u_id_stage/id_valid_reg_i_18_n_3
    SLICE_X49Y73         LUT5 (Prop_lut5_I0_O)        0.367    10.946 f  cpu/u_id_stage/id_valid_i_9/O
                         net (fo=1, routed)           0.405    11.351    cpu/u_id_stage/id_valid_i_9_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I0_O)        0.124    11.475 f  cpu/u_id_stage/id_valid_i_6/O
                         net (fo=1, routed)           0.149    11.624    cpu/u_id_stage/id_valid_i_6_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I1_O)        0.124    11.748 r  cpu/u_id_stage/id_valid_i_4/O
                         net (fo=12, routed)          1.168    12.916    cpu/u_id_stage/id_data_reg[28]_0
    SLICE_X54Y92         LUT6 (Prop_lut6_I1_O)        0.124    13.040 f  cpu/u_id_stage/if_ADEF_EXCP_i_3/O
                         net (fo=2, routed)           0.417    13.458    cpu/u_id_stage/if_ADEF_EXCP_i_3_n_0
    SLICE_X59Y92         LUT5 (Prop_lut5_I0_O)        0.124    13.582 r  cpu/u_id_stage/inst_ram_i_1/O
                         net (fo=21, routed)          0.707    14.289    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[192].ram.r/prim_init.ram/ena
    SLICE_X58Y101        LUT6 (Prop_lut6_I1_O)        0.124    14.413 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[192].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__0_comp_2/O
                         net (fo=16, routed)          0.944    15.357    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[196].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    SLICE_X67Y101        LUT5 (Prop_lut5_I4_O)        0.124    15.481 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[196].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__28/O
                         net (fo=4, routed)           3.783    19.264    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[196].ram.r/prim_init.ram/ramloop[4].ram.ram_ena
    RAMB36_X8Y34         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[196].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.654    18.184    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[196].ram.r/prim_init.ram/clka
    RAMB36_X8Y34         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[196].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.491    17.693    
                         clock uncertainty           -0.087    17.606    
    RAMB36_X8Y34         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    17.163    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[196].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.163    
                         arrival time                         -19.264    
  -------------------------------------------------------------------
                         slack                                 -2.101    

Slack (VIOLATED) :        -2.098ns  (required time - arrival time)
  Source:                 data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        21.440ns  (logic 6.367ns (29.697%)  route 15.073ns (70.303%))
  Logic Levels:           23  (CARRY4=4 LUT4=3 LUT5=5 LUT6=9 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.808ns = ( 18.192 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.171ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.797    -2.171    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/clka
    RAMB36_X1Y31         RAMB36E1                                     r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y31         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     0.283 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           3.040     3.324    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1_7[7]
    SLICE_X32Y62         LUT6 (Prop_lut6_I5_O)        0.124     3.448 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     3.448    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_4_n_0
    SLICE_X32Y62         MUXF7 (Prop_muxf7_I1_O)      0.245     3.693 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.693    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1_n_0
    SLICE_X32Y62         MUXF8 (Prop_muxf8_I0_O)      0.104     3.797 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=1, routed)           0.348     4.145    bridge_1x2/douta[15]
    SLICE_X33Y62         LUT4 (Prop_lut4_I0_O)        0.316     4.461 r  bridge_1x2/wb_data[47]_i_4/O
                         net (fo=3, routed)           0.661     5.122    bridge_1x2/sel_sram_r_reg_8[4]
    SLICE_X33Y62         LUT6 (Prop_lut6_I0_O)        0.124     5.246 r  bridge_1x2/wb_data[39]_i_5/O
                         net (fo=2, routed)           0.298     5.544    cpu/u_mem_stage/byteReadData__39[0]
    SLICE_X35Y62         LUT4 (Prop_lut4_I3_O)        0.124     5.668 r  cpu/u_mem_stage/wb_data[63]_i_8/O
                         net (fo=3, routed)           0.161     5.829    cpu/u_mem_stage/mem_memReadData10_out[15]
    SLICE_X35Y62         LUT5 (Prop_lut5_I1_O)        0.124     5.953 r  cpu/u_mem_stage/wb_data[63]_i_3/O
                         net (fo=17, routed)          0.600     6.553    cpu/u_mem_stage/wb_data[63]_i_3_n_0
    SLICE_X43Y62         LUT4 (Prop_lut4_I3_O)        0.124     6.677 r  cpu/u_mem_stage/wb_data[53]_i_2/O
                         net (fo=1, routed)           0.474     7.151    cpu/u_mem_stage/wb_data[53]_i_2_n_0
    SLICE_X43Y62         LUT6 (Prop_lut6_I0_O)        0.124     7.275 r  cpu/u_mem_stage/wb_data[53]_i_1/O
                         net (fo=3, routed)           0.517     7.792    cpu/u_wb_stage/mem_to_id_bus[21]
    SLICE_X51Y62         LUT6 (Prop_lut6_I5_O)        0.124     7.916 r  cpu/u_wb_stage/exe_data[120]_i_3/O
                         net (fo=1, routed)           0.499     8.415    cpu/u_id_stage/exe_data_reg[120]
    SLICE_X50Y67         LUT6 (Prop_lut6_I5_O)        0.124     8.539 r  cpu/u_id_stage/exe_data[120]_i_2/O
                         net (fo=5, routed)           0.462     9.000    cpu/u_id_stage/wb_data_reg[51]
    SLICE_X48Y68         LUT6 (Prop_lut6_I3_O)        0.124     9.124 r  cpu/u_id_stage/id_valid_i_41_comp/O
                         net (fo=1, routed)           0.000     9.124    cpu/u_id_stage/id_valid_i_41_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.657 r  cpu/u_id_stage/id_valid_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.657    cpu/u_id_stage/id_valid_reg_i_24_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.774 r  cpu/u_id_stage/id_valid_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.774    cpu/u_id_stage/id_valid_reg_i_12_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.891 r  cpu/u_id_stage/id_valid_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.891    cpu/u_id_stage/id_valid_reg_i_8_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.145 r  cpu/u_id_stage/id_valid_reg_i_18/CO[0]
                         net (fo=1, routed)           0.433    10.579    cpu/u_id_stage/id_valid_reg_i_18_n_3
    SLICE_X49Y73         LUT5 (Prop_lut5_I0_O)        0.367    10.946 f  cpu/u_id_stage/id_valid_i_9/O
                         net (fo=1, routed)           0.405    11.351    cpu/u_id_stage/id_valid_i_9_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I0_O)        0.124    11.475 f  cpu/u_id_stage/id_valid_i_6/O
                         net (fo=1, routed)           0.149    11.624    cpu/u_id_stage/id_valid_i_6_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I1_O)        0.124    11.748 r  cpu/u_id_stage/id_valid_i_4/O
                         net (fo=12, routed)          0.541    12.289    cpu/u_mem_stage/if_pc_reg[5]
    SLICE_X55Y74         LUT5 (Prop_lut5_I3_O)        0.124    12.413 r  cpu/u_mem_stage/if_pc[31]_i_5/O
                         net (fo=43, routed)          0.799    13.212    cpu/u_mem_stage/if_pc[31]_i_5_n_0
    SLICE_X55Y82         LUT5 (Prop_lut5_I0_O)        0.124    13.336 r  cpu/u_mem_stage/inst_ram_i_2/O
                         net (fo=8, routed)           1.058    14.394    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[224].ram.r/prim_init.ram/addra[17]
    SLICE_X58Y97         LUT6 (Prop_lut6_I3_O)        0.124    14.518 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[224].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2_comp_1/O
                         net (fo=15, routed)          0.383    14.901    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[224].ram.r/prim_init.ram/addra_12_sn_1
    SLICE_X60Y97         LUT5 (Prop_lut5_I4_O)        0.124    15.025 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[224].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__14/O
                         net (fo=4, routed)           4.244    19.269    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/ramloop[32].ram.ram_ena
    RAMB36_X8Y36         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.662    18.192    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/clka
    RAMB36_X8Y36         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.491    17.701    
                         clock uncertainty           -0.087    17.614    
    RAMB36_X8Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    17.171    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.171    
                         arrival time                         -19.269    
  -------------------------------------------------------------------
                         slack                                 -2.098    

Slack (VIOLATED) :        -2.094ns  (required time - arrival time)
  Source:                 data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        21.439ns  (logic 6.243ns (29.120%)  route 15.196ns (70.880%))
  Logic Levels:           22  (CARRY4=4 LUT4=3 LUT5=3 LUT6=10 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 18.196 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.171ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.797    -2.171    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/clka
    RAMB36_X1Y31         RAMB36E1                                     r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y31         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     0.283 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           3.040     3.324    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1_7[7]
    SLICE_X32Y62         LUT6 (Prop_lut6_I5_O)        0.124     3.448 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     3.448    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_4_n_0
    SLICE_X32Y62         MUXF7 (Prop_muxf7_I1_O)      0.245     3.693 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.693    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1_n_0
    SLICE_X32Y62         MUXF8 (Prop_muxf8_I0_O)      0.104     3.797 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=1, routed)           0.348     4.145    bridge_1x2/douta[15]
    SLICE_X33Y62         LUT4 (Prop_lut4_I0_O)        0.316     4.461 r  bridge_1x2/wb_data[47]_i_4/O
                         net (fo=3, routed)           0.661     5.122    bridge_1x2/sel_sram_r_reg_8[4]
    SLICE_X33Y62         LUT6 (Prop_lut6_I0_O)        0.124     5.246 r  bridge_1x2/wb_data[39]_i_5/O
                         net (fo=2, routed)           0.298     5.544    cpu/u_mem_stage/byteReadData__39[0]
    SLICE_X35Y62         LUT4 (Prop_lut4_I3_O)        0.124     5.668 r  cpu/u_mem_stage/wb_data[63]_i_8/O
                         net (fo=3, routed)           0.161     5.829    cpu/u_mem_stage/mem_memReadData10_out[15]
    SLICE_X35Y62         LUT5 (Prop_lut5_I1_O)        0.124     5.953 r  cpu/u_mem_stage/wb_data[63]_i_3/O
                         net (fo=17, routed)          0.600     6.553    cpu/u_mem_stage/wb_data[63]_i_3_n_0
    SLICE_X43Y62         LUT4 (Prop_lut4_I3_O)        0.124     6.677 r  cpu/u_mem_stage/wb_data[53]_i_2/O
                         net (fo=1, routed)           0.474     7.151    cpu/u_mem_stage/wb_data[53]_i_2_n_0
    SLICE_X43Y62         LUT6 (Prop_lut6_I0_O)        0.124     7.275 r  cpu/u_mem_stage/wb_data[53]_i_1/O
                         net (fo=3, routed)           0.517     7.792    cpu/u_wb_stage/mem_to_id_bus[21]
    SLICE_X51Y62         LUT6 (Prop_lut6_I5_O)        0.124     7.916 r  cpu/u_wb_stage/exe_data[120]_i_3/O
                         net (fo=1, routed)           0.499     8.415    cpu/u_id_stage/exe_data_reg[120]
    SLICE_X50Y67         LUT6 (Prop_lut6_I5_O)        0.124     8.539 r  cpu/u_id_stage/exe_data[120]_i_2/O
                         net (fo=5, routed)           0.462     9.000    cpu/u_id_stage/wb_data_reg[51]
    SLICE_X48Y68         LUT6 (Prop_lut6_I3_O)        0.124     9.124 r  cpu/u_id_stage/id_valid_i_41_comp/O
                         net (fo=1, routed)           0.000     9.124    cpu/u_id_stage/id_valid_i_41_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.657 r  cpu/u_id_stage/id_valid_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.657    cpu/u_id_stage/id_valid_reg_i_24_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.774 r  cpu/u_id_stage/id_valid_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.774    cpu/u_id_stage/id_valid_reg_i_12_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.891 r  cpu/u_id_stage/id_valid_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.891    cpu/u_id_stage/id_valid_reg_i_8_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.145 r  cpu/u_id_stage/id_valid_reg_i_18/CO[0]
                         net (fo=1, routed)           0.433    10.579    cpu/u_id_stage/id_valid_reg_i_18_n_3
    SLICE_X49Y73         LUT5 (Prop_lut5_I0_O)        0.367    10.946 f  cpu/u_id_stage/id_valid_i_9/O
                         net (fo=1, routed)           0.405    11.351    cpu/u_id_stage/id_valid_i_9_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I0_O)        0.124    11.475 f  cpu/u_id_stage/id_valid_i_6/O
                         net (fo=1, routed)           0.149    11.624    cpu/u_id_stage/id_valid_i_6_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I1_O)        0.124    11.748 r  cpu/u_id_stage/id_valid_i_4/O
                         net (fo=12, routed)          0.382    12.130    cpu/u_mem_stage/if_pc_reg[5]
    SLICE_X53Y74         LUT5 (Prop_lut5_I3_O)        0.124    12.254 f  cpu/u_mem_stage/if_pc[31]_i_6/O
                         net (fo=46, routed)          1.077    13.332    cpu/u_mem_stage/if_pc[31]_i_6_n_0
    SLICE_X55Y93         LUT6 (Prop_lut6_I3_O)        0.124    13.456 f  cpu/u_mem_stage/inst_ram_i_3_comp/O
                         net (fo=65, routed)          1.870    15.326    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[235].ram.r/prim_init.ram/addra[16]
    SLICE_X71Y101        LUT6 (Prop_lut6_I0_O)        0.124    15.450 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[235].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__53_comp/O
                         net (fo=4, routed)           3.819    19.268    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/ramloop[43].ram.ram_ena
    RAMB36_X7Y39         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.666    18.196    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/clka
    RAMB36_X7Y39         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.491    17.705    
                         clock uncertainty           -0.087    17.618    
    RAMB36_X7Y39         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    17.175    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.175    
                         arrival time                         -19.268    
  -------------------------------------------------------------------
                         slack                                 -2.094    

Slack (VIOLATED) :        -2.071ns  (required time - arrival time)
  Source:                 data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[220].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        21.602ns  (logic 6.367ns (29.475%)  route 15.235ns (70.525%))
  Logic Levels:           23  (CARRY4=4 LUT4=3 LUT5=4 LUT6=10 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.618ns = ( 18.382 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.171ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.797    -2.171    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/clka
    RAMB36_X1Y31         RAMB36E1                                     r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y31         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     0.283 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           3.040     3.324    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1_7[7]
    SLICE_X32Y62         LUT6 (Prop_lut6_I5_O)        0.124     3.448 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     3.448    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_4_n_0
    SLICE_X32Y62         MUXF7 (Prop_muxf7_I1_O)      0.245     3.693 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.693    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1_n_0
    SLICE_X32Y62         MUXF8 (Prop_muxf8_I0_O)      0.104     3.797 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=1, routed)           0.348     4.145    bridge_1x2/douta[15]
    SLICE_X33Y62         LUT4 (Prop_lut4_I0_O)        0.316     4.461 r  bridge_1x2/wb_data[47]_i_4/O
                         net (fo=3, routed)           0.661     5.122    bridge_1x2/sel_sram_r_reg_8[4]
    SLICE_X33Y62         LUT6 (Prop_lut6_I0_O)        0.124     5.246 r  bridge_1x2/wb_data[39]_i_5/O
                         net (fo=2, routed)           0.298     5.544    cpu/u_mem_stage/byteReadData__39[0]
    SLICE_X35Y62         LUT4 (Prop_lut4_I3_O)        0.124     5.668 r  cpu/u_mem_stage/wb_data[63]_i_8/O
                         net (fo=3, routed)           0.161     5.829    cpu/u_mem_stage/mem_memReadData10_out[15]
    SLICE_X35Y62         LUT5 (Prop_lut5_I1_O)        0.124     5.953 r  cpu/u_mem_stage/wb_data[63]_i_3/O
                         net (fo=17, routed)          0.600     6.553    cpu/u_mem_stage/wb_data[63]_i_3_n_0
    SLICE_X43Y62         LUT4 (Prop_lut4_I3_O)        0.124     6.677 r  cpu/u_mem_stage/wb_data[53]_i_2/O
                         net (fo=1, routed)           0.474     7.151    cpu/u_mem_stage/wb_data[53]_i_2_n_0
    SLICE_X43Y62         LUT6 (Prop_lut6_I0_O)        0.124     7.275 r  cpu/u_mem_stage/wb_data[53]_i_1/O
                         net (fo=3, routed)           0.517     7.792    cpu/u_wb_stage/mem_to_id_bus[21]
    SLICE_X51Y62         LUT6 (Prop_lut6_I5_O)        0.124     7.916 r  cpu/u_wb_stage/exe_data[120]_i_3/O
                         net (fo=1, routed)           0.499     8.415    cpu/u_id_stage/exe_data_reg[120]
    SLICE_X50Y67         LUT6 (Prop_lut6_I5_O)        0.124     8.539 r  cpu/u_id_stage/exe_data[120]_i_2/O
                         net (fo=5, routed)           0.462     9.000    cpu/u_id_stage/wb_data_reg[51]
    SLICE_X48Y68         LUT6 (Prop_lut6_I3_O)        0.124     9.124 r  cpu/u_id_stage/id_valid_i_41_comp/O
                         net (fo=1, routed)           0.000     9.124    cpu/u_id_stage/id_valid_i_41_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.657 r  cpu/u_id_stage/id_valid_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.657    cpu/u_id_stage/id_valid_reg_i_24_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.774 r  cpu/u_id_stage/id_valid_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.774    cpu/u_id_stage/id_valid_reg_i_12_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.891 r  cpu/u_id_stage/id_valid_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.891    cpu/u_id_stage/id_valid_reg_i_8_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.145 r  cpu/u_id_stage/id_valid_reg_i_18/CO[0]
                         net (fo=1, routed)           0.433    10.579    cpu/u_id_stage/id_valid_reg_i_18_n_3
    SLICE_X49Y73         LUT5 (Prop_lut5_I0_O)        0.367    10.946 f  cpu/u_id_stage/id_valid_i_9/O
                         net (fo=1, routed)           0.405    11.351    cpu/u_id_stage/id_valid_i_9_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I0_O)        0.124    11.475 f  cpu/u_id_stage/id_valid_i_6/O
                         net (fo=1, routed)           0.149    11.624    cpu/u_id_stage/id_valid_i_6_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I1_O)        0.124    11.748 r  cpu/u_id_stage/id_valid_i_4/O
                         net (fo=12, routed)          1.168    12.916    cpu/u_id_stage/id_data_reg[28]_0
    SLICE_X54Y92         LUT6 (Prop_lut6_I1_O)        0.124    13.040 f  cpu/u_id_stage/if_ADEF_EXCP_i_3/O
                         net (fo=2, routed)           0.417    13.458    cpu/u_id_stage/if_ADEF_EXCP_i_3_n_0
    SLICE_X59Y92         LUT5 (Prop_lut5_I0_O)        0.124    13.582 r  cpu/u_id_stage/inst_ram_i_1/O
                         net (fo=21, routed)          0.707    14.289    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[192].ram.r/prim_init.ram/ena
    SLICE_X58Y101        LUT6 (Prop_lut6_I1_O)        0.124    14.413 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[192].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__0_comp_2/O
                         net (fo=16, routed)          0.662    15.075    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[220].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    SLICE_X67Y101        LUT5 (Prop_lut5_I4_O)        0.124    15.199 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[220].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__16/O
                         net (fo=4, routed)           4.232    19.431    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[220].ram.r/prim_init.ram/ramloop[28].ram.ram_ena
    RAMB36_X7Y42         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[220].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.852    18.382    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[220].ram.r/prim_init.ram/clka
    RAMB36_X7Y42         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[220].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.491    17.890    
                         clock uncertainty           -0.087    17.803    
    RAMB36_X7Y42         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    17.360    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[220].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.360    
                         arrival time                         -19.431    
  -------------------------------------------------------------------
                         slack                                 -2.071    

Slack (VIOLATED) :        -2.047ns  (required time - arrival time)
  Source:                 data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        21.384ns  (logic 6.367ns (29.775%)  route 15.017ns (70.225%))
  Logic Levels:           23  (CARRY4=4 LUT4=3 LUT5=5 LUT6=9 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.813ns = ( 18.187 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.171ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.797    -2.171    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/clka
    RAMB36_X1Y31         RAMB36E1                                     r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y31         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     0.283 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           3.040     3.324    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1_7[7]
    SLICE_X32Y62         LUT6 (Prop_lut6_I5_O)        0.124     3.448 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     3.448    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_4_n_0
    SLICE_X32Y62         MUXF7 (Prop_muxf7_I1_O)      0.245     3.693 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.693    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1_n_0
    SLICE_X32Y62         MUXF8 (Prop_muxf8_I0_O)      0.104     3.797 r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=1, routed)           0.348     4.145    bridge_1x2/douta[15]
    SLICE_X33Y62         LUT4 (Prop_lut4_I0_O)        0.316     4.461 r  bridge_1x2/wb_data[47]_i_4/O
                         net (fo=3, routed)           0.661     5.122    bridge_1x2/sel_sram_r_reg_8[4]
    SLICE_X33Y62         LUT6 (Prop_lut6_I0_O)        0.124     5.246 r  bridge_1x2/wb_data[39]_i_5/O
                         net (fo=2, routed)           0.298     5.544    cpu/u_mem_stage/byteReadData__39[0]
    SLICE_X35Y62         LUT4 (Prop_lut4_I3_O)        0.124     5.668 r  cpu/u_mem_stage/wb_data[63]_i_8/O
                         net (fo=3, routed)           0.161     5.829    cpu/u_mem_stage/mem_memReadData10_out[15]
    SLICE_X35Y62         LUT5 (Prop_lut5_I1_O)        0.124     5.953 r  cpu/u_mem_stage/wb_data[63]_i_3/O
                         net (fo=17, routed)          0.600     6.553    cpu/u_mem_stage/wb_data[63]_i_3_n_0
    SLICE_X43Y62         LUT4 (Prop_lut4_I3_O)        0.124     6.677 r  cpu/u_mem_stage/wb_data[53]_i_2/O
                         net (fo=1, routed)           0.474     7.151    cpu/u_mem_stage/wb_data[53]_i_2_n_0
    SLICE_X43Y62         LUT6 (Prop_lut6_I0_O)        0.124     7.275 r  cpu/u_mem_stage/wb_data[53]_i_1/O
                         net (fo=3, routed)           0.517     7.792    cpu/u_wb_stage/mem_to_id_bus[21]
    SLICE_X51Y62         LUT6 (Prop_lut6_I5_O)        0.124     7.916 r  cpu/u_wb_stage/exe_data[120]_i_3/O
                         net (fo=1, routed)           0.499     8.415    cpu/u_id_stage/exe_data_reg[120]
    SLICE_X50Y67         LUT6 (Prop_lut6_I5_O)        0.124     8.539 r  cpu/u_id_stage/exe_data[120]_i_2/O
                         net (fo=5, routed)           0.462     9.000    cpu/u_id_stage/wb_data_reg[51]
    SLICE_X48Y68         LUT6 (Prop_lut6_I3_O)        0.124     9.124 r  cpu/u_id_stage/id_valid_i_41_comp/O
                         net (fo=1, routed)           0.000     9.124    cpu/u_id_stage/id_valid_i_41_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.657 r  cpu/u_id_stage/id_valid_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.657    cpu/u_id_stage/id_valid_reg_i_24_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.774 r  cpu/u_id_stage/id_valid_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.774    cpu/u_id_stage/id_valid_reg_i_12_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.891 r  cpu/u_id_stage/id_valid_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.891    cpu/u_id_stage/id_valid_reg_i_8_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.145 r  cpu/u_id_stage/id_valid_reg_i_18/CO[0]
                         net (fo=1, routed)           0.433    10.579    cpu/u_id_stage/id_valid_reg_i_18_n_3
    SLICE_X49Y73         LUT5 (Prop_lut5_I0_O)        0.367    10.946 f  cpu/u_id_stage/id_valid_i_9/O
                         net (fo=1, routed)           0.405    11.351    cpu/u_id_stage/id_valid_i_9_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I0_O)        0.124    11.475 f  cpu/u_id_stage/id_valid_i_6/O
                         net (fo=1, routed)           0.149    11.624    cpu/u_id_stage/id_valid_i_6_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I1_O)        0.124    11.748 r  cpu/u_id_stage/id_valid_i_4/O
                         net (fo=12, routed)          0.541    12.289    cpu/u_mem_stage/if_pc_reg[5]
    SLICE_X55Y74         LUT5 (Prop_lut5_I3_O)        0.124    12.413 r  cpu/u_mem_stage/if_pc[31]_i_5/O
                         net (fo=43, routed)          0.799    13.212    cpu/u_mem_stage/if_pc[31]_i_5_n_0
    SLICE_X55Y82         LUT5 (Prop_lut5_I0_O)        0.124    13.336 r  cpu/u_mem_stage/inst_ram_i_2/O
                         net (fo=8, routed)           1.009    14.345    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[235].ram.r/prim_init.ram/addra[17]
    SLICE_X61Y97         LUT6 (Prop_lut6_I2_O)        0.124    14.469 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[235].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__1_comp_1/O
                         net (fo=15, routed)          1.522    15.990    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[233].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    SLICE_X86Y117        LUT5 (Prop_lut5_I4_O)        0.124    16.114 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[233].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__35/O
                         net (fo=4, routed)           3.099    19.213    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/ramloop[41].ram.ram_ena
    RAMB36_X8Y35         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.657    18.187    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/clka
    RAMB36_X8Y35         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.491    17.696    
                         clock uncertainty           -0.087    17.609    
    RAMB36_X8Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    17.166    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.166    
                         arrival time                         -19.213    
  -------------------------------------------------------------------
                         slack                                 -2.047    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 cpu/u_wb_stage/wb_data_reg[66]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_regfile/rf_reg_r2_0_31_24_29/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.128ns (42.201%)  route 0.175ns (57.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.200ns
    Source Clock Delay      (SCD):    -0.442ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.677    -0.442    cpu/u_wb_stage/cpu_clk
    SLICE_X41Y66         FDRE                                         r  cpu/u_wb_stage/wb_data_reg[66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.128    -0.314 r  cpu/u_wb_stage/wb_data_reg[66]/Q
                         net (fo=96, routed)          0.175    -0.139    u_regfile/rf_reg_r2_0_31_24_29/ADDRD2
    SLICE_X40Y66         RAMD32                                       r  u_regfile/rf_reg_r2_0_31_24_29/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.951    -0.200    u_regfile/rf_reg_r2_0_31_24_29/WCLK
    SLICE_X40Y66         RAMD32                                       r  u_regfile/rf_reg_r2_0_31_24_29/RAMA/CLK
                         clock pessimism             -0.229    -0.429    
    SLICE_X40Y66         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201    -0.228    u_regfile/rf_reg_r2_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 cpu/u_wb_stage/wb_data_reg[66]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_regfile/rf_reg_r2_0_31_24_29/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.128ns (42.201%)  route 0.175ns (57.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.200ns
    Source Clock Delay      (SCD):    -0.442ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.677    -0.442    cpu/u_wb_stage/cpu_clk
    SLICE_X41Y66         FDRE                                         r  cpu/u_wb_stage/wb_data_reg[66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.128    -0.314 r  cpu/u_wb_stage/wb_data_reg[66]/Q
                         net (fo=96, routed)          0.175    -0.139    u_regfile/rf_reg_r2_0_31_24_29/ADDRD2
    SLICE_X40Y66         RAMD32                                       r  u_regfile/rf_reg_r2_0_31_24_29/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.951    -0.200    u_regfile/rf_reg_r2_0_31_24_29/WCLK
    SLICE_X40Y66         RAMD32                                       r  u_regfile/rf_reg_r2_0_31_24_29/RAMA_D1/CLK
                         clock pessimism             -0.229    -0.429    
    SLICE_X40Y66         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201    -0.228    u_regfile/rf_reg_r2_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 cpu/u_wb_stage/wb_data_reg[66]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_regfile/rf_reg_r2_0_31_24_29/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.128ns (42.201%)  route 0.175ns (57.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.200ns
    Source Clock Delay      (SCD):    -0.442ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.677    -0.442    cpu/u_wb_stage/cpu_clk
    SLICE_X41Y66         FDRE                                         r  cpu/u_wb_stage/wb_data_reg[66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.128    -0.314 r  cpu/u_wb_stage/wb_data_reg[66]/Q
                         net (fo=96, routed)          0.175    -0.139    u_regfile/rf_reg_r2_0_31_24_29/ADDRD2
    SLICE_X40Y66         RAMD32                                       r  u_regfile/rf_reg_r2_0_31_24_29/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.951    -0.200    u_regfile/rf_reg_r2_0_31_24_29/WCLK
    SLICE_X40Y66         RAMD32                                       r  u_regfile/rf_reg_r2_0_31_24_29/RAMB/CLK
                         clock pessimism             -0.229    -0.429    
    SLICE_X40Y66         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201    -0.228    u_regfile/rf_reg_r2_0_31_24_29/RAMB
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 cpu/u_wb_stage/wb_data_reg[66]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_regfile/rf_reg_r2_0_31_24_29/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.128ns (42.201%)  route 0.175ns (57.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.200ns
    Source Clock Delay      (SCD):    -0.442ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.677    -0.442    cpu/u_wb_stage/cpu_clk
    SLICE_X41Y66         FDRE                                         r  cpu/u_wb_stage/wb_data_reg[66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.128    -0.314 r  cpu/u_wb_stage/wb_data_reg[66]/Q
                         net (fo=96, routed)          0.175    -0.139    u_regfile/rf_reg_r2_0_31_24_29/ADDRD2
    SLICE_X40Y66         RAMD32                                       r  u_regfile/rf_reg_r2_0_31_24_29/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.951    -0.200    u_regfile/rf_reg_r2_0_31_24_29/WCLK
    SLICE_X40Y66         RAMD32                                       r  u_regfile/rf_reg_r2_0_31_24_29/RAMB_D1/CLK
                         clock pessimism             -0.229    -0.429    
    SLICE_X40Y66         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201    -0.228    u_regfile/rf_reg_r2_0_31_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 cpu/u_wb_stage/wb_data_reg[66]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_regfile/rf_reg_r2_0_31_24_29/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.128ns (42.201%)  route 0.175ns (57.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.200ns
    Source Clock Delay      (SCD):    -0.442ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.677    -0.442    cpu/u_wb_stage/cpu_clk
    SLICE_X41Y66         FDRE                                         r  cpu/u_wb_stage/wb_data_reg[66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.128    -0.314 r  cpu/u_wb_stage/wb_data_reg[66]/Q
                         net (fo=96, routed)          0.175    -0.139    u_regfile/rf_reg_r2_0_31_24_29/ADDRD2
    SLICE_X40Y66         RAMD32                                       r  u_regfile/rf_reg_r2_0_31_24_29/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.951    -0.200    u_regfile/rf_reg_r2_0_31_24_29/WCLK
    SLICE_X40Y66         RAMD32                                       r  u_regfile/rf_reg_r2_0_31_24_29/RAMC/CLK
                         clock pessimism             -0.229    -0.429    
    SLICE_X40Y66         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201    -0.228    u_regfile/rf_reg_r2_0_31_24_29/RAMC
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 cpu/u_wb_stage/wb_data_reg[66]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_regfile/rf_reg_r2_0_31_24_29/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.128ns (42.201%)  route 0.175ns (57.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.200ns
    Source Clock Delay      (SCD):    -0.442ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.677    -0.442    cpu/u_wb_stage/cpu_clk
    SLICE_X41Y66         FDRE                                         r  cpu/u_wb_stage/wb_data_reg[66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.128    -0.314 r  cpu/u_wb_stage/wb_data_reg[66]/Q
                         net (fo=96, routed)          0.175    -0.139    u_regfile/rf_reg_r2_0_31_24_29/ADDRD2
    SLICE_X40Y66         RAMD32                                       r  u_regfile/rf_reg_r2_0_31_24_29/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.951    -0.200    u_regfile/rf_reg_r2_0_31_24_29/WCLK
    SLICE_X40Y66         RAMD32                                       r  u_regfile/rf_reg_r2_0_31_24_29/RAMC_D1/CLK
                         clock pessimism             -0.229    -0.429    
    SLICE_X40Y66         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201    -0.228    u_regfile/rf_reg_r2_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 cpu/u_wb_stage/wb_data_reg[66]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_regfile/rf_reg_r2_0_31_24_29/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.128ns (42.201%)  route 0.175ns (57.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.200ns
    Source Clock Delay      (SCD):    -0.442ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.677    -0.442    cpu/u_wb_stage/cpu_clk
    SLICE_X41Y66         FDRE                                         r  cpu/u_wb_stage/wb_data_reg[66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.128    -0.314 r  cpu/u_wb_stage/wb_data_reg[66]/Q
                         net (fo=96, routed)          0.175    -0.139    u_regfile/rf_reg_r2_0_31_24_29/ADDRD2
    SLICE_X40Y66         RAMS32                                       r  u_regfile/rf_reg_r2_0_31_24_29/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.951    -0.200    u_regfile/rf_reg_r2_0_31_24_29/WCLK
    SLICE_X40Y66         RAMS32                                       r  u_regfile/rf_reg_r2_0_31_24_29/RAMD/CLK
                         clock pessimism             -0.229    -0.429    
    SLICE_X40Y66         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.201    -0.228    u_regfile/rf_reg_r2_0_31_24_29/RAMD
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 cpu/u_wb_stage/wb_data_reg[66]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_regfile/rf_reg_r2_0_31_24_29/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.128ns (42.201%)  route 0.175ns (57.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.200ns
    Source Clock Delay      (SCD):    -0.442ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.677    -0.442    cpu/u_wb_stage/cpu_clk
    SLICE_X41Y66         FDRE                                         r  cpu/u_wb_stage/wb_data_reg[66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.128    -0.314 r  cpu/u_wb_stage/wb_data_reg[66]/Q
                         net (fo=96, routed)          0.175    -0.139    u_regfile/rf_reg_r2_0_31_24_29/ADDRD2
    SLICE_X40Y66         RAMS32                                       r  u_regfile/rf_reg_r2_0_31_24_29/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.951    -0.200    u_regfile/rf_reg_r2_0_31_24_29/WCLK
    SLICE_X40Y66         RAMS32                                       r  u_regfile/rf_reg_r2_0_31_24_29/RAMD_D1/CLK
                         clock pessimism             -0.229    -0.429    
    SLICE_X40Y66         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.201    -0.228    u_regfile/rf_reg_r2_0_31_24_29/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 cpu/u_wb_stage/wb_data_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_regfile/rf_reg_r1_0_31_24_29/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.837%)  route 0.213ns (60.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.199ns
    Source Clock Delay      (SCD):    -0.441ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.678    -0.441    cpu/u_wb_stage/cpu_clk
    SLICE_X39Y64         FDRE                                         r  cpu/u_wb_stage/wb_data_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.300 r  cpu/u_wb_stage/wb_data_reg[67]/Q
                         net (fo=95, routed)          0.213    -0.087    u_regfile/rf_reg_r1_0_31_24_29/ADDRD3
    SLICE_X40Y65         RAMD32                                       r  u_regfile/rf_reg_r1_0_31_24_29/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.952    -0.199    u_regfile/rf_reg_r1_0_31_24_29/WCLK
    SLICE_X40Y65         RAMD32                                       r  u_regfile/rf_reg_r1_0_31_24_29/RAMA/CLK
                         clock pessimism             -0.228    -0.427    
    SLICE_X40Y65         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.187    u_regfile/rf_reg_r1_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 cpu/u_wb_stage/wb_data_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_regfile/rf_reg_r1_0_31_24_29/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.837%)  route 0.213ns (60.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.199ns
    Source Clock Delay      (SCD):    -0.441ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.678    -0.441    cpu/u_wb_stage/cpu_clk
    SLICE_X39Y64         FDRE                                         r  cpu/u_wb_stage/wb_data_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.300 r  cpu/u_wb_stage/wb_data_reg[67]/Q
                         net (fo=95, routed)          0.213    -0.087    u_regfile/rf_reg_r1_0_31_24_29/ADDRD3
    SLICE_X40Y65         RAMD32                                       r  u_regfile/rf_reg_r1_0_31_24_29/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.952    -0.199    u_regfile/rf_reg_r1_0_31_24_29/WCLK
    SLICE_X40Y65         RAMD32                                       r  u_regfile/rf_reg_r1_0_31_24_29/RAMA_D1/CLK
                         clock pessimism             -0.228    -0.427    
    SLICE_X40Y65         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.187    u_regfile/rf_reg_r1_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.100    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_clk_clk_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y2     data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y2     data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y5     data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y5     data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y6     data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y6     data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X5Y10    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X5Y10    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y7     data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y7     data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y60    u_regfile/rf_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y60    u_regfile/rf_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y60    u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y60    u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y60    u_regfile/rf_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y60    u_regfile/rf_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y60    u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y60    u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y60    u_regfile/rf_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y60    u_regfile/rf_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y60    u_regfile/rf_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y60    u_regfile/rf_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y60    u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y60    u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y60    u_regfile/rf_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y60    u_regfile/rf_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y60    u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y60    u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y60    u_regfile/rf_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y60    u_regfile/rf_reg_r1_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  timer_clk_clk_pll
  To Clock:  timer_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        6.244ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.244ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.718ns  (logic 2.210ns (59.435%)  route 1.508ns (40.565%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.664ns = ( 8.336 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.037ns
    Clock Pessimism Removal (CPR):    -0.395ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.931    -2.037    u_confreg/timer_clk
    SLICE_X18Y71         FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y71         FDRE (Prop_fdre_C_Q)         0.518    -1.519 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.508    -0.010    u_confreg/write_timer_begin_r3
    SLICE_X19Y64         LUT4 (Prop_lut4_I1_O)        0.124     0.114 r  u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000     0.114    u_confreg/timer[0]_i_5_n_0
    SLICE_X19Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.664 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.664    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X19Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.778 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.778    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X19Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.892 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.892    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X19Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.006 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.006    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X19Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.120 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.120    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X19Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.234 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.234    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X19Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.348 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.348    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X19Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.682 r  u_confreg/timer_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.682    u_confreg/timer_reg[28]_i_1_n_6
    SLICE_X19Y71         FDRE                                         r  u_confreg/timer_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.806     8.336    u_confreg/timer_clk
    SLICE_X19Y71         FDRE                                         r  u_confreg/timer_reg[29]/C
                         clock pessimism             -0.395     7.941    
                         clock uncertainty           -0.077     7.864    
    SLICE_X19Y71         FDRE (Setup_fdre_C_D)        0.062     7.926    u_confreg/timer_reg[29]
  -------------------------------------------------------------------
                         required time                          7.926    
                         arrival time                          -1.682    
  -------------------------------------------------------------------
                         slack                                  6.244    

Slack (MET) :             6.265ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.697ns  (logic 2.189ns (59.204%)  route 1.508ns (40.796%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.664ns = ( 8.336 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.037ns
    Clock Pessimism Removal (CPR):    -0.395ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.931    -2.037    u_confreg/timer_clk
    SLICE_X18Y71         FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y71         FDRE (Prop_fdre_C_Q)         0.518    -1.519 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.508    -0.010    u_confreg/write_timer_begin_r3
    SLICE_X19Y64         LUT4 (Prop_lut4_I1_O)        0.124     0.114 r  u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000     0.114    u_confreg/timer[0]_i_5_n_0
    SLICE_X19Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.664 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.664    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X19Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.778 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.778    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X19Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.892 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.892    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X19Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.006 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.006    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X19Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.120 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.120    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X19Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.234 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.234    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X19Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.348 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.348    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X19Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.661 r  u_confreg/timer_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.661    u_confreg/timer_reg[28]_i_1_n_4
    SLICE_X19Y71         FDRE                                         r  u_confreg/timer_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.806     8.336    u_confreg/timer_clk
    SLICE_X19Y71         FDRE                                         r  u_confreg/timer_reg[31]/C
                         clock pessimism             -0.395     7.941    
                         clock uncertainty           -0.077     7.864    
    SLICE_X19Y71         FDRE (Setup_fdre_C_D)        0.062     7.926    u_confreg/timer_reg[31]
  -------------------------------------------------------------------
                         required time                          7.926    
                         arrival time                          -1.661    
  -------------------------------------------------------------------
                         slack                                  6.265    

Slack (MET) :             6.339ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.623ns  (logic 2.115ns (58.371%)  route 1.508ns (41.629%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.664ns = ( 8.336 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.037ns
    Clock Pessimism Removal (CPR):    -0.395ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.931    -2.037    u_confreg/timer_clk
    SLICE_X18Y71         FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y71         FDRE (Prop_fdre_C_Q)         0.518    -1.519 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.508    -0.010    u_confreg/write_timer_begin_r3
    SLICE_X19Y64         LUT4 (Prop_lut4_I1_O)        0.124     0.114 r  u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000     0.114    u_confreg/timer[0]_i_5_n_0
    SLICE_X19Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.664 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.664    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X19Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.778 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.778    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X19Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.892 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.892    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X19Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.006 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.006    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X19Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.120 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.120    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X19Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.234 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.234    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X19Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.348 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.348    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X19Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.587 r  u_confreg/timer_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.587    u_confreg/timer_reg[28]_i_1_n_5
    SLICE_X19Y71         FDRE                                         r  u_confreg/timer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.806     8.336    u_confreg/timer_clk
    SLICE_X19Y71         FDRE                                         r  u_confreg/timer_reg[30]/C
                         clock pessimism             -0.395     7.941    
                         clock uncertainty           -0.077     7.864    
    SLICE_X19Y71         FDRE (Setup_fdre_C_D)        0.062     7.926    u_confreg/timer_reg[30]
  -------------------------------------------------------------------
                         required time                          7.926    
                         arrival time                          -1.587    
  -------------------------------------------------------------------
                         slack                                  6.339    

Slack (MET) :             6.355ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.607ns  (logic 2.099ns (58.187%)  route 1.508ns (41.813%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.664ns = ( 8.336 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.037ns
    Clock Pessimism Removal (CPR):    -0.395ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.931    -2.037    u_confreg/timer_clk
    SLICE_X18Y71         FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y71         FDRE (Prop_fdre_C_Q)         0.518    -1.519 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.508    -0.010    u_confreg/write_timer_begin_r3
    SLICE_X19Y64         LUT4 (Prop_lut4_I1_O)        0.124     0.114 r  u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000     0.114    u_confreg/timer[0]_i_5_n_0
    SLICE_X19Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.664 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.664    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X19Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.778 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.778    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X19Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.892 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.892    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X19Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.006 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.006    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X19Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.120 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.120    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X19Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.234 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.234    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X19Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.348 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.348    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X19Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.571 r  u_confreg/timer_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.571    u_confreg/timer_reg[28]_i_1_n_7
    SLICE_X19Y71         FDRE                                         r  u_confreg/timer_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.806     8.336    u_confreg/timer_clk
    SLICE_X19Y71         FDRE                                         r  u_confreg/timer_reg[28]/C
                         clock pessimism             -0.395     7.941    
                         clock uncertainty           -0.077     7.864    
    SLICE_X19Y71         FDRE (Setup_fdre_C_D)        0.062     7.926    u_confreg/timer_reg[28]
  -------------------------------------------------------------------
                         required time                          7.926    
                         arrival time                          -1.571    
  -------------------------------------------------------------------
                         slack                                  6.355    

Slack (MET) :             6.358ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.604ns  (logic 2.096ns (58.152%)  route 1.508ns (41.848%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.663ns = ( 8.337 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.037ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.931    -2.037    u_confreg/timer_clk
    SLICE_X18Y71         FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y71         FDRE (Prop_fdre_C_Q)         0.518    -1.519 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.508    -0.010    u_confreg/write_timer_begin_r3
    SLICE_X19Y64         LUT4 (Prop_lut4_I1_O)        0.124     0.114 r  u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000     0.114    u_confreg/timer[0]_i_5_n_0
    SLICE_X19Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.664 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.664    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X19Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.778 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.778    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X19Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.892 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.892    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X19Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.006 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.006    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X19Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.120 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.120    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X19Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.234 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.234    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X19Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.568 r  u_confreg/timer_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.568    u_confreg/timer_reg[24]_i_1_n_6
    SLICE_X19Y70         FDRE                                         r  u_confreg/timer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.807     8.337    u_confreg/timer_clk
    SLICE_X19Y70         FDRE                                         r  u_confreg/timer_reg[25]/C
                         clock pessimism             -0.396     7.941    
                         clock uncertainty           -0.077     7.864    
    SLICE_X19Y70         FDRE (Setup_fdre_C_D)        0.062     7.926    u_confreg/timer_reg[25]
  -------------------------------------------------------------------
                         required time                          7.926    
                         arrival time                          -1.568    
  -------------------------------------------------------------------
                         slack                                  6.358    

Slack (MET) :             6.379ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.583ns  (logic 2.075ns (57.907%)  route 1.508ns (42.093%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.663ns = ( 8.337 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.037ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.931    -2.037    u_confreg/timer_clk
    SLICE_X18Y71         FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y71         FDRE (Prop_fdre_C_Q)         0.518    -1.519 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.508    -0.010    u_confreg/write_timer_begin_r3
    SLICE_X19Y64         LUT4 (Prop_lut4_I1_O)        0.124     0.114 r  u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000     0.114    u_confreg/timer[0]_i_5_n_0
    SLICE_X19Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.664 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.664    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X19Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.778 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.778    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X19Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.892 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.892    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X19Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.006 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.006    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X19Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.120 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.120    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X19Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.234 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.234    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X19Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.547 r  u_confreg/timer_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.547    u_confreg/timer_reg[24]_i_1_n_4
    SLICE_X19Y70         FDRE                                         r  u_confreg/timer_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.807     8.337    u_confreg/timer_clk
    SLICE_X19Y70         FDRE                                         r  u_confreg/timer_reg[27]/C
                         clock pessimism             -0.396     7.941    
                         clock uncertainty           -0.077     7.864    
    SLICE_X19Y70         FDRE (Setup_fdre_C_D)        0.062     7.926    u_confreg/timer_reg[27]
  -------------------------------------------------------------------
                         required time                          7.926    
                         arrival time                          -1.547    
  -------------------------------------------------------------------
                         slack                                  6.379    

Slack (MET) :             6.453ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.509ns  (logic 2.001ns (57.019%)  route 1.508ns (42.981%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.663ns = ( 8.337 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.037ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.931    -2.037    u_confreg/timer_clk
    SLICE_X18Y71         FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y71         FDRE (Prop_fdre_C_Q)         0.518    -1.519 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.508    -0.010    u_confreg/write_timer_begin_r3
    SLICE_X19Y64         LUT4 (Prop_lut4_I1_O)        0.124     0.114 r  u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000     0.114    u_confreg/timer[0]_i_5_n_0
    SLICE_X19Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.664 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.664    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X19Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.778 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.778    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X19Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.892 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.892    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X19Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.006 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.006    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X19Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.120 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.120    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X19Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.234 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.234    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X19Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.473 r  u_confreg/timer_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.473    u_confreg/timer_reg[24]_i_1_n_5
    SLICE_X19Y70         FDRE                                         r  u_confreg/timer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.807     8.337    u_confreg/timer_clk
    SLICE_X19Y70         FDRE                                         r  u_confreg/timer_reg[26]/C
                         clock pessimism             -0.396     7.941    
                         clock uncertainty           -0.077     7.864    
    SLICE_X19Y70         FDRE (Setup_fdre_C_D)        0.062     7.926    u_confreg/timer_reg[26]
  -------------------------------------------------------------------
                         required time                          7.926    
                         arrival time                          -1.473    
  -------------------------------------------------------------------
                         slack                                  6.453    

Slack (MET) :             6.469ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.493ns  (logic 1.985ns (56.822%)  route 1.508ns (43.178%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.663ns = ( 8.337 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.037ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.931    -2.037    u_confreg/timer_clk
    SLICE_X18Y71         FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y71         FDRE (Prop_fdre_C_Q)         0.518    -1.519 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.508    -0.010    u_confreg/write_timer_begin_r3
    SLICE_X19Y64         LUT4 (Prop_lut4_I1_O)        0.124     0.114 r  u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000     0.114    u_confreg/timer[0]_i_5_n_0
    SLICE_X19Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.664 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.664    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X19Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.778 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.778    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X19Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.892 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.892    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X19Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.006 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.006    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X19Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.120 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.120    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X19Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.234 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.234    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X19Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.457 r  u_confreg/timer_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.457    u_confreg/timer_reg[24]_i_1_n_7
    SLICE_X19Y70         FDRE                                         r  u_confreg/timer_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.807     8.337    u_confreg/timer_clk
    SLICE_X19Y70         FDRE                                         r  u_confreg/timer_reg[24]/C
                         clock pessimism             -0.396     7.941    
                         clock uncertainty           -0.077     7.864    
    SLICE_X19Y70         FDRE (Setup_fdre_C_D)        0.062     7.926    u_confreg/timer_reg[24]
  -------------------------------------------------------------------
                         required time                          7.926    
                         arrival time                          -1.457    
  -------------------------------------------------------------------
                         slack                                  6.469    

Slack (MET) :             6.472ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.490ns  (logic 1.982ns (56.785%)  route 1.508ns (43.215%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.663ns = ( 8.337 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.037ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.931    -2.037    u_confreg/timer_clk
    SLICE_X18Y71         FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y71         FDRE (Prop_fdre_C_Q)         0.518    -1.519 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.508    -0.010    u_confreg/write_timer_begin_r3
    SLICE_X19Y64         LUT4 (Prop_lut4_I1_O)        0.124     0.114 r  u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000     0.114    u_confreg/timer[0]_i_5_n_0
    SLICE_X19Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.664 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.664    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X19Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.778 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.778    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X19Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.892 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.892    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X19Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.006 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.006    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X19Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.120 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.120    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X19Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.454 r  u_confreg/timer_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.454    u_confreg/timer_reg[20]_i_1_n_6
    SLICE_X19Y69         FDRE                                         r  u_confreg/timer_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.807     8.337    u_confreg/timer_clk
    SLICE_X19Y69         FDRE                                         r  u_confreg/timer_reg[21]/C
                         clock pessimism             -0.396     7.941    
                         clock uncertainty           -0.077     7.864    
    SLICE_X19Y69         FDRE (Setup_fdre_C_D)        0.062     7.926    u_confreg/timer_reg[21]
  -------------------------------------------------------------------
                         required time                          7.926    
                         arrival time                          -1.454    
  -------------------------------------------------------------------
                         slack                                  6.472    

Slack (MET) :             6.493ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.469ns  (logic 1.961ns (56.523%)  route 1.508ns (43.477%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.663ns = ( 8.337 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.037ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.931    -2.037    u_confreg/timer_clk
    SLICE_X18Y71         FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y71         FDRE (Prop_fdre_C_Q)         0.518    -1.519 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.508    -0.010    u_confreg/write_timer_begin_r3
    SLICE_X19Y64         LUT4 (Prop_lut4_I1_O)        0.124     0.114 r  u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000     0.114    u_confreg/timer[0]_i_5_n_0
    SLICE_X19Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.664 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.664    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X19Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.778 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.778    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X19Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.892 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.892    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X19Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.006 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.006    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X19Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.120 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.120    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X19Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.433 r  u_confreg/timer_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.433    u_confreg/timer_reg[20]_i_1_n_4
    SLICE_X19Y69         FDRE                                         r  u_confreg/timer_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    12.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262     4.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755     6.439    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.530 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.807     8.337    u_confreg/timer_clk
    SLICE_X19Y69         FDRE                                         r  u_confreg/timer_reg[23]/C
                         clock pessimism             -0.396     7.941    
                         clock uncertainty           -0.077     7.864    
    SLICE_X19Y69         FDRE (Setup_fdre_C_D)        0.062     7.926    u_confreg/timer_reg[23]
  -------------------------------------------------------------------
                         required time                          7.926    
                         arrival time                          -1.433    
  -------------------------------------------------------------------
                         slack                                  6.493    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.195ns
    Source Clock Delay      (SCD):    -0.438ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.681    -0.438    u_confreg/timer_clk
    SLICE_X20Y71         FDRE                                         r  u_confreg/conf_wdata_r1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.274 r  u_confreg/conf_wdata_r1_reg[31]/Q
                         net (fo=1, routed)           0.056    -0.218    u_confreg/conf_wdata_r1[31]
    SLICE_X20Y71         FDRE                                         r  u_confreg/conf_wdata_r2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.956    -0.195    u_confreg/timer_clk
    SLICE_X20Y71         FDRE                                         r  u_confreg/conf_wdata_r2_reg[31]/C
                         clock pessimism             -0.243    -0.438    
    SLICE_X20Y71         FDRE (Hold_fdre_C_D)         0.053    -0.385    u_confreg/conf_wdata_r2_reg[31]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.187ns
    Source Clock Delay      (SCD):    -0.429ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.690    -0.429    u_confreg/timer_clk
    SLICE_X17Y62         FDRE                                         r  u_confreg/conf_wdata_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.288 r  u_confreg/conf_wdata_r1_reg[2]/Q
                         net (fo=1, routed)           0.116    -0.172    u_confreg/conf_wdata_r1[2]
    SLICE_X17Y64         FDRE                                         r  u_confreg/conf_wdata_r2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.964    -0.187    u_confreg/timer_clk
    SLICE_X17Y64         FDRE                                         r  u_confreg/conf_wdata_r2_reg[2]/C
                         clock pessimism             -0.228    -0.415    
    SLICE_X17Y64         FDRE (Hold_fdre_C_D)         0.070    -0.345    u_confreg/conf_wdata_r2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.186ns
    Source Clock Delay      (SCD):    -0.429ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.690    -0.429    u_confreg/timer_clk
    SLICE_X19Y62         FDRE                                         r  u_confreg/conf_wdata_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.288 r  u_confreg/conf_wdata_r1_reg[1]/Q
                         net (fo=1, routed)           0.110    -0.178    u_confreg/conf_wdata_r1[1]
    SLICE_X19Y62         FDRE                                         r  u_confreg/conf_wdata_r2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.965    -0.186    u_confreg/timer_clk
    SLICE_X19Y62         FDRE                                         r  u_confreg/conf_wdata_r2_reg[1]/C
                         clock pessimism             -0.243    -0.429    
    SLICE_X19Y62         FDRE (Hold_fdre_C_D)         0.072    -0.357    u_confreg/conf_wdata_r2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.191ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.685    -0.434    u_confreg/timer_clk
    SLICE_X18Y69         FDRE                                         r  u_confreg/conf_wdata_r1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.270 r  u_confreg/conf_wdata_r1_reg[14]/Q
                         net (fo=1, routed)           0.110    -0.160    u_confreg/conf_wdata_r1[14]
    SLICE_X18Y68         FDRE                                         r  u_confreg/conf_wdata_r2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.960    -0.191    u_confreg/timer_clk
    SLICE_X18Y68         FDRE                                         r  u_confreg/conf_wdata_r2_reg[14]/C
                         clock pessimism             -0.228    -0.419    
    SLICE_X18Y68         FDRE (Hold_fdre_C_D)         0.059    -0.360    u_confreg/conf_wdata_r2_reg[14]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.190ns
    Source Clock Delay      (SCD):    -0.431ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.688    -0.431    u_confreg/timer_clk
    SLICE_X18Y66         FDRE                                         r  u_confreg/conf_wdata_r1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.267 r  u_confreg/conf_wdata_r1_reg[13]/Q
                         net (fo=1, routed)           0.112    -0.155    u_confreg/conf_wdata_r1[13]
    SLICE_X18Y67         FDRE                                         r  u_confreg/conf_wdata_r2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.961    -0.190    u_confreg/timer_clk
    SLICE_X18Y67         FDRE                                         r  u_confreg/conf_wdata_r2_reg[13]/C
                         clock pessimism             -0.228    -0.418    
    SLICE_X18Y67         FDRE (Hold_fdre_C_D)         0.063    -0.355    u_confreg/conf_wdata_r2_reg[13]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.190ns
    Source Clock Delay      (SCD):    -0.431ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.688    -0.431    u_confreg/timer_clk
    SLICE_X18Y66         FDRE                                         r  u_confreg/conf_wdata_r1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.267 r  u_confreg/conf_wdata_r1_reg[15]/Q
                         net (fo=1, routed)           0.112    -0.155    u_confreg/conf_wdata_r1[15]
    SLICE_X18Y67         FDRE                                         r  u_confreg/conf_wdata_r2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.961    -0.190    u_confreg/timer_clk
    SLICE_X18Y67         FDRE                                         r  u_confreg/conf_wdata_r2_reg[15]/C
                         clock pessimism             -0.228    -0.418    
    SLICE_X18Y67         FDRE (Hold_fdre_C_D)         0.063    -0.355    u_confreg/conf_wdata_r2_reg[15]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r2_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.274ns (84.541%)  route 0.050ns (15.459%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.190ns
    Source Clock Delay      (SCD):    -0.432ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.687    -0.432    u_confreg/timer_clk
    SLICE_X18Y67         FDRE                                         r  u_confreg/conf_wdata_r2_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.268 r  u_confreg/conf_wdata_r2_reg[13]/Q
                         net (fo=1, routed)           0.050    -0.218    u_confreg/data[13]
    SLICE_X19Y67         LUT4 (Prop_lut4_I3_O)        0.045    -0.173 r  u_confreg/timer[12]_i_4/O
                         net (fo=1, routed)           0.000    -0.173    u_confreg/timer[12]_i_4_n_0
    SLICE_X19Y67         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.108 r  u_confreg/timer_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.108    u_confreg/timer_reg[12]_i_1_n_6
    SLICE_X19Y67         FDRE                                         r  u_confreg/timer_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.961    -0.190    u_confreg/timer_clk
    SLICE_X19Y67         FDRE                                         r  u_confreg/timer_reg[13]/C
                         clock pessimism             -0.229    -0.419    
    SLICE_X19Y67         FDRE (Hold_fdre_C_D)         0.105    -0.314    u_confreg/timer_reg[13]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.272ns (83.924%)  route 0.052ns (16.076%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.191ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.686    -0.433    u_confreg/timer_clk
    SLICE_X18Y68         FDRE                                         r  u_confreg/conf_wdata_r2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y68         FDRE (Prop_fdre_C_Q)         0.164    -0.269 r  u_confreg/conf_wdata_r2_reg[19]/Q
                         net (fo=1, routed)           0.052    -0.217    u_confreg/data[19]
    SLICE_X19Y68         LUT4 (Prop_lut4_I3_O)        0.045    -0.172 r  u_confreg/timer[16]_i_2/O
                         net (fo=1, routed)           0.000    -0.172    u_confreg/timer[16]_i_2_n_0
    SLICE_X19Y68         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.109 r  u_confreg/timer_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.109    u_confreg/timer_reg[16]_i_1_n_4
    SLICE_X19Y68         FDRE                                         r  u_confreg/timer_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.960    -0.191    u_confreg/timer_clk
    SLICE_X19Y68         FDRE                                         r  u_confreg/timer_reg[19]/C
                         clock pessimism             -0.229    -0.420    
    SLICE_X19Y68         FDRE (Hold_fdre_C_D)         0.105    -0.315    u_confreg/timer_reg[19]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.191ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.685    -0.434    u_confreg/timer_clk
    SLICE_X18Y69         FDRE                                         r  u_confreg/conf_wdata_r1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.270 r  u_confreg/conf_wdata_r1_reg[19]/Q
                         net (fo=1, routed)           0.110    -0.160    u_confreg/conf_wdata_r1[19]
    SLICE_X18Y68         FDRE                                         r  u_confreg/conf_wdata_r2_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.960    -0.191    u_confreg/timer_clk
    SLICE_X18Y68         FDRE                                         r  u_confreg/conf_wdata_r2_reg[19]/C
                         clock pessimism             -0.228    -0.419    
    SLICE_X18Y68         FDRE (Hold_fdre_C_D)         0.052    -0.367    u_confreg/conf_wdata_r2_reg[19]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.198ns
    Source Clock Delay      (SCD):    -0.440ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.679    -0.440    u_confreg/timer_clk
    SLICE_X20Y73         FDRE                                         r  u_confreg/conf_wdata_r1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.276 r  u_confreg/conf_wdata_r1_reg[23]/Q
                         net (fo=1, routed)           0.110    -0.166    u_confreg/conf_wdata_r1[23]
    SLICE_X20Y73         FDRE                                         r  u_confreg/conf_wdata_r2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.953    -0.198    u_confreg/timer_clk
    SLICE_X20Y73         FDRE                                         r  u_confreg/conf_wdata_r2_reg[23]/C
                         clock pessimism             -0.242    -0.440    
    SLICE_X20Y73         FDRE (Hold_fdre_C_D)         0.064    -0.376    u_confreg/conf_wdata_r2_reg[23]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.210    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         timer_clk_clk_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2   pll.clk_pll/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X19Y62    u_confreg/conf_wdata_r1_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X17Y68    u_confreg/conf_wdata_r1_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X18Y66    u_confreg/conf_wdata_r1_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X18Y66    u_confreg/conf_wdata_r1_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X18Y66    u_confreg/conf_wdata_r1_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X18Y69    u_confreg/conf_wdata_r1_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X18Y66    u_confreg/conf_wdata_r1_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X17Y68    u_confreg/conf_wdata_r1_reg[16]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X19Y62    u_confreg/conf_wdata_r1_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X19Y62    u_confreg/conf_wdata_r1_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X17Y68    u_confreg/conf_wdata_r1_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X17Y68    u_confreg/conf_wdata_r1_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X18Y66    u_confreg/conf_wdata_r1_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X18Y66    u_confreg/conf_wdata_r1_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X18Y66    u_confreg/conf_wdata_r1_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X18Y66    u_confreg/conf_wdata_r1_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X18Y66    u_confreg/conf_wdata_r1_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X18Y66    u_confreg/conf_wdata_r1_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X19Y62    u_confreg/conf_wdata_r1_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X19Y62    u_confreg/conf_wdata_r1_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X17Y68    u_confreg/conf_wdata_r1_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X17Y68    u_confreg/conf_wdata_r1_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X18Y66    u_confreg/conf_wdata_r1_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X18Y66    u_confreg/conf_wdata_r1_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X18Y66    u_confreg/conf_wdata_r1_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X18Y66    u_confreg/conf_wdata_r1_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X18Y66    u_confreg/conf_wdata_r1_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X18Y66    u_confreg/conf_wdata_r1_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  timer_clk_clk_pll
  To Clock:  cpu_clk_clk_pll

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/write_timer_end_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.664ns  (logic 0.204ns (30.710%)  route 0.460ns (69.290%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.437ns
    Source Clock Delay      (SCD):    -0.191ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.960    -0.191    u_confreg/timer_clk
    SLICE_X20Y67         FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y67         FDRE (Prop_fdre_C_Q)         0.204     0.013 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          0.460     0.473    u_confreg/write_timer_begin_r2
    SLICE_X30Y65         FDRE                                         r  u_confreg/write_timer_end_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.682    -0.437    u_confreg/cpu_clk
    SLICE_X30Y65         FDRE                                         r  u_confreg/write_timer_end_r1_reg/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.552ns  (logic 0.175ns (31.688%)  route 0.377ns (68.312%))
  Logic Levels:           0  
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.433ns
    Source Clock Delay      (SCD):    -0.193ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.958    -0.193    u_confreg/timer_clk
    SLICE_X19Y70         FDRE                                         r  u_confreg/timer_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y70         FDRE (Prop_fdre_C_Q)         0.175    -0.018 r  u_confreg/timer_reg[27]/Q
                         net (fo=2, routed)           0.377     0.359    u_confreg/timer_reg[27]
    SLICE_X21Y66         FDRE                                         r  u_confreg/timer_r1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.686    -0.433    u_confreg/cpu_clk
    SLICE_X21Y66         FDRE                                         r  u_confreg/timer_r1_reg[27]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.535ns  (logic 0.175ns (32.693%)  route 0.360ns (67.307%))
  Logic Levels:           0  
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.433ns
    Source Clock Delay      (SCD):    -0.193ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.958    -0.193    u_confreg/timer_clk
    SLICE_X19Y70         FDRE                                         r  u_confreg/timer_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y70         FDRE (Prop_fdre_C_Q)         0.175    -0.018 r  u_confreg/timer_reg[25]/Q
                         net (fo=2, routed)           0.360     0.342    u_confreg/timer_reg[25]
    SLICE_X21Y66         FDRE                                         r  u_confreg/timer_r1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.686    -0.433    u_confreg/cpu_clk
    SLICE_X21Y66         FDRE                                         r  u_confreg/timer_r1_reg[25]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.516ns  (logic 0.175ns (33.909%)  route 0.341ns (66.091%))
  Logic Levels:           0  
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.432ns
    Source Clock Delay      (SCD):    -0.189ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.962    -0.189    u_confreg/timer_clk
    SLICE_X19Y66         FDRE                                         r  u_confreg/timer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y66         FDRE (Prop_fdre_C_Q)         0.175    -0.014 r  u_confreg/timer_reg[9]/Q
                         net (fo=2, routed)           0.341     0.327    u_confreg/timer_reg[9]
    SLICE_X20Y63         FDRE                                         r  u_confreg/timer_r1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.687    -0.432    u_confreg/cpu_clk
    SLICE_X20Y63         FDRE                                         r  u_confreg/timer_r1_reg[9]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.516ns  (logic 0.175ns (33.909%)  route 0.341ns (66.091%))
  Logic Levels:           0  
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.435ns
    Source Clock Delay      (SCD):    -0.194ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.957    -0.194    u_confreg/timer_clk
    SLICE_X19Y71         FDRE                                         r  u_confreg/timer_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y71         FDRE (Prop_fdre_C_Q)         0.175    -0.019 r  u_confreg/timer_reg[29]/Q
                         net (fo=2, routed)           0.341     0.322    u_confreg/timer_reg[29]
    SLICE_X21Y68         FDRE                                         r  u_confreg/timer_r1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.684    -0.435    u_confreg/cpu_clk
    SLICE_X21Y68         FDRE                                         r  u_confreg/timer_r1_reg[29]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.496ns  (logic 0.175ns (35.316%)  route 0.321ns (64.684%))
  Logic Levels:           0  
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.431ns
    Source Clock Delay      (SCD):    -0.187ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.964    -0.187    u_confreg/timer_clk
    SLICE_X19Y64         FDRE                                         r  u_confreg/timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y64         FDRE (Prop_fdre_C_Q)         0.175    -0.012 r  u_confreg/timer_reg[2]/Q
                         net (fo=2, routed)           0.321     0.308    u_confreg/timer_reg[2]
    SLICE_X20Y62         FDRE                                         r  u_confreg/timer_r1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.688    -0.431    u_confreg/cpu_clk
    SLICE_X20Y62         FDRE                                         r  u_confreg/timer_r1_reg[2]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.500ns  (logic 0.175ns (34.969%)  route 0.325ns (65.031%))
  Logic Levels:           0  
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.435ns
    Source Clock Delay      (SCD):    -0.194ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.957    -0.194    u_confreg/timer_clk
    SLICE_X19Y71         FDRE                                         r  u_confreg/timer_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y71         FDRE (Prop_fdre_C_Q)         0.175    -0.019 r  u_confreg/timer_reg[28]/Q
                         net (fo=2, routed)           0.325     0.306    u_confreg/timer_reg[28]
    SLICE_X20Y68         FDRE                                         r  u_confreg/timer_r1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.684    -0.435    u_confreg/cpu_clk
    SLICE_X20Y68         FDRE                                         r  u_confreg/timer_r1_reg[28]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.485ns  (logic 0.175ns (36.089%)  route 0.310ns (63.911%))
  Logic Levels:           0  
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.432ns
    Source Clock Delay      (SCD):    -0.190ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.961    -0.190    u_confreg/timer_clk
    SLICE_X19Y67         FDRE                                         r  u_confreg/timer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y67         FDRE (Prop_fdre_C_Q)         0.175    -0.015 r  u_confreg/timer_reg[13]/Q
                         net (fo=2, routed)           0.310     0.295    u_confreg/timer_reg[13]
    SLICE_X20Y63         FDRE                                         r  u_confreg/timer_r1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.687    -0.432    u_confreg/cpu_clk
    SLICE_X20Y63         FDRE                                         r  u_confreg/timer_r1_reg[13]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.470ns  (logic 0.175ns (37.235%)  route 0.295ns (62.765%))
  Logic Levels:           0  
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.435ns
    Source Clock Delay      (SCD):    -0.191ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.960    -0.191    u_confreg/timer_clk
    SLICE_X19Y68         FDRE                                         r  u_confreg/timer_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y68         FDRE (Prop_fdre_C_Q)         0.175    -0.016 r  u_confreg/timer_reg[17]/Q
                         net (fo=2, routed)           0.295     0.279    u_confreg/timer_reg[17]
    SLICE_X22Y67         FDRE                                         r  u_confreg/timer_r1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.684    -0.435    u_confreg/cpu_clk
    SLICE_X22Y67         FDRE                                         r  u_confreg/timer_r1_reg[17]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.462ns  (logic 0.175ns (37.873%)  route 0.287ns (62.127%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.435ns
    Source Clock Delay      (SCD):    -0.189ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.962    -0.189    u_confreg/timer_clk
    SLICE_X19Y66         FDRE                                         r  u_confreg/timer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y66         FDRE (Prop_fdre_C_Q)         0.175    -0.014 r  u_confreg/timer_reg[10]/Q
                         net (fo=2, routed)           0.287     0.273    u_confreg/timer_reg[10]
    SLICE_X22Y67         FDRE                                         r  u_confreg/timer_r1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.684    -0.435    u_confreg/cpu_clk
    SLICE_X22Y67         FDRE                                         r  u_confreg/timer_r1_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_confreg/timer_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.642ns  (logic 0.367ns (57.143%)  route 0.275ns (42.857%))
  Logic Levels:           0  
  Clock Path Skew:        -0.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.033ns
    Source Clock Delay      (SCD):    -1.660ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.810    -1.660    u_confreg/timer_clk
    SLICE_X19Y67         FDRE                                         r  u_confreg/timer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y67         FDRE (Prop_fdre_C_Q)         0.367    -1.293 r  u_confreg/timer_reg[14]/Q
                         net (fo=2, routed)           0.275    -1.018    u_confreg/timer_reg[14]
    SLICE_X21Y67         FDRE                                         r  u_confreg/timer_r1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.935    -2.033    u_confreg/cpu_clk
    SLICE_X21Y67         FDRE                                         r  u_confreg/timer_r1_reg[14]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.658ns  (logic 0.367ns (55.746%)  route 0.291ns (44.254%))
  Logic Levels:           0  
  Clock Path Skew:        -0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.028ns
    Source Clock Delay      (SCD):    -1.659ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.811    -1.659    u_confreg/timer_clk
    SLICE_X19Y66         FDRE                                         r  u_confreg/timer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y66         FDRE (Prop_fdre_C_Q)         0.367    -1.292 r  u_confreg/timer_reg[8]/Q
                         net (fo=2, routed)           0.291    -1.001    u_confreg/timer_reg[8]
    SLICE_X18Y64         FDRE                                         r  u_confreg/timer_r1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.940    -2.028    u_confreg/cpu_clk
    SLICE_X18Y64         FDRE                                         r  u_confreg/timer_r1_reg[8]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.674ns  (logic 0.367ns (54.412%)  route 0.307ns (45.588%))
  Logic Levels:           0  
  Clock Path Skew:        -0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.028ns
    Source Clock Delay      (SCD):    -1.657ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.813    -1.657    u_confreg/timer_clk
    SLICE_X19Y64         FDRE                                         r  u_confreg/timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y64         FDRE (Prop_fdre_C_Q)         0.367    -1.290 r  u_confreg/timer_reg[0]/Q
                         net (fo=3, routed)           0.307    -0.983    u_confreg/timer_reg[0]
    SLICE_X18Y64         FDRE                                         r  u_confreg/timer_r1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.940    -2.028    u_confreg/cpu_clk
    SLICE_X18Y64         FDRE                                         r  u_confreg/timer_r1_reg[0]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.695ns  (logic 0.367ns (52.785%)  route 0.328ns (47.215%))
  Logic Levels:           0  
  Clock Path Skew:        -0.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.028ns
    Source Clock Delay      (SCD):    -1.658ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.812    -1.658    u_confreg/timer_clk
    SLICE_X19Y65         FDRE                                         r  u_confreg/timer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y65         FDRE (Prop_fdre_C_Q)         0.367    -1.291 r  u_confreg/timer_reg[4]/Q
                         net (fo=2, routed)           0.328    -0.963    u_confreg/timer_reg[4]
    SLICE_X18Y64         FDRE                                         r  u_confreg/timer_r1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.940    -2.028    u_confreg/cpu_clk
    SLICE_X18Y64         FDRE                                         r  u_confreg/timer_r1_reg[4]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.695ns  (logic 0.367ns (52.785%)  route 0.328ns (47.215%))
  Logic Levels:           0  
  Clock Path Skew:        -0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.028ns
    Source Clock Delay      (SCD):    -1.657ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.813    -1.657    u_confreg/timer_clk
    SLICE_X19Y64         FDRE                                         r  u_confreg/timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y64         FDRE (Prop_fdre_C_Q)         0.367    -1.290 r  u_confreg/timer_reg[3]/Q
                         net (fo=2, routed)           0.328    -0.962    u_confreg/timer_reg[3]
    SLICE_X18Y64         FDRE                                         r  u_confreg/timer_r1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.940    -2.028    u_confreg/cpu_clk
    SLICE_X18Y64         FDRE                                         r  u_confreg/timer_r1_reg[3]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.763ns  (logic 0.367ns (48.090%)  route 0.396ns (51.910%))
  Logic Levels:           0  
  Clock Path Skew:        -0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.033ns
    Source Clock Delay      (SCD):    -1.662ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.808    -1.662    u_confreg/timer_clk
    SLICE_X19Y68         FDRE                                         r  u_confreg/timer_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y68         FDRE (Prop_fdre_C_Q)         0.367    -1.295 r  u_confreg/timer_reg[18]/Q
                         net (fo=2, routed)           0.396    -0.899    u_confreg/timer_reg[18]
    SLICE_X21Y67         FDRE                                         r  u_confreg/timer_r1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.935    -2.033    u_confreg/cpu_clk
    SLICE_X21Y67         FDRE                                         r  u_confreg/timer_r1_reg[18]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.775ns  (logic 0.367ns (47.330%)  route 0.408ns (52.670%))
  Logic Levels:           0  
  Clock Path Skew:        -0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.029ns
    Source Clock Delay      (SCD):    -1.658ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.812    -1.658    u_confreg/timer_clk
    SLICE_X19Y65         FDRE                                         r  u_confreg/timer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y65         FDRE (Prop_fdre_C_Q)         0.367    -1.291 r  u_confreg/timer_reg[5]/Q
                         net (fo=2, routed)           0.408    -0.883    u_confreg/timer_reg[5]
    SLICE_X20Y63         FDRE                                         r  u_confreg/timer_r1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.939    -2.029    u_confreg/cpu_clk
    SLICE_X20Y63         FDRE                                         r  u_confreg/timer_r1_reg[5]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.792ns  (logic 0.367ns (46.342%)  route 0.425ns (53.658%))
  Logic Levels:           0  
  Clock Path Skew:        -0.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.032ns
    Source Clock Delay      (SCD):    -1.658ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.812    -1.658    u_confreg/timer_clk
    SLICE_X19Y65         FDRE                                         r  u_confreg/timer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y65         FDRE (Prop_fdre_C_Q)         0.367    -1.291 r  u_confreg/timer_reg[6]/Q
                         net (fo=2, routed)           0.425    -0.866    u_confreg/timer_reg[6]
    SLICE_X21Y66         FDRE                                         r  u_confreg/timer_r1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.936    -2.032    u_confreg/cpu_clk
    SLICE_X21Y66         FDRE                                         r  u_confreg/timer_r1_reg[6]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.802ns  (logic 0.367ns (45.763%)  route 0.435ns (54.237%))
  Logic Levels:           0  
  Clock Path Skew:        -0.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.036ns
    Source Clock Delay      (SCD):    -1.663ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.807    -1.663    u_confreg/timer_clk
    SLICE_X19Y69         FDRE                                         r  u_confreg/timer_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y69         FDRE (Prop_fdre_C_Q)         0.367    -1.296 r  u_confreg/timer_reg[20]/Q
                         net (fo=2, routed)           0.435    -0.861    u_confreg/timer_reg[20]
    SLICE_X22Y68         FDRE                                         r  u_confreg/timer_r1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.932    -2.036    u_confreg/cpu_clk
    SLICE_X22Y68         FDRE                                         r  u_confreg/timer_r1_reg[20]/C

Slack:                    inf
  Source:                 u_confreg/timer_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_r1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.814ns  (logic 0.367ns (45.061%)  route 0.447ns (54.939%))
  Logic Levels:           0  
  Clock Path Skew:        -0.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.036ns
    Source Clock Delay      (SCD):    -1.662ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.808    -1.662    u_confreg/timer_clk
    SLICE_X19Y68         FDRE                                         r  u_confreg/timer_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y68         FDRE (Prop_fdre_C_Q)         0.367    -1.295 r  u_confreg/timer_reg[16]/Q
                         net (fo=2, routed)           0.447    -0.848    u_confreg/timer_reg[16]
    SLICE_X22Y68         FDRE                                         r  u_confreg/timer_r1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.932    -2.036    u_confreg/cpu_clk
    SLICE_X22Y68         FDRE                                         r  u_confreg/timer_r1_reg[16]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  cpu_clk_clk_pll
  To Clock:  timer_clk_clk_pll

Max Delay            65 Endpoints
Min Delay            65 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.254ns  (logic 0.672ns (7.262%)  route 8.582ns (92.738%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.664ns
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.819    -2.149    cpu_clk
    SLICE_X84Y89         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y89         FDRE (Prop_fdre_C_Q)         0.518    -1.631 f  cpu_resetn_reg/Q
                         net (fo=83, routed)          6.800     5.170    u_confreg/cpu_resetn
    SLICE_X23Y67         LUT1 (Prop_lut1_I0_O)        0.154     5.324 r  u_confreg/div_signed_buffer_i_1/O
                         net (fo=736, routed)         1.781     7.105    u_confreg/count20_in
    SLICE_X19Y71         FDRE                                         r  u_confreg/timer_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.806    -1.664    u_confreg/timer_clk
    SLICE_X19Y71         FDRE                                         r  u_confreg/timer_reg[28]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.254ns  (logic 0.672ns (7.262%)  route 8.582ns (92.738%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.664ns
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.819    -2.149    cpu_clk
    SLICE_X84Y89         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y89         FDRE (Prop_fdre_C_Q)         0.518    -1.631 f  cpu_resetn_reg/Q
                         net (fo=83, routed)          6.800     5.170    u_confreg/cpu_resetn
    SLICE_X23Y67         LUT1 (Prop_lut1_I0_O)        0.154     5.324 r  u_confreg/div_signed_buffer_i_1/O
                         net (fo=736, routed)         1.781     7.105    u_confreg/count20_in
    SLICE_X19Y71         FDRE                                         r  u_confreg/timer_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.806    -1.664    u_confreg/timer_clk
    SLICE_X19Y71         FDRE                                         r  u_confreg/timer_reg[29]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.254ns  (logic 0.672ns (7.262%)  route 8.582ns (92.738%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.664ns
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.819    -2.149    cpu_clk
    SLICE_X84Y89         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y89         FDRE (Prop_fdre_C_Q)         0.518    -1.631 f  cpu_resetn_reg/Q
                         net (fo=83, routed)          6.800     5.170    u_confreg/cpu_resetn
    SLICE_X23Y67         LUT1 (Prop_lut1_I0_O)        0.154     5.324 r  u_confreg/div_signed_buffer_i_1/O
                         net (fo=736, routed)         1.781     7.105    u_confreg/count20_in
    SLICE_X19Y71         FDRE                                         r  u_confreg/timer_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.806    -1.664    u_confreg/timer_clk
    SLICE_X19Y71         FDRE                                         r  u_confreg/timer_reg[30]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.254ns  (logic 0.672ns (7.262%)  route 8.582ns (92.738%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.664ns
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.819    -2.149    cpu_clk
    SLICE_X84Y89         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y89         FDRE (Prop_fdre_C_Q)         0.518    -1.631 f  cpu_resetn_reg/Q
                         net (fo=83, routed)          6.800     5.170    u_confreg/cpu_resetn
    SLICE_X23Y67         LUT1 (Prop_lut1_I0_O)        0.154     5.324 r  u_confreg/div_signed_buffer_i_1/O
                         net (fo=736, routed)         1.781     7.105    u_confreg/count20_in
    SLICE_X19Y71         FDRE                                         r  u_confreg/timer_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.806    -1.664    u_confreg/timer_clk
    SLICE_X19Y71         FDRE                                         r  u_confreg/timer_reg[31]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.105ns  (logic 0.672ns (7.380%)  route 8.433ns (92.620%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.663ns
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.819    -2.149    cpu_clk
    SLICE_X84Y89         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y89         FDRE (Prop_fdre_C_Q)         0.518    -1.631 f  cpu_resetn_reg/Q
                         net (fo=83, routed)          6.800     5.170    u_confreg/cpu_resetn
    SLICE_X23Y67         LUT1 (Prop_lut1_I0_O)        0.154     5.324 r  u_confreg/div_signed_buffer_i_1/O
                         net (fo=736, routed)         1.633     6.956    u_confreg/count20_in
    SLICE_X19Y70         FDRE                                         r  u_confreg/timer_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.807    -1.663    u_confreg/timer_clk
    SLICE_X19Y70         FDRE                                         r  u_confreg/timer_reg[24]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.105ns  (logic 0.672ns (7.380%)  route 8.433ns (92.620%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.663ns
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.819    -2.149    cpu_clk
    SLICE_X84Y89         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y89         FDRE (Prop_fdre_C_Q)         0.518    -1.631 f  cpu_resetn_reg/Q
                         net (fo=83, routed)          6.800     5.170    u_confreg/cpu_resetn
    SLICE_X23Y67         LUT1 (Prop_lut1_I0_O)        0.154     5.324 r  u_confreg/div_signed_buffer_i_1/O
                         net (fo=736, routed)         1.633     6.956    u_confreg/count20_in
    SLICE_X19Y70         FDRE                                         r  u_confreg/timer_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.807    -1.663    u_confreg/timer_clk
    SLICE_X19Y70         FDRE                                         r  u_confreg/timer_reg[25]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.105ns  (logic 0.672ns (7.380%)  route 8.433ns (92.620%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.663ns
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.819    -2.149    cpu_clk
    SLICE_X84Y89         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y89         FDRE (Prop_fdre_C_Q)         0.518    -1.631 f  cpu_resetn_reg/Q
                         net (fo=83, routed)          6.800     5.170    u_confreg/cpu_resetn
    SLICE_X23Y67         LUT1 (Prop_lut1_I0_O)        0.154     5.324 r  u_confreg/div_signed_buffer_i_1/O
                         net (fo=736, routed)         1.633     6.956    u_confreg/count20_in
    SLICE_X19Y70         FDRE                                         r  u_confreg/timer_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.807    -1.663    u_confreg/timer_clk
    SLICE_X19Y70         FDRE                                         r  u_confreg/timer_reg[26]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.105ns  (logic 0.672ns (7.380%)  route 8.433ns (92.620%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.663ns
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.819    -2.149    cpu_clk
    SLICE_X84Y89         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y89         FDRE (Prop_fdre_C_Q)         0.518    -1.631 f  cpu_resetn_reg/Q
                         net (fo=83, routed)          6.800     5.170    u_confreg/cpu_resetn
    SLICE_X23Y67         LUT1 (Prop_lut1_I0_O)        0.154     5.324 r  u_confreg/div_signed_buffer_i_1/O
                         net (fo=736, routed)         1.633     6.956    u_confreg/count20_in
    SLICE_X19Y70         FDRE                                         r  u_confreg/timer_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.807    -1.663    u_confreg/timer_clk
    SLICE_X19Y70         FDRE                                         r  u_confreg/timer_reg[27]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.957ns  (logic 0.672ns (7.502%)  route 8.285ns (92.498%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.663ns
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.819    -2.149    cpu_clk
    SLICE_X84Y89         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y89         FDRE (Prop_fdre_C_Q)         0.518    -1.631 f  cpu_resetn_reg/Q
                         net (fo=83, routed)          6.800     5.170    u_confreg/cpu_resetn
    SLICE_X23Y67         LUT1 (Prop_lut1_I0_O)        0.154     5.324 r  u_confreg/div_signed_buffer_i_1/O
                         net (fo=736, routed)         1.485     6.808    u_confreg/count20_in
    SLICE_X19Y69         FDRE                                         r  u_confreg/timer_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.807    -1.663    u_confreg/timer_clk
    SLICE_X19Y69         FDRE                                         r  u_confreg/timer_reg[20]/C

Slack:                    inf
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/timer_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.957ns  (logic 0.672ns (7.502%)  route 8.285ns (92.498%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.663ns
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.819    -2.149    cpu_clk
    SLICE_X84Y89         FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y89         FDRE (Prop_fdre_C_Q)         0.518    -1.631 f  cpu_resetn_reg/Q
                         net (fo=83, routed)          6.800     5.170    u_confreg/cpu_resetn
    SLICE_X23Y67         LUT1 (Prop_lut1_I0_O)        0.154     5.324 r  u_confreg/div_signed_buffer_i_1/O
                         net (fo=736, routed)         1.485     6.808    u_confreg/count20_in
    SLICE_X19Y69         FDRE                                         r  u_confreg/timer_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.807    -1.663    u_confreg/timer_clk
    SLICE_X19Y69         FDRE                                         r  u_confreg/timer_reg[21]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.503ns  (logic 0.367ns (72.947%)  route 0.136ns (27.053%))
  Logic Levels:           0  
  Clock Path Skew:        -0.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.042ns
    Source Clock Delay      (SCD):    -1.668ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.802    -1.668    u_confreg/cpu_clk
    SLICE_X21Y73         FDRE                                         r  u_confreg/conf_wdata_r_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y73         FDRE (Prop_fdre_C_Q)         0.367    -1.301 r  u_confreg/conf_wdata_r_reg[26]/Q
                         net (fo=1, routed)           0.136    -1.165    u_confreg/conf_wdata_r_reg_n_0_[26]
    SLICE_X20Y73         FDRE                                         r  u_confreg/conf_wdata_r1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.926    -2.042    u_confreg/timer_clk
    SLICE_X20Y73         FDRE                                         r  u_confreg/conf_wdata_r1_reg[26]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.619ns  (logic 0.337ns (54.464%)  route 0.282ns (45.536%))
  Logic Levels:           0  
  Clock Path Skew:        -0.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.042ns
    Source Clock Delay      (SCD):    -1.668ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.802    -1.668    u_confreg/cpu_clk
    SLICE_X21Y73         FDRE                                         r  u_confreg/conf_wdata_r_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y73         FDRE (Prop_fdre_C_Q)         0.337    -1.331 r  u_confreg/conf_wdata_r_reg[29]/Q
                         net (fo=1, routed)           0.282    -1.049    u_confreg/conf_wdata_r_reg_n_0_[29]
    SLICE_X20Y73         FDRE                                         r  u_confreg/conf_wdata_r1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.926    -2.042    u_confreg/timer_clk
    SLICE_X20Y73         FDRE                                         r  u_confreg/conf_wdata_r1_reg[29]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.631ns  (logic 0.337ns (53.439%)  route 0.294ns (46.561%))
  Logic Levels:           0  
  Clock Path Skew:        -0.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.042ns
    Source Clock Delay      (SCD):    -1.668ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.802    -1.668    u_confreg/cpu_clk
    SLICE_X21Y73         FDRE                                         r  u_confreg/conf_wdata_r_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y73         FDRE (Prop_fdre_C_Q)         0.337    -1.331 r  u_confreg/conf_wdata_r_reg[28]/Q
                         net (fo=1, routed)           0.294    -1.037    u_confreg/conf_wdata_r_reg_n_0_[28]
    SLICE_X20Y73         FDRE                                         r  u_confreg/conf_wdata_r1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.926    -2.042    u_confreg/timer_clk
    SLICE_X20Y73         FDRE                                         r  u_confreg/conf_wdata_r1_reg[28]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.644ns  (logic 0.367ns (56.987%)  route 0.277ns (43.013%))
  Logic Levels:           0  
  Clock Path Skew:        -0.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.041ns
    Source Clock Delay      (SCD):    -1.668ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.802    -1.668    u_confreg/cpu_clk
    SLICE_X21Y73         FDRE                                         r  u_confreg/conf_wdata_r_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y73         FDRE (Prop_fdre_C_Q)         0.367    -1.301 r  u_confreg/conf_wdata_r_reg[22]/Q
                         net (fo=1, routed)           0.277    -1.024    u_confreg/conf_wdata_r_reg_n_0_[22]
    SLICE_X21Y72         FDRE                                         r  u_confreg/conf_wdata_r1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.927    -2.041    u_confreg/timer_clk
    SLICE_X21Y72         FDRE                                         r  u_confreg/conf_wdata_r1_reg[22]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.639ns  (logic 0.367ns (57.433%)  route 0.272ns (42.567%))
  Logic Levels:           0  
  Clock Path Skew:        -0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.031ns
    Source Clock Delay      (SCD):    -1.659ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.811    -1.659    u_confreg/cpu_clk
    SLICE_X17Y66         FDRE                                         r  u_confreg/conf_wdata_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y66         FDRE (Prop_fdre_C_Q)         0.367    -1.292 r  u_confreg/conf_wdata_r_reg[8]/Q
                         net (fo=1, routed)           0.272    -1.020    u_confreg/conf_wdata_r_reg_n_0_[8]
    SLICE_X18Y66         FDRE                                         r  u_confreg/conf_wdata_r1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.937    -2.031    u_confreg/timer_clk
    SLICE_X18Y66         FDRE                                         r  u_confreg/conf_wdata_r1_reg[8]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.660ns  (logic 0.367ns (55.574%)  route 0.293ns (44.426%))
  Logic Levels:           0  
  Clock Path Skew:        -0.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.042ns
    Source Clock Delay      (SCD):    -1.668ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.802    -1.668    u_confreg/cpu_clk
    SLICE_X21Y73         FDRE                                         r  u_confreg/conf_wdata_r_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y73         FDRE (Prop_fdre_C_Q)         0.367    -1.301 r  u_confreg/conf_wdata_r_reg[27]/Q
                         net (fo=1, routed)           0.293    -1.008    u_confreg/conf_wdata_r_reg_n_0_[27]
    SLICE_X20Y73         FDRE                                         r  u_confreg/conf_wdata_r1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.926    -2.042    u_confreg/timer_clk
    SLICE_X20Y73         FDRE                                         r  u_confreg/conf_wdata_r1_reg[27]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.669ns  (logic 0.418ns (62.465%)  route 0.251ns (37.535%))
  Logic Levels:           0  
  Clock Path Skew:        -0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.031ns
    Source Clock Delay      (SCD):    -1.659ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.811    -1.659    u_confreg/cpu_clk
    SLICE_X16Y66         FDRE                                         r  u_confreg/conf_wdata_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y66         FDRE (Prop_fdre_C_Q)         0.418    -1.241 r  u_confreg/conf_wdata_r_reg[11]/Q
                         net (fo=1, routed)           0.251    -0.990    u_confreg/conf_wdata_r_reg_n_0_[11]
    SLICE_X18Y66         FDRE                                         r  u_confreg/conf_wdata_r1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.937    -2.031    u_confreg/timer_clk
    SLICE_X18Y66         FDRE                                         r  u_confreg/conf_wdata_r1_reg[11]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.684ns  (logic 0.367ns (53.642%)  route 0.317ns (46.358%))
  Logic Levels:           0  
  Clock Path Skew:        -0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.035ns
    Source Clock Delay      (SCD):    -1.663ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.807    -1.663    u_confreg/cpu_clk
    SLICE_X17Y69         FDRE                                         r  u_confreg/conf_wdata_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y69         FDRE (Prop_fdre_C_Q)         0.367    -1.296 r  u_confreg/conf_wdata_r_reg[18]/Q
                         net (fo=1, routed)           0.317    -0.979    u_confreg/conf_wdata_r_reg_n_0_[18]
    SLICE_X16Y69         FDRE                                         r  u_confreg/conf_wdata_r1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.933    -2.035    u_confreg/timer_clk
    SLICE_X16Y69         FDRE                                         r  u_confreg/conf_wdata_r1_reg[18]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.738ns  (logic 0.367ns (49.708%)  route 0.371ns (50.292%))
  Logic Levels:           0  
  Clock Path Skew:        -0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.031ns
    Source Clock Delay      (SCD):    -1.659ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.811    -1.659    u_confreg/cpu_clk
    SLICE_X17Y66         FDRE                                         r  u_confreg/conf_wdata_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y66         FDRE (Prop_fdre_C_Q)         0.367    -1.292 r  u_confreg/conf_wdata_r_reg[15]/Q
                         net (fo=1, routed)           0.371    -0.921    u_confreg/conf_wdata_r_reg_n_0_[15]
    SLICE_X18Y66         FDRE                                         r  u_confreg/conf_wdata_r1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.937    -2.031    u_confreg/timer_clk
    SLICE_X18Y66         FDRE                                         r  u_confreg/conf_wdata_r1_reg[15]/C

Slack:                    inf
  Source:                 u_confreg/conf_wdata_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/conf_wdata_r1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.745ns  (logic 0.367ns (49.241%)  route 0.378ns (50.759%))
  Logic Levels:           0  
  Clock Path Skew:        -0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.030ns
    Source Clock Delay      (SCD):    -1.658ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.812    -1.658    u_confreg/cpu_clk
    SLICE_X17Y65         FDRE                                         r  u_confreg/conf_wdata_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y65         FDRE (Prop_fdre_C_Q)         0.367    -1.291 r  u_confreg/conf_wdata_r_reg[7]/Q
                         net (fo=1, routed)           0.378    -0.913    u_confreg/conf_wdata_r_reg_n_0_[7]
    SLICE_X18Y65         FDRE                                         r  u_confreg/conf_wdata_r1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.938    -2.030    u_confreg/timer_clk
    SLICE_X18Y65         FDRE                                         r  u_confreg/conf_wdata_r1_reg[7]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_pll
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_pll'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.523ns  (logic 0.029ns (1.904%)  route 1.494ns (98.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_pll fall edge)
                                                      5.000     5.000 f  
    AC19                                              0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     5.441 f  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     6.061    pll.clk_pll/inst/clk_in1_clk_pll
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.851     3.210 f  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.611     3.820    pll.clk_pll/inst/clkfbout_clk_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     3.849 f  pll.clk_pll/inst/clkf_buf/O
                         net (fo=1, routed)           0.884     4.733    pll.clk_pll/inst/clkfbout_buf_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV                                    f  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_pll'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.512ns  (logic 0.091ns (2.591%)  route 3.420ns (97.409%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/clkfbout_clk_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkf_buf/O
                         net (fo=1, routed)           1.665    -1.805    pll.clk_pll/inst/clkfbout_buf_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV                                    r  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  cpu_clk_clk_pll
  To Clock:  

Max Delay           887 Endpoints
Min Delay           887 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_confreg/led_rg1_data_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_rg1[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.560ns  (logic 4.076ns (30.062%)  route 9.484ns (69.938%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.919    -2.049    u_confreg/cpu_clk
    SLICE_X36Y69         FDRE                                         r  u_confreg/led_rg1_data_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y69         FDRE (Prop_fdre_C_Q)         0.518    -1.531 r  u_confreg/led_rg1_data_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           9.484     7.953    lopt_19
    D6                   OBUF (Prop_obuf_I_O)         3.558    11.511 r  led_rg1_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.511    led_rg1[1]
    D6                                                                r  led_rg1[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_rg0_data_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_rg0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.382ns  (logic 3.983ns (29.762%)  route 9.399ns (70.238%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.922    -2.046    u_confreg/cpu_clk
    SLICE_X35Y70         FDRE                                         r  u_confreg/led_rg0_data_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y70         FDRE (Prop_fdre_C_Q)         0.456    -1.590 r  u_confreg/led_rg0_data_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           9.399     7.809    lopt_16
    G7                   OBUF (Prop_obuf_I_O)         3.527    11.336 r  led_rg0_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.336    led_rg0[0]
    G7                                                                r  led_rg0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_a_g_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_a_g[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.347ns  (logic 4.171ns (31.249%)  route 9.176ns (68.751%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.928    -2.040    u_confreg/cpu_clk
    SLICE_X33Y65         FDRE                                         r  u_confreg/num_a_g_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDRE (Prop_fdre_C_Q)         0.419    -1.621 r  u_confreg/num_a_g_reg[5]/Q
                         net (fo=1, routed)           9.176     7.556    num_a_g_OBUF[5]
    D4                   OBUF (Prop_obuf_I_O)         3.752    11.307 r  num_a_g_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.307    num_a_g[5]
    D4                                                                r  num_a_g[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_rg0_data_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_rg0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.228ns  (logic 3.984ns (30.116%)  route 9.244ns (69.884%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.922    -2.046    u_confreg/cpu_clk
    SLICE_X35Y70         FDRE                                         r  u_confreg/led_rg0_data_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y70         FDRE (Prop_fdre_C_Q)         0.456    -1.590 r  u_confreg/led_rg0_data_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           9.244     7.654    lopt_17
    F8                   OBUF (Prop_obuf_I_O)         3.528    11.182 r  led_rg0_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.182    led_rg0[1]
    F8                                                                r  led_rg0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            btn_key_col[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.208ns  (logic 4.392ns (33.256%)  route 8.816ns (66.744%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.936    -2.032    u_confreg/cpu_clk
    SLICE_X22Y65         FDRE                                         r  u_confreg/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y65         FDRE (Prop_fdre_C_Q)         0.518    -1.514 r  u_confreg/FSM_onehot_state_reg[5]/Q
                         net (fo=18, routed)          1.442    -0.072    u_confreg/p_1_in12_in
    SLICE_X27Y59         LUT3 (Prop_lut3_I2_O)        0.152     0.080 r  u_confreg/btn_key_col_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           7.373     7.454    btn_key_col_OBUF[2]
    Y8                   OBUF (Prop_obuf_I_O)         3.722    11.176 r  btn_key_col_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.176    btn_key_col[2]
    Y8                                                                r  btn_key_col[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_a_g_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_a_g[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.051ns  (logic 4.034ns (30.907%)  route 9.018ns (69.093%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.928    -2.040    u_confreg/cpu_clk
    SLICE_X33Y65         FDRE                                         r  u_confreg/num_a_g_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDRE (Prop_fdre_C_Q)         0.456    -1.584 r  u_confreg/num_a_g_reg[4]/Q
                         net (fo=1, routed)           9.018     7.434    num_a_g_OBUF[4]
    E5                   OBUF (Prop_obuf_I_O)         3.578    11.011 r  num_a_g_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.011    num_a_g[4]
    E5                                                                r  num_a_g[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.912ns  (logic 3.979ns (30.820%)  route 8.932ns (69.180%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.931    -2.037    u_confreg/cpu_clk
    SLICE_X37Y94         FDRE                                         r  u_confreg/led_data_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y94         FDRE (Prop_fdre_C_Q)         0.456    -1.581 r  u_confreg/led_data_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           8.932     7.352    lopt_14
    H8                   OBUF (Prop_obuf_I_O)         3.523    10.875 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    10.875    led[8]
    H8                                                                r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_rg1_data_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_rg1[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.829ns  (logic 4.105ns (31.996%)  route 8.724ns (68.004%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.919    -2.049    u_confreg/cpu_clk
    SLICE_X36Y69         FDRE                                         r  u_confreg/led_rg1_data_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y69         FDRE (Prop_fdre_C_Q)         0.518    -1.531 r  u_confreg/led_rg1_data_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           8.724     7.193    lopt_18
    B5                   OBUF (Prop_obuf_I_O)         3.587    10.780 r  led_rg1_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.780    led_rg1[0]
    B5                                                                r  led_rg1[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.756ns  (logic 4.049ns (31.740%)  route 8.707ns (68.260%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.931    -2.037    u_confreg/cpu_clk
    SLICE_X36Y94         FDRE                                         r  u_confreg/led_data_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y94         FDRE (Prop_fdre_C_Q)         0.518    -1.519 r  u_confreg/led_data_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           8.707     7.189    lopt_1
    F7                   OBUF (Prop_obuf_I_O)         3.531    10.720 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    10.720    led[10]
    F7                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_a_g_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_a_g[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.741ns  (logic 4.044ns (31.743%)  route 8.696ns (68.257%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.928    -2.040    u_confreg/cpu_clk
    SLICE_X33Y65         FDRE                                         r  u_confreg/num_a_g_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDRE (Prop_fdre_C_Q)         0.456    -1.584 r  u_confreg/num_a_g_reg[2]/Q
                         net (fo=1, routed)           8.696     7.113    num_a_g_OBUF[2]
    B2                   OBUF (Prop_obuf_I_O)         3.588    10.701 r  num_a_g_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.701    num_a_g[2]
    B2                                                                r  num_a_g[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/u_exe_stage/exe_data_reg[65]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[16][37]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.115ns  (logic 0.692ns (62.063%)  route 0.423ns (37.937%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.710    -1.760    cpu/u_exe_stage/cpu_clk
    SLICE_X44Y84         FDRE                                         r  cpu/u_exe_stage/exe_data_reg[65]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y84         FDRE (Prop_fdre_C_Q)         0.418    -1.342 f  cpu/u_exe_stage/exe_data_reg[65]_rep__0/Q
                         net (fo=124, routed)         0.423    -0.919    cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[16][63]_i_1_0
    SLICE_X49Y84         LUT3 (Prop_lut3_I2_O)        0.100    -0.819 r  cpu/u_exe_stage/u_mul/gfor[37].ui/OutX__12/O
                         net (fo=1, routed)           0.000    -0.819    cpu/u_exe_stage/u_mul/BoothRes[16]_20[37]
    SLICE_X49Y84         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.174    -0.645 r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[16][39]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.645    cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[16][39]_i_1_n_6
    SLICE_X49Y84         LDCE                                         r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[16][37]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/u_exe_stage/exe_data_reg[65]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[16][36]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.132ns  (logic 0.707ns (62.456%)  route 0.425ns (37.544%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.710    -1.760    cpu/u_exe_stage/cpu_clk
    SLICE_X44Y84         FDRE                                         r  cpu/u_exe_stage/exe_data_reg[65]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y84         FDRE (Prop_fdre_C_Q)         0.418    -1.342 f  cpu/u_exe_stage/exe_data_reg[65]_rep__0/Q
                         net (fo=124, routed)         0.425    -0.917    cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[16][63]_i_1_0
    SLICE_X49Y84         LUT3 (Prop_lut3_I2_O)        0.100    -0.817 r  cpu/u_exe_stage/u_mul/gfor[36].ui/OutX__13/O
                         net (fo=1, routed)           0.000    -0.817    cpu/u_exe_stage/u_mul/BoothRes[16]_20[36]
    SLICE_X49Y84         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.189    -0.628 r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[16][39]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.628    cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[16][39]_i_1_n_7
    SLICE_X49Y84         LDCE                                         r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[16][36]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/u_exe_stage/exe_data_reg[112]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][17]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.240ns  (logic 0.641ns (51.693%)  route 0.599ns (48.307%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.699    -1.771    cpu/u_exe_stage/cpu_clk
    SLICE_X47Y74         FDRE                                         r  cpu/u_exe_stage/exe_data_reg[112]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y74         FDRE (Prop_fdre_C_Q)         0.367    -1.404 r  cpu/u_exe_stage/exe_data_reg[112]/Q
                         net (fo=46, routed)          0.599    -0.805    cpu/u_exe_stage/u_mul/Q[48]
    SLICE_X53Y79         LUT5 (Prop_lut5_I3_O)        0.100    -0.705 r  cpu/u_exe_stage/u_mul/gfor[17].ui/OutX__0/O
                         net (fo=1, routed)           0.000    -0.705    cpu/u_exe_stage/u_mul/BoothRes[2]_5[17]
    SLICE_X53Y79         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.174    -0.531 r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][19]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.531    cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][19]_i_1_n_6
    SLICE_X53Y79         LDCE                                         r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/u_exe_stage/exe_data_reg[104]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][9]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.267ns  (logic 0.641ns (50.601%)  route 0.626ns (49.399%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.699    -1.771    cpu/u_exe_stage/cpu_clk
    SLICE_X47Y74         FDRE                                         r  cpu/u_exe_stage/exe_data_reg[104]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y74         FDRE (Prop_fdre_C_Q)         0.367    -1.404 r  cpu/u_exe_stage/exe_data_reg[104]/Q
                         net (fo=49, routed)          0.626    -0.778    cpu/u_exe_stage/u_mul/Q[40]
    SLICE_X53Y77         LUT5 (Prop_lut5_I3_O)        0.100    -0.678 r  cpu/u_exe_stage/u_mul/gfor[9].ui/OutX__0/O
                         net (fo=1, routed)           0.000    -0.678    cpu/u_exe_stage/u_mul/BoothRes[2]_5[9]
    SLICE_X53Y77         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.174    -0.504 r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][11]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.504    cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][11]_i_1_n_6
    SLICE_X53Y77         LDCE                                         r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/u_exe_stage/exe_data_reg[65]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[16][33]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.259ns  (logic 0.692ns (54.958%)  route 0.567ns (45.042%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.710    -1.760    cpu/u_exe_stage/cpu_clk
    SLICE_X44Y84         FDRE                                         r  cpu/u_exe_stage/exe_data_reg[65]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y84         FDRE (Prop_fdre_C_Q)         0.418    -1.342 f  cpu/u_exe_stage/exe_data_reg[65]_rep__0/Q
                         net (fo=124, routed)         0.567    -0.775    cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[16][63]_i_1_0
    SLICE_X49Y83         LUT3 (Prop_lut3_I2_O)        0.100    -0.675 r  cpu/u_exe_stage/u_mul/gfor[33].ui/OutX__14/O
                         net (fo=1, routed)           0.000    -0.675    cpu/u_exe_stage/u_mul/BoothRes[16]_20[33]
    SLICE_X49Y83         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.174    -0.501 r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[16][35]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.501    cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[16][35]_i_1_n_6
    SLICE_X49Y83         LDCE                                         r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[16][33]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/u_exe_stage/exe_data_reg[65]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[16][41]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.269ns  (logic 0.692ns (54.530%)  route 0.577ns (45.470%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.710    -1.760    cpu/u_exe_stage/cpu_clk
    SLICE_X44Y84         FDRE                                         r  cpu/u_exe_stage/exe_data_reg[65]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y84         FDRE (Prop_fdre_C_Q)         0.418    -1.342 f  cpu/u_exe_stage/exe_data_reg[65]_rep__0/Q
                         net (fo=124, routed)         0.577    -0.765    cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[16][63]_i_1_0
    SLICE_X49Y85         LUT3 (Prop_lut3_I2_O)        0.100    -0.665 r  cpu/u_exe_stage/u_mul/gfor[41].ui/OutX__10/O
                         net (fo=1, routed)           0.000    -0.665    cpu/u_exe_stage/u_mul/BoothRes[16]_20[41]
    SLICE_X49Y85         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.174    -0.491 r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[16][43]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.491    cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[16][43]_i_1_n_6
    SLICE_X49Y85         LDCE                                         r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[16][41]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/u_exe_stage/exe_data_reg[104]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[1][7]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.287ns  (logic 0.643ns (49.970%)  route 0.644ns (50.030%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.699    -1.771    cpu/u_exe_stage/cpu_clk
    SLICE_X47Y74         FDRE                                         r  cpu/u_exe_stage/exe_data_reg[104]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y74         FDRE (Prop_fdre_C_Q)         0.367    -1.404 r  cpu/u_exe_stage/exe_data_reg[104]/Q
                         net (fo=49, routed)          0.644    -0.760    cpu/u_exe_stage/u_mul/Q[40]
    SLICE_X52Y77         LUT5 (Prop_lut5_I3_O)        0.100    -0.660 r  cpu/u_exe_stage/u_mul/gfor[7].ui/OutX/O
                         net (fo=1, routed)           0.000    -0.660    cpu/u_exe_stage/u_mul/BoothRes[1]_4[7]
    SLICE_X52Y77         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.176    -0.484 r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[1][9]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.484    cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[1][9]_i_1_n_6
    SLICE_X52Y77         LDCE                                         r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/u_exe_stage/exe_data_reg[65]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[16][32]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.276ns  (logic 0.707ns (55.401%)  route 0.569ns (44.599%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.710    -1.760    cpu/u_exe_stage/cpu_clk
    SLICE_X44Y84         FDRE                                         r  cpu/u_exe_stage/exe_data_reg[65]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y84         FDRE (Prop_fdre_C_Q)         0.418    -1.342 f  cpu/u_exe_stage/exe_data_reg[65]_rep__0/Q
                         net (fo=124, routed)         0.569    -0.773    cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[16][63]_i_1_0
    SLICE_X49Y83         LUT3 (Prop_lut3_I2_O)        0.100    -0.673 r  cpu/u_exe_stage/u_mul/gfor[32].ui/OutX__15/O
                         net (fo=1, routed)           0.000    -0.673    cpu/u_exe_stage/u_mul/BoothRes[16]_20[32]
    SLICE_X49Y83         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.189    -0.484 r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[16][35]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.484    cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[16][35]_i_1_n_7
    SLICE_X49Y83         LDCE                                         r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[16][32]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/u_exe_stage/exe_data_reg[65]_rep/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[3][39]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.281ns  (logic 0.694ns (54.195%)  route 0.587ns (45.805%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.710    -1.760    cpu/u_exe_stage/cpu_clk
    SLICE_X44Y84         FDRE                                         r  cpu/u_exe_stage/exe_data_reg[65]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y84         FDRE (Prop_fdre_C_Q)         0.418    -1.342 r  cpu/u_exe_stage/exe_data_reg[65]_rep/Q
                         net (fo=72, routed)          0.587    -0.755    cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[5][63]_i_1_1
    SLICE_X56Y85         LUT5 (Prop_lut5_I4_O)        0.100    -0.655 r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[3][41]_i_4/O
                         net (fo=1, routed)           0.000    -0.655    cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[3][41]_i_4_n_0
    SLICE_X56Y85         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.176    -0.479 r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[3][41]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.479    cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[3][41]_i_1_n_6
    SLICE_X56Y85         LDCE                                         r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[3][39]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/u_exe_stage/exe_data_reg[128]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[10][49]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.286ns  (logic 0.641ns (49.841%)  route 0.645ns (50.159%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.705    -1.765    cpu/u_exe_stage/cpu_clk
    SLICE_X43Y81         FDRE                                         r  cpu/u_exe_stage/exe_data_reg[128]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y81         FDRE (Prop_fdre_C_Q)         0.367    -1.398 r  cpu/u_exe_stage/exe_data_reg[128]/Q
                         net (fo=46, routed)          0.645    -0.753    cpu/u_exe_stage/u_mul/Q[64]
    SLICE_X38Y86         LUT5 (Prop_lut5_I3_O)        0.100    -0.653 r  cpu/u_exe_stage/u_mul/gfor[49].ui/OutX__0/O
                         net (fo=1, routed)           0.000    -0.653    cpu/u_exe_stage/u_mul/BoothRes[10]_13[49]
    SLICE_X38Y86         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.174    -0.479 r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[10][51]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.479    cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[10][51]_i_1_n_6
    SLICE_X38Y86         LDCE                                         r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[10][49]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  cpu_clk_clk_pll

Max Delay          3562 Endpoints
Min Delay          3562 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[9][25]/G
                            (positive level-sensitive latch)
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[206].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        27.137ns  (logic 6.183ns (22.785%)  route 20.954ns (77.215%))
  Logic Levels:           31  (CARRY4=12 LDCE=1 LUT3=4 LUT5=5 LUT6=9)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         LDCE                         0.000     0.000 r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[9][25]/G
    SLICE_X35Y79         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[9][25]/Q
                         net (fo=3, routed)           1.626     2.185    cpu/u_exe_stage/u_mul/fir4/Q[3]
    SLICE_X42Y80         LUT3 (Prop_lut3_I0_O)        0.124     2.309 r  cpu/u_exe_stage/u_mul/fir4/Carry0_inferred__24/i_/O
                         net (fo=2, routed)           1.873     4.182    cpu/u_exe_stage/u_mul/sec3/firSig[3]_27[3]
    SLICE_X67Y82         LUT5 (Prop_lut5_I4_O)        0.124     4.306 r  cpu/u_exe_stage/u_mul/sec3/i__i_10/O
                         net (fo=2, routed)           0.869     5.174    cpu/u_exe_stage/u_mul/thi2/secSig[2]_35[8]
    SLICE_X66Y81         LUT3 (Prop_lut3_I2_O)        0.150     5.324 r  cpu/u_exe_stage/u_mul/thi2/i__i_4__0/O
                         net (fo=2, routed)           0.606     5.930    cpu/u_exe_stage/u_mul/thiSig[1]_41[25]
    SLICE_X61Y80         LUT6 (Prop_lut6_I5_O)        0.348     6.278 r  cpu/u_exe_stage/u_mul/i__i_2__10/O
                         net (fo=3, routed)           1.154     7.432    cpu/u_exe_stage/u_mul/fif1/forC[1]_1[4]
    SLICE_X49Y80         LUT3 (Prop_lut3_I2_O)        0.124     7.556 r  cpu/u_exe_stage/u_mul/fif1/Carry0_inferred__25/i_/O
                         net (fo=2, routed)           0.658     8.214    cpu/u_exe_stage/u_mul/six1/fifSig[0]
    SLICE_X51Y80         LUT5 (Prop_lut5_I4_O)        0.152     8.366 r  cpu/u_exe_stage/u_mul/six1/Carry0_inferred__25/i_/O
                         net (fo=2, routed)           1.251     9.617    cpu/u_exe_stage/u_mul/fif1/mem_data_reg[152]_i_9_1[2]
    SLICE_X50Y80         LUT6 (Prop_lut6_I3_O)        0.332     9.949 r  cpu/u_exe_stage/u_mul/fif1/Carry0_inferred__23/i_/O
                         net (fo=1, routed)           0.000     9.949    cpu/u_exe_stage/u_mul/fif1_n_34
    SLICE_X50Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.347 r  cpu/u_exe_stage/u_mul/mem_data_reg[152]_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.347    cpu/u_exe_stage/u_mul/mem_data_reg[152]_i_9_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.461 r  cpu/u_exe_stage/u_mul/mem_data_reg[156]_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.461    cpu/u_exe_stage/u_mul/mem_data_reg[156]_i_9_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.575 r  cpu/u_exe_stage/u_mul/mem_data_reg[128]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.575    cpu/u_exe_stage/u_mul/mem_data_reg[128]_i_10_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.689 r  cpu/u_exe_stage/u_mul/mem_data_reg[132]_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.689    cpu/u_exe_stage/u_mul/mem_data_reg[132]_i_9_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.928 r  cpu/u_exe_stage/u_mul/mem_data_reg[136]_i_10/O[2]
                         net (fo=1, routed)           1.518    12.446    cpu/u_exe_stage/u_mul/exe_mulResult[42]
    SLICE_X50Y73         LUT6 (Prop_lut6_I5_O)        0.302    12.748 r  cpu/u_exe_stage/u_mul/mem_data[135]_i_3/O
                         net (fo=1, routed)           0.845    13.593    cpu/u_exe_stage/u_mul/mem_data[135]_i_3_n_0
    SLICE_X47Y61         LUT6 (Prop_lut6_I1_O)        0.124    13.717 r  cpu/u_exe_stage/u_mul/mem_data[135]_i_1/O
                         net (fo=5, routed)           1.238    14.956    cpu/u_mem_stage/exe_data_reg[182]_0[10]
    SLICE_X44Y68         LUT3 (Prop_lut3_I1_O)        0.156    15.112 r  cpu/u_mem_stage/wb_data[42]_i_1_comp_2/O
                         net (fo=1, routed)           0.744    15.855    cpu/u_id_stage/mem_to_id_bus[10]_repN_2_alias
    SLICE_X47Y66         LUT6 (Prop_lut6_I4_O)        0.355    16.210 r  cpu/u_id_stage/exe_data[109]_i_2_comp_2/O
                         net (fo=3, routed)           0.347    16.557    cpu/u_id_stage/exe_data[109]_i_2_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    16.961 r  cpu/u_id_stage/id_valid_reg_i_79/CO[3]
                         net (fo=1, routed)           0.000    16.961    cpu/u_id_stage/id_valid_reg_i_79_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.078 r  cpu/u_id_stage/id_valid_reg_i_59/CO[3]
                         net (fo=1, routed)           0.000    17.078    cpu/u_id_stage/id_valid_reg_i_59_n_0
    SLICE_X48Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.195 r  cpu/u_id_stage/id_valid_reg_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.195    cpu/u_id_stage/id_valid_reg_i_38_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.312 r  cpu/u_id_stage/id_valid_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.312    cpu/u_id_stage/id_valid_reg_i_24_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.429 r  cpu/u_id_stage/id_valid_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.429    cpu/u_id_stage/id_valid_reg_i_12_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.546 r  cpu/u_id_stage/id_valid_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.546    cpu/u_id_stage/id_valid_reg_i_8_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    17.800 r  cpu/u_id_stage/id_valid_reg_i_18/CO[0]
                         net (fo=1, routed)           0.433    18.234    cpu/u_id_stage/id_valid_reg_i_18_n_3
    SLICE_X49Y73         LUT5 (Prop_lut5_I0_O)        0.367    18.601 f  cpu/u_id_stage/id_valid_i_9/O
                         net (fo=1, routed)           0.405    19.006    cpu/u_id_stage/id_valid_i_9_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I0_O)        0.124    19.130 f  cpu/u_id_stage/id_valid_i_6/O
                         net (fo=1, routed)           0.149    19.279    cpu/u_id_stage/id_valid_i_6_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I1_O)        0.124    19.403 r  cpu/u_id_stage/id_valid_i_4/O
                         net (fo=12, routed)          1.168    20.571    cpu/u_id_stage/id_data_reg[28]_0
    SLICE_X54Y92         LUT6 (Prop_lut6_I1_O)        0.124    20.695 f  cpu/u_id_stage/if_ADEF_EXCP_i_3/O
                         net (fo=2, routed)           0.417    21.112    cpu/u_id_stage/if_ADEF_EXCP_i_3_n_0
    SLICE_X59Y92         LUT5 (Prop_lut5_I0_O)        0.124    21.236 r  cpu/u_id_stage/inst_ram_i_1/O
                         net (fo=21, routed)          0.707    21.944    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[192].ram.r/prim_init.ram/ena
    SLICE_X58Y101        LUT6 (Prop_lut6_I1_O)        0.124    22.068 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[192].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__0_comp_2/O
                         net (fo=16, routed)          1.072    23.140    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[206].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    SLICE_X71Y101        LUT5 (Prop_lut5_I4_O)        0.124    23.264 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[206].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__23/O
                         net (fo=4, routed)           3.873    27.137    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[206].ram.r/prim_init.ram/ramloop[14].ram.ram_ena
    RAMB36_X8Y4          RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[206].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        2.011    -1.459    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[206].ram.r/prim_init.ram/clka
    RAMB36_X8Y4          RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[206].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[9][25]/G
                            (positive level-sensitive latch)
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[211].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        27.127ns  (logic 6.183ns (22.793%)  route 20.944ns (77.207%))
  Logic Levels:           31  (CARRY4=12 LDCE=1 LUT2=1 LUT3=4 LUT5=4 LUT6=9)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         LDCE                         0.000     0.000 r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[9][25]/G
    SLICE_X35Y79         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[9][25]/Q
                         net (fo=3, routed)           1.626     2.185    cpu/u_exe_stage/u_mul/fir4/Q[3]
    SLICE_X42Y80         LUT3 (Prop_lut3_I0_O)        0.124     2.309 r  cpu/u_exe_stage/u_mul/fir4/Carry0_inferred__24/i_/O
                         net (fo=2, routed)           1.873     4.182    cpu/u_exe_stage/u_mul/sec3/firSig[3]_27[3]
    SLICE_X67Y82         LUT5 (Prop_lut5_I4_O)        0.124     4.306 r  cpu/u_exe_stage/u_mul/sec3/i__i_10/O
                         net (fo=2, routed)           0.869     5.174    cpu/u_exe_stage/u_mul/thi2/secSig[2]_35[8]
    SLICE_X66Y81         LUT3 (Prop_lut3_I2_O)        0.150     5.324 r  cpu/u_exe_stage/u_mul/thi2/i__i_4__0/O
                         net (fo=2, routed)           0.606     5.930    cpu/u_exe_stage/u_mul/thiSig[1]_41[25]
    SLICE_X61Y80         LUT6 (Prop_lut6_I5_O)        0.348     6.278 r  cpu/u_exe_stage/u_mul/i__i_2__10/O
                         net (fo=3, routed)           1.154     7.432    cpu/u_exe_stage/u_mul/fif1/forC[1]_1[4]
    SLICE_X49Y80         LUT3 (Prop_lut3_I2_O)        0.124     7.556 r  cpu/u_exe_stage/u_mul/fif1/Carry0_inferred__25/i_/O
                         net (fo=2, routed)           0.658     8.214    cpu/u_exe_stage/u_mul/six1/fifSig[0]
    SLICE_X51Y80         LUT5 (Prop_lut5_I4_O)        0.152     8.366 r  cpu/u_exe_stage/u_mul/six1/Carry0_inferred__25/i_/O
                         net (fo=2, routed)           1.251     9.617    cpu/u_exe_stage/u_mul/fif1/mem_data_reg[152]_i_9_1[2]
    SLICE_X50Y80         LUT6 (Prop_lut6_I3_O)        0.332     9.949 r  cpu/u_exe_stage/u_mul/fif1/Carry0_inferred__23/i_/O
                         net (fo=1, routed)           0.000     9.949    cpu/u_exe_stage/u_mul/fif1_n_34
    SLICE_X50Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.347 r  cpu/u_exe_stage/u_mul/mem_data_reg[152]_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.347    cpu/u_exe_stage/u_mul/mem_data_reg[152]_i_9_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.461 r  cpu/u_exe_stage/u_mul/mem_data_reg[156]_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.461    cpu/u_exe_stage/u_mul/mem_data_reg[156]_i_9_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.575 r  cpu/u_exe_stage/u_mul/mem_data_reg[128]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.575    cpu/u_exe_stage/u_mul/mem_data_reg[128]_i_10_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.689 r  cpu/u_exe_stage/u_mul/mem_data_reg[132]_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.689    cpu/u_exe_stage/u_mul/mem_data_reg[132]_i_9_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.928 r  cpu/u_exe_stage/u_mul/mem_data_reg[136]_i_10/O[2]
                         net (fo=1, routed)           1.518    12.446    cpu/u_exe_stage/u_mul/exe_mulResult[42]
    SLICE_X50Y73         LUT6 (Prop_lut6_I5_O)        0.302    12.748 r  cpu/u_exe_stage/u_mul/mem_data[135]_i_3/O
                         net (fo=1, routed)           0.845    13.593    cpu/u_exe_stage/u_mul/mem_data[135]_i_3_n_0
    SLICE_X47Y61         LUT6 (Prop_lut6_I1_O)        0.124    13.717 r  cpu/u_exe_stage/u_mul/mem_data[135]_i_1/O
                         net (fo=5, routed)           1.238    14.956    cpu/u_mem_stage/exe_data_reg[182]_0[10]
    SLICE_X44Y68         LUT3 (Prop_lut3_I1_O)        0.156    15.112 r  cpu/u_mem_stage/wb_data[42]_i_1_comp_2/O
                         net (fo=1, routed)           0.744    15.855    cpu/u_id_stage/mem_to_id_bus[10]_repN_2_alias
    SLICE_X47Y66         LUT6 (Prop_lut6_I4_O)        0.355    16.210 r  cpu/u_id_stage/exe_data[109]_i_2_comp_2/O
                         net (fo=3, routed)           0.347    16.557    cpu/u_id_stage/exe_data[109]_i_2_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    16.961 r  cpu/u_id_stage/id_valid_reg_i_79/CO[3]
                         net (fo=1, routed)           0.000    16.961    cpu/u_id_stage/id_valid_reg_i_79_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.078 r  cpu/u_id_stage/id_valid_reg_i_59/CO[3]
                         net (fo=1, routed)           0.000    17.078    cpu/u_id_stage/id_valid_reg_i_59_n_0
    SLICE_X48Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.195 r  cpu/u_id_stage/id_valid_reg_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.195    cpu/u_id_stage/id_valid_reg_i_38_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.312 r  cpu/u_id_stage/id_valid_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.312    cpu/u_id_stage/id_valid_reg_i_24_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.429 r  cpu/u_id_stage/id_valid_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.429    cpu/u_id_stage/id_valid_reg_i_12_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.546 r  cpu/u_id_stage/id_valid_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.546    cpu/u_id_stage/id_valid_reg_i_8_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    17.800 r  cpu/u_id_stage/id_valid_reg_i_18/CO[0]
                         net (fo=1, routed)           0.433    18.234    cpu/u_id_stage/id_valid_reg_i_18_n_3
    SLICE_X49Y73         LUT5 (Prop_lut5_I0_O)        0.367    18.601 f  cpu/u_id_stage/id_valid_i_9/O
                         net (fo=1, routed)           0.405    19.006    cpu/u_id_stage/id_valid_i_9_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I0_O)        0.124    19.130 f  cpu/u_id_stage/id_valid_i_6/O
                         net (fo=1, routed)           0.149    19.279    cpu/u_id_stage/id_valid_i_6_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I1_O)        0.124    19.403 r  cpu/u_id_stage/id_valid_i_4/O
                         net (fo=12, routed)          0.382    19.785    cpu/u_mem_stage/if_pc_reg[5]
    SLICE_X53Y74         LUT5 (Prop_lut5_I3_O)        0.124    19.909 f  cpu/u_mem_stage/if_pc[31]_i_6/O
                         net (fo=46, routed)          0.659    20.568    cpu/u_mem_stage/if_pc[31]_i_6_n_0
    SLICE_X55Y77         LUT6 (Prop_lut6_I3_O)        0.124    20.692 f  cpu/u_mem_stage/inst_ram_i_5_comp/O
                         net (fo=66, routed)          1.444    22.137    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[203].ram.r/prim_init.ram/addra[14]
    SLICE_X65Y93         LUT2 (Prop_lut2_I0_O)        0.124    22.261 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[203].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__2_comp/O
                         net (fo=1, routed)           0.406    22.667    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[211].ram.r/prim_init.ram/addra_12_sn_1_repN_alias
    SLICE_X65Y95         LUT6 (Prop_lut6_I5_O)        0.124    22.791 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[211].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__59_comp/O
                         net (fo=4, routed)           4.336    27.127    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[211].ram.r/prim_init.ram/ramloop[19].ram.ram_ena
    RAMB36_X7Y40         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[211].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.857    -1.613    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[211].ram.r/prim_init.ram/clka
    RAMB36_X7Y40         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[211].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[9][25]/G
                            (positive level-sensitive latch)
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[220].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        27.086ns  (logic 6.183ns (22.828%)  route 20.903ns (77.172%))
  Logic Levels:           31  (CARRY4=12 LDCE=1 LUT3=4 LUT5=5 LUT6=9)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         LDCE                         0.000     0.000 r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[9][25]/G
    SLICE_X35Y79         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[9][25]/Q
                         net (fo=3, routed)           1.626     2.185    cpu/u_exe_stage/u_mul/fir4/Q[3]
    SLICE_X42Y80         LUT3 (Prop_lut3_I0_O)        0.124     2.309 r  cpu/u_exe_stage/u_mul/fir4/Carry0_inferred__24/i_/O
                         net (fo=2, routed)           1.873     4.182    cpu/u_exe_stage/u_mul/sec3/firSig[3]_27[3]
    SLICE_X67Y82         LUT5 (Prop_lut5_I4_O)        0.124     4.306 r  cpu/u_exe_stage/u_mul/sec3/i__i_10/O
                         net (fo=2, routed)           0.869     5.174    cpu/u_exe_stage/u_mul/thi2/secSig[2]_35[8]
    SLICE_X66Y81         LUT3 (Prop_lut3_I2_O)        0.150     5.324 r  cpu/u_exe_stage/u_mul/thi2/i__i_4__0/O
                         net (fo=2, routed)           0.606     5.930    cpu/u_exe_stage/u_mul/thiSig[1]_41[25]
    SLICE_X61Y80         LUT6 (Prop_lut6_I5_O)        0.348     6.278 r  cpu/u_exe_stage/u_mul/i__i_2__10/O
                         net (fo=3, routed)           1.154     7.432    cpu/u_exe_stage/u_mul/fif1/forC[1]_1[4]
    SLICE_X49Y80         LUT3 (Prop_lut3_I2_O)        0.124     7.556 r  cpu/u_exe_stage/u_mul/fif1/Carry0_inferred__25/i_/O
                         net (fo=2, routed)           0.658     8.214    cpu/u_exe_stage/u_mul/six1/fifSig[0]
    SLICE_X51Y80         LUT5 (Prop_lut5_I4_O)        0.152     8.366 r  cpu/u_exe_stage/u_mul/six1/Carry0_inferred__25/i_/O
                         net (fo=2, routed)           1.251     9.617    cpu/u_exe_stage/u_mul/fif1/mem_data_reg[152]_i_9_1[2]
    SLICE_X50Y80         LUT6 (Prop_lut6_I3_O)        0.332     9.949 r  cpu/u_exe_stage/u_mul/fif1/Carry0_inferred__23/i_/O
                         net (fo=1, routed)           0.000     9.949    cpu/u_exe_stage/u_mul/fif1_n_34
    SLICE_X50Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.347 r  cpu/u_exe_stage/u_mul/mem_data_reg[152]_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.347    cpu/u_exe_stage/u_mul/mem_data_reg[152]_i_9_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.461 r  cpu/u_exe_stage/u_mul/mem_data_reg[156]_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.461    cpu/u_exe_stage/u_mul/mem_data_reg[156]_i_9_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.575 r  cpu/u_exe_stage/u_mul/mem_data_reg[128]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.575    cpu/u_exe_stage/u_mul/mem_data_reg[128]_i_10_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.689 r  cpu/u_exe_stage/u_mul/mem_data_reg[132]_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.689    cpu/u_exe_stage/u_mul/mem_data_reg[132]_i_9_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.928 r  cpu/u_exe_stage/u_mul/mem_data_reg[136]_i_10/O[2]
                         net (fo=1, routed)           1.518    12.446    cpu/u_exe_stage/u_mul/exe_mulResult[42]
    SLICE_X50Y73         LUT6 (Prop_lut6_I5_O)        0.302    12.748 r  cpu/u_exe_stage/u_mul/mem_data[135]_i_3/O
                         net (fo=1, routed)           0.845    13.593    cpu/u_exe_stage/u_mul/mem_data[135]_i_3_n_0
    SLICE_X47Y61         LUT6 (Prop_lut6_I1_O)        0.124    13.717 r  cpu/u_exe_stage/u_mul/mem_data[135]_i_1/O
                         net (fo=5, routed)           1.238    14.956    cpu/u_mem_stage/exe_data_reg[182]_0[10]
    SLICE_X44Y68         LUT3 (Prop_lut3_I1_O)        0.156    15.112 r  cpu/u_mem_stage/wb_data[42]_i_1_comp_2/O
                         net (fo=1, routed)           0.744    15.855    cpu/u_id_stage/mem_to_id_bus[10]_repN_2_alias
    SLICE_X47Y66         LUT6 (Prop_lut6_I4_O)        0.355    16.210 r  cpu/u_id_stage/exe_data[109]_i_2_comp_2/O
                         net (fo=3, routed)           0.347    16.557    cpu/u_id_stage/exe_data[109]_i_2_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    16.961 r  cpu/u_id_stage/id_valid_reg_i_79/CO[3]
                         net (fo=1, routed)           0.000    16.961    cpu/u_id_stage/id_valid_reg_i_79_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.078 r  cpu/u_id_stage/id_valid_reg_i_59/CO[3]
                         net (fo=1, routed)           0.000    17.078    cpu/u_id_stage/id_valid_reg_i_59_n_0
    SLICE_X48Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.195 r  cpu/u_id_stage/id_valid_reg_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.195    cpu/u_id_stage/id_valid_reg_i_38_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.312 r  cpu/u_id_stage/id_valid_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.312    cpu/u_id_stage/id_valid_reg_i_24_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.429 r  cpu/u_id_stage/id_valid_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.429    cpu/u_id_stage/id_valid_reg_i_12_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.546 r  cpu/u_id_stage/id_valid_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.546    cpu/u_id_stage/id_valid_reg_i_8_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    17.800 r  cpu/u_id_stage/id_valid_reg_i_18/CO[0]
                         net (fo=1, routed)           0.433    18.234    cpu/u_id_stage/id_valid_reg_i_18_n_3
    SLICE_X49Y73         LUT5 (Prop_lut5_I0_O)        0.367    18.601 f  cpu/u_id_stage/id_valid_i_9/O
                         net (fo=1, routed)           0.405    19.006    cpu/u_id_stage/id_valid_i_9_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I0_O)        0.124    19.130 f  cpu/u_id_stage/id_valid_i_6/O
                         net (fo=1, routed)           0.149    19.279    cpu/u_id_stage/id_valid_i_6_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I1_O)        0.124    19.403 r  cpu/u_id_stage/id_valid_i_4/O
                         net (fo=12, routed)          1.168    20.571    cpu/u_id_stage/id_data_reg[28]_0
    SLICE_X54Y92         LUT6 (Prop_lut6_I1_O)        0.124    20.695 f  cpu/u_id_stage/if_ADEF_EXCP_i_3/O
                         net (fo=2, routed)           0.417    21.112    cpu/u_id_stage/if_ADEF_EXCP_i_3_n_0
    SLICE_X59Y92         LUT5 (Prop_lut5_I0_O)        0.124    21.236 r  cpu/u_id_stage/inst_ram_i_1/O
                         net (fo=21, routed)          0.707    21.944    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[192].ram.r/prim_init.ram/ena
    SLICE_X58Y101        LUT6 (Prop_lut6_I1_O)        0.124    22.068 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[192].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__0_comp_2/O
                         net (fo=16, routed)          0.662    22.730    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[220].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    SLICE_X67Y101        LUT5 (Prop_lut5_I4_O)        0.124    22.854 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[220].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__16/O
                         net (fo=4, routed)           4.232    27.086    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[220].ram.r/prim_init.ram/ramloop[28].ram.ram_ena
    RAMB36_X7Y42         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[220].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.852    -1.618    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[220].ram.r/prim_init.ram/clka
    RAMB36_X7Y42         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[220].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[9][25]/G
                            (positive level-sensitive latch)
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        27.027ns  (logic 6.183ns (22.877%)  route 20.844ns (77.123%))
  Logic Levels:           31  (CARRY4=12 LDCE=1 LUT3=4 LUT5=6 LUT6=8)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         LDCE                         0.000     0.000 r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[9][25]/G
    SLICE_X35Y79         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[9][25]/Q
                         net (fo=3, routed)           1.626     2.185    cpu/u_exe_stage/u_mul/fir4/Q[3]
    SLICE_X42Y80         LUT3 (Prop_lut3_I0_O)        0.124     2.309 r  cpu/u_exe_stage/u_mul/fir4/Carry0_inferred__24/i_/O
                         net (fo=2, routed)           1.873     4.182    cpu/u_exe_stage/u_mul/sec3/firSig[3]_27[3]
    SLICE_X67Y82         LUT5 (Prop_lut5_I4_O)        0.124     4.306 r  cpu/u_exe_stage/u_mul/sec3/i__i_10/O
                         net (fo=2, routed)           0.869     5.174    cpu/u_exe_stage/u_mul/thi2/secSig[2]_35[8]
    SLICE_X66Y81         LUT3 (Prop_lut3_I2_O)        0.150     5.324 r  cpu/u_exe_stage/u_mul/thi2/i__i_4__0/O
                         net (fo=2, routed)           0.606     5.930    cpu/u_exe_stage/u_mul/thiSig[1]_41[25]
    SLICE_X61Y80         LUT6 (Prop_lut6_I5_O)        0.348     6.278 r  cpu/u_exe_stage/u_mul/i__i_2__10/O
                         net (fo=3, routed)           1.154     7.432    cpu/u_exe_stage/u_mul/fif1/forC[1]_1[4]
    SLICE_X49Y80         LUT3 (Prop_lut3_I2_O)        0.124     7.556 r  cpu/u_exe_stage/u_mul/fif1/Carry0_inferred__25/i_/O
                         net (fo=2, routed)           0.658     8.214    cpu/u_exe_stage/u_mul/six1/fifSig[0]
    SLICE_X51Y80         LUT5 (Prop_lut5_I4_O)        0.152     8.366 r  cpu/u_exe_stage/u_mul/six1/Carry0_inferred__25/i_/O
                         net (fo=2, routed)           1.251     9.617    cpu/u_exe_stage/u_mul/fif1/mem_data_reg[152]_i_9_1[2]
    SLICE_X50Y80         LUT6 (Prop_lut6_I3_O)        0.332     9.949 r  cpu/u_exe_stage/u_mul/fif1/Carry0_inferred__23/i_/O
                         net (fo=1, routed)           0.000     9.949    cpu/u_exe_stage/u_mul/fif1_n_34
    SLICE_X50Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.347 r  cpu/u_exe_stage/u_mul/mem_data_reg[152]_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.347    cpu/u_exe_stage/u_mul/mem_data_reg[152]_i_9_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.461 r  cpu/u_exe_stage/u_mul/mem_data_reg[156]_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.461    cpu/u_exe_stage/u_mul/mem_data_reg[156]_i_9_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.575 r  cpu/u_exe_stage/u_mul/mem_data_reg[128]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.575    cpu/u_exe_stage/u_mul/mem_data_reg[128]_i_10_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.689 r  cpu/u_exe_stage/u_mul/mem_data_reg[132]_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.689    cpu/u_exe_stage/u_mul/mem_data_reg[132]_i_9_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.928 r  cpu/u_exe_stage/u_mul/mem_data_reg[136]_i_10/O[2]
                         net (fo=1, routed)           1.518    12.446    cpu/u_exe_stage/u_mul/exe_mulResult[42]
    SLICE_X50Y73         LUT6 (Prop_lut6_I5_O)        0.302    12.748 r  cpu/u_exe_stage/u_mul/mem_data[135]_i_3/O
                         net (fo=1, routed)           0.845    13.593    cpu/u_exe_stage/u_mul/mem_data[135]_i_3_n_0
    SLICE_X47Y61         LUT6 (Prop_lut6_I1_O)        0.124    13.717 r  cpu/u_exe_stage/u_mul/mem_data[135]_i_1/O
                         net (fo=5, routed)           1.238    14.956    cpu/u_mem_stage/exe_data_reg[182]_0[10]
    SLICE_X44Y68         LUT3 (Prop_lut3_I1_O)        0.156    15.112 r  cpu/u_mem_stage/wb_data[42]_i_1_comp_2/O
                         net (fo=1, routed)           0.744    15.855    cpu/u_id_stage/mem_to_id_bus[10]_repN_2_alias
    SLICE_X47Y66         LUT6 (Prop_lut6_I4_O)        0.355    16.210 r  cpu/u_id_stage/exe_data[109]_i_2_comp_2/O
                         net (fo=3, routed)           0.347    16.557    cpu/u_id_stage/exe_data[109]_i_2_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    16.961 r  cpu/u_id_stage/id_valid_reg_i_79/CO[3]
                         net (fo=1, routed)           0.000    16.961    cpu/u_id_stage/id_valid_reg_i_79_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.078 r  cpu/u_id_stage/id_valid_reg_i_59/CO[3]
                         net (fo=1, routed)           0.000    17.078    cpu/u_id_stage/id_valid_reg_i_59_n_0
    SLICE_X48Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.195 r  cpu/u_id_stage/id_valid_reg_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.195    cpu/u_id_stage/id_valid_reg_i_38_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.312 r  cpu/u_id_stage/id_valid_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.312    cpu/u_id_stage/id_valid_reg_i_24_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.429 r  cpu/u_id_stage/id_valid_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.429    cpu/u_id_stage/id_valid_reg_i_12_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.546 r  cpu/u_id_stage/id_valid_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.546    cpu/u_id_stage/id_valid_reg_i_8_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    17.800 r  cpu/u_id_stage/id_valid_reg_i_18/CO[0]
                         net (fo=1, routed)           0.433    18.234    cpu/u_id_stage/id_valid_reg_i_18_n_3
    SLICE_X49Y73         LUT5 (Prop_lut5_I0_O)        0.367    18.601 f  cpu/u_id_stage/id_valid_i_9/O
                         net (fo=1, routed)           0.405    19.006    cpu/u_id_stage/id_valid_i_9_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I0_O)        0.124    19.130 f  cpu/u_id_stage/id_valid_i_6/O
                         net (fo=1, routed)           0.149    19.279    cpu/u_id_stage/id_valid_i_6_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I1_O)        0.124    19.403 r  cpu/u_id_stage/id_valid_i_4/O
                         net (fo=12, routed)          0.541    19.944    cpu/u_mem_stage/if_pc_reg[5]
    SLICE_X55Y74         LUT5 (Prop_lut5_I3_O)        0.124    20.068 r  cpu/u_mem_stage/if_pc[31]_i_5/O
                         net (fo=43, routed)          0.799    20.867    cpu/u_mem_stage/if_pc[31]_i_5_n_0
    SLICE_X55Y82         LUT5 (Prop_lut5_I0_O)        0.124    20.991 r  cpu/u_mem_stage/inst_ram_i_2/O
                         net (fo=8, routed)           1.058    22.049    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[224].ram.r/prim_init.ram/addra[17]
    SLICE_X58Y97         LUT6 (Prop_lut6_I3_O)        0.124    22.173 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[224].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2_comp_1/O
                         net (fo=15, routed)          0.738    22.911    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[230].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    SLICE_X58Y97         LUT5 (Prop_lut5_I4_O)        0.124    23.035 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[230].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__11/O
                         net (fo=4, routed)           3.993    27.027    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/ramloop[38].ram.ram_ena
    RAMB36_X8Y32         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.664    -1.806    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/clka
    RAMB36_X8Y32         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[9][25]/G
                            (positive level-sensitive latch)
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        26.995ns  (logic 6.183ns (22.904%)  route 20.812ns (77.096%))
  Logic Levels:           31  (CARRY4=12 LDCE=1 LUT3=4 LUT5=6 LUT6=8)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         LDCE                         0.000     0.000 r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[9][25]/G
    SLICE_X35Y79         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[9][25]/Q
                         net (fo=3, routed)           1.626     2.185    cpu/u_exe_stage/u_mul/fir4/Q[3]
    SLICE_X42Y80         LUT3 (Prop_lut3_I0_O)        0.124     2.309 r  cpu/u_exe_stage/u_mul/fir4/Carry0_inferred__24/i_/O
                         net (fo=2, routed)           1.873     4.182    cpu/u_exe_stage/u_mul/sec3/firSig[3]_27[3]
    SLICE_X67Y82         LUT5 (Prop_lut5_I4_O)        0.124     4.306 r  cpu/u_exe_stage/u_mul/sec3/i__i_10/O
                         net (fo=2, routed)           0.869     5.174    cpu/u_exe_stage/u_mul/thi2/secSig[2]_35[8]
    SLICE_X66Y81         LUT3 (Prop_lut3_I2_O)        0.150     5.324 r  cpu/u_exe_stage/u_mul/thi2/i__i_4__0/O
                         net (fo=2, routed)           0.606     5.930    cpu/u_exe_stage/u_mul/thiSig[1]_41[25]
    SLICE_X61Y80         LUT6 (Prop_lut6_I5_O)        0.348     6.278 r  cpu/u_exe_stage/u_mul/i__i_2__10/O
                         net (fo=3, routed)           1.154     7.432    cpu/u_exe_stage/u_mul/fif1/forC[1]_1[4]
    SLICE_X49Y80         LUT3 (Prop_lut3_I2_O)        0.124     7.556 r  cpu/u_exe_stage/u_mul/fif1/Carry0_inferred__25/i_/O
                         net (fo=2, routed)           0.658     8.214    cpu/u_exe_stage/u_mul/six1/fifSig[0]
    SLICE_X51Y80         LUT5 (Prop_lut5_I4_O)        0.152     8.366 r  cpu/u_exe_stage/u_mul/six1/Carry0_inferred__25/i_/O
                         net (fo=2, routed)           1.251     9.617    cpu/u_exe_stage/u_mul/fif1/mem_data_reg[152]_i_9_1[2]
    SLICE_X50Y80         LUT6 (Prop_lut6_I3_O)        0.332     9.949 r  cpu/u_exe_stage/u_mul/fif1/Carry0_inferred__23/i_/O
                         net (fo=1, routed)           0.000     9.949    cpu/u_exe_stage/u_mul/fif1_n_34
    SLICE_X50Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.347 r  cpu/u_exe_stage/u_mul/mem_data_reg[152]_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.347    cpu/u_exe_stage/u_mul/mem_data_reg[152]_i_9_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.461 r  cpu/u_exe_stage/u_mul/mem_data_reg[156]_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.461    cpu/u_exe_stage/u_mul/mem_data_reg[156]_i_9_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.575 r  cpu/u_exe_stage/u_mul/mem_data_reg[128]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.575    cpu/u_exe_stage/u_mul/mem_data_reg[128]_i_10_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.689 r  cpu/u_exe_stage/u_mul/mem_data_reg[132]_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.689    cpu/u_exe_stage/u_mul/mem_data_reg[132]_i_9_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.928 r  cpu/u_exe_stage/u_mul/mem_data_reg[136]_i_10/O[2]
                         net (fo=1, routed)           1.518    12.446    cpu/u_exe_stage/u_mul/exe_mulResult[42]
    SLICE_X50Y73         LUT6 (Prop_lut6_I5_O)        0.302    12.748 r  cpu/u_exe_stage/u_mul/mem_data[135]_i_3/O
                         net (fo=1, routed)           0.845    13.593    cpu/u_exe_stage/u_mul/mem_data[135]_i_3_n_0
    SLICE_X47Y61         LUT6 (Prop_lut6_I1_O)        0.124    13.717 r  cpu/u_exe_stage/u_mul/mem_data[135]_i_1/O
                         net (fo=5, routed)           1.238    14.956    cpu/u_mem_stage/exe_data_reg[182]_0[10]
    SLICE_X44Y68         LUT3 (Prop_lut3_I1_O)        0.156    15.112 r  cpu/u_mem_stage/wb_data[42]_i_1_comp_2/O
                         net (fo=1, routed)           0.744    15.855    cpu/u_id_stage/mem_to_id_bus[10]_repN_2_alias
    SLICE_X47Y66         LUT6 (Prop_lut6_I4_O)        0.355    16.210 r  cpu/u_id_stage/exe_data[109]_i_2_comp_2/O
                         net (fo=3, routed)           0.347    16.557    cpu/u_id_stage/exe_data[109]_i_2_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    16.961 r  cpu/u_id_stage/id_valid_reg_i_79/CO[3]
                         net (fo=1, routed)           0.000    16.961    cpu/u_id_stage/id_valid_reg_i_79_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.078 r  cpu/u_id_stage/id_valid_reg_i_59/CO[3]
                         net (fo=1, routed)           0.000    17.078    cpu/u_id_stage/id_valid_reg_i_59_n_0
    SLICE_X48Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.195 r  cpu/u_id_stage/id_valid_reg_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.195    cpu/u_id_stage/id_valid_reg_i_38_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.312 r  cpu/u_id_stage/id_valid_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.312    cpu/u_id_stage/id_valid_reg_i_24_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.429 r  cpu/u_id_stage/id_valid_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.429    cpu/u_id_stage/id_valid_reg_i_12_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.546 r  cpu/u_id_stage/id_valid_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.546    cpu/u_id_stage/id_valid_reg_i_8_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    17.800 r  cpu/u_id_stage/id_valid_reg_i_18/CO[0]
                         net (fo=1, routed)           0.433    18.234    cpu/u_id_stage/id_valid_reg_i_18_n_3
    SLICE_X49Y73         LUT5 (Prop_lut5_I0_O)        0.367    18.601 f  cpu/u_id_stage/id_valid_i_9/O
                         net (fo=1, routed)           0.405    19.006    cpu/u_id_stage/id_valid_i_9_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I0_O)        0.124    19.130 f  cpu/u_id_stage/id_valid_i_6/O
                         net (fo=1, routed)           0.149    19.279    cpu/u_id_stage/id_valid_i_6_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I1_O)        0.124    19.403 r  cpu/u_id_stage/id_valid_i_4/O
                         net (fo=12, routed)          0.541    19.944    cpu/u_mem_stage/if_pc_reg[5]
    SLICE_X55Y74         LUT5 (Prop_lut5_I3_O)        0.124    20.068 r  cpu/u_mem_stage/if_pc[31]_i_5/O
                         net (fo=43, routed)          0.799    20.867    cpu/u_mem_stage/if_pc[31]_i_5_n_0
    SLICE_X55Y82         LUT5 (Prop_lut5_I0_O)        0.124    20.991 r  cpu/u_mem_stage/inst_ram_i_2/O
                         net (fo=8, routed)           1.058    22.049    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[224].ram.r/prim_init.ram/addra[17]
    SLICE_X58Y97         LUT6 (Prop_lut6_I3_O)        0.124    22.173 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[224].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2_comp_1/O
                         net (fo=15, routed)          1.228    23.401    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[228].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    SLICE_X55Y122        LUT5 (Prop_lut5_I4_O)        0.124    23.525 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[228].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__12/O
                         net (fo=4, routed)           3.470    26.995    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/ramloop[36].ram.ram_ena
    RAMB36_X8Y33         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.659    -1.811    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/clka
    RAMB36_X8Y33         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[9][25]/G
                            (positive level-sensitive latch)
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        26.973ns  (logic 6.183ns (22.923%)  route 20.790ns (77.077%))
  Logic Levels:           31  (CARRY4=12 LDCE=1 LUT3=4 LUT5=6 LUT6=8)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         LDCE                         0.000     0.000 r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[9][25]/G
    SLICE_X35Y79         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[9][25]/Q
                         net (fo=3, routed)           1.626     2.185    cpu/u_exe_stage/u_mul/fir4/Q[3]
    SLICE_X42Y80         LUT3 (Prop_lut3_I0_O)        0.124     2.309 r  cpu/u_exe_stage/u_mul/fir4/Carry0_inferred__24/i_/O
                         net (fo=2, routed)           1.873     4.182    cpu/u_exe_stage/u_mul/sec3/firSig[3]_27[3]
    SLICE_X67Y82         LUT5 (Prop_lut5_I4_O)        0.124     4.306 r  cpu/u_exe_stage/u_mul/sec3/i__i_10/O
                         net (fo=2, routed)           0.869     5.174    cpu/u_exe_stage/u_mul/thi2/secSig[2]_35[8]
    SLICE_X66Y81         LUT3 (Prop_lut3_I2_O)        0.150     5.324 r  cpu/u_exe_stage/u_mul/thi2/i__i_4__0/O
                         net (fo=2, routed)           0.606     5.930    cpu/u_exe_stage/u_mul/thiSig[1]_41[25]
    SLICE_X61Y80         LUT6 (Prop_lut6_I5_O)        0.348     6.278 r  cpu/u_exe_stage/u_mul/i__i_2__10/O
                         net (fo=3, routed)           1.154     7.432    cpu/u_exe_stage/u_mul/fif1/forC[1]_1[4]
    SLICE_X49Y80         LUT3 (Prop_lut3_I2_O)        0.124     7.556 r  cpu/u_exe_stage/u_mul/fif1/Carry0_inferred__25/i_/O
                         net (fo=2, routed)           0.658     8.214    cpu/u_exe_stage/u_mul/six1/fifSig[0]
    SLICE_X51Y80         LUT5 (Prop_lut5_I4_O)        0.152     8.366 r  cpu/u_exe_stage/u_mul/six1/Carry0_inferred__25/i_/O
                         net (fo=2, routed)           1.251     9.617    cpu/u_exe_stage/u_mul/fif1/mem_data_reg[152]_i_9_1[2]
    SLICE_X50Y80         LUT6 (Prop_lut6_I3_O)        0.332     9.949 r  cpu/u_exe_stage/u_mul/fif1/Carry0_inferred__23/i_/O
                         net (fo=1, routed)           0.000     9.949    cpu/u_exe_stage/u_mul/fif1_n_34
    SLICE_X50Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.347 r  cpu/u_exe_stage/u_mul/mem_data_reg[152]_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.347    cpu/u_exe_stage/u_mul/mem_data_reg[152]_i_9_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.461 r  cpu/u_exe_stage/u_mul/mem_data_reg[156]_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.461    cpu/u_exe_stage/u_mul/mem_data_reg[156]_i_9_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.575 r  cpu/u_exe_stage/u_mul/mem_data_reg[128]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.575    cpu/u_exe_stage/u_mul/mem_data_reg[128]_i_10_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.689 r  cpu/u_exe_stage/u_mul/mem_data_reg[132]_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.689    cpu/u_exe_stage/u_mul/mem_data_reg[132]_i_9_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.928 r  cpu/u_exe_stage/u_mul/mem_data_reg[136]_i_10/O[2]
                         net (fo=1, routed)           1.518    12.446    cpu/u_exe_stage/u_mul/exe_mulResult[42]
    SLICE_X50Y73         LUT6 (Prop_lut6_I5_O)        0.302    12.748 r  cpu/u_exe_stage/u_mul/mem_data[135]_i_3/O
                         net (fo=1, routed)           0.845    13.593    cpu/u_exe_stage/u_mul/mem_data[135]_i_3_n_0
    SLICE_X47Y61         LUT6 (Prop_lut6_I1_O)        0.124    13.717 r  cpu/u_exe_stage/u_mul/mem_data[135]_i_1/O
                         net (fo=5, routed)           1.238    14.956    cpu/u_mem_stage/exe_data_reg[182]_0[10]
    SLICE_X44Y68         LUT3 (Prop_lut3_I1_O)        0.156    15.112 r  cpu/u_mem_stage/wb_data[42]_i_1_comp_2/O
                         net (fo=1, routed)           0.744    15.855    cpu/u_id_stage/mem_to_id_bus[10]_repN_2_alias
    SLICE_X47Y66         LUT6 (Prop_lut6_I4_O)        0.355    16.210 r  cpu/u_id_stage/exe_data[109]_i_2_comp_2/O
                         net (fo=3, routed)           0.347    16.557    cpu/u_id_stage/exe_data[109]_i_2_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    16.961 r  cpu/u_id_stage/id_valid_reg_i_79/CO[3]
                         net (fo=1, routed)           0.000    16.961    cpu/u_id_stage/id_valid_reg_i_79_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.078 r  cpu/u_id_stage/id_valid_reg_i_59/CO[3]
                         net (fo=1, routed)           0.000    17.078    cpu/u_id_stage/id_valid_reg_i_59_n_0
    SLICE_X48Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.195 r  cpu/u_id_stage/id_valid_reg_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.195    cpu/u_id_stage/id_valid_reg_i_38_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.312 r  cpu/u_id_stage/id_valid_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.312    cpu/u_id_stage/id_valid_reg_i_24_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.429 r  cpu/u_id_stage/id_valid_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.429    cpu/u_id_stage/id_valid_reg_i_12_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.546 r  cpu/u_id_stage/id_valid_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.546    cpu/u_id_stage/id_valid_reg_i_8_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    17.800 r  cpu/u_id_stage/id_valid_reg_i_18/CO[0]
                         net (fo=1, routed)           0.433    18.234    cpu/u_id_stage/id_valid_reg_i_18_n_3
    SLICE_X49Y73         LUT5 (Prop_lut5_I0_O)        0.367    18.601 f  cpu/u_id_stage/id_valid_i_9/O
                         net (fo=1, routed)           0.405    19.006    cpu/u_id_stage/id_valid_i_9_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I0_O)        0.124    19.130 f  cpu/u_id_stage/id_valid_i_6/O
                         net (fo=1, routed)           0.149    19.279    cpu/u_id_stage/id_valid_i_6_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I1_O)        0.124    19.403 r  cpu/u_id_stage/id_valid_i_4/O
                         net (fo=12, routed)          0.541    19.944    cpu/u_mem_stage/if_pc_reg[5]
    SLICE_X55Y74         LUT5 (Prop_lut5_I3_O)        0.124    20.068 r  cpu/u_mem_stage/if_pc[31]_i_5/O
                         net (fo=43, routed)          0.799    20.867    cpu/u_mem_stage/if_pc[31]_i_5_n_0
    SLICE_X55Y82         LUT5 (Prop_lut5_I0_O)        0.124    20.991 r  cpu/u_mem_stage/inst_ram_i_2/O
                         net (fo=8, routed)           1.058    22.049    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[224].ram.r/prim_init.ram/addra[17]
    SLICE_X58Y97         LUT6 (Prop_lut6_I3_O)        0.124    22.173 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[224].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2_comp_1/O
                         net (fo=15, routed)          0.745    22.918    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[232].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    SLICE_X58Y97         LUT5 (Prop_lut5_I4_O)        0.124    23.042 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[232].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__10/O
                         net (fo=4, routed)           3.932    26.973    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/ramloop[40].ram.ram_ena
    RAMB36_X7Y36         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.658    -1.812    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/clka
    RAMB36_X7Y36         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[9][25]/G
                            (positive level-sensitive latch)
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        26.970ns  (logic 6.183ns (22.926%)  route 20.787ns (77.074%))
  Logic Levels:           31  (CARRY4=12 LDCE=1 LUT3=4 LUT5=5 LUT6=9)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         LDCE                         0.000     0.000 r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[9][25]/G
    SLICE_X35Y79         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[9][25]/Q
                         net (fo=3, routed)           1.626     2.185    cpu/u_exe_stage/u_mul/fir4/Q[3]
    SLICE_X42Y80         LUT3 (Prop_lut3_I0_O)        0.124     2.309 r  cpu/u_exe_stage/u_mul/fir4/Carry0_inferred__24/i_/O
                         net (fo=2, routed)           1.873     4.182    cpu/u_exe_stage/u_mul/sec3/firSig[3]_27[3]
    SLICE_X67Y82         LUT5 (Prop_lut5_I4_O)        0.124     4.306 r  cpu/u_exe_stage/u_mul/sec3/i__i_10/O
                         net (fo=2, routed)           0.869     5.174    cpu/u_exe_stage/u_mul/thi2/secSig[2]_35[8]
    SLICE_X66Y81         LUT3 (Prop_lut3_I2_O)        0.150     5.324 r  cpu/u_exe_stage/u_mul/thi2/i__i_4__0/O
                         net (fo=2, routed)           0.606     5.930    cpu/u_exe_stage/u_mul/thiSig[1]_41[25]
    SLICE_X61Y80         LUT6 (Prop_lut6_I5_O)        0.348     6.278 r  cpu/u_exe_stage/u_mul/i__i_2__10/O
                         net (fo=3, routed)           1.154     7.432    cpu/u_exe_stage/u_mul/fif1/forC[1]_1[4]
    SLICE_X49Y80         LUT3 (Prop_lut3_I2_O)        0.124     7.556 r  cpu/u_exe_stage/u_mul/fif1/Carry0_inferred__25/i_/O
                         net (fo=2, routed)           0.658     8.214    cpu/u_exe_stage/u_mul/six1/fifSig[0]
    SLICE_X51Y80         LUT5 (Prop_lut5_I4_O)        0.152     8.366 r  cpu/u_exe_stage/u_mul/six1/Carry0_inferred__25/i_/O
                         net (fo=2, routed)           1.251     9.617    cpu/u_exe_stage/u_mul/fif1/mem_data_reg[152]_i_9_1[2]
    SLICE_X50Y80         LUT6 (Prop_lut6_I3_O)        0.332     9.949 r  cpu/u_exe_stage/u_mul/fif1/Carry0_inferred__23/i_/O
                         net (fo=1, routed)           0.000     9.949    cpu/u_exe_stage/u_mul/fif1_n_34
    SLICE_X50Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.347 r  cpu/u_exe_stage/u_mul/mem_data_reg[152]_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.347    cpu/u_exe_stage/u_mul/mem_data_reg[152]_i_9_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.461 r  cpu/u_exe_stage/u_mul/mem_data_reg[156]_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.461    cpu/u_exe_stage/u_mul/mem_data_reg[156]_i_9_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.575 r  cpu/u_exe_stage/u_mul/mem_data_reg[128]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.575    cpu/u_exe_stage/u_mul/mem_data_reg[128]_i_10_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.689 r  cpu/u_exe_stage/u_mul/mem_data_reg[132]_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.689    cpu/u_exe_stage/u_mul/mem_data_reg[132]_i_9_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.928 r  cpu/u_exe_stage/u_mul/mem_data_reg[136]_i_10/O[2]
                         net (fo=1, routed)           1.518    12.446    cpu/u_exe_stage/u_mul/exe_mulResult[42]
    SLICE_X50Y73         LUT6 (Prop_lut6_I5_O)        0.302    12.748 r  cpu/u_exe_stage/u_mul/mem_data[135]_i_3/O
                         net (fo=1, routed)           0.845    13.593    cpu/u_exe_stage/u_mul/mem_data[135]_i_3_n_0
    SLICE_X47Y61         LUT6 (Prop_lut6_I1_O)        0.124    13.717 r  cpu/u_exe_stage/u_mul/mem_data[135]_i_1/O
                         net (fo=5, routed)           1.238    14.956    cpu/u_mem_stage/exe_data_reg[182]_0[10]
    SLICE_X44Y68         LUT3 (Prop_lut3_I1_O)        0.156    15.112 r  cpu/u_mem_stage/wb_data[42]_i_1_comp_2/O
                         net (fo=1, routed)           0.744    15.855    cpu/u_id_stage/mem_to_id_bus[10]_repN_2_alias
    SLICE_X47Y66         LUT6 (Prop_lut6_I4_O)        0.355    16.210 r  cpu/u_id_stage/exe_data[109]_i_2_comp_2/O
                         net (fo=3, routed)           0.347    16.557    cpu/u_id_stage/exe_data[109]_i_2_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    16.961 r  cpu/u_id_stage/id_valid_reg_i_79/CO[3]
                         net (fo=1, routed)           0.000    16.961    cpu/u_id_stage/id_valid_reg_i_79_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.078 r  cpu/u_id_stage/id_valid_reg_i_59/CO[3]
                         net (fo=1, routed)           0.000    17.078    cpu/u_id_stage/id_valid_reg_i_59_n_0
    SLICE_X48Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.195 r  cpu/u_id_stage/id_valid_reg_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.195    cpu/u_id_stage/id_valid_reg_i_38_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.312 r  cpu/u_id_stage/id_valid_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.312    cpu/u_id_stage/id_valid_reg_i_24_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.429 r  cpu/u_id_stage/id_valid_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.429    cpu/u_id_stage/id_valid_reg_i_12_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.546 r  cpu/u_id_stage/id_valid_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.546    cpu/u_id_stage/id_valid_reg_i_8_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    17.800 r  cpu/u_id_stage/id_valid_reg_i_18/CO[0]
                         net (fo=1, routed)           0.433    18.234    cpu/u_id_stage/id_valid_reg_i_18_n_3
    SLICE_X49Y73         LUT5 (Prop_lut5_I0_O)        0.367    18.601 f  cpu/u_id_stage/id_valid_i_9/O
                         net (fo=1, routed)           0.405    19.006    cpu/u_id_stage/id_valid_i_9_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I0_O)        0.124    19.130 f  cpu/u_id_stage/id_valid_i_6/O
                         net (fo=1, routed)           0.149    19.279    cpu/u_id_stage/id_valid_i_6_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I1_O)        0.124    19.403 r  cpu/u_id_stage/id_valid_i_4/O
                         net (fo=12, routed)          1.168    20.571    cpu/u_id_stage/id_data_reg[28]_0
    SLICE_X54Y92         LUT6 (Prop_lut6_I1_O)        0.124    20.695 f  cpu/u_id_stage/if_ADEF_EXCP_i_3/O
                         net (fo=2, routed)           0.417    21.112    cpu/u_id_stage/if_ADEF_EXCP_i_3_n_0
    SLICE_X59Y92         LUT5 (Prop_lut5_I0_O)        0.124    21.236 r  cpu/u_id_stage/inst_ram_i_1/O
                         net (fo=21, routed)          0.707    21.944    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[192].ram.r/prim_init.ram/ena
    SLICE_X58Y101        LUT6 (Prop_lut6_I1_O)        0.124    22.068 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[192].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__0_comp_2/O
                         net (fo=16, routed)          0.929    22.996    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[202].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    SLICE_X66Y101        LUT5 (Prop_lut5_I4_O)        0.124    23.120 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[202].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__25/O
                         net (fo=4, routed)           3.849    26.970    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/ramloop[10].ram.ram_ena
    RAMB36_X7Y2          RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        2.017    -1.453    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X7Y2          RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[9][25]/G
                            (positive level-sensitive latch)
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        26.959ns  (logic 6.059ns (22.475%)  route 20.900ns (77.525%))
  Logic Levels:           30  (CARRY4=12 LDCE=1 LUT3=4 LUT5=5 LUT6=8)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         LDCE                         0.000     0.000 r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[9][25]/G
    SLICE_X35Y79         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[9][25]/Q
                         net (fo=3, routed)           1.626     2.185    cpu/u_exe_stage/u_mul/fir4/Q[3]
    SLICE_X42Y80         LUT3 (Prop_lut3_I0_O)        0.124     2.309 r  cpu/u_exe_stage/u_mul/fir4/Carry0_inferred__24/i_/O
                         net (fo=2, routed)           1.873     4.182    cpu/u_exe_stage/u_mul/sec3/firSig[3]_27[3]
    SLICE_X67Y82         LUT5 (Prop_lut5_I4_O)        0.124     4.306 r  cpu/u_exe_stage/u_mul/sec3/i__i_10/O
                         net (fo=2, routed)           0.869     5.174    cpu/u_exe_stage/u_mul/thi2/secSig[2]_35[8]
    SLICE_X66Y81         LUT3 (Prop_lut3_I2_O)        0.150     5.324 r  cpu/u_exe_stage/u_mul/thi2/i__i_4__0/O
                         net (fo=2, routed)           0.606     5.930    cpu/u_exe_stage/u_mul/thiSig[1]_41[25]
    SLICE_X61Y80         LUT6 (Prop_lut6_I5_O)        0.348     6.278 r  cpu/u_exe_stage/u_mul/i__i_2__10/O
                         net (fo=3, routed)           1.154     7.432    cpu/u_exe_stage/u_mul/fif1/forC[1]_1[4]
    SLICE_X49Y80         LUT3 (Prop_lut3_I2_O)        0.124     7.556 r  cpu/u_exe_stage/u_mul/fif1/Carry0_inferred__25/i_/O
                         net (fo=2, routed)           0.658     8.214    cpu/u_exe_stage/u_mul/six1/fifSig[0]
    SLICE_X51Y80         LUT5 (Prop_lut5_I4_O)        0.152     8.366 r  cpu/u_exe_stage/u_mul/six1/Carry0_inferred__25/i_/O
                         net (fo=2, routed)           1.251     9.617    cpu/u_exe_stage/u_mul/fif1/mem_data_reg[152]_i_9_1[2]
    SLICE_X50Y80         LUT6 (Prop_lut6_I3_O)        0.332     9.949 r  cpu/u_exe_stage/u_mul/fif1/Carry0_inferred__23/i_/O
                         net (fo=1, routed)           0.000     9.949    cpu/u_exe_stage/u_mul/fif1_n_34
    SLICE_X50Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.347 r  cpu/u_exe_stage/u_mul/mem_data_reg[152]_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.347    cpu/u_exe_stage/u_mul/mem_data_reg[152]_i_9_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.461 r  cpu/u_exe_stage/u_mul/mem_data_reg[156]_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.461    cpu/u_exe_stage/u_mul/mem_data_reg[156]_i_9_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.575 r  cpu/u_exe_stage/u_mul/mem_data_reg[128]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.575    cpu/u_exe_stage/u_mul/mem_data_reg[128]_i_10_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.689 r  cpu/u_exe_stage/u_mul/mem_data_reg[132]_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.689    cpu/u_exe_stage/u_mul/mem_data_reg[132]_i_9_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.928 r  cpu/u_exe_stage/u_mul/mem_data_reg[136]_i_10/O[2]
                         net (fo=1, routed)           1.518    12.446    cpu/u_exe_stage/u_mul/exe_mulResult[42]
    SLICE_X50Y73         LUT6 (Prop_lut6_I5_O)        0.302    12.748 r  cpu/u_exe_stage/u_mul/mem_data[135]_i_3/O
                         net (fo=1, routed)           0.845    13.593    cpu/u_exe_stage/u_mul/mem_data[135]_i_3_n_0
    SLICE_X47Y61         LUT6 (Prop_lut6_I1_O)        0.124    13.717 r  cpu/u_exe_stage/u_mul/mem_data[135]_i_1/O
                         net (fo=5, routed)           1.238    14.956    cpu/u_mem_stage/exe_data_reg[182]_0[10]
    SLICE_X44Y68         LUT3 (Prop_lut3_I1_O)        0.156    15.112 r  cpu/u_mem_stage/wb_data[42]_i_1_comp_2/O
                         net (fo=1, routed)           0.744    15.855    cpu/u_id_stage/mem_to_id_bus[10]_repN_2_alias
    SLICE_X47Y66         LUT6 (Prop_lut6_I4_O)        0.355    16.210 r  cpu/u_id_stage/exe_data[109]_i_2_comp_2/O
                         net (fo=3, routed)           0.347    16.557    cpu/u_id_stage/exe_data[109]_i_2_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    16.961 r  cpu/u_id_stage/id_valid_reg_i_79/CO[3]
                         net (fo=1, routed)           0.000    16.961    cpu/u_id_stage/id_valid_reg_i_79_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.078 r  cpu/u_id_stage/id_valid_reg_i_59/CO[3]
                         net (fo=1, routed)           0.000    17.078    cpu/u_id_stage/id_valid_reg_i_59_n_0
    SLICE_X48Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.195 r  cpu/u_id_stage/id_valid_reg_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.195    cpu/u_id_stage/id_valid_reg_i_38_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.312 r  cpu/u_id_stage/id_valid_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.312    cpu/u_id_stage/id_valid_reg_i_24_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.429 r  cpu/u_id_stage/id_valid_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.429    cpu/u_id_stage/id_valid_reg_i_12_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.546 r  cpu/u_id_stage/id_valid_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.546    cpu/u_id_stage/id_valid_reg_i_8_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    17.800 r  cpu/u_id_stage/id_valid_reg_i_18/CO[0]
                         net (fo=1, routed)           0.433    18.234    cpu/u_id_stage/id_valid_reg_i_18_n_3
    SLICE_X49Y73         LUT5 (Prop_lut5_I0_O)        0.367    18.601 r  cpu/u_id_stage/id_valid_i_9/O
                         net (fo=1, routed)           0.405    19.006    cpu/u_id_stage/id_valid_i_9_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I0_O)        0.124    19.130 r  cpu/u_id_stage/id_valid_i_6/O
                         net (fo=1, routed)           0.149    19.279    cpu/u_id_stage/id_valid_i_6_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I1_O)        0.124    19.403 f  cpu/u_id_stage/id_valid_i_4/O
                         net (fo=12, routed)          0.541    19.944    cpu/u_mem_stage/if_pc_reg[5]
    SLICE_X55Y74         LUT5 (Prop_lut5_I3_O)        0.124    20.068 f  cpu/u_mem_stage/if_pc[31]_i_5/O
                         net (fo=43, routed)          0.882    20.950    cpu/u_mem_stage/if_pc[31]_i_5_n_0
    SLICE_X59Y76         LUT5 (Prop_lut5_I0_O)        0.124    21.074 f  cpu/u_mem_stage/inst_ram_i_7/O
                         net (fo=9, routed)           1.488    22.561    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[234].ram.r/prim_init.ram/mem_valid_reg_0[12]_alias
    SLICE_X59Y96         LUT6 (Prop_lut6_I4_O)        0.124    22.685 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[234].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__9_comp/O
                         net (fo=4, routed)           4.273    26.959    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/ramloop[42].ram.ram_ena
    RAMB36_X8Y37         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.666    -1.804    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/clka
    RAMB36_X8Y37         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[9][25]/G
                            (positive level-sensitive latch)
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        26.924ns  (logic 6.183ns (22.965%)  route 20.741ns (77.035%))
  Logic Levels:           31  (CARRY4=12 LDCE=1 LUT3=4 LUT5=6 LUT6=8)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         LDCE                         0.000     0.000 r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[9][25]/G
    SLICE_X35Y79         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[9][25]/Q
                         net (fo=3, routed)           1.626     2.185    cpu/u_exe_stage/u_mul/fir4/Q[3]
    SLICE_X42Y80         LUT3 (Prop_lut3_I0_O)        0.124     2.309 r  cpu/u_exe_stage/u_mul/fir4/Carry0_inferred__24/i_/O
                         net (fo=2, routed)           1.873     4.182    cpu/u_exe_stage/u_mul/sec3/firSig[3]_27[3]
    SLICE_X67Y82         LUT5 (Prop_lut5_I4_O)        0.124     4.306 r  cpu/u_exe_stage/u_mul/sec3/i__i_10/O
                         net (fo=2, routed)           0.869     5.174    cpu/u_exe_stage/u_mul/thi2/secSig[2]_35[8]
    SLICE_X66Y81         LUT3 (Prop_lut3_I2_O)        0.150     5.324 r  cpu/u_exe_stage/u_mul/thi2/i__i_4__0/O
                         net (fo=2, routed)           0.606     5.930    cpu/u_exe_stage/u_mul/thiSig[1]_41[25]
    SLICE_X61Y80         LUT6 (Prop_lut6_I5_O)        0.348     6.278 r  cpu/u_exe_stage/u_mul/i__i_2__10/O
                         net (fo=3, routed)           1.154     7.432    cpu/u_exe_stage/u_mul/fif1/forC[1]_1[4]
    SLICE_X49Y80         LUT3 (Prop_lut3_I2_O)        0.124     7.556 r  cpu/u_exe_stage/u_mul/fif1/Carry0_inferred__25/i_/O
                         net (fo=2, routed)           0.658     8.214    cpu/u_exe_stage/u_mul/six1/fifSig[0]
    SLICE_X51Y80         LUT5 (Prop_lut5_I4_O)        0.152     8.366 r  cpu/u_exe_stage/u_mul/six1/Carry0_inferred__25/i_/O
                         net (fo=2, routed)           1.251     9.617    cpu/u_exe_stage/u_mul/fif1/mem_data_reg[152]_i_9_1[2]
    SLICE_X50Y80         LUT6 (Prop_lut6_I3_O)        0.332     9.949 r  cpu/u_exe_stage/u_mul/fif1/Carry0_inferred__23/i_/O
                         net (fo=1, routed)           0.000     9.949    cpu/u_exe_stage/u_mul/fif1_n_34
    SLICE_X50Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.347 r  cpu/u_exe_stage/u_mul/mem_data_reg[152]_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.347    cpu/u_exe_stage/u_mul/mem_data_reg[152]_i_9_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.461 r  cpu/u_exe_stage/u_mul/mem_data_reg[156]_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.461    cpu/u_exe_stage/u_mul/mem_data_reg[156]_i_9_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.575 r  cpu/u_exe_stage/u_mul/mem_data_reg[128]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.575    cpu/u_exe_stage/u_mul/mem_data_reg[128]_i_10_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.689 r  cpu/u_exe_stage/u_mul/mem_data_reg[132]_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.689    cpu/u_exe_stage/u_mul/mem_data_reg[132]_i_9_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.928 r  cpu/u_exe_stage/u_mul/mem_data_reg[136]_i_10/O[2]
                         net (fo=1, routed)           1.518    12.446    cpu/u_exe_stage/u_mul/exe_mulResult[42]
    SLICE_X50Y73         LUT6 (Prop_lut6_I5_O)        0.302    12.748 r  cpu/u_exe_stage/u_mul/mem_data[135]_i_3/O
                         net (fo=1, routed)           0.845    13.593    cpu/u_exe_stage/u_mul/mem_data[135]_i_3_n_0
    SLICE_X47Y61         LUT6 (Prop_lut6_I1_O)        0.124    13.717 r  cpu/u_exe_stage/u_mul/mem_data[135]_i_1/O
                         net (fo=5, routed)           1.238    14.956    cpu/u_mem_stage/exe_data_reg[182]_0[10]
    SLICE_X44Y68         LUT3 (Prop_lut3_I1_O)        0.156    15.112 r  cpu/u_mem_stage/wb_data[42]_i_1_comp_2/O
                         net (fo=1, routed)           0.744    15.855    cpu/u_id_stage/mem_to_id_bus[10]_repN_2_alias
    SLICE_X47Y66         LUT6 (Prop_lut6_I4_O)        0.355    16.210 r  cpu/u_id_stage/exe_data[109]_i_2_comp_2/O
                         net (fo=3, routed)           0.347    16.557    cpu/u_id_stage/exe_data[109]_i_2_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    16.961 r  cpu/u_id_stage/id_valid_reg_i_79/CO[3]
                         net (fo=1, routed)           0.000    16.961    cpu/u_id_stage/id_valid_reg_i_79_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.078 r  cpu/u_id_stage/id_valid_reg_i_59/CO[3]
                         net (fo=1, routed)           0.000    17.078    cpu/u_id_stage/id_valid_reg_i_59_n_0
    SLICE_X48Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.195 r  cpu/u_id_stage/id_valid_reg_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.195    cpu/u_id_stage/id_valid_reg_i_38_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.312 r  cpu/u_id_stage/id_valid_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.312    cpu/u_id_stage/id_valid_reg_i_24_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.429 r  cpu/u_id_stage/id_valid_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.429    cpu/u_id_stage/id_valid_reg_i_12_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.546 r  cpu/u_id_stage/id_valid_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.546    cpu/u_id_stage/id_valid_reg_i_8_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    17.800 r  cpu/u_id_stage/id_valid_reg_i_18/CO[0]
                         net (fo=1, routed)           0.433    18.234    cpu/u_id_stage/id_valid_reg_i_18_n_3
    SLICE_X49Y73         LUT5 (Prop_lut5_I0_O)        0.367    18.601 f  cpu/u_id_stage/id_valid_i_9/O
                         net (fo=1, routed)           0.405    19.006    cpu/u_id_stage/id_valid_i_9_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I0_O)        0.124    19.130 f  cpu/u_id_stage/id_valid_i_6/O
                         net (fo=1, routed)           0.149    19.279    cpu/u_id_stage/id_valid_i_6_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I1_O)        0.124    19.403 r  cpu/u_id_stage/id_valid_i_4/O
                         net (fo=12, routed)          0.541    19.944    cpu/u_mem_stage/if_pc_reg[5]
    SLICE_X55Y74         LUT5 (Prop_lut5_I3_O)        0.124    20.068 r  cpu/u_mem_stage/if_pc[31]_i_5/O
                         net (fo=43, routed)          0.799    20.867    cpu/u_mem_stage/if_pc[31]_i_5_n_0
    SLICE_X55Y82         LUT5 (Prop_lut5_I0_O)        0.124    20.991 r  cpu/u_mem_stage/inst_ram_i_2/O
                         net (fo=8, routed)           1.058    22.049    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[224].ram.r/prim_init.ram/addra[17]
    SLICE_X58Y97         LUT6 (Prop_lut6_I3_O)        0.124    22.173 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[224].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2_comp_1/O
                         net (fo=15, routed)          0.383    22.556    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[224].ram.r/prim_init.ram/addra_12_sn_1
    SLICE_X60Y97         LUT5 (Prop_lut5_I4_O)        0.124    22.680 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[224].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__14/O
                         net (fo=4, routed)           4.244    26.924    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/ramloop[32].ram.ram_ena
    RAMB36_X8Y36         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.662    -1.808    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/clka
    RAMB36_X8Y36         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[9][25]/G
                            (positive level-sensitive latch)
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        26.923ns  (logic 6.059ns (22.505%)  route 20.864ns (77.495%))
  Logic Levels:           30  (CARRY4=12 LDCE=1 LUT3=4 LUT5=4 LUT6=9)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         LDCE                         0.000     0.000 r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[9][25]/G
    SLICE_X35Y79         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[9][25]/Q
                         net (fo=3, routed)           1.626     2.185    cpu/u_exe_stage/u_mul/fir4/Q[3]
    SLICE_X42Y80         LUT3 (Prop_lut3_I0_O)        0.124     2.309 r  cpu/u_exe_stage/u_mul/fir4/Carry0_inferred__24/i_/O
                         net (fo=2, routed)           1.873     4.182    cpu/u_exe_stage/u_mul/sec3/firSig[3]_27[3]
    SLICE_X67Y82         LUT5 (Prop_lut5_I4_O)        0.124     4.306 r  cpu/u_exe_stage/u_mul/sec3/i__i_10/O
                         net (fo=2, routed)           0.869     5.174    cpu/u_exe_stage/u_mul/thi2/secSig[2]_35[8]
    SLICE_X66Y81         LUT3 (Prop_lut3_I2_O)        0.150     5.324 r  cpu/u_exe_stage/u_mul/thi2/i__i_4__0/O
                         net (fo=2, routed)           0.606     5.930    cpu/u_exe_stage/u_mul/thiSig[1]_41[25]
    SLICE_X61Y80         LUT6 (Prop_lut6_I5_O)        0.348     6.278 r  cpu/u_exe_stage/u_mul/i__i_2__10/O
                         net (fo=3, routed)           1.154     7.432    cpu/u_exe_stage/u_mul/fif1/forC[1]_1[4]
    SLICE_X49Y80         LUT3 (Prop_lut3_I2_O)        0.124     7.556 r  cpu/u_exe_stage/u_mul/fif1/Carry0_inferred__25/i_/O
                         net (fo=2, routed)           0.658     8.214    cpu/u_exe_stage/u_mul/six1/fifSig[0]
    SLICE_X51Y80         LUT5 (Prop_lut5_I4_O)        0.152     8.366 r  cpu/u_exe_stage/u_mul/six1/Carry0_inferred__25/i_/O
                         net (fo=2, routed)           1.251     9.617    cpu/u_exe_stage/u_mul/fif1/mem_data_reg[152]_i_9_1[2]
    SLICE_X50Y80         LUT6 (Prop_lut6_I3_O)        0.332     9.949 r  cpu/u_exe_stage/u_mul/fif1/Carry0_inferred__23/i_/O
                         net (fo=1, routed)           0.000     9.949    cpu/u_exe_stage/u_mul/fif1_n_34
    SLICE_X50Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.347 r  cpu/u_exe_stage/u_mul/mem_data_reg[152]_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.347    cpu/u_exe_stage/u_mul/mem_data_reg[152]_i_9_n_0
    SLICE_X50Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.461 r  cpu/u_exe_stage/u_mul/mem_data_reg[156]_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.461    cpu/u_exe_stage/u_mul/mem_data_reg[156]_i_9_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.575 r  cpu/u_exe_stage/u_mul/mem_data_reg[128]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.575    cpu/u_exe_stage/u_mul/mem_data_reg[128]_i_10_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.689 r  cpu/u_exe_stage/u_mul/mem_data_reg[132]_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.689    cpu/u_exe_stage/u_mul/mem_data_reg[132]_i_9_n_0
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.928 r  cpu/u_exe_stage/u_mul/mem_data_reg[136]_i_10/O[2]
                         net (fo=1, routed)           1.518    12.446    cpu/u_exe_stage/u_mul/exe_mulResult[42]
    SLICE_X50Y73         LUT6 (Prop_lut6_I5_O)        0.302    12.748 r  cpu/u_exe_stage/u_mul/mem_data[135]_i_3/O
                         net (fo=1, routed)           0.845    13.593    cpu/u_exe_stage/u_mul/mem_data[135]_i_3_n_0
    SLICE_X47Y61         LUT6 (Prop_lut6_I1_O)        0.124    13.717 r  cpu/u_exe_stage/u_mul/mem_data[135]_i_1/O
                         net (fo=5, routed)           1.238    14.956    cpu/u_mem_stage/exe_data_reg[182]_0[10]
    SLICE_X44Y68         LUT3 (Prop_lut3_I1_O)        0.156    15.112 r  cpu/u_mem_stage/wb_data[42]_i_1_comp_2/O
                         net (fo=1, routed)           0.744    15.855    cpu/u_id_stage/mem_to_id_bus[10]_repN_2_alias
    SLICE_X47Y66         LUT6 (Prop_lut6_I4_O)        0.355    16.210 r  cpu/u_id_stage/exe_data[109]_i_2_comp_2/O
                         net (fo=3, routed)           0.347    16.557    cpu/u_id_stage/exe_data[109]_i_2_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    16.961 r  cpu/u_id_stage/id_valid_reg_i_79/CO[3]
                         net (fo=1, routed)           0.000    16.961    cpu/u_id_stage/id_valid_reg_i_79_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.078 r  cpu/u_id_stage/id_valid_reg_i_59/CO[3]
                         net (fo=1, routed)           0.000    17.078    cpu/u_id_stage/id_valid_reg_i_59_n_0
    SLICE_X48Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.195 r  cpu/u_id_stage/id_valid_reg_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.195    cpu/u_id_stage/id_valid_reg_i_38_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.312 r  cpu/u_id_stage/id_valid_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.312    cpu/u_id_stage/id_valid_reg_i_24_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.429 r  cpu/u_id_stage/id_valid_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.429    cpu/u_id_stage/id_valid_reg_i_12_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.546 r  cpu/u_id_stage/id_valid_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.546    cpu/u_id_stage/id_valid_reg_i_8_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    17.800 r  cpu/u_id_stage/id_valid_reg_i_18/CO[0]
                         net (fo=1, routed)           0.433    18.234    cpu/u_id_stage/id_valid_reg_i_18_n_3
    SLICE_X49Y73         LUT5 (Prop_lut5_I0_O)        0.367    18.601 f  cpu/u_id_stage/id_valid_i_9/O
                         net (fo=1, routed)           0.405    19.006    cpu/u_id_stage/id_valid_i_9_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I0_O)        0.124    19.130 f  cpu/u_id_stage/id_valid_i_6/O
                         net (fo=1, routed)           0.149    19.279    cpu/u_id_stage/id_valid_i_6_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I1_O)        0.124    19.403 r  cpu/u_id_stage/id_valid_i_4/O
                         net (fo=12, routed)          0.382    19.785    cpu/u_mem_stage/if_pc_reg[5]
    SLICE_X53Y74         LUT5 (Prop_lut5_I3_O)        0.124    19.909 f  cpu/u_mem_stage/if_pc[31]_i_6/O
                         net (fo=46, routed)          1.077    20.987    cpu/u_mem_stage/if_pc[31]_i_6_n_0
    SLICE_X55Y93         LUT6 (Prop_lut6_I3_O)        0.124    21.111 f  cpu/u_mem_stage/inst_ram_i_3_comp/O
                         net (fo=65, routed)          1.870    22.981    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[235].ram.r/prim_init.ram/addra[16]
    SLICE_X71Y101        LUT6 (Prop_lut6_I0_O)        0.124    23.105 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[235].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__53_comp/O
                         net (fo=4, routed)           3.819    26.923    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/ramloop[43].ram.ram_ena
    RAMB36_X7Y39         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531     2.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    -5.316 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    -3.561    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.470 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        1.666    -1.804    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/clka
    RAMB36_X7Y39         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][6]/G
                            (positive level-sensitive latch)
  Destination:            cpu/u_mem_stage/mem_data_reg[134]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.412ns  (logic 0.461ns (32.656%)  route 0.951ns (67.344%))
  Logic Levels:           5  (CARRY4=1 LDCE=1 LUT6=3)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y76         LDCE                         0.000     0.000 r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][6]/G
    SLICE_X53Y76         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][6]/Q
                         net (fo=8, routed)           0.147     0.305    cpu/u_exe_stage/u_mul/SecStageBoothRes_reg_n_0_[2][6]
    SLICE_X50Y76         LUT6 (Prop_lut6_I3_O)        0.045     0.350 r  cpu/u_exe_stage/u_mul/mem_data[136]_i_17/O
                         net (fo=1, routed)           0.000     0.350    cpu/u_exe_stage/u_mul/mem_data[136]_i_17_n_0
    SLICE_X50Y76         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     0.456 r  cpu/u_exe_stage/u_mul/mem_data_reg[136]_i_9/O[1]
                         net (fo=1, routed)           0.229     0.684    cpu/u_exe_stage/u_mul/exe_mulResult[9]
    SLICE_X49Y75         LUT6 (Prop_lut6_I1_O)        0.107     0.791 r  cpu/u_exe_stage/u_mul/mem_data[134]_i_3/O
                         net (fo=1, routed)           0.200     0.991    cpu/u_exe_stage/u_mul/mem_data[134]_i_3_n_0
    SLICE_X49Y71         LUT6 (Prop_lut6_I1_O)        0.045     1.036 r  cpu/u_exe_stage/u_mul/mem_data[134]_i_1/O
                         net (fo=6, routed)           0.376     1.412    cpu/u_mem_stage/exe_data_reg[182]_0[9]
    SLICE_X42Y71         FDRE                                         r  cpu/u_mem_stage/mem_data_reg[134]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.915    -0.236    cpu/u_mem_stage/cpu_clk
    SLICE_X42Y71         FDRE                                         r  cpu/u_mem_stage/mem_data_reg[134]/C

Slack:                    inf
  Source:                 cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[1][5]/G
                            (positive level-sensitive latch)
  Destination:            cpu/u_mem_stage/mem_data_reg[132]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.618ns  (logic 0.477ns (29.486%)  route 1.141ns (70.514%))
  Logic Levels:           5  (CARRY4=1 LDCE=1 LUT6=3)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y76         LDCE                         0.000     0.000 r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[1][5]/G
    SLICE_X52Y76         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[1][5]/Q
                         net (fo=5, routed)           0.221     0.399    cpu/u_exe_stage/u_mul/SecStageBoothRes_reg_n_0_[1][5]
    SLICE_X50Y75         LUT6 (Prop_lut6_I2_O)        0.045     0.444 r  cpu/u_exe_stage/u_mul/mem_data[132]_i_18/O
                         net (fo=1, routed)           0.000     0.444    cpu/u_exe_stage/u_mul/mem_data[132]_i_18_n_0
    SLICE_X50Y75         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     0.543 r  cpu/u_exe_stage/u_mul/mem_data_reg[132]_i_8/O[3]
                         net (fo=1, routed)           0.325     0.868    cpu/u_exe_stage/u_mul/exe_mulResult[7]
    SLICE_X47Y74         LUT6 (Prop_lut6_I1_O)        0.110     0.978 r  cpu/u_exe_stage/u_mul/mem_data[132]_i_3/O
                         net (fo=1, routed)           0.169     1.147    cpu/u_exe_stage/u_mul/mem_data[132]_i_3_n_0
    SLICE_X47Y70         LUT6 (Prop_lut6_I1_O)        0.045     1.192 r  cpu/u_exe_stage/u_mul/mem_data[132]_i_1/O
                         net (fo=5, routed)           0.426     1.618    cpu/u_mem_stage/exe_data_reg[182]_0[7]
    SLICE_X37Y67         FDRE                                         r  cpu/u_mem_stage/mem_data_reg[132]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.951    -0.200    cpu/u_mem_stage/cpu_clk
    SLICE_X37Y67         FDRE                                         r  cpu/u_mem_stage/mem_data_reg[132]/C

Slack:                    inf
  Source:                 cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[1][5]/G
                            (positive level-sensitive latch)
  Destination:            cpu/u_mem_stage/mem_data_reg[131]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.662ns  (logic 0.442ns (26.589%)  route 1.220ns (73.411%))
  Logic Levels:           5  (CARRY4=1 LDCE=1 LUT6=3)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y76         LDCE                         0.000     0.000 r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[1][5]/G
    SLICE_X52Y76         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[1][5]/Q
                         net (fo=5, routed)           0.221     0.399    cpu/u_exe_stage/u_mul/SecStageBoothRes_reg_n_0_[1][5]
    SLICE_X50Y75         LUT6 (Prop_lut6_I2_O)        0.045     0.444 r  cpu/u_exe_stage/u_mul/mem_data[132]_i_18/O
                         net (fo=1, routed)           0.000     0.444    cpu/u_exe_stage/u_mul/mem_data[132]_i_18_n_0
    SLICE_X50Y75         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.510 r  cpu/u_exe_stage/u_mul/mem_data_reg[132]_i_8/O[2]
                         net (fo=1, routed)           0.285     0.795    cpu/u_exe_stage/u_mul/exe_mulResult[6]
    SLICE_X49Y75         LUT6 (Prop_lut6_I1_O)        0.108     0.903 r  cpu/u_exe_stage/u_mul/mem_data[131]_i_3/O
                         net (fo=1, routed)           0.222     1.125    cpu/u_exe_stage/u_mul/mem_data[131]_i_3_n_0
    SLICE_X49Y70         LUT6 (Prop_lut6_I1_O)        0.045     1.170 r  cpu/u_exe_stage/u_mul/mem_data[131]_i_1/O
                         net (fo=5, routed)           0.492     1.662    cpu/u_mem_stage/exe_data_reg[182]_0[6]
    SLICE_X37Y67         FDRE                                         r  cpu/u_mem_stage/mem_data_reg[131]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.951    -0.200    cpu/u_mem_stage/cpu_clk
    SLICE_X37Y67         FDRE                                         r  cpu/u_mem_stage/mem_data_reg[131]/C

Slack:                    inf
  Source:                 cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[0][0]/G
                            (positive level-sensitive latch)
  Destination:            cpu/u_mem_stage/mem_data_reg[125]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.704ns  (logic 0.425ns (24.946%)  route 1.279ns (75.054%))
  Logic Levels:           4  (CARRY4=1 LDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y75         LDCE                         0.000     0.000 r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[0][0]/G
    SLICE_X54Y75         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[0][0]/Q
                         net (fo=1, routed)           0.208     0.366    cpu/u_exe_stage/u_mul/SecStageBoothRes_reg_n_0_[0][0]
    SLICE_X50Y74         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.481 r  cpu/u_exe_stage/u_mul/mem_data_reg[128]_i_9/O[0]
                         net (fo=1, routed)           0.284     0.765    cpu/u_exe_stage/u_mul/exe_mulResult[0]
    SLICE_X49Y74         LUT6 (Prop_lut6_I1_O)        0.107     0.872 r  cpu/u_exe_stage/u_mul/mem_data[125]_i_2/O
                         net (fo=1, routed)           0.266     1.138    cpu/u_exe_stage/u_mul/mem_data[125]_i_2_n_0
    SLICE_X50Y66         LUT5 (Prop_lut5_I4_O)        0.045     1.183 r  cpu/u_exe_stage/u_mul/mem_data[125]_i_1/O
                         net (fo=4, routed)           0.521     1.704    cpu/u_mem_stage/exe_data_reg[182]_0[0]
    SLICE_X40Y56         FDRE                                         r  cpu/u_mem_stage/mem_data_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.958    -0.193    cpu/u_mem_stage/cpu_clk
    SLICE_X40Y56         FDRE                                         r  cpu/u_mem_stage/mem_data_reg[125]/C

Slack:                    inf
  Source:                 cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][6]/G
                            (positive level-sensitive latch)
  Destination:            cpu/u_mem_stage/mem_data_reg[143]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.714ns  (logic 0.612ns (35.714%)  route 1.102ns (64.286%))
  Logic Levels:           7  (CARRY4=3 LDCE=1 LUT6=3)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y76         LDCE                         0.000     0.000 r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][6]/G
    SLICE_X53Y76         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][6]/Q
                         net (fo=8, routed)           0.147     0.305    cpu/u_exe_stage/u_mul/SecStageBoothRes_reg_n_0_[2][6]
    SLICE_X50Y76         LUT6 (Prop_lut6_I3_O)        0.045     0.350 r  cpu/u_exe_stage/u_mul/mem_data[136]_i_17/O
                         net (fo=1, routed)           0.000     0.350    cpu/u_exe_stage/u_mul/mem_data[136]_i_17_n_0
    SLICE_X50Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     0.502 r  cpu/u_exe_stage/u_mul/mem_data_reg[136]_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.502    cpu/u_exe_stage/u_mul/mem_data_reg[136]_i_9_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.541 r  cpu/u_exe_stage/u_mul/mem_data_reg[140]_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.541    cpu/u_exe_stage/u_mul/mem_data_reg[140]_i_8_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.606 r  cpu/u_exe_stage/u_mul/mem_data_reg[144]_i_9/O[2]
                         net (fo=1, routed)           0.340     0.945    cpu/u_exe_stage/u_mul/exe_mulResult[18]
    SLICE_X51Y75         LUT6 (Prop_lut6_I4_O)        0.108     1.053 r  cpu/u_exe_stage/u_mul/mem_data[143]_i_3/O
                         net (fo=1, routed)           0.227     1.280    cpu/u_exe_stage/u_mul/mem_data[143]_i_3_n_0
    SLICE_X51Y72         LUT6 (Prop_lut6_I1_O)        0.045     1.325 r  cpu/u_exe_stage/u_mul/mem_data[143]_i_1/O
                         net (fo=4, routed)           0.388     1.714    cpu/u_mem_stage/exe_data_reg[182]_0[18]
    SLICE_X38Y70         FDRE                                         r  cpu/u_mem_stage/mem_data_reg[143]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.947    -0.204    cpu/u_mem_stage/cpu_clk
    SLICE_X38Y70         FDRE                                         r  cpu/u_mem_stage/mem_data_reg[143]/C

Slack:                    inf
  Source:                 cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][6]/G
                            (positive level-sensitive latch)
  Destination:            cpu/u_mem_stage/mem_data_reg[151]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.715ns  (logic 0.690ns (40.228%)  route 1.025ns (59.772%))
  Logic Levels:           9  (CARRY4=5 LDCE=1 LUT6=3)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y76         LDCE                         0.000     0.000 r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][6]/G
    SLICE_X53Y76         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][6]/Q
                         net (fo=8, routed)           0.147     0.305    cpu/u_exe_stage/u_mul/SecStageBoothRes_reg_n_0_[2][6]
    SLICE_X50Y76         LUT6 (Prop_lut6_I3_O)        0.045     0.350 r  cpu/u_exe_stage/u_mul/mem_data[136]_i_17/O
                         net (fo=1, routed)           0.000     0.350    cpu/u_exe_stage/u_mul/mem_data[136]_i_17_n_0
    SLICE_X50Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     0.502 r  cpu/u_exe_stage/u_mul/mem_data_reg[136]_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.502    cpu/u_exe_stage/u_mul/mem_data_reg[136]_i_9_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.541 r  cpu/u_exe_stage/u_mul/mem_data_reg[140]_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.541    cpu/u_exe_stage/u_mul/mem_data_reg[140]_i_8_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.580 r  cpu/u_exe_stage/u_mul/mem_data_reg[144]_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.580    cpu/u_exe_stage/u_mul/mem_data_reg[144]_i_9_n_0
    SLICE_X50Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.619 r  cpu/u_exe_stage/u_mul/mem_data_reg[148]_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.619    cpu/u_exe_stage/u_mul/mem_data_reg[148]_i_9_n_0
    SLICE_X50Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.684 r  cpu/u_exe_stage/u_mul/mem_data_reg[152]_i_9/O[2]
                         net (fo=1, routed)           0.276     0.959    cpu/u_exe_stage/u_mul/exe_mulResult[26]
    SLICE_X51Y77         LUT6 (Prop_lut6_I1_O)        0.108     1.067 r  cpu/u_exe_stage/u_mul/mem_data[151]_i_3/O
                         net (fo=1, routed)           0.243     1.310    cpu/u_exe_stage/u_mul/mem_data[151]_i_3_n_0
    SLICE_X52Y73         LUT6 (Prop_lut6_I1_O)        0.045     1.355 r  cpu/u_exe_stage/u_mul/mem_data[151]_i_1/O
                         net (fo=5, routed)           0.360     1.715    cpu/u_mem_stage/exe_data_reg[182]_0[26]
    SLICE_X38Y73         FDRE                                         r  cpu/u_mem_stage/mem_data_reg[151]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.943    -0.208    cpu/u_mem_stage/cpu_clk
    SLICE_X38Y73         FDRE                                         r  cpu/u_mem_stage/mem_data_reg[151]/C

Slack:                    inf
  Source:                 cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][6]/G
                            (positive level-sensitive latch)
  Destination:            cpu/u_mem_stage/mem_data_reg[144]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.724ns  (logic 0.639ns (37.070%)  route 1.085ns (62.930%))
  Logic Levels:           7  (CARRY4=3 LDCE=1 LUT6=3)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y76         LDCE                         0.000     0.000 r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][6]/G
    SLICE_X53Y76         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[2][6]/Q
                         net (fo=8, routed)           0.147     0.305    cpu/u_exe_stage/u_mul/SecStageBoothRes_reg_n_0_[2][6]
    SLICE_X50Y76         LUT6 (Prop_lut6_I3_O)        0.045     0.350 r  cpu/u_exe_stage/u_mul/mem_data[136]_i_17/O
                         net (fo=1, routed)           0.000     0.350    cpu/u_exe_stage/u_mul/mem_data[136]_i_17_n_0
    SLICE_X50Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     0.502 r  cpu/u_exe_stage/u_mul/mem_data_reg[136]_i_9/CO[3]
                         net (fo=1, routed)           0.000     0.502    cpu/u_exe_stage/u_mul/mem_data_reg[136]_i_9_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.541 r  cpu/u_exe_stage/u_mul/mem_data_reg[140]_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.541    cpu/u_exe_stage/u_mul/mem_data_reg[140]_i_8_n_0
    SLICE_X50Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.631 r  cpu/u_exe_stage/u_mul/mem_data_reg[144]_i_9/O[3]
                         net (fo=1, routed)           0.285     0.916    cpu/u_exe_stage/u_mul/exe_mulResult[19]
    SLICE_X51Y76         LUT6 (Prop_lut6_I4_O)        0.110     1.026 r  cpu/u_exe_stage/u_mul/mem_data[144]_i_3/O
                         net (fo=1, routed)           0.198     1.224    cpu/u_exe_stage/u_mul/mem_data[144]_i_3_n_0
    SLICE_X51Y73         LUT6 (Prop_lut6_I1_O)        0.045     1.269 r  cpu/u_exe_stage/u_mul/mem_data[144]_i_1/O
                         net (fo=4, routed)           0.455     1.724    cpu/u_mem_stage/exe_data_reg[182]_0[19]
    SLICE_X38Y70         FDRE                                         r  cpu/u_mem_stage/mem_data_reg[144]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.947    -0.204    cpu/u_mem_stage/cpu_clk
    SLICE_X38Y70         FDRE                                         r  cpu/u_mem_stage/mem_data_reg[144]/C

Slack:                    inf
  Source:                 cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[0][3]/G
                            (positive level-sensitive latch)
  Destination:            cpu/u_mem_stage/mem_data_reg[128]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.745ns  (logic 0.421ns (24.123%)  route 1.324ns (75.877%))
  Logic Levels:           5  (CARRY4=1 LDCE=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y75         LDCE                         0.000     0.000 r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[0][3]/G
    SLICE_X54Y75         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[0][3]/Q
                         net (fo=8, routed)           0.294     0.452    cpu/u_exe_stage/u_mul/SecStageBoothRes_reg_n_0_[0][3]
    SLICE_X50Y74         LUT4 (Prop_lut4_I1_O)        0.045     0.497 r  cpu/u_exe_stage/u_mul/mem_data[128]_i_16/O
                         net (fo=1, routed)           0.000     0.497    cpu/u_exe_stage/u_mul/mem_data[128]_i_16_n_0
    SLICE_X50Y74         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.560 r  cpu/u_exe_stage/u_mul/mem_data_reg[128]_i_9/O[3]
                         net (fo=1, routed)           0.343     0.903    cpu/u_exe_stage/u_mul/exe_mulResult[3]
    SLICE_X49Y73         LUT6 (Prop_lut6_I1_O)        0.110     1.013 r  cpu/u_exe_stage/u_mul/mem_data[128]_i_3/O
                         net (fo=1, routed)           0.279     1.291    cpu/u_exe_stage/u_mul/mem_data[128]_i_3_n_0
    SLICE_X49Y69         LUT6 (Prop_lut6_I1_O)        0.045     1.336 r  cpu/u_exe_stage/u_mul/mem_data[128]_i_1/O
                         net (fo=5, routed)           0.409     1.745    cpu/u_mem_stage/exe_data_reg[182]_0[3]
    SLICE_X43Y64         FDRE                                         r  cpu/u_mem_stage/mem_data_reg[128]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.922    -0.229    cpu/u_mem_stage/cpu_clk
    SLICE_X43Y64         FDRE                                         r  cpu/u_mem_stage/mem_data_reg[128]/C

Slack:                    inf
  Source:                 cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[0][0]/G
                            (positive level-sensitive latch)
  Destination:            cpu/u_mem_stage/mem_data_reg[126]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.750ns  (logic 0.461ns (26.340%)  route 1.289ns (73.660%))
  Logic Levels:           4  (CARRY4=1 LDCE=1 LUT6=2)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y75         LDCE                         0.000     0.000 r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[0][0]/G
    SLICE_X54Y75         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[0][0]/Q
                         net (fo=1, routed)           0.208     0.366    cpu/u_exe_stage/u_mul/SecStageBoothRes_reg_n_0_[0][0]
    SLICE_X50Y74         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     0.517 r  cpu/u_exe_stage/u_mul/mem_data_reg[128]_i_9/O[1]
                         net (fo=1, routed)           0.351     0.868    cpu/u_exe_stage/u_mul/exe_mulResult[1]
    SLICE_X48Y74         LUT6 (Prop_lut6_I4_O)        0.107     0.975 r  cpu/u_exe_stage/u_mul/mem_data[126]_i_3/O
                         net (fo=1, routed)           0.292     1.267    cpu/u_exe_stage/u_div/mem_data_reg[126]
    SLICE_X45Y65         LUT6 (Prop_lut6_I1_O)        0.045     1.312 r  cpu/u_exe_stage/u_div/mem_data[126]_i_1/O
                         net (fo=7, routed)           0.438     1.750    cpu/u_mem_stage/exe_data_reg[182]_0[1]
    SLICE_X40Y56         FDRE                                         r  cpu/u_mem_stage/mem_data_reg[126]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.958    -0.193    cpu/u_mem_stage/cpu_clk
    SLICE_X40Y56         FDRE                                         r  cpu/u_mem_stage/mem_data_reg[126]/C

Slack:                    inf
  Source:                 cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[1][3]/G
                            (positive level-sensitive latch)
  Destination:            cpu/u_mem_stage/mem_data_reg[130]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.759ns  (logic 0.440ns (25.010%)  route 1.319ns (74.990%))
  Logic Levels:           5  (CARRY4=1 LDCE=1 LUT6=3)
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y76         LDCE                         0.000     0.000 r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[1][3]/G
    SLICE_X52Y76         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  cpu/u_exe_stage/u_mul/SecStageBoothRes_reg[1][3]/Q
                         net (fo=8, routed)           0.212     0.390    cpu/u_exe_stage/u_mul/SecStageBoothRes_reg_n_0_[1][3]
    SLICE_X50Y75         LUT6 (Prop_lut6_I3_O)        0.045     0.435 r  cpu/u_exe_stage/u_mul/mem_data[132]_i_19/O
                         net (fo=1, routed)           0.000     0.435    cpu/u_exe_stage/u_mul/mem_data[132]_i_19_n_0
    SLICE_X50Y75         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.500 r  cpu/u_exe_stage/u_mul/mem_data_reg[132]_i_8/O[1]
                         net (fo=1, routed)           0.425     0.925    cpu/u_exe_stage/u_mul/exe_mulResult[5]
    SLICE_X49Y73         LUT6 (Prop_lut6_I1_O)        0.107     1.032 r  cpu/u_exe_stage/u_mul/mem_data[130]_i_3/O
                         net (fo=1, routed)           0.302     1.334    cpu/u_exe_stage/u_mul/mem_data[130]_i_3_n_0
    SLICE_X50Y65         LUT6 (Prop_lut6_I1_O)        0.045     1.379 r  cpu/u_exe_stage/u_mul/mem_data[130]_i_1/O
                         net (fo=4, routed)           0.380     1.759    cpu/u_mem_stage/exe_data_reg[182]_0[5]
    SLICE_X40Y70         FDRE                                         r  cpu/u_mem_stage/mem_data_reg[130]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2689, routed)        0.947    -0.204    cpu/u_mem_stage/cpu_clk
    SLICE_X40Y70         FDRE                                         r  cpu/u_mem_stage/mem_data_reg[130]/C





