

================================================================
== Vivado HLS Report for 'serializeSignature'
================================================================
* Date:           Thu May 14 18:41:39 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        picnic1
* Solution:       sign
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.473 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    62592|    67191| 0.626 ms | 0.672 ms |  62592|  67191|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+-----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration |  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency  |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+-----------+-----------+-----------+------+----------+
        |- Loop 1     |      110|      110|          2|          -|          -|    55|    no    |
        |- Loop 2     |       64|       64|          2|          -|          -|    32|    no    |
        |- Loop 3     |    62415|    67014| 285 ~ 306 |          -|          -|   219|    no    |
        | + Loop 3.1  |       64|       64|          2|          -|          -|    32|    no    |
        | + Loop 3.2  |      150|      150|          2|          -|          -|    75|    no    |
        | + Loop 3.3  |       32|       32|          2|          -|          -|    16|    no    |
        | + Loop 3.4  |       32|       32|          2|          -|          -|    16|    no    |
        | + Loop 3.5  |       20|       20|          5|          -|          -|     4|    no    |
        +-------------+---------+---------+-----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 
4 --> 5 6 
5 --> 4 
6 --> 7 
7 --> 8 
8 --> 9 10 
9 --> 8 
10 --> 11 12 
11 --> 10 
12 --> 13 14 
13 --> 12 
14 --> 15 21 16 
15 --> 14 
16 --> 17 21 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 16 
21 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sigBytes_offset_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %sigBytes_offset)" [picnic_impl.c:1848]   --->   Operation 22 'read' 'sigBytes_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln1870 = trunc i64 %sigBytes_offset_read to i17" [picnic_impl.c:1870]   --->   Operation 23 'trunc' 'trunc_ln1870' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.35ns)   --->   "br label %.preheader22"   --->   Operation 24 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 1.75>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%loop_0 = phi i6 [ %loop, %0 ], [ 0, %.preheader22.preheader ]"   --->   Operation 25 'phi' 'loop_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 55, i64 55, i64 55)"   --->   Operation 26 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.22ns)   --->   "%icmp_ln1869 = icmp eq i6 %loop_0, -9" [picnic_impl.c:1869]   --->   Operation 27 'icmp' 'icmp_ln1869' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (1.60ns)   --->   "%loop = add i6 %loop_0, 1" [picnic_impl.c:1869]   --->   Operation 28 'add' 'loop' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1869, label %.preheader12.preheader, label %0" [picnic_impl.c:1869]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln1870 = zext i6 %loop_0 to i64" [picnic_impl.c:1870]   --->   Operation 30 'zext' 'zext_ln1870' <Predicate = (!icmp_ln1869)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%sig_0_challengeBits_3 = getelementptr [55 x i8]* %sig_0_challengeBits, i64 0, i64 %zext_ln1870" [picnic_impl.c:1870]   --->   Operation 31 'getelementptr' 'sig_0_challengeBits_3' <Predicate = (!icmp_ln1869)> <Delay = 0.00>
ST_2 : Operation 32 [2/2] (1.75ns)   --->   "%sig_0_challengeBits_4 = load i8* %sig_0_challengeBits_3, align 1" [picnic_impl.c:1870]   --->   Operation 32 'load' 'sig_0_challengeBits_4' <Predicate = (!icmp_ln1869)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 37336> <RAM>
ST_2 : Operation 33 [1/1] (1.35ns)   --->   "br label %.preheader12" [picnic_impl.c:1874]   --->   Operation 33 'br' <Predicate = (icmp_ln1869)> <Delay = 1.35>

State 3 <SV = 2> <Delay = 4.63>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln1870_1 = zext i6 %loop_0 to i17" [picnic_impl.c:1870]   --->   Operation 34 'zext' 'zext_ln1870_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/2] (1.75ns)   --->   "%sig_0_challengeBits_4 = load i8* %sig_0_challengeBits_3, align 1" [picnic_impl.c:1870]   --->   Operation 35 'load' 'sig_0_challengeBits_4' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 37336> <RAM>
ST_3 : Operation 36 [1/1] (1.86ns)   --->   "%add_ln1870 = add i17 %zext_ln1870_1, %trunc_ln1870" [picnic_impl.c:1870]   --->   Operation 36 'add' 'add_ln1870' <Predicate = true> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln1870_2 = zext i17 %add_ln1870 to i64" [picnic_impl.c:1870]   --->   Operation 37 'zext' 'zext_ln1870_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%sigBytes_addr = getelementptr [37336 x i8]* %sigBytes, i64 0, i64 %zext_ln1870_2" [picnic_impl.c:1870]   --->   Operation 38 'getelementptr' 'sigBytes_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (2.77ns)   --->   "store i8 %sig_0_challengeBits_4, i8* %sigBytes_addr, align 1" [picnic_impl.c:1870]   --->   Operation 39 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 37336> <RAM>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "br label %.preheader22" [picnic_impl.c:1869]   --->   Operation 40 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.75>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%loop_1 = phi i6 [ %loop_7, %1 ], [ 0, %.preheader12.preheader ]"   --->   Operation 41 'phi' 'loop_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (1.22ns)   --->   "%icmp_ln1874 = icmp eq i6 %loop_1, -32" [picnic_impl.c:1874]   --->   Operation 42 'icmp' 'icmp_ln1874' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 43 'speclooptripcount' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (1.60ns)   --->   "%loop_7 = add i6 %loop_1, 1" [picnic_impl.c:1874]   --->   Operation 44 'add' 'loop_7' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1874, label %.preheader11.preheader, label %1" [picnic_impl.c:1874]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln1875 = zext i6 %loop_1 to i64" [picnic_impl.c:1875]   --->   Operation 46 'zext' 'zext_ln1875' <Predicate = (!icmp_ln1874)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%sig_0_salt_addr = getelementptr [32 x i8]* %sig_0_salt, i64 0, i64 %zext_ln1875" [picnic_impl.c:1875]   --->   Operation 47 'getelementptr' 'sig_0_salt_addr' <Predicate = (!icmp_ln1874)> <Delay = 0.00>
ST_4 : Operation 48 [2/2] (1.75ns)   --->   "%sig_0_salt_load = load i8* %sig_0_salt_addr, align 1" [picnic_impl.c:1875]   --->   Operation 48 'load' 'sig_0_salt_load' <Predicate = (!icmp_ln1874)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 37336> <RAM>
ST_4 : Operation 49 [1/1] (1.35ns)   --->   "br label %.preheader11" [picnic_impl.c:1878]   --->   Operation 49 'br' <Predicate = (icmp_ln1874)> <Delay = 1.35>

State 5 <SV = 3> <Delay = 6.29>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln1875_1 = zext i6 %loop_1 to i7" [picnic_impl.c:1875]   --->   Operation 50 'zext' 'zext_ln1875_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/2] (1.75ns)   --->   "%sig_0_salt_load = load i8* %sig_0_salt_addr, align 1" [picnic_impl.c:1875]   --->   Operation 51 'load' 'sig_0_salt_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 37336> <RAM>
ST_5 : Operation 52 [1/1] (1.66ns)   --->   "%add_ln1875 = add i7 %zext_ln1875_1, 55" [picnic_impl.c:1875]   --->   Operation 52 'add' 'add_ln1875' <Predicate = true> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln1875_2 = zext i7 %add_ln1875 to i17" [picnic_impl.c:1875]   --->   Operation 53 'zext' 'zext_ln1875_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (1.86ns)   --->   "%add_ln1875_1 = add i17 %zext_ln1875_2, %trunc_ln1870" [picnic_impl.c:1875]   --->   Operation 54 'add' 'add_ln1875_1' <Predicate = true> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln1875_3 = zext i17 %add_ln1875_1 to i64" [picnic_impl.c:1875]   --->   Operation 55 'zext' 'zext_ln1875_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%sigBytes_addr_1 = getelementptr [37336 x i8]* %sigBytes, i64 0, i64 %zext_ln1875_3" [picnic_impl.c:1875]   --->   Operation 56 'getelementptr' 'sigBytes_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (2.77ns)   --->   "store i8 %sig_0_salt_load, i8* %sigBytes_addr_1, align 1" [picnic_impl.c:1875]   --->   Operation 57 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 37336> <RAM>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "br label %.preheader12" [picnic_impl.c:1874]   --->   Operation 58 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 3> <Delay = 1.84>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%p_01_rec = phi i16 [ %add_ln1922, %._crit_edge23 ], [ 0, %.preheader11.preheader ]" [picnic_impl.c:1922]   --->   Operation 59 'phi' 'p_01_rec' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%round_assign = phi i8 [ %i, %._crit_edge23 ], [ 0, %.preheader11.preheader ]"   --->   Operation 60 'phi' 'round_assign' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%phi_mul = phi i15 [ %add_ln1878, %._crit_edge23 ], [ 0, %.preheader11.preheader ]" [picnic_impl.c:1878]   --->   Operation 61 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (1.82ns)   --->   "%add_ln1878 = add i15 %phi_mul, 75" [picnic_impl.c:1878]   --->   Operation 62 'add' 'add_ln1878' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%tmp = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %round_assign, i4 0)" [picnic_impl.c:1900]   --->   Operation 63 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln1884 = zext i12 %tmp to i13" [picnic_impl.c:1884]   --->   Operation 64 'zext' 'zext_ln1884' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_s = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %round_assign, i5 0)" [picnic_impl.c:1884]   --->   Operation 65 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln1878 = zext i13 %tmp_s to i14" [picnic_impl.c:1878]   --->   Operation 66 'zext' 'zext_ln1878' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (1.24ns)   --->   "%icmp_ln1878 = icmp eq i8 %round_assign, -37" [picnic_impl.c:1878]   --->   Operation 67 'icmp' 'icmp_ln1878' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 219, i64 219, i64 219)"   --->   Operation 68 'speclooptripcount' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (1.71ns)   --->   "%i = add i8 %round_assign, 1" [picnic_impl.c:1878]   --->   Operation 69 'add' 'i' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1878, label %._crit_edge, label %2" [picnic_impl.c:1878]   --->   Operation 70 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln4 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %round_assign, i32 2, i32 7)" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1880]   --->   Operation 71 'partselect' 'trunc_ln4' <Predicate = (!icmp_ln1878)> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i6 %trunc_ln4 to i64" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1880]   --->   Operation 72 'zext' 'zext_ln54' <Predicate = (!icmp_ln1878)> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%sig_0_challengeBits_5 = getelementptr [55 x i8]* %sig_0_challengeBits, i64 0, i64 %zext_ln54" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1880]   --->   Operation 73 'getelementptr' 'sig_0_challengeBits_5' <Predicate = (!icmp_ln1878)> <Delay = 0.00>
ST_6 : Operation 74 [2/2] (1.75ns)   --->   "%sig_0_challengeBits_6 = load i8* %sig_0_challengeBits_5, align 1" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1880]   --->   Operation 74 'load' 'sig_0_challengeBits_6' <Predicate = (!icmp_ln1878)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 37336> <RAM>
ST_6 : Operation 75 [1/1] (1.84ns)   --->   "%add_ln1928 = add i16 %p_01_rec, 87" [picnic_impl.c:1928]   --->   Operation 75 'add' 'add_ln1928' <Predicate = (icmp_ln1878)> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "ret i16 %add_ln1928" [picnic_impl.c:1929]   --->   Operation 76 'ret' <Predicate = (icmp_ln1878)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 4.17>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln386 = trunc i8 %round_assign to i2" [picnic_impl.c:386->picnic_impl.c:1880]   --->   Operation 77 'trunc' 'trunc_ln386' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%bitNumber_assign = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %trunc_ln386, i1 false)" [picnic_impl.c:386->picnic_impl.c:1880]   --->   Operation 78 'bitconcatenate' 'bitNumber_assign' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [1/2] (1.75ns)   --->   "%sig_0_challengeBits_6 = load i8* %sig_0_challengeBits_5, align 1" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1880]   --->   Operation 79 'load' 'sig_0_challengeBits_6' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 37336> <RAM>
ST_7 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln54)   --->   "%xor_ln54 = xor i3 %bitNumber_assign, -2" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1880]   --->   Operation 80 'xor' 'xor_ln54' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln54)   --->   "%zext_ln54_3 = zext i3 %xor_ln54 to i8" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1880]   --->   Operation 81 'zext' 'zext_ln54_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (2.42ns) (out node of the LUT)   --->   "%lshr_ln54 = lshr i8 %sig_0_challengeBits_6, %zext_ln54_3" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1880]   --->   Operation 82 'lshr' 'lshr_ln54' <Predicate = true> <Delay = 2.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln386_2 = trunc i8 %lshr_ln54 to i1" [picnic_impl.c:386->picnic_impl.c:1880]   --->   Operation 83 'trunc' 'trunc_ln386_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln54_2)   --->   "%xor_ln54_2 = xor i3 %bitNumber_assign, -1" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1880]   --->   Operation 84 'xor' 'xor_ln54_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln54_2)   --->   "%zext_ln54_4 = zext i3 %xor_ln54_2 to i8" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1880]   --->   Operation 85 'zext' 'zext_ln54_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (2.42ns) (out node of the LUT)   --->   "%lshr_ln54_2 = lshr i8 %sig_0_challengeBits_6, %zext_ln54_4" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1880]   --->   Operation 86 'lshr' 'lshr_ln54_2' <Predicate = true> <Delay = 2.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln54 = trunc i8 %lshr_ln54_2 to i1" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1880]   --->   Operation 87 'trunc' 'trunc_ln54' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%challenge = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 %trunc_ln386_2, i1 %trunc_ln54)" [picnic_impl.c:386->picnic_impl.c:1880]   --->   Operation 88 'bitconcatenate' 'challenge' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln386 = zext i2 %challenge to i3" [picnic_impl.c:386->picnic_impl.c:1880]   --->   Operation 89 'zext' 'zext_ln386' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln1878_1 = zext i16 %p_01_rec to i17" [picnic_impl.c:1878]   --->   Operation 90 'zext' 'zext_ln1878_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (1.86ns)   --->   "%add_ln1884 = add i17 %trunc_ln1870, %zext_ln1878_1" [picnic_impl.c:1884]   --->   Operation 91 'add' 'add_ln1884' <Predicate = true> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (1.35ns)   --->   "br label %3" [picnic_impl.c:1883]   --->   Operation 92 'br' <Predicate = true> <Delay = 1.35>

State 8 <SV = 5> <Delay = 4.56>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%loop_2 = phi i6 [ 0, %2 ], [ %loop_8, %4 ]"   --->   Operation 93 'phi' 'loop_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (1.22ns)   --->   "%icmp_ln1883 = icmp eq i6 %loop_2, -32" [picnic_impl.c:1883]   --->   Operation 94 'icmp' 'icmp_ln1883' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 95 'speclooptripcount' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (1.60ns)   --->   "%loop_8 = add i6 %loop_2, 1" [picnic_impl.c:1883]   --->   Operation 96 'add' 'loop_8' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1883, label %.preheader10.preheader, label %4" [picnic_impl.c:1883]   --->   Operation 97 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln1884_4 = zext i6 %loop_2 to i14" [picnic_impl.c:1884]   --->   Operation 98 'zext' 'zext_ln1884_4' <Predicate = (!icmp_ln1883)> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (1.79ns)   --->   "%add_ln1884_3 = add i14 %zext_ln1878, %zext_ln1884_4" [picnic_impl.c:1884]   --->   Operation 99 'add' 'add_ln1884_3' <Predicate = (!icmp_ln1883)> <Delay = 1.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln1884_5 = zext i14 %add_ln1884_3 to i64" [picnic_impl.c:1884]   --->   Operation 100 'zext' 'zext_ln1884_5' <Predicate = (!icmp_ln1883)> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%sig_0_proofs_view3C_1 = getelementptr [7008 x i8]* %sig_0_proofs_view3C, i64 0, i64 %zext_ln1884_5" [picnic_impl.c:1884]   --->   Operation 101 'getelementptr' 'sig_0_proofs_view3C_1' <Predicate = (!icmp_ln1883)> <Delay = 0.00>
ST_8 : Operation 102 [2/2] (2.77ns)   --->   "%sig_0_proofs_view3C_2 = load i8* %sig_0_proofs_view3C_1, align 1" [picnic_impl.c:1884]   --->   Operation 102 'load' 'sig_0_proofs_view3C_2' <Predicate = (!icmp_ln1883)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 37336> <RAM>
ST_8 : Operation 103 [1/1] (1.35ns)   --->   "br label %.preheader10" [picnic_impl.c:1894]   --->   Operation 103 'br' <Predicate = (icmp_ln1883)> <Delay = 1.35>

State 9 <SV = 6> <Delay = 6.29>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln1884_1 = zext i6 %loop_2 to i7" [picnic_impl.c:1884]   --->   Operation 104 'zext' 'zext_ln1884_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 105 [1/2] (2.77ns)   --->   "%sig_0_proofs_view3C_2 = load i8* %sig_0_proofs_view3C_1, align 1" [picnic_impl.c:1884]   --->   Operation 105 'load' 'sig_0_proofs_view3C_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 37336> <RAM>
ST_9 : Operation 106 [1/1] (1.66ns)   --->   "%add_ln1884_2 = add i7 %zext_ln1884_1, -41" [picnic_impl.c:1884]   --->   Operation 106 'add' 'add_ln1884_2' <Predicate = true> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln1884_2 = zext i7 %add_ln1884_2 to i17" [picnic_impl.c:1884]   --->   Operation 107 'zext' 'zext_ln1884_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (1.86ns)   --->   "%add_ln1884_1 = add i17 %add_ln1884, %zext_ln1884_2" [picnic_impl.c:1884]   --->   Operation 108 'add' 'add_ln1884_1' <Predicate = true> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln1884_3 = zext i17 %add_ln1884_1 to i64" [picnic_impl.c:1884]   --->   Operation 109 'zext' 'zext_ln1884_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%sigBytes_addr_2 = getelementptr [37336 x i8]* %sigBytes, i64 0, i64 %zext_ln1884_3" [picnic_impl.c:1884]   --->   Operation 110 'getelementptr' 'sigBytes_addr_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (2.77ns)   --->   "store i8 %sig_0_proofs_view3C_2, i8* %sigBytes_addr_2, align 1" [picnic_impl.c:1884]   --->   Operation 111 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 37336> <RAM>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "br label %3" [picnic_impl.c:1883]   --->   Operation 112 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 6> <Delay = 4.59>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%loop_3 = phi i7 [ %loop_9, %5 ], [ 0, %.preheader10.preheader ]"   --->   Operation 113 'phi' 'loop_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (1.23ns)   --->   "%icmp_ln1894 = icmp eq i7 %loop_3, -53" [picnic_impl.c:1894]   --->   Operation 114 'icmp' 'icmp_ln1894' <Predicate = true> <Delay = 1.23> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 75, i64 75, i64 0)"   --->   Operation 115 'speclooptripcount' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (1.66ns)   --->   "%loop_9 = add i7 %loop_3, 1" [picnic_impl.c:1894]   --->   Operation 116 'add' 'loop_9' <Predicate = true> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1894, label %.preheader3.preheader, label %5" [picnic_impl.c:1894]   --->   Operation 117 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln1895 = zext i7 %loop_3 to i15" [picnic_impl.c:1895]   --->   Operation 118 'zext' 'zext_ln1895' <Predicate = (!icmp_ln1894)> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (1.82ns)   --->   "%add_ln1895 = add i15 %phi_mul, %zext_ln1895" [picnic_impl.c:1895]   --->   Operation 119 'add' 'add_ln1895' <Predicate = (!icmp_ln1894)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln1895_4 = zext i15 %add_ln1895 to i64" [picnic_impl.c:1895]   --->   Operation 120 'zext' 'zext_ln1895_4' <Predicate = (!icmp_ln1894)> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%sig_0_proofs_commun_1 = getelementptr [16425 x i8]* %sig_0_proofs_commun, i64 0, i64 %zext_ln1895_4" [picnic_impl.c:1895]   --->   Operation 121 'getelementptr' 'sig_0_proofs_commun_1' <Predicate = (!icmp_ln1894)> <Delay = 0.00>
ST_10 : Operation 122 [2/2] (2.77ns)   --->   "%sig_0_proofs_commun_2 = load i8* %sig_0_proofs_commun_1, align 1" [picnic_impl.c:1895]   --->   Operation 122 'load' 'sig_0_proofs_commun_2' <Predicate = (!icmp_ln1894)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 37336> <RAM>
ST_10 : Operation 123 [1/1] (1.35ns)   --->   "br label %.preheader3" [picnic_impl.c:1899]   --->   Operation 123 'br' <Predicate = (icmp_ln1894)> <Delay = 1.35>

State 11 <SV = 7> <Delay = 6.35>
ST_11 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln1895_1 = zext i7 %loop_3 to i8" [picnic_impl.c:1895]   --->   Operation 124 'zext' 'zext_ln1895_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 125 [1/2] (2.77ns)   --->   "%sig_0_proofs_commun_2 = load i8* %sig_0_proofs_commun_1, align 1" [picnic_impl.c:1895]   --->   Operation 125 'load' 'sig_0_proofs_commun_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 37336> <RAM>
ST_11 : Operation 126 [1/1] (1.71ns)   --->   "%add_ln1895_1 = add i8 %zext_ln1895_1, 119" [picnic_impl.c:1895]   --->   Operation 126 'add' 'add_ln1895_1' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln1895_2 = zext i8 %add_ln1895_1 to i17" [picnic_impl.c:1895]   --->   Operation 127 'zext' 'zext_ln1895_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 128 [1/1] (1.86ns)   --->   "%add_ln1895_2 = add i17 %add_ln1884, %zext_ln1895_2" [picnic_impl.c:1895]   --->   Operation 128 'add' 'add_ln1895_2' <Predicate = true> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln1895_3 = zext i17 %add_ln1895_2 to i64" [picnic_impl.c:1895]   --->   Operation 129 'zext' 'zext_ln1895_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "%sigBytes_addr_3 = getelementptr [37336 x i8]* %sigBytes, i64 0, i64 %zext_ln1895_3" [picnic_impl.c:1895]   --->   Operation 130 'getelementptr' 'sigBytes_addr_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 131 [1/1] (2.77ns)   --->   "store i8 %sig_0_proofs_commun_2, i8* %sigBytes_addr_3, align 1" [picnic_impl.c:1895]   --->   Operation 131 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 37336> <RAM>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "br label %.preheader10" [picnic_impl.c:1894]   --->   Operation 132 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 7> <Delay = 4.55>
ST_12 : Operation 133 [1/1] (0.00ns)   --->   "%loop_4 = phi i5 [ %loop_10, %6 ], [ 0, %.preheader3.preheader ]"   --->   Operation 133 'phi' 'loop_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 134 [1/1] (1.21ns)   --->   "%icmp_ln1899 = icmp eq i5 %loop_4, -16" [picnic_impl.c:1899]   --->   Operation 134 'icmp' 'icmp_ln1899' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 135 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 0)"   --->   Operation 135 'speclooptripcount' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 136 [1/1] (1.54ns)   --->   "%loop_10 = add i5 %loop_4, 1" [picnic_impl.c:1899]   --->   Operation 136 'add' 'loop_10' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 137 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1899, label %.preheader2.preheader, label %6" [picnic_impl.c:1899]   --->   Operation 137 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln1900 = zext i5 %loop_4 to i13" [picnic_impl.c:1900]   --->   Operation 138 'zext' 'zext_ln1900' <Predicate = (!icmp_ln1899)> <Delay = 0.00>
ST_12 : Operation 139 [1/1] (1.77ns)   --->   "%add_ln1900 = add i13 %zext_ln1884, %zext_ln1900" [picnic_impl.c:1900]   --->   Operation 139 'add' 'add_ln1900' <Predicate = (!icmp_ln1899)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln1900_4 = zext i13 %add_ln1900 to i64" [picnic_impl.c:1900]   --->   Operation 140 'zext' 'zext_ln1900_4' <Predicate = (!icmp_ln1899)> <Delay = 0.00>
ST_12 : Operation 141 [1/1] (0.00ns)   --->   "%sig_0_proofs_seed1_s = getelementptr [3504 x i8]* %sig_0_proofs_seed1, i64 0, i64 %zext_ln1900_4" [picnic_impl.c:1900]   --->   Operation 141 'getelementptr' 'sig_0_proofs_seed1_s' <Predicate = (!icmp_ln1899)> <Delay = 0.00>
ST_12 : Operation 142 [2/2] (2.77ns)   --->   "%sig_0_proofs_seed1_1 = load i8* %sig_0_proofs_seed1_s, align 1" [picnic_impl.c:1900]   --->   Operation 142 'load' 'sig_0_proofs_seed1_1' <Predicate = (!icmp_ln1899)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 37336> <RAM>
ST_12 : Operation 143 [1/1] (1.35ns)   --->   "br label %.preheader2" [picnic_impl.c:1904]   --->   Operation 143 'br' <Predicate = (icmp_ln1899)> <Delay = 1.35>

State 13 <SV = 8> <Delay = 6.29>
ST_13 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln1900_1 = zext i5 %loop_4 to i7" [picnic_impl.c:1900]   --->   Operation 144 'zext' 'zext_ln1900_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 145 [1/2] (2.77ns)   --->   "%sig_0_proofs_seed1_1 = load i8* %sig_0_proofs_seed1_s, align 1" [picnic_impl.c:1900]   --->   Operation 145 'load' 'sig_0_proofs_seed1_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 37336> <RAM>
ST_13 : Operation 146 [1/1] (1.66ns)   --->   "%add_ln1900_1 = add i7 %zext_ln1900_1, -62" [picnic_impl.c:1900]   --->   Operation 146 'add' 'add_ln1900_1' <Predicate = true> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln1900 = sext i7 %add_ln1900_1 to i8" [picnic_impl.c:1900]   --->   Operation 147 'sext' 'sext_ln1900' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln1900_2 = zext i8 %sext_ln1900 to i17" [picnic_impl.c:1900]   --->   Operation 148 'zext' 'zext_ln1900_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 149 [1/1] (1.86ns)   --->   "%add_ln1900_2 = add i17 %add_ln1884, %zext_ln1900_2" [picnic_impl.c:1900]   --->   Operation 149 'add' 'add_ln1900_2' <Predicate = true> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln1900_3 = zext i17 %add_ln1900_2 to i64" [picnic_impl.c:1900]   --->   Operation 150 'zext' 'zext_ln1900_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 151 [1/1] (0.00ns)   --->   "%sigBytes_addr_4 = getelementptr [37336 x i8]* %sigBytes, i64 0, i64 %zext_ln1900_3" [picnic_impl.c:1900]   --->   Operation 151 'getelementptr' 'sigBytes_addr_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 152 [1/1] (2.77ns)   --->   "store i8 %sig_0_proofs_seed1_1, i8* %sigBytes_addr_4, align 1" [picnic_impl.c:1900]   --->   Operation 152 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 37336> <RAM>
ST_13 : Operation 153 [1/1] (0.00ns)   --->   "br label %.preheader3" [picnic_impl.c:1899]   --->   Operation 153 'br' <Predicate = true> <Delay = 0.00>

State 14 <SV = 8> <Delay = 4.55>
ST_14 : Operation 154 [1/1] (0.00ns)   --->   "%loop_5 = phi i5 [ %loop_11, %7 ], [ 0, %.preheader2.preheader ]"   --->   Operation 154 'phi' 'loop_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 155 [1/1] (1.21ns)   --->   "%icmp_ln1904 = icmp eq i5 %loop_5, -16" [picnic_impl.c:1904]   --->   Operation 155 'icmp' 'icmp_ln1904' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 156 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 0)"   --->   Operation 156 'speclooptripcount' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 157 [1/1] (1.54ns)   --->   "%loop_11 = add i5 %loop_5, 1" [picnic_impl.c:1904]   --->   Operation 157 'add' 'loop_11' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 158 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1904, label %8, label %7" [picnic_impl.c:1904]   --->   Operation 158 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln1905 = zext i5 %loop_5 to i13" [picnic_impl.c:1905]   --->   Operation 159 'zext' 'zext_ln1905' <Predicate = (!icmp_ln1904)> <Delay = 0.00>
ST_14 : Operation 160 [1/1] (1.77ns)   --->   "%add_ln1905 = add i13 %zext_ln1884, %zext_ln1905" [picnic_impl.c:1905]   --->   Operation 160 'add' 'add_ln1905' <Predicate = (!icmp_ln1904)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln1905_4 = zext i13 %add_ln1905 to i64" [picnic_impl.c:1905]   --->   Operation 161 'zext' 'zext_ln1905_4' <Predicate = (!icmp_ln1904)> <Delay = 0.00>
ST_14 : Operation 162 [1/1] (0.00ns)   --->   "%sig_0_proofs_seed2_s = getelementptr [3504 x i8]* %sig_0_proofs_seed2, i64 0, i64 %zext_ln1905_4" [picnic_impl.c:1905]   --->   Operation 162 'getelementptr' 'sig_0_proofs_seed2_s' <Predicate = (!icmp_ln1904)> <Delay = 0.00>
ST_14 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln1905_1 = zext i5 %loop_5 to i7" [picnic_impl.c:1905]   --->   Operation 163 'zext' 'zext_ln1905_1' <Predicate = (!icmp_ln1904)> <Delay = 0.00>
ST_14 : Operation 164 [2/2] (2.77ns)   --->   "%sig_0_proofs_seed2_1 = load i8* %sig_0_proofs_seed2_s, align 1" [picnic_impl.c:1905]   --->   Operation 164 'load' 'sig_0_proofs_seed2_1' <Predicate = (!icmp_ln1904)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 37336> <RAM>
ST_14 : Operation 165 [1/1] (1.66ns)   --->   "%add_ln1905_1 = add i7 %zext_ln1905_1, -46" [picnic_impl.c:1905]   --->   Operation 165 'add' 'add_ln1905_1' <Predicate = (!icmp_ln1904)> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln1905 = sext i7 %add_ln1905_1 to i8" [picnic_impl.c:1905]   --->   Operation 166 'sext' 'sext_ln1905' <Predicate = (!icmp_ln1904)> <Delay = 0.00>
ST_14 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln1905_2 = zext i8 %sext_ln1905 to i17" [picnic_impl.c:1905]   --->   Operation 167 'zext' 'zext_ln1905_2' <Predicate = (!icmp_ln1904)> <Delay = 0.00>
ST_14 : Operation 168 [1/1] (1.86ns)   --->   "%add_ln1905_2 = add i17 %add_ln1884, %zext_ln1905_2" [picnic_impl.c:1905]   --->   Operation 168 'add' 'add_ln1905_2' <Predicate = (!icmp_ln1904)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 169 [1/1] (1.20ns)   --->   "%add_ln1909 = add i3 %zext_ln386, -1" [picnic_impl.c:1909]   --->   Operation 169 'add' 'add_ln1909' <Predicate = (icmp_ln1904)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_16 = call i2 @_ssdm_op_PartSelect.i2.i3.i32.i32(i3 %add_ln1909, i32 1, i32 2)" [picnic_impl.c:1909]   --->   Operation 170 'partselect' 'tmp_16' <Predicate = (icmp_ln1904)> <Delay = 0.00>
ST_14 : Operation 171 [1/1] (0.79ns)   --->   "%icmp_ln1909 = icmp eq i2 %tmp_16, 0" [picnic_impl.c:1909]   --->   Operation 171 'icmp' 'icmp_ln1909' <Predicate = (icmp_ln1904)> <Delay = 0.79> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 172 [1/1] (1.35ns)   --->   "br i1 %icmp_ln1909, label %.preheader.preheader, label %._crit_edge23" [picnic_impl.c:1909]   --->   Operation 172 'br' <Predicate = (icmp_ln1904)> <Delay = 1.35>
ST_14 : Operation 173 [1/1] (1.84ns)   --->   "%add_ln1913 = add i16 %p_01_rec, 226" [picnic_impl.c:1913]   --->   Operation 173 'add' 'add_ln1913' <Predicate = (icmp_ln1904 & icmp_ln1909)> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 174 [1/1] (1.35ns)   --->   "br label %.preheader" [picnic_impl.c:1911]   --->   Operation 174 'br' <Predicate = (icmp_ln1904 & icmp_ln1909)> <Delay = 1.35>

State 15 <SV = 9> <Delay = 5.54>
ST_15 : Operation 175 [1/2] (2.77ns)   --->   "%sig_0_proofs_seed2_1 = load i8* %sig_0_proofs_seed2_s, align 1" [picnic_impl.c:1905]   --->   Operation 175 'load' 'sig_0_proofs_seed2_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 37336> <RAM>
ST_15 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln1905_3 = zext i17 %add_ln1905_2 to i64" [picnic_impl.c:1905]   --->   Operation 176 'zext' 'zext_ln1905_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 177 [1/1] (0.00ns)   --->   "%sigBytes_addr_5 = getelementptr [37336 x i8]* %sigBytes, i64 0, i64 %zext_ln1905_3" [picnic_impl.c:1905]   --->   Operation 177 'getelementptr' 'sigBytes_addr_5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 178 [1/1] (2.77ns)   --->   "store i8 %sig_0_proofs_seed2_1, i8* %sigBytes_addr_5, align 1" [picnic_impl.c:1905]   --->   Operation 178 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 37336> <RAM>
ST_15 : Operation 179 [1/1] (0.00ns)   --->   "br label %.preheader2" [picnic_impl.c:1904]   --->   Operation 179 'br' <Predicate = true> <Delay = 0.00>

State 16 <SV = 9> <Delay = 2.77>
ST_16 : Operation 180 [1/1] (0.00ns)   --->   "%loop_6 = phi i5 [ %loop_12, %9 ], [ 0, %.preheader.preheader ]"   --->   Operation 180 'phi' 'loop_6' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %loop_6, i32 4)" [picnic_impl.c:1911]   --->   Operation 181 'bitselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 182 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 182 'speclooptripcount' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 183 [1/1] (0.00ns)   --->   "br i1 %tmp_17, label %._crit_edge23.loopexit, label %9" [picnic_impl.c:1911]   --->   Operation 183 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 184 [1/1] (0.00ns)   --->   "%trunc_ln7 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %loop_6, i32 2, i32 3)" [picnic_impl.c:1912]   --->   Operation 184 'partselect' 'trunc_ln7' <Predicate = (!tmp_17)> <Delay = 0.00>
ST_16 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_15 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %round_assign, i2 %trunc_ln7)" [picnic_impl.c:1912]   --->   Operation 185 'bitconcatenate' 'tmp_15' <Predicate = (!tmp_17)> <Delay = 0.00>
ST_16 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln1912 = zext i10 %tmp_15 to i64" [picnic_impl.c:1912]   --->   Operation 186 'zext' 'zext_ln1912' <Predicate = (!tmp_17)> <Delay = 0.00>
ST_16 : Operation 187 [1/1] (0.00ns)   --->   "%sig_0_proofs_inputS_1 = getelementptr [876 x i32]* %sig_0_proofs_inputS, i64 0, i64 %zext_ln1912" [picnic_impl.c:1912]   --->   Operation 187 'getelementptr' 'sig_0_proofs_inputS_1' <Predicate = (!tmp_17)> <Delay = 0.00>
ST_16 : Operation 188 [2/2] (2.77ns)   --->   "%temp = load i32* %sig_0_proofs_inputS_1, align 4" [picnic_impl.c:1912]   --->   Operation 188 'load' 'temp' <Predicate = (!tmp_17)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 37336> <RAM>
ST_16 : Operation 189 [1/1] (1.35ns)   --->   "br label %._crit_edge23"   --->   Operation 189 'br' <Predicate = (tmp_17)> <Delay = 1.35>

State 17 <SV = 10> <Delay = 6.47>
ST_17 : Operation 190 [1/2] (2.77ns)   --->   "%temp = load i32* %sig_0_proofs_inputS_1, align 4" [picnic_impl.c:1912]   --->   Operation 190 'load' 'temp' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 37336> <RAM>
ST_17 : Operation 191 [1/1] (0.00ns)   --->   "%trunc_ln1913 = trunc i32 %temp to i8" [picnic_impl.c:1913]   --->   Operation 191 'trunc' 'trunc_ln1913' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln1913 = zext i5 %loop_6 to i16" [picnic_impl.c:1913]   --->   Operation 192 'zext' 'zext_ln1913' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 193 [1/1] (1.84ns)   --->   "%add_ln1913_1 = add i16 %add_ln1913, %zext_ln1913" [picnic_impl.c:1913]   --->   Operation 193 'add' 'add_ln1913_1' <Predicate = true> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln1913_1 = zext i16 %add_ln1913_1 to i17" [picnic_impl.c:1913]   --->   Operation 194 'zext' 'zext_ln1913_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 195 [1/1] (1.86ns)   --->   "%add_ln1913_2 = add i17 %zext_ln1913_1, %trunc_ln1870" [picnic_impl.c:1913]   --->   Operation 195 'add' 'add_ln1913_2' <Predicate = true> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln1913_2 = zext i17 %add_ln1913_2 to i64" [picnic_impl.c:1913]   --->   Operation 196 'zext' 'zext_ln1913_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 197 [1/1] (0.00ns)   --->   "%sigBytes_addr_6 = getelementptr [37336 x i8]* %sigBytes, i64 0, i64 %zext_ln1913_2" [picnic_impl.c:1913]   --->   Operation 197 'getelementptr' 'sigBytes_addr_6' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 198 [1/1] (2.77ns)   --->   "store i8 %trunc_ln1913, i8* %sigBytes_addr_6, align 1" [picnic_impl.c:1913]   --->   Operation 198 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 37336> <RAM>
ST_17 : Operation 199 [1/1] (0.00ns)   --->   "%trunc_ln9 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp, i32 8, i32 15)" [picnic_impl.c:1915]   --->   Operation 199 'partselect' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 200 [1/1] (0.00ns)   --->   "%trunc_ln1911 = trunc i5 %loop_6 to i4" [picnic_impl.c:1911]   --->   Operation 200 'trunc' 'trunc_ln1911' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 201 [1/1] (0.00ns)   --->   "%trunc_ln = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp, i32 16, i32 23)" [picnic_impl.c:1917]   --->   Operation 201 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 202 [1/1] (0.00ns)   --->   "%trunc_ln1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp, i32 24, i32 31)" [picnic_impl.c:1919]   --->   Operation 202 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 203 [1/1] (1.54ns)   --->   "%loop_12 = add i5 4, %loop_6" [picnic_impl.c:1911]   --->   Operation 203 'add' 'loop_12' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 11> <Delay = 6.47>
ST_18 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node add_ln1915)   --->   "%or_ln1915 = or i4 %trunc_ln1911, 1" [picnic_impl.c:1915]   --->   Operation 204 'or' 'or_ln1915' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node add_ln1915)   --->   "%zext_ln1915 = zext i4 %or_ln1915 to i16" [picnic_impl.c:1915]   --->   Operation 205 'zext' 'zext_ln1915' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 206 [1/1] (1.84ns) (out node of the LUT)   --->   "%add_ln1915 = add i16 %add_ln1913, %zext_ln1915" [picnic_impl.c:1915]   --->   Operation 206 'add' 'add_ln1915' <Predicate = true> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln1915_1 = zext i16 %add_ln1915 to i17" [picnic_impl.c:1915]   --->   Operation 207 'zext' 'zext_ln1915_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 208 [1/1] (1.86ns)   --->   "%add_ln1915_1 = add i17 %zext_ln1915_1, %trunc_ln1870" [picnic_impl.c:1915]   --->   Operation 208 'add' 'add_ln1915_1' <Predicate = true> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln1915_2 = zext i17 %add_ln1915_1 to i64" [picnic_impl.c:1915]   --->   Operation 209 'zext' 'zext_ln1915_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 210 [1/1] (0.00ns)   --->   "%sigBytes_addr_7 = getelementptr [37336 x i8]* %sigBytes, i64 0, i64 %zext_ln1915_2" [picnic_impl.c:1915]   --->   Operation 210 'getelementptr' 'sigBytes_addr_7' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 211 [1/1] (2.77ns)   --->   "store i8 %trunc_ln9, i8* %sigBytes_addr_7, align 1" [picnic_impl.c:1915]   --->   Operation 211 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 37336> <RAM>
ST_18 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node add_ln1917)   --->   "%or_ln1917 = or i4 %trunc_ln1911, 2" [picnic_impl.c:1917]   --->   Operation 212 'or' 'or_ln1917' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node add_ln1917)   --->   "%zext_ln1917 = zext i4 %or_ln1917 to i16" [picnic_impl.c:1917]   --->   Operation 213 'zext' 'zext_ln1917' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 214 [1/1] (1.84ns) (out node of the LUT)   --->   "%add_ln1917 = add i16 %add_ln1913, %zext_ln1917" [picnic_impl.c:1917]   --->   Operation 214 'add' 'add_ln1917' <Predicate = true> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln1917_1 = zext i16 %add_ln1917 to i17" [picnic_impl.c:1917]   --->   Operation 215 'zext' 'zext_ln1917_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 216 [1/1] (1.86ns)   --->   "%add_ln1917_1 = add i17 %zext_ln1917_1, %trunc_ln1870" [picnic_impl.c:1917]   --->   Operation 216 'add' 'add_ln1917_1' <Predicate = true> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node add_ln1919)   --->   "%or_ln1919 = or i4 %trunc_ln1911, 3" [picnic_impl.c:1919]   --->   Operation 217 'or' 'or_ln1919' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node add_ln1919)   --->   "%zext_ln1919 = zext i4 %or_ln1919 to i16" [picnic_impl.c:1919]   --->   Operation 218 'zext' 'zext_ln1919' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 219 [1/1] (1.84ns) (out node of the LUT)   --->   "%add_ln1919 = add i16 %add_ln1913, %zext_ln1919" [picnic_impl.c:1919]   --->   Operation 219 'add' 'add_ln1919' <Predicate = true> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln1919_1 = zext i16 %add_ln1919 to i17" [picnic_impl.c:1919]   --->   Operation 220 'zext' 'zext_ln1919_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 221 [1/1] (1.86ns)   --->   "%add_ln1919_1 = add i17 %zext_ln1919_1, %trunc_ln1870" [picnic_impl.c:1919]   --->   Operation 221 'add' 'add_ln1919_1' <Predicate = true> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 12> <Delay = 2.77>
ST_19 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln1917_2 = zext i17 %add_ln1917_1 to i64" [picnic_impl.c:1917]   --->   Operation 222 'zext' 'zext_ln1917_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 223 [1/1] (0.00ns)   --->   "%sigBytes_addr_8 = getelementptr [37336 x i8]* %sigBytes, i64 0, i64 %zext_ln1917_2" [picnic_impl.c:1917]   --->   Operation 223 'getelementptr' 'sigBytes_addr_8' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 224 [1/1] (2.77ns)   --->   "store i8 %trunc_ln, i8* %sigBytes_addr_8, align 1" [picnic_impl.c:1917]   --->   Operation 224 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 37336> <RAM>

State 20 <SV = 13> <Delay = 2.77>
ST_20 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln1919_2 = zext i17 %add_ln1919_1 to i64" [picnic_impl.c:1919]   --->   Operation 225 'zext' 'zext_ln1919_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 226 [1/1] (0.00ns)   --->   "%sigBytes_addr_9 = getelementptr [37336 x i8]* %sigBytes, i64 0, i64 %zext_ln1919_2" [picnic_impl.c:1919]   --->   Operation 226 'getelementptr' 'sigBytes_addr_9' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 227 [1/1] (2.77ns)   --->   "store i8 %trunc_ln1, i8* %sigBytes_addr_9, align 1" [picnic_impl.c:1919]   --->   Operation 227 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 37336> <RAM>
ST_20 : Operation 228 [1/1] (0.00ns)   --->   "br label %.preheader" [picnic_impl.c:1911]   --->   Operation 228 'br' <Predicate = true> <Delay = 0.00>

State 21 <SV = 10> <Delay = 1.84>
ST_21 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node add_ln1922)   --->   "%p_sum5_pn = phi i8 [ -117, %8 ], [ -101, %._crit_edge23.loopexit ]"   --->   Operation 229 'phi' 'p_sum5_pn' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node add_ln1922)   --->   "%zext_ln1922 = zext i8 %p_sum5_pn to i16" [picnic_impl.c:1922]   --->   Operation 230 'zext' 'zext_ln1922' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 231 [1/1] (1.84ns) (out node of the LUT)   --->   "%add_ln1922 = add i16 %zext_ln1922, %p_01_rec" [picnic_impl.c:1922]   --->   Operation 231 'add' 'add_ln1922' <Predicate = true> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 232 [1/1] (0.00ns)   --->   "br label %.preheader11" [picnic_impl.c:1878]   --->   Operation 232 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sig_0_proofs_seed1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sig_0_proofs_seed2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sig_0_proofs_inputS]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sig_0_proofs_commun]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sig_0_proofs_view3C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sig_0_challengeBits]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sig_0_salt]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sigBytes]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ sigBytes_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sigBytes_offset_read  (read             ) [ 0000000000000000000000]
trunc_ln1870          (trunc            ) [ 0011111111111111111111]
br_ln0                (br               ) [ 0111000000000000000000]
loop_0                (phi              ) [ 0011000000000000000000]
empty                 (speclooptripcount) [ 0000000000000000000000]
icmp_ln1869           (icmp             ) [ 0011000000000000000000]
loop                  (add              ) [ 0111000000000000000000]
br_ln1869             (br               ) [ 0000000000000000000000]
zext_ln1870           (zext             ) [ 0000000000000000000000]
sig_0_challengeBits_3 (getelementptr    ) [ 0001000000000000000000]
br_ln1874             (br               ) [ 0011110000000000000000]
zext_ln1870_1         (zext             ) [ 0000000000000000000000]
sig_0_challengeBits_4 (load             ) [ 0000000000000000000000]
add_ln1870            (add              ) [ 0000000000000000000000]
zext_ln1870_2         (zext             ) [ 0000000000000000000000]
sigBytes_addr         (getelementptr    ) [ 0000000000000000000000]
store_ln1870          (store            ) [ 0000000000000000000000]
br_ln1869             (br               ) [ 0111000000000000000000]
loop_1                (phi              ) [ 0000110000000000000000]
icmp_ln1874           (icmp             ) [ 0000110000000000000000]
empty_40              (speclooptripcount) [ 0000000000000000000000]
loop_7                (add              ) [ 0010110000000000000000]
br_ln1874             (br               ) [ 0000000000000000000000]
zext_ln1875           (zext             ) [ 0000000000000000000000]
sig_0_salt_addr       (getelementptr    ) [ 0000010000000000000000]
br_ln1878             (br               ) [ 0000111111111111111111]
zext_ln1875_1         (zext             ) [ 0000000000000000000000]
sig_0_salt_load       (load             ) [ 0000000000000000000000]
add_ln1875            (add              ) [ 0000000000000000000000]
zext_ln1875_2         (zext             ) [ 0000000000000000000000]
add_ln1875_1          (add              ) [ 0000000000000000000000]
zext_ln1875_3         (zext             ) [ 0000000000000000000000]
sigBytes_addr_1       (getelementptr    ) [ 0000000000000000000000]
store_ln1875          (store            ) [ 0000000000000000000000]
br_ln1874             (br               ) [ 0010110000000000000000]
p_01_rec              (phi              ) [ 0000001111111111111111]
round_assign          (phi              ) [ 0000001111111111111110]
phi_mul               (phi              ) [ 0000001111110000000000]
add_ln1878            (add              ) [ 0000101111111111111111]
tmp                   (bitconcatenate   ) [ 0000000000000000000000]
zext_ln1884           (zext             ) [ 0000000111111111000000]
tmp_s                 (bitconcatenate   ) [ 0000000000000000000000]
zext_ln1878           (zext             ) [ 0000000111000000000000]
icmp_ln1878           (icmp             ) [ 0000001111111111111111]
empty_41              (speclooptripcount) [ 0000000000000000000000]
i                     (add              ) [ 0000101111111111111111]
br_ln1878             (br               ) [ 0000000000000000000000]
trunc_ln4             (partselect       ) [ 0000000000000000000000]
zext_ln54             (zext             ) [ 0000000000000000000000]
sig_0_challengeBits_5 (getelementptr    ) [ 0000000100000000000000]
add_ln1928            (add              ) [ 0000000000000000000000]
ret_ln1929            (ret              ) [ 0000000000000000000000]
trunc_ln386           (trunc            ) [ 0000000000000000000000]
bitNumber_assign      (bitconcatenate   ) [ 0000000000000000000000]
sig_0_challengeBits_6 (load             ) [ 0000000000000000000000]
xor_ln54              (xor              ) [ 0000000000000000000000]
zext_ln54_3           (zext             ) [ 0000000000000000000000]
lshr_ln54             (lshr             ) [ 0000000000000000000000]
trunc_ln386_2         (trunc            ) [ 0000000000000000000000]
xor_ln54_2            (xor              ) [ 0000000000000000000000]
zext_ln54_4           (zext             ) [ 0000000000000000000000]
lshr_ln54_2           (lshr             ) [ 0000000000000000000000]
trunc_ln54            (trunc            ) [ 0000000000000000000000]
challenge             (bitconcatenate   ) [ 0000000000000000000000]
zext_ln386            (zext             ) [ 0000000011111111000000]
zext_ln1878_1         (zext             ) [ 0000000000000000000000]
add_ln1884            (add              ) [ 0000000011111111000000]
br_ln1883             (br               ) [ 0000001111111111111111]
loop_2                (phi              ) [ 0000000011000000000000]
icmp_ln1883           (icmp             ) [ 0000001111111111111111]
empty_42              (speclooptripcount) [ 0000000000000000000000]
loop_8                (add              ) [ 0000001111111111111111]
br_ln1883             (br               ) [ 0000000000000000000000]
zext_ln1884_4         (zext             ) [ 0000000000000000000000]
add_ln1884_3          (add              ) [ 0000000000000000000000]
zext_ln1884_5         (zext             ) [ 0000000000000000000000]
sig_0_proofs_view3C_1 (getelementptr    ) [ 0000000001000000000000]
br_ln1894             (br               ) [ 0000001111111111111111]
zext_ln1884_1         (zext             ) [ 0000000000000000000000]
sig_0_proofs_view3C_2 (load             ) [ 0000000000000000000000]
add_ln1884_2          (add              ) [ 0000000000000000000000]
zext_ln1884_2         (zext             ) [ 0000000000000000000000]
add_ln1884_1          (add              ) [ 0000000000000000000000]
zext_ln1884_3         (zext             ) [ 0000000000000000000000]
sigBytes_addr_2       (getelementptr    ) [ 0000000000000000000000]
store_ln1884          (store            ) [ 0000000000000000000000]
br_ln1883             (br               ) [ 0000001111111111111111]
loop_3                (phi              ) [ 0000000000110000000000]
icmp_ln1894           (icmp             ) [ 0000001111111111111111]
empty_43              (speclooptripcount) [ 0000000000000000000000]
loop_9                (add              ) [ 0000001111111111111111]
br_ln1894             (br               ) [ 0000000000000000000000]
zext_ln1895           (zext             ) [ 0000000000000000000000]
add_ln1895            (add              ) [ 0000000000000000000000]
zext_ln1895_4         (zext             ) [ 0000000000000000000000]
sig_0_proofs_commun_1 (getelementptr    ) [ 0000000000010000000000]
br_ln1899             (br               ) [ 0000001111111111111111]
zext_ln1895_1         (zext             ) [ 0000000000000000000000]
sig_0_proofs_commun_2 (load             ) [ 0000000000000000000000]
add_ln1895_1          (add              ) [ 0000000000000000000000]
zext_ln1895_2         (zext             ) [ 0000000000000000000000]
add_ln1895_2          (add              ) [ 0000000000000000000000]
zext_ln1895_3         (zext             ) [ 0000000000000000000000]
sigBytes_addr_3       (getelementptr    ) [ 0000000000000000000000]
store_ln1895          (store            ) [ 0000000000000000000000]
br_ln1894             (br               ) [ 0000001111111111111111]
loop_4                (phi              ) [ 0000000000001100000000]
icmp_ln1899           (icmp             ) [ 0000001111111111111111]
empty_44              (speclooptripcount) [ 0000000000000000000000]
loop_10               (add              ) [ 0000001111111111111111]
br_ln1899             (br               ) [ 0000000000000000000000]
zext_ln1900           (zext             ) [ 0000000000000000000000]
add_ln1900            (add              ) [ 0000000000000000000000]
zext_ln1900_4         (zext             ) [ 0000000000000000000000]
sig_0_proofs_seed1_s  (getelementptr    ) [ 0000000000000100000000]
br_ln1904             (br               ) [ 0000001111111111111111]
zext_ln1900_1         (zext             ) [ 0000000000000000000000]
sig_0_proofs_seed1_1  (load             ) [ 0000000000000000000000]
add_ln1900_1          (add              ) [ 0000000000000000000000]
sext_ln1900           (sext             ) [ 0000000000000000000000]
zext_ln1900_2         (zext             ) [ 0000000000000000000000]
add_ln1900_2          (add              ) [ 0000000000000000000000]
zext_ln1900_3         (zext             ) [ 0000000000000000000000]
sigBytes_addr_4       (getelementptr    ) [ 0000000000000000000000]
store_ln1900          (store            ) [ 0000000000000000000000]
br_ln1899             (br               ) [ 0000001111111111111111]
loop_5                (phi              ) [ 0000000000000010000000]
icmp_ln1904           (icmp             ) [ 0000001111111111111111]
empty_45              (speclooptripcount) [ 0000000000000000000000]
loop_11               (add              ) [ 0000001111111111111111]
br_ln1904             (br               ) [ 0000000000000000000000]
zext_ln1905           (zext             ) [ 0000000000000000000000]
add_ln1905            (add              ) [ 0000000000000000000000]
zext_ln1905_4         (zext             ) [ 0000000000000000000000]
sig_0_proofs_seed2_s  (getelementptr    ) [ 0000000000000001000000]
zext_ln1905_1         (zext             ) [ 0000000000000000000000]
add_ln1905_1          (add              ) [ 0000000000000000000000]
sext_ln1905           (sext             ) [ 0000000000000000000000]
zext_ln1905_2         (zext             ) [ 0000000000000000000000]
add_ln1905_2          (add              ) [ 0000000000000001000000]
add_ln1909            (add              ) [ 0000000000000000000000]
tmp_16                (partselect       ) [ 0000000000000000000000]
icmp_ln1909           (icmp             ) [ 0000001111111111111111]
br_ln1909             (br               ) [ 0000001111111111111111]
add_ln1913            (add              ) [ 0000000000000000111110]
br_ln1911             (br               ) [ 0000001111111111111111]
sig_0_proofs_seed2_1  (load             ) [ 0000000000000000000000]
zext_ln1905_3         (zext             ) [ 0000000000000000000000]
sigBytes_addr_5       (getelementptr    ) [ 0000000000000000000000]
store_ln1905          (store            ) [ 0000000000000000000000]
br_ln1904             (br               ) [ 0000001111111111111111]
loop_6                (phi              ) [ 0000000000000000110000]
tmp_17                (bitselect        ) [ 0000001111111111111111]
empty_46              (speclooptripcount) [ 0000000000000000000000]
br_ln1911             (br               ) [ 0000000000000000000000]
trunc_ln7             (partselect       ) [ 0000000000000000000000]
tmp_15                (bitconcatenate   ) [ 0000000000000000000000]
zext_ln1912           (zext             ) [ 0000000000000000000000]
sig_0_proofs_inputS_1 (getelementptr    ) [ 0000000000000000010000]
br_ln0                (br               ) [ 0000001111111111111111]
temp                  (load             ) [ 0000000000000000000000]
trunc_ln1913          (trunc            ) [ 0000000000000000000000]
zext_ln1913           (zext             ) [ 0000000000000000000000]
add_ln1913_1          (add              ) [ 0000000000000000000000]
zext_ln1913_1         (zext             ) [ 0000000000000000000000]
add_ln1913_2          (add              ) [ 0000000000000000000000]
zext_ln1913_2         (zext             ) [ 0000000000000000000000]
sigBytes_addr_6       (getelementptr    ) [ 0000000000000000000000]
store_ln1913          (store            ) [ 0000000000000000000000]
trunc_ln9             (partselect       ) [ 0000000000000000001000]
trunc_ln1911          (trunc            ) [ 0000000000000000001000]
trunc_ln              (partselect       ) [ 0000000000000000001100]
trunc_ln1             (partselect       ) [ 0000000000000000001110]
loop_12               (add              ) [ 0000001111111111101111]
or_ln1915             (or               ) [ 0000000000000000000000]
zext_ln1915           (zext             ) [ 0000000000000000000000]
add_ln1915            (add              ) [ 0000000000000000000000]
zext_ln1915_1         (zext             ) [ 0000000000000000000000]
add_ln1915_1          (add              ) [ 0000000000000000000000]
zext_ln1915_2         (zext             ) [ 0000000000000000000000]
sigBytes_addr_7       (getelementptr    ) [ 0000000000000000000000]
store_ln1915          (store            ) [ 0000000000000000000000]
or_ln1917             (or               ) [ 0000000000000000000000]
zext_ln1917           (zext             ) [ 0000000000000000000000]
add_ln1917            (add              ) [ 0000000000000000000000]
zext_ln1917_1         (zext             ) [ 0000000000000000000000]
add_ln1917_1          (add              ) [ 0000000000000000000100]
or_ln1919             (or               ) [ 0000000000000000000000]
zext_ln1919           (zext             ) [ 0000000000000000000000]
add_ln1919            (add              ) [ 0000000000000000000000]
zext_ln1919_1         (zext             ) [ 0000000000000000000000]
add_ln1919_1          (add              ) [ 0000000000000000000110]
zext_ln1917_2         (zext             ) [ 0000000000000000000000]
sigBytes_addr_8       (getelementptr    ) [ 0000000000000000000000]
store_ln1917          (store            ) [ 0000000000000000000000]
zext_ln1919_2         (zext             ) [ 0000000000000000000000]
sigBytes_addr_9       (getelementptr    ) [ 0000000000000000000000]
store_ln1919          (store            ) [ 0000000000000000000000]
br_ln1911             (br               ) [ 0000001111111111111111]
p_sum5_pn             (phi              ) [ 0000000000000000000001]
zext_ln1922           (zext             ) [ 0000000000000000000000]
add_ln1922            (add              ) [ 0000101111111111111111]
br_ln1878             (br               ) [ 0000101111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sig_0_proofs_seed1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sig_0_proofs_seed1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sig_0_proofs_seed2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sig_0_proofs_seed2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sig_0_proofs_inputS">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sig_0_proofs_inputS"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sig_0_proofs_commun">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sig_0_proofs_commun"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sig_0_proofs_view3C">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sig_0_proofs_view3C"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sig_0_challengeBits">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sig_0_challengeBits"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="sig_0_salt">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sig_0_salt"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="sigBytes">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sigBytes"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="sigBytes_offset">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sigBytes_offset"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i8.i4"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i8.i5"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i2.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i3.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i5.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i5.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1004" name="sigBytes_offset_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="64" slack="0"/>
<pin id="148" dir="0" index="1" bw="64" slack="0"/>
<pin id="149" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sigBytes_offset_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="sig_0_challengeBits_3_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="8" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="6" slack="0"/>
<pin id="156" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sig_0_challengeBits_3/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_access_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="6" slack="0"/>
<pin id="161" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="162" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sig_0_challengeBits_4/2 sig_0_challengeBits_6/6 "/>
</bind>
</comp>

<comp id="165" class="1004" name="sigBytes_addr_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="8" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="17" slack="0"/>
<pin id="169" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sigBytes_addr/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_access_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="16" slack="0"/>
<pin id="174" dir="0" index="1" bw="8" slack="0"/>
<pin id="175" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1870/3 store_ln1875/5 store_ln1884/9 store_ln1895/11 store_ln1900/13 store_ln1905/15 store_ln1913/17 store_ln1915/18 store_ln1917/19 store_ln1919/20 "/>
</bind>
</comp>

<comp id="179" class="1004" name="sig_0_salt_addr_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="8" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="6" slack="0"/>
<pin id="183" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sig_0_salt_addr/4 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_access_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="5" slack="0"/>
<pin id="188" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="189" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sig_0_salt_load/4 "/>
</bind>
</comp>

<comp id="192" class="1004" name="sigBytes_addr_1_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="17" slack="0"/>
<pin id="196" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sigBytes_addr_1/5 "/>
</bind>
</comp>

<comp id="201" class="1004" name="sig_0_challengeBits_5_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="8" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="6" slack="0"/>
<pin id="205" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sig_0_challengeBits_5/6 "/>
</bind>
</comp>

<comp id="209" class="1004" name="sig_0_proofs_view3C_1_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="8" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="14" slack="0"/>
<pin id="213" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sig_0_proofs_view3C_1/8 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_access_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="13" slack="0"/>
<pin id="218" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="219" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sig_0_proofs_view3C_2/8 "/>
</bind>
</comp>

<comp id="222" class="1004" name="sigBytes_addr_2_gep_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="8" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="17" slack="0"/>
<pin id="226" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sigBytes_addr_2/9 "/>
</bind>
</comp>

<comp id="231" class="1004" name="sig_0_proofs_commun_1_gep_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="8" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="0" index="2" bw="15" slack="0"/>
<pin id="235" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sig_0_proofs_commun_1/10 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_access_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="15" slack="0"/>
<pin id="240" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="241" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sig_0_proofs_commun_2/10 "/>
</bind>
</comp>

<comp id="244" class="1004" name="sigBytes_addr_3_gep_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="8" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="17" slack="0"/>
<pin id="248" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sigBytes_addr_3/11 "/>
</bind>
</comp>

<comp id="253" class="1004" name="sig_0_proofs_seed1_s_gep_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="8" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="0" index="2" bw="13" slack="0"/>
<pin id="257" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sig_0_proofs_seed1_s/12 "/>
</bind>
</comp>

<comp id="260" class="1004" name="grp_access_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="12" slack="0"/>
<pin id="262" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="263" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="264" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sig_0_proofs_seed1_1/12 "/>
</bind>
</comp>

<comp id="266" class="1004" name="sigBytes_addr_4_gep_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="8" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="0" index="2" bw="17" slack="0"/>
<pin id="270" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sigBytes_addr_4/13 "/>
</bind>
</comp>

<comp id="275" class="1004" name="sig_0_proofs_seed2_s_gep_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="8" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="0" index="2" bw="13" slack="0"/>
<pin id="279" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sig_0_proofs_seed2_s/14 "/>
</bind>
</comp>

<comp id="282" class="1004" name="grp_access_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="12" slack="0"/>
<pin id="284" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="285" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="286" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sig_0_proofs_seed2_1/14 "/>
</bind>
</comp>

<comp id="288" class="1004" name="sigBytes_addr_5_gep_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="8" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="0" index="2" bw="17" slack="0"/>
<pin id="292" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sigBytes_addr_5/15 "/>
</bind>
</comp>

<comp id="297" class="1004" name="sig_0_proofs_inputS_1_gep_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="0" index="2" bw="10" slack="0"/>
<pin id="301" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sig_0_proofs_inputS_1/16 "/>
</bind>
</comp>

<comp id="304" class="1004" name="grp_access_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="10" slack="0"/>
<pin id="306" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="307" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="308" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp/16 "/>
</bind>
</comp>

<comp id="310" class="1004" name="sigBytes_addr_6_gep_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="8" slack="0"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="0" index="2" bw="17" slack="0"/>
<pin id="314" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sigBytes_addr_6/17 "/>
</bind>
</comp>

<comp id="318" class="1004" name="sigBytes_addr_7_gep_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="8" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="0" index="2" bw="17" slack="0"/>
<pin id="322" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sigBytes_addr_7/18 "/>
</bind>
</comp>

<comp id="326" class="1004" name="sigBytes_addr_8_gep_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="8" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="0" index="2" bw="17" slack="0"/>
<pin id="330" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sigBytes_addr_8/19 "/>
</bind>
</comp>

<comp id="334" class="1004" name="sigBytes_addr_9_gep_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="8" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="0" index="2" bw="17" slack="0"/>
<pin id="338" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sigBytes_addr_9/20 "/>
</bind>
</comp>

<comp id="342" class="1005" name="loop_0_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="6" slack="1"/>
<pin id="344" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="loop_0 (phireg) "/>
</bind>
</comp>

<comp id="346" class="1004" name="loop_0_phi_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="6" slack="0"/>
<pin id="348" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="349" dir="0" index="2" bw="1" slack="1"/>
<pin id="350" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="351" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="loop_0/2 "/>
</bind>
</comp>

<comp id="354" class="1005" name="loop_1_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="6" slack="1"/>
<pin id="356" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="loop_1 (phireg) "/>
</bind>
</comp>

<comp id="358" class="1004" name="loop_1_phi_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="6" slack="0"/>
<pin id="360" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="361" dir="0" index="2" bw="1" slack="1"/>
<pin id="362" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="363" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="loop_1/4 "/>
</bind>
</comp>

<comp id="366" class="1005" name="p_01_rec_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="16" slack="1"/>
<pin id="368" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_01_rec (phireg) "/>
</bind>
</comp>

<comp id="370" class="1004" name="p_01_rec_phi_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="16" slack="1"/>
<pin id="372" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="373" dir="0" index="2" bw="1" slack="1"/>
<pin id="374" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="375" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_01_rec/6 "/>
</bind>
</comp>

<comp id="378" class="1005" name="round_assign_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="8" slack="1"/>
<pin id="380" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="round_assign (phireg) "/>
</bind>
</comp>

<comp id="382" class="1004" name="round_assign_phi_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="8" slack="0"/>
<pin id="384" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="385" dir="0" index="2" bw="1" slack="1"/>
<pin id="386" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="387" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="round_assign/6 "/>
</bind>
</comp>

<comp id="390" class="1005" name="phi_mul_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="15" slack="1"/>
<pin id="392" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="394" class="1004" name="phi_mul_phi_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="15" slack="0"/>
<pin id="396" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="397" dir="0" index="2" bw="1" slack="1"/>
<pin id="398" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="399" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/6 "/>
</bind>
</comp>

<comp id="402" class="1005" name="loop_2_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="6" slack="1"/>
<pin id="404" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="loop_2 (phireg) "/>
</bind>
</comp>

<comp id="406" class="1004" name="loop_2_phi_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="1"/>
<pin id="408" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="409" dir="0" index="2" bw="6" slack="0"/>
<pin id="410" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="411" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="loop_2/8 "/>
</bind>
</comp>

<comp id="414" class="1005" name="loop_3_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="7" slack="1"/>
<pin id="416" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="loop_3 (phireg) "/>
</bind>
</comp>

<comp id="418" class="1004" name="loop_3_phi_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="7" slack="0"/>
<pin id="420" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="421" dir="0" index="2" bw="1" slack="1"/>
<pin id="422" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="423" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="loop_3/10 "/>
</bind>
</comp>

<comp id="426" class="1005" name="loop_4_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="5" slack="1"/>
<pin id="428" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="loop_4 (phireg) "/>
</bind>
</comp>

<comp id="430" class="1004" name="loop_4_phi_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="5" slack="0"/>
<pin id="432" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="433" dir="0" index="2" bw="1" slack="1"/>
<pin id="434" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="435" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="loop_4/12 "/>
</bind>
</comp>

<comp id="438" class="1005" name="loop_5_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="5" slack="1"/>
<pin id="440" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="loop_5 (phireg) "/>
</bind>
</comp>

<comp id="442" class="1004" name="loop_5_phi_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="5" slack="0"/>
<pin id="444" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="445" dir="0" index="2" bw="1" slack="1"/>
<pin id="446" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="447" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="loop_5/14 "/>
</bind>
</comp>

<comp id="449" class="1005" name="loop_6_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="5" slack="1"/>
<pin id="451" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="loop_6 (phireg) "/>
</bind>
</comp>

<comp id="453" class="1004" name="loop_6_phi_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="5" slack="1"/>
<pin id="455" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="456" dir="0" index="2" bw="1" slack="1"/>
<pin id="457" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="458" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="loop_6/16 "/>
</bind>
</comp>

<comp id="461" class="1005" name="p_sum5_pn_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="8" slack="1"/>
<pin id="463" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_sum5_pn (phireg) "/>
</bind>
</comp>

<comp id="466" class="1004" name="p_sum5_pn_phi_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="8" slack="2"/>
<pin id="468" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="469" dir="0" index="2" bw="8" slack="1"/>
<pin id="470" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="471" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_sum5_pn/21 "/>
</bind>
</comp>

<comp id="474" class="1004" name="trunc_ln1870_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="64" slack="0"/>
<pin id="476" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1870/1 "/>
</bind>
</comp>

<comp id="478" class="1004" name="icmp_ln1869_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="6" slack="0"/>
<pin id="480" dir="0" index="1" bw="5" slack="0"/>
<pin id="481" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1869/2 "/>
</bind>
</comp>

<comp id="484" class="1004" name="loop_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="6" slack="0"/>
<pin id="486" dir="0" index="1" bw="1" slack="0"/>
<pin id="487" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="loop/2 "/>
</bind>
</comp>

<comp id="490" class="1004" name="zext_ln1870_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="6" slack="0"/>
<pin id="492" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1870/2 "/>
</bind>
</comp>

<comp id="495" class="1004" name="zext_ln1870_1_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="6" slack="1"/>
<pin id="497" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1870_1/3 "/>
</bind>
</comp>

<comp id="499" class="1004" name="add_ln1870_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="6" slack="0"/>
<pin id="501" dir="0" index="1" bw="17" slack="2"/>
<pin id="502" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1870/3 "/>
</bind>
</comp>

<comp id="504" class="1004" name="zext_ln1870_2_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="17" slack="0"/>
<pin id="506" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1870_2/3 "/>
</bind>
</comp>

<comp id="509" class="1004" name="icmp_ln1874_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="6" slack="0"/>
<pin id="511" dir="0" index="1" bw="6" slack="0"/>
<pin id="512" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1874/4 "/>
</bind>
</comp>

<comp id="515" class="1004" name="loop_7_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="6" slack="0"/>
<pin id="517" dir="0" index="1" bw="1" slack="0"/>
<pin id="518" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="loop_7/4 "/>
</bind>
</comp>

<comp id="521" class="1004" name="zext_ln1875_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="6" slack="0"/>
<pin id="523" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1875/4 "/>
</bind>
</comp>

<comp id="526" class="1004" name="zext_ln1875_1_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="6" slack="1"/>
<pin id="528" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1875_1/5 "/>
</bind>
</comp>

<comp id="530" class="1004" name="add_ln1875_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="6" slack="0"/>
<pin id="532" dir="0" index="1" bw="7" slack="0"/>
<pin id="533" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1875/5 "/>
</bind>
</comp>

<comp id="536" class="1004" name="zext_ln1875_2_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="7" slack="0"/>
<pin id="538" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1875_2/5 "/>
</bind>
</comp>

<comp id="540" class="1004" name="add_ln1875_1_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="7" slack="0"/>
<pin id="542" dir="0" index="1" bw="17" slack="3"/>
<pin id="543" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1875_1/5 "/>
</bind>
</comp>

<comp id="545" class="1004" name="zext_ln1875_3_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="17" slack="0"/>
<pin id="547" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1875_3/5 "/>
</bind>
</comp>

<comp id="550" class="1004" name="add_ln1878_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="15" slack="0"/>
<pin id="552" dir="0" index="1" bw="8" slack="0"/>
<pin id="553" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1878/6 "/>
</bind>
</comp>

<comp id="556" class="1004" name="tmp_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="12" slack="0"/>
<pin id="558" dir="0" index="1" bw="8" slack="0"/>
<pin id="559" dir="0" index="2" bw="1" slack="0"/>
<pin id="560" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="564" class="1004" name="zext_ln1884_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="12" slack="0"/>
<pin id="566" dir="1" index="1" bw="13" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1884/6 "/>
</bind>
</comp>

<comp id="568" class="1004" name="tmp_s_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="13" slack="0"/>
<pin id="570" dir="0" index="1" bw="8" slack="0"/>
<pin id="571" dir="0" index="2" bw="1" slack="0"/>
<pin id="572" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="576" class="1004" name="zext_ln1878_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="13" slack="0"/>
<pin id="578" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1878/6 "/>
</bind>
</comp>

<comp id="580" class="1004" name="icmp_ln1878_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="8" slack="0"/>
<pin id="582" dir="0" index="1" bw="7" slack="0"/>
<pin id="583" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1878/6 "/>
</bind>
</comp>

<comp id="586" class="1004" name="i_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="8" slack="0"/>
<pin id="588" dir="0" index="1" bw="1" slack="0"/>
<pin id="589" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/6 "/>
</bind>
</comp>

<comp id="592" class="1004" name="trunc_ln4_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="6" slack="0"/>
<pin id="594" dir="0" index="1" bw="8" slack="0"/>
<pin id="595" dir="0" index="2" bw="3" slack="0"/>
<pin id="596" dir="0" index="3" bw="4" slack="0"/>
<pin id="597" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/6 "/>
</bind>
</comp>

<comp id="602" class="1004" name="zext_ln54_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="6" slack="0"/>
<pin id="604" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54/6 "/>
</bind>
</comp>

<comp id="607" class="1004" name="add_ln1928_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="16" slack="0"/>
<pin id="609" dir="0" index="1" bw="8" slack="0"/>
<pin id="610" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1928/6 "/>
</bind>
</comp>

<comp id="613" class="1004" name="trunc_ln386_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="8" slack="1"/>
<pin id="615" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln386/7 "/>
</bind>
</comp>

<comp id="617" class="1004" name="bitNumber_assign_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="3" slack="0"/>
<pin id="619" dir="0" index="1" bw="2" slack="0"/>
<pin id="620" dir="0" index="2" bw="1" slack="0"/>
<pin id="621" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="bitNumber_assign/7 "/>
</bind>
</comp>

<comp id="625" class="1004" name="xor_ln54_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="3" slack="0"/>
<pin id="627" dir="0" index="1" bw="2" slack="0"/>
<pin id="628" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln54/7 "/>
</bind>
</comp>

<comp id="631" class="1004" name="zext_ln54_3_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="3" slack="0"/>
<pin id="633" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54_3/7 "/>
</bind>
</comp>

<comp id="635" class="1004" name="lshr_ln54_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="8" slack="0"/>
<pin id="637" dir="0" index="1" bw="3" slack="0"/>
<pin id="638" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln54/7 "/>
</bind>
</comp>

<comp id="641" class="1004" name="trunc_ln386_2_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="8" slack="0"/>
<pin id="643" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln386_2/7 "/>
</bind>
</comp>

<comp id="645" class="1004" name="xor_ln54_2_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="3" slack="0"/>
<pin id="647" dir="0" index="1" bw="1" slack="0"/>
<pin id="648" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln54_2/7 "/>
</bind>
</comp>

<comp id="651" class="1004" name="zext_ln54_4_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="3" slack="0"/>
<pin id="653" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54_4/7 "/>
</bind>
</comp>

<comp id="655" class="1004" name="lshr_ln54_2_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="8" slack="0"/>
<pin id="657" dir="0" index="1" bw="3" slack="0"/>
<pin id="658" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln54_2/7 "/>
</bind>
</comp>

<comp id="661" class="1004" name="trunc_ln54_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="8" slack="0"/>
<pin id="663" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln54/7 "/>
</bind>
</comp>

<comp id="665" class="1004" name="challenge_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="2" slack="0"/>
<pin id="667" dir="0" index="1" bw="1" slack="0"/>
<pin id="668" dir="0" index="2" bw="1" slack="0"/>
<pin id="669" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="challenge/7 "/>
</bind>
</comp>

<comp id="673" class="1004" name="zext_ln386_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="2" slack="0"/>
<pin id="675" dir="1" index="1" bw="3" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln386/7 "/>
</bind>
</comp>

<comp id="677" class="1004" name="zext_ln1878_1_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="16" slack="1"/>
<pin id="679" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1878_1/7 "/>
</bind>
</comp>

<comp id="681" class="1004" name="add_ln1884_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="17" slack="4"/>
<pin id="683" dir="0" index="1" bw="16" slack="0"/>
<pin id="684" dir="1" index="2" bw="17" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1884/7 "/>
</bind>
</comp>

<comp id="686" class="1004" name="icmp_ln1883_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="6" slack="0"/>
<pin id="688" dir="0" index="1" bw="6" slack="0"/>
<pin id="689" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1883/8 "/>
</bind>
</comp>

<comp id="692" class="1004" name="loop_8_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="6" slack="0"/>
<pin id="694" dir="0" index="1" bw="1" slack="0"/>
<pin id="695" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="loop_8/8 "/>
</bind>
</comp>

<comp id="698" class="1004" name="zext_ln1884_4_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="6" slack="0"/>
<pin id="700" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1884_4/8 "/>
</bind>
</comp>

<comp id="702" class="1004" name="add_ln1884_3_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="13" slack="2"/>
<pin id="704" dir="0" index="1" bw="6" slack="0"/>
<pin id="705" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1884_3/8 "/>
</bind>
</comp>

<comp id="707" class="1004" name="zext_ln1884_5_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="14" slack="0"/>
<pin id="709" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1884_5/8 "/>
</bind>
</comp>

<comp id="712" class="1004" name="zext_ln1884_1_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="6" slack="1"/>
<pin id="714" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1884_1/9 "/>
</bind>
</comp>

<comp id="716" class="1004" name="add_ln1884_2_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="6" slack="0"/>
<pin id="718" dir="0" index="1" bw="7" slack="0"/>
<pin id="719" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1884_2/9 "/>
</bind>
</comp>

<comp id="722" class="1004" name="zext_ln1884_2_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="7" slack="0"/>
<pin id="724" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1884_2/9 "/>
</bind>
</comp>

<comp id="726" class="1004" name="add_ln1884_1_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="17" slack="2"/>
<pin id="728" dir="0" index="1" bw="7" slack="0"/>
<pin id="729" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1884_1/9 "/>
</bind>
</comp>

<comp id="731" class="1004" name="zext_ln1884_3_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="17" slack="0"/>
<pin id="733" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1884_3/9 "/>
</bind>
</comp>

<comp id="736" class="1004" name="icmp_ln1894_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="7" slack="0"/>
<pin id="738" dir="0" index="1" bw="7" slack="0"/>
<pin id="739" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1894/10 "/>
</bind>
</comp>

<comp id="742" class="1004" name="loop_9_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="7" slack="0"/>
<pin id="744" dir="0" index="1" bw="1" slack="0"/>
<pin id="745" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="loop_9/10 "/>
</bind>
</comp>

<comp id="748" class="1004" name="zext_ln1895_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="7" slack="0"/>
<pin id="750" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1895/10 "/>
</bind>
</comp>

<comp id="752" class="1004" name="add_ln1895_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="15" slack="3"/>
<pin id="754" dir="0" index="1" bw="7" slack="0"/>
<pin id="755" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1895/10 "/>
</bind>
</comp>

<comp id="758" class="1004" name="zext_ln1895_4_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="15" slack="0"/>
<pin id="760" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1895_4/10 "/>
</bind>
</comp>

<comp id="763" class="1004" name="zext_ln1895_1_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="7" slack="1"/>
<pin id="765" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1895_1/11 "/>
</bind>
</comp>

<comp id="767" class="1004" name="add_ln1895_1_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="7" slack="0"/>
<pin id="769" dir="0" index="1" bw="8" slack="0"/>
<pin id="770" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1895_1/11 "/>
</bind>
</comp>

<comp id="773" class="1004" name="zext_ln1895_2_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="8" slack="0"/>
<pin id="775" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1895_2/11 "/>
</bind>
</comp>

<comp id="777" class="1004" name="add_ln1895_2_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="17" slack="3"/>
<pin id="779" dir="0" index="1" bw="8" slack="0"/>
<pin id="780" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1895_2/11 "/>
</bind>
</comp>

<comp id="782" class="1004" name="zext_ln1895_3_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="17" slack="0"/>
<pin id="784" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1895_3/11 "/>
</bind>
</comp>

<comp id="787" class="1004" name="icmp_ln1899_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="5" slack="0"/>
<pin id="789" dir="0" index="1" bw="5" slack="0"/>
<pin id="790" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1899/12 "/>
</bind>
</comp>

<comp id="793" class="1004" name="loop_10_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="5" slack="0"/>
<pin id="795" dir="0" index="1" bw="1" slack="0"/>
<pin id="796" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="loop_10/12 "/>
</bind>
</comp>

<comp id="799" class="1004" name="zext_ln1900_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="5" slack="0"/>
<pin id="801" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1900/12 "/>
</bind>
</comp>

<comp id="803" class="1004" name="add_ln1900_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="12" slack="4"/>
<pin id="805" dir="0" index="1" bw="5" slack="0"/>
<pin id="806" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1900/12 "/>
</bind>
</comp>

<comp id="808" class="1004" name="zext_ln1900_4_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="13" slack="0"/>
<pin id="810" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1900_4/12 "/>
</bind>
</comp>

<comp id="813" class="1004" name="zext_ln1900_1_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="5" slack="1"/>
<pin id="815" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1900_1/13 "/>
</bind>
</comp>

<comp id="817" class="1004" name="add_ln1900_1_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="5" slack="0"/>
<pin id="819" dir="0" index="1" bw="7" slack="0"/>
<pin id="820" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1900_1/13 "/>
</bind>
</comp>

<comp id="823" class="1004" name="sext_ln1900_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="7" slack="0"/>
<pin id="825" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1900/13 "/>
</bind>
</comp>

<comp id="827" class="1004" name="zext_ln1900_2_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="7" slack="0"/>
<pin id="829" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1900_2/13 "/>
</bind>
</comp>

<comp id="831" class="1004" name="add_ln1900_2_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="17" slack="4"/>
<pin id="833" dir="0" index="1" bw="8" slack="0"/>
<pin id="834" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1900_2/13 "/>
</bind>
</comp>

<comp id="836" class="1004" name="zext_ln1900_3_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="17" slack="0"/>
<pin id="838" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1900_3/13 "/>
</bind>
</comp>

<comp id="841" class="1004" name="icmp_ln1904_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="5" slack="0"/>
<pin id="843" dir="0" index="1" bw="5" slack="0"/>
<pin id="844" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1904/14 "/>
</bind>
</comp>

<comp id="847" class="1004" name="loop_11_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="5" slack="0"/>
<pin id="849" dir="0" index="1" bw="1" slack="0"/>
<pin id="850" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="loop_11/14 "/>
</bind>
</comp>

<comp id="853" class="1004" name="zext_ln1905_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="5" slack="0"/>
<pin id="855" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1905/14 "/>
</bind>
</comp>

<comp id="857" class="1004" name="add_ln1905_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="12" slack="5"/>
<pin id="859" dir="0" index="1" bw="5" slack="0"/>
<pin id="860" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1905/14 "/>
</bind>
</comp>

<comp id="862" class="1004" name="zext_ln1905_4_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="13" slack="0"/>
<pin id="864" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1905_4/14 "/>
</bind>
</comp>

<comp id="867" class="1004" name="zext_ln1905_1_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="5" slack="0"/>
<pin id="869" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1905_1/14 "/>
</bind>
</comp>

<comp id="871" class="1004" name="add_ln1905_1_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="5" slack="0"/>
<pin id="873" dir="0" index="1" bw="7" slack="0"/>
<pin id="874" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1905_1/14 "/>
</bind>
</comp>

<comp id="877" class="1004" name="sext_ln1905_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="7" slack="0"/>
<pin id="879" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1905/14 "/>
</bind>
</comp>

<comp id="881" class="1004" name="zext_ln1905_2_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="7" slack="0"/>
<pin id="883" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1905_2/14 "/>
</bind>
</comp>

<comp id="885" class="1004" name="add_ln1905_2_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="17" slack="4"/>
<pin id="887" dir="0" index="1" bw="8" slack="0"/>
<pin id="888" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1905_2/14 "/>
</bind>
</comp>

<comp id="890" class="1004" name="add_ln1909_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="2" slack="4"/>
<pin id="892" dir="0" index="1" bw="1" slack="0"/>
<pin id="893" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1909/14 "/>
</bind>
</comp>

<comp id="895" class="1004" name="tmp_16_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="2" slack="0"/>
<pin id="897" dir="0" index="1" bw="3" slack="0"/>
<pin id="898" dir="0" index="2" bw="1" slack="0"/>
<pin id="899" dir="0" index="3" bw="3" slack="0"/>
<pin id="900" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/14 "/>
</bind>
</comp>

<comp id="905" class="1004" name="icmp_ln1909_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="2" slack="0"/>
<pin id="907" dir="0" index="1" bw="1" slack="0"/>
<pin id="908" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1909/14 "/>
</bind>
</comp>

<comp id="911" class="1004" name="add_ln1913_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="16" slack="5"/>
<pin id="913" dir="0" index="1" bw="9" slack="0"/>
<pin id="914" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1913/14 "/>
</bind>
</comp>

<comp id="917" class="1004" name="zext_ln1905_3_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="17" slack="1"/>
<pin id="919" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1905_3/15 "/>
</bind>
</comp>

<comp id="921" class="1004" name="tmp_17_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="1" slack="0"/>
<pin id="923" dir="0" index="1" bw="5" slack="0"/>
<pin id="924" dir="0" index="2" bw="4" slack="0"/>
<pin id="925" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_17/16 "/>
</bind>
</comp>

<comp id="929" class="1004" name="trunc_ln7_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="2" slack="0"/>
<pin id="931" dir="0" index="1" bw="5" slack="0"/>
<pin id="932" dir="0" index="2" bw="3" slack="0"/>
<pin id="933" dir="0" index="3" bw="3" slack="0"/>
<pin id="934" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln7/16 "/>
</bind>
</comp>

<comp id="939" class="1004" name="tmp_15_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="10" slack="0"/>
<pin id="941" dir="0" index="1" bw="8" slack="6"/>
<pin id="942" dir="0" index="2" bw="2" slack="0"/>
<pin id="943" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_15/16 "/>
</bind>
</comp>

<comp id="947" class="1004" name="zext_ln1912_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="10" slack="0"/>
<pin id="949" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1912/16 "/>
</bind>
</comp>

<comp id="952" class="1004" name="trunc_ln1913_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="32" slack="0"/>
<pin id="954" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1913/17 "/>
</bind>
</comp>

<comp id="957" class="1004" name="zext_ln1913_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="5" slack="1"/>
<pin id="959" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1913/17 "/>
</bind>
</comp>

<comp id="961" class="1004" name="add_ln1913_1_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="16" slack="2"/>
<pin id="963" dir="0" index="1" bw="5" slack="0"/>
<pin id="964" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1913_1/17 "/>
</bind>
</comp>

<comp id="966" class="1004" name="zext_ln1913_1_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="16" slack="0"/>
<pin id="968" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1913_1/17 "/>
</bind>
</comp>

<comp id="970" class="1004" name="add_ln1913_2_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="16" slack="0"/>
<pin id="972" dir="0" index="1" bw="17" slack="10"/>
<pin id="973" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1913_2/17 "/>
</bind>
</comp>

<comp id="975" class="1004" name="zext_ln1913_2_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="17" slack="0"/>
<pin id="977" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1913_2/17 "/>
</bind>
</comp>

<comp id="980" class="1004" name="trunc_ln9_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="8" slack="0"/>
<pin id="982" dir="0" index="1" bw="32" slack="0"/>
<pin id="983" dir="0" index="2" bw="5" slack="0"/>
<pin id="984" dir="0" index="3" bw="5" slack="0"/>
<pin id="985" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln9/17 "/>
</bind>
</comp>

<comp id="990" class="1004" name="trunc_ln1911_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="5" slack="1"/>
<pin id="992" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1911/17 "/>
</bind>
</comp>

<comp id="994" class="1004" name="trunc_ln_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="8" slack="0"/>
<pin id="996" dir="0" index="1" bw="32" slack="0"/>
<pin id="997" dir="0" index="2" bw="6" slack="0"/>
<pin id="998" dir="0" index="3" bw="6" slack="0"/>
<pin id="999" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/17 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="trunc_ln1_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="8" slack="0"/>
<pin id="1006" dir="0" index="1" bw="32" slack="0"/>
<pin id="1007" dir="0" index="2" bw="6" slack="0"/>
<pin id="1008" dir="0" index="3" bw="6" slack="0"/>
<pin id="1009" dir="1" index="4" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/17 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="loop_12_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="4" slack="0"/>
<pin id="1016" dir="0" index="1" bw="5" slack="1"/>
<pin id="1017" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="loop_12/17 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="or_ln1915_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="4" slack="1"/>
<pin id="1022" dir="0" index="1" bw="1" slack="0"/>
<pin id="1023" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1915/18 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="zext_ln1915_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="4" slack="0"/>
<pin id="1027" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1915/18 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="add_ln1915_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="16" slack="3"/>
<pin id="1031" dir="0" index="1" bw="4" slack="0"/>
<pin id="1032" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1915/18 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="zext_ln1915_1_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="16" slack="0"/>
<pin id="1036" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1915_1/18 "/>
</bind>
</comp>

<comp id="1038" class="1004" name="add_ln1915_1_fu_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="16" slack="0"/>
<pin id="1040" dir="0" index="1" bw="17" slack="11"/>
<pin id="1041" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1915_1/18 "/>
</bind>
</comp>

<comp id="1043" class="1004" name="zext_ln1915_2_fu_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="17" slack="0"/>
<pin id="1045" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1915_2/18 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="or_ln1917_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="4" slack="1"/>
<pin id="1050" dir="0" index="1" bw="3" slack="0"/>
<pin id="1051" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1917/18 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="zext_ln1917_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="4" slack="0"/>
<pin id="1055" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1917/18 "/>
</bind>
</comp>

<comp id="1057" class="1004" name="add_ln1917_fu_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="16" slack="3"/>
<pin id="1059" dir="0" index="1" bw="4" slack="0"/>
<pin id="1060" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1917/18 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="zext_ln1917_1_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="16" slack="0"/>
<pin id="1064" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1917_1/18 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="add_ln1917_1_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="16" slack="0"/>
<pin id="1068" dir="0" index="1" bw="17" slack="11"/>
<pin id="1069" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1917_1/18 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="or_ln1919_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="4" slack="1"/>
<pin id="1073" dir="0" index="1" bw="3" slack="0"/>
<pin id="1074" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1919/18 "/>
</bind>
</comp>

<comp id="1076" class="1004" name="zext_ln1919_fu_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="4" slack="0"/>
<pin id="1078" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1919/18 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="add_ln1919_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="16" slack="3"/>
<pin id="1082" dir="0" index="1" bw="4" slack="0"/>
<pin id="1083" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1919/18 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="zext_ln1919_1_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="16" slack="0"/>
<pin id="1087" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1919_1/18 "/>
</bind>
</comp>

<comp id="1089" class="1004" name="add_ln1919_1_fu_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="16" slack="0"/>
<pin id="1091" dir="0" index="1" bw="17" slack="11"/>
<pin id="1092" dir="1" index="2" bw="17" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1919_1/18 "/>
</bind>
</comp>

<comp id="1094" class="1004" name="zext_ln1917_2_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="17" slack="1"/>
<pin id="1096" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1917_2/19 "/>
</bind>
</comp>

<comp id="1098" class="1004" name="zext_ln1919_2_fu_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="17" slack="2"/>
<pin id="1100" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1919_2/20 "/>
</bind>
</comp>

<comp id="1102" class="1004" name="zext_ln1922_fu_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="8" slack="0"/>
<pin id="1104" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1922/21 "/>
</bind>
</comp>

<comp id="1106" class="1004" name="add_ln1922_fu_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="8" slack="0"/>
<pin id="1108" dir="0" index="1" bw="16" slack="7"/>
<pin id="1109" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1922/21 "/>
</bind>
</comp>

<comp id="1112" class="1005" name="trunc_ln1870_reg_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="17" slack="2"/>
<pin id="1114" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln1870 "/>
</bind>
</comp>

<comp id="1126" class="1005" name="loop_reg_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="6" slack="0"/>
<pin id="1128" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="loop "/>
</bind>
</comp>

<comp id="1131" class="1005" name="sig_0_challengeBits_3_reg_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="6" slack="1"/>
<pin id="1133" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sig_0_challengeBits_3 "/>
</bind>
</comp>

<comp id="1139" class="1005" name="loop_7_reg_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="6" slack="0"/>
<pin id="1141" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="loop_7 "/>
</bind>
</comp>

<comp id="1144" class="1005" name="sig_0_salt_addr_reg_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="5" slack="1"/>
<pin id="1146" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sig_0_salt_addr "/>
</bind>
</comp>

<comp id="1149" class="1005" name="add_ln1878_reg_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="15" slack="0"/>
<pin id="1151" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="add_ln1878 "/>
</bind>
</comp>

<comp id="1154" class="1005" name="zext_ln1884_reg_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="13" slack="4"/>
<pin id="1156" dir="1" index="1" bw="13" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln1884 "/>
</bind>
</comp>

<comp id="1160" class="1005" name="zext_ln1878_reg_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="14" slack="2"/>
<pin id="1162" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln1878 "/>
</bind>
</comp>

<comp id="1168" class="1005" name="i_reg_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="8" slack="0"/>
<pin id="1170" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1173" class="1005" name="sig_0_challengeBits_5_reg_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="6" slack="1"/>
<pin id="1175" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sig_0_challengeBits_5 "/>
</bind>
</comp>

<comp id="1178" class="1005" name="zext_ln386_reg_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="3" slack="4"/>
<pin id="1180" dir="1" index="1" bw="3" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln386 "/>
</bind>
</comp>

<comp id="1183" class="1005" name="add_ln1884_reg_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="17" slack="2"/>
<pin id="1185" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="add_ln1884 "/>
</bind>
</comp>

<comp id="1194" class="1005" name="loop_8_reg_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="6" slack="0"/>
<pin id="1196" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="loop_8 "/>
</bind>
</comp>

<comp id="1199" class="1005" name="sig_0_proofs_view3C_1_reg_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="13" slack="1"/>
<pin id="1201" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="sig_0_proofs_view3C_1 "/>
</bind>
</comp>

<comp id="1207" class="1005" name="loop_9_reg_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="7" slack="0"/>
<pin id="1209" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="loop_9 "/>
</bind>
</comp>

<comp id="1212" class="1005" name="sig_0_proofs_commun_1_reg_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="15" slack="1"/>
<pin id="1214" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="sig_0_proofs_commun_1 "/>
</bind>
</comp>

<comp id="1220" class="1005" name="loop_10_reg_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="5" slack="0"/>
<pin id="1222" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="loop_10 "/>
</bind>
</comp>

<comp id="1225" class="1005" name="sig_0_proofs_seed1_s_reg_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="12" slack="1"/>
<pin id="1227" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sig_0_proofs_seed1_s "/>
</bind>
</comp>

<comp id="1233" class="1005" name="loop_11_reg_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="5" slack="0"/>
<pin id="1235" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="loop_11 "/>
</bind>
</comp>

<comp id="1238" class="1005" name="sig_0_proofs_seed2_s_reg_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="12" slack="1"/>
<pin id="1240" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sig_0_proofs_seed2_s "/>
</bind>
</comp>

<comp id="1243" class="1005" name="add_ln1905_2_reg_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="17" slack="1"/>
<pin id="1245" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1905_2 "/>
</bind>
</comp>

<comp id="1251" class="1005" name="add_ln1913_reg_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="16" slack="2"/>
<pin id="1253" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="add_ln1913 "/>
</bind>
</comp>

<comp id="1262" class="1005" name="sig_0_proofs_inputS_1_reg_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="10" slack="1"/>
<pin id="1264" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="sig_0_proofs_inputS_1 "/>
</bind>
</comp>

<comp id="1267" class="1005" name="trunc_ln9_reg_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="8" slack="1"/>
<pin id="1269" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln9 "/>
</bind>
</comp>

<comp id="1272" class="1005" name="trunc_ln1911_reg_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="4" slack="1"/>
<pin id="1274" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1911 "/>
</bind>
</comp>

<comp id="1279" class="1005" name="trunc_ln_reg_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="8" slack="2"/>
<pin id="1281" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="1284" class="1005" name="trunc_ln1_reg_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="8" slack="3"/>
<pin id="1286" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="1289" class="1005" name="loop_12_reg_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="5" slack="1"/>
<pin id="1291" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="loop_12 "/>
</bind>
</comp>

<comp id="1294" class="1005" name="add_ln1917_1_reg_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="17" slack="1"/>
<pin id="1296" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1917_1 "/>
</bind>
</comp>

<comp id="1299" class="1005" name="add_ln1919_1_reg_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="17" slack="2"/>
<pin id="1301" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="add_ln1919_1 "/>
</bind>
</comp>

<comp id="1304" class="1005" name="add_ln1922_reg_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="16" slack="1"/>
<pin id="1306" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1922 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="150"><net_src comp="18" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="16" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="157"><net_src comp="10" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="30" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="164"><net_src comp="152" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="170"><net_src comp="14" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="30" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="177"><net_src comp="159" pin="3"/><net_sink comp="172" pin=1"/></net>

<net id="178"><net_src comp="165" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="184"><net_src comp="12" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="30" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="191"><net_src comp="179" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="197"><net_src comp="14" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="30" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="186" pin="3"/><net_sink comp="172" pin=1"/></net>

<net id="200"><net_src comp="192" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="206"><net_src comp="10" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="30" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="208"><net_src comp="201" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="214"><net_src comp="8" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="30" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="221"><net_src comp="209" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="227"><net_src comp="14" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="30" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="229"><net_src comp="216" pin="3"/><net_sink comp="172" pin=1"/></net>

<net id="230"><net_src comp="222" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="236"><net_src comp="6" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="30" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="243"><net_src comp="231" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="249"><net_src comp="14" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="30" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="251"><net_src comp="238" pin="3"/><net_sink comp="172" pin=1"/></net>

<net id="252"><net_src comp="244" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="258"><net_src comp="0" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="30" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="265"><net_src comp="253" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="271"><net_src comp="14" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="30" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="273"><net_src comp="260" pin="3"/><net_sink comp="172" pin=1"/></net>

<net id="274"><net_src comp="266" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="280"><net_src comp="2" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="30" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="287"><net_src comp="275" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="293"><net_src comp="14" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="30" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="295"><net_src comp="282" pin="3"/><net_sink comp="172" pin=1"/></net>

<net id="296"><net_src comp="288" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="302"><net_src comp="4" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="30" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="309"><net_src comp="297" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="315"><net_src comp="14" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="30" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="317"><net_src comp="310" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="323"><net_src comp="14" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="30" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="325"><net_src comp="318" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="331"><net_src comp="14" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="30" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="333"><net_src comp="326" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="339"><net_src comp="14" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="340"><net_src comp="30" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="341"><net_src comp="334" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="345"><net_src comp="20" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="352"><net_src comp="342" pin="1"/><net_sink comp="346" pin=2"/></net>

<net id="353"><net_src comp="346" pin="4"/><net_sink comp="342" pin=0"/></net>

<net id="357"><net_src comp="20" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="364"><net_src comp="354" pin="1"/><net_sink comp="358" pin=2"/></net>

<net id="365"><net_src comp="358" pin="4"/><net_sink comp="354" pin=0"/></net>

<net id="369"><net_src comp="38" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="376"><net_src comp="366" pin="1"/><net_sink comp="370" pin=2"/></net>

<net id="377"><net_src comp="370" pin="4"/><net_sink comp="366" pin=0"/></net>

<net id="381"><net_src comp="40" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="388"><net_src comp="378" pin="1"/><net_sink comp="382" pin=2"/></net>

<net id="389"><net_src comp="382" pin="4"/><net_sink comp="378" pin=0"/></net>

<net id="393"><net_src comp="42" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="400"><net_src comp="390" pin="1"/><net_sink comp="394" pin=2"/></net>

<net id="401"><net_src comp="394" pin="4"/><net_sink comp="390" pin=0"/></net>

<net id="405"><net_src comp="20" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="412"><net_src comp="402" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="413"><net_src comp="406" pin="4"/><net_sink comp="402" pin=0"/></net>

<net id="417"><net_src comp="80" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="424"><net_src comp="414" pin="1"/><net_sink comp="418" pin=2"/></net>

<net id="425"><net_src comp="418" pin="4"/><net_sink comp="414" pin=0"/></net>

<net id="429"><net_src comp="52" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="436"><net_src comp="426" pin="1"/><net_sink comp="430" pin=2"/></net>

<net id="437"><net_src comp="430" pin="4"/><net_sink comp="426" pin=0"/></net>

<net id="441"><net_src comp="52" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="448"><net_src comp="438" pin="1"/><net_sink comp="442" pin=2"/></net>

<net id="452"><net_src comp="52" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="459"><net_src comp="449" pin="1"/><net_sink comp="453" pin=2"/></net>

<net id="460"><net_src comp="453" pin="4"/><net_sink comp="449" pin=0"/></net>

<net id="464"><net_src comp="142" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="144" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="472"><net_src comp="461" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="473"><net_src comp="461" pin="1"/><net_sink comp="466" pin=2"/></net>

<net id="477"><net_src comp="146" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="482"><net_src comp="346" pin="4"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="26" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="488"><net_src comp="346" pin="4"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="28" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="493"><net_src comp="346" pin="4"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="498"><net_src comp="342" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="503"><net_src comp="495" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="507"><net_src comp="499" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="513"><net_src comp="358" pin="4"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="32" pin="0"/><net_sink comp="509" pin=1"/></net>

<net id="519"><net_src comp="358" pin="4"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="28" pin="0"/><net_sink comp="515" pin=1"/></net>

<net id="524"><net_src comp="358" pin="4"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="529"><net_src comp="354" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="534"><net_src comp="526" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="36" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="539"><net_src comp="530" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="544"><net_src comp="536" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="548"><net_src comp="540" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="554"><net_src comp="394" pin="4"/><net_sink comp="550" pin=0"/></net>

<net id="555"><net_src comp="44" pin="0"/><net_sink comp="550" pin=1"/></net>

<net id="561"><net_src comp="46" pin="0"/><net_sink comp="556" pin=0"/></net>

<net id="562"><net_src comp="382" pin="4"/><net_sink comp="556" pin=1"/></net>

<net id="563"><net_src comp="48" pin="0"/><net_sink comp="556" pin=2"/></net>

<net id="567"><net_src comp="556" pin="3"/><net_sink comp="564" pin=0"/></net>

<net id="573"><net_src comp="50" pin="0"/><net_sink comp="568" pin=0"/></net>

<net id="574"><net_src comp="382" pin="4"/><net_sink comp="568" pin=1"/></net>

<net id="575"><net_src comp="52" pin="0"/><net_sink comp="568" pin=2"/></net>

<net id="579"><net_src comp="568" pin="3"/><net_sink comp="576" pin=0"/></net>

<net id="584"><net_src comp="382" pin="4"/><net_sink comp="580" pin=0"/></net>

<net id="585"><net_src comp="54" pin="0"/><net_sink comp="580" pin=1"/></net>

<net id="590"><net_src comp="382" pin="4"/><net_sink comp="586" pin=0"/></net>

<net id="591"><net_src comp="58" pin="0"/><net_sink comp="586" pin=1"/></net>

<net id="598"><net_src comp="60" pin="0"/><net_sink comp="592" pin=0"/></net>

<net id="599"><net_src comp="382" pin="4"/><net_sink comp="592" pin=1"/></net>

<net id="600"><net_src comp="62" pin="0"/><net_sink comp="592" pin=2"/></net>

<net id="601"><net_src comp="64" pin="0"/><net_sink comp="592" pin=3"/></net>

<net id="605"><net_src comp="592" pin="4"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="611"><net_src comp="370" pin="4"/><net_sink comp="607" pin=0"/></net>

<net id="612"><net_src comp="66" pin="0"/><net_sink comp="607" pin=1"/></net>

<net id="616"><net_src comp="378" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="622"><net_src comp="68" pin="0"/><net_sink comp="617" pin=0"/></net>

<net id="623"><net_src comp="613" pin="1"/><net_sink comp="617" pin=1"/></net>

<net id="624"><net_src comp="70" pin="0"/><net_sink comp="617" pin=2"/></net>

<net id="629"><net_src comp="617" pin="3"/><net_sink comp="625" pin=0"/></net>

<net id="630"><net_src comp="72" pin="0"/><net_sink comp="625" pin=1"/></net>

<net id="634"><net_src comp="625" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="639"><net_src comp="159" pin="3"/><net_sink comp="635" pin=0"/></net>

<net id="640"><net_src comp="631" pin="1"/><net_sink comp="635" pin=1"/></net>

<net id="644"><net_src comp="635" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="649"><net_src comp="617" pin="3"/><net_sink comp="645" pin=0"/></net>

<net id="650"><net_src comp="74" pin="0"/><net_sink comp="645" pin=1"/></net>

<net id="654"><net_src comp="645" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="659"><net_src comp="159" pin="3"/><net_sink comp="655" pin=0"/></net>

<net id="660"><net_src comp="651" pin="1"/><net_sink comp="655" pin=1"/></net>

<net id="664"><net_src comp="655" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="670"><net_src comp="76" pin="0"/><net_sink comp="665" pin=0"/></net>

<net id="671"><net_src comp="641" pin="1"/><net_sink comp="665" pin=1"/></net>

<net id="672"><net_src comp="661" pin="1"/><net_sink comp="665" pin=2"/></net>

<net id="676"><net_src comp="665" pin="3"/><net_sink comp="673" pin=0"/></net>

<net id="680"><net_src comp="366" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="685"><net_src comp="677" pin="1"/><net_sink comp="681" pin=1"/></net>

<net id="690"><net_src comp="406" pin="4"/><net_sink comp="686" pin=0"/></net>

<net id="691"><net_src comp="32" pin="0"/><net_sink comp="686" pin=1"/></net>

<net id="696"><net_src comp="406" pin="4"/><net_sink comp="692" pin=0"/></net>

<net id="697"><net_src comp="28" pin="0"/><net_sink comp="692" pin=1"/></net>

<net id="701"><net_src comp="406" pin="4"/><net_sink comp="698" pin=0"/></net>

<net id="706"><net_src comp="698" pin="1"/><net_sink comp="702" pin=1"/></net>

<net id="710"><net_src comp="702" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="715"><net_src comp="402" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="720"><net_src comp="712" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="721"><net_src comp="78" pin="0"/><net_sink comp="716" pin=1"/></net>

<net id="725"><net_src comp="716" pin="2"/><net_sink comp="722" pin=0"/></net>

<net id="730"><net_src comp="722" pin="1"/><net_sink comp="726" pin=1"/></net>

<net id="734"><net_src comp="726" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="740"><net_src comp="418" pin="4"/><net_sink comp="736" pin=0"/></net>

<net id="741"><net_src comp="82" pin="0"/><net_sink comp="736" pin=1"/></net>

<net id="746"><net_src comp="418" pin="4"/><net_sink comp="742" pin=0"/></net>

<net id="747"><net_src comp="86" pin="0"/><net_sink comp="742" pin=1"/></net>

<net id="751"><net_src comp="418" pin="4"/><net_sink comp="748" pin=0"/></net>

<net id="756"><net_src comp="390" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="757"><net_src comp="748" pin="1"/><net_sink comp="752" pin=1"/></net>

<net id="761"><net_src comp="752" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="766"><net_src comp="414" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="771"><net_src comp="763" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="772"><net_src comp="88" pin="0"/><net_sink comp="767" pin=1"/></net>

<net id="776"><net_src comp="767" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="781"><net_src comp="773" pin="1"/><net_sink comp="777" pin=1"/></net>

<net id="785"><net_src comp="777" pin="2"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="791"><net_src comp="430" pin="4"/><net_sink comp="787" pin=0"/></net>

<net id="792"><net_src comp="90" pin="0"/><net_sink comp="787" pin=1"/></net>

<net id="797"><net_src comp="430" pin="4"/><net_sink comp="793" pin=0"/></net>

<net id="798"><net_src comp="94" pin="0"/><net_sink comp="793" pin=1"/></net>

<net id="802"><net_src comp="430" pin="4"/><net_sink comp="799" pin=0"/></net>

<net id="807"><net_src comp="799" pin="1"/><net_sink comp="803" pin=1"/></net>

<net id="811"><net_src comp="803" pin="2"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="816"><net_src comp="426" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="821"><net_src comp="813" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="822"><net_src comp="96" pin="0"/><net_sink comp="817" pin=1"/></net>

<net id="826"><net_src comp="817" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="830"><net_src comp="823" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="835"><net_src comp="827" pin="1"/><net_sink comp="831" pin=1"/></net>

<net id="839"><net_src comp="831" pin="2"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="845"><net_src comp="442" pin="4"/><net_sink comp="841" pin=0"/></net>

<net id="846"><net_src comp="90" pin="0"/><net_sink comp="841" pin=1"/></net>

<net id="851"><net_src comp="442" pin="4"/><net_sink comp="847" pin=0"/></net>

<net id="852"><net_src comp="94" pin="0"/><net_sink comp="847" pin=1"/></net>

<net id="856"><net_src comp="442" pin="4"/><net_sink comp="853" pin=0"/></net>

<net id="861"><net_src comp="853" pin="1"/><net_sink comp="857" pin=1"/></net>

<net id="865"><net_src comp="857" pin="2"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="870"><net_src comp="442" pin="4"/><net_sink comp="867" pin=0"/></net>

<net id="875"><net_src comp="867" pin="1"/><net_sink comp="871" pin=0"/></net>

<net id="876"><net_src comp="98" pin="0"/><net_sink comp="871" pin=1"/></net>

<net id="880"><net_src comp="871" pin="2"/><net_sink comp="877" pin=0"/></net>

<net id="884"><net_src comp="877" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="889"><net_src comp="881" pin="1"/><net_sink comp="885" pin=1"/></net>

<net id="894"><net_src comp="74" pin="0"/><net_sink comp="890" pin=1"/></net>

<net id="901"><net_src comp="100" pin="0"/><net_sink comp="895" pin=0"/></net>

<net id="902"><net_src comp="890" pin="2"/><net_sink comp="895" pin=1"/></net>

<net id="903"><net_src comp="102" pin="0"/><net_sink comp="895" pin=2"/></net>

<net id="904"><net_src comp="62" pin="0"/><net_sink comp="895" pin=3"/></net>

<net id="909"><net_src comp="895" pin="4"/><net_sink comp="905" pin=0"/></net>

<net id="910"><net_src comp="104" pin="0"/><net_sink comp="905" pin=1"/></net>

<net id="915"><net_src comp="366" pin="1"/><net_sink comp="911" pin=0"/></net>

<net id="916"><net_src comp="106" pin="0"/><net_sink comp="911" pin=1"/></net>

<net id="920"><net_src comp="917" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="926"><net_src comp="108" pin="0"/><net_sink comp="921" pin=0"/></net>

<net id="927"><net_src comp="453" pin="4"/><net_sink comp="921" pin=1"/></net>

<net id="928"><net_src comp="110" pin="0"/><net_sink comp="921" pin=2"/></net>

<net id="935"><net_src comp="114" pin="0"/><net_sink comp="929" pin=0"/></net>

<net id="936"><net_src comp="453" pin="4"/><net_sink comp="929" pin=1"/></net>

<net id="937"><net_src comp="62" pin="0"/><net_sink comp="929" pin=2"/></net>

<net id="938"><net_src comp="116" pin="0"/><net_sink comp="929" pin=3"/></net>

<net id="944"><net_src comp="118" pin="0"/><net_sink comp="939" pin=0"/></net>

<net id="945"><net_src comp="378" pin="1"/><net_sink comp="939" pin=1"/></net>

<net id="946"><net_src comp="929" pin="4"/><net_sink comp="939" pin=2"/></net>

<net id="950"><net_src comp="939" pin="3"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="955"><net_src comp="304" pin="3"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="960"><net_src comp="449" pin="1"/><net_sink comp="957" pin=0"/></net>

<net id="965"><net_src comp="957" pin="1"/><net_sink comp="961" pin=1"/></net>

<net id="969"><net_src comp="961" pin="2"/><net_sink comp="966" pin=0"/></net>

<net id="974"><net_src comp="966" pin="1"/><net_sink comp="970" pin=0"/></net>

<net id="978"><net_src comp="970" pin="2"/><net_sink comp="975" pin=0"/></net>

<net id="979"><net_src comp="975" pin="1"/><net_sink comp="310" pin=2"/></net>

<net id="986"><net_src comp="120" pin="0"/><net_sink comp="980" pin=0"/></net>

<net id="987"><net_src comp="304" pin="3"/><net_sink comp="980" pin=1"/></net>

<net id="988"><net_src comp="122" pin="0"/><net_sink comp="980" pin=2"/></net>

<net id="989"><net_src comp="124" pin="0"/><net_sink comp="980" pin=3"/></net>

<net id="993"><net_src comp="449" pin="1"/><net_sink comp="990" pin=0"/></net>

<net id="1000"><net_src comp="120" pin="0"/><net_sink comp="994" pin=0"/></net>

<net id="1001"><net_src comp="304" pin="3"/><net_sink comp="994" pin=1"/></net>

<net id="1002"><net_src comp="126" pin="0"/><net_sink comp="994" pin=2"/></net>

<net id="1003"><net_src comp="128" pin="0"/><net_sink comp="994" pin=3"/></net>

<net id="1010"><net_src comp="120" pin="0"/><net_sink comp="1004" pin=0"/></net>

<net id="1011"><net_src comp="304" pin="3"/><net_sink comp="1004" pin=1"/></net>

<net id="1012"><net_src comp="130" pin="0"/><net_sink comp="1004" pin=2"/></net>

<net id="1013"><net_src comp="132" pin="0"/><net_sink comp="1004" pin=3"/></net>

<net id="1018"><net_src comp="134" pin="0"/><net_sink comp="1014" pin=0"/></net>

<net id="1019"><net_src comp="449" pin="1"/><net_sink comp="1014" pin=1"/></net>

<net id="1024"><net_src comp="136" pin="0"/><net_sink comp="1020" pin=1"/></net>

<net id="1028"><net_src comp="1020" pin="2"/><net_sink comp="1025" pin=0"/></net>

<net id="1033"><net_src comp="1025" pin="1"/><net_sink comp="1029" pin=1"/></net>

<net id="1037"><net_src comp="1029" pin="2"/><net_sink comp="1034" pin=0"/></net>

<net id="1042"><net_src comp="1034" pin="1"/><net_sink comp="1038" pin=0"/></net>

<net id="1046"><net_src comp="1038" pin="2"/><net_sink comp="1043" pin=0"/></net>

<net id="1047"><net_src comp="1043" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="1052"><net_src comp="138" pin="0"/><net_sink comp="1048" pin=1"/></net>

<net id="1056"><net_src comp="1048" pin="2"/><net_sink comp="1053" pin=0"/></net>

<net id="1061"><net_src comp="1053" pin="1"/><net_sink comp="1057" pin=1"/></net>

<net id="1065"><net_src comp="1057" pin="2"/><net_sink comp="1062" pin=0"/></net>

<net id="1070"><net_src comp="1062" pin="1"/><net_sink comp="1066" pin=0"/></net>

<net id="1075"><net_src comp="140" pin="0"/><net_sink comp="1071" pin=1"/></net>

<net id="1079"><net_src comp="1071" pin="2"/><net_sink comp="1076" pin=0"/></net>

<net id="1084"><net_src comp="1076" pin="1"/><net_sink comp="1080" pin=1"/></net>

<net id="1088"><net_src comp="1080" pin="2"/><net_sink comp="1085" pin=0"/></net>

<net id="1093"><net_src comp="1085" pin="1"/><net_sink comp="1089" pin=0"/></net>

<net id="1097"><net_src comp="1094" pin="1"/><net_sink comp="326" pin=2"/></net>

<net id="1101"><net_src comp="1098" pin="1"/><net_sink comp="334" pin=2"/></net>

<net id="1105"><net_src comp="466" pin="4"/><net_sink comp="1102" pin=0"/></net>

<net id="1110"><net_src comp="1102" pin="1"/><net_sink comp="1106" pin=0"/></net>

<net id="1111"><net_src comp="366" pin="1"/><net_sink comp="1106" pin=1"/></net>

<net id="1115"><net_src comp="474" pin="1"/><net_sink comp="1112" pin=0"/></net>

<net id="1116"><net_src comp="1112" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="1117"><net_src comp="1112" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="1118"><net_src comp="1112" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="1119"><net_src comp="1112" pin="1"/><net_sink comp="970" pin=1"/></net>

<net id="1120"><net_src comp="1112" pin="1"/><net_sink comp="1038" pin=1"/></net>

<net id="1121"><net_src comp="1112" pin="1"/><net_sink comp="1066" pin=1"/></net>

<net id="1122"><net_src comp="1112" pin="1"/><net_sink comp="1089" pin=1"/></net>

<net id="1129"><net_src comp="484" pin="2"/><net_sink comp="1126" pin=0"/></net>

<net id="1130"><net_src comp="1126" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="1134"><net_src comp="152" pin="3"/><net_sink comp="1131" pin=0"/></net>

<net id="1135"><net_src comp="1131" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="1142"><net_src comp="515" pin="2"/><net_sink comp="1139" pin=0"/></net>

<net id="1143"><net_src comp="1139" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="1147"><net_src comp="179" pin="3"/><net_sink comp="1144" pin=0"/></net>

<net id="1148"><net_src comp="1144" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="1152"><net_src comp="550" pin="2"/><net_sink comp="1149" pin=0"/></net>

<net id="1153"><net_src comp="1149" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="1157"><net_src comp="564" pin="1"/><net_sink comp="1154" pin=0"/></net>

<net id="1158"><net_src comp="1154" pin="1"/><net_sink comp="803" pin=0"/></net>

<net id="1159"><net_src comp="1154" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="1163"><net_src comp="576" pin="1"/><net_sink comp="1160" pin=0"/></net>

<net id="1164"><net_src comp="1160" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="1171"><net_src comp="586" pin="2"/><net_sink comp="1168" pin=0"/></net>

<net id="1172"><net_src comp="1168" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="1176"><net_src comp="201" pin="3"/><net_sink comp="1173" pin=0"/></net>

<net id="1177"><net_src comp="1173" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="1181"><net_src comp="673" pin="1"/><net_sink comp="1178" pin=0"/></net>

<net id="1182"><net_src comp="1178" pin="1"/><net_sink comp="890" pin=0"/></net>

<net id="1186"><net_src comp="681" pin="2"/><net_sink comp="1183" pin=0"/></net>

<net id="1187"><net_src comp="1183" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="1188"><net_src comp="1183" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="1189"><net_src comp="1183" pin="1"/><net_sink comp="831" pin=0"/></net>

<net id="1190"><net_src comp="1183" pin="1"/><net_sink comp="885" pin=0"/></net>

<net id="1197"><net_src comp="692" pin="2"/><net_sink comp="1194" pin=0"/></net>

<net id="1198"><net_src comp="1194" pin="1"/><net_sink comp="406" pin=2"/></net>

<net id="1202"><net_src comp="209" pin="3"/><net_sink comp="1199" pin=0"/></net>

<net id="1203"><net_src comp="1199" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="1210"><net_src comp="742" pin="2"/><net_sink comp="1207" pin=0"/></net>

<net id="1211"><net_src comp="1207" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="1215"><net_src comp="231" pin="3"/><net_sink comp="1212" pin=0"/></net>

<net id="1216"><net_src comp="1212" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="1223"><net_src comp="793" pin="2"/><net_sink comp="1220" pin=0"/></net>

<net id="1224"><net_src comp="1220" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="1228"><net_src comp="253" pin="3"/><net_sink comp="1225" pin=0"/></net>

<net id="1229"><net_src comp="1225" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="1236"><net_src comp="847" pin="2"/><net_sink comp="1233" pin=0"/></net>

<net id="1237"><net_src comp="1233" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="1241"><net_src comp="275" pin="3"/><net_sink comp="1238" pin=0"/></net>

<net id="1242"><net_src comp="1238" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="1246"><net_src comp="885" pin="2"/><net_sink comp="1243" pin=0"/></net>

<net id="1247"><net_src comp="1243" pin="1"/><net_sink comp="917" pin=0"/></net>

<net id="1254"><net_src comp="911" pin="2"/><net_sink comp="1251" pin=0"/></net>

<net id="1255"><net_src comp="1251" pin="1"/><net_sink comp="961" pin=0"/></net>

<net id="1256"><net_src comp="1251" pin="1"/><net_sink comp="1029" pin=0"/></net>

<net id="1257"><net_src comp="1251" pin="1"/><net_sink comp="1057" pin=0"/></net>

<net id="1258"><net_src comp="1251" pin="1"/><net_sink comp="1080" pin=0"/></net>

<net id="1265"><net_src comp="297" pin="3"/><net_sink comp="1262" pin=0"/></net>

<net id="1266"><net_src comp="1262" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="1270"><net_src comp="980" pin="4"/><net_sink comp="1267" pin=0"/></net>

<net id="1271"><net_src comp="1267" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="1275"><net_src comp="990" pin="1"/><net_sink comp="1272" pin=0"/></net>

<net id="1276"><net_src comp="1272" pin="1"/><net_sink comp="1020" pin=0"/></net>

<net id="1277"><net_src comp="1272" pin="1"/><net_sink comp="1048" pin=0"/></net>

<net id="1278"><net_src comp="1272" pin="1"/><net_sink comp="1071" pin=0"/></net>

<net id="1282"><net_src comp="994" pin="4"/><net_sink comp="1279" pin=0"/></net>

<net id="1283"><net_src comp="1279" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="1287"><net_src comp="1004" pin="4"/><net_sink comp="1284" pin=0"/></net>

<net id="1288"><net_src comp="1284" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="1292"><net_src comp="1014" pin="2"/><net_sink comp="1289" pin=0"/></net>

<net id="1293"><net_src comp="1289" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="1297"><net_src comp="1066" pin="2"/><net_sink comp="1294" pin=0"/></net>

<net id="1298"><net_src comp="1294" pin="1"/><net_sink comp="1094" pin=0"/></net>

<net id="1302"><net_src comp="1089" pin="2"/><net_sink comp="1299" pin=0"/></net>

<net id="1303"><net_src comp="1299" pin="1"/><net_sink comp="1098" pin=0"/></net>

<net id="1307"><net_src comp="1106" pin="2"/><net_sink comp="1304" pin=0"/></net>

<net id="1308"><net_src comp="1304" pin="1"/><net_sink comp="370" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sigBytes | {3 5 9 11 13 15 17 18 19 20 }
 - Input state : 
	Port: serializeSignature : sig_0_proofs_seed1 | {12 13 }
	Port: serializeSignature : sig_0_proofs_seed2 | {14 15 }
	Port: serializeSignature : sig_0_proofs_inputS | {16 17 }
	Port: serializeSignature : sig_0_proofs_commun | {10 11 }
	Port: serializeSignature : sig_0_proofs_view3C | {8 9 }
	Port: serializeSignature : sig_0_challengeBits | {2 3 6 7 }
	Port: serializeSignature : sig_0_salt | {4 5 }
	Port: serializeSignature : sigBytes_offset | {1 }
  - Chain level:
	State 1
	State 2
		icmp_ln1869 : 1
		loop : 1
		br_ln1869 : 2
		zext_ln1870 : 1
		sig_0_challengeBits_3 : 2
		sig_0_challengeBits_4 : 3
	State 3
		add_ln1870 : 1
		zext_ln1870_2 : 2
		sigBytes_addr : 3
		store_ln1870 : 4
	State 4
		icmp_ln1874 : 1
		loop_7 : 1
		br_ln1874 : 2
		zext_ln1875 : 1
		sig_0_salt_addr : 2
		sig_0_salt_load : 3
	State 5
		add_ln1875 : 1
		zext_ln1875_2 : 2
		add_ln1875_1 : 3
		zext_ln1875_3 : 4
		sigBytes_addr_1 : 5
		store_ln1875 : 6
	State 6
		add_ln1878 : 1
		tmp : 1
		zext_ln1884 : 2
		tmp_s : 1
		zext_ln1878 : 2
		icmp_ln1878 : 1
		i : 1
		br_ln1878 : 2
		trunc_ln4 : 1
		zext_ln54 : 2
		sig_0_challengeBits_5 : 3
		sig_0_challengeBits_6 : 4
		add_ln1928 : 1
		ret_ln1929 : 2
	State 7
		bitNumber_assign : 1
		xor_ln54 : 2
		zext_ln54_3 : 2
		lshr_ln54 : 3
		trunc_ln386_2 : 4
		xor_ln54_2 : 2
		zext_ln54_4 : 2
		lshr_ln54_2 : 3
		trunc_ln54 : 4
		challenge : 5
		zext_ln386 : 6
		add_ln1884 : 1
	State 8
		icmp_ln1883 : 1
		loop_8 : 1
		br_ln1883 : 2
		zext_ln1884_4 : 1
		add_ln1884_3 : 2
		zext_ln1884_5 : 3
		sig_0_proofs_view3C_1 : 4
		sig_0_proofs_view3C_2 : 5
	State 9
		add_ln1884_2 : 1
		zext_ln1884_2 : 2
		add_ln1884_1 : 3
		zext_ln1884_3 : 4
		sigBytes_addr_2 : 5
		store_ln1884 : 6
	State 10
		icmp_ln1894 : 1
		loop_9 : 1
		br_ln1894 : 2
		zext_ln1895 : 1
		add_ln1895 : 2
		zext_ln1895_4 : 3
		sig_0_proofs_commun_1 : 4
		sig_0_proofs_commun_2 : 5
	State 11
		add_ln1895_1 : 1
		zext_ln1895_2 : 2
		add_ln1895_2 : 3
		zext_ln1895_3 : 4
		sigBytes_addr_3 : 5
		store_ln1895 : 6
	State 12
		icmp_ln1899 : 1
		loop_10 : 1
		br_ln1899 : 2
		zext_ln1900 : 1
		add_ln1900 : 2
		zext_ln1900_4 : 3
		sig_0_proofs_seed1_s : 4
		sig_0_proofs_seed1_1 : 5
	State 13
		add_ln1900_1 : 1
		sext_ln1900 : 2
		zext_ln1900_2 : 3
		add_ln1900_2 : 4
		zext_ln1900_3 : 5
		sigBytes_addr_4 : 6
		store_ln1900 : 7
	State 14
		icmp_ln1904 : 1
		loop_11 : 1
		br_ln1904 : 2
		zext_ln1905 : 1
		add_ln1905 : 2
		zext_ln1905_4 : 3
		sig_0_proofs_seed2_s : 4
		zext_ln1905_1 : 1
		sig_0_proofs_seed2_1 : 5
		add_ln1905_1 : 2
		sext_ln1905 : 3
		zext_ln1905_2 : 4
		add_ln1905_2 : 5
		tmp_16 : 1
		icmp_ln1909 : 2
		br_ln1909 : 3
	State 15
		sigBytes_addr_5 : 1
		store_ln1905 : 2
	State 16
		tmp_17 : 1
		br_ln1911 : 2
		trunc_ln7 : 1
		tmp_15 : 2
		zext_ln1912 : 3
		sig_0_proofs_inputS_1 : 4
		temp : 5
	State 17
		trunc_ln1913 : 1
		add_ln1913_1 : 1
		zext_ln1913_1 : 2
		add_ln1913_2 : 3
		zext_ln1913_2 : 4
		sigBytes_addr_6 : 5
		store_ln1913 : 6
		trunc_ln9 : 1
		trunc_ln : 1
		trunc_ln1 : 1
	State 18
		add_ln1915 : 1
		zext_ln1915_1 : 2
		add_ln1915_1 : 3
		zext_ln1915_2 : 4
		sigBytes_addr_7 : 5
		store_ln1915 : 6
		add_ln1917 : 1
		zext_ln1917_1 : 2
		add_ln1917_1 : 3
		add_ln1919 : 1
		zext_ln1919_1 : 2
		add_ln1919_1 : 3
	State 19
		sigBytes_addr_8 : 1
		store_ln1917 : 2
	State 20
		sigBytes_addr_9 : 1
		store_ln1919 : 2
	State 21
		zext_ln1922 : 1
		add_ln1922 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|
| Operation|          Functional Unit         |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|
|          |            loop_fu_484           |    0    |    15   |
|          |         add_ln1870_fu_499        |    0    |    24   |
|          |           loop_7_fu_515          |    0    |    15   |
|          |         add_ln1875_fu_530        |    0    |    15   |
|          |        add_ln1875_1_fu_540       |    0    |    24   |
|          |         add_ln1878_fu_550        |    0    |    22   |
|          |             i_fu_586             |    0    |    15   |
|          |         add_ln1928_fu_607        |    0    |    23   |
|          |         add_ln1884_fu_681        |    0    |    24   |
|          |           loop_8_fu_692          |    0    |    15   |
|          |        add_ln1884_3_fu_702       |    0    |    20   |
|          |        add_ln1884_2_fu_716       |    0    |    15   |
|          |        add_ln1884_1_fu_726       |    0    |    24   |
|          |           loop_9_fu_742          |    0    |    15   |
|          |         add_ln1895_fu_752        |    0    |    22   |
|          |        add_ln1895_1_fu_767       |    0    |    15   |
|          |        add_ln1895_2_fu_777       |    0    |    24   |
|          |          loop_10_fu_793          |    0    |    15   |
|    add   |         add_ln1900_fu_803        |    0    |    19   |
|          |        add_ln1900_1_fu_817       |    0    |    15   |
|          |        add_ln1900_2_fu_831       |    0    |    24   |
|          |          loop_11_fu_847          |    0    |    15   |
|          |         add_ln1905_fu_857        |    0    |    19   |
|          |        add_ln1905_1_fu_871       |    0    |    15   |
|          |        add_ln1905_2_fu_885       |    0    |    24   |
|          |         add_ln1909_fu_890        |    0    |    10   |
|          |         add_ln1913_fu_911        |    0    |    23   |
|          |        add_ln1913_1_fu_961       |    0    |    23   |
|          |        add_ln1913_2_fu_970       |    0    |    24   |
|          |          loop_12_fu_1014         |    0    |    15   |
|          |        add_ln1915_fu_1029        |    0    |    23   |
|          |       add_ln1915_1_fu_1038       |    0    |    24   |
|          |        add_ln1917_fu_1057        |    0    |    23   |
|          |       add_ln1917_1_fu_1066       |    0    |    24   |
|          |        add_ln1919_fu_1080        |    0    |    23   |
|          |       add_ln1919_1_fu_1089       |    0    |    24   |
|          |        add_ln1922_fu_1106        |    0    |    23   |
|----------|----------------------------------|---------|---------|
|          |        icmp_ln1869_fu_478        |    0    |    11   |
|          |        icmp_ln1874_fu_509        |    0    |    11   |
|          |        icmp_ln1878_fu_580        |    0    |    11   |
|   icmp   |        icmp_ln1883_fu_686        |    0    |    11   |
|          |        icmp_ln1894_fu_736        |    0    |    11   |
|          |        icmp_ln1899_fu_787        |    0    |    11   |
|          |        icmp_ln1904_fu_841        |    0    |    11   |
|          |        icmp_ln1909_fu_905        |    0    |    8    |
|----------|----------------------------------|---------|---------|
|   lshr   |         lshr_ln54_fu_635         |    0    |    19   |
|          |        lshr_ln54_2_fu_655        |    0    |    19   |
|----------|----------------------------------|---------|---------|
|    xor   |          xor_ln54_fu_625         |    0    |    3    |
|          |         xor_ln54_2_fu_645        |    0    |    3    |
|----------|----------------------------------|---------|---------|
|   read   | sigBytes_offset_read_read_fu_146 |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |        trunc_ln1870_fu_474       |    0    |    0    |
|          |        trunc_ln386_fu_613        |    0    |    0    |
|   trunc  |       trunc_ln386_2_fu_641       |    0    |    0    |
|          |         trunc_ln54_fu_661        |    0    |    0    |
|          |        trunc_ln1913_fu_952       |    0    |    0    |
|          |        trunc_ln1911_fu_990       |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |        zext_ln1870_fu_490        |    0    |    0    |
|          |       zext_ln1870_1_fu_495       |    0    |    0    |
|          |       zext_ln1870_2_fu_504       |    0    |    0    |
|          |        zext_ln1875_fu_521        |    0    |    0    |
|          |       zext_ln1875_1_fu_526       |    0    |    0    |
|          |       zext_ln1875_2_fu_536       |    0    |    0    |
|          |       zext_ln1875_3_fu_545       |    0    |    0    |
|          |        zext_ln1884_fu_564        |    0    |    0    |
|          |        zext_ln1878_fu_576        |    0    |    0    |
|          |         zext_ln54_fu_602         |    0    |    0    |
|          |        zext_ln54_3_fu_631        |    0    |    0    |
|          |        zext_ln54_4_fu_651        |    0    |    0    |
|          |         zext_ln386_fu_673        |    0    |    0    |
|          |       zext_ln1878_1_fu_677       |    0    |    0    |
|          |       zext_ln1884_4_fu_698       |    0    |    0    |
|          |       zext_ln1884_5_fu_707       |    0    |    0    |
|          |       zext_ln1884_1_fu_712       |    0    |    0    |
|          |       zext_ln1884_2_fu_722       |    0    |    0    |
|          |       zext_ln1884_3_fu_731       |    0    |    0    |
|          |        zext_ln1895_fu_748        |    0    |    0    |
|          |       zext_ln1895_4_fu_758       |    0    |    0    |
|          |       zext_ln1895_1_fu_763       |    0    |    0    |
|          |       zext_ln1895_2_fu_773       |    0    |    0    |
|   zext   |       zext_ln1895_3_fu_782       |    0    |    0    |
|          |        zext_ln1900_fu_799        |    0    |    0    |
|          |       zext_ln1900_4_fu_808       |    0    |    0    |
|          |       zext_ln1900_1_fu_813       |    0    |    0    |
|          |       zext_ln1900_2_fu_827       |    0    |    0    |
|          |       zext_ln1900_3_fu_836       |    0    |    0    |
|          |        zext_ln1905_fu_853        |    0    |    0    |
|          |       zext_ln1905_4_fu_862       |    0    |    0    |
|          |       zext_ln1905_1_fu_867       |    0    |    0    |
|          |       zext_ln1905_2_fu_881       |    0    |    0    |
|          |       zext_ln1905_3_fu_917       |    0    |    0    |
|          |        zext_ln1912_fu_947        |    0    |    0    |
|          |        zext_ln1913_fu_957        |    0    |    0    |
|          |       zext_ln1913_1_fu_966       |    0    |    0    |
|          |       zext_ln1913_2_fu_975       |    0    |    0    |
|          |        zext_ln1915_fu_1025       |    0    |    0    |
|          |       zext_ln1915_1_fu_1034      |    0    |    0    |
|          |       zext_ln1915_2_fu_1043      |    0    |    0    |
|          |        zext_ln1917_fu_1053       |    0    |    0    |
|          |       zext_ln1917_1_fu_1062      |    0    |    0    |
|          |        zext_ln1919_fu_1076       |    0    |    0    |
|          |       zext_ln1919_1_fu_1085      |    0    |    0    |
|          |       zext_ln1917_2_fu_1094      |    0    |    0    |
|          |       zext_ln1919_2_fu_1098      |    0    |    0    |
|          |        zext_ln1922_fu_1102       |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |            tmp_fu_556            |    0    |    0    |
|          |           tmp_s_fu_568           |    0    |    0    |
|bitconcatenate|      bitNumber_assign_fu_617     |    0    |    0    |
|          |         challenge_fu_665         |    0    |    0    |
|          |           tmp_15_fu_939          |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |         trunc_ln4_fu_592         |    0    |    0    |
|          |           tmp_16_fu_895          |    0    |    0    |
|partselect|         trunc_ln7_fu_929         |    0    |    0    |
|          |         trunc_ln9_fu_980         |    0    |    0    |
|          |          trunc_ln_fu_994         |    0    |    0    |
|          |         trunc_ln1_fu_1004        |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   sext   |        sext_ln1900_fu_823        |    0    |    0    |
|          |        sext_ln1905_fu_877        |    0    |    0    |
|----------|----------------------------------|---------|---------|
| bitselect|           tmp_17_fu_921          |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |         or_ln1915_fu_1020        |    0    |    0    |
|    or    |         or_ln1917_fu_1048        |    0    |    0    |
|          |         or_ln1919_fu_1071        |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   Total  |                                  |    0    |   861   |
|----------|----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|      add_ln1878_reg_1149     |   15   |
|      add_ln1884_reg_1183     |   17   |
|     add_ln1905_2_reg_1243    |   17   |
|      add_ln1913_reg_1251     |   16   |
|     add_ln1917_1_reg_1294    |   17   |
|     add_ln1919_1_reg_1299    |   17   |
|      add_ln1922_reg_1304     |   16   |
|          i_reg_1168          |    8   |
|        loop_0_reg_342        |    6   |
|       loop_10_reg_1220       |    5   |
|       loop_11_reg_1233       |    5   |
|       loop_12_reg_1289       |    5   |
|        loop_1_reg_354        |    6   |
|        loop_2_reg_402        |    6   |
|        loop_3_reg_414        |    7   |
|        loop_4_reg_426        |    5   |
|        loop_5_reg_438        |    5   |
|        loop_6_reg_449        |    5   |
|        loop_7_reg_1139       |    6   |
|        loop_8_reg_1194       |    6   |
|        loop_9_reg_1207       |    7   |
|         loop_reg_1126        |    6   |
|       p_01_rec_reg_366       |   16   |
|       p_sum5_pn_reg_461      |    8   |
|        phi_mul_reg_390       |   15   |
|     round_assign_reg_378     |    8   |
|sig_0_challengeBits_3_reg_1131|    6   |
|sig_0_challengeBits_5_reg_1173|    6   |
|sig_0_proofs_commun_1_reg_1212|   15   |
|sig_0_proofs_inputS_1_reg_1262|   10   |
| sig_0_proofs_seed1_s_reg_1225|   12   |
| sig_0_proofs_seed2_s_reg_1238|   12   |
|sig_0_proofs_view3C_1_reg_1199|   13   |
|   sig_0_salt_addr_reg_1144   |    5   |
|     trunc_ln1870_reg_1112    |   17   |
|     trunc_ln1911_reg_1272    |    4   |
|      trunc_ln1_reg_1284      |    8   |
|      trunc_ln9_reg_1267      |    8   |
|       trunc_ln_reg_1279      |    8   |
|     zext_ln1878_reg_1160     |   14   |
|     zext_ln1884_reg_1154     |   13   |
|      zext_ln386_reg_1178     |    3   |
+------------------------------+--------+
|             Total            |   404  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|   grp_access_fu_159  |  p0  |   4  |   6  |   24   ||    21   |
|   grp_access_fu_172  |  p0  |  10  |  16  |   160  ||    47   |
|   grp_access_fu_172  |  p1  |  10  |   8  |   80   ||    47   |
|   grp_access_fu_186  |  p0  |   2  |   5  |   10   ||    9    |
|   grp_access_fu_216  |  p0  |   2  |  13  |   26   ||    9    |
|   grp_access_fu_238  |  p0  |   2  |  15  |   30   ||    9    |
|   grp_access_fu_260  |  p0  |   2  |  12  |   24   ||    9    |
|   grp_access_fu_282  |  p0  |   2  |  12  |   24   ||    9    |
|   grp_access_fu_304  |  p0  |   2  |  10  |   20   ||    9    |
|    loop_0_reg_342    |  p0  |   2  |   6  |   12   ||    9    |
|    loop_1_reg_354    |  p0  |   2  |   6  |   12   ||    9    |
|   p_01_rec_reg_366   |  p0  |   2  |  16  |   32   ||    9    |
| round_assign_reg_378 |  p0  |   2  |   8  |   16   ||    9    |
|    phi_mul_reg_390   |  p0  |   2  |  15  |   30   ||    9    |
|    loop_2_reg_402    |  p0  |   2  |   6  |   12   ||    9    |
|    loop_3_reg_414    |  p0  |   2  |   7  |   14   ||    9    |
|    loop_4_reg_426    |  p0  |   2  |   5  |   10   ||    9    |
|    loop_6_reg_449    |  p0  |   2  |   5  |   10   ||    9    |
|   p_sum5_pn_reg_461  |  p0  |   2  |   8  |   16   |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   562  || 26.8411 ||   250   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   861  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   26   |    -   |   250  |
|  Register |    -   |   404  |    -   |
+-----------+--------+--------+--------+
|   Total   |   26   |   404  |  1111  |
+-----------+--------+--------+--------+
