<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p947" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_947{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_947{left:645px;bottom:1141px;letter-spacing:-0.13px;}
#t3_947{left:777px;bottom:68px;letter-spacing:0.1px;}
#t4_947{left:823px;bottom:68px;letter-spacing:0.12px;}
#t5_947{left:70px;bottom:1083px;letter-spacing:0.17px;}
#t6_947{left:75px;bottom:1065px;letter-spacing:-0.14px;}
#t7_947{left:75px;bottom:1050px;letter-spacing:-0.12px;}
#t8_947{left:384px;bottom:1065px;letter-spacing:-0.11px;}
#t9_947{left:384px;bottom:1050px;letter-spacing:-0.09px;}
#ta_947{left:422px;bottom:1065px;letter-spacing:-0.1px;word-spacing:-0.05px;}
#tb_947{left:422px;bottom:1050px;letter-spacing:-0.12px;}
#tc_947{left:422px;bottom:1034px;letter-spacing:-0.15px;}
#td_947{left:495px;bottom:1065px;letter-spacing:-0.12px;}
#te_947{left:495px;bottom:1050px;letter-spacing:-0.12px;}
#tf_947{left:495px;bottom:1034px;letter-spacing:-0.17px;}
#tg_947{left:581px;bottom:1065px;letter-spacing:-0.13px;}
#th_947{left:75px;bottom:1011px;letter-spacing:-0.12px;word-spacing:0.01px;}
#ti_947{left:141px;bottom:1018px;}
#tj_947{left:75px;bottom:990px;letter-spacing:-0.15px;word-spacing:0.01px;}
#tk_947{left:71px;bottom:267px;letter-spacing:-0.14px;}
#tl_947{left:70px;bottom:248px;letter-spacing:-0.11px;word-spacing:-0.15px;}
#tm_947{left:649px;bottom:255px;}
#tn_947{left:664px;bottom:248px;letter-spacing:-0.11px;word-spacing:-0.19px;}
#to_947{left:85px;bottom:232px;letter-spacing:-0.12px;word-spacing:-0.41px;}
#tp_947{left:85px;bottom:215px;letter-spacing:-0.09px;}
#tq_947{left:191px;bottom:221px;}
#tr_947{left:205px;bottom:215px;letter-spacing:-0.12px;}
#ts_947{left:384px;bottom:1011px;}
#tt_947{left:422px;bottom:1011px;letter-spacing:-0.08px;}
#tu_947{left:495px;bottom:1011px;letter-spacing:-0.19px;}
#tv_947{left:581px;bottom:1011px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tw_947{left:581px;bottom:995px;letter-spacing:-0.12px;}
#tx_947{left:75px;bottom:967px;letter-spacing:-0.12px;word-spacing:0.01px;}
#ty_947{left:75px;bottom:946px;letter-spacing:-0.15px;word-spacing:0.01px;}
#tz_947{left:384px;bottom:967px;}
#t10_947{left:422px;bottom:967px;letter-spacing:-0.11px;}
#t11_947{left:495px;bottom:967px;letter-spacing:-0.16px;}
#t12_947{left:581px;bottom:967px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t13_947{left:581px;bottom:950px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t14_947{left:75px;bottom:923px;letter-spacing:-0.11px;}
#t15_947{left:142px;bottom:929px;}
#t16_947{left:75px;bottom:901px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t17_947{left:384px;bottom:923px;}
#t18_947{left:422px;bottom:923px;letter-spacing:-0.11px;}
#t19_947{left:495px;bottom:923px;letter-spacing:-0.19px;}
#t1a_947{left:581px;bottom:923px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1b_947{left:581px;bottom:906px;letter-spacing:-0.12px;}
#t1c_947{left:75px;bottom:878px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1d_947{left:75px;bottom:857px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t1e_947{left:384px;bottom:878px;}
#t1f_947{left:422px;bottom:878px;letter-spacing:-0.11px;}
#t1g_947{left:495px;bottom:878px;letter-spacing:-0.16px;}
#t1h_947{left:581px;bottom:878px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1i_947{left:581px;bottom:862px;letter-spacing:-0.13px;}
#t1j_947{left:581px;bottom:845px;letter-spacing:-0.1px;}
#t1k_947{left:75px;bottom:822px;letter-spacing:-0.12px;}
#t1l_947{left:75px;bottom:805px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1m_947{left:384px;bottom:822px;}
#t1n_947{left:422px;bottom:822px;letter-spacing:-0.11px;}
#t1o_947{left:495px;bottom:822px;letter-spacing:-0.18px;}
#t1p_947{left:581px;bottom:822px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1q_947{left:581px;bottom:805px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1r_947{left:75px;bottom:782px;letter-spacing:-0.12px;}
#t1s_947{left:75px;bottom:761px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1t_947{left:384px;bottom:782px;}
#t1u_947{left:422px;bottom:782px;letter-spacing:-0.11px;}
#t1v_947{left:495px;bottom:782px;letter-spacing:-0.18px;}
#t1w_947{left:581px;bottom:782px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1x_947{left:581px;bottom:765px;letter-spacing:-0.13px;}
#t1y_947{left:581px;bottom:749px;letter-spacing:-0.1px;}
#t1z_947{left:75px;bottom:726px;letter-spacing:-0.13px;}
#t20_947{left:163px;bottom:726px;letter-spacing:0.11px;}
#t21_947{left:188px;bottom:726px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t22_947{left:75px;bottom:704px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t23_947{left:384px;bottom:726px;}
#t24_947{left:422px;bottom:726px;letter-spacing:-0.11px;}
#t25_947{left:495px;bottom:726px;letter-spacing:-0.17px;}
#t26_947{left:581px;bottom:726px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t27_947{left:581px;bottom:709px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t28_947{left:581px;bottom:692px;letter-spacing:-0.12px;}
#t29_947{left:75px;bottom:669px;letter-spacing:-0.13px;}
#t2a_947{left:163px;bottom:670px;letter-spacing:0.11px;}
#t2b_947{left:188px;bottom:669px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t2c_947{left:75px;bottom:648px;letter-spacing:-0.15px;}
#t2d_947{left:384px;bottom:669px;}
#t2e_947{left:422px;bottom:669px;letter-spacing:-0.13px;}
#t2f_947{left:495px;bottom:669px;letter-spacing:-0.15px;}
#t2g_947{left:581px;bottom:669px;letter-spacing:-0.12px;word-spacing:-0.32px;}
#t2h_947{left:581px;bottom:652px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2i_947{left:581px;bottom:635px;letter-spacing:-0.12px;}
#t2j_947{left:75px;bottom:613px;letter-spacing:-0.12px;}
#t2k_947{left:75px;bottom:596px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t2l_947{left:384px;bottom:613px;}
#t2m_947{left:422px;bottom:613px;letter-spacing:-0.11px;}
#t2n_947{left:495px;bottom:613px;letter-spacing:-0.17px;}
#t2o_947{left:495px;bottom:596px;letter-spacing:-0.17px;}
#t2p_947{left:581px;bottom:613px;letter-spacing:-0.12px;}
#t2q_947{left:581px;bottom:596px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2r_947{left:581px;bottom:579px;letter-spacing:-0.12px;}
#t2s_947{left:75px;bottom:556px;letter-spacing:-0.12px;}
#t2t_947{left:75px;bottom:539px;letter-spacing:-0.14px;}
#t2u_947{left:384px;bottom:556px;}
#t2v_947{left:422px;bottom:556px;letter-spacing:-0.11px;}
#t2w_947{left:495px;bottom:556px;letter-spacing:-0.17px;}
#t2x_947{left:495px;bottom:539px;letter-spacing:-0.17px;}
#t2y_947{left:581px;bottom:556px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2z_947{left:581px;bottom:539px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t30_947{left:581px;bottom:522px;letter-spacing:-0.12px;}
#t31_947{left:75px;bottom:499px;letter-spacing:-0.12px;}
#t32_947{left:75px;bottom:483px;letter-spacing:-0.14px;}
#t33_947{left:384px;bottom:499px;}
#t34_947{left:422px;bottom:499px;letter-spacing:-0.11px;}
#t35_947{left:495px;bottom:499px;letter-spacing:-0.18px;}
#t36_947{left:581px;bottom:499px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t37_947{left:581px;bottom:483px;letter-spacing:-0.12px;}
#t38_947{left:581px;bottom:466px;letter-spacing:-0.12px;}
#t39_947{left:75px;bottom:443px;letter-spacing:-0.13px;}
#t3a_947{left:75px;bottom:426px;letter-spacing:-0.14px;}
#t3b_947{left:384px;bottom:443px;}
#t3c_947{left:422px;bottom:443px;letter-spacing:-0.11px;}
#t3d_947{left:495px;bottom:443px;letter-spacing:-0.17px;}
#t3e_947{left:495px;bottom:426px;letter-spacing:-0.17px;}
#t3f_947{left:581px;bottom:443px;letter-spacing:-0.12px;word-spacing:-0.28px;}
#t3g_947{left:581px;bottom:426px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t3h_947{left:581px;bottom:409px;letter-spacing:-0.12px;}
#t3i_947{left:75px;bottom:386px;letter-spacing:-0.13px;}
#t3j_947{left:75px;bottom:370px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t3k_947{left:384px;bottom:386px;}
#t3l_947{left:422px;bottom:386px;letter-spacing:-0.11px;}
#t3m_947{left:495px;bottom:386px;letter-spacing:-0.17px;}
#t3n_947{left:495px;bottom:370px;letter-spacing:-0.17px;}
#t3o_947{left:581px;bottom:386px;letter-spacing:-0.12px;word-spacing:-0.32px;}
#t3p_947{left:581px;bottom:370px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t3q_947{left:581px;bottom:353px;letter-spacing:-0.12px;}
#t3r_947{left:75px;bottom:330px;letter-spacing:-0.13px;}
#t3s_947{left:75px;bottom:313px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t3t_947{left:384px;bottom:330px;}
#t3u_947{left:422px;bottom:330px;letter-spacing:-0.11px;}
#t3v_947{left:495px;bottom:330px;letter-spacing:-0.18px;}
#t3w_947{left:581px;bottom:330px;letter-spacing:-0.12px;word-spacing:-0.18px;}
#t3x_947{left:581px;bottom:313px;letter-spacing:-0.12px;}
#t3y_947{left:581px;bottom:296px;letter-spacing:-0.12px;}

.s1_947{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_947{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_947{font-size:18px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_947{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
.s5_947{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
.s6_947{font-size:11px;font-family:NeoSansIntel_34d0;color:#000;}
.s7_947{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s8_947{font-size:11px;font-family:Verdana_5k9;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts947" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg947Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg947" style="-webkit-user-select: none;"><object width="935" height="1210" data="947/947.svg" type="image/svg+xml" id="pdf947" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_947" class="t s1_947">PADDSB/PADDSW—Add Packed Signed Integers with Signed Saturation </span>
<span id="t2_947" class="t s2_947">INSTRUCTION SET REFERENCE, M-U </span>
<span id="t3_947" class="t s1_947">Vol. 2B </span><span id="t4_947" class="t s1_947">4-213 </span>
<span id="t5_947" class="t s3_947">PADDSB/PADDSW—Add Packed Signed Integers with Signed Saturation </span>
<span id="t6_947" class="t s4_947">Opcode/ </span>
<span id="t7_947" class="t s4_947">Instruction </span>
<span id="t8_947" class="t s4_947">Op/ </span>
<span id="t9_947" class="t s4_947">En </span>
<span id="ta_947" class="t s4_947">64/32 bit </span>
<span id="tb_947" class="t s4_947">Mode </span>
<span id="tc_947" class="t s4_947">Support </span>
<span id="td_947" class="t s4_947">CPUID </span>
<span id="te_947" class="t s4_947">Feature </span>
<span id="tf_947" class="t s4_947">Flag </span>
<span id="tg_947" class="t s4_947">Description </span>
<span id="th_947" class="t s5_947">NP 0F EC /r </span>
<span id="ti_947" class="t s6_947">1 </span>
<span id="tj_947" class="t s5_947">PADDSB mm, mm/m64 </span>
<span id="tk_947" class="t s7_947">NOTES: </span>
<span id="tl_947" class="t s5_947">1. See note in Section 2.5, “Intel® AVX and Intel® SSE Instruction Exception Classification,” in the Intel </span>
<span id="tm_947" class="t s8_947">® </span>
<span id="tn_947" class="t s5_947">64 and IA-32 Architectures Soft- </span>
<span id="to_947" class="t s5_947">ware Developer’s Manual, Volume 2A, and Section 23.25.3, “Exception Conditions of Legacy SIMD Instructions Operating on MMX Reg- </span>
<span id="tp_947" class="t s5_947">isters,” in the Intel </span>
<span id="tq_947" class="t s8_947">® </span>
<span id="tr_947" class="t s5_947">64 and IA-32 Architectures Software Developer’s Manual, Volume 3B. </span>
<span id="ts_947" class="t s5_947">A </span><span id="tt_947" class="t s5_947">V/V </span><span id="tu_947" class="t s5_947">MMX </span><span id="tv_947" class="t s5_947">Add packed signed byte integers from </span>
<span id="tw_947" class="t s5_947">mm/m64 and mm and saturate the results. </span>
<span id="tx_947" class="t s5_947">66 0F EC /r </span>
<span id="ty_947" class="t s5_947">PADDSB xmm1, xmm2/m128 </span>
<span id="tz_947" class="t s5_947">A </span><span id="t10_947" class="t s5_947">V/V </span><span id="t11_947" class="t s5_947">SSE2 </span><span id="t12_947" class="t s5_947">Add packed signed byte integers from </span>
<span id="t13_947" class="t s5_947">xmm2/m128 and xmm1 saturate the results. </span>
<span id="t14_947" class="t s5_947">NP 0F ED /r </span>
<span id="t15_947" class="t s6_947">1 </span>
<span id="t16_947" class="t s5_947">PADDSW mm, mm/m64 </span>
<span id="t17_947" class="t s5_947">A </span><span id="t18_947" class="t s5_947">V/V </span><span id="t19_947" class="t s5_947">MMX </span><span id="t1a_947" class="t s5_947">Add packed signed word integers from </span>
<span id="t1b_947" class="t s5_947">mm/m64 and mm and saturate the results. </span>
<span id="t1c_947" class="t s5_947">66 0F ED /r </span>
<span id="t1d_947" class="t s5_947">PADDSW xmm1, xmm2/m128 </span>
<span id="t1e_947" class="t s5_947">A </span><span id="t1f_947" class="t s5_947">V/V </span><span id="t1g_947" class="t s5_947">SSE2 </span><span id="t1h_947" class="t s5_947">Add packed signed word integers from </span>
<span id="t1i_947" class="t s5_947">xmm2/m128 and xmm1 and saturate the </span>
<span id="t1j_947" class="t s5_947">results. </span>
<span id="t1k_947" class="t s5_947">VEX.128.66.0F.WIG EC /r </span>
<span id="t1l_947" class="t s5_947">VPADDSB xmm1, xmm2, xmm3/m128 </span>
<span id="t1m_947" class="t s5_947">B </span><span id="t1n_947" class="t s5_947">V/V </span><span id="t1o_947" class="t s5_947">AVX </span><span id="t1p_947" class="t s5_947">Add packed signed byte integers from </span>
<span id="t1q_947" class="t s5_947">xmm3/m128 and xmm2 saturate the results. </span>
<span id="t1r_947" class="t s5_947">VEX.128.66.0F.WIG ED /r </span>
<span id="t1s_947" class="t s5_947">VPADDSW xmm1, xmm2, xmm3/m128 </span>
<span id="t1t_947" class="t s5_947">B </span><span id="t1u_947" class="t s5_947">V/V </span><span id="t1v_947" class="t s5_947">AVX </span><span id="t1w_947" class="t s5_947">Add packed signed word integers from </span>
<span id="t1x_947" class="t s5_947">xmm3/m128 and xmm2 and saturate the </span>
<span id="t1y_947" class="t s5_947">results. </span>
<span id="t1z_947" class="t s5_947">VEX.256.66.0F</span><span id="t20_947" class="t s1_947">.WIG </span><span id="t21_947" class="t s5_947">EC /r </span>
<span id="t22_947" class="t s5_947">VPADDSB ymm1, ymm2, ymm3/m256 </span>
<span id="t23_947" class="t s5_947">B </span><span id="t24_947" class="t s5_947">V/V </span><span id="t25_947" class="t s5_947">AVX2 </span><span id="t26_947" class="t s5_947">Add packed signed byte integers from ymm2, </span>
<span id="t27_947" class="t s5_947">and ymm3/m256 and store the saturated </span>
<span id="t28_947" class="t s5_947">results in ymm1. </span>
<span id="t29_947" class="t s5_947">VEX.256.66.0F</span><span id="t2a_947" class="t s1_947">.WIG </span><span id="t2b_947" class="t s5_947">ED /r </span>
<span id="t2c_947" class="t s5_947">VPADDSW ymm1, ymm2, ymm3/m256 </span>
<span id="t2d_947" class="t s5_947">B </span><span id="t2e_947" class="t s5_947">V/V </span><span id="t2f_947" class="t s5_947">AVX2 </span><span id="t2g_947" class="t s5_947">Add packed signed word integers from ymm2, </span>
<span id="t2h_947" class="t s5_947">and ymm3/m256 and store the saturated </span>
<span id="t2i_947" class="t s5_947">results in ymm1. </span>
<span id="t2j_947" class="t s5_947">EVEX.128.66.0F.WIG EC /r </span>
<span id="t2k_947" class="t s5_947">VPADDSB xmm1 {k1}{z}, xmm2, xmm3/m128 </span>
<span id="t2l_947" class="t s5_947">C </span><span id="t2m_947" class="t s5_947">V/V </span><span id="t2n_947" class="t s5_947">AVX512VL </span>
<span id="t2o_947" class="t s5_947">AVX512BW </span>
<span id="t2p_947" class="t s5_947">Add packed signed byte integers from xmm2, </span>
<span id="t2q_947" class="t s5_947">and xmm3/m128 and store the saturated </span>
<span id="t2r_947" class="t s5_947">results in xmm1 under writemask k1. </span>
<span id="t2s_947" class="t s5_947">EVEX.256.66.0F.WIG EC /r </span>
<span id="t2t_947" class="t s5_947">VPADDSB ymm1 {k1}{z}, ymm2, ymm3/m256 </span>
<span id="t2u_947" class="t s5_947">C </span><span id="t2v_947" class="t s5_947">V/V </span><span id="t2w_947" class="t s5_947">AVX512VL </span>
<span id="t2x_947" class="t s5_947">AVX512BW </span>
<span id="t2y_947" class="t s5_947">Add packed signed byte integers from ymm2, </span>
<span id="t2z_947" class="t s5_947">and ymm3/m256 and store the saturated </span>
<span id="t30_947" class="t s5_947">results in ymm1 under writemask k1. </span>
<span id="t31_947" class="t s5_947">EVEX.512.66.0F.WIG EC /r </span>
<span id="t32_947" class="t s5_947">VPADDSB zmm1 {k1}{z}, zmm2, zmm3/m512 </span>
<span id="t33_947" class="t s5_947">C </span><span id="t34_947" class="t s5_947">V/V </span><span id="t35_947" class="t s5_947">AVX512BW </span><span id="t36_947" class="t s5_947">Add packed signed byte integers from zmm2, </span>
<span id="t37_947" class="t s5_947">and zmm3/m512 and store the saturated </span>
<span id="t38_947" class="t s5_947">results in zmm1 under writemask k1. </span>
<span id="t39_947" class="t s5_947">EVEX.128.66.0F.WIG ED /r </span>
<span id="t3a_947" class="t s5_947">VPADDSW xmm1 {k1}{z}, xmm2, xmm3/m128 </span>
<span id="t3b_947" class="t s5_947">C </span><span id="t3c_947" class="t s5_947">V/V </span><span id="t3d_947" class="t s5_947">AVX512VL </span>
<span id="t3e_947" class="t s5_947">AVX512BW </span>
<span id="t3f_947" class="t s5_947">Add packed signed word integers from xmm2, </span>
<span id="t3g_947" class="t s5_947">and xmm3/m128 and store the saturated </span>
<span id="t3h_947" class="t s5_947">results in xmm1 under writemask k1. </span>
<span id="t3i_947" class="t s5_947">EVEX.256.66.0F.WIG ED /r </span>
<span id="t3j_947" class="t s5_947">VPADDSW ymm1 {k1}{z}, ymm2, ymm3/m256 </span>
<span id="t3k_947" class="t s5_947">C </span><span id="t3l_947" class="t s5_947">V/V </span><span id="t3m_947" class="t s5_947">AVX512VL </span>
<span id="t3n_947" class="t s5_947">AVX512BW </span>
<span id="t3o_947" class="t s5_947">Add packed signed word integers from ymm2, </span>
<span id="t3p_947" class="t s5_947">and ymm3/m256 and store the saturated </span>
<span id="t3q_947" class="t s5_947">results in ymm1 under writemask k1. </span>
<span id="t3r_947" class="t s5_947">EVEX.512.66.0F.WIG ED /r </span>
<span id="t3s_947" class="t s5_947">VPADDSW zmm1 {k1}{z}, zmm2, zmm3/m512 </span>
<span id="t3t_947" class="t s5_947">C </span><span id="t3u_947" class="t s5_947">V/V </span><span id="t3v_947" class="t s5_947">AVX512BW </span><span id="t3w_947" class="t s5_947">Add packed signed word integers from zmm2, </span>
<span id="t3x_947" class="t s5_947">and zmm3/m512 and store the saturated </span>
<span id="t3y_947" class="t s5_947">results in zmm1 under writemask k1. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
