Fitter report for quartus_compile
Tue Jun 13 18:26:27 2023
Quartus Prime Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. I/O Bank Usage
 13. All Package Pins
 14. Fitter Resource Utilization by Entity
 15. Control Signals
 16. Global & Other Fast Signals
 17. Fitter RAM Summary
 18. Routing Usage Summary
 19. Fitter Device Options
 20. Operating Settings and Conditions
 21. Estimated Delay Added for Hold Timing Summary
 22. Estimated Delay Added for Hold Timing Details
 23. Fitter INI Usage
 24. Fitter Messages
 25. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------------+
; Fitter Summary                                                                    ;
+---------------------------------+-------------------------------------------------+
; Fitter Status                   ; Successful - Tue Jun 13 18:26:27 2023           ;
; Quartus Prime Version           ; 21.1.1 Build 850 06/23/2022 SJ Standard Edition ;
; Revision Name                   ; quartus_compile                                 ;
; Top-level Entity Name           ; quartus_compile                                 ;
; Family                          ; Cyclone V                                       ;
; Device                          ; 5CSEMA4U23C7                                    ;
; Timing Models                   ; Final                                           ;
; Logic utilization (in ALMs)     ; 513 / 15,880 ( 3 % )                            ;
; Total registers                 ; 1135                                            ;
; Total pins                      ; 0 / 314 ( 0 % )                                 ;
; Total virtual pins              ; 236                                             ;
; Total block memory bits         ; 0 / 2,764,800 ( 0 % )                           ;
; Total RAM Blocks                ; 0 / 270 ( 0 % )                                 ;
; Total DSP Blocks                ; 0 / 84 ( 0 % )                                  ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 0 / 5 ( 0 % )                                   ;
; Total DLLs                      ; 0 / 4 ( 0 % )                                   ;
+---------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 5CSEMA4U23C7                          ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Router Timing Optimization Level                                   ; MAXIMUM                               ; Normal                                ;
; Placement Effort Multiplier                                        ; 4.0                                   ; 1.0                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; On                                    ; Off                                   ;
; Perform Register Retiming for Performance                          ; On                                    ; Off                                   ;
; Fitter Effort                                                      ; Standard Fit                          ; Auto Fit                              ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Device initialization clock source                                 ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                        ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                   ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                   ; Care                                  ; Care                                  ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Active Serial clock source                                         ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Clamping Diode                                                     ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                     ; On                                    ; On                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.08        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.7%      ;
;     Processor 3            ;   2.5%      ;
;     Processor 4            ;   2.4%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Action          ; Operation                                         ; Reason                     ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Destination Port ; Destination Port Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; clock~CLKENA0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit14_if_loop_20:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_21_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_20|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_fr32:auto_generated|dataout_reg[16] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit14_if_loop_20:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_21_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_20|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_fr32:auto_generated|dataout_wire[16] ; PORTBDATAOUT     ;                       ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|SE_i_cmp11_if_loop_25_R_v_0[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|SE_i_cmp11_if_loop_25_R_v_0[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_23_if_loop_29_1_reg|gen_depth_small.occ[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_23_if_loop_29_1_reg|gen_depth_small.occ[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|i_unnamed_if_loop_27_o[33]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|i_unnamed_if_loop_27_o[33]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|if_loop_2_i_llvm_fpga_ffwd_source_i1_unnamed_4_if_loop_20:thei_llvm_fpga_ffwd_source_i1_unnamed_if_loop_24_if_loop_210|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i1_unnamed_if_loop_24_if_loop_21|source_NO_SHIFT_REG[0]                                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|if_loop_2_i_llvm_fpga_ffwd_source_i1_unnamed_4_if_loop_20:thei_llvm_fpga_ffwd_source_i1_unnamed_if_loop_24_if_loop_210|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i1_unnamed_if_loop_24_if_loop_21|source_NO_SHIFT_REG[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|redist3_i_iord_bl_call_if_loop_2_unnamed_if_loop_22_if_loop_22_aunroll_x_out_o_data_1_tpl_1_0_q[9]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|redist3_i_iord_bl_call_if_loop_2_unnamed_if_loop_22_if_loop_22_aunroll_x_out_o_data_1_tpl_1_0_q[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|redist3_i_iord_bl_call_if_loop_2_unnamed_if_loop_22_if_loop_22_aunroll_x_out_o_data_1_tpl_1_0_q[13]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|redist3_i_iord_bl_call_if_loop_2_unnamed_if_loop_22_if_loop_22_aunroll_x_out_o_data_1_tpl_1_0_q[13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|redist3_i_iord_bl_call_if_loop_2_unnamed_if_loop_22_if_loop_22_aunroll_x_out_o_data_1_tpl_1_0_q[20]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|redist3_i_iord_bl_call_if_loop_2_unnamed_if_loop_22_if_loop_22_aunroll_x_out_o_data_1_tpl_1_0_q[20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|redist3_i_iord_bl_call_if_loop_2_unnamed_if_loop_22_if_loop_22_aunroll_x_out_o_data_1_tpl_1_0_q[27]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|redist3_i_iord_bl_call_if_loop_2_unnamed_if_loop_22_if_loop_22_aunroll_x_out_o_data_1_tpl_1_0_q[27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|redist3_i_iord_bl_call_if_loop_2_unnamed_if_loop_22_if_loop_22_aunroll_x_out_o_data_1_tpl_1_0_q[28]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|redist3_i_iord_bl_call_if_loop_2_unnamed_if_loop_22_if_loop_22_aunroll_x_out_o_data_1_tpl_1_0_q[28]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|redist3_i_iord_bl_call_if_loop_2_unnamed_if_loop_22_if_loop_22_aunroll_x_out_o_data_1_tpl_1_0_q[29]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|redist3_i_iord_bl_call_if_loop_2_unnamed_if_loop_22_if_loop_22_aunroll_x_out_o_data_1_tpl_1_0_q[29]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_B2_merge_reg:theif_loop_2_B2_merge_reg_aunroll_x|if_loop_2_B2_merge_reg_valid_reg_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_B2_merge_reg:theif_loop_2_B2_merge_reg_aunroll_x|if_loop_2_B2_merge_reg_valid_reg_q[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit14_if_loop_20:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_21_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_20|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[1]                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit14_if_loop_20:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_21_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_20|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[1]~DUPLICATE                   ;                  ;                       ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit14_if_loop_20:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_21_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_20|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[2]                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit14_if_loop_20:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_21_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_20|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[2]~DUPLICATE                   ;                  ;                       ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit14_if_loop_20:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_21_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_20|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[4]                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit14_if_loop_20:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_21_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_20|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[4]~DUPLICATE                   ;                  ;                       ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit14_if_loop_20:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_21_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_20|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[2]                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit14_if_loop_20:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_21_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_20|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[2]~DUPLICATE                   ;                  ;                       ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit14_if_loop_20:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_21_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_20|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[3]                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit14_if_loop_20:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_21_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_20|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[3]~DUPLICATE                   ;                  ;                       ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit14_if_loop_20:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_21_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_20|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[0]                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit14_if_loop_20:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_21_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_20|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[0]~DUPLICATE           ;                  ;                       ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit14_if_loop_20:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_21_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_20|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[1]                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit14_if_loop_20:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_21_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_20|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[1]~DUPLICATE           ;                  ;                       ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit14_if_loop_20:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_21_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_20|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[0]                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit14_if_loop_20:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_21_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_20|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[0]~DUPLICATE          ;                  ;                       ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit14_if_loop_20:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000oop_21_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_full_detector|acl_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_full_detector|counter[5]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit14_if_loop_20:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000oop_21_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_full_detector|acl_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_full_detector|counter[5]~DUPLICATE                                                                                                 ;                  ;                       ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|dspba_delay_ver:redist14_sync_together92_aunroll_x_in_c0_eni1_1_tpl_11|delays[7][0]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|dspba_delay_ver:redist14_sync_together92_aunroll_x_in_c0_eni1_1_tpl_11|delays[7][0]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_222|lsu_top:thei_llvm_fpga_mem_lm1_if_loop_21|lsu_pipelined_read:pipelined_read|counter[1]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_222|lsu_top:thei_llvm_fpga_mem_lm1_if_loop_21|lsu_pipelined_read:pipelined_read|counter[1]~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_if_loop_26|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_if_loop_21|acl_push:push|acl_staging_reg:staging_reg|r_valid                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_if_loop_26|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_if_loop_21|acl_push:push|acl_staging_reg:staging_reg|r_valid~DUPLICATE                                                                                                                                                                                 ;                  ;                       ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_if_loop_238|acl_push:thei_llvm_fpga_push_i1_notexitcond_if_loop_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[1]                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_if_loop_238|acl_push:thei_llvm_fpga_push_i1_notexitcond_if_loop_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[1]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_if_loop_238|acl_push:thei_llvm_fpga_push_i1_notexitcond_if_loop_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[2]                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_if_loop_238|acl_push:thei_llvm_fpga_push_i1_notexitcond_if_loop_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[2]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_if_loop_238|acl_push:thei_llvm_fpga_push_i1_notexitcond_if_loop_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[0]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_if_loop_238|acl_push:thei_llvm_fpga_push_i1_notexitcond_if_loop_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[0]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_if_loop_238|acl_push:thei_llvm_fpga_push_i1_notexitcond_if_loop_21|acl_data_fifo:fifo|acl_staging_reg:staging_reg|r_valid                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_if_loop_238|acl_push:thei_llvm_fpga_push_i1_notexitcond_if_loop_21|acl_data_fifo:fifo|acl_staging_reg:staging_reg|r_valid~DUPLICATE                                                                                                                                                                               ;                  ;                       ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_push_i4_cleanups_push10_0:thei_llvm_fpga_push_i4_cleanups_push10_if_loop_241|acl_push:thei_llvm_fpga_push_i4_cleanups_push10_if_loop_21|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[0]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_push_i4_cleanups_push10_0:thei_llvm_fpga_push_i4_cleanups_push10_if_loop_241|acl_push:thei_llvm_fpga_push_i4_cleanups_push10_if_loop_21|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[0]~DUPLICATE                                                                                                                                                                                ;                  ;                       ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_push_i4_initerations_push9_0:thei_llvm_fpga_push_i4_initerations_push9_if_loop_29|acl_push:thei_llvm_fpga_push_i4_initerations_push9_if_loop_21|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[1]                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_push_i4_initerations_push9_0:thei_llvm_fpga_push_i4_initerations_push9_if_loop_29|acl_push:thei_llvm_fpga_push_i4_initerations_push9_if_loop_21|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[1]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|redist3_i_llvm_fpga_pop_i32_i_012_pop8_if_loop_217_out_data_out_1_q[0]                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|redist3_i_llvm_fpga_pop_i32_i_012_pop8_if_loop_217_out_data_out_1_q[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|redist3_i_llvm_fpga_pop_i32_i_012_pop8_if_loop_217_out_data_out_1_q[1]                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|redist3_i_llvm_fpga_pop_i32_i_012_pop8_if_loop_217_out_data_out_1_q[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|redist3_i_llvm_fpga_pop_i32_i_012_pop8_if_loop_217_out_data_out_1_q[3]                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|redist3_i_llvm_fpga_pop_i32_i_012_pop8_if_loop_217_out_data_out_1_q[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|redist3_i_llvm_fpga_pop_i32_i_012_pop8_if_loop_217_out_data_out_1_q[12]                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|redist3_i_llvm_fpga_pop_i32_i_012_pop8_if_loop_217_out_data_out_1_q[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|redist3_i_llvm_fpga_pop_i32_i_012_pop8_if_loop_217_out_data_out_1_q[20]                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|redist3_i_llvm_fpga_pop_i32_i_012_pop8_if_loop_217_out_data_out_1_q[20]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|redist3_i_llvm_fpga_pop_i32_i_012_pop8_if_loop_217_out_data_out_1_q[21]                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|redist3_i_llvm_fpga_pop_i32_i_012_pop8_if_loop_217_out_data_out_1_q[21]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|redist3_i_llvm_fpga_pop_i32_i_012_pop8_if_loop_217_out_data_out_1_q[24]                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|redist3_i_llvm_fpga_pop_i32_i_012_pop8_if_loop_217_out_data_out_1_q[24]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|redist3_i_llvm_fpga_pop_i32_i_012_pop8_if_loop_217_out_data_out_1_q[25]                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|redist3_i_llvm_fpga_pop_i32_i_012_pop8_if_loop_217_out_data_out_1_q[25]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|redist3_i_llvm_fpga_pop_i32_i_012_pop8_if_loop_217_out_data_out_1_q[26]                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|redist3_i_llvm_fpga_pop_i32_i_012_pop8_if_loop_217_out_data_out_1_q[26]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|redist3_i_llvm_fpga_pop_i32_i_012_pop8_if_loop_217_out_data_out_1_q[27]                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|redist3_i_llvm_fpga_pop_i32_i_012_pop8_if_loop_217_out_data_out_1_q[27]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|redist4_i_llvm_fpga_pipeline_keep_going_if_loop_26_out_data_out_1_q[0]                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|redist4_i_llvm_fpga_pipeline_keep_going_if_loop_26_out_data_out_1_q[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|redist5_i_llvm_fpga_pipeline_keep_going_if_loop_26_out_data_out_2_q[0]                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|redist5_i_llvm_fpga_pipeline_keep_going_if_loop_26_out_data_out_2_q[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|redist15_sync_together92_aunroll_x_in_i_valid_1_q[0]                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|redist15_sync_together92_aunroll_x_in_i_valid_1_q[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|redist17_sync_together92_aunroll_x_in_i_valid_3_q[0]                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|redist17_sync_together92_aunroll_x_in_i_valid_3_q[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B3:thebb_if_loop_2_B3|if_loop_2_bb_B3_stall_region:thebb_if_loop_2_B3_stall_region|if_loop_2_i_iowr_bl_return_unnamed_if_loop_29_if_loop_20:thei_iowr_bl_return_if_loop_2_unnamed_if_loop_29_if_loop_23|hld_iowr:theiowr|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst|GEN_BLOCKING.consumed_downstream                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B3:thebb_if_loop_2_B3|if_loop_2_bb_B3_stall_region:thebb_if_loop_2_B3_stall_region|if_loop_2_i_iowr_bl_return_unnamed_if_loop_29_if_loop_20:thei_iowr_bl_return_if_loop_2_unnamed_if_loop_29_if_loop_23|hld_iowr:theiowr|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst|GEN_BLOCKING.consumed_downstream~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B3:thebb_if_loop_2_B3|if_loop_2_bb_B3_stall_region:thebb_if_loop_2_B3_stall_region|if_loop_2_i_iowr_bl_return_unnamed_if_loop_29_if_loop_20:thei_iowr_bl_return_if_loop_2_unnamed_if_loop_29_if_loop_23|hld_iowr:theiowr|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst|GEN_BLOCKING.consumed_sidepath                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B3:thebb_if_loop_2_B3|if_loop_2_bb_B3_stall_region:thebb_if_loop_2_B3_stall_region|if_loop_2_i_iowr_bl_return_unnamed_if_loop_29_if_loop_20:thei_iowr_bl_return_if_loop_2_unnamed_if_loop_29_if_loop_23|hld_iowr:theiowr|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst|GEN_BLOCKING.consumed_sidepath~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B3:thebb_if_loop_2_B3|if_loop_2_bb_B3_stall_region:thebb_if_loop_2_B3_stall_region|if_loop_2_i_llvm_fpga_ffwd_dest_i1_cmp112_0:thei_llvm_fpga_ffwd_dest_i1_cmp112_if_loop_20|acl_ffwddst:thei_llvm_fpga_ffwd_dest_i1_cmp112_if_loop_21|gen_stallable.data_reg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B3:thebb_if_loop_2_B3|if_loop_2_bb_B3_stall_region:thebb_if_loop_2_B3_stall_region|if_loop_2_i_llvm_fpga_ffwd_dest_i1_cmp112_0:thei_llvm_fpga_ffwd_dest_i1_cmp112_if_loop_20|acl_ffwddst:thei_llvm_fpga_ffwd_dest_i1_cmp112_if_loop_21|gen_stallable.data_reg[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_i_llvm_fpga_pipeline_keep_going_6_sr:thei_llvm_fpga_pipeline_keep_going_if_loop_26_sr|sr_valid_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_i_llvm_fpga_pipeline_keep_going_6_sr:thei_llvm_fpga_pipeline_keep_going_if_loop_26_sr|sr_valid_q[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_loop_limiter_0:theloop_limiter_if_loop_20|acl_loop_limiter:thelimiter|valid_allow[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_loop_limiter_0:theloop_limiter_if_loop_20|acl_loop_limiter:thelimiter|valid_allow[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_internal_ic_10343365110530167922:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_rrp:rrp|agent_read_pipe.valid                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_internal_ic_10343365110530167922:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_rrp:rrp|agent_read_pipe.valid~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 1820 ) ; 0.00 % ( 0 / 1820 )        ; 0.00 % ( 0 / 1820 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 1820 ) ; 0.00 % ( 0 / 1820 )        ; 0.00 % ( 0 / 1820 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; component_partition            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ; if_loop_2:if_loop_2_inst       ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 475 )    ; N/A                     ; Source File       ; N/A                 ;       ;
; component_partition            ; 0.00 % ( 0 / 1345 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 0 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_2/average/test-fpga.prj/quartus/quartus_compile.pin.


+------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                            ;
+-------------------------------------------------------------+--------------------+-------+
; Resource                                                    ; Usage              ; %     ;
+-------------------------------------------------------------+--------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 513 / 15,880       ; 3 %   ;
; ALMs needed [=A-B+C]                                        ; 513                ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 583 / 15,880       ; 4 %   ;
;         [a] ALMs used for LUT logic and registers           ; 209                ;       ;
;         [b] ALMs used for LUT logic                         ; 47                 ;       ;
;         [c] ALMs used for registers                         ; 317                ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 10                 ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 190 / 15,880       ; 1 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 120 / 15,880       ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                  ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 1                  ;       ;
;         [c] Due to LAB input limits                         ; 1                  ;       ;
;         [d] Due to virtual I/Os                             ; 118                ;       ;
;                                                             ;                    ;       ;
; Difficulty packing design                                   ; Low                ;       ;
;                                                             ;                    ;       ;
; Total LABs:  partially or completely used                   ; 115 / 1,588        ; 7 %   ;
;     -- Logic LABs                                           ; 114                ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 1                  ;       ;
;                                                             ;                    ;       ;
; Combinational ALUT usage for logic                          ; 501                ;       ;
;     -- 7 input functions                                    ; 2                  ;       ;
;     -- 6 input functions                                    ; 6                  ;       ;
;     -- 5 input functions                                    ; 24                 ;       ;
;     -- 4 input functions                                    ; 26                 ;       ;
;     -- <=3 input functions                                  ; 443                ;       ;
; Combinational ALUT usage for route-throughs                 ; 415                ;       ;
; Memory ALUT usage                                           ; 1                  ;       ;
;     -- 64-address deep                                      ; 0                  ;       ;
;     -- 32-address deep                                      ; 1                  ;       ;
;                                                             ;                    ;       ;
;                                                             ;                    ;       ;
; Dedicated logic registers                                   ; 1,135              ;       ;
;     -- By type:                                             ;                    ;       ;
;         -- Primary logic registers                          ; 1,051 / 31,760     ; 3 %   ;
;         -- Secondary logic registers                        ; 84 / 31,760        ; < 1 % ;
;     -- By function:                                         ;                    ;       ;
;         -- Design implementation registers                  ; 1,086              ;       ;
;         -- Routing optimization registers                   ; 49                 ;       ;
;                                                             ;                    ;       ;
; Virtual pins                                                ; 236                ;       ;
; I/O pins                                                    ; 0 / 314            ; 0 %   ;
;     -- Clock pins                                           ; 0 / 6              ; 0 %   ;
;     -- Dedicated input pins                                 ; 0 / 21             ; 0 %   ;
;                                                             ;                    ;       ;
; Hard processor system peripheral utilization                ;                    ;       ;
;     -- Boot from FPGA                                       ; 0 / 1 ( 0 % )      ;       ;
;     -- Clock resets                                         ; 0 / 1 ( 0 % )      ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )      ;       ;
;     -- S2F AXI                                              ; 0 / 1 ( 0 % )      ;       ;
;     -- F2S AXI                                              ; 0 / 1 ( 0 % )      ;       ;
;     -- AXI Lightweight                                      ; 0 / 1 ( 0 % )      ;       ;
;     -- SDRAM                                                ; 0 / 1 ( 0 % )      ;       ;
;     -- Interrupts                                           ; 0 / 1 ( 0 % )      ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )      ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )      ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )      ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )      ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )      ;       ;
;     -- TPIU trace                                           ; 0 / 1 ( 0 % )      ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )      ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )      ;       ;
;     -- EMAC                                                 ; 0 / 2 ( 0 % )      ;       ;
;     -- I2C                                                  ; 0 / 4 ( 0 % )      ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )      ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )      ;       ;
;     -- SDMMC                                                ; 0 / 1 ( 0 % )      ;       ;
;     -- SPI Master                                           ; 0 / 2 ( 0 % )      ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )      ;       ;
;     -- UART                                                 ; 0 / 2 ( 0 % )      ;       ;
;     -- USB                                                  ; 0 / 2 ( 0 % )      ;       ;
;                                                             ;                    ;       ;
; M10K blocks                                                 ; 0 / 270            ; 0 %   ;
; Total MLAB memory bits                                      ; 32                 ;       ;
; Total block memory bits                                     ; 0 / 2,764,800      ; 0 %   ;
; Total block memory implementation bits                      ; 0 / 2,764,800      ; 0 %   ;
;                                                             ;                    ;       ;
; Total DSP Blocks                                            ; 0 / 84             ; 0 %   ;
;                                                             ;                    ;       ;
; Fractional PLLs                                             ; 0 / 5              ; 0 %   ;
; Global signals                                              ; 1                  ;       ;
;     -- Global clocks                                        ; 1 / 16             ; 6 %   ;
;     -- Quadrant clocks                                      ; 0 / 72             ; 0 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 12             ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 76             ; 0 %   ;
; SERDES Receivers                                            ; 0 / 76             ; 0 %   ;
; JTAGs                                                       ; 0 / 1              ; 0 %   ;
; ASMI blocks                                                 ; 0 / 1              ; 0 %   ;
; CRC blocks                                                  ; 0 / 1              ; 0 %   ;
; Remote update blocks                                        ; 0 / 1              ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1              ; 0 %   ;
; Impedance control blocks                                    ; 0 / 3              ; 0 %   ;
; Hard Memory Controllers                                     ; 0 / 2              ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 0.6% / 0.6% / 0.6% ;       ;
; Peak interconnect usage (total/H/V)                         ; 7.3% / 7.5% / 6.7% ;       ;
; Maximum fan-out                                             ; 1137               ;       ;
; Highest non-global fan-out                                  ; 446                ;       ;
; Total fan-out                                               ; 5444               ;       ;
; Average fan-out                                             ; 2.38               ;       ;
+-------------------------------------------------------------+--------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                 ;
+-------------------------------------------------------------+-----------------------+----------------------+--------------------------------+
; Statistic                                                   ; Top                   ; component_partition  ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+----------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 136 / 15880 ( < 1 % ) ; 378 / 15880 ( 2 % )  ; 0 / 15880 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 136                   ; 378                  ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 120 / 15880 ( < 1 % ) ; 463 / 15880 ( 3 % )  ; 0 / 15880 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 1                     ; 208                  ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 1                     ; 46                   ; 0                              ;
;         [c] ALMs used for registers                         ; 118                   ; 199                  ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ; 10                   ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 102 / 15880 ( < 1 % ) ; 87 / 15880 ( < 1 % ) ; 0 / 15880 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 118 / 15880 ( < 1 % ) ; 2 / 15880 ( < 1 % )  ; 0 / 15880 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                    ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 0                     ; 1                    ; 0                              ;
;         [c] Due to LAB input limits                         ; 0                     ; 1                    ; 0                              ;
;         [d] Due to virtual I/Os                             ; 118                   ; 0                    ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                  ; Low                            ;
;                                                             ;                       ;                      ;                                ;
; Total LABs:  partially or completely used                   ; 53 / 1588 ( 3 % )     ; 64 / 1588 ( 4 % )    ; 0 / 1588 ( 0 % )               ;
;     -- Logic LABs                                           ; 53                    ; 63                   ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ; 1                    ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Combinational ALUT usage for logic                          ; 2                     ; 500                  ; 0                              ;
;     -- 7 input functions                                    ; 0                     ; 2                    ; 0                              ;
;     -- 6 input functions                                    ; 0                     ; 6                    ; 0                              ;
;     -- 5 input functions                                    ; 0                     ; 24                   ; 0                              ;
;     -- 4 input functions                                    ; 0                     ; 26                   ; 0                              ;
;     -- <=3 input functions                                  ; 2                     ; 441                  ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 160                   ; 255                  ; 0                              ;
; Memory ALUT usage                                           ; 0                     ; 1                    ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                    ; 0                              ;
;     -- 32-address deep                                      ; 0                     ; 1                    ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                    ; 0                              ;
;     -- By type:                                             ;                       ;                      ;                                ;
;         -- Primary logic registers                          ; 237 / 31760 ( < 1 % ) ; 814 / 31760 ( 3 % )  ; 0 / 31760 ( 0 % )              ;
;         -- Secondary logic registers                        ; 0 / 31760 ( 0 % )     ; 84 / 31760 ( < 1 % ) ; 0 / 31760 ( 0 % )              ;
;     -- By function:                                         ;                       ;                      ;                                ;
;         -- Design implementation registers                  ; 237                   ; 849                  ; 0                              ;
;         -- Routing optimization registers                   ; 0                     ; 49                   ; 0                              ;
;                                                             ;                       ;                      ;                                ;
;                                                             ;                       ;                      ;                                ;
; Virtual pins                                                ; 236                   ; 0                    ; 0                              ;
; I/O pins                                                    ; 0                     ; 0                    ; 0                              ;
; I/O registers                                               ; 0                     ; 0                    ; 0                              ;
; Total block memory bits                                     ; 0                     ; 0                    ; 0                              ;
; Total block memory implementation bits                      ; 0                     ; 0                    ; 0                              ;
; Clock enable block                                          ; 1 / 110 ( < 1 % )     ; 0 / 110 ( 0 % )      ; 0 / 110 ( 0 % )                ;
;                                                             ;                       ;                      ;                                ;
; Connections                                                 ;                       ;                      ;                                ;
;     -- Input Connections                                    ; 104                   ; 1544                 ; 0                              ;
;     -- Registered Input Connections                         ; 37                    ; 1425                 ; 0                              ;
;     -- Output Connections                                   ; 1544                  ; 104                  ; 0                              ;
;     -- Registered Output Connections                        ; 644                   ; 31                   ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Internal Connections                                        ;                       ;                      ;                                ;
;     -- Total Connections                                    ; 2286                  ; 4807                 ; 0                              ;
;     -- Registered Connections                               ; 787                   ; 3186                 ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; External Connections                                        ;                       ;                      ;                                ;
;     -- Top                                                  ; 0                     ; 1648                 ; 0                              ;
;     -- component_partition                                  ; 1648                  ; 0                    ; 0                              ;
;     -- hard_block:auto_generated_inst                       ; 0                     ; 0                    ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Partition Interface                                         ;                       ;                      ;                                ;
;     -- Input Ports                                          ; 132                   ; 132                  ; 0                              ;
;     -- Output Ports                                         ; 104                   ; 104                  ; 0                              ;
;     -- Bidir Ports                                          ; 0                     ; 0                    ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Registered Ports                                            ;                       ;                      ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 68                   ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 31                   ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Port Connectivity                                           ;                       ;                      ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 1                    ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 35                   ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 4                    ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 0                    ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 34                   ; 0                              ;
;     -- Output Ports with no Fanout                          ; 0                     ; 0                    ; 0                              ;
+-------------------------------------------------------------+-----------------------+----------------------+--------------------------------+


+--------------------------------------------------------------------------+
; I/O Bank Usage                                                           ;
+----------+----------------+---------------+--------------+---------------+
; I/O Bank ; Usage          ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+----------------+---------------+--------------+---------------+
; B1L      ; 0 / 0 ( -- )   ; --            ; --           ; --            ;
; 3A       ; 0 / 16 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 3B       ; 0 / 32 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 4A       ; 0 / 68 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 5A       ; 0 / 16 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 6B       ; 0 / 44 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 6A       ; 0 / 56 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 0 / 19 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 7B       ; 0 / 22 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 7C       ; 0 / 12 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 7D       ; 0 / 14 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 0 / 13 ( 0 % ) ; 2.5V          ; --           ; 2.5V          ;
+----------+----------------+---------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                  ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A4       ; 357        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 353        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 347        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ; 345        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A8       ; 343        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 341        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A11      ; 339        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A12      ; 337        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A13      ; 335        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 333        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 331        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ; 329        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A17      ; 321        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A18      ; 317        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 315        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 313        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A21      ; 311        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A22      ; 309        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A23      ; 296        ; 7A             ; ^HPS_nRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A24      ; 283        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A25      ; 281        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A26      ; 279        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A27      ; 275        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA4      ; 45         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA5      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA6      ; 29         ; 3A             ; ^nCSO, DATA4                    ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA8      ; 36         ; 3A             ; ^DCLK                           ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA9      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA11     ; 50         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA12     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA13     ; 98         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA14     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA15     ; 114        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA16     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA17     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA18     ; 122        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA19     ; 124        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA20     ; 167        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA21     ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA23     ; 180        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA24     ; 178        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA25     ;            ;                ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA26     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA27     ; 201        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA28     ; 211        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB4      ; 43         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB5      ; 32         ; 3A             ; #TCK                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; AB6      ; 31         ; 3A             ; ^AS_DATA3, DATA3                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB23     ; 176        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB25     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB26     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB28     ; 199        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC4      ; 49         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC5      ; 33         ; 3A             ; ^AS_DATA2, DATA2                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC6      ; 35         ; 3A             ; ^AS_DATA1, DATA1                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC7      ; 30         ; 3A             ; #TMS                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC8      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC21     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC22     ; 156        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC23     ; 154        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC24     ; 174        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC25     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC26     ;            ; 5A             ; VREFB5AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 197        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC28     ; 195        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD1      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD4      ; 47         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD5      ; 53         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 37         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AD8      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD9      ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD10     ; 57         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD11     ; 65         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD12     ; 79         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD14     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD15     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD17     ; 113        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD19     ; 119        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD20     ; 127        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD22     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD23     ; 140        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD24     ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AD25     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD26     ; 172        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD27     ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD28     ; 185        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE4      ; 56         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE5      ;            ; 3A             ; VREFB3AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AE6      ; 51         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE7      ; 61         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE8      ; 64         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE9      ; 55         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE10     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE11     ; 63         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE12     ; 81         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE13     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE14     ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AE15     ; 95         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE16     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE17     ; 111        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE18     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE19     ; 121        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE20     ; 129        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE21     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE22     ; 138        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE23     ; 151        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE24     ; 153        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE25     ; 170        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE26     ; 168        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE27     ; 187        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE28     ; 183        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 54         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF5      ; 69         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF6      ; 67         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF7      ; 72         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF8      ; 59         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF9      ; 62         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF10     ; 71         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF11     ; 73         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF12     ;            ; 3B             ; VREFB3BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 87         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF14     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF15     ; 97         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF16     ;            ; 4A             ; VREFB4AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AF17     ; 105        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF18     ; 120        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF19     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF20     ; 133        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF21     ; 135        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF22     ; 137        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF23     ; 143        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF25     ; 161        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF26     ; 166        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF27     ; 165        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF28     ; 163        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG4      ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG5      ; 80         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG6      ; 70         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG7      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG8      ; 88         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG9      ; 93         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG10     ; 96         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG11     ; 101        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG12     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG13     ; 89         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG14     ; 109        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG15     ; 112        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG16     ; 103        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG17     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG18     ; 125        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG19     ; 128        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG20     ; 131        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG21     ; 136        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG22     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG23     ; 145        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG24     ; 149        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG25     ; 159        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG26     ; 152        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG28     ; 160        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH2      ; 75         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH3      ; 77         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH4      ; 78         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH5      ; 83         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH6      ; 85         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH7      ; 86         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH8      ; 91         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH9      ; 94         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH10     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH11     ; 99         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH12     ; 104        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH13     ; 107        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH14     ; 110        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH15     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AH16     ; 115        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH17     ; 117        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH18     ; 123        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH19     ; 126        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH20     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH21     ; 139        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH22     ; 142        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH23     ; 144        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH24     ; 147        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH25     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AH26     ; 155        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH27     ; 158        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B1       ;            ;                ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B4       ; 359        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B6       ; 355        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B8       ; 361        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ; 363        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B10      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B11      ; 362        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 360        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B14      ; 349        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B16      ; 324        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B18      ; 319        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ; 325        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B21      ; 310        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B23      ; 298        ; 7A             ; ^HPS_TDO                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B24      ; 285        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; B25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B26      ; 273        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; B27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 265        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C4       ; 368        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 375        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C6       ; 373        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C7       ; 371        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 369        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 367        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 365        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C12      ; 382        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C13      ; 354        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ; 348        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 340        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ; 326        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C17      ; 318        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 316        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 323        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C21      ; 308        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C22      ; 302        ; 7A             ; ^HPS_TRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C23      ; 300        ; 7A             ; ^HPS_TMS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C24      ; 289        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C25      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C26      ; 271        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C28      ; 263        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 370        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 377        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D6       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D7       ;            ; --             ; VCCBAT                          ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; D8       ; 387        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D9       ;            ; 8A             ; VREFB8AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; D10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D11      ; 398        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D12      ; 380        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 352        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D15      ; 342        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D17      ; 332        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; D20      ; 307        ; 7A             ; ^HPS_CLK2                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D21      ; 304        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D22      ; 303        ; 7A             ; ^HPS_TDI                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D23      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 287        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D25      ; 293        ; 6A             ; HPS_RZQ_0                       ;        ;              ;                     ; --           ;                 ; no       ; On           ;
; D26      ; 269        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D27      ; 257        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D28      ; 255        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E4       ; 364        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ; 376        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E6       ; 432        ; 9A             ; ^nCE                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E7       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E8       ; 385        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E10      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E11      ; 396        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E12      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E13      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E14      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E15      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 334        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E18      ; 305        ; 7A             ; ^HPS_PORSEL                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E20      ; 306        ; 7A             ; ^HPS_CLK1                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E21      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 295        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E25      ; 291        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E26      ; 267        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E28      ; 259        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 372        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F5       ; 366        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F6       ; 437        ; 9A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F7       ; 435        ; 9A             ; ^nCONFIG                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F8       ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F22      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; F23      ; 294        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 292        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F25      ; 284        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F26      ; 282        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F28      ; 249        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G4       ; 374        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G5       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G6       ; 433        ; 9A             ; ^MSEL2                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G23      ; 290        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G25      ; 276        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 253        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G27      ; 251        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G28      ; 247        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H4       ; 427        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H5       ; 423        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H6       ; 421        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H8       ; 431        ; 9A             ; ^nSTATUS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H9       ; 430        ; 9A             ; ^MSEL1                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 358        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 356        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H16      ; 344        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H17      ; 322        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H19      ; 297        ; 7A             ; ^HPS_nPOR                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H23      ;            ; --             ; VCCPLL_HPS                      ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H25      ; 274        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H28      ; 261        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; J1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J8       ; 429        ; 9A             ; ^CONF_DONE                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J10      ; 428        ; 9A             ; ^MSEL0                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J12      ; 338        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J13      ; 336        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J14      ; 330        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J15      ; 328        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J16      ; 346        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J17      ; 320        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J18      ; 314        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J19      ; 299        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J20      ; 268        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J21      ; 266        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J24      ; 258        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J25      ; 260        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J26      ; 252        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 243        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J28      ; 241        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K8       ; 426        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K9       ; 436        ; 9A             ; ^MSEL4                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K10      ; 434        ; 9A             ; ^MSEL3                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K18      ; 312        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K19      ; 301        ; 7A             ; ^HPS_TCK                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K25      ; 244        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K26      ; 250        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K27      ; 245        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K28      ; 239        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L8       ; 424        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L9       ; 422        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L10      ; 420        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L20      ; 288        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L21      ; 286        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L25      ; 242        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L28      ; 237        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 246        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 234        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M27      ; 236        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M28      ; 235        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N20      ; 272        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N21      ; 270        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 228        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N25      ; 226        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N26      ; 220        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N27      ; 218        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N28      ; 233        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P26      ; 221        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P28      ; 231        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R16      ; 256        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R17      ; 254        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R18      ; 240        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R19      ; 238        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R20      ; 232        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R21      ; 230        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R24      ; 204        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ; 210        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R26      ; 212        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R27      ; 219        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R28      ; 229        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T8       ; 42         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T11      ; 60         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T12      ; 74         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T13      ; 76         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T16      ; 214        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T17      ; 216        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T18      ; 224        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T19      ; 222        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T20      ; 208        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T21      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T24      ; 202        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T26      ; 196        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T27      ; 205        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; T28      ; 227        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U8       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; U9       ; 44         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U10      ; 48         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U11      ; 58         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U13      ; 90         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U14      ; 92         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U15      ; 200        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U16      ; 198        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U19      ; 206        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U21      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 194        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U28      ; 225        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V10      ; 46         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V11      ; 68         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V12      ; 84         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V13      ; 106        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V15      ; 181        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V16      ; 179        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V17      ; 192        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V18      ; 190        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V19      ; 188        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V20      ; 186        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V24      ; 191        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V25      ; 193        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V26      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V27      ; 217        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 223        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W8       ; 40         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W9       ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W10      ; 34         ; 3A             ; #TDI                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; W11      ; 66         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W12      ; 82         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W13      ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W14      ; 108        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W15      ; 177        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W17      ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W19      ;            ;                ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; W20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W25      ;            ;                ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; W26      ; 209        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W28      ; 215        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y4       ; 39         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y5       ; 41         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y8       ; 38         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y9       ; 28         ; 3A             ; #TDO                            ; output ;              ;                     ; --           ;                 ; --       ; --           ;
; Y10      ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; Y11      ; 52         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y13      ; 100        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y15      ; 116        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y16      ; 175        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y17      ; 171        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y18      ; 173        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y19      ; 169        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y21      ;            ; 5A             ; VCCPD5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 207        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y27      ; 203        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y28      ; 213        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                                                                                  ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Entity Name                                                      ; Library Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+
; |quartus_compile                                                                                                                                                                            ; 513.0 (135.5)        ; 582.0 (119.0)                    ; 188.5 (101.5)                                     ; 119.5 (118.0)                    ; 10.0 (0.0)           ; 501 (2)             ; 1135 (237)                ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 236          ; |quartus_compile                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; quartus_compile                                                  ; work         ;
;    |if_loop_2:if_loop_2_inst|                                                                                                                                                               ; 377.5 (1.0)          ; 463.0 (1.0)                      ; 87.0 (0.0)                                        ; 1.5 (0.0)                        ; 10.0 (0.0)           ; 499 (2)             ; 898 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; if_loop_2                                                        ; if_loop_2    ;
;       |if_loop_2_internal:if_loop_2_internal_inst|                                                                                                                                          ; 376.5 (0.0)          ; 462.0 (0.0)                      ; 87.0 (0.0)                                        ; 1.5 (0.0)                        ; 10.0 (0.0)           ; 497 (0)             ; 898 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; if_loop_2_internal                                               ; if_loop_2    ;
;          |acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw|                                                                                                                              ; -0.2 (-0.2)          ; 0.5 (0.5)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; acl_ic_to_avm                                                    ; if_loop_2    ;
;          |if_loop_2_function_wrapper:if_loop_2_internal|                                                                                                                                    ; 352.9 (0.3)          ; 417.6 (0.5)                      ; 66.1 (0.2)                                        ; 1.4 (0.0)                        ; 10.0 (0.0)           ; 497 (1)             ; 801 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; if_loop_2_function_wrapper                                       ; if_loop_2    ;
;             |if_loop_2_function:theif_loop_2_function|                                                                                                                                      ; 352.6 (0.0)          ; 417.1 (0.0)                      ; 65.9 (0.0)                                        ; 1.4 (0.0)                        ; 10.0 (0.0)           ; 496 (0)             ; 801 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; if_loop_2_function                                               ; if_loop_2    ;
;                |if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|                                                                                                                             ; 152.1 (0.0)          ; 161.9 (0.0)                      ; 10.9 (0.0)                                        ; 1.2 (0.0)                        ; 0.0 (0.0)            ; 217 (0)             ; 280 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; if_loop_2_bb_B1_start                                            ; if_loop_2    ;
;                   |if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|                                                                                                ; 152.1 (99.3)         ; 161.9 (101.5)                    ; 10.9 (2.7)                                        ; 1.2 (0.6)                        ; 0.0 (0.0)            ; 217 (173)           ; 280 (145)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; if_loop_2_bb_B1_start_stall_region                               ; if_loop_2    ;
;                      |acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_23_if_loop_29_1_reg|                                                            ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_23_if_loop_29_1_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; acl_valid_fifo_counter                                           ; if_loop_2    ;
;                      |if_loop_2_B1_start_merge_reg:theif_loop_2_B1_start_merge_reg|                                                                                                         ; -0.2 (-0.2)          ; 0.3 (0.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|if_loop_2_B1_start_merge_reg:theif_loop_2_B1_start_merge_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; if_loop_2_B1_start_merge_reg                                     ; if_loop_2    ;
;                      |if_loop_2_i_iord_bl_call_unnamed_if_loop_22_if_loop_20:thei_iord_bl_call_if_loop_2_unnamed_if_loop_22_if_loop_22_aunroll_x|                                           ; 25.1 (0.0)           ; 31.9 (0.0)                       ; 7.2 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 34 (0)              ; 63 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|if_loop_2_i_iord_bl_call_unnamed_if_loop_22_if_loop_20:thei_iord_bl_call_if_loop_2_unnamed_if_loop_22_if_loop_22_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; if_loop_2_i_iord_bl_call_unnamed_if_loop_22_if_loop_20           ; if_loop_2    ;
;                         |hld_iord:theiord|                                                                                                                                                  ; 25.1 (0.0)           ; 31.9 (0.0)                       ; 7.2 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 34 (0)              ; 63 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|if_loop_2_i_iord_bl_call_unnamed_if_loop_22_if_loop_20:thei_iord_bl_call_if_loop_2_unnamed_if_loop_22_if_loop_22_aunroll_x|hld_iord:theiord                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; hld_iord                                                         ; if_loop_2    ;
;                            |hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst|                                                                                                 ; 25.1 (0.0)           ; 31.9 (0.0)                       ; 7.2 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 34 (0)              ; 63 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|if_loop_2_i_iord_bl_call_unnamed_if_loop_22_if_loop_20:thei_iord_bl_call_if_loop_2_unnamed_if_loop_22_if_loop_22_aunroll_x|hld_iord:theiord|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                ; hld_iord_stall_valid                                             ; if_loop_2    ;
;                               |acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg|                                                                                                 ; 25.1 (25.1)          ; 31.9 (31.9)                      ; 7.2 (7.2)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 34 (34)             ; 63 (63)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|if_loop_2_i_iord_bl_call_unnamed_if_loop_22_if_loop_20:thei_iord_bl_call_if_loop_2_unnamed_if_loop_22_if_loop_22_aunroll_x|hld_iord:theiord|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg                                                                                                                                                                                                                                                                                                                                                                                    ; acl_staging_reg                                                  ; if_loop_2    ;
;                      |if_loop_2_i_llvm_fpga_ffwd_source_i1_unnamed_4_if_loop_20:thei_llvm_fpga_ffwd_source_i1_unnamed_if_loop_24_if_loop_210|                                               ; -0.2 (0.0)           ; 0.5 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|if_loop_2_i_llvm_fpga_ffwd_source_i1_unnamed_4_if_loop_20:thei_llvm_fpga_ffwd_source_i1_unnamed_if_loop_24_if_loop_210                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; if_loop_2_i_llvm_fpga_ffwd_source_i1_unnamed_4_if_loop_20        ; if_loop_2    ;
;                         |acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i1_unnamed_if_loop_24_if_loop_21|                                                                                           ; -0.2 (-0.2)          ; 0.5 (0.5)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|if_loop_2_i_llvm_fpga_ffwd_source_i1_unnamed_4_if_loop_20:thei_llvm_fpga_ffwd_source_i1_unnamed_if_loop_24_if_loop_210|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i1_unnamed_if_loop_24_if_loop_21                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_ffwdsrc                                                      ; if_loop_2    ;
;                      |if_loop_2_i_llvm_fpga_ffwd_source_i33_unnamed_5_if_loop_20:thei_llvm_fpga_ffwd_source_i33_unnamed_if_loop_25_if_loop_215|                                             ; 8.8 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|if_loop_2_i_llvm_fpga_ffwd_source_i33_unnamed_5_if_loop_20:thei_llvm_fpga_ffwd_source_i33_unnamed_if_loop_25_if_loop_215                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; if_loop_2_i_llvm_fpga_ffwd_source_i33_unnamed_5_if_loop_20       ; if_loop_2    ;
;                         |acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_if_loop_25_if_loop_21|                                                                                          ; 8.8 (8.8)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|if_loop_2_i_llvm_fpga_ffwd_source_i33_unnamed_5_if_loop_20:thei_llvm_fpga_ffwd_source_i33_unnamed_if_loop_25_if_loop_215|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_if_loop_25_if_loop_21                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; acl_ffwdsrc                                                      ; if_loop_2    ;
;                      |if_loop_2_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_20:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_23_if_loop_29|                                    ; 15.3 (0.0)           ; 15.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 30 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|if_loop_2_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_20:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_23_if_loop_29                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; if_loop_2_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_20  ; if_loop_2    ;
;                         |acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_23_if_loop_21|                                                                                     ; 15.3 (15.3)          ; 15.0 (15.0)                      ; 0.0 (0.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 0 (0)               ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|if_loop_2_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_20:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_23_if_loop_29|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_23_if_loop_21                                                                                                                                                                                                                                                                                                                                                                                                                                           ; acl_ffwdsrc                                                      ; if_loop_2    ;
;                      |if_loop_2_i_llvm_fpga_pop_throttle_i1_throttle_pop_0:thei_llvm_fpga_pop_throttle_i1_throttle_pop_if_loop_21|                                                          ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|if_loop_2_i_llvm_fpga_pop_throttle_i1_throttle_pop_0:thei_llvm_fpga_pop_throttle_i1_throttle_pop_if_loop_21                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; if_loop_2_i_llvm_fpga_pop_throttle_i1_throttle_pop_0             ; if_loop_2    ;
;                         |if_loop_2_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg:thei_llvm_fpga_pop_throttle_i1_throttle_pop_if_loop_21_reg|                                               ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|if_loop_2_i_llvm_fpga_pop_throttle_i1_throttle_pop_0:thei_llvm_fpga_pop_throttle_i1_throttle_pop_if_loop_21|if_loop_2_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg:thei_llvm_fpga_pop_throttle_i1_throttle_pop_if_loop_21_reg                                                                                                                                                                                                                                                                                                                                                                                                                           ; if_loop_2_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg         ; if_loop_2    ;
;                |if_loop_2_bb_B2:thebb_if_loop_2_B2|                                                                                                                                         ; 176.1 (0.0)          ; 230.0 (0.0)                      ; 54.0 (0.0)                                        ; 0.2 (0.0)                        ; 10.0 (0.0)           ; 234 (0)             ; 470 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; if_loop_2_bb_B2                                                  ; if_loop_2    ;
;                   |if_loop_2_B2_branch:theif_loop_2_B2_branch|                                                                                                                              ; 0.4 (0.4)            ; 0.4 (0.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_B2_branch:theif_loop_2_B2_branch                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; if_loop_2_B2_branch                                              ; if_loop_2    ;
;                   |if_loop_2_B2_merge:theif_loop_2_B2_merge|                                                                                                                                ; 1.0 (1.0)            ; 1.1 (1.1)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_B2_merge:theif_loop_2_B2_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; if_loop_2_B2_merge                                               ; if_loop_2    ;
;                   |if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|                                                                                                            ; 174.6 (0.0)          ; 228.5 (0.0)                      ; 54.0 (0.0)                                        ; 0.2 (0.0)                        ; 10.0 (0.0)           ; 230 (0)             ; 469 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; if_loop_2_bb_B2_stall_region                                     ; if_loop_2    ;
;                      |if_loop_2_B2_merge_reg:theif_loop_2_B2_merge_reg_aunroll_x|                                                                                                           ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_B2_merge_reg:theif_loop_2_B2_merge_reg_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; if_loop_2_B2_merge_reg                                           ; if_loop_2    ;
;                      |if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|                                      ; 174.0 (0.2)          ; 227.6 (0.2)                      ; 53.9 (0.0)                                        ; 0.2 (0.0)                        ; 10.0 (0.0)           ; 230 (1)             ; 466 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21        ; if_loop_2    ;
;                         |if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit14_if_loop_20:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_aunroll_x|              ; 24.1 (0.3)           ; 29.7 (0.3)                       ; 5.6 (0.0)                                         ; 0.1 (0.0)                        ; 10.0 (0.0)           ; 26 (1)              ; 43 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit14_if_loop_20:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                              ; if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit14_if_loop_20 ; if_loop_2    ;
;                            |if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_21_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_data_fifo_aunroll_x| ; 20.8 (0.0)           ; 26.4 (0.0)                       ; 5.7 (0.0)                                         ; 0.1 (0.0)                        ; 10.0 (0.0)           ; 19 (0)              ; 36 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit14_if_loop_20:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_21_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_data_fifo_aunroll_x                                                                                                                                                                                                                               ; if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_21_data_fifo ; if_loop_2    ;
;                               |hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_20|                                                                          ; 20.8 (0.0)           ; 26.4 (0.0)                       ; 5.7 (0.0)                                         ; 0.1 (0.0)                        ; 10.0 (0.0)           ; 19 (0)              ; 36 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit14_if_loop_20:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_21_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_20                                                                                                                                            ; hld_fifo                                                         ; if_loop_2    ;
;                                  |acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|                                                                                                            ; 20.8 (2.3)           ; 26.4 (3.6)                       ; 5.7 (1.3)                                         ; 0.1 (0.0)                        ; 10.0 (0.0)           ; 19 (7)              ; 36 (4)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit14_if_loop_20:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_21_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_20|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst                                                                                              ; acl_mid_speed_fifo                                               ; if_loop_2    ;
;                                     |acl_lfsr:ram_rd_addr_inst|                                                                                                                             ; 1.2 (0.0)            ; 2.7 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit14_if_loop_20:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_21_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_20|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst                                                                    ; acl_lfsr                                                         ; if_loop_2    ;
;                                        |fibonacci_lfsr:lfsr_inst|                                                                                                                           ; 1.2 (1.2)            ; 2.7 (2.7)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit14_if_loop_20:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_21_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_20|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst                                           ; fibonacci_lfsr                                                   ; if_loop_2    ;
;                                     |acl_lfsr:ram_wr_addr_inst|                                                                                                                             ; 1.0 (0.0)            ; 2.7 (0.0)                        ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit14_if_loop_20:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_21_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_20|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst                                                                    ; acl_lfsr                                                         ; if_loop_2    ;
;                                        |fibonacci_lfsr:lfsr_inst|                                                                                                                           ; 1.0 (1.0)            ; 2.7 (2.7)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit14_if_loop_20:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_21_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_20|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst                                           ; fibonacci_lfsr                                                   ; if_loop_2    ;
;                                     |acl_reset_handler:acl_reset_handler_inst|                                                                                                              ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit14_if_loop_20:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_21_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_20|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst                                                     ; acl_reset_handler                                                ; if_loop_2    ;
;                                     |acl_tessellated_incr_decr_threshold:addr_match_inst|                                                                                                   ; 5.6 (5.1)            ; 6.5 (5.0)                        ; 1.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 9 (8)               ; 14 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit14_if_loop_20:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_21_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_20|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst                                          ; acl_tessellated_incr_decr_threshold                              ; if_loop_2    ;
;                                        |acl_reset_handler:acl_reset_handler_inst|                                                                                                           ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit14_if_loop_20:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_21_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_20|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst ; acl_reset_handler                                                ; if_loop_2    ;
;                                     |altdpram:gen_ram.gen_mlab.altdpram_component|                                                                                                          ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit14_if_loop_20:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_21_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_20|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component                                                 ; altdpram                                                         ; work         ;
;                                        |dpram_fr32:auto_generated|                                                                                                                          ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit14_if_loop_20:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_21_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_20|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_fr32:auto_generated                       ; dpram_fr32                                                       ; work         ;
;                            |if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000oop_21_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_full_detector|       ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit14_if_loop_20:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000oop_21_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_full_detector                                                                                                                                                                                                                                     ; if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000oop_21_full_detector ; if_loop_2    ;
;                               |acl_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_full_detector|                                                   ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit14_if_loop_20:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000oop_21_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_full_detector|acl_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_full_detector                                                                                                                           ; acl_full_detector                                                ; if_loop_2    ;
;                         |if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|                       ; 149.5 (77.4)         ; 197.8 (114.1)                    ; 48.4 (36.7)                                       ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 203 (161)           ; 423 (189)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                       ; if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20  ; if_loop_2    ;
;                            |dspba_delay_ver:i_masked_if_loop_243_delay|                                                                                                                     ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|dspba_delay_ver:i_masked_if_loop_243_delay                                                                                                                                                                                                                                                                                                                                                            ; dspba_delay_ver                                                  ; if_loop_2    ;
;                            |dspba_delay_ver:i_unnamed_if_loop_236_delay|                                                                                                                    ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|dspba_delay_ver:i_unnamed_if_loop_236_delay                                                                                                                                                                                                                                                                                                                                                           ; dspba_delay_ver                                                  ; if_loop_2    ;
;                            |dspba_delay_ver:redist10_i_first_cleanup_xor_if_loop_24_q_8|                                                                                                    ; 1.8 (1.8)            ; 1.9 (1.9)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|dspba_delay_ver:redist10_i_first_cleanup_xor_if_loop_24_q_8                                                                                                                                                                                                                                                                                                                                           ; dspba_delay_ver                                                  ; if_loop_2    ;
;                            |dspba_delay_ver:redist14_sync_together92_aunroll_x_in_c0_eni1_1_tpl_11|                                                                                         ; 2.0 (2.0)            ; 2.7 (2.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|dspba_delay_ver:redist14_sync_together92_aunroll_x_in_c0_eni1_1_tpl_11                                                                                                                                                                                                                                                                                                                                ; dspba_delay_ver                                                  ; if_loop_2    ;
;                            |dspba_delay_ver:redist18_sync_together92_aunroll_x_in_i_valid_10|                                                                                               ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|dspba_delay_ver:redist18_sync_together92_aunroll_x_in_i_valid_10                                                                                                                                                                                                                                                                                                                                      ; dspba_delay_ver                                                  ; if_loop_2    ;
;                            |dspba_delay_ver:redist2_i_masked_if_loop_243_q_8|                                                                                                               ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|dspba_delay_ver:redist2_i_masked_if_loop_243_q_8                                                                                                                                                                                                                                                                                                                                                      ; dspba_delay_ver                                                  ; if_loop_2    ;
;                            |dspba_delay_ver:redist7_i_llvm_fpga_pipeline_keep_going_if_loop_26_out_data_out_11|                                                                             ; 2.0 (2.0)            ; 3.2 (3.2)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|dspba_delay_ver:redist7_i_llvm_fpga_pipeline_keep_going_if_loop_26_out_data_out_11                                                                                                                                                                                                                                                                                                                    ; dspba_delay_ver                                                  ; if_loop_2    ;
;                            |if_loop_2_i_llvm_fpga_ffwd_source_i32_unnamed_8_if_loop_20:thei_llvm_fpga_ffwd_source_i32_unnamed_if_loop_28_if_loop_242|                                       ; 8.3 (0.0)            ; 16.3 (0.0)                       ; 8.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_ffwd_source_i32_unnamed_8_if_loop_20:thei_llvm_fpga_ffwd_source_i32_unnamed_if_loop_28_if_loop_242                                                                                                                                                                                                                                                                              ; if_loop_2_i_llvm_fpga_ffwd_source_i32_unnamed_8_if_loop_20       ; if_loop_2    ;
;                               |acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_if_loop_28_if_loop_21|                                                                                    ; 8.3 (8.3)            ; 16.3 (16.3)                      ; 8.0 (8.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_ffwd_source_i32_unnamed_8_if_loop_20:thei_llvm_fpga_ffwd_source_i32_unnamed_if_loop_28_if_loop_242|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_if_loop_28_if_loop_21                                                                                                                                                                                                     ; acl_ffwdsrc                                                      ; if_loop_2    ;
;                            |if_loop_2_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_222|                                                                                             ; 10.2 (8.0)           ; 11.2 (8.2)                       ; 1.0 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 36 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_222                                                                                                                                                                                                                                                                                                                                    ; if_loop_2_i_llvm_fpga_mem_lm1_0                                  ; if_loop_2    ;
;                               |lsu_top:thei_llvm_fpga_mem_lm1_if_loop_21|                                                                                                                   ; 2.2 (0.0)            ; 3.0 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_222|lsu_top:thei_llvm_fpga_mem_lm1_if_loop_21                                                                                                                                                                                                                                                                                          ; lsu_top                                                          ; if_loop_2    ;
;                                  |lsu_pipelined_read:pipelined_read|                                                                                                                        ; 2.2 (2.2)            ; 3.0 (3.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_222|lsu_top:thei_llvm_fpga_mem_lm1_if_loop_21|lsu_pipelined_read:pipelined_read                                                                                                                                                                                                                                                        ; lsu_pipelined_read                                               ; if_loop_2    ;
;                            |if_loop_2_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_if_loop_26|                                                                      ; 3.2 (0.0)            ; 3.8 (0.0)                        ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_if_loop_26                                                                                                                                                                                                                                                                                                             ; if_loop_2_i_llvm_fpga_pipeline_keep_going_0                      ; if_loop_2    ;
;                               |acl_pipeline:thei_llvm_fpga_pipeline_keep_going_if_loop_21|                                                                                                  ; 3.2 (0.0)            ; 3.8 (0.0)                        ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_if_loop_26|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_if_loop_21                                                                                                                                                                                                                                                  ; acl_pipeline                                                     ; if_loop_2    ;
;                                  |acl_pop:pop1|                                                                                                                                             ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_if_loop_26|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_if_loop_21|acl_pop:pop1                                                                                                                                                                                                                                     ; acl_pop                                                          ; if_loop_2    ;
;                                  |acl_pop:pop2|                                                                                                                                             ; 1.1 (1.1)            ; 1.1 (1.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_if_loop_26|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_if_loop_21|acl_pop:pop2                                                                                                                                                                                                                                     ; acl_pop                                                          ; if_loop_2    ;
;                                  |acl_push:push|                                                                                                                                            ; 1.6 (0.0)            ; 2.2 (0.0)                        ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_if_loop_26|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_if_loop_21|acl_push:push                                                                                                                                                                                                                                    ; acl_push                                                         ; if_loop_2    ;
;                                     |acl_staging_reg:staging_reg|                                                                                                                           ; 1.6 (1.6)            ; 2.2 (2.2)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_if_loop_26|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_if_loop_21|acl_push:push|acl_staging_reg:staging_reg                                                                                                                                                                                                        ; acl_staging_reg                                                  ; if_loop_2    ;
;                            |if_loop_2_i_llvm_fpga_pop_i4_cleanups_pop10_0:thei_llvm_fpga_pop_i4_cleanups_pop10_if_loop_22|                                                                  ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_pop_i4_cleanups_pop10_0:thei_llvm_fpga_pop_i4_cleanups_pop10_if_loop_22                                                                                                                                                                                                                                                                                                         ; if_loop_2_i_llvm_fpga_pop_i4_cleanups_pop10_0                    ; if_loop_2    ;
;                               |acl_pop:thei_llvm_fpga_pop_i4_cleanups_pop10_if_loop_21|                                                                                                     ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_pop_i4_cleanups_pop10_0:thei_llvm_fpga_pop_i4_cleanups_pop10_if_loop_22|acl_pop:thei_llvm_fpga_pop_i4_cleanups_pop10_if_loop_21                                                                                                                                                                                                                                                 ; acl_pop                                                          ; if_loop_2    ;
;                            |if_loop_2_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_if_loop_211|                                                             ; 1.3 (0.0)            ; 1.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_if_loop_211                                                                                                                                                                                                                                                                                                    ; if_loop_2_i_llvm_fpga_push_i1_lastiniteration_0                  ; if_loop_2    ;
;                               |acl_push:thei_llvm_fpga_push_i1_lastiniteration_if_loop_21|                                                                                                  ; 1.3 (0.0)            ; 1.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_if_loop_211|acl_push:thei_llvm_fpga_push_i1_lastiniteration_if_loop_21                                                                                                                                                                                                                                         ; acl_push                                                         ; if_loop_2    ;
;                                  |acl_staging_reg:staging_reg|                                                                                                                              ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_if_loop_211|acl_push:thei_llvm_fpga_push_i1_lastiniteration_if_loop_21|acl_staging_reg:staging_reg                                                                                                                                                                                                             ; acl_staging_reg                                                  ; if_loop_2    ;
;                            |if_loop_2_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_if_loop_238|                                                                     ; 9.9 (0.0)            ; 9.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 17 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_if_loop_238                                                                                                                                                                                                                                                                                                            ; if_loop_2_i_llvm_fpga_push_i1_notexitcond_0                      ; if_loop_2    ;
;                               |acl_push:thei_llvm_fpga_push_i1_notexitcond_if_loop_21|                                                                                                      ; 9.9 (0.0)            ; 9.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 17 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_if_loop_238|acl_push:thei_llvm_fpga_push_i1_notexitcond_if_loop_21                                                                                                                                                                                                                                                     ; acl_push                                                         ; if_loop_2    ;
;                                  |acl_data_fifo:fifo|                                                                                                                                       ; 9.9 (0.0)            ; 9.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 17 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_if_loop_238|acl_push:thei_llvm_fpga_push_i1_notexitcond_if_loop_21|acl_data_fifo:fifo                                                                                                                                                                                                                                  ; acl_data_fifo                                                    ; if_loop_2    ;
;                                     |acl_data_fifo:fifo|                                                                                                                                    ; 8.6 (1.5)            ; 8.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 14 (2)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_if_loop_238|acl_push:thei_llvm_fpga_push_i1_notexitcond_if_loop_21|acl_data_fifo:fifo|acl_data_fifo:fifo                                                                                                                                                                                                               ; acl_data_fifo                                                    ; if_loop_2    ;
;                                        |acl_ll_fifo:fifo|                                                                                                                                   ; 7.1 (7.1)            ; 7.0 (7.0)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 12 (12)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_if_loop_238|acl_push:thei_llvm_fpga_push_i1_notexitcond_if_loop_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo                                                                                                                                                                                              ; acl_ll_fifo                                                      ; if_loop_2    ;
;                                     |acl_staging_reg:staging_reg|                                                                                                                           ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_if_loop_238|acl_push:thei_llvm_fpga_push_i1_notexitcond_if_loop_21|acl_data_fifo:fifo|acl_staging_reg:staging_reg                                                                                                                                                                                                      ; acl_staging_reg                                                  ; if_loop_2    ;
;                            |if_loop_2_i_llvm_fpga_push_i32_i_012_push8_0:thei_llvm_fpga_push_i32_i_012_push8_if_loop_230|                                                                   ; 8.3 (0.0)            ; 8.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 31 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_push_i32_i_012_push8_0:thei_llvm_fpga_push_i32_i_012_push8_if_loop_230                                                                                                                                                                                                                                                                                                          ; if_loop_2_i_llvm_fpga_push_i32_i_012_push8_0                     ; if_loop_2    ;
;                               |acl_push:thei_llvm_fpga_push_i32_i_012_push8_if_loop_21|                                                                                                     ; 8.3 (0.0)            ; 8.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 31 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_push_i32_i_012_push8_0:thei_llvm_fpga_push_i32_i_012_push8_if_loop_230|acl_push:thei_llvm_fpga_push_i32_i_012_push8_if_loop_21                                                                                                                                                                                                                                                  ; acl_push                                                         ; if_loop_2    ;
;                                  |acl_staging_reg:staging_reg|                                                                                                                              ; 8.3 (8.3)            ; 8.3 (8.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 31 (31)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_push_i32_i_012_push8_0:thei_llvm_fpga_push_i32_i_012_push8_if_loop_230|acl_push:thei_llvm_fpga_push_i32_i_012_push8_if_loop_21|acl_staging_reg:staging_reg                                                                                                                                                                                                                      ; acl_staging_reg                                                  ; if_loop_2    ;
;                            |if_loop_2_i_llvm_fpga_push_i32_sum_013_push7_0:thei_llvm_fpga_push_i32_sum_013_push7_if_loop_228|                                                               ; 8.8 (0.0)            ; 8.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_push_i32_sum_013_push7_0:thei_llvm_fpga_push_i32_sum_013_push7_if_loop_228                                                                                                                                                                                                                                                                                                      ; if_loop_2_i_llvm_fpga_push_i32_sum_013_push7_0                   ; if_loop_2    ;
;                               |acl_push:thei_llvm_fpga_push_i32_sum_013_push7_if_loop_21|                                                                                                   ; 8.8 (0.3)            ; 8.8 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_push_i32_sum_013_push7_0:thei_llvm_fpga_push_i32_sum_013_push7_if_loop_228|acl_push:thei_llvm_fpga_push_i32_sum_013_push7_if_loop_21                                                                                                                                                                                                                                            ; acl_push                                                         ; if_loop_2    ;
;                                  |acl_data_fifo:fifo|                                                                                                                                       ; 8.6 (8.6)            ; 8.6 (8.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_push_i32_sum_013_push7_0:thei_llvm_fpga_push_i32_sum_013_push7_if_loop_228|acl_push:thei_llvm_fpga_push_i32_sum_013_push7_if_loop_21|acl_data_fifo:fifo                                                                                                                                                                                                                         ; acl_data_fifo                                                    ; if_loop_2    ;
;                            |if_loop_2_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_234|                                               ; 9.6 (0.0)            ; 9.7 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 34 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_234                                                                                                                                                                                                                                                                                      ; if_loop_2_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0           ; if_loop_2    ;
;                               |acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_21|                                                                                           ; 9.6 (0.3)            ; 9.7 (0.3)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (1)               ; 34 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_234|acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_21                                                                                                                                                                                                                    ; acl_push                                                         ; if_loop_2    ;
;                                  |acl_data_fifo:fifo|                                                                                                                                       ; 9.2 (9.2)            ; 9.4 (9.4)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_234|acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_21|acl_data_fifo:fifo                                                                                                                                                                                                 ; acl_data_fifo                                                    ; if_loop_2    ;
;                            |if_loop_2_i_llvm_fpga_push_i4_cleanups_push10_0:thei_llvm_fpga_push_i4_cleanups_push10_if_loop_241|                                                             ; 1.3 (0.0)            ; 1.3 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_push_i4_cleanups_push10_0:thei_llvm_fpga_push_i4_cleanups_push10_if_loop_241                                                                                                                                                                                                                                                                                                    ; if_loop_2_i_llvm_fpga_push_i4_cleanups_push10_0                  ; if_loop_2    ;
;                               |acl_push:thei_llvm_fpga_push_i4_cleanups_push10_if_loop_21|                                                                                                  ; 1.3 (0.3)            ; 1.3 (0.3)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_push_i4_cleanups_push10_0:thei_llvm_fpga_push_i4_cleanups_push10_if_loop_241|acl_push:thei_llvm_fpga_push_i4_cleanups_push10_if_loop_21                                                                                                                                                                                                                                         ; acl_push                                                         ; if_loop_2    ;
;                                  |acl_data_fifo:fifo|                                                                                                                                       ; 1.0 (1.0)            ; 1.1 (1.1)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_push_i4_cleanups_push10_0:thei_llvm_fpga_push_i4_cleanups_push10_if_loop_241|acl_push:thei_llvm_fpga_push_i4_cleanups_push10_if_loop_21|acl_data_fifo:fifo                                                                                                                                                                                                                      ; acl_data_fifo                                                    ; if_loop_2    ;
;                            |if_loop_2_i_llvm_fpga_push_i4_initerations_push9_0:thei_llvm_fpga_push_i4_initerations_push9_if_loop_29|                                                        ; 1.1 (0.0)            ; 1.3 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_push_i4_initerations_push9_0:thei_llvm_fpga_push_i4_initerations_push9_if_loop_29                                                                                                                                                                                                                                                                                               ; if_loop_2_i_llvm_fpga_push_i4_initerations_push9_0               ; if_loop_2    ;
;                               |acl_push:thei_llvm_fpga_push_i4_initerations_push9_if_loop_21|                                                                                               ; 1.1 (0.0)            ; 1.3 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_push_i4_initerations_push9_0:thei_llvm_fpga_push_i4_initerations_push9_if_loop_29|acl_push:thei_llvm_fpga_push_i4_initerations_push9_if_loop_21                                                                                                                                                                                                                                 ; acl_push                                                         ; if_loop_2    ;
;                                  |acl_data_fifo:fifo|                                                                                                                                       ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_push_i4_initerations_push9_0:thei_llvm_fpga_push_i4_initerations_push9_if_loop_29|acl_push:thei_llvm_fpga_push_i4_initerations_push9_if_loop_21|acl_data_fifo:fifo                                                                                                                                                                                                              ; acl_data_fifo                                                    ; if_loop_2    ;
;                |if_loop_2_bb_B2_sr_1:thebb_if_loop_2_B2_sr_1_aunroll_x|                                                                                                                     ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2_sr_1:thebb_if_loop_2_B2_sr_1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; if_loop_2_bb_B2_sr_1                                             ; if_loop_2    ;
;                |if_loop_2_bb_B3:thebb_if_loop_2_B3|                                                                                                                                         ; 20.5 (0.0)           ; 21.3 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (0)              ; 44 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B3:thebb_if_loop_2_B3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; if_loop_2_bb_B3                                                  ; if_loop_2    ;
;                   |if_loop_2_bb_B3_stall_region:thebb_if_loop_2_B3_stall_region|                                                                                                            ; 20.5 (8.1)           ; 21.3 (8.1)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (32)             ; 44 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B3:thebb_if_loop_2_B3|if_loop_2_bb_B3_stall_region:thebb_if_loop_2_B3_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; if_loop_2_bb_B3_stall_region                                     ; if_loop_2    ;
;                      |if_loop_2_i_iowr_bl_return_unnamed_if_loop_29_if_loop_20:thei_iowr_bl_return_if_loop_2_unnamed_if_loop_29_if_loop_23|                                                 ; 1.5 (0.0)            ; 2.1 (0.0)                        ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B3:thebb_if_loop_2_B3|if_loop_2_bb_B3_stall_region:thebb_if_loop_2_B3_stall_region|if_loop_2_i_iowr_bl_return_unnamed_if_loop_29_if_loop_20:thei_iowr_bl_return_if_loop_2_unnamed_if_loop_29_if_loop_23                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; if_loop_2_i_iowr_bl_return_unnamed_if_loop_29_if_loop_20         ; if_loop_2    ;
;                         |hld_iowr:theiowr|                                                                                                                                                  ; 1.5 (0.0)            ; 2.1 (0.0)                        ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B3:thebb_if_loop_2_B3|if_loop_2_bb_B3_stall_region:thebb_if_loop_2_B3_stall_region|if_loop_2_i_iowr_bl_return_unnamed_if_loop_29_if_loop_20:thei_iowr_bl_return_if_loop_2_unnamed_if_loop_29_if_loop_23|hld_iowr:theiowr                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; hld_iowr                                                         ; if_loop_2    ;
;                            |hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst|                                                                                                 ; 1.5 (1.5)            ; 2.1 (2.1)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B3:thebb_if_loop_2_B3|if_loop_2_bb_B3_stall_region:thebb_if_loop_2_B3_stall_region|if_loop_2_i_iowr_bl_return_unnamed_if_loop_29_if_loop_20:thei_iowr_bl_return_if_loop_2_unnamed_if_loop_29_if_loop_23|hld_iowr:theiowr|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; hld_iowr_stall_valid                                             ; if_loop_2    ;
;                      |if_loop_2_i_llvm_fpga_ffwd_dest_i1_cmp112_0:thei_llvm_fpga_ffwd_dest_i1_cmp112_if_loop_20|                                                                            ; 1.1 (0.0)            ; 1.4 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B3:thebb_if_loop_2_B3|if_loop_2_bb_B3_stall_region:thebb_if_loop_2_B3_stall_region|if_loop_2_i_llvm_fpga_ffwd_dest_i1_cmp112_0:thei_llvm_fpga_ffwd_dest_i1_cmp112_if_loop_20                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; if_loop_2_i_llvm_fpga_ffwd_dest_i1_cmp112_0                      ; if_loop_2    ;
;                         |acl_ffwddst:thei_llvm_fpga_ffwd_dest_i1_cmp112_if_loop_21|                                                                                                         ; 1.1 (1.1)            ; 1.4 (1.4)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B3:thebb_if_loop_2_B3|if_loop_2_bb_B3_stall_region:thebb_if_loop_2_B3_stall_region|if_loop_2_i_llvm_fpga_ffwd_dest_i1_cmp112_0:thei_llvm_fpga_ffwd_dest_i1_cmp112_if_loop_20|acl_ffwddst:thei_llvm_fpga_ffwd_dest_i1_cmp112_if_loop_21                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; acl_ffwddst                                                      ; if_loop_2    ;
;                      |if_loop_2_i_llvm_fpga_ffwd_dest_i32_spec_select6_0:thei_llvm_fpga_ffwd_dest_i32_spec_select6_if_loop_21|                                                              ; 8.1 (0.0)            ; 8.1 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B3:thebb_if_loop_2_B3|if_loop_2_bb_B3_stall_region:thebb_if_loop_2_B3_stall_region|if_loop_2_i_llvm_fpga_ffwd_dest_i32_spec_select6_0:thei_llvm_fpga_ffwd_dest_i32_spec_select6_if_loop_21                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; if_loop_2_i_llvm_fpga_ffwd_dest_i32_spec_select6_0               ; if_loop_2    ;
;                         |acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_spec_select6_if_loop_21|                                                                                                  ; 8.1 (8.1)            ; 8.1 (8.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B3:thebb_if_loop_2_B3|if_loop_2_bb_B3_stall_region:thebb_if_loop_2_B3_stall_region|if_loop_2_i_llvm_fpga_ffwd_dest_i32_spec_select6_0:thei_llvm_fpga_ffwd_dest_i32_spec_select6_if_loop_21|acl_ffwddst:thei_llvm_fpga_ffwd_dest_i32_spec_select6_if_loop_21                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; acl_ffwddst                                                      ; if_loop_2    ;
;                      |if_loop_2_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_if_loop_24|                                                            ; 1.6 (0.0)            ; 1.6 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B3:thebb_if_loop_2_B3|if_loop_2_bb_B3_stall_region:thebb_if_loop_2_B3_stall_region|if_loop_2_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_if_loop_24                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; if_loop_2_i_llvm_fpga_push_token_i1_throttle_push_0              ; if_loop_2    ;
;                         |acl_push:thei_llvm_fpga_push_token_i1_throttle_push_if_loop_21|                                                                                                    ; 1.6 (0.0)            ; 1.6 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B3:thebb_if_loop_2_B3|if_loop_2_bb_B3_stall_region:thebb_if_loop_2_B3_stall_region|if_loop_2_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_if_loop_24|acl_push:thei_llvm_fpga_push_token_i1_throttle_push_if_loop_21                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; acl_push                                                         ; if_loop_2    ;
;                            |acl_token_fifo_counter:fifo|                                                                                                                                    ; 1.6 (1.6)            ; 1.6 (1.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B3:thebb_if_loop_2_B3|if_loop_2_bb_B3_stall_region:thebb_if_loop_2_B3_stall_region|if_loop_2_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_if_loop_24|acl_push:thei_llvm_fpga_push_token_i1_throttle_push_if_loop_21|acl_token_fifo_counter:fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; acl_token_fifo_counter                                           ; if_loop_2    ;
;                |if_loop_2_bb_B3_sr_0:thebb_if_loop_2_B3_sr_0_aunroll_x|                                                                                                                     ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B3_sr_0:thebb_if_loop_2_B3_sr_0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; if_loop_2_bb_B3_sr_0                                             ; if_loop_2    ;
;                |if_loop_2_i_llvm_fpga_pipeline_keep_going_6_sr:thei_llvm_fpga_pipeline_keep_going_if_loop_26_sr|                                                                            ; 0.9 (0.9)            ; 0.9 (0.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_i_llvm_fpga_pipeline_keep_going_6_sr:thei_llvm_fpga_pipeline_keep_going_if_loop_26_sr                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; if_loop_2_i_llvm_fpga_pipeline_keep_going_6_sr                   ; if_loop_2    ;
;                |if_loop_2_loop_limiter_0:theloop_limiter_if_loop_20|                                                                                                                        ; 1.0 (0.0)            ; 1.3 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_loop_limiter_0:theloop_limiter_if_loop_20                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; if_loop_2_loop_limiter_0                                         ; if_loop_2    ;
;                   |acl_loop_limiter:thelimiter|                                                                                                                                             ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_loop_limiter_0:theloop_limiter_if_loop_20|acl_loop_limiter:thelimiter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; acl_loop_limiter                                                 ; if_loop_2    ;
;          |if_loop_2_internal_ic_10343365110530167922:avmm_1_.global_icavmm_1_rw|                                                                                                            ; 23.8 (0.0)           ; 43.9 (0.0)                       ; 20.3 (0.0)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 96 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_internal_ic_10343365110530167922:avmm_1_.global_icavmm_1_rw                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; if_loop_2_internal_ic_10343365110530167922                       ; if_loop_2    ;
;             |acl_arb_pipeline_reg:dp[0].dp|                                                                                                                                                 ; 9.3 (9.3)            ; 14.7 (14.7)                      ; 5.5 (5.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 31 (31)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_internal_ic_10343365110530167922:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[0].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; acl_arb_pipeline_reg                                             ; if_loop_2    ;
;             |acl_arb_pipeline_reg:dp[1].dp|                                                                                                                                                 ; 9.2 (9.2)            ; 14.5 (14.5)                      ; 5.3 (5.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 31 (31)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_internal_ic_10343365110530167922:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[1].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; acl_arb_pipeline_reg                                             ; if_loop_2    ;
;             |acl_ic_agent_endpoint:s.s_endp|                                                                                                                                                ; 5.3 (0.0)            ; 14.7 (0.0)                       ; 9.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 34 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_internal_ic_10343365110530167922:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; acl_ic_agent_endpoint                                            ; if_loop_2    ;
;                |acl_ic_agent_rrp:rrp|                                                                                                                                                       ; 5.3 (5.3)            ; 14.7 (14.7)                      ; 9.4 (9.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |quartus_compile|if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_internal_ic_10343365110530167922:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_rrp:rrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; acl_ic_agent_rrp                                                 ; if_loop_2    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+---------+--------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Location             ; Fan-Out ; Usage                    ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+---------+--------------------------+--------+----------------------+------------------+---------------------------+
; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; MLABCELL_X25_Y60_N9  ; 1136    ; Clock                    ; yes    ; Global Clock         ; GCLK12           ; --                        ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|SE_i_cmp11_if_loop_25_s_tv_0[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X18_Y54_N57  ; 33      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|SE_i_unnamed_if_loop_27_s_tv_0[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X18_Y54_N36  ; 44      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|SE_out_i_iord_bl_call_if_loop_2_unnamed_if_loop_22_if_loop_22_aunroll_x_V1[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X21_Y56_N3   ; 34      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|SE_redist0_i_unnamed_if_loop_213_vt_select_31_b_1_0_R_v_0[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; FF_X22_Y54_N38       ; 39      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|SE_redist0_i_unnamed_if_loop_213_vt_select_31_b_1_0_backEN~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X22_Y54_N24  ; 35      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|SR_SE_redist0_i_unnamed_if_loop_213_vt_select_31_b_1_0_r_valid[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; FF_X18_Y54_N56       ; 70      ; Clock enable, Sync. load ; no     ; --                   ; --               ; --                        ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_23_if_loop_29_1_reg|gen_depth_small.occ[1]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X21_Y56_N57  ; 2       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|if_loop_2_i_iord_bl_call_unnamed_if_loop_22_if_loop_20:thei_iord_bl_call_if_loop_2_unnamed_if_loop_22_if_loop_22_aunroll_x|hld_iord:theiord|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid                                                                                                                                                                                                                                                                                                                                                                                                                  ; FF_X22_Y56_N47       ; 163     ; Clock enable, Sync. load ; no     ; --                   ; --               ; --                        ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit14_if_loop_20:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_21_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_20|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                     ; FF_X25_Y53_N44       ; 19      ; Async. clear             ; no     ; --                   ; --               ; --                        ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit14_if_loop_20:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_21_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_20|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo_3_0                                                               ; FF_X25_Y57_N47       ; 5       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit14_if_loop_20:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_21_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_20|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|acl_reset_handler:acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; FF_X25_Y54_N32       ; 10      ; Async. clear             ; no     ; --                   ; --               ; --                        ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit14_if_loop_20:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_21_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_20|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                   ; MLABCELL_X25_Y54_N33 ; 11      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit14_if_loop_20:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_21_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_20|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                  ; FF_X25_Y54_N2        ; 3       ; Async. clear             ; no     ; --                   ; --               ; --                        ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit14_if_loop_20:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_21_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_20|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|valid_out_ES~1                                                                                                                     ; MLABCELL_X25_Y54_N24 ; 3       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit14_if_loop_20:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_21_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_20|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|write_into_fifo_EV                                                                                                                 ; MLABCELL_X25_Y54_N6  ; 9       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|i_cmp1_if_loop_223_o[33]                                                                                                                                                                                                                                                                                                                                                                                                                    ; FF_X22_Y49_N38       ; 32      ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_ffwd_source_i32_unnamed_8_if_loop_20:thei_llvm_fpga_ffwd_source_i32_unnamed_if_loop_28_if_loop_242|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i32_unnamed_if_loop_28_if_loop_21|always0~0                                                                                                                                                                                                                                 ; LABCELL_X18_Y51_N57  ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_if_loop_238|acl_push:thei_llvm_fpga_push_i1_notexitcond_if_loop_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_hold~0                                                                                                                                                                                                                        ; LABCELL_X22_Y51_N15  ; 9       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_push_i32_i_012_push8_0:thei_llvm_fpga_push_i32_i_012_push8_if_loop_230|acl_push:thei_llvm_fpga_push_i32_i_012_push8_if_loop_21|acl_staging_reg:staging_reg|r_valid                                                                                                                                                                                                                                                    ; FF_X23_Y53_N59       ; 71      ; Clock enable, Sync. load ; no     ; --                   ; --               ; --                        ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_push_i32_sum_013_push7_0:thei_llvm_fpga_push_i32_sum_013_push7_if_loop_228|acl_push:thei_llvm_fpga_push_i32_sum_013_push7_if_loop_21|acl_data_fifo:fifo|stall_out~0                                                                                                                                                                                                                                                   ; LABCELL_X18_Y52_N27  ; 33      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_234|acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_21|acl_data_fifo:fifo|stall_out~0                                                                                                                                                                                                                           ; MLABCELL_X14_Y54_N54 ; 34      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_push_i4_cleanups_push10_0:thei_llvm_fpga_push_i4_cleanups_push10_if_loop_241|acl_push:thei_llvm_fpga_push_i4_cleanups_push10_if_loop_21|acl_data_fifo:fifo|stall_out~0                                                                                                                                                                                                                                                ; MLABCELL_X19_Y54_N6  ; 3       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_push_i4_initerations_push9_0:thei_llvm_fpga_push_i4_initerations_push9_if_loop_29|acl_push:thei_llvm_fpga_push_i4_initerations_push9_if_loop_21|acl_data_fifo:fifo|stall_out~0                                                                                                                                                                                                                                        ; LABCELL_X23_Y53_N18  ; 3       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|redist11_sync_together92_aunroll_x_in_c0_eni1_1_tpl_1_q[0]                                                                                                                                                                                                                                                                                                                                                                                  ; FF_X21_Y52_N41       ; 47      ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|redist12_sync_together92_aunroll_x_in_c0_eni1_1_tpl_2_q[0]                                                                                                                                                                                                                                                                                                                                                                                  ; FF_X13_Y54_N59       ; 37      ; Sync. load               ; no     ; --                   ; --               ; --                        ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B3:thebb_if_loop_2_B3|if_loop_2_bb_B3_stall_region:thebb_if_loop_2_B3_stall_region|if_loop_2_i_llvm_fpga_ffwd_dest_i1_cmp112_0:thei_llvm_fpga_ffwd_dest_i1_cmp112_if_loop_20|acl_ffwddst:thei_llvm_fpga_ffwd_dest_i1_cmp112_if_loop_21|valid_reg~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X18_Y51_N0   ; 36      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_i_llvm_fpga_pipeline_keep_going_6_sr:thei_llvm_fpga_pipeline_keep_going_if_loop_26_sr|stall_and_valid_q[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X22_Y54_N21  ; 5       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; resetn                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; MLABCELL_X14_Y52_N6  ; 3       ; Async. clear             ; no     ; --                   ; --               ; --                        ;
; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; FF_X21_Y54_N44       ; 446     ; Async. clear             ; no     ; --                   ; --               ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+---------+--------------------------+--------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                 ;
+-------+---------------------+---------+----------------------+------------------+---------------------------+
; Name  ; Location            ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------+---------------------+---------+----------------------+------------------+---------------------------+
; clock ; MLABCELL_X25_Y60_N9 ; 1136    ; Global Clock         ; GCLK12           ; --                        ;
+-------+---------------------+---------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+----------------+----------------------+-----------------+-----------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLABs ; MIF  ; Location       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+----------------+----------------------+-----------------+-----------------+----------+------------------------+---------------+
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit14_if_loop_20:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_21_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_20|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|altdpram:gen_ram.gen_mlab.altdpram_component|dpram_fr32:auto_generated|ALTDPRAM_INSTANCE ; MLAB ; Simple Dual Port ; Single Clock ; 32           ; 24           ; 32           ; 24           ; yes                    ; no                      ; no                     ; yes                     ; 768  ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X25_Y55_N0 ;                      ;                 ;                 ;          ;                        ;               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+----------------+----------------------+-----------------+-----------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------------------------------+
; Routing Usage Summary                                                 ;
+---------------------------------------------+-------------------------+
; Routing Resource Type                       ; Usage                   ;
+---------------------------------------------+-------------------------+
; Block interconnects                         ; 1,396 / 130,276 ( 1 % ) ;
; C12 interconnects                           ; 1 / 6,848 ( < 1 % )     ;
; C2 interconnects                            ; 420 / 51,436 ( < 1 % )  ;
; C4 interconnects                            ; 174 / 25,120 ( < 1 % )  ;
; DQS bus muxes                               ; 0 / 19 ( 0 % )          ;
; DQS-18 I/O buses                            ; 0 / 19 ( 0 % )          ;
; DQS-9 I/O buses                             ; 0 / 19 ( 0 % )          ;
; Direct links                                ; 346 / 130,276 ( < 1 % ) ;
; Global clocks                               ; 1 / 16 ( 6 % )          ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )           ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )           ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )           ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )           ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 0 / 6 ( 0 % )           ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )          ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )          ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )          ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )          ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )          ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )           ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 0 / 287 ( 0 % )         ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )         ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )         ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )         ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 0 / 165 ( 0 % )         ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 0 / 67 ( 0 % )          ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 0 / 156 ( 0 % )         ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )         ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 0 / 64 ( 0 % )          ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )          ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )         ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )          ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )           ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )           ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )          ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )          ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )          ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )         ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )         ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )          ;
; Horizontal periphery clocks                 ; 0 / 12 ( 0 % )          ;
; Local interconnects                         ; 343 / 31,760 ( 1 % )    ;
; Quadrant clocks                             ; 0 / 72 ( 0 % )          ;
; R14 interconnects                           ; 3 / 6,046 ( < 1 % )     ;
; R14/C12 interconnect drivers                ; 4 / 8,584 ( < 1 % )     ;
; R3 interconnects                            ; 537 / 56,712 ( < 1 % )  ;
; R6 interconnects                            ; 554 / 131,000 ( < 1 % ) ;
; Spine clocks                                ; 3 / 150 ( 2 % )         ;
; Wire stub REs                               ; 0 / 6,650 ( 0 % )       ;
+---------------------------------------------+-------------------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; clock           ; clock                ; 61.9              ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Destination Register                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|if_loop_2_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_20:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_23_if_loop_29|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_23_if_loop_21|source_NO_SHIFT_REG[25]                                                                                                                                                                                                                                                                                                                                                                                           ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|i_mptr_bitcast_index_if_loop_20_add_x_p1_of_2_o[31]                                                                                                                                                                                                                                                                                                                                    ; 0.486             ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|if_loop_2_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_20:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_23_if_loop_29|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_23_if_loop_21|source_NO_SHIFT_REG[27]                                                                                                                                                                                                                                                                                                                                                                                           ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|i_mptr_bitcast_index_if_loop_20_add_x_p1_of_2_o[31]                                                                                                                                                                                                                                                                                                                                    ; 0.485             ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|if_loop_2_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_20:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_23_if_loop_29|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_23_if_loop_21|source_NO_SHIFT_REG[23]                                                                                                                                                                                                                                                                                                                                                                                           ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|i_mptr_bitcast_index_if_loop_20_add_x_p1_of_2_o[31]                                                                                                                                                                                                                                                                                                                                    ; 0.485             ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|if_loop_2_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_20:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_23_if_loop_29|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_23_if_loop_21|source_NO_SHIFT_REG[22]                                                                                                                                                                                                                                                                                                                                                                                           ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|i_mptr_bitcast_index_if_loop_20_add_x_p1_of_2_o[31]                                                                                                                                                                                                                                                                                                                                    ; 0.478             ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|if_loop_2_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_20:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_23_if_loop_29|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_23_if_loop_21|source_NO_SHIFT_REG[26]                                                                                                                                                                                                                                                                                                                                                                                           ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|i_mptr_bitcast_index_if_loop_20_add_x_p1_of_2_o[31]                                                                                                                                                                                                                                                                                                                                    ; 0.477             ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|if_loop_2_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_20:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_23_if_loop_29|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_23_if_loop_21|source_NO_SHIFT_REG[24]                                                                                                                                                                                                                                                                                                                                                                                           ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|i_mptr_bitcast_index_if_loop_20_add_x_p1_of_2_o[31]                                                                                                                                                                                                                                                                                                                                    ; 0.476             ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_if_loop_238|acl_push:thei_llvm_fpga_push_i1_notexitcond_if_loop_21|acl_data_fifo:fifo|acl_staging_reg:staging_reg|r_valid                                                                                                                                                                      ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_if_loop_26|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_if_loop_21|acl_push:push|acl_staging_reg:staging_reg|r_data[0]                                                                                                                                                                               ; 0.468             ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_if_loop_211|acl_push:thei_llvm_fpga_push_i1_lastiniteration_if_loop_21|acl_staging_reg:staging_reg|r_valid                                                                                                                                                                             ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_if_loop_211|acl_push:thei_llvm_fpga_push_i1_lastiniteration_if_loop_21|acl_staging_reg:staging_reg|r_data[0]                                                                                                                                                                                    ; 0.425             ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_push_i4_initerations_push9_0:thei_llvm_fpga_push_i4_initerations_push9_if_loop_29|acl_push:thei_llvm_fpga_push_i4_initerations_push9_if_loop_21|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[1]                                                                                                                                                               ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_if_loop_211|acl_push:thei_llvm_fpga_push_i1_lastiniteration_if_loop_21|acl_staging_reg:staging_reg|r_data[0]                                                                                                                                                                                    ; 0.408             ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|if_loop_2_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_20:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_23_if_loop_29|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_23_if_loop_21|source_NO_SHIFT_REG[9]                                                                                                                                                                                                                                                                                                                                                                                            ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|i_mptr_bitcast_index_if_loop_20_add_x_p1_of_2_o[31]                                                                                                                                                                                                                                                                                                                                    ; 0.376             ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|if_loop_2_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_20:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_23_if_loop_29|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_23_if_loop_21|source_NO_SHIFT_REG[7]                                                                                                                                                                                                                                                                                                                                                                                            ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|i_mptr_bitcast_index_if_loop_20_add_x_p1_of_2_o[31]                                                                                                                                                                                                                                                                                                                                    ; 0.376             ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|if_loop_2_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_20:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_23_if_loop_29|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_23_if_loop_21|source_NO_SHIFT_REG[15]                                                                                                                                                                                                                                                                                                                                                                                           ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|i_mptr_bitcast_index_if_loop_20_add_x_p1_of_2_o[31]                                                                                                                                                                                                                                                                                                                                    ; 0.375             ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|if_loop_2_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_20:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_23_if_loop_29|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_23_if_loop_21|source_NO_SHIFT_REG[12]                                                                                                                                                                                                                                                                                                                                                                                           ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|i_mptr_bitcast_index_if_loop_20_add_x_p1_of_2_o[31]                                                                                                                                                                                                                                                                                                                                    ; 0.374             ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|if_loop_2_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_20:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_23_if_loop_29|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_23_if_loop_21|source_NO_SHIFT_REG[6]                                                                                                                                                                                                                                                                                                                                                                                            ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|i_mptr_bitcast_index_if_loop_20_add_x_p1_of_2_o[31]                                                                                                                                                                                                                                                                                                                                    ; 0.373             ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|if_loop_2_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_20:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_23_if_loop_29|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_23_if_loop_21|source_NO_SHIFT_REG[4]                                                                                                                                                                                                                                                                                                                                                                                            ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|i_mptr_bitcast_index_if_loop_20_add_x_p1_of_2_o[31]                                                                                                                                                                                                                                                                                                                                    ; 0.373             ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|if_loop_2_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_20:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_23_if_loop_29|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_23_if_loop_21|source_NO_SHIFT_REG[21]                                                                                                                                                                                                                                                                                                                                                                                           ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|i_mptr_bitcast_index_if_loop_20_add_x_p1_of_2_o[31]                                                                                                                                                                                                                                                                                                                                    ; 0.370             ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|if_loop_2_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_20:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_23_if_loop_29|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_23_if_loop_21|source_NO_SHIFT_REG[3]                                                                                                                                                                                                                                                                                                                                                                                            ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|i_mptr_bitcast_index_if_loop_20_add_x_p1_of_2_o[31]                                                                                                                                                                                                                                                                                                                                    ; 0.370             ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|if_loop_2_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_20:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_23_if_loop_29|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_23_if_loop_21|source_NO_SHIFT_REG[5]                                                                                                                                                                                                                                                                                                                                                                                            ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|i_mptr_bitcast_index_if_loop_20_add_x_p1_of_2_o[31]                                                                                                                                                                                                                                                                                                                                    ; 0.368             ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|if_loop_2_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_20:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_23_if_loop_29|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_23_if_loop_21|source_NO_SHIFT_REG[31]                                                                                                                                                                                                                                                                                                                                                                                           ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|i_mptr_bitcast_index_if_loop_20_add_x_p1_of_2_o[31]                                                                                                                                                                                                                                                                                                                                    ; 0.367             ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|if_loop_2_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_20:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_23_if_loop_29|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_23_if_loop_21|source_NO_SHIFT_REG[2]                                                                                                                                                                                                                                                                                                                                                                                            ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|i_mptr_bitcast_index_if_loop_20_add_x_p1_of_2_o[31]                                                                                                                                                                                                                                                                                                                                    ; 0.365             ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|i_add_if_loop_225_q[7]                                                                                                                                                                                                                                                                                                                                                        ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_push_i32_sum_013_push7_0:thei_llvm_fpga_push_i32_sum_013_push7_if_loop_228|acl_push:thei_llvm_fpga_push_i32_sum_013_push7_if_loop_21|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[31]                                                                                                                                                                                  ; 0.361             ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|i_add_if_loop_225_q[5]                                                                                                                                                                                                                                                                                                                                                        ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_push_i32_sum_013_push7_0:thei_llvm_fpga_push_i32_sum_013_push7_if_loop_228|acl_push:thei_llvm_fpga_push_i32_sum_013_push7_if_loop_21|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[31]                                                                                                                                                                                  ; 0.361             ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|i_add_if_loop_225_q[3]                                                                                                                                                                                                                                                                                                                                                        ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_push_i32_sum_013_push7_0:thei_llvm_fpga_push_i32_sum_013_push7_if_loop_228|acl_push:thei_llvm_fpga_push_i32_sum_013_push7_if_loop_21|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[31]                                                                                                                                                                                  ; 0.361             ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|i_add_if_loop_225_q[1]                                                                                                                                                                                                                                                                                                                                                        ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_push_i32_sum_013_push7_0:thei_llvm_fpga_push_i32_sum_013_push7_if_loop_228|acl_push:thei_llvm_fpga_push_i32_sum_013_push7_if_loop_21|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[31]                                                                                                                                                                                  ; 0.361             ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|i_add_if_loop_225_q[12]                                                                                                                                                                                                                                                                                                                                                       ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_push_i32_sum_013_push7_0:thei_llvm_fpga_push_i32_sum_013_push7_if_loop_228|acl_push:thei_llvm_fpga_push_i32_sum_013_push7_if_loop_21|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[31]                                                                                                                                                                                  ; 0.360             ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|i_add_if_loop_225_q[8]                                                                                                                                                                                                                                                                                                                                                        ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_push_i32_sum_013_push7_0:thei_llvm_fpga_push_i32_sum_013_push7_if_loop_228|acl_push:thei_llvm_fpga_push_i32_sum_013_push7_if_loop_21|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[31]                                                                                                                                                                                  ; 0.358             ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|i_add_if_loop_225_q[2]                                                                                                                                                                                                                                                                                                                                                        ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_push_i32_sum_013_push7_0:thei_llvm_fpga_push_i32_sum_013_push7_if_loop_228|acl_push:thei_llvm_fpga_push_i32_sum_013_push7_if_loop_21|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[31]                                                                                                                                                                                  ; 0.358             ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|if_loop_2_i_llvm_fpga_ffwd_source_i33_unnamed_5_if_loop_20:thei_llvm_fpga_ffwd_source_i33_unnamed_if_loop_25_if_loop_215|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_if_loop_25_if_loop_21|source_NO_SHIFT_REG[0]                                                                                                                                                                                                                                                                                                                                                                                                          ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_234|acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_21|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[0]                                                                                                                                                           ; 0.347             ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit14_if_loop_20:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_21_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_20|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[2]          ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit14_if_loop_20:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_21_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_20|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[0]                   ; 0.346             ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_if_loop_238|acl_push:thei_llvm_fpga_push_i1_notexitcond_if_loop_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[1][0]                                                                                                                                                           ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_if_loop_238|acl_push:thei_llvm_fpga_push_i1_notexitcond_if_loop_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[1][0]                                                                                                                                                                    ; 0.346             ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_23_if_loop_29_1_reg|gen_depth_small.occ[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_23_if_loop_29_1_reg|gen_depth_small.occ[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0.346             ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_23_if_loop_29_1_reg|gen_depth_small.occ[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_23_if_loop_29_1_reg|gen_depth_small.occ[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0.346             ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_if_loop_238|acl_push:thei_llvm_fpga_push_i1_notexitcond_if_loop_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[1]                                                                                                                                                              ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_if_loop_238|acl_push:thei_llvm_fpga_push_i1_notexitcond_if_loop_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][0]                                                                                                                                                                    ; 0.345             ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_if_loop_238|acl_push:thei_llvm_fpga_push_i1_notexitcond_if_loop_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[2]                                                                                                                                                              ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_if_loop_238|acl_push:thei_llvm_fpga_push_i1_notexitcond_if_loop_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[1][0]                                                                                                                                                                    ; 0.345             ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_internal_ic_10343365110530167922:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_rrp:rrp|agent_read_pipe.valid                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_222|lsu_top:thei_llvm_fpga_mem_lm1_if_loop_21|lsu_pipelined_read:pipelined_read|counter[2]                                                                                                                                                                                                                              ; 0.345             ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit14_if_loop_20:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_21_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_20|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo_3_0 ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit14_if_loop_20:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_21_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_20|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.count_at_target ; 0.345             ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit14_if_loop_20:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_21_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_20|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[1] ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit14_if_loop_20:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_21_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_20|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[2]          ; 0.345             ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit14_if_loop_20:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_21_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_20|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[0]  ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit14_if_loop_20:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_21_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_20|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[2]          ; 0.344             ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_if_loop_238|acl_push:thei_llvm_fpga_push_i1_notexitcond_if_loop_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[1]                                                                                                                                                         ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_if_loop_238|acl_push:thei_llvm_fpga_push_i1_notexitcond_if_loop_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[2]                                                                                                                                                                  ; 0.344             ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_222|lsu_top:thei_llvm_fpga_mem_lm1_if_loop_21|lsu_pipelined_read:pipelined_read|counter[0]                                                                                                                                                                                                                     ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_222|lsu_top:thei_llvm_fpga_mem_lm1_if_loop_21|lsu_pipelined_read:pipelined_read|counter[2]                                                                                                                                                                                                                              ; 0.343             ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit14_if_loop_20:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_21_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_20|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[0] ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit14_if_loop_20:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_21_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_20|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[2]          ; 0.343             ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B3:thebb_if_loop_2_B3|if_loop_2_bb_B3_stall_region:thebb_if_loop_2_B3_stall_region|if_loop_2_i_llvm_fpga_ffwd_dest_i1_cmp112_0:thei_llvm_fpga_ffwd_dest_i1_cmp112_if_loop_20|acl_ffwddst:thei_llvm_fpga_ffwd_dest_i1_cmp112_if_loop_21|gen_stallable.valid_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B3:thebb_if_loop_2_B3|if_loop_2_bb_B3_stall_region:thebb_if_loop_2_B3_stall_region|if_loop_2_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_if_loop_24|acl_push:thei_llvm_fpga_push_token_i1_throttle_push_if_loop_21|acl_token_fifo_counter:fifo|valid_counter[0]~SynDup_3                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0.341             ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B3:thebb_if_loop_2_B3|if_loop_2_bb_B3_stall_region:thebb_if_loop_2_B3_stall_region|if_loop_2_i_iowr_bl_return_unnamed_if_loop_29_if_loop_20:thei_iowr_bl_return_if_loop_2_unnamed_if_loop_29_if_loop_23|hld_iowr:theiowr|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst|GEN_BLOCKING.consumed_downstream                                                                                                                                                                                                                                                                                                                                                                                                                     ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B3:thebb_if_loop_2_B3|if_loop_2_bb_B3_stall_region:thebb_if_loop_2_B3_stall_region|if_loop_2_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_if_loop_24|acl_push:thei_llvm_fpga_push_token_i1_throttle_push_if_loop_21|acl_token_fifo_counter:fifo|valid_counter[0]~SynDup_3                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0.341             ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|if_loop_2_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_if_loop_20:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_23_if_loop_29|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_23_if_loop_21|source_NO_SHIFT_REG[30]                                                                                                                                                                                                                                                                                                                                                                                           ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|i_mptr_bitcast_index_if_loop_20_add_x_p1_of_2_o[31]                                                                                                                                                                                                                                                                                                                                    ; 0.338             ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|i_add_if_loop_225_q[9]                                                                                                                                                                                                                                                                                                                                                        ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_push_i32_sum_013_push7_0:thei_llvm_fpga_push_i32_sum_013_push7_if_loop_228|acl_push:thei_llvm_fpga_push_i32_sum_013_push7_if_loop_21|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[31]                                                                                                                                                                                  ; 0.336             ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|i_add_if_loop_225_q[11]                                                                                                                                                                                                                                                                                                                                                       ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_push_i32_sum_013_push7_0:thei_llvm_fpga_push_i32_sum_013_push7_if_loop_228|acl_push:thei_llvm_fpga_push_i32_sum_013_push7_if_loop_21|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[31]                                                                                                                                                                                  ; 0.335             ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|i_add_if_loop_225_q[6]                                                                                                                                                                                                                                                                                                                                                        ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_push_i32_sum_013_push7_0:thei_llvm_fpga_push_i32_sum_013_push7_if_loop_228|acl_push:thei_llvm_fpga_push_i32_sum_013_push7_if_loop_21|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[31]                                                                                                                                                                                  ; 0.331             ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|i_add_if_loop_225_q[4]                                                                                                                                                                                                                                                                                                                                                        ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_push_i32_sum_013_push7_0:thei_llvm_fpga_push_i32_sum_013_push7_if_loop_228|acl_push:thei_llvm_fpga_push_i32_sum_013_push7_if_loop_21|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[31]                                                                                                                                                                                  ; 0.331             ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|i_add_if_loop_225_q[0]                                                                                                                                                                                                                                                                                                                                                        ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_push_i32_sum_013_push7_0:thei_llvm_fpga_push_i32_sum_013_push7_if_loop_228|acl_push:thei_llvm_fpga_push_i32_sum_013_push7_if_loop_21|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[31]                                                                                                                                                                                  ; 0.331             ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|i_add_if_loop_225_q[14]                                                                                                                                                                                                                                                                                                                                                       ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_push_i32_sum_013_push7_0:thei_llvm_fpga_push_i32_sum_013_push7_if_loop_228|acl_push:thei_llvm_fpga_push_i32_sum_013_push7_if_loop_21|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[31]                                                                                                                                                                                  ; 0.330             ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|i_add_if_loop_225_q[10]                                                                                                                                                                                                                                                                                                                                                       ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_push_i32_sum_013_push7_0:thei_llvm_fpga_push_i32_sum_013_push7_if_loop_228|acl_push:thei_llvm_fpga_push_i32_sum_013_push7_if_loop_21|acl_data_fifo:fifo|r_data_NO_SHIFT_REG[31]                                                                                                                                                                                  ; 0.330             ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_if_loop_26|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_if_loop_21|acl_push:push|acl_staging_reg:staging_reg|r_valid                                                                                                                                                                        ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_if_loop_211|acl_push:thei_llvm_fpga_push_i1_lastiniteration_if_loop_21|acl_staging_reg:staging_reg|r_valid                                                                                                                                                                                      ; 0.330             ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B3:thebb_if_loop_2_B3|if_loop_2_bb_B3_stall_region:thebb_if_loop_2_B3_stall_region|if_loop_2_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_if_loop_24|acl_push:thei_llvm_fpga_push_token_i1_throttle_push_if_loop_21|acl_token_fifo_counter:fifo|valid_counter[0]                                                                                                                                                                                                                                                                                                                                                                                                                                     ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B3:thebb_if_loop_2_B3|if_loop_2_bb_B3_stall_region:thebb_if_loop_2_B3_stall_region|if_loop_2_i_iowr_bl_return_unnamed_if_loop_29_if_loop_20:thei_iowr_bl_return_if_loop_2_unnamed_if_loop_29_if_loop_23|hld_iowr:theiowr|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst|GEN_BLOCKING.consumed_downstream                                                                                                                                                                                                                                                                                                                                                                                                                              ; 0.330             ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|valid_fanout_reg9_q[0]                                                                                                                                                                                                                                                                                                                                                        ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_push_i32_sum_013_push7_0:thei_llvm_fpga_push_i32_sum_013_push7_if_loop_228|acl_push:thei_llvm_fpga_push_i32_sum_013_push7_if_loop_21|acl_data_fifo:fifo|r_valid_NO_SHIFT_REG[0]                                                                                                                                                                                  ; 0.329             ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|redist3_i_iord_bl_call_if_loop_2_unnamed_if_loop_22_if_loop_22_aunroll_x_out_o_data_1_tpl_1_0_q[26]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|redist1_i_smax_if_loop_211_vt_select_30_b_1_0_q[26]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 0.329             ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|redist3_i_iord_bl_call_if_loop_2_unnamed_if_loop_22_if_loop_22_aunroll_x_out_o_data_1_tpl_1_0_q[20]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|redist1_i_smax_if_loop_211_vt_select_30_b_1_0_q[20]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 0.328             ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|redist3_i_iord_bl_call_if_loop_2_unnamed_if_loop_22_if_loop_22_aunroll_x_out_o_data_1_tpl_1_0_q[18]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|redist1_i_smax_if_loop_211_vt_select_30_b_1_0_q[18]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 0.328             ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_23_if_loop_29_1_reg|gen_depth_small.occ[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_23_if_loop_29_1_reg|gen_depth_small.occ[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0.328             ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_i_llvm_fpga_pipeline_keep_going_6_sr:thei_llvm_fpga_pipeline_keep_going_if_loop_26_sr|sr_valid_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_B2_merge_reg:theif_loop_2_B2_merge_reg_aunroll_x|if_loop_2_B2_merge_reg_data_reg_0_x_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 0.327             ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|redist16_sync_together92_aunroll_x_in_i_valid_2_q[0]                                                                                                                                                                                                                                                                                                                          ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_234|acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_21|acl_data_fifo:fifo|r_valid_NO_SHIFT_REG[0]                                                                                                                                                          ; 0.327             ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B3:thebb_if_loop_2_B3|if_loop_2_bb_B3_stall_region:thebb_if_loop_2_B3_stall_region|if_loop_2_i_iowr_bl_return_unnamed_if_loop_29_if_loop_20:thei_iowr_bl_return_if_loop_2_unnamed_if_loop_29_if_loop_23|hld_iowr:theiowr|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst|GEN_BLOCKING.consumed_sidepath                                                                                                                                                                                                                                                                                                                                                                                                                       ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B3:thebb_if_loop_2_B3|if_loop_2_bb_B3_stall_region:thebb_if_loop_2_B3_stall_region|if_loop_2_i_iowr_bl_return_unnamed_if_loop_29_if_loop_20:thei_iowr_bl_return_if_loop_2_unnamed_if_loop_29_if_loop_23|hld_iowr:theiowr|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst|GEN_BLOCKING.consumed_downstream                                                                                                                                                                                                                                                                                                                                                                                                                              ; 0.325             ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|redist3_i_iord_bl_call_if_loop_2_unnamed_if_loop_22_if_loop_22_aunroll_x_out_o_data_1_tpl_1_0_q[25]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|redist1_i_smax_if_loop_211_vt_select_30_b_1_0_q[25]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 0.316             ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B3:thebb_if_loop_2_B3|if_loop_2_bb_B3_stall_region:thebb_if_loop_2_B3_stall_region|if_loop_2_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_if_loop_24|acl_push:thei_llvm_fpga_push_token_i1_throttle_push_if_loop_21|acl_token_fifo_counter:fifo|valid_counter[0]~SynDup_1                                                                                                                                                                                                                                                                                                                                                                                                                            ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B3:thebb_if_loop_2_B3|if_loop_2_bb_B3_stall_region:thebb_if_loop_2_B3_stall_region|if_loop_2_i_iowr_bl_return_unnamed_if_loop_29_if_loop_20:thei_iowr_bl_return_if_loop_2_unnamed_if_loop_29_if_loop_23|hld_iowr:theiowr|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst|GEN_BLOCKING.consumed_sidepath                                                                                                                                                                                                                                                                                                                                                                                                                                ; 0.316             ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|redist4_i_llvm_fpga_pipeline_keep_going_if_loop_26_out_data_out_1_q[0]                                                                                                                                                                                                                                                                                                        ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_push_i4_initerations_push9_0:thei_llvm_fpga_push_i4_initerations_push9_if_loop_29|acl_push:thei_llvm_fpga_push_i4_initerations_push9_if_loop_21|acl_data_fifo:fifo|r_valid_NO_SHIFT_REG[0]                                                                                                                                                                       ; 0.315             ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit14_if_loop_20:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_21_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_20|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[2]          ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit14_if_loop_20:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_21_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_20|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[0]                   ; 0.315             ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|redist3_i_iord_bl_call_if_loop_2_unnamed_if_loop_22_if_loop_22_aunroll_x_out_o_data_1_tpl_1_0_q[29]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|redist1_i_smax_if_loop_211_vt_select_30_b_1_0_q[29]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 0.314             ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|redist3_i_iord_bl_call_if_loop_2_unnamed_if_loop_22_if_loop_22_aunroll_x_out_o_data_1_tpl_1_0_q[28]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|redist1_i_smax_if_loop_211_vt_select_30_b_1_0_q[28]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 0.314             ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|redist3_i_iord_bl_call_if_loop_2_unnamed_if_loop_22_if_loop_22_aunroll_x_out_o_data_1_tpl_1_0_q[21]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|redist1_i_smax_if_loop_211_vt_select_30_b_1_0_q[21]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 0.314             ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|redist3_i_iord_bl_call_if_loop_2_unnamed_if_loop_22_if_loop_22_aunroll_x_out_o_data_1_tpl_1_0_q[16]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|redist1_i_smax_if_loop_211_vt_select_30_b_1_0_q[16]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 0.313             ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|redist3_i_iord_bl_call_if_loop_2_unnamed_if_loop_22_if_loop_22_aunroll_x_out_o_data_1_tpl_1_0_q[15]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|redist1_i_smax_if_loop_211_vt_select_30_b_1_0_q[15]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 0.313             ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|redist3_i_iord_bl_call_if_loop_2_unnamed_if_loop_22_if_loop_22_aunroll_x_out_o_data_1_tpl_1_0_q[14]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|redist1_i_smax_if_loop_211_vt_select_30_b_1_0_q[14]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 0.313             ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|redist3_i_iord_bl_call_if_loop_2_unnamed_if_loop_22_if_loop_22_aunroll_x_out_o_data_1_tpl_1_0_q[12]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|redist1_i_smax_if_loop_211_vt_select_30_b_1_0_q[12]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 0.313             ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|redist3_i_iord_bl_call_if_loop_2_unnamed_if_loop_22_if_loop_22_aunroll_x_out_o_data_1_tpl_1_0_q[11]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|redist1_i_smax_if_loop_211_vt_select_30_b_1_0_q[11]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 0.313             ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit14_if_loop_20:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_21_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_20|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.lo[1]  ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit14_if_loop_20:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_21_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_20|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|threshold_reached         ; 0.313             ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit14_if_loop_20:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_21_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_20|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[4]          ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit14_if_loop_20:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_21_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_20|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_wr_addr_inst|fibonacci_lfsr:lfsr_inst|state[0]                   ; 0.312             ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|redist3_i_iord_bl_call_if_loop_2_unnamed_if_loop_22_if_loop_22_aunroll_x_out_o_data_1_tpl_1_0_q[30]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|redist1_i_smax_if_loop_211_vt_select_30_b_1_0_q[30]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 0.311             ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_222|lsu_top:thei_llvm_fpga_mem_lm1_if_loop_21|lsu_pipelined_read:pipelined_read|counter[1]                                                                                                                                                                                                                     ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_222|lsu_top:thei_llvm_fpga_mem_lm1_if_loop_21|lsu_pipelined_read:pipelined_read|counter[2]                                                                                                                                                                                                                              ; 0.310             ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit14_if_loop_20:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_21_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_20|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.mid[2] ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit14_if_loop_20:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_21_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_20|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst|INCR_DECR.count_at_target ; 0.310             ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_if_loop_238|acl_push:thei_llvm_fpga_push_i1_notexitcond_if_loop_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[0]                                                                                                                                                              ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_if_loop_238|acl_push:thei_llvm_fpga_push_i1_notexitcond_if_loop_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][0]                                                                                                                                                                    ; 0.309             ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|redist3_i_iord_bl_call_if_loop_2_unnamed_if_loop_22_if_loop_22_aunroll_x_out_o_data_1_tpl_1_0_q[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|redist1_i_smax_if_loop_211_vt_select_30_b_1_0_q[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 0.307             ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|SE_out_i_iord_bl_call_if_loop_2_unnamed_if_loop_22_if_loop_22_aunroll_x_fromReg0[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|SE_out_i_iord_bl_call_if_loop_2_unnamed_if_loop_22_if_loop_22_aunroll_x_fromReg1[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 0.302             ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|SE_out_i_iord_bl_call_if_loop_2_unnamed_if_loop_22_if_loop_22_aunroll_x_fromReg1[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|SE_out_i_iord_bl_call_if_loop_2_unnamed_if_loop_22_if_loop_22_aunroll_x_fromReg0[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 0.299             ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_B2_merge_reg:theif_loop_2_B2_merge_reg_aunroll_x|if_loop_2_B2_merge_reg_valid_reg_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|valid_fanout_reg5_q[0]                                                                                                                                                                                                                                                                                                                                                                 ; 0.298             ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|redist3_i_iord_bl_call_if_loop_2_unnamed_if_loop_22_if_loop_22_aunroll_x_out_o_data_1_tpl_1_0_q[22]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|redist1_i_smax_if_loop_211_vt_select_30_b_1_0_q[22]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 0.298             ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_222|lsu_top:thei_llvm_fpga_mem_lm1_if_loop_21|lsu_pipelined_read:pipelined_read|counter[2]                                                                                                                                                                                                                     ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_if_loop_222|lsu_top:thei_llvm_fpga_mem_lm1_if_loop_21|lsu_pipelined_read:pipelined_read|counter[0]                                                                                                                                                                                                                              ; 0.297             ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|redist3_i_iord_bl_call_if_loop_2_unnamed_if_loop_22_if_loop_22_aunroll_x_out_o_data_1_tpl_1_0_q[27]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|redist1_i_smax_if_loop_211_vt_select_30_b_1_0_q[27]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 0.296             ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|redist3_i_iord_bl_call_if_loop_2_unnamed_if_loop_22_if_loop_22_aunroll_x_out_o_data_1_tpl_1_0_q[13]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|redist1_i_smax_if_loop_211_vt_select_30_b_1_0_q[13]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 0.295             ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|redist6_i_llvm_fpga_pipeline_keep_going_if_loop_26_out_data_out_3_q[0]                                                                                                                                                                                                                                                                                                        ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_push_i4_cleanups_push10_0:thei_llvm_fpga_push_i4_cleanups_push10_if_loop_241|acl_push:thei_llvm_fpga_push_i4_cleanups_push10_if_loop_21|acl_data_fifo:fifo|r_valid_NO_SHIFT_REG[0]                                                                                                                                                                               ; 0.293             ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_if_loop_238|acl_push:thei_llvm_fpga_push_i1_notexitcond_if_loop_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[3]                                                                                                                                                         ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_if_loop_238|acl_push:thei_llvm_fpga_push_i1_notexitcond_if_loop_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[2]                                                                                                                                                                  ; 0.292             ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|i_unnamed_if_loop_27_o[33]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|redist1_i_smax_if_loop_211_vt_select_30_b_1_0_q[26]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 0.287             ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_loop_limiter_0:theloop_limiter_if_loop_20|acl_loop_limiter:thelimiter|valid_allow[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_23_if_loop_29_1_reg|gen_depth_small.occ[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0.285             ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|SE_redist0_i_unnamed_if_loop_213_vt_select_31_b_1_0_R_v_0[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_23_if_loop_29_1_reg|gen_depth_small.occ[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0.285             ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2_sr_1:thebb_if_loop_2_B2_sr_1_aunroll_x|sr_valid_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_23_if_loop_29_1_reg|gen_depth_small.occ[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0.285             ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_23_if_loop_29_1_reg|gen_depth_small.occ[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_23_if_loop_29_1_reg|gen_depth_small.occ[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0.285             ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit14_if_loop_20:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_21_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_20|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[4]          ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit14_if_loop_20:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_21_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_20|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_lfsr:ram_rd_addr_inst|fibonacci_lfsr:lfsr_inst|state[0]                   ; 0.283             ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_if_loop_238|acl_push:thei_llvm_fpga_push_i1_notexitcond_if_loop_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[2]                                                                                                                                                         ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_if_loop_238|acl_push:thei_llvm_fpga_push_i1_notexitcond_if_loop_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[3]                                                                                                                                                                  ; 0.282             ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_if_loop_238|acl_push:thei_llvm_fpga_push_i1_notexitcond_if_loop_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[0]                                                                                                                                                         ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|if_loop_2_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_if_loop_238|acl_push:thei_llvm_fpga_push_i1_notexitcond_if_loop_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[1]                                                                                                                                                                  ; 0.280             ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit14_if_loop_20:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_aunroll_x|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000oop_21_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_full_detector|acl_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_full_detector|counter[5]                                                                                        ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B2:thebb_if_loop_2_B2|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x|if_loop_2_i_sfc_logic_s_c0_in_for_body_s_c0_enter122_if_loop_20:thei_sfc_logic_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_20_aunroll_x|valid_fanout_reg5_q[0]                                                                                                                                                                                                                                                                                                                                                                 ; 0.280             ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|SE_i_cmp11_if_loop_25_R_v_0[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|SR_SE_redist0_i_unnamed_if_loop_213_vt_select_31_b_1_0_r_valid[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0.277             ;
; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|if_loop_2_i_iord_bl_call_unnamed_if_loop_22_if_loop_20:thei_iord_bl_call_if_loop_2_unnamed_if_loop_22_if_loop_22_aunroll_x|hld_iord:theiord|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg|r_data[74]                                                                                                                                                                                                                                                                                                                                                 ; if_loop_2:if_loop_2_inst|if_loop_2_internal:if_loop_2_internal_inst|if_loop_2_function_wrapper:if_loop_2_internal|if_loop_2_function:theif_loop_2_function|if_loop_2_bb_B1_start:thebb_if_loop_2_B1_start|if_loop_2_bb_B1_start_stall_region:thebb_if_loop_2_B1_start_stall_region|redist3_i_iord_bl_call_if_loop_2_unnamed_if_loop_22_if_loop_22_aunroll_x_out_o_data_1_tpl_1_0_q[9]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 0.276             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter INI Usage                                                                                                                                                  ;
+------------------------------------------------+------------------------------------------------------------------------------------------------------------------+
; Option                                         ; Usage                                                                                                            ;
+------------------------------------------------+------------------------------------------------------------------------------------------------------------------+
; Initialization file:                           ; C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_2/average/test-fpga.prj/quartus/quartus.ini ;
; fiomgr_enable_early_iobank_assignment_check    ; off                                                                                                              ;
; fsv_run_auto_promote_io_std_before_io_legality ; off                                                                                                              ;
; fsv_skip_power_down                            ; on                                                                                                               ;
+------------------------------------------------+------------------------------------------------------------------------------------------------------------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info (16303): High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 5CSEMA4U23C7 for design "quartus_compile"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Info (184020): Starting Fitter periphery placement operations
Info (11191): Automatically promoted 1 clock (1 global)
    Info (11162): clock~CLKENA0 with 1088 fanout uses global clock CLKCTRL_G3
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Info (176233): Starting register packing
Info (332104): Reading SDC File: 'quartus_compile.sdc'
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):    1.000        clock
Info (176235): Finished register packing
    Extra Info (176218): Packed 1 registers into blocks of type MLAB cell
Info (128000): Starting physical synthesis optimizations for speed
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:01
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:10
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:16
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:06
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X11_Y49 to location X22_Y61
Info (170194): Fitter routing operations ending: elapsed time is 00:00:06
Info (11888): Total time spent on timing analysis during the Fitter is 3.10 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:07
Info (144001): Generated suppressed messages file C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_2/average/test-fpga.prj/quartus/quartus_compile.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 6777 megabytes
    Info: Processing ended: Tue Jun 13 18:26:29 2023
    Info: Elapsed time: 00:01:18
    Info: Total CPU time (on all processors): 00:01:31


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_2/average/test-fpga.prj/quartus/quartus_compile.fit.smsg.


