# Copyright (C) 2017  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel MegaCore Function License Agreement, or other 
# applicable license agreement, including, without limitation, 
# that your use is for the sole purpose of programming logic 
# devices manufactured by Intel and sold by Intel or its 
# authorized distributors.  Please refer to the applicable 
# agreement for further details.

# Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
# File: /home/lis/intelFPGA_lite/17.0/fpga1.csv
# Generated on: Thu Sep 10 21:02:29 2020

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Transceiver Analog Settings Protocol,VCCR_GXB/VCCT_GXB Voltage,Transceiver I/O Pin Termination,Transceiver Dedicated Refclk Pin Termination,Transmitter Common Mode Driver Voltage,Transmitter Slew Rate Control,Transmitter Differential Output Voltage,Receiver Buffer Common Mode Voltage,Strict Preservation
clk,Input,,,,PIN_M16,,,,,,,,,,,,,,
entrada[3],Input,PIN_U13,4A,B4A_N0,PIN_P18,,,,,,,,,,,,,,
entrada[2],Input,PIN_V13,4A,B4A_N0,PIN_P16,,,,,,,,,,,,,,
entrada[1],Input,PIN_T13,4A,B4A_N0,PIN_N21,,,,,,,,,,,,,,
entrada[0],Input,PIN_T12,4A,B4A_N0,PIN_P19,,,,,,,,,,,,,,
rst_n,Input,,,,PIN_P17,,,,,,,,,,,,,,
saida[6],Output,PIN_AA22,4A,B4A_N0,PIN_R16,,,,,,,,,,,,,,
saida[5],Output,PIN_Y21,4A,B4A_N0,PIN_R22,,,,,,,,,,,,,,
saida[4],Output,PIN_Y22,4A,B4A_N0,PIN_N20,,,,,,,,,,,,,,
saida[3],Output,PIN_W21,4A,B4A_N0,PIN_R17,,,,,,,,,,,,,,
saida[2],Output,PIN_W22,4A,B4A_N0,PIN_R21,,,,,,,,,,,,,,
saida[1],Output,PIN_V21,4A,B4A_N0,PIN_N16,,,,,,,,,,,,,,
saida[0],Output,PIN_U21,4A,B4A_N0,PIN_P22,,,,,,,,,,,,,,
