/*
 * Copyright 2011 Freescale Semiconductor, Inc.
 * Copyright 2011 Linaro Ltd.
 *
 * The code contained herein is licensed under the GNU General Public
 * License. You may obtain a copy of the GNU General Public License
 * Version 2 or later at the following locations:
 *
 * http://www.opensource.org/licenses/gpl-license.html
 * http://www.gnu.org/copyleft/gpl.html
 */

#include <dt-bindings/interrupt-controller/irq.h>

/ {
	aliases {
		mxcfb0 = &mxcfb0;
	};
	
	memory {
		reg = <0x10000000 0x40000000>;
	};

	leds {
		compatible = "gpio-leds";

		green-led {
			label = "green-led";
			gpios = <&gpio2 24 1>;
			default-state = "on";
		};

		red-led {
			label = "red-led";
			gpios = <&gpio1 2 1>;
			default-state = "off";
		};

		// These are intended as userspace controlled IO.  In this kernel
		// version LEDs are the best interface I can find to allow both
		// userspace control and a default value.

		en-usb-5v {
			label = "en-usb-5v";
			gpios = <&gpio2 22 1>;
			default-state = "off";
		};

		en-speaker {
			label = "en-speaker";
			gpios = <&gpio5 15 0>;
			default-state = "on";
		};
	};

	regulators {
		compatible = "simple-bus";
		reg_2p5v: 2p5v {
			compatible = "regulator-fixed";
			regulator-name = "2P5V";
			regulator-min-microvolt = <2500000>;
			regulator-max-microvolt = <2500000>;
			regulator-always-on;
		};

		reg_3p3v: 3p3v {
			compatible = "regulator-fixed";
			regulator-name = "3P3V";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			regulator-always-on;
		};

		reg_lcd3p3v: lcd3p3v {
			compatible = "regulator-fixed";
			regulator-name = "LCD3P3V";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			gpio = <&gpio2 19 0>;
			startup-delay-us = <60000>;
			regulator-boot-on;
		};

		reg_1p8v: 1p8v {
			compatible = "regulator-fixed";
			regulator-name = "1P8V";
			regulator-min-microvolt = <1800000>;
			regulator-max-microvolt = <1800000>;
			regulator-always-on;
		};

		reg_usb_otg_vbus: usb_otg_vbus {
			compatible = "regulator-fixed";
			regulator-name = "usb_otg_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			gpio = <&gpio3 22 0>;
			enable-active-high;
		};

		wl12xx_vmmc: wl12xx_vmmc {
			compatible = "regulator-fixed";
			regulator-name = "wl12xx_vmmc";
			regulator-min-microvolt = <1800000>;
			regulator-max-microvolt = <1800000>;
			gpio = <&gpio8 14 0>;
			startup-delay-us = <100000>;
			enable-active-high;
			regulator-boot-on;
		};
	};

	sound {
		compatible = "fsl,imx6q-ts4900-sgtl5000",
			     "fsl,imx-audio-sgtl5000";
		model = "imx6q-ts4900-sgtl5000";
		cpu-dai = <&ssi1>;
		audio-codec = <&codec>;
		audio-routing =
			"MIC_IN", "Mic Jack",
			"Mic Jack", "Mic Bias",
			"Headphone Jack", "HP_OUT";
		mux-int-port = <1>;
		mux-ext-port = <3>;
	};

	mxcfb0: fb@0 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "ldb";
		interface_pix_fmt = "RGB666";
		default_bpp = <16>;
		int_clk = <0>;
		late_init = <0>;
		status = "okay";
	};

	wlan {
		compatible = "ti,wilink8";
		interrupt-parent = <&gpio1>;
		interrupts = <26 IRQ_TYPE_EDGE_FALLING>;
		wlen-gpio = <&gpio8 14 0>;
	};

	wlan_bt_rfkill {
		compatible = "net,rfkill-gpio";
		name = "wlan_bt_rfkill";
		type = <2>;     /* bluetooth */
		gpios = <&gpio8 13 0>;
	};
	
	backlight_lcd {
		compatible = "pwm-backlight";
		pwms = <&pwm3 0 5000000>;
		brightness-levels = <0 128 140 160 180 200 220 240 255>;
		default-brightness-level = <8>;
	};

	adc-i2c {
		compatible = "i2c-gpio";
		gpios = <&gpio2 20 0>, /* sda */
				<&gpio6 31 0>; /* scl */
		#address-cells = <1>;
		#size-cells = <0>;
	};
};

&pwm3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm3_1>;
	status = "okay";
};

&ecspi1 {
	fsl,spi-num-chipselects = <1>;
	cs-gpios = <&gpio3 19 0>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi1_1>;
	status = "okay";

	flash: n25q064@0 {
		compatible = "st,n25q064";
		spi-max-frequency = <25000000>;
		reg = <0>;
		#address-cells = <1>;
		#size-cells = <1>;

		uboot@0 {
			label = "U-Boot";
			reg = <0x0000000 0x0100000>;
		};
		ubootenv@0100000 {
			label = "env";
			reg = <0x0100000 0x0020000>;
		};
		user@0400000 {
			label = "user-data";
			reg = <0x0400000 0x0400000>;
		};
	};
};

&ecspi2 {
	fsl,spi-num-chipselects = <2>;
	cs-gpios = <&gpio6 2 0>, <&gpio5 29 0>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi2_4900>;
	status = "okay";

	serial1: max3100@0 {
		compatible = "max3100";
		reg = <0>;
		interrupt-parent = <&gpio1>;
		interrupts = <4 2>;
		spi-max-frequency = <15000000>;
		loopback = <0>;
		crystal = <1>;
		poll-time = <100>;
	};

	touch: ads7843@1 {
		compatible = "ti,ads7843";
		reg = <1>;
		interrupt-parent = <&gpio4>;
		interrupts = <26 2>;
		vcc-supply = <&reg_3p3v>;
		spi-max-frequency = <2000000>;
		pendown-gpio = <&gpio4 26 0>;
		ti,penirq-recheck-delay-usecs = /bits/ 16 <5000>;
		ti,vref-mv = <3300>;
		ti,swap-xy;
		ti,keep-vref-on;
		ti,settle-delay-usec = /bits/ 16 <5000>;
		ti,vref-delay-usecs = /bits/ 16 <0>;
		ti,x-plate-ohms = /bits/ 16 <715>;
		ti,y-plate-ohms = /bits/ 16 <325>;
		ti,debounce-rep = /bits/ 16 <3>;
		ti,debounce-tol = /bits/ 16 <65535>;
		ti,debounce-max = /bits/ 16 <0>;
		ti,pendown-gpio-debounce = <100000>;
		linux,wakeup;
	};
};

&ssi1 {
	fsl,mode = "i2s-slave";
	status = "okay";
};

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_misc>;

	uart1-4900 {
		pinctrl_uart1_4900: tsuart1-grp-2 {
			fsl,pins = <
				MX6QDL_PAD_SD3_DAT7__UART1_TX_DATA	0x1b0b1
				MX6QDL_PAD_SD3_DAT6__UART1_RX_DATA	0x1b0b1
			>;
		};
	};

	uart2-4900 {
		pinctrl_uart2_4900: tsuart2-grp-2 {
			fsl,pins = <
				MX6QDL_PAD_GPIO_7__UART2_TX_DATA	0x1b0b1
				MX6QDL_PAD_GPIO_8__UART2_RX_DATA	0x1b0b1
				MX6QDL_PAD_SD4_DAT6__UART2_CTS_B    0x1b0b1
				MX6QDL_PAD_SD4_DAT5__UART2_RTS_B    0x130B1
			>;
		};
	};

	uart3-4900 {
		pinctrl_uart3_4900: tsuart3-grp-2 {
			fsl,pins = <
				MX6QDL_PAD_EIM_D24__UART3_TX_DATA	0x1b0b1
				MX6QDL_PAD_EIM_D25__UART3_RX_DATA	0x1b0b1
			>;
		};
	};

	uart4-4900 {
		pinctrl_uart4_4900: tsuart4-grp-2 {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL0__UART4_TX_DATA	0x1b0b1
				MX6QDL_PAD_KEY_ROW0__UART4_RX_DATA	0x1b0b1
			>;
		};
	};

	uart5-4900 {
		pinctrl_uart5_4900: tsuart5-grp-2 {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL1__UART5_TX_DATA	0x1b0b1
				MX6QDL_PAD_KEY_ROW1__UART5_RX_DATA	0x1b0b1
			>;
		};
	};

	// TODO verify irq uses same pad settings
	usdhc1-4900 {
		pinctrl_usdhc1_4900: tsusdhc1grp-1 {
			fsl,pins = <
				MX6QDL_PAD_SD1_CMD__SD1_CMD	     0x17059
				MX6QDL_PAD_SD1_CLK__SD1_CLK	     0x10059
				MX6QDL_PAD_SD1_DAT0__SD1_DATA0	 0x17059
				MX6QDL_PAD_SD1_DAT1__SD1_DATA1	 0x17059
				MX6QDL_PAD_SD1_DAT2__SD1_DATA2	 0x17059
				MX6QDL_PAD_SD1_DAT3__SD1_DATA3	 0x17059
				MX6QDL_PAD_ENET_RXD1__GPIO1_IO26 0x17059 // WIFI IRQ								
			>;
		};
	};

	usdhc2-4900 {
		pinctrl_usdhc2_4900: tsusdhc2grp-2 {
			fsl,pins = <
				MX6QDL_PAD_SD2_CMD__SD2_CMD    0x17059
				MX6QDL_PAD_SD2_CLK__SD2_CLK    0x10059
				MX6QDL_PAD_SD2_DAT0__SD2_DATA0 0x17059
				MX6QDL_PAD_SD2_DAT1__SD2_DATA1 0x17059
				MX6QDL_PAD_SD2_DAT2__SD2_DATA2 0x17059
				MX6QDL_PAD_SD2_DAT3__SD2_DATA3 0x17059
			>;
		};
	};

	ecspi2-4900 {
		pinctrl_ecspi2_4900: tsecspi2-1 {
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT8__ECSPI2_SCLK    0x100b1
				MX6QDL_PAD_CSI0_DAT9__ECSPI2_MOSI    0x100b1
				MX6QDL_PAD_CSI0_DAT10__ECSPI2_MISO   0x100b1
				MX6QDL_PAD_CSI0_DAT11__GPIO5_IO29    0x180b1 // Offboard CS0#
				MX6QDL_PAD_CSI0_DAT16__GPIO6_IO02    0x180b1 // FPGA CS1#
			>;
		};
	};

	enet-4900 {
		pinctrl_enet_4900: tsenet-4900 {
			fsl,pins = <
				MX6QDL_PAD_ENET_MDIO__ENET_MDIO       0x1b0b0
				MX6QDL_PAD_ENET_MDC__ENET_MDC         0x1b0b0
				MX6QDL_PAD_RGMII_TXC__RGMII_TXC       0x1b0b0
				MX6QDL_PAD_RGMII_TD0__RGMII_TD0       0x1b0b0
				MX6QDL_PAD_RGMII_TD1__RGMII_TD1       0x1b0b0
				MX6QDL_PAD_RGMII_TD2__RGMII_TD2       0x1b0b0
				MX6QDL_PAD_RGMII_TD3__RGMII_TD3       0x1b0b0
				MX6QDL_PAD_RGMII_TX_CTL__RGMII_TX_CTL 0x1b0b0
				MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK  0x1b0b0
				MX6QDL_PAD_RGMII_RXC__RGMII_RXC       0x1b0b0
				MX6QDL_PAD_RGMII_RD0__RGMII_RD0       0x1b0b0
				MX6QDL_PAD_RGMII_RD1__RGMII_RD1       0x1b0b0
				MX6QDL_PAD_RGMII_RD2__RGMII_RD2       0x1b0b0
				MX6QDL_PAD_RGMII_RD3__RGMII_RD3       0x1b0b0
				MX6QDL_PAD_RGMII_RX_CTL__RGMII_RX_CTL 0x1b0b0
				MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK  0x4001b0a8
				MX6QDL_PAD_ENET_TX_EN__GPIO1_IO28     0x80000000
				MX6QDL_PAD_DI0_PIN4__GPIO4_IO20       0x80000000 // ETH_PHY_RESET
			>;
		};
	};
	
	misc {
		pinctrl_misc: tsmisc {
			fsl,pins = <
				MX6QDL_PAD_EIM_EB0__GPIO2_IO28         0x80000000 // EN_SD_POWER#
				MX6QDL_PAD_EIM_A17__GPIO2_IO21         0x80000000 // OFF_BD_RESET#
				MX6QDL_PAD_EIM_D19__GPIO3_IO19         0x80000000 // SPI_1_CS#
				MX6QDL_PAD_GPIO_3__XTALOSC_REF_CLK_24M 0x10       // FPGA 24MHZ
				MX6QDL_PAD_GPIO_4__GPIO1_IO04          0x80000000 // FPGA_IRQ
				MX6QDL_PAD_CSI0_VSYNC__GPIO5_IO21      0x80000000 // FPGA_RESET#
				MX6QDL_PAD_CSI0_DATA_EN__GPIO5_IO20    0x80000000 // FPGA_DONE
				MX6QDL_PAD_GPIO_0__CCM_CLKO1           0x130b0    // Audio CLK
				MX6QDL_PAD_GPIO_2__GPIO1_IO02          0x80000000 // RED_LED#
				MX6QDL_PAD_EIM_CS1__GPIO2_IO24         0x80000000 // GREEN_LED#

				MX6QDL_PAD_DISP0_DAT8__GPIO4_IO29      0x80000000 // DIO_6
				MX6QDL_PAD_DISP0_DAT9__GPIO4_IO30      0x80000000 // DIO_7
				MX6QDL_PAD_DISP0_DAT10__GPIO4_IO31     0x80000000 // DIO_8
				MX6QDL_PAD_DISP0_DAT11__GPIO5_IO05     0x80000000 // DIO_9
				MX6QDL_PAD_DISP0_DAT12__GPIO5_IO06     0x80000000 // DIO_10
				MX6QDL_PAD_DISP0_DAT13__GPIO5_IO07     0x80000000 // DIO_11
				MX6QDL_PAD_DISP0_DAT14__GPIO5_IO08     0x80000000 // DIO_12
				MX6QDL_PAD_DISP0_DAT15__GPIO5_IO09     0x80000000 // IRQ9
				MX6QDL_PAD_DISP0_DAT17__GPIO5_IO11     0x80000000 // GPS_PPS
				MX6QDL_PAD_DISP0_DAT18__GPIO5_IO12     0x80000000 // i.MX6_CS2#
				MX6QDL_PAD_DISP0_DAT19__GPIO5_IO13     0x80000000 // USER_JMP_1#
				MX6QDL_PAD_DISP0_DAT20__GPIO5_IO14     0x80000000 // USER_JMP_2#
				MX6QDL_PAD_DI0_DISP_CLK__GPIO4_IO16    0x80000000 // MSATA_DET#
				MX6QDL_PAD_DI0_PIN2__GPIO4_IO18        0x80000000 // PCIE_DET#
				MX6QDL_PAD_DI0_PIN3__GPIO4_IO19        0x80000000 // LCD_INT
				MX6QDL_PAD_EIM_OE__GPIO2_IO25          0x80000000 // BD_ID_DATA
				MX6QDL_PAD_EIM_A20__GPIO2_IO18         0x80000000 // XBEE_CTS#
				MX6QDL_PAD_EIM_A22__GPIO2_IO16         0x80000000 // IRQ7
				MX6QDL_PAD_EIM_A23__GPIO6_IO06         0x80000000 // IRQ6
				MX6QDL_PAD_EIM_A24__GPIO5_IO04         0x80000000 // IRQ5
				MX6QDL_PAD_DISP0_DAT1__GPIO4_IO22      0x80000000 // EN_USB_5V
				MX6QDL_PAD_DISP0_DAT3__GPIO4_IO24      0x80000000 // EN_GPS_3.3V#
				MX6QDL_PAD_DISP0_DAT5__GPIO4_IO26      0x80000000 // TOUCH_WAKE#
				//MX6QDL_PAD_DISP0_DAT6__ECSPI3_SS3      0x80000000 // SPI_CS2#
				MX6QDL_PAD_DISP0_DAT6__GPIO4_IO27      0x80000000 // SPI_CS2#
				MX6QDL_PAD_DISP0_DAT7__GPIO4_IO28      0x80000000 // HP_DETECT
				MX6QDL_PAD_DISP0_DAT21__GPIO5_IO15     0x80000000 // EN_SPKR
				MX6QDL_PAD_DISP0_DAT22__GPIO5_IO16     0x80000000 // CAN_EN#
				MX6QDL_PAD_DISP0_DAT23__GPIO5_IO17     0x80000000 // GYRO_INT
				MX6QDL_PAD_EIM_A19__GPIO2_IO19         0x80000000 // EN_LCD_3.3V


				// MUXBUS pins
				MX6QDL_PAD_EIM_DA0__EIM_AD00           0x80000000 // MUX_AD_00
				MX6QDL_PAD_EIM_DA1__EIM_AD01           0x80000000 // MUX_AD_01
				MX6QDL_PAD_EIM_DA2__EIM_AD02           0x80000000 // MUX_AD_02
				MX6QDL_PAD_EIM_DA3__EIM_AD03           0x80000000 // MUX_AD_03
				MX6QDL_PAD_EIM_DA4__EIM_AD04           0x80000000 // MUX_AD_04
				MX6QDL_PAD_EIM_DA5__EIM_AD05           0x80000000 // MUX_AD_05
				MX6QDL_PAD_EIM_DA6__EIM_AD06           0x80000000 // MUX_AD_06
				MX6QDL_PAD_EIM_DA7__EIM_AD07           0x80000000 // MUX_AD_07
				MX6QDL_PAD_EIM_DA8__EIM_AD08           0x80000000 // MUX_AD_08
				MX6QDL_PAD_EIM_DA9__EIM_AD09           0x80000000 // MUX_AD_09
				MX6QDL_PAD_EIM_DA10__EIM_AD10          0x80000000 // MUX_AD_10
				MX6QDL_PAD_EIM_DA11__EIM_AD11          0x80000000 // MUX_AD_11
				MX6QDL_PAD_EIM_DA12__EIM_AD12          0x80000000 // MUX_AD_12
				MX6QDL_PAD_EIM_DA13__EIM_AD13          0x80000000 // MUX_AD_13
				MX6QDL_PAD_EIM_DA14__EIM_AD14          0x80000000 // MUX_AD_14
				MX6QDL_PAD_EIM_DA15__EIM_AD15          0x80000000 // MUX_AD_15
				MX6QDL_PAD_EIM_A16__EIM_ADDR16         0x80000000 // MX6_A16
				MX6QDL_PAD_EIM_LBA__EIM_LBA_B          0x80000000 // BUS_ALE#
				MX6QDL_PAD_EIM_RW__EIM_RW              0x80000000 // BUS_DIR
				MX6QDL_PAD_EIM_CS0__EIM_CS0_B          0x80000000 // BUS_CS#
				MX6QDL_PAD_EIM_WAIT__EIM_DTACK_B        0x80000000 // BUS_WAIT#
				// On REV A this is CN1_99, on REV C CN1_65
				MX6QDL_PAD_EIM_D31__GPIO3_IO31         0x80000000 // D31/GPIO
				// On REV A this is CN1_65, on REV C CN1_99
				MX6QDL_PAD_EIM_EB1__EIM_EB1_B          0x80000000 // BUS_BHE#
				MX6QDL_PAD_CSI0_DATA_EN__EIM_DATA00    0x80000000 //
			>;
		};
	};
};

&ldb {
	status = "okay";

	lvds-channel@0 {
		fsl,data-mapping = "spwg";
		fsl,data-width = <18>;
		status = "okay";
		primary;
		crtc = "ipu1-di0";

		display-timings {
			native-mode = <&timing0>;
			timing0: hantronix-svga1 {
				clock-frequency = <40000000>;
				hactive = <800>;
				vactive = <600>;
				hback-porch = <46>;
				hfront-porch = <210>;
				vback-porch = <23>;
				vfront-porch = <12>;
				hsync-len = <20>;
				vsync-len = <10>;
				de-active = <1>;
				hsync-active = <1>;
				vsync-active = <1>;
				pixelclk-active = <0>;
			};
		};
	};
};

&dcic1 {
	dcic_id = <0>;
	dcic_mux = "dcic-lvds0";
	status = "okay";
};

&usbotg {
	vbus-supply = <&reg_usb_otg_vbus>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usbotg_1>;
	disable-over-current;
	status = "okay";
};

&usbh1 {
	status = "okay";
};

&weim {
    status = "okay";
	#address-cells = <2>;
	#size-cells = <1>;
    pc104@0,0 {
    	reg = <0 0 0x02000000>;
		#address-cells = <1>;
		#size-cells = <1>;
		bank-width = <2>;
		//   EIM_CS0GCR1, EIM_CS0GCR2, EIM_CS0RCR1,
		// EIM_CS0RCR2, EIM_CS0WCR1, EIM_CS0WCR2
    	fsl,weim-cs-timing = <0x00710089 0x000011F2 0x1C022000
    			0x00000000 0x1C092480 0x00000000>;
    };
};

// WIFI
&usdhc1 { 
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc1_4900>;
	vmmc-supply = <&wl12xx_vmmc>;
	bus-width = <4>;
	status = "okay";
	non-removable;
};

// SD
&usdhc2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc2_4900>;
	vmmc-supply = <&reg_3p3v>;
	bus-width = <4>;
	status = "okay";
	//fsl,cd-controller;
	fsl,wp-controller;	
};

// eMMC
&usdhc3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc3_2>;
	vmmc-supply = <&reg_3p3v>;
	bus-width = <4>;
	status = "okay";
	fsl,wp-controller;
	non-removable;
}; 

&audmux {
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_audmux_2>;
};

&uart1 {
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1_4900>;
};

&uart2 {
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart2_4900>;
	fsl,uart-has-rtscts;
};

&uart3 {
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart3_4900>;
};

&uart4 {
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart4_4900>;
};

&uart5 {
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart5_4900>;
};

&i2c1 {
	status = "okay";
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c1_1>;

	rtc: isl12022@6f {
		compatible = "isl,isl12022";
		reg = <0x6f>;
	};

	gpio8: ts4900gpio@28 {
		compatible = "ts4900gpio";
		reg = <0x28>;
		#gpio-cells = <2>;
		gpio-controller;
	};
};

&i2c2 {
	status = "okay";
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c2_2>;

	codec: sgtl5000@0a {
		compatible = "fsl,sgtl5000";
		reg = <0x0a>;
		clocks = <&clks 201>;
		VDDA-supply = <&reg_3p3v>;
		VDDIO-supply = <&reg_3p3v>;
	};
};

&flexcan1 {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_flexcan1_1>;
        status = "okay";
};

&flexcan2 {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_flexcan2_1>;
        status = "okay";
};

&fec {
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_enet_4900>;
		phy-mode = "rgmii";
		status = "okay";	
};

&gpc {
	fsl,cpu_pupscr_sw2iso = <0xf>;
	fsl,cpu_pupscr_sw = <0xf>;
	fsl,cpu_pdnscr_iso2sw = <0x1>;
	fsl,cpu_pdnscr_iso = <0x1>;
	fsl,ldo-bypass = <1>; /* use ldo-bypass, u-boot will check it and configure */
	fsl,wdog-reset = <1>; /* watchdog select of reset source */
	pu-supply = <&pu_dummy>; /* ldo-bypass:use pu_dummy if VDDSOC share with VDDPU */
};

&gpu {
	pu-supply = <&pu_dummy>; /* ldo-bypass:use pu_dummy if VDDSOC share with VDDPU */
};

&vpu {
	pu-supply = <&pu_dummy>; /* ldo-bypass:use pu_dummy if VDDSOC share with VDDPU */
};
