
binary_counter_gcc.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00003420  0000c000  0000c000  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .stack        00001000  10000000  10000000  00020000  2**2
                  ALLOC
  2 .data         00000034  10001000  0000f420  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          000009dc  10001034  0000f454  00011034  2**2
                  ALLOC
  4 .ARM.attributes 00000037  00000000  00000000  00011034  2**0
                  CONTENTS, READONLY
  5 .debug_info   00026fde  00000000  00000000  0001106b  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000034e9  00000000  00000000  00038049  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_aranges 000007c0  00000000  00000000  0003b532  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_ranges 000016e0  00000000  00000000  0003bcf2  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00006504  00000000  00000000  0003d3d2  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000b7f8  00000000  00000000  000438d6  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .comment      0000007c  00000000  00000000  0004f0ce  2**0
                  CONTENTS, READONLY
 12 .debug_frame  00001738  00000000  00000000  0004f14c  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00008ab8  00000000  00000000  00050884  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0000c000 <g_am_pfnVectors>:
    c000:	00 10 00 10 ed c2 00 00 55 c3 00 00 61 c3 00 00     ........U...a...
    c010:	61 c3 00 00 61 c3 00 00 61 c3 00 00 00 00 00 00     a...a...a.......
	...
    c02c:	5b c3 00 00 5b c3 00 00 00 00 00 00 5b c3 00 00     [...[.......[...
    c03c:	5b c3 00 00 5b c3 00 00 5b c3 00 00 5b c3 00 00     [...[...[...[...
    c04c:	5b c3 00 00 5b c3 00 00 5b c3 00 00 5b c3 00 00     [...[...[...[...
    c05c:	5b c3 00 00 5b c3 00 00 5b c3 00 00 5b c3 00 00     [...[...[...[...
    c06c:	5b c3 00 00 5b c3 00 00 5b c3 00 00 25 c2 00 00     [...[...[...%...
    c07c:	5b c3 00 00 5b c3 00 00 5b c3 00 00 5b c3 00 00     [...[...[...[...
    c08c:	5b c3 00 00 5b c3 00 00 5b c3 00 00 5b c3 00 00     [...[...[...[...
    c09c:	5b c3 00 00 5b c3 00 00 5b c3 00 00 5b c3 00 00     [...[...[...[...
    c0ac:	5b c3 00 00 5b c3 00 00 5b c3 00 00 5b c3 00 00     [...[...[...[...
    c0bc:	5b c3 00 00 5b c3 00 00 5b c3 00 00 5b c3 00 00     [...[...[...[...
    c0cc:	5b c3 00 00                                         [...

0000c0d0 <__Patchable>:
	...

0000c100 <__aeabi_d2f>:
    c100:	ea4f 0241 	mov.w	r2, r1, lsl #1
    c104:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
    c108:	bf24      	itt	cs
    c10a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
    c10e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
    c112:	d90d      	bls.n	c130 <__aeabi_d2f+0x30>
    c114:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
    c118:	ea4f 02c0 	mov.w	r2, r0, lsl #3
    c11c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
    c120:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
    c124:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
    c128:	bf08      	it	eq
    c12a:	f020 0001 	biceq.w	r0, r0, #1
    c12e:	4770      	bx	lr
    c130:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
    c134:	d121      	bne.n	c17a <__aeabi_d2f+0x7a>
    c136:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
    c13a:	bfbc      	itt	lt
    c13c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
    c140:	4770      	bxlt	lr
    c142:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    c146:	ea4f 5252 	mov.w	r2, r2, lsr #21
    c14a:	f1c2 0218 	rsb	r2, r2, #24
    c14e:	f1c2 0c20 	rsb	ip, r2, #32
    c152:	fa10 f30c 	lsls.w	r3, r0, ip
    c156:	fa20 f002 	lsr.w	r0, r0, r2
    c15a:	bf18      	it	ne
    c15c:	f040 0001 	orrne.w	r0, r0, #1
    c160:	ea4f 23c1 	mov.w	r3, r1, lsl #11
    c164:	ea4f 23d3 	mov.w	r3, r3, lsr #11
    c168:	fa03 fc0c 	lsl.w	ip, r3, ip
    c16c:	ea40 000c 	orr.w	r0, r0, ip
    c170:	fa23 f302 	lsr.w	r3, r3, r2
    c174:	ea4f 0343 	mov.w	r3, r3, lsl #1
    c178:	e7cc      	b.n	c114 <__aeabi_d2f+0x14>
    c17a:	ea7f 5362 	mvns.w	r3, r2, asr #21
    c17e:	d107      	bne.n	c190 <__aeabi_d2f+0x90>
    c180:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
    c184:	bf1e      	ittt	ne
    c186:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
    c18a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
    c18e:	4770      	bxne	lr
    c190:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
    c194:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
    c198:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
    c19c:	4770      	bx	lr
    c19e:	bf00      	nop

0000c1a0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
    c1a0:	b480      	push	{r7}
    c1a2:	b083      	sub	sp, #12
    c1a4:	af00      	add	r7, sp, #0
    c1a6:	4603      	mov	r3, r0
    c1a8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
    c1aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
    c1ae:	2b00      	cmp	r3, #0
    c1b0:	db0b      	blt.n	c1ca <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    c1b2:	4909      	ldr	r1, [pc, #36]	; (c1d8 <__NVIC_EnableIRQ+0x38>)
    c1b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
    c1b8:	095b      	lsrs	r3, r3, #5
    c1ba:	79fa      	ldrb	r2, [r7, #7]
    c1bc:	f002 021f 	and.w	r2, r2, #31
    c1c0:	2001      	movs	r0, #1
    c1c2:	fa00 f202 	lsl.w	r2, r0, r2
    c1c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
    c1ca:	bf00      	nop
    c1cc:	370c      	adds	r7, #12
    c1ce:	46bd      	mov	sp, r7
    c1d0:	f85d 7b04 	ldr.w	r7, [sp], #4
    c1d4:	4770      	bx	lr
    c1d6:	bf00      	nop
    c1d8:	e000e100 	.word	0xe000e100

0000c1dc <timerA0_init>:
// Function to initialize Timer A0 to interrupt every 1/4 second.
//
//*****************************************************************************
void
timerA0_init(void)
{
    c1dc:	b580      	push	{r7, lr}
    c1de:	b082      	sub	sp, #8
    c1e0:	af00      	add	r7, sp, #0
    // Enable the LFRC.
    //
#if USE_XTAL
    am_hal_clkgen_control(AM_HAL_CLKGEN_CONTROL_XTAL_START, 0);
#else
    am_hal_clkgen_control(AM_HAL_CLKGEN_CONTROL_LFRC_START, 0);
    c1e2:	2100      	movs	r1, #0
    c1e4:	2002      	movs	r0, #2
    c1e6:	f001 f921 	bl	d42c <am_hal_clkgen_control>
#endif

    //
    // Set up timer A0.
    //
    am_hal_ctimer_clear(0, AM_HAL_CTIMER_TIMERA);
    c1ea:	f64f 71ff 	movw	r1, #65535	; 0xffff
    c1ee:	2000      	movs	r0, #0
    c1f0:	f001 f9ca 	bl	d588 <am_hal_ctimer_clear>
    am_hal_ctimer_config(0, &g_sTimer0);
    c1f4:	490a      	ldr	r1, [pc, #40]	; (c220 <timerA0_init+0x44>)
    c1f6:	2000      	movs	r0, #0
    c1f8:	f001 f992 	bl	d520 <am_hal_ctimer_config>

    //
    // Set up timerA0 to 32Hz from LFRC divided to 1 second period.
    //
    ui32Period = 32;
    c1fc:	2320      	movs	r3, #32
    c1fe:	607b      	str	r3, [r7, #4]
#if USE_XTAL
    ui32Period *= 8;
#endif
    am_hal_ctimer_period_set(0, AM_HAL_CTIMER_TIMERA, ui32Period,
    c200:	687b      	ldr	r3, [r7, #4]
    c202:	085b      	lsrs	r3, r3, #1
    c204:	687a      	ldr	r2, [r7, #4]
    c206:	f64f 71ff 	movw	r1, #65535	; 0xffff
    c20a:	2000      	movs	r0, #0
    c20c:	f001 f9d0 	bl	d5b0 <am_hal_ctimer_period_set>
                             (ui32Period >> 1));

    //
    // Clear the timer Interrupt
    //
    am_hal_ctimer_int_clear(AM_HAL_CTIMER_INT_TIMERA0);
    c210:	2001      	movs	r0, #1
    c212:	f001 fa3b 	bl	d68c <am_hal_ctimer_int_clear>
}
    c216:	bf00      	nop
    c218:	3708      	adds	r7, #8
    c21a:	46bd      	mov	sp, r7
    c21c:	bd80      	pop	{r7, pc}
    c21e:	bf00      	nop
    c220:	10001000 	.word	0x10001000

0000c224 <am_ctimer_isr>:
// Timer Interrupt Service Routine (ISR)
//
//*****************************************************************************
void
am_ctimer_isr(void)
{
    c224:	b580      	push	{r7, lr}
    c226:	af00      	add	r7, sp, #0
    //
    // Increment count and set limit based on the number of LEDs available.
    //
    g_ui32TimerCount++;
    c228:	4b08      	ldr	r3, [pc, #32]	; (c24c <am_ctimer_isr+0x28>)
    c22a:	681b      	ldr	r3, [r3, #0]
    c22c:	3301      	adds	r3, #1
    c22e:	4a07      	ldr	r2, [pc, #28]	; (c24c <am_ctimer_isr+0x28>)
    c230:	6013      	str	r3, [r2, #0]
    if ( g_ui32TimerCount >= (1 << NUM_LEDS) )
    c232:	4b06      	ldr	r3, [pc, #24]	; (c24c <am_ctimer_isr+0x28>)
    c234:	681b      	ldr	r3, [r3, #0]
    c236:	2b1f      	cmp	r3, #31
    c238:	d902      	bls.n	c240 <am_ctimer_isr+0x1c>
    {
        //
        // Reset the global.
        //
        g_ui32TimerCount = 0;
    c23a:	4b04      	ldr	r3, [pc, #16]	; (c24c <am_ctimer_isr+0x28>)
    c23c:	2200      	movs	r2, #0
    c23e:	601a      	str	r2, [r3, #0]
    }

    //
    // Clear TimerA0 Interrupt (write to clear).
    //
    am_hal_ctimer_int_clear(AM_HAL_CTIMER_INT_TIMERA0);
    c240:	2001      	movs	r0, #1
    c242:	f001 fa23 	bl	d68c <am_hal_ctimer_int_clear>
}
    c246:	bf00      	nop
    c248:	bd80      	pop	{r7, pc}
    c24a:	bf00      	nop
    c24c:	10001034 	.word	0x10001034

0000c250 <main>:
// Main function.
//
//*****************************************************************************
int
main(void)
{
    c250:	b580      	push	{r7, lr}
    c252:	af00      	add	r7, sp, #0
    //
    // Set the clock frequency.
    //
    am_hal_clkgen_control(AM_HAL_CLKGEN_CONTROL_SYSCLK_MAX, 0);
    c254:	2100      	movs	r1, #0
    c256:	2000      	movs	r0, #0
    c258:	f001 f8e8 	bl	d42c <am_hal_clkgen_control>

    //
    // Set the default cache configuration
    //
    am_hal_cachectrl_config(&am_hal_cachectrl_defaults);
    c25c:	481d      	ldr	r0, [pc, #116]	; (c2d4 <main+0x84>)
    c25e:	f001 f8b1 	bl	d3c4 <am_hal_cachectrl_config>
    am_hal_cachectrl_enable();
    c262:	f001 f8d9 	bl	d418 <am_hal_cachectrl_enable>

    //
    // Configure the board for low power operation.
    //
    am_bsp_low_power_init();
    c266:	f000 ffcb 	bl	d200 <am_bsp_low_power_init>
#endif

    //
    // Initialize the printf interface for ITM/SWO output.
    //
    am_bsp_itm_printf_enable();
    c26a:	f001 f88b 	bl	d384 <am_bsp_itm_printf_enable>

    //
    // Clear the terminal and print the banner.
    //
    am_util_stdio_terminal_clear();
    c26e:	f000 ff99 	bl	d1a4 <am_util_stdio_terminal_clear>
    am_util_stdio_printf("Binary Counter Example\n");
    c272:	4819      	ldr	r0, [pc, #100]	; (c2d8 <main+0x88>)
    c274:	f000 ff78 	bl	d168 <am_util_stdio_printf>
    am_util_stdio_printf("  (Timer clock source is " BC_CLKSRC ")\n");
    c278:	4818      	ldr	r0, [pc, #96]	; (c2dc <main+0x8c>)
    c27a:	f000 ff75 	bl	d168 <am_util_stdio_printf>

    //
    // TimerA0 init.
    //
    timerA0_init();
    c27e:	f7ff ffad 	bl	c1dc <timerA0_init>

    //
    // Enable the timer Interrupt.
    //
    am_hal_ctimer_int_enable(AM_HAL_CTIMER_INT_TIMERA0);
    c282:	2001      	movs	r0, #1
    c284:	f001 f9ee 	bl	d664 <am_hal_ctimer_int_enable>

    //
    // Enable the timer interrupt in the NVIC.
    //
#if AM_CMSIS_REGS
    NVIC_EnableIRQ(CTIMER_IRQn);
    c288:	200e      	movs	r0, #14
    c28a:	f7ff ff89 	bl	c1a0 <__NVIC_EnableIRQ>
#else // AM_CMSIS_REGS
    am_hal_interrupt_enable(AM_HAL_INTERRUPT_CTIMER);
#endif // AM_CMSIS_REGS
    am_hal_interrupt_master_enable();
    c28e:	f001 fc7f 	bl	db90 <am_hal_interrupt_master_enable>

    //
    // Start timer A0
    //
    am_hal_ctimer_start(0, AM_HAL_CTIMER_TIMERA);
    c292:	f64f 71ff 	movw	r1, #65535	; 0xffff
    c296:	2000      	movs	r0, #0
    c298:	f001 f95e 	bl	d558 <am_hal_ctimer_start>

    //
    // We are done printing. Disable debug printf messages on ITM.
    //
    am_bsp_debug_printf_disable();
    c29c:	f001 f83c 	bl	d318 <am_bsp_debug_printf_disable>
    while (1)
    {
        //
        // Go to Deep Sleep.
        //
        am_hal_sysctrl_sleep(AM_HAL_SYSCTRL_SLEEP_DEEP);
    c2a0:	2001      	movs	r0, #1
    c2a2:	f001 fe4f 	bl	df44 <am_hal_sysctrl_sleep>
                                 g_ui32TimerCount);
#endif
        //
        // Enable debug printf messages using ITM on SWO pin
        //
        am_bsp_debug_printf_enable();
    c2a6:	f000 ffc5 	bl	d234 <am_bsp_debug_printf_enable>

        am_util_stdio_printf("%d ", g_ui32TimerCount & 0x7);
    c2aa:	4b0d      	ldr	r3, [pc, #52]	; (c2e0 <main+0x90>)
    c2ac:	681b      	ldr	r3, [r3, #0]
    c2ae:	f003 0307 	and.w	r3, r3, #7
    c2b2:	4619      	mov	r1, r3
    c2b4:	480b      	ldr	r0, [pc, #44]	; (c2e4 <main+0x94>)
    c2b6:	f000 ff57 	bl	d168 <am_util_stdio_printf>
        if ( (g_ui32TimerCount & ((1 << NUM_LEDS) - 1)) == 0 )
    c2ba:	4b09      	ldr	r3, [pc, #36]	; (c2e0 <main+0x90>)
    c2bc:	681b      	ldr	r3, [r3, #0]
    c2be:	f003 031f 	and.w	r3, r3, #31
    c2c2:	2b00      	cmp	r3, #0
    c2c4:	d102      	bne.n	c2cc <main+0x7c>
        {
            am_util_stdio_printf("\n");
    c2c6:	4808      	ldr	r0, [pc, #32]	; (c2e8 <main+0x98>)
    c2c8:	f000 ff4e 	bl	d168 <am_util_stdio_printf>
        }

        //
        // We are done printing. Disable debug printf messages on ITM.
        //
        am_bsp_debug_printf_disable();
    c2cc:	f001 f824 	bl	d318 <am_bsp_debug_printf_disable>
        am_hal_sysctrl_sleep(AM_HAL_SYSCTRL_SLEEP_DEEP);
    c2d0:	e7e6      	b.n	c2a0 <main+0x50>
    c2d2:	bf00      	nop
    c2d4:	0000f180 	.word	0x0000f180
    c2d8:	0000f0f8 	.word	0x0000f0f8
    c2dc:	0000f110 	.word	0x0000f110
    c2e0:	10001034 	.word	0x10001034
    c2e4:	0000f130 	.word	0x0000f130
    c2e8:	0000f134 	.word	0x0000f134

0000c2ec <Reset_Handler>:
#endif // AM_CMSIS_REGS
{
    //
    // Set the vector table pointer.
    //
    __asm("    ldr    r0, =0xE000ED08\n"
    c2ec:	4811      	ldr	r0, [pc, #68]	; (c334 <zero_loop+0x12>)
    c2ee:	4912      	ldr	r1, [pc, #72]	; (c338 <zero_loop+0x16>)
    c2f0:	6001      	str	r1, [r0, #0]
          "    str    r1, [r0]");

    //
    // Set the stack pointer.
    //
    __asm("    ldr    sp, [r1]");
    c2f2:	f8d1 d000 	ldr.w	sp, [r1]
#ifndef NOFPU
    //
    // Enable the FPU.
    //
    __asm("ldr  r0, =0xE000ED88\n"
    c2f6:	4811      	ldr	r0, [pc, #68]	; (c33c <zero_loop+0x1a>)
    c2f8:	6801      	ldr	r1, [r0, #0]
    c2fa:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    c2fe:	6001      	str	r1, [r0, #0]
    c300:	f3bf 8f4f 	dsb	sy
    c304:	f3bf 8f6f 	isb	sy
          "isb\n");
#endif
    //
    // Copy the data segment initializers from flash to SRAM.
    //
    __asm("    ldr     r0, =_init_data\n"
    c308:	480d      	ldr	r0, [pc, #52]	; (c340 <zero_loop+0x1e>)
    c30a:	490e      	ldr	r1, [pc, #56]	; (c344 <zero_loop+0x22>)
    c30c:	4a0e      	ldr	r2, [pc, #56]	; (c348 <zero_loop+0x26>)

0000c30e <copy_loop>:
    c30e:	f850 3b04 	ldr.w	r3, [r0], #4
    c312:	f841 3b04 	str.w	r3, [r1], #4
    c316:	4291      	cmp	r1, r2
    c318:	dbf9      	blt.n	c30e <copy_loop>
          "        cmp     r1, r2\n"
          "        blt     copy_loop\n");
    //
    // Zero fill the bss segment.
    //
    __asm("    ldr     r0, =_sbss\n"
    c31a:	480c      	ldr	r0, [pc, #48]	; (c34c <zero_loop+0x2a>)
    c31c:	490c      	ldr	r1, [pc, #48]	; (c350 <zero_loop+0x2e>)
    c31e:	f04f 0200 	mov.w	r2, #0

0000c322 <zero_loop>:
    c322:	4288      	cmp	r0, r1
    c324:	bfb8      	it	lt
    c326:	f840 2b04 	strlt.w	r2, [r0], #4
    c32a:	dbfa      	blt.n	c322 <zero_loop>
          "        blt     zero_loop");

    //
    // Call the application's entry point.
    //
    main();
    c32c:	f7ff ff90 	bl	c250 <main>

    //
    // If main returns then execute a break point instruction
    //
    __asm("    bkpt     ");
    c330:	be00      	bkpt	0x0000
}
    c332:	bf00      	nop
    c334:	e000ed08 	.word	0xe000ed08
    c338:	0000c000 	.word	0x0000c000
    c33c:	e000ed88 	.word	0xe000ed88
    c340:	0000f420 	.word	0x0000f420
    c344:	10001000 	.word	0x10001000
    c348:	10001034 	.word	0x10001034
    c34c:	10001034 	.word	0x10001034
    c350:	10001a10 	.word	0x10001a10

0000c354 <NMI_Handler>:
#if AM_CMSIS_REGS
NMI_Handler(void)
#else // AM_CMSIS_REGS
am_nmi_isr(void)
#endif // AM_CMSIS_REGS
{
    c354:	b480      	push	{r7}
    c356:	af00      	add	r7, sp, #0
    //
    // Go into an infinite loop.
    //
    while(1)
    c358:	e7fe      	b.n	c358 <NMI_Handler+0x4>

0000c35a <DebugMon_Handler>:
// for examination by a debugger.
//
//*****************************************************************************
void
am_default_isr(void)
{
    c35a:	b480      	push	{r7}
    c35c:	af00      	add	r7, sp, #0
    //
    // Go into an infinite loop.
    //
    while(1)
    c35e:	e7fe      	b.n	c35e <DebugMon_Handler+0x4>

0000c360 <HardFault_Handler>:
}
#elif defined(__GNUC_STDC_INLINE__)
uint32_t __attribute__((naked))
HardFault_Handler(void)
{
    __asm("    push    {r7,lr}");
    c360:	b580      	push	{r7, lr}
    __asm("    mov     r0, sp");
    c362:	4668      	mov	r0, sp
    __asm("    adds    r0, #(2*4)");
    c364:	3008      	adds	r0, #8
    __asm("    bl      am_util_faultisr_collect_data");
    c366:	f000 f809 	bl	c37c <am_util_faultisr_collect_data>
    __asm("    pop     {r0,pc}");
    c36a:	bd01      	pop	{r0, pc}
}
    c36c:	bf00      	nop
    c36e:	4618      	mov	r0, r3

0000c370 <getStackedReg>:

uint32_t __attribute__((naked))
getStackedReg(uint32_t regnum, uint32_t u32SP)
{
    __asm("    lsls    r0, r0, #2");
    c370:	0080      	lsls	r0, r0, #2
    __asm("    adds    r0, r1");
    c372:	1840      	adds	r0, r0, r1
    __asm("    ldr     r0, [r0]");
    c374:	6800      	ldr	r0, [r0, #0]
    __asm("    bx      lr");
    c376:	4770      	bx	lr
}
    c378:	bf00      	nop
    c37a:	4618      	mov	r0, r3

0000c37c <am_util_faultisr_collect_data>:
// HardFault_Handler() was called.
//
//*****************************************************************************
void
am_util_faultisr_collect_data(uint32_t u32IsrSP)
{
    c37c:	b580      	push	{r7, lr}
    c37e:	b096      	sub	sp, #88	; 0x58
    c380:	af00      	add	r7, sp, #0
    c382:	6078      	str	r0, [r7, #4]
    volatile am_fault_t sFaultData;
    am_hal_mcuctrl_fault_t sHalFaultData = {0};
    c384:	f107 030c 	add.w	r3, r7, #12
    c388:	2200      	movs	r2, #0
    c38a:	601a      	str	r2, [r3, #0]
    c38c:	605a      	str	r2, [r3, #4]
    c38e:	609a      	str	r2, [r3, #8]
    c390:	60da      	str	r2, [r3, #12]
    c392:	611a      	str	r2, [r3, #16]
    c394:	615a      	str	r2, [r3, #20]

    uint32_t u32Mask = 0;
    c396:	2300      	movs	r3, #0
    c398:	657b      	str	r3, [r7, #84]	; 0x54
    // u32Mask is used for 2 things: 1) in the print loop, 2) as a spot to set
    // a breakpoint at the end of the routine.  If the printing is not used,
    // we'll get a compiler warning; so to avoid that warning, we'll use it
    // in a dummy assignment here.
    //
    sFaultData.u32CFSR = u32Mask;       // Avoid compiler warning
    c39a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
    c39c:	64fb      	str	r3, [r7, #76]	; 0x4c
    sFaultData.u32CFSR = AM_REGVAL(AM_REG_SYSCTRL_CFSR_O);
    c39e:	4b2e      	ldr	r3, [pc, #184]	; (c458 <am_util_faultisr_collect_data+0xdc>)
    c3a0:	681b      	ldr	r3, [r3, #0]
    c3a2:	64fb      	str	r3, [r7, #76]	; 0x4c
    sFaultData.u8MMSR  = (sFaultData.u32CFSR >> 0)  & 0xff;
    c3a4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    c3a6:	b2db      	uxtb	r3, r3
    c3a8:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    sFaultData.u8BFSR  = (sFaultData.u32CFSR >> 8)  & 0xff;
    c3ac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    c3ae:	0a1b      	lsrs	r3, r3, #8
    c3b0:	b2db      	uxtb	r3, r3
    c3b2:	f887 3051 	strb.w	r3, [r7, #81]	; 0x51
    sFaultData.u16UFSR = (sFaultData.u32CFSR >> 16) & 0xffff;
    c3b6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    c3b8:	0c1b      	lsrs	r3, r3, #16
    c3ba:	b29b      	uxth	r3, r3
    c3bc:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52

    //
    // The address of the location that caused the fault.  e.g. if accessing an
    // invalid data location caused the fault, that address will appear here.
    //
    sFaultData.u32BFAR = AM_REGVAL(AM_REG_SYSCTRL_BFAR_O);
    c3c0:	4b26      	ldr	r3, [pc, #152]	; (c45c <am_util_faultisr_collect_data+0xe0>)
    c3c2:	681b      	ldr	r3, [r3, #0]
    c3c4:	64bb      	str	r3, [r7, #72]	; 0x48

    //
    // The address of the instruction that caused the fault is the stacked PC
    // if BFSR bit1 is set.
    //
    sFaultData.u32FaultAddr = (sFaultData.u8BFSR & 0x02) ? getStackedReg(6, u32IsrSP) : 0xffffffff;
    c3c6:	f897 3051 	ldrb.w	r3, [r7, #81]	; 0x51
    c3ca:	b2db      	uxtb	r3, r3
    c3cc:	f003 0302 	and.w	r3, r3, #2
    c3d0:	2b00      	cmp	r3, #0
    c3d2:	d005      	beq.n	c3e0 <am_util_faultisr_collect_data+0x64>
    c3d4:	6879      	ldr	r1, [r7, #4]
    c3d6:	2006      	movs	r0, #6
    c3d8:	f7ff ffca 	bl	c370 <getStackedReg>
    c3dc:	4603      	mov	r3, r0
    c3de:	e001      	b.n	c3e4 <am_util_faultisr_collect_data+0x68>
    c3e0:	f04f 33ff 	mov.w	r3, #4294967295
    c3e4:	647b      	str	r3, [r7, #68]	; 0x44

    //
    // Get the stacked registers.
    // Note - the address of the instruction that caused the fault is u32PC.
    //
    sFaultData.u32R0  = getStackedReg(0, u32IsrSP);
    c3e6:	6879      	ldr	r1, [r7, #4]
    c3e8:	2000      	movs	r0, #0
    c3ea:	f7ff ffc1 	bl	c370 <getStackedReg>
    c3ee:	4603      	mov	r3, r0
    c3f0:	627b      	str	r3, [r7, #36]	; 0x24
    sFaultData.u32R1  = getStackedReg(1, u32IsrSP);
    c3f2:	6879      	ldr	r1, [r7, #4]
    c3f4:	2001      	movs	r0, #1
    c3f6:	f7ff ffbb 	bl	c370 <getStackedReg>
    c3fa:	4603      	mov	r3, r0
    c3fc:	62bb      	str	r3, [r7, #40]	; 0x28
    sFaultData.u32R2  = getStackedReg(2, u32IsrSP);
    c3fe:	6879      	ldr	r1, [r7, #4]
    c400:	2002      	movs	r0, #2
    c402:	f7ff ffb5 	bl	c370 <getStackedReg>
    c406:	4603      	mov	r3, r0
    c408:	62fb      	str	r3, [r7, #44]	; 0x2c
    sFaultData.u32R3  = getStackedReg(3, u32IsrSP);
    c40a:	6879      	ldr	r1, [r7, #4]
    c40c:	2003      	movs	r0, #3
    c40e:	f7ff ffaf 	bl	c370 <getStackedReg>
    c412:	4603      	mov	r3, r0
    c414:	633b      	str	r3, [r7, #48]	; 0x30
    sFaultData.u32R12 = getStackedReg(4, u32IsrSP);
    c416:	6879      	ldr	r1, [r7, #4]
    c418:	2004      	movs	r0, #4
    c41a:	f7ff ffa9 	bl	c370 <getStackedReg>
    c41e:	4603      	mov	r3, r0
    c420:	637b      	str	r3, [r7, #52]	; 0x34
    sFaultData.u32LR  = getStackedReg(5, u32IsrSP);
    c422:	6879      	ldr	r1, [r7, #4]
    c424:	2005      	movs	r0, #5
    c426:	f7ff ffa3 	bl	c370 <getStackedReg>
    c42a:	4603      	mov	r3, r0
    c42c:	63bb      	str	r3, [r7, #56]	; 0x38
    sFaultData.u32PC  = getStackedReg(6, u32IsrSP);
    c42e:	6879      	ldr	r1, [r7, #4]
    c430:	2006      	movs	r0, #6
    c432:	f7ff ff9d 	bl	c370 <getStackedReg>
    c436:	4603      	mov	r3, r0
    c438:	63fb      	str	r3, [r7, #60]	; 0x3c
    sFaultData.u32PSR = getStackedReg(7, u32IsrSP);
    c43a:	6879      	ldr	r1, [r7, #4]
    c43c:	2007      	movs	r0, #7
    c43e:	f7ff ff97 	bl	c370 <getStackedReg>
    c442:	4603      	mov	r3, r0
    c444:	643b      	str	r3, [r7, #64]	; 0x40

    //
    // Use the HAL MCUCTRL functions to read the fault data.
    //
#ifdef AM_APOLLO3_MCUCTRL
    am_hal_mcuctrl_info_get(AM_HAL_MCUCTRL_INFO_FAULT_STATUS, &sHalFaultData);
    c446:	f107 030c 	add.w	r3, r7, #12
    c44a:	4619      	mov	r1, r3
    c44c:	2002      	movs	r0, #2
    c44e:	f001 fc37 	bl	dcc0 <am_hal_mcuctrl_info_get>
    }


#endif

    u32Mask = 0;
    c452:	2300      	movs	r3, #0
    c454:	657b      	str	r3, [r7, #84]	; 0x54
    //
    // Spin in an infinite loop.
    // We need to spin here inside the function so that we have access to
    // local data, i.e. sFaultData.
    //
    while(1)
    c456:	e7fe      	b.n	c456 <am_util_faultisr_collect_data+0xda>
    c458:	e000ed28 	.word	0xe000ed28
    c45c:	e000ed38 	.word	0xe000ed38

0000c460 <am_util_stdio_printf_init>:
//! @return None.
//
//*****************************************************************************
void
am_util_stdio_printf_init(am_util_stdio_print_char_t pfnCharPrint)
{
    c460:	b480      	push	{r7}
    c462:	b083      	sub	sp, #12
    c464:	af00      	add	r7, sp, #0
    c466:	6078      	str	r0, [r7, #4]
    g_pfnCharPrint = pfnCharPrint;
    c468:	4a04      	ldr	r2, [pc, #16]	; (c47c <am_util_stdio_printf_init+0x1c>)
    c46a:	687b      	ldr	r3, [r7, #4]
    c46c:	6013      	str	r3, [r2, #0]
}
    c46e:	bf00      	nop
    c470:	370c      	adds	r7, #12
    c472:	46bd      	mov	sp, r7
    c474:	f85d 7b04 	ldr.w	r7, [sp], #4
    c478:	4770      	bx	lr
    c47a:	bf00      	nop
    c47c:	10001944 	.word	0x10001944

0000c480 <divu64_10>:
//  Note: Adapted from Ch10 of Hackers Delight (hackersdelight.org).
//
//*****************************************************************************
static uint64_t
divu64_10(uint64_t ui64Val)
{
    c480:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
    c484:	b096      	sub	sp, #88	; 0x58
    c486:	af00      	add	r7, sp, #0
    c488:	e9c7 010c 	strd	r0, r1, [r7, #48]	; 0x30
    uint32_t q32, r32, ui32Val;

    //
    // If a 32-bit value, use the more optimal 32-bit routine.
    //
    if ( ui64Val >> 32 )
    c48c:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
    c490:	0025      	movs	r5, r4
    c492:	2600      	movs	r6, #0
    c494:	ea55 0306 	orrs.w	r3, r5, r6
    c498:	f000 80a0 	beq.w	c5dc <divu64_10+0x15c>
    {
        q64 = (ui64Val>>1) + (ui64Val>>2);
    c49c:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
    c4a0:	0862      	lsrs	r2, r4, #1
    c4a2:	ea4f 0133 	mov.w	r1, r3, rrx
    c4a6:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
    c4aa:	ea4f 0893 	mov.w	r8, r3, lsr #2
    c4ae:	ea48 7884 	orr.w	r8, r8, r4, lsl #30
    c4b2:	ea4f 0994 	mov.w	r9, r4, lsr #2
    c4b6:	eb11 0308 	adds.w	r3, r1, r8
    c4ba:	eb42 0409 	adc.w	r4, r2, r9
    c4be:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
        q64 += (q64 >> 4);
    c4c2:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
    c4c6:	ea4f 1a13 	mov.w	sl, r3, lsr #4
    c4ca:	ea4a 7a04 	orr.w	sl, sl, r4, lsl #28
    c4ce:	ea4f 1b14 	mov.w	fp, r4, lsr #4
    c4d2:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
    c4d6:	eb13 030a 	adds.w	r3, r3, sl
    c4da:	eb44 040b 	adc.w	r4, r4, fp
    c4de:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
        q64 += (q64 >> 8);
    c4e2:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
    c4e6:	0a1a      	lsrs	r2, r3, #8
    c4e8:	62ba      	str	r2, [r7, #40]	; 0x28
    c4ea:	6aba      	ldr	r2, [r7, #40]	; 0x28
    c4ec:	ea42 6204 	orr.w	r2, r2, r4, lsl #24
    c4f0:	62ba      	str	r2, [r7, #40]	; 0x28
    c4f2:	0a23      	lsrs	r3, r4, #8
    c4f4:	62fb      	str	r3, [r7, #44]	; 0x2c
    c4f6:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
    c4fa:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	; 0x28
    c4fe:	18c9      	adds	r1, r1, r3
    c500:	eb42 0204 	adc.w	r2, r2, r4
    c504:	460b      	mov	r3, r1
    c506:	4614      	mov	r4, r2
    c508:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
        q64 += (q64 >> 16);
    c50c:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
    c510:	0c1a      	lsrs	r2, r3, #16
    c512:	623a      	str	r2, [r7, #32]
    c514:	6a3a      	ldr	r2, [r7, #32]
    c516:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
    c51a:	623a      	str	r2, [r7, #32]
    c51c:	0c23      	lsrs	r3, r4, #16
    c51e:	627b      	str	r3, [r7, #36]	; 0x24
    c520:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
    c524:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
    c528:	18c9      	adds	r1, r1, r3
    c52a:	eb42 0204 	adc.w	r2, r2, r4
    c52e:	460b      	mov	r3, r1
    c530:	4614      	mov	r4, r2
    c532:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
        q64 += (q64 >> 32);
    c536:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
    c53a:	0023      	movs	r3, r4
    c53c:	603b      	str	r3, [r7, #0]
    c53e:	2300      	movs	r3, #0
    c540:	607b      	str	r3, [r7, #4]
    c542:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
    c546:	e897 0006 	ldmia.w	r7, {r1, r2}
    c54a:	18c9      	adds	r1, r1, r3
    c54c:	eb42 0204 	adc.w	r2, r2, r4
    c550:	460b      	mov	r3, r1
    c552:	4614      	mov	r4, r2
    c554:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
        q64 >>= 3;
    c558:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
    c55c:	08da      	lsrs	r2, r3, #3
    c55e:	613a      	str	r2, [r7, #16]
    c560:	693a      	ldr	r2, [r7, #16]
    c562:	ea42 7244 	orr.w	r2, r2, r4, lsl #29
    c566:	613a      	str	r2, [r7, #16]
    c568:	08e3      	lsrs	r3, r4, #3
    c56a:	617b      	str	r3, [r7, #20]
    c56c:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
    c570:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
        r64 = ui64Val - q64*10;
    c574:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	; 0x50
    c578:	460b      	mov	r3, r1
    c57a:	4614      	mov	r4, r2
    c57c:	00a0      	lsls	r0, r4, #2
    c57e:	60f8      	str	r0, [r7, #12]
    c580:	68f8      	ldr	r0, [r7, #12]
    c582:	ea40 7093 	orr.w	r0, r0, r3, lsr #30
    c586:	60f8      	str	r0, [r7, #12]
    c588:	009b      	lsls	r3, r3, #2
    c58a:	60bb      	str	r3, [r7, #8]
    c58c:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
    c590:	185b      	adds	r3, r3, r1
    c592:	eb44 0402 	adc.w	r4, r4, r2
    c596:	18db      	adds	r3, r3, r3
    c598:	eb44 0404 	adc.w	r4, r4, r4
    c59c:	4619      	mov	r1, r3
    c59e:	4622      	mov	r2, r4
    c5a0:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
    c5a4:	1a5b      	subs	r3, r3, r1
    c5a6:	eb64 0402 	sbc.w	r4, r4, r2
    c5aa:	e9c7 3412 	strd	r3, r4, [r7, #72]	; 0x48
        return q64 + ((r64 + 6) >> 4);
    c5ae:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	; 0x48
    c5b2:	3306      	adds	r3, #6
    c5b4:	f144 0400 	adc.w	r4, r4, #0
    c5b8:	091a      	lsrs	r2, r3, #4
    c5ba:	61ba      	str	r2, [r7, #24]
    c5bc:	69ba      	ldr	r2, [r7, #24]
    c5be:	ea42 7204 	orr.w	r2, r2, r4, lsl #28
    c5c2:	61ba      	str	r2, [r7, #24]
    c5c4:	0923      	lsrs	r3, r4, #4
    c5c6:	61fb      	str	r3, [r7, #28]
    c5c8:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
    c5cc:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
    c5d0:	18c9      	adds	r1, r1, r3
    c5d2:	eb42 0204 	adc.w	r2, r2, r4
    c5d6:	460b      	mov	r3, r1
    c5d8:	4614      	mov	r4, r2
    c5da:	e029      	b.n	c630 <divu64_10+0x1b0>
    }
    else
    {
        ui32Val = (uint32_t)(ui64Val & 0xffffffff);
    c5dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    c5de:	647b      	str	r3, [r7, #68]	; 0x44
        q32 = (ui32Val>>1) + (ui32Val>>2);
    c5e0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    c5e2:	085a      	lsrs	r2, r3, #1
    c5e4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    c5e6:	089b      	lsrs	r3, r3, #2
    c5e8:	4413      	add	r3, r2
    c5ea:	643b      	str	r3, [r7, #64]	; 0x40
        q32 += (q32 >> 4);
    c5ec:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    c5ee:	091b      	lsrs	r3, r3, #4
    c5f0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
    c5f2:	4413      	add	r3, r2
    c5f4:	643b      	str	r3, [r7, #64]	; 0x40
        q32 += (q32 >> 8);
    c5f6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    c5f8:	0a1b      	lsrs	r3, r3, #8
    c5fa:	6c3a      	ldr	r2, [r7, #64]	; 0x40
    c5fc:	4413      	add	r3, r2
    c5fe:	643b      	str	r3, [r7, #64]	; 0x40
        q32 += (q32 >> 16);
    c600:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    c602:	0c1b      	lsrs	r3, r3, #16
    c604:	6c3a      	ldr	r2, [r7, #64]	; 0x40
    c606:	4413      	add	r3, r2
    c608:	643b      	str	r3, [r7, #64]	; 0x40
        q32 >>= 3;
    c60a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    c60c:	08db      	lsrs	r3, r3, #3
    c60e:	643b      	str	r3, [r7, #64]	; 0x40
        r32 = ui32Val - q32*10;
    c610:	6c3a      	ldr	r2, [r7, #64]	; 0x40
    c612:	4613      	mov	r3, r2
    c614:	009b      	lsls	r3, r3, #2
    c616:	4413      	add	r3, r2
    c618:	005b      	lsls	r3, r3, #1
    c61a:	461a      	mov	r2, r3
    c61c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    c61e:	1a9b      	subs	r3, r3, r2
    c620:	63fb      	str	r3, [r7, #60]	; 0x3c
        return (uint64_t)(q32 + ((r32 + 6) >> 4));
    c622:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    c624:	3306      	adds	r3, #6
    c626:	091a      	lsrs	r2, r3, #4
    c628:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    c62a:	4413      	add	r3, r2
    c62c:	f04f 0400 	mov.w	r4, #0
    }
}
    c630:	4618      	mov	r0, r3
    c632:	4621      	mov	r1, r4
    c634:	3758      	adds	r7, #88	; 0x58
    c636:	46bd      	mov	sp, r7
    c638:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
    c63c:	4770      	bx	lr

0000c63e <ndigits_in_u64>:
// example: 10000 return 5, 123 returns 3.
//
//*****************************************************************************
static int
ndigits_in_u64(uint64_t ui64Val)
{
    c63e:	b590      	push	{r4, r7, lr}
    c640:	b085      	sub	sp, #20
    c642:	af00      	add	r7, sp, #0
    c644:	e9c7 0100 	strd	r0, r1, [r7]
    int iNDigits = ui64Val ? 0 : 1;
    c648:	683a      	ldr	r2, [r7, #0]
    c64a:	687b      	ldr	r3, [r7, #4]
    c64c:	4313      	orrs	r3, r2
    c64e:	2b00      	cmp	r3, #0
    c650:	bf0c      	ite	eq
    c652:	2301      	moveq	r3, #1
    c654:	2300      	movne	r3, #0
    c656:	b2db      	uxtb	r3, r3
    c658:	60fb      	str	r3, [r7, #12]

    while ( ui64Val )
    c65a:	e008      	b.n	c66e <ndigits_in_u64+0x30>
    {
        //
        // ui32Val /= 10;
        //
        ui64Val = divu64_10(ui64Val);
    c65c:	e9d7 0100 	ldrd	r0, r1, [r7]
    c660:	f7ff ff0e 	bl	c480 <divu64_10>
    c664:	e9c7 0100 	strd	r0, r1, [r7]
        ++iNDigits;
    c668:	68fb      	ldr	r3, [r7, #12]
    c66a:	3301      	adds	r3, #1
    c66c:	60fb      	str	r3, [r7, #12]
    while ( ui64Val )
    c66e:	e897 0018 	ldmia.w	r7, {r3, r4}
    c672:	4323      	orrs	r3, r4
    c674:	d1f2      	bne.n	c65c <ndigits_in_u64+0x1e>
    }

    return iNDigits;
    c676:	68fb      	ldr	r3, [r7, #12]
}
    c678:	4618      	mov	r0, r3
    c67a:	3714      	adds	r7, #20
    c67c:	46bd      	mov	sp, r7
    c67e:	bd90      	pop	{r4, r7, pc}

0000c680 <ndigits_in_i64>:
// example: -3 returns 1, 3 returns 1, 15 returns 2, -15 returns 2, ...
//
//*****************************************************************************
static int
ndigits_in_i64(int64_t i64Val)
{
    c680:	b590      	push	{r4, r7, lr}
    c682:	b083      	sub	sp, #12
    c684:	af00      	add	r7, sp, #0
    c686:	e9c7 0100 	strd	r0, r1, [r7]
    if ( i64Val < 0 )
    c68a:	e897 0018 	ldmia.w	r7, {r3, r4}
    c68e:	2b00      	cmp	r3, #0
    c690:	f174 0300 	sbcs.w	r3, r4, #0
    c694:	da06      	bge.n	c6a4 <ndigits_in_i64+0x24>
    {
        //
        // Get absolute value
        //
        i64Val = -i64Val;
    c696:	e897 0018 	ldmia.w	r7, {r3, r4}
    c69a:	425b      	negs	r3, r3
    c69c:	eb64 0444 	sbc.w	r4, r4, r4, lsl #1
    c6a0:	e887 0018 	stmia.w	r7, {r3, r4}
    }

    return ndigits_in_u64((uint64_t) i64Val);
    c6a4:	e897 0018 	ldmia.w	r7, {r3, r4}
    c6a8:	4618      	mov	r0, r3
    c6aa:	4621      	mov	r1, r4
    c6ac:	f7ff ffc7 	bl	c63e <ndigits_in_u64>
    c6b0:	4603      	mov	r3, r0
}
    c6b2:	4618      	mov	r0, r3
    c6b4:	370c      	adds	r7, #12
    c6b6:	46bd      	mov	sp, r7
    c6b8:	bd90      	pop	{r4, r7, pc}

0000c6ba <ndigits_in_hex>:
// Return the number of hex digits in an uint64_t.
//
//*****************************************************************************
static int
ndigits_in_hex(uint64_t ui64Val)
{
    c6ba:	b490      	push	{r4, r7}
    c6bc:	b084      	sub	sp, #16
    c6be:	af00      	add	r7, sp, #0
    c6c0:	e9c7 0100 	strd	r0, r1, [r7]
    int iDigits = ui64Val ? 0 : 1;
    c6c4:	6839      	ldr	r1, [r7, #0]
    c6c6:	687a      	ldr	r2, [r7, #4]
    c6c8:	430a      	orrs	r2, r1
    c6ca:	2a00      	cmp	r2, #0
    c6cc:	bf0c      	ite	eq
    c6ce:	2201      	moveq	r2, #1
    c6d0:	2200      	movne	r2, #0
    c6d2:	b2d2      	uxtb	r2, r2
    c6d4:	60fa      	str	r2, [r7, #12]

    while ( ui64Val )
    c6d6:	e00a      	b.n	c6ee <ndigits_in_hex+0x34>
    {
        ui64Val >>= 4;
    c6d8:	e897 0006 	ldmia.w	r7, {r1, r2}
    c6dc:	090b      	lsrs	r3, r1, #4
    c6de:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
    c6e2:	0914      	lsrs	r4, r2, #4
    c6e4:	e887 0018 	stmia.w	r7, {r3, r4}
        ++iDigits;
    c6e8:	68fa      	ldr	r2, [r7, #12]
    c6ea:	3201      	adds	r2, #1
    c6ec:	60fa      	str	r2, [r7, #12]
    while ( ui64Val )
    c6ee:	e897 0006 	ldmia.w	r7, {r1, r2}
    c6f2:	430a      	orrs	r2, r1
    c6f4:	d1f0      	bne.n	c6d8 <ndigits_in_hex+0x1e>
    }

    return iDigits;
    c6f6:	68fb      	ldr	r3, [r7, #12]
}
    c6f8:	4618      	mov	r0, r3
    c6fa:	3710      	adds	r7, #16
    c6fc:	46bd      	mov	sp, r7
    c6fe:	bc90      	pop	{r4, r7}
    c700:	4770      	bx	lr

0000c702 <decstr_to_int>:
// pui32CharCnt.
//
//*****************************************************************************
static uint32_t
decstr_to_int(const char *pcStr, uint32_t *pui32CharCnt)
{
    c702:	b480      	push	{r7}
    c704:	b087      	sub	sp, #28
    c706:	af00      	add	r7, sp, #0
    c708:	6078      	str	r0, [r7, #4]
    c70a:	6039      	str	r1, [r7, #0]
    bool bNeg = false;
    c70c:	2300      	movs	r3, #0
    c70e:	75fb      	strb	r3, [r7, #23]
    uint32_t ui32Val = 0, uCnt = 0;
    c710:	2300      	movs	r3, #0
    c712:	613b      	str	r3, [r7, #16]
    c714:	2300      	movs	r3, #0
    c716:	60fb      	str	r3, [r7, #12]

    if ( *pcStr == '-')
    c718:	687b      	ldr	r3, [r7, #4]
    c71a:	781b      	ldrb	r3, [r3, #0]
    c71c:	2b2d      	cmp	r3, #45	; 0x2d
    c71e:	d11b      	bne.n	c758 <decstr_to_int+0x56>
    {
        bNeg = true;
    c720:	2301      	movs	r3, #1
    c722:	75fb      	strb	r3, [r7, #23]
        pcStr++;
    c724:	687b      	ldr	r3, [r7, #4]
    c726:	3301      	adds	r3, #1
    c728:	607b      	str	r3, [r7, #4]
        uCnt++;
    c72a:	68fb      	ldr	r3, [r7, #12]
    c72c:	3301      	adds	r3, #1
    c72e:	60fb      	str	r3, [r7, #12]
    }

    while ( *pcStr >= '0'  &&  *pcStr <= '9' )
    c730:	e012      	b.n	c758 <decstr_to_int+0x56>
    {
        ++uCnt;
    c732:	68fb      	ldr	r3, [r7, #12]
    c734:	3301      	adds	r3, #1
    c736:	60fb      	str	r3, [r7, #12]

        //
        // Multiply accumulated value by 10.
        //
        ui32Val *= 10;
    c738:	693a      	ldr	r2, [r7, #16]
    c73a:	4613      	mov	r3, r2
    c73c:	009b      	lsls	r3, r3, #2
    c73e:	4413      	add	r3, r2
    c740:	005b      	lsls	r3, r3, #1
    c742:	613b      	str	r3, [r7, #16]

        //
        // Add in the new low digit.
        //
        ui32Val += (*pcStr - '0');
    c744:	687b      	ldr	r3, [r7, #4]
    c746:	781b      	ldrb	r3, [r3, #0]
    c748:	461a      	mov	r2, r3
    c74a:	693b      	ldr	r3, [r7, #16]
    c74c:	4413      	add	r3, r2
    c74e:	3b30      	subs	r3, #48	; 0x30
    c750:	613b      	str	r3, [r7, #16]
        pcStr++;
    c752:	687b      	ldr	r3, [r7, #4]
    c754:	3301      	adds	r3, #1
    c756:	607b      	str	r3, [r7, #4]
    while ( *pcStr >= '0'  &&  *pcStr <= '9' )
    c758:	687b      	ldr	r3, [r7, #4]
    c75a:	781b      	ldrb	r3, [r3, #0]
    c75c:	2b2f      	cmp	r3, #47	; 0x2f
    c75e:	d903      	bls.n	c768 <decstr_to_int+0x66>
    c760:	687b      	ldr	r3, [r7, #4]
    c762:	781b      	ldrb	r3, [r3, #0]
    c764:	2b39      	cmp	r3, #57	; 0x39
    c766:	d9e4      	bls.n	c732 <decstr_to_int+0x30>
    }

    if ( pui32CharCnt )
    c768:	683b      	ldr	r3, [r7, #0]
    c76a:	2b00      	cmp	r3, #0
    c76c:	d002      	beq.n	c774 <decstr_to_int+0x72>
    {
        *pui32CharCnt = uCnt;
    c76e:	683b      	ldr	r3, [r7, #0]
    c770:	68fa      	ldr	r2, [r7, #12]
    c772:	601a      	str	r2, [r3, #0]
    }

    return bNeg ? -ui32Val : ui32Val;
    c774:	7dfb      	ldrb	r3, [r7, #23]
    c776:	2b00      	cmp	r3, #0
    c778:	d002      	beq.n	c780 <decstr_to_int+0x7e>
    c77a:	693b      	ldr	r3, [r7, #16]
    c77c:	425b      	negs	r3, r3
    c77e:	e000      	b.n	c782 <decstr_to_int+0x80>
    c780:	693b      	ldr	r3, [r7, #16]
}
    c782:	4618      	mov	r0, r3
    c784:	371c      	adds	r7, #28
    c786:	46bd      	mov	sp, r7
    c788:	f85d 7b04 	ldr.w	r7, [sp], #4
    c78c:	4770      	bx	lr

0000c78e <uint64_to_str>:
// written).
//
//*****************************************************************************
static int
uint64_to_str(uint64_t ui64Val, char *pcBuf)
{
    c78e:	b590      	push	{r4, r7, lr}
    c790:	b091      	sub	sp, #68	; 0x44
    c792:	af00      	add	r7, sp, #0
    c794:	e9c7 0102 	strd	r0, r1, [r7, #8]
    c798:	607a      	str	r2, [r7, #4]
    char tbuf[25];
    int ix = 0, iNumDig = 0;
    c79a:	2300      	movs	r3, #0
    c79c:	63fb      	str	r3, [r7, #60]	; 0x3c
    c79e:	2300      	movs	r3, #0
    c7a0:	63bb      	str	r3, [r7, #56]	; 0x38
    do
    {
        //
        // Divide by 10
        //
        u64Tmp = divu64_10(ui64Val);
    c7a2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
    c7a6:	f7ff fe6b 	bl	c480 <divu64_10>
    c7aa:	e9c7 010c 	strd	r0, r1, [r7, #48]	; 0x30

        //
        // Get modulus
        //
        uMod = ui64Val - (u64Tmp * 10);
    c7ae:	68b9      	ldr	r1, [r7, #8]
    c7b0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
    c7b2:	4613      	mov	r3, r2
    c7b4:	009b      	lsls	r3, r3, #2
    c7b6:	4413      	add	r3, r2
    c7b8:	005b      	lsls	r3, r3, #1
    c7ba:	1acb      	subs	r3, r1, r3
    c7bc:	62fb      	str	r3, [r7, #44]	; 0x2c

        tbuf[ix++] = uMod + '0';
    c7be:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    c7c0:	1c5a      	adds	r2, r3, #1
    c7c2:	63fa      	str	r2, [r7, #60]	; 0x3c
    c7c4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    c7c6:	b2d2      	uxtb	r2, r2
    c7c8:	3230      	adds	r2, #48	; 0x30
    c7ca:	b2d2      	uxtb	r2, r2
    c7cc:	f107 0140 	add.w	r1, r7, #64	; 0x40
    c7d0:	440b      	add	r3, r1
    c7d2:	f803 2c30 	strb.w	r2, [r3, #-48]
        ui64Val = u64Tmp;
    c7d6:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
    c7da:	e9c7 3402 	strd	r3, r4, [r7, #8]
    } while ( ui64Val );
    c7de:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
    c7e2:	4323      	orrs	r3, r4
    c7e4:	d1dd      	bne.n	c7a2 <uint64_to_str+0x14>

    //
    // Save the total number of digits
    //
    iNumDig = ix;
    c7e6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    c7e8:	63bb      	str	r3, [r7, #56]	; 0x38

    //
    // Now, reverse the buffer when saving to the caller's buffer.
    //
    if ( pcBuf )
    c7ea:	687b      	ldr	r3, [r7, #4]
    c7ec:	2b00      	cmp	r3, #0
    c7ee:	d011      	beq.n	c814 <uint64_to_str+0x86>
    {
        while ( ix-- )
    c7f0:	e008      	b.n	c804 <uint64_to_str+0x76>
        {
            *pcBuf++ = tbuf[ix];
    c7f2:	687b      	ldr	r3, [r7, #4]
    c7f4:	1c5a      	adds	r2, r3, #1
    c7f6:	607a      	str	r2, [r7, #4]
    c7f8:	f107 0110 	add.w	r1, r7, #16
    c7fc:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    c7fe:	440a      	add	r2, r1
    c800:	7812      	ldrb	r2, [r2, #0]
    c802:	701a      	strb	r2, [r3, #0]
        while ( ix-- )
    c804:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    c806:	1e5a      	subs	r2, r3, #1
    c808:	63fa      	str	r2, [r7, #60]	; 0x3c
    c80a:	2b00      	cmp	r3, #0
    c80c:	d1f1      	bne.n	c7f2 <uint64_to_str+0x64>
        }

        //
        // Terminate the caller's buffer
        //
        *pcBuf = 0x00;
    c80e:	687b      	ldr	r3, [r7, #4]
    c810:	2200      	movs	r2, #0
    c812:	701a      	strb	r2, [r3, #0]
    }

    return iNumDig;
    c814:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
    c816:	4618      	mov	r0, r3
    c818:	3744      	adds	r7, #68	; 0x44
    c81a:	46bd      	mov	sp, r7
    c81c:	bd90      	pop	{r4, r7, pc}

0000c81e <uint64_to_hexstr>:
// written).
//
//*****************************************************************************
static int
uint64_to_hexstr(uint64_t ui64Val, char *pcBuf, bool bLower)
{
    c81e:	b4b0      	push	{r4, r5, r7}
    c820:	b08d      	sub	sp, #52	; 0x34
    c822:	af00      	add	r7, sp, #0
    c824:	e9c7 0102 	strd	r0, r1, [r7, #8]
    c828:	607a      	str	r2, [r7, #4]
    c82a:	70fb      	strb	r3, [r7, #3]
    int iNumDig, ix = 0;
    c82c:	2300      	movs	r3, #0
    c82e:	62fb      	str	r3, [r7, #44]	; 0x2c
    char cCh, tbuf[20];

    if ( ui64Val == 0 )
    c830:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
    c834:	4313      	orrs	r3, r2
    c836:	d131      	bne.n	c89c <uint64_to_hexstr+0x7e>
    {
        tbuf[ix++] = '0';   // Print a '0'
    c838:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    c83a:	1c5a      	adds	r2, r3, #1
    c83c:	62fa      	str	r2, [r7, #44]	; 0x2c
    c83e:	f107 0230 	add.w	r2, r7, #48	; 0x30
    c842:	4413      	add	r3, r2
    c844:	2230      	movs	r2, #48	; 0x30
    c846:	f803 2c20 	strb.w	r2, [r3, #-32]
    }

    while ( ui64Val )
    c84a:	e027      	b.n	c89c <uint64_to_hexstr+0x7e>
    {
        cCh = ui64Val & 0xf;
    c84c:	7a3b      	ldrb	r3, [r7, #8]
    c84e:	f003 030f 	and.w	r3, r3, #15
    c852:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

        //
        // Alpha character
        //
        if ( cCh > 9 )
    c856:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
    c85a:	2b09      	cmp	r3, #9
    c85c:	d90a      	bls.n	c874 <uint64_to_hexstr+0x56>
        {
            cCh += bLower ? 0x27 : 0x7;
    c85e:	78fb      	ldrb	r3, [r7, #3]
    c860:	2b00      	cmp	r3, #0
    c862:	d001      	beq.n	c868 <uint64_to_hexstr+0x4a>
    c864:	2227      	movs	r2, #39	; 0x27
    c866:	e000      	b.n	c86a <uint64_to_hexstr+0x4c>
    c868:	2207      	movs	r2, #7
    c86a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
    c86e:	4413      	add	r3, r2
    c870:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        }

        tbuf[ix++] = cCh + '0';
    c874:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    c876:	1c5a      	adds	r2, r3, #1
    c878:	62fa      	str	r2, [r7, #44]	; 0x2c
    c87a:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
    c87e:	3230      	adds	r2, #48	; 0x30
    c880:	b2d2      	uxtb	r2, r2
    c882:	f107 0130 	add.w	r1, r7, #48	; 0x30
    c886:	440b      	add	r3, r1
    c888:	f803 2c20 	strb.w	r2, [r3, #-32]
        ui64Val >>= 4;
    c88c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
    c890:	0914      	lsrs	r4, r2, #4
    c892:	ea44 7403 	orr.w	r4, r4, r3, lsl #28
    c896:	091d      	lsrs	r5, r3, #4
    c898:	e9c7 4502 	strd	r4, r5, [r7, #8]
    while ( ui64Val )
    c89c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
    c8a0:	4313      	orrs	r3, r2
    c8a2:	d1d3      	bne.n	c84c <uint64_to_hexstr+0x2e>
    }

    //
    // Save the total number of digits
    //
    iNumDig = ix;
    c8a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    c8a6:	627b      	str	r3, [r7, #36]	; 0x24

    //
    // Now, reverse the buffer when saving to the callers buffer.
    //
    if (pcBuf)
    c8a8:	687b      	ldr	r3, [r7, #4]
    c8aa:	2b00      	cmp	r3, #0
    c8ac:	d011      	beq.n	c8d2 <uint64_to_hexstr+0xb4>
    {
        while (ix--)
    c8ae:	e008      	b.n	c8c2 <uint64_to_hexstr+0xa4>
        {
            *pcBuf++ = tbuf[ix];
    c8b0:	687b      	ldr	r3, [r7, #4]
    c8b2:	1c5a      	adds	r2, r3, #1
    c8b4:	607a      	str	r2, [r7, #4]
    c8b6:	f107 0110 	add.w	r1, r7, #16
    c8ba:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    c8bc:	440a      	add	r2, r1
    c8be:	7812      	ldrb	r2, [r2, #0]
    c8c0:	701a      	strb	r2, [r3, #0]
        while (ix--)
    c8c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    c8c4:	1e5a      	subs	r2, r3, #1
    c8c6:	62fa      	str	r2, [r7, #44]	; 0x2c
    c8c8:	2b00      	cmp	r3, #0
    c8ca:	d1f1      	bne.n	c8b0 <uint64_to_hexstr+0x92>
        }

        //
        // Terminate the caller's buffer
        //
        *pcBuf = 0;
    c8cc:	687b      	ldr	r3, [r7, #4]
    c8ce:	2200      	movs	r2, #0
    c8d0:	701a      	strb	r2, [r3, #0]
    }

    return iNumDig;
    c8d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
    c8d4:	4618      	mov	r0, r3
    c8d6:	3734      	adds	r7, #52	; 0x34
    c8d8:	46bd      	mov	sp, r7
    c8da:	bcb0      	pop	{r4, r5, r7}
    c8dc:	4770      	bx	lr

0000c8de <simple_strlen>:
// Return length of the given string.
//
//*****************************************************************************
static uint32_t
simple_strlen(char *pcBuf)
{
    c8de:	b480      	push	{r7}
    c8e0:	b085      	sub	sp, #20
    c8e2:	af00      	add	r7, sp, #0
    c8e4:	6078      	str	r0, [r7, #4]
    uint32_t ui32RetVal = 0;
    c8e6:	2300      	movs	r3, #0
    c8e8:	60fb      	str	r3, [r7, #12]
    if ( !pcBuf )
    c8ea:	687b      	ldr	r3, [r7, #4]
    c8ec:	2b00      	cmp	r3, #0
    c8ee:	d104      	bne.n	c8fa <simple_strlen+0x1c>
    {
        return ui32RetVal;
    c8f0:	68fb      	ldr	r3, [r7, #12]
    c8f2:	e009      	b.n	c908 <simple_strlen+0x2a>
    }

    while ( *pcBuf++ )
    {
        ui32RetVal++;
    c8f4:	68fb      	ldr	r3, [r7, #12]
    c8f6:	3301      	adds	r3, #1
    c8f8:	60fb      	str	r3, [r7, #12]
    while ( *pcBuf++ )
    c8fa:	687b      	ldr	r3, [r7, #4]
    c8fc:	1c5a      	adds	r2, r3, #1
    c8fe:	607a      	str	r2, [r7, #4]
    c900:	781b      	ldrb	r3, [r3, #0]
    c902:	2b00      	cmp	r3, #0
    c904:	d1f6      	bne.n	c8f4 <simple_strlen+0x16>
    }
    return ui32RetVal;
    c906:	68fb      	ldr	r3, [r7, #12]
}
    c908:	4618      	mov	r0, r3
    c90a:	3714      	adds	r7, #20
    c90c:	46bd      	mov	sp, r7
    c90e:	f85d 7b04 	ldr.w	r7, [sp], #4
    c912:	4770      	bx	lr

0000c914 <padbuffer>:
// Pad a string buffer with pad characters.
//
//*****************************************************************************
static int32_t
padbuffer(char *pcBuf, uint8_t cPadChar, int32_t i32NumChars)
{
    c914:	b480      	push	{r7}
    c916:	b087      	sub	sp, #28
    c918:	af00      	add	r7, sp, #0
    c91a:	60f8      	str	r0, [r7, #12]
    c91c:	460b      	mov	r3, r1
    c91e:	607a      	str	r2, [r7, #4]
    c920:	72fb      	strb	r3, [r7, #11]
    int32_t i32Cnt = 0;
    c922:	2300      	movs	r3, #0
    c924:	617b      	str	r3, [r7, #20]

    if ( i32NumChars <= 0 )
    c926:	687b      	ldr	r3, [r7, #4]
    c928:	2b00      	cmp	r3, #0
    c92a:	dc0c      	bgt.n	c946 <padbuffer+0x32>
    {
        return i32Cnt;
    c92c:	697b      	ldr	r3, [r7, #20]
    c92e:	e010      	b.n	c952 <padbuffer+0x3e>
    }

    while ( i32NumChars-- )
    {
        if ( pcBuf )
    c930:	68fb      	ldr	r3, [r7, #12]
    c932:	2b00      	cmp	r3, #0
    c934:	d004      	beq.n	c940 <padbuffer+0x2c>
        {
            *pcBuf++ = cPadChar;
    c936:	68fb      	ldr	r3, [r7, #12]
    c938:	1c5a      	adds	r2, r3, #1
    c93a:	60fa      	str	r2, [r7, #12]
    c93c:	7afa      	ldrb	r2, [r7, #11]
    c93e:	701a      	strb	r2, [r3, #0]
        }
        i32Cnt++;
    c940:	697b      	ldr	r3, [r7, #20]
    c942:	3301      	adds	r3, #1
    c944:	617b      	str	r3, [r7, #20]
    while ( i32NumChars-- )
    c946:	687b      	ldr	r3, [r7, #4]
    c948:	1e5a      	subs	r2, r3, #1
    c94a:	607a      	str	r2, [r7, #4]
    c94c:	2b00      	cmp	r3, #0
    c94e:	d1ef      	bne.n	c930 <padbuffer+0x1c>
    }

    return i32Cnt;
    c950:	697b      	ldr	r3, [r7, #20]
}
    c952:	4618      	mov	r0, r3
    c954:	371c      	adds	r7, #28
    c956:	46bd      	mov	sp, r7
    c958:	f85d 7b04 	ldr.w	r7, [sp], #4
    c95c:	4770      	bx	lr
	...

0000c960 <ftoa>:
    int32_t I32;
    float F;
} i32fl_t;

static int ftoa(float fValue, char *pcBuf, int iPrecision)
{
    c960:	b590      	push	{r4, r7, lr}
    c962:	b08f      	sub	sp, #60	; 0x3c
    c964:	af00      	add	r7, sp, #0
    c966:	60f8      	str	r0, [r7, #12]
    c968:	60b9      	str	r1, [r7, #8]
    c96a:	607a      	str	r2, [r7, #4]
    i32fl_t unFloatValue;
    int iExp2, iBufSize;
    int32_t i32Significand, i32IntPart, i32FracPart;
    char *pcBufInitial, *pcBuftmp;

    iBufSize = *(uint32_t*)pcBuf;
    c96c:	68bb      	ldr	r3, [r7, #8]
    c96e:	681b      	ldr	r3, [r3, #0]
    c970:	627b      	str	r3, [r7, #36]	; 0x24
    if (iBufSize < 4)
    c972:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    c974:	2b03      	cmp	r3, #3
    c976:	dc02      	bgt.n	c97e <ftoa+0x1e>
    {
        return AM_FTOA_ERR_BUFSIZE;
    c978:	f06f 0302 	mvn.w	r3, #2
    c97c:	e0e7      	b.n	cb4e <ftoa+0x1ee>
    }

    if (fValue == 0.0f)
    c97e:	edd7 7a03 	vldr	s15, [r7, #12]
    c982:	eef5 7a40 	vcmp.f32	s15, #0.0
    c986:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    c98a:	d104      	bne.n	c996 <ftoa+0x36>
    {
        // "0.0"
        *(uint32_t*)pcBuf = 0x00 << 24 | ('0' << 16) | ('.' << 8) | ('0' << 0);
    c98c:	68bb      	ldr	r3, [r7, #8]
    c98e:	4a72      	ldr	r2, [pc, #456]	; (cb58 <ftoa+0x1f8>)
    c990:	601a      	str	r2, [r3, #0]
        return 3;
    c992:	2303      	movs	r3, #3
    c994:	e0db      	b.n	cb4e <ftoa+0x1ee>
    }

    pcBufInitial = pcBuf;
    c996:	68bb      	ldr	r3, [r7, #8]
    c998:	623b      	str	r3, [r7, #32]

    unFloatValue.F = fValue;
    c99a:	68fb      	ldr	r3, [r7, #12]
    c99c:	613b      	str	r3, [r7, #16]

    iExp2 = ((unFloatValue.I32 >> 23) & 0x000000FF) - 127;
    c99e:	693b      	ldr	r3, [r7, #16]
    c9a0:	15db      	asrs	r3, r3, #23
    c9a2:	b2db      	uxtb	r3, r3
    c9a4:	3b7f      	subs	r3, #127	; 0x7f
    c9a6:	61fb      	str	r3, [r7, #28]
    i32Significand = (unFloatValue.I32 & 0x00FFFFFF) | 0x00800000;
    c9a8:	693b      	ldr	r3, [r7, #16]
    c9aa:	f3c3 0316 	ubfx	r3, r3, #0, #23
    c9ae:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
    c9b2:	61bb      	str	r3, [r7, #24]
    i32FracPart = 0;
    c9b4:	2300      	movs	r3, #0
    c9b6:	633b      	str	r3, [r7, #48]	; 0x30
    i32IntPart = 0;
    c9b8:	2300      	movs	r3, #0
    c9ba:	637b      	str	r3, [r7, #52]	; 0x34

    if (iExp2 >= 31)
    c9bc:	69fb      	ldr	r3, [r7, #28]
    c9be:	2b1e      	cmp	r3, #30
    c9c0:	dd02      	ble.n	c9c8 <ftoa+0x68>
    {
        return AM_FTOA_ERR_VAL_TOO_LARGE;
    c9c2:	f06f 0301 	mvn.w	r3, #1
    c9c6:	e0c2      	b.n	cb4e <ftoa+0x1ee>
    }
    else if (iExp2 < -23)
    c9c8:	69fb      	ldr	r3, [r7, #28]
    c9ca:	f113 0f17 	cmn.w	r3, #23
    c9ce:	da02      	bge.n	c9d6 <ftoa+0x76>
    {
        return AM_FTOA_ERR_VAL_TOO_SMALL;
    c9d0:	f04f 33ff 	mov.w	r3, #4294967295
    c9d4:	e0bb      	b.n	cb4e <ftoa+0x1ee>
    }
    else if (iExp2 >= 23)
    c9d6:	69fb      	ldr	r3, [r7, #28]
    c9d8:	2b16      	cmp	r3, #22
    c9da:	dd06      	ble.n	c9ea <ftoa+0x8a>
    {
        i32IntPart = i32Significand << (iExp2 - 23);
    c9dc:	69fb      	ldr	r3, [r7, #28]
    c9de:	3b17      	subs	r3, #23
    c9e0:	69ba      	ldr	r2, [r7, #24]
    c9e2:	fa02 f303 	lsl.w	r3, r2, r3
    c9e6:	637b      	str	r3, [r7, #52]	; 0x34
    c9e8:	e01a      	b.n	ca20 <ftoa+0xc0>
    }
    else if (iExp2 >= 0)
    c9ea:	69fb      	ldr	r3, [r7, #28]
    c9ec:	2b00      	cmp	r3, #0
    c9ee:	db0f      	blt.n	ca10 <ftoa+0xb0>
    {
        i32IntPart = i32Significand >> (23 - iExp2);
    c9f0:	69fb      	ldr	r3, [r7, #28]
    c9f2:	f1c3 0317 	rsb	r3, r3, #23
    c9f6:	69ba      	ldr	r2, [r7, #24]
    c9f8:	fa42 f303 	asr.w	r3, r2, r3
    c9fc:	637b      	str	r3, [r7, #52]	; 0x34
        i32FracPart = (i32Significand << (iExp2 + 1)) & 0x00FFFFFF;
    c9fe:	69fb      	ldr	r3, [r7, #28]
    ca00:	3301      	adds	r3, #1
    ca02:	69ba      	ldr	r2, [r7, #24]
    ca04:	fa02 f303 	lsl.w	r3, r2, r3
    ca08:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    ca0c:	633b      	str	r3, [r7, #48]	; 0x30
    ca0e:	e007      	b.n	ca20 <ftoa+0xc0>
    }
    else // if (iExp2 < 0)
    {
        i32FracPart = (i32Significand & 0x00FFFFFF) >> -(iExp2 + 1);
    ca10:	69bb      	ldr	r3, [r7, #24]
    ca12:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
    ca16:	69fb      	ldr	r3, [r7, #28]
    ca18:	43db      	mvns	r3, r3
    ca1a:	fa42 f303 	asr.w	r3, r2, r3
    ca1e:	633b      	str	r3, [r7, #48]	; 0x30
    }

    if (unFloatValue.I32 < 0)
    ca20:	693b      	ldr	r3, [r7, #16]
    ca22:	2b00      	cmp	r3, #0
    ca24:	da04      	bge.n	ca30 <ftoa+0xd0>
    {
        *pcBuf++ = '-';
    ca26:	68bb      	ldr	r3, [r7, #8]
    ca28:	1c5a      	adds	r2, r3, #1
    ca2a:	60ba      	str	r2, [r7, #8]
    ca2c:	222d      	movs	r2, #45	; 0x2d
    ca2e:	701a      	strb	r2, [r3, #0]
    }

    if (i32IntPart == 0)
    ca30:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    ca32:	2b00      	cmp	r3, #0
    ca34:	d105      	bne.n	ca42 <ftoa+0xe2>
    {
        *pcBuf++ = '0';
    ca36:	68bb      	ldr	r3, [r7, #8]
    ca38:	1c5a      	adds	r2, r3, #1
    ca3a:	60ba      	str	r2, [r7, #8]
    ca3c:	2230      	movs	r2, #48	; 0x30
    ca3e:	701a      	strb	r2, [r3, #0]
    ca40:	e021      	b.n	ca86 <ftoa+0x126>
    }
    else
    {
        if (i32IntPart > 0)
    ca42:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    ca44:	2b00      	cmp	r3, #0
    ca46:	dd08      	ble.n	ca5a <ftoa+0xfa>
        {
            uint64_to_str(i32IntPart, pcBuf);
    ca48:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    ca4a:	ea4f 74e3 	mov.w	r4, r3, asr #31
    ca4e:	68ba      	ldr	r2, [r7, #8]
    ca50:	4618      	mov	r0, r3
    ca52:	4621      	mov	r1, r4
    ca54:	f7ff fe9b 	bl	c78e <uint64_to_str>
    ca58:	e011      	b.n	ca7e <ftoa+0x11e>
        }
        else
        {
            *pcBuf++ = '-';
    ca5a:	68bb      	ldr	r3, [r7, #8]
    ca5c:	1c5a      	adds	r2, r3, #1
    ca5e:	60ba      	str	r2, [r7, #8]
    ca60:	222d      	movs	r2, #45	; 0x2d
    ca62:	701a      	strb	r2, [r3, #0]
            uint64_to_str(-i32IntPart, pcBuf);
    ca64:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    ca66:	425b      	negs	r3, r3
    ca68:	ea4f 74e3 	mov.w	r4, r3, asr #31
    ca6c:	68ba      	ldr	r2, [r7, #8]
    ca6e:	4618      	mov	r0, r3
    ca70:	4621      	mov	r1, r4
    ca72:	f7ff fe8c 	bl	c78e <uint64_to_str>
        }
        while (*pcBuf)    // Get to end of new string
    ca76:	e002      	b.n	ca7e <ftoa+0x11e>
        {
            pcBuf++;
    ca78:	68bb      	ldr	r3, [r7, #8]
    ca7a:	3301      	adds	r3, #1
    ca7c:	60bb      	str	r3, [r7, #8]
        while (*pcBuf)    // Get to end of new string
    ca7e:	68bb      	ldr	r3, [r7, #8]
    ca80:	781b      	ldrb	r3, [r3, #0]
    ca82:	2b00      	cmp	r3, #0
    ca84:	d1f8      	bne.n	ca78 <ftoa+0x118>
    }

    //
    // Now, begin the fractional part
    //
    *pcBuf++ = '.';
    ca86:	68bb      	ldr	r3, [r7, #8]
    ca88:	1c5a      	adds	r2, r3, #1
    ca8a:	60ba      	str	r2, [r7, #8]
    ca8c:	222e      	movs	r2, #46	; 0x2e
    ca8e:	701a      	strb	r2, [r3, #0]

    if (i32FracPart == 0)
    ca90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    ca92:	2b00      	cmp	r3, #0
    ca94:	d105      	bne.n	caa2 <ftoa+0x142>
    {
        *pcBuf++ = '0';
    ca96:	68bb      	ldr	r3, [r7, #8]
    ca98:	1c5a      	adds	r2, r3, #1
    ca9a:	60ba      	str	r2, [r7, #8]
    ca9c:	2230      	movs	r2, #48	; 0x30
    ca9e:	701a      	strb	r2, [r3, #0]
    caa0:	e04f      	b.n	cb42 <ftoa+0x1e2>
    }
    else
    {
        int jx, iMax;

        iMax = iBufSize - (pcBuf - pcBufInitial) - 1;
    caa2:	68ba      	ldr	r2, [r7, #8]
    caa4:	6a3b      	ldr	r3, [r7, #32]
    caa6:	1ad3      	subs	r3, r2, r3
    caa8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    caaa:	1ad3      	subs	r3, r2, r3
    caac:	3b01      	subs	r3, #1
    caae:	617b      	str	r3, [r7, #20]
        iMax = (iMax > iPrecision) ? iPrecision : iMax;
    cab0:	697a      	ldr	r2, [r7, #20]
    cab2:	687b      	ldr	r3, [r7, #4]
    cab4:	4293      	cmp	r3, r2
    cab6:	bfa8      	it	ge
    cab8:	4613      	movge	r3, r2
    caba:	617b      	str	r3, [r7, #20]

        for (jx = 0; jx < iMax; jx++)
    cabc:	2300      	movs	r3, #0
    cabe:	62bb      	str	r3, [r7, #40]	; 0x28
    cac0:	e015      	b.n	caee <ftoa+0x18e>
        {
            i32FracPart *= 10;
    cac2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
    cac4:	4613      	mov	r3, r2
    cac6:	009b      	lsls	r3, r3, #2
    cac8:	4413      	add	r3, r2
    caca:	005b      	lsls	r3, r3, #1
    cacc:	633b      	str	r3, [r7, #48]	; 0x30
            *pcBuf++ = (i32FracPart >> 24) + '0';
    cace:	68bb      	ldr	r3, [r7, #8]
    cad0:	1c5a      	adds	r2, r3, #1
    cad2:	60ba      	str	r2, [r7, #8]
    cad4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
    cad6:	1612      	asrs	r2, r2, #24
    cad8:	b2d2      	uxtb	r2, r2
    cada:	3230      	adds	r2, #48	; 0x30
    cadc:	b2d2      	uxtb	r2, r2
    cade:	701a      	strb	r2, [r3, #0]
            i32FracPart &= 0x00FFFFFF;
    cae0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    cae2:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    cae6:	633b      	str	r3, [r7, #48]	; 0x30
        for (jx = 0; jx < iMax; jx++)
    cae8:	6abb      	ldr	r3, [r7, #40]	; 0x28
    caea:	3301      	adds	r3, #1
    caec:	62bb      	str	r3, [r7, #40]	; 0x28
    caee:	6aba      	ldr	r2, [r7, #40]	; 0x28
    caf0:	697b      	ldr	r3, [r7, #20]
    caf2:	429a      	cmp	r2, r3
    caf4:	dbe5      	blt.n	cac2 <ftoa+0x162>
        // 1.996        4                   1.9960
        //
        // To determine whether to round up, we'll look at what the next
        // decimal value would have been.
        //
        if ( ((i32FracPart * 10) >> 24) >= 5 )
    caf6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
    caf8:	4613      	mov	r3, r2
    cafa:	009b      	lsls	r3, r3, #2
    cafc:	4413      	add	r3, r2
    cafe:	005b      	lsls	r3, r3, #1
    cb00:	161b      	asrs	r3, r3, #24
    cb02:	2b04      	cmp	r3, #4
    cb04:	dd1d      	ble.n	cb42 <ftoa+0x1e2>
        {
            //
            // Yes, we need to round up.
            // Go back through the string and make adjustments as necessary.
            //
            pcBuftmp = pcBuf - 1;
    cb06:	68bb      	ldr	r3, [r7, #8]
    cb08:	3b01      	subs	r3, #1
    cb0a:	62fb      	str	r3, [r7, #44]	; 0x2c
            while ( pcBuftmp >= pcBufInitial )
    cb0c:	e015      	b.n	cb3a <ftoa+0x1da>
            {
                if ( *pcBuftmp == '.' )
    cb0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    cb10:	781b      	ldrb	r3, [r3, #0]
    cb12:	2b2e      	cmp	r3, #46	; 0x2e
    cb14:	d00e      	beq.n	cb34 <ftoa+0x1d4>
                {
                }
                else if ( *pcBuftmp == '9' )
    cb16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    cb18:	781b      	ldrb	r3, [r3, #0]
    cb1a:	2b39      	cmp	r3, #57	; 0x39
    cb1c:	d103      	bne.n	cb26 <ftoa+0x1c6>
                {
                    *pcBuftmp = '0';
    cb1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    cb20:	2230      	movs	r2, #48	; 0x30
    cb22:	701a      	strb	r2, [r3, #0]
    cb24:	e006      	b.n	cb34 <ftoa+0x1d4>
                }
                else
                {
                    *pcBuftmp += 1;
    cb26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    cb28:	781b      	ldrb	r3, [r3, #0]
    cb2a:	3301      	adds	r3, #1
    cb2c:	b2da      	uxtb	r2, r3
    cb2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    cb30:	701a      	strb	r2, [r3, #0]
                    break;
    cb32:	e006      	b.n	cb42 <ftoa+0x1e2>
                }
                pcBuftmp--;
    cb34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    cb36:	3b01      	subs	r3, #1
    cb38:	62fb      	str	r3, [r7, #44]	; 0x2c
            while ( pcBuftmp >= pcBufInitial )
    cb3a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    cb3c:	6a3b      	ldr	r3, [r7, #32]
    cb3e:	429a      	cmp	r2, r3
    cb40:	d2e5      	bcs.n	cb0e <ftoa+0x1ae>
    }

    //
    // Terminate the string and we're done
    //
    *pcBuf = 0x00;
    cb42:	68bb      	ldr	r3, [r7, #8]
    cb44:	2200      	movs	r2, #0
    cb46:	701a      	strb	r2, [r3, #0]

    return (pcBuf - pcBufInitial);
    cb48:	68ba      	ldr	r2, [r7, #8]
    cb4a:	6a3b      	ldr	r3, [r7, #32]
    cb4c:	1ad3      	subs	r3, r2, r3
} // ftoa()
    cb4e:	4618      	mov	r0, r3
    cb50:	373c      	adds	r7, #60	; 0x3c
    cb52:	46bd      	mov	sp, r7
    cb54:	bd90      	pop	{r4, r7, pc}
    cb56:	bf00      	nop
    cb58:	00302e30 	.word	0x00302e30

0000cb5c <am_util_stdio_vsprintf>:
//! @return uint32_t representing the number of characters printed.
//
//******************************************************************************
uint32_t
am_util_stdio_vsprintf(char *pcBuf, const char *pcFmt, va_list pArgs)
{
    cb5c:	b590      	push	{r4, r7, lr}
    cb5e:	b095      	sub	sp, #84	; 0x54
    cb60:	af00      	add	r7, sp, #0
    cb62:	60f8      	str	r0, [r7, #12]
    cb64:	60b9      	str	r1, [r7, #8]
    cb66:	607a      	str	r2, [r7, #4]
    char *pcStr;
    uint64_t ui64Val;
    int64_t i64Val;
    uint32_t ui32NumChars, ui32CharCnt = 0;
    cb68:	2300      	movs	r3, #0
    cb6a:	63fb      	str	r3, [r7, #60]	; 0x3c
    int iWidth, iVal, iPrecision;
    uint8_t ui8CharSpecifier, ui8PadChar;
    bool bLower, bLongLong, bNeg;
    uint32_t ui32strlen = 0;
    cb6c:	2300      	movs	r3, #0
    cb6e:	627b      	str	r3, [r7, #36]	; 0x24

    while ( *pcFmt != 0x0 )
    cb70:	e2e3      	b.n	d13a <am_util_stdio_vsprintf+0x5de>
    {
        iPrecision = 6;             // printf() default precision for %f is 6
    cb72:	2306      	movs	r3, #6
    cb74:	633b      	str	r3, [r7, #48]	; 0x30

        if ( *pcFmt != '%' )
    cb76:	68bb      	ldr	r3, [r7, #8]
    cb78:	781b      	ldrb	r3, [r3, #0]
    cb7a:	2b25      	cmp	r3, #37	; 0x25
    cb7c:	d01f      	beq.n	cbbe <am_util_stdio_vsprintf+0x62>
        {
            //
            // Accumulate the string portion of the format specification.
            //
            if ( pcBuf )
    cb7e:	68fb      	ldr	r3, [r7, #12]
    cb80:	2b00      	cmp	r3, #0
    cb82:	d015      	beq.n	cbb0 <am_util_stdio_vsprintf+0x54>
            {
                // If '\n', convert to '\r\n'
                if ( *pcFmt == '\n'  &&  g_bTxtXlate )
    cb84:	68bb      	ldr	r3, [r7, #8]
    cb86:	781b      	ldrb	r3, [r3, #0]
    cb88:	2b0a      	cmp	r3, #10
    cb8a:	d10b      	bne.n	cba4 <am_util_stdio_vsprintf+0x48>
    cb8c:	4bb1      	ldr	r3, [pc, #708]	; (ce54 <am_util_stdio_vsprintf+0x2f8>)
    cb8e:	781b      	ldrb	r3, [r3, #0]
    cb90:	2b00      	cmp	r3, #0
    cb92:	d007      	beq.n	cba4 <am_util_stdio_vsprintf+0x48>
                {
                    *pcBuf++ = '\r';
    cb94:	68fb      	ldr	r3, [r7, #12]
    cb96:	1c5a      	adds	r2, r3, #1
    cb98:	60fa      	str	r2, [r7, #12]
    cb9a:	220d      	movs	r2, #13
    cb9c:	701a      	strb	r2, [r3, #0]
                    ++ui32CharCnt;
    cb9e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    cba0:	3301      	adds	r3, #1
    cba2:	63fb      	str	r3, [r7, #60]	; 0x3c
                }
                *pcBuf++ = *pcFmt;
    cba4:	68fb      	ldr	r3, [r7, #12]
    cba6:	1c5a      	adds	r2, r3, #1
    cba8:	60fa      	str	r2, [r7, #12]
    cbaa:	68ba      	ldr	r2, [r7, #8]
    cbac:	7812      	ldrb	r2, [r2, #0]
    cbae:	701a      	strb	r2, [r3, #0]
            }

            ++pcFmt;
    cbb0:	68bb      	ldr	r3, [r7, #8]
    cbb2:	3301      	adds	r3, #1
    cbb4:	60bb      	str	r3, [r7, #8]
            ++ui32CharCnt;
    cbb6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    cbb8:	3301      	adds	r3, #1
    cbba:	63fb      	str	r3, [r7, #60]	; 0x3c
            continue;
    cbbc:	e2bd      	b.n	d13a <am_util_stdio_vsprintf+0x5de>
        }

        //
        // Handle the specifier.
        //
        ++pcFmt;
    cbbe:	68bb      	ldr	r3, [r7, #8]
    cbc0:	3301      	adds	r3, #1
    cbc2:	60bb      	str	r3, [r7, #8]
        bLower = bLongLong = false;
    cbc4:	2300      	movs	r3, #0
    cbc6:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
    cbca:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
    cbce:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e

        //
        // Default to space as ui8PadChar
        //
        ui8PadChar = ' ';
    cbd2:	2320      	movs	r3, #32
    cbd4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

        if ( *pcFmt == '0' )
    cbd8:	68bb      	ldr	r3, [r7, #8]
    cbda:	781b      	ldrb	r3, [r3, #0]
    cbdc:	2b30      	cmp	r3, #48	; 0x30
    cbde:	d105      	bne.n	cbec <am_util_stdio_vsprintf+0x90>
        {
            ui8PadChar = '0';
    cbe0:	2330      	movs	r3, #48	; 0x30
    cbe2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
            ++pcFmt;
    cbe6:	68bb      	ldr	r3, [r7, #8]
    cbe8:	3301      	adds	r3, #1
    cbea:	60bb      	str	r3, [r7, #8]
        }

        //
        // Width specifier
        //
        iWidth = decstr_to_int(pcFmt, &ui32NumChars);
    cbec:	f107 0310 	add.w	r3, r7, #16
    cbf0:	4619      	mov	r1, r3
    cbf2:	68b8      	ldr	r0, [r7, #8]
    cbf4:	f7ff fd85 	bl	c702 <decstr_to_int>
    cbf8:	4603      	mov	r3, r0
    cbfa:	63bb      	str	r3, [r7, #56]	; 0x38
        pcFmt += ui32NumChars;
    cbfc:	693b      	ldr	r3, [r7, #16]
    cbfe:	68ba      	ldr	r2, [r7, #8]
    cc00:	4413      	add	r3, r2
    cc02:	60bb      	str	r3, [r7, #8]

        //
        // For now, only support a negative width specifier for %s
        //
        if ( ( *pcFmt != 's' )  &&  ( iWidth < 0 ) )
    cc04:	68bb      	ldr	r3, [r7, #8]
    cc06:	781b      	ldrb	r3, [r3, #0]
    cc08:	2b73      	cmp	r3, #115	; 0x73
    cc0a:	d005      	beq.n	cc18 <am_util_stdio_vsprintf+0xbc>
    cc0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    cc0e:	2b00      	cmp	r3, #0
    cc10:	da02      	bge.n	cc18 <am_util_stdio_vsprintf+0xbc>
        {
            iWidth = -iWidth;
    cc12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    cc14:	425b      	negs	r3, r3
    cc16:	63bb      	str	r3, [r7, #56]	; 0x38
        }

        //
        // Check for precision specifier
        //
        if (*pcFmt == '.')
    cc18:	68bb      	ldr	r3, [r7, #8]
    cc1a:	781b      	ldrb	r3, [r3, #0]
    cc1c:	2b2e      	cmp	r3, #46	; 0x2e
    cc1e:	d10e      	bne.n	cc3e <am_util_stdio_vsprintf+0xe2>
        {
            ++pcFmt;
    cc20:	68bb      	ldr	r3, [r7, #8]
    cc22:	3301      	adds	r3, #1
    cc24:	60bb      	str	r3, [r7, #8]
            iPrecision = decstr_to_int(pcFmt, &ui32NumChars);
    cc26:	f107 0310 	add.w	r3, r7, #16
    cc2a:	4619      	mov	r1, r3
    cc2c:	68b8      	ldr	r0, [r7, #8]
    cc2e:	f7ff fd68 	bl	c702 <decstr_to_int>
    cc32:	4603      	mov	r3, r0
    cc34:	633b      	str	r3, [r7, #48]	; 0x30
            pcFmt += ui32NumChars;
    cc36:	693b      	ldr	r3, [r7, #16]
    cc38:	68ba      	ldr	r2, [r7, #8]
    cc3a:	4413      	add	r3, r2
    cc3c:	60bb      	str	r3, [r7, #8]
        // 'll', which must be a modifier for either 'd', 'i', 'u', 'x', or 'X'
        // (or even 'o', which is not currently supported). Other sub-specifiers
        // like 'hh','h', etc. are not currently handled.
        // Note - 'l' is used in Coremark, a primary reason it's supported here.
        //
        if ( *pcFmt == 'l' )
    cc3e:	68bb      	ldr	r3, [r7, #8]
    cc40:	781b      	ldrb	r3, [r3, #0]
    cc42:	2b6c      	cmp	r3, #108	; 0x6c
    cc44:	d10c      	bne.n	cc60 <am_util_stdio_vsprintf+0x104>
        {
            pcFmt++;
    cc46:	68bb      	ldr	r3, [r7, #8]
    cc48:	3301      	adds	r3, #1
    cc4a:	60bb      	str	r3, [r7, #8]
            if ( *pcFmt == 'l' )    // "ll" (long long)
    cc4c:	68bb      	ldr	r3, [r7, #8]
    cc4e:	781b      	ldrb	r3, [r3, #0]
    cc50:	2b6c      	cmp	r3, #108	; 0x6c
    cc52:	d105      	bne.n	cc60 <am_util_stdio_vsprintf+0x104>
            {
                pcFmt++;
    cc54:	68bb      	ldr	r3, [r7, #8]
    cc56:	3301      	adds	r3, #1
    cc58:	60bb      	str	r3, [r7, #8]
                bLongLong = true;
    cc5a:	2301      	movs	r3, #1
    cc5c:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
            }
        }

        switch ( *pcFmt )
    cc60:	68bb      	ldr	r3, [r7, #8]
    cc62:	781b      	ldrb	r3, [r3, #0]
    cc64:	3b46      	subs	r3, #70	; 0x46
    cc66:	2b32      	cmp	r3, #50	; 0x32
    cc68:	f200 8254 	bhi.w	d114 <am_util_stdio_vsprintf+0x5b8>
    cc6c:	a201      	add	r2, pc, #4	; (adr r2, cc74 <am_util_stdio_vsprintf+0x118>)
    cc6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    cc72:	bf00      	nop
    cc74:	0000d09f 	.word	0x0000d09f
    cc78:	0000d115 	.word	0x0000d115
    cc7c:	0000d115 	.word	0x0000d115
    cc80:	0000d115 	.word	0x0000d115
    cc84:	0000d115 	.word	0x0000d115
    cc88:	0000d115 	.word	0x0000d115
    cc8c:	0000d115 	.word	0x0000d115
    cc90:	0000d115 	.word	0x0000d115
    cc94:	0000d115 	.word	0x0000d115
    cc98:	0000d115 	.word	0x0000d115
    cc9c:	0000d115 	.word	0x0000d115
    cca0:	0000d115 	.word	0x0000d115
    cca4:	0000d115 	.word	0x0000d115
    cca8:	0000d115 	.word	0x0000d115
    ccac:	0000d115 	.word	0x0000d115
    ccb0:	0000d115 	.word	0x0000d115
    ccb4:	0000d115 	.word	0x0000d115
    ccb8:	0000d115 	.word	0x0000d115
    ccbc:	0000ce3b 	.word	0x0000ce3b
    ccc0:	0000d115 	.word	0x0000d115
    ccc4:	0000d115 	.word	0x0000d115
    ccc8:	0000d115 	.word	0x0000d115
    cccc:	0000d115 	.word	0x0000d115
    ccd0:	0000d115 	.word	0x0000d115
    ccd4:	0000d115 	.word	0x0000d115
    ccd8:	0000d115 	.word	0x0000d115
    ccdc:	0000d115 	.word	0x0000d115
    cce0:	0000d115 	.word	0x0000d115
    cce4:	0000d115 	.word	0x0000d115
    cce8:	0000cd41 	.word	0x0000cd41
    ccec:	0000cf67 	.word	0x0000cf67
    ccf0:	0000d115 	.word	0x0000d115
    ccf4:	0000d09f 	.word	0x0000d09f
    ccf8:	0000d115 	.word	0x0000d115
    ccfc:	0000d115 	.word	0x0000d115
    cd00:	0000cf67 	.word	0x0000cf67
    cd04:	0000d115 	.word	0x0000d115
    cd08:	0000d115 	.word	0x0000d115
    cd0c:	0000d115 	.word	0x0000d115
    cd10:	0000d115 	.word	0x0000d115
    cd14:	0000d115 	.word	0x0000d115
    cd18:	0000d115 	.word	0x0000d115
    cd1c:	0000d115 	.word	0x0000d115
    cd20:	0000d115 	.word	0x0000d115
    cd24:	0000d115 	.word	0x0000d115
    cd28:	0000cd67 	.word	0x0000cd67
    cd2c:	0000d115 	.word	0x0000d115
    cd30:	0000ced5 	.word	0x0000ced5
    cd34:	0000d115 	.word	0x0000d115
    cd38:	0000d115 	.word	0x0000d115
    cd3c:	0000ce35 	.word	0x0000ce35
        {
            case 'c':
                ui8CharSpecifier = va_arg(pArgs, uint32_t);
    cd40:	687b      	ldr	r3, [r7, #4]
    cd42:	1d1a      	adds	r2, r3, #4
    cd44:	607a      	str	r2, [r7, #4]
    cd46:	681b      	ldr	r3, [r3, #0]
    cd48:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

                if ( pcBuf )
    cd4c:	68fb      	ldr	r3, [r7, #12]
    cd4e:	2b00      	cmp	r3, #0
    cd50:	d005      	beq.n	cd5e <am_util_stdio_vsprintf+0x202>
                {
                    *pcBuf++ = ui8CharSpecifier;
    cd52:	68fb      	ldr	r3, [r7, #12]
    cd54:	1c5a      	adds	r2, r3, #1
    cd56:	60fa      	str	r2, [r7, #12]
    cd58:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
    cd5c:	701a      	strb	r2, [r3, #0]
                }

                ++ui32CharCnt;
    cd5e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    cd60:	3301      	adds	r3, #1
    cd62:	63fb      	str	r3, [r7, #60]	; 0x3c
                break;
    cd64:	e1e6      	b.n	d134 <am_util_stdio_vsprintf+0x5d8>

            case 's':
                pcStr = va_arg(pArgs, char *);
    cd66:	687b      	ldr	r3, [r7, #4]
    cd68:	1d1a      	adds	r2, r3, #4
    cd6a:	607a      	str	r2, [r7, #4]
    cd6c:	681b      	ldr	r3, [r3, #0]
    cd6e:	64fb      	str	r3, [r7, #76]	; 0x4c
                //
                // For %s, we support the width specifier. If iWidth is negative
                // the string is left-aligned (padding on the right).  Otherwise
                // the string is padded at the beginning with spaces.
                //
                ui32strlen = simple_strlen(pcStr);
    cd70:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
    cd72:	f7ff fdb4 	bl	c8de <simple_strlen>
    cd76:	6278      	str	r0, [r7, #36]	; 0x24
                if ( iWidth > 0 )
    cd78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    cd7a:	2b00      	cmp	r3, #0
    cd7c:	dd2e      	ble.n	cddc <am_util_stdio_vsprintf+0x280>
                {
                    // Pad the beginning of the string (right-aligned).
                    if ( ui32strlen < iWidth )
    cd7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    cd80:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    cd82:	429a      	cmp	r2, r3
    cd84:	d22a      	bcs.n	cddc <am_util_stdio_vsprintf+0x280>
                    {
                        // String needs some padding.
                        iWidth -= ui32strlen;
    cd86:	6bba      	ldr	r2, [r7, #56]	; 0x38
    cd88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    cd8a:	1ad3      	subs	r3, r2, r3
    cd8c:	63bb      	str	r3, [r7, #56]	; 0x38
                        iWidth = padbuffer(pcBuf, ui8PadChar, iWidth);
    cd8e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
    cd92:	6bba      	ldr	r2, [r7, #56]	; 0x38
    cd94:	4619      	mov	r1, r3
    cd96:	68f8      	ldr	r0, [r7, #12]
    cd98:	f7ff fdbc 	bl	c914 <padbuffer>
    cd9c:	63b8      	str	r0, [r7, #56]	; 0x38
                        pcBuf += pcBuf ? iWidth : 0;
    cd9e:	68fb      	ldr	r3, [r7, #12]
    cda0:	2b00      	cmp	r3, #0
    cda2:	d001      	beq.n	cda8 <am_util_stdio_vsprintf+0x24c>
    cda4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    cda6:	e000      	b.n	cdaa <am_util_stdio_vsprintf+0x24e>
    cda8:	2300      	movs	r3, #0
    cdaa:	68fa      	ldr	r2, [r7, #12]
    cdac:	4413      	add	r3, r2
    cdae:	60fb      	str	r3, [r7, #12]
                        ui32CharCnt += iWidth;
    cdb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    cdb2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    cdb4:	4413      	add	r3, r2
    cdb6:	63fb      	str	r3, [r7, #60]	; 0x3c
                        iWidth = 0;
    cdb8:	2300      	movs	r3, #0
    cdba:	63bb      	str	r3, [r7, #56]	; 0x38
                    }
                }

                while (*pcStr != 0x0)
    cdbc:	e00e      	b.n	cddc <am_util_stdio_vsprintf+0x280>
                {
                    if ( pcBuf )
    cdbe:	68fb      	ldr	r3, [r7, #12]
    cdc0:	2b00      	cmp	r3, #0
    cdc2:	d005      	beq.n	cdd0 <am_util_stdio_vsprintf+0x274>
                    {
                        *pcBuf++ = *pcStr;
    cdc4:	68fb      	ldr	r3, [r7, #12]
    cdc6:	1c5a      	adds	r2, r3, #1
    cdc8:	60fa      	str	r2, [r7, #12]
    cdca:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
    cdcc:	7812      	ldrb	r2, [r2, #0]
    cdce:	701a      	strb	r2, [r3, #0]
                    }

                    ++pcStr;
    cdd0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    cdd2:	3301      	adds	r3, #1
    cdd4:	64fb      	str	r3, [r7, #76]	; 0x4c
                    ++ui32CharCnt;
    cdd6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    cdd8:	3301      	adds	r3, #1
    cdda:	63fb      	str	r3, [r7, #60]	; 0x3c
                while (*pcStr != 0x0)
    cddc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    cdde:	781b      	ldrb	r3, [r3, #0]
    cde0:	2b00      	cmp	r3, #0
    cde2:	d1ec      	bne.n	cdbe <am_util_stdio_vsprintf+0x262>
                }

                if ( iWidth )
    cde4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    cde6:	2b00      	cmp	r3, #0
    cde8:	f000 81a1 	beq.w	d12e <am_util_stdio_vsprintf+0x5d2>
                {
                    iWidth = -iWidth;
    cdec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    cdee:	425b      	negs	r3, r3
    cdf0:	63bb      	str	r3, [r7, #56]	; 0x38

                    // Pad the end of the string (left-aligned).
                    if ( ui32strlen < iWidth )
    cdf2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    cdf4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    cdf6:	429a      	cmp	r2, r3
    cdf8:	f080 8199 	bcs.w	d12e <am_util_stdio_vsprintf+0x5d2>
                    {
                        // String needs some padding.
                        iWidth -= ui32strlen;
    cdfc:	6bba      	ldr	r2, [r7, #56]	; 0x38
    cdfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    ce00:	1ad3      	subs	r3, r2, r3
    ce02:	63bb      	str	r3, [r7, #56]	; 0x38
                        iWidth = padbuffer(pcBuf, ui8PadChar, iWidth);
    ce04:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
    ce08:	6bba      	ldr	r2, [r7, #56]	; 0x38
    ce0a:	4619      	mov	r1, r3
    ce0c:	68f8      	ldr	r0, [r7, #12]
    ce0e:	f7ff fd81 	bl	c914 <padbuffer>
    ce12:	63b8      	str	r0, [r7, #56]	; 0x38
                        pcBuf += pcBuf ? iWidth : 0;
    ce14:	68fb      	ldr	r3, [r7, #12]
    ce16:	2b00      	cmp	r3, #0
    ce18:	d001      	beq.n	ce1e <am_util_stdio_vsprintf+0x2c2>
    ce1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    ce1c:	e000      	b.n	ce20 <am_util_stdio_vsprintf+0x2c4>
    ce1e:	2300      	movs	r3, #0
    ce20:	68fa      	ldr	r2, [r7, #12]
    ce22:	4413      	add	r3, r2
    ce24:	60fb      	str	r3, [r7, #12]
                        ui32CharCnt += iWidth;
    ce26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    ce28:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    ce2a:	4413      	add	r3, r2
    ce2c:	63fb      	str	r3, [r7, #60]	; 0x3c
                        iWidth = 0;
    ce2e:	2300      	movs	r3, #0
    ce30:	63bb      	str	r3, [r7, #56]	; 0x38
                    }
                }
                break;
    ce32:	e17c      	b.n	d12e <am_util_stdio_vsprintf+0x5d2>

            case 'x':
                bLower = true;
    ce34:	2301      	movs	r3, #1
    ce36:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
            case 'X':
                ui64Val = bLongLong ? va_arg(pArgs, uint64_t) :
    ce3a:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
    ce3e:	2b00      	cmp	r3, #0
    ce40:	d00a      	beq.n	ce58 <am_util_stdio_vsprintf+0x2fc>
    ce42:	687b      	ldr	r3, [r7, #4]
    ce44:	3307      	adds	r3, #7
    ce46:	f023 0307 	bic.w	r3, r3, #7
    ce4a:	f103 0208 	add.w	r2, r3, #8
    ce4e:	607a      	str	r2, [r7, #4]
    ce50:	cb18      	ldmia	r3, {r3, r4}
    ce52:	e007      	b.n	ce64 <am_util_stdio_vsprintf+0x308>
    ce54:	10001138 	.word	0x10001138
                                      va_arg(pArgs, uint32_t);
    ce58:	687b      	ldr	r3, [r7, #4]
    ce5a:	1d1a      	adds	r2, r3, #4
    ce5c:	607a      	str	r2, [r7, #4]
    ce5e:	681b      	ldr	r3, [r3, #0]
                ui64Val = bLongLong ? va_arg(pArgs, uint64_t) :
    ce60:	f04f 0400 	mov.w	r4, #0
    ce64:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40

                if ( iWidth )
    ce68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    ce6a:	2b00      	cmp	r3, #0
    ce6c:	d01e      	beq.n	ceac <am_util_stdio_vsprintf+0x350>
                {
                    //
                    // Compute # of leading chars
                    //
                    iWidth -= ndigits_in_hex(ui64Val);
    ce6e:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
    ce72:	f7ff fc22 	bl	c6ba <ndigits_in_hex>
    ce76:	4602      	mov	r2, r0
    ce78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    ce7a:	1a9b      	subs	r3, r3, r2
    ce7c:	63bb      	str	r3, [r7, #56]	; 0x38

                    iWidth = padbuffer(pcBuf, ui8PadChar, iWidth);
    ce7e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
    ce82:	6bba      	ldr	r2, [r7, #56]	; 0x38
    ce84:	4619      	mov	r1, r3
    ce86:	68f8      	ldr	r0, [r7, #12]
    ce88:	f7ff fd44 	bl	c914 <padbuffer>
    ce8c:	63b8      	str	r0, [r7, #56]	; 0x38
                    pcBuf += pcBuf ? iWidth : 0;
    ce8e:	68fb      	ldr	r3, [r7, #12]
    ce90:	2b00      	cmp	r3, #0
    ce92:	d001      	beq.n	ce98 <am_util_stdio_vsprintf+0x33c>
    ce94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    ce96:	e000      	b.n	ce9a <am_util_stdio_vsprintf+0x33e>
    ce98:	2300      	movs	r3, #0
    ce9a:	68fa      	ldr	r2, [r7, #12]
    ce9c:	4413      	add	r3, r2
    ce9e:	60fb      	str	r3, [r7, #12]
                    ui32CharCnt += iWidth;
    cea0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    cea2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    cea4:	4413      	add	r3, r2
    cea6:	63fb      	str	r3, [r7, #60]	; 0x3c
                    iWidth = 0;
    cea8:	2300      	movs	r3, #0
    ceaa:	63bb      	str	r3, [r7, #56]	; 0x38
                }

                iVal = uint64_to_hexstr(ui64Val, pcBuf, bLower);
    ceac:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
    ceb0:	68fa      	ldr	r2, [r7, #12]
    ceb2:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
    ceb6:	f7ff fcb2 	bl	c81e <uint64_to_hexstr>
    ceba:	6378      	str	r0, [r7, #52]	; 0x34

                if ( pcBuf )
    cebc:	68fb      	ldr	r3, [r7, #12]
    cebe:	2b00      	cmp	r3, #0
    cec0:	d003      	beq.n	ceca <am_util_stdio_vsprintf+0x36e>
                {
                    pcBuf += iVal;
    cec2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    cec4:	68fa      	ldr	r2, [r7, #12]
    cec6:	4413      	add	r3, r2
    cec8:	60fb      	str	r3, [r7, #12]
                }

                ui32CharCnt += iVal;
    ceca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    cecc:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    cece:	4413      	add	r3, r2
    ced0:	63fb      	str	r3, [r7, #60]	; 0x3c
                break;
    ced2:	e12f      	b.n	d134 <am_util_stdio_vsprintf+0x5d8>

            case 'u':
                ui64Val = bLongLong ? va_arg(pArgs, uint64_t) :
    ced4:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
    ced8:	2b00      	cmp	r3, #0
    ceda:	d008      	beq.n	ceee <am_util_stdio_vsprintf+0x392>
    cedc:	687b      	ldr	r3, [r7, #4]
    cede:	3307      	adds	r3, #7
    cee0:	f023 0307 	bic.w	r3, r3, #7
    cee4:	f103 0208 	add.w	r2, r3, #8
    cee8:	607a      	str	r2, [r7, #4]
    ceea:	cb18      	ldmia	r3, {r3, r4}
    ceec:	e005      	b.n	cefa <am_util_stdio_vsprintf+0x39e>
                                      va_arg(pArgs, uint32_t);
    ceee:	687b      	ldr	r3, [r7, #4]
    cef0:	1d1a      	adds	r2, r3, #4
    cef2:	607a      	str	r2, [r7, #4]
    cef4:	681b      	ldr	r3, [r3, #0]
                ui64Val = bLongLong ? va_arg(pArgs, uint64_t) :
    cef6:	f04f 0400 	mov.w	r4, #0
    cefa:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40

                if ( iWidth )
    cefe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    cf00:	2b00      	cmp	r3, #0
    cf02:	d01e      	beq.n	cf42 <am_util_stdio_vsprintf+0x3e6>
                {
                    //
                    // We need to pad the beginning of the value.
                    // Compute # of leading chars
                    //
                    iWidth -= ndigits_in_u64(ui64Val);
    cf04:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
    cf08:	f7ff fb99 	bl	c63e <ndigits_in_u64>
    cf0c:	4602      	mov	r2, r0
    cf0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    cf10:	1a9b      	subs	r3, r3, r2
    cf12:	63bb      	str	r3, [r7, #56]	; 0x38

                    iWidth = padbuffer(pcBuf, ui8PadChar, iWidth);
    cf14:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
    cf18:	6bba      	ldr	r2, [r7, #56]	; 0x38
    cf1a:	4619      	mov	r1, r3
    cf1c:	68f8      	ldr	r0, [r7, #12]
    cf1e:	f7ff fcf9 	bl	c914 <padbuffer>
    cf22:	63b8      	str	r0, [r7, #56]	; 0x38
                    pcBuf += pcBuf ? iWidth : 0;
    cf24:	68fb      	ldr	r3, [r7, #12]
    cf26:	2b00      	cmp	r3, #0
    cf28:	d001      	beq.n	cf2e <am_util_stdio_vsprintf+0x3d2>
    cf2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    cf2c:	e000      	b.n	cf30 <am_util_stdio_vsprintf+0x3d4>
    cf2e:	2300      	movs	r3, #0
    cf30:	68fa      	ldr	r2, [r7, #12]
    cf32:	4413      	add	r3, r2
    cf34:	60fb      	str	r3, [r7, #12]
                    ui32CharCnt += iWidth;
    cf36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    cf38:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    cf3a:	4413      	add	r3, r2
    cf3c:	63fb      	str	r3, [r7, #60]	; 0x3c
                    iWidth = 0;
    cf3e:	2300      	movs	r3, #0
    cf40:	63bb      	str	r3, [r7, #56]	; 0x38
                }

                iVal = uint64_to_str(ui64Val, pcBuf);
    cf42:	68fa      	ldr	r2, [r7, #12]
    cf44:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
    cf48:	f7ff fc21 	bl	c78e <uint64_to_str>
    cf4c:	6378      	str	r0, [r7, #52]	; 0x34

                if ( pcBuf )
    cf4e:	68fb      	ldr	r3, [r7, #12]
    cf50:	2b00      	cmp	r3, #0
    cf52:	d003      	beq.n	cf5c <am_util_stdio_vsprintf+0x400>
                {
                    pcBuf += iVal;
    cf54:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    cf56:	68fa      	ldr	r2, [r7, #12]
    cf58:	4413      	add	r3, r2
    cf5a:	60fb      	str	r3, [r7, #12]
                }

                ui32CharCnt += iVal;
    cf5c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    cf5e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    cf60:	4413      	add	r3, r2
    cf62:	63fb      	str	r3, [r7, #60]	; 0x3c
                break;
    cf64:	e0e6      	b.n	d134 <am_util_stdio_vsprintf+0x5d8>
                // Output for a negative number, for example, -5:
                //   %d:-5
                //  %5d:   -5
                // %05d:-0005
                //
                i64Val = bLongLong ? va_arg(pArgs, int64_t) :
    cf66:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
    cf6a:	2b00      	cmp	r3, #0
    cf6c:	d008      	beq.n	cf80 <am_util_stdio_vsprintf+0x424>
    cf6e:	687b      	ldr	r3, [r7, #4]
    cf70:	3307      	adds	r3, #7
    cf72:	f023 0307 	bic.w	r3, r3, #7
    cf76:	f103 0208 	add.w	r2, r3, #8
    cf7a:	607a      	str	r2, [r7, #4]
    cf7c:	cb18      	ldmia	r3, {r3, r4}
    cf7e:	e005      	b.n	cf8c <am_util_stdio_vsprintf+0x430>
                                     va_arg(pArgs, int32_t);
    cf80:	687b      	ldr	r3, [r7, #4]
    cf82:	1d1a      	adds	r2, r3, #4
    cf84:	607a      	str	r2, [r7, #4]
    cf86:	681b      	ldr	r3, [r3, #0]
                i64Val = bLongLong ? va_arg(pArgs, int64_t) :
    cf88:	ea4f 74e3 	mov.w	r4, r3, asr #31
    cf8c:	e9c7 3406 	strd	r3, r4, [r7, #24]

                //
                // Get absolute value
                //
                if ( i64Val < 0 )
    cf90:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
    cf94:	2b00      	cmp	r3, #0
    cf96:	f174 0300 	sbcs.w	r3, r4, #0
    cf9a:	da0a      	bge.n	cfb2 <am_util_stdio_vsprintf+0x456>
                {
                    ui64Val = -i64Val;          // Get absolute value
    cf9c:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
    cfa0:	425b      	negs	r3, r3
    cfa2:	eb64 0444 	sbc.w	r4, r4, r4, lsl #1
    cfa6:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
                    bNeg = true;
    cfaa:	2301      	movs	r3, #1
    cfac:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    cfb0:	e006      	b.n	cfc0 <am_util_stdio_vsprintf+0x464>
                }
                else
                {
                    ui64Val = i64Val;
    cfb2:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
    cfb6:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
                    bNeg = false;
    cfba:	2300      	movs	r3, #0
    cfbc:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
                }

                if ( iWidth )
    cfc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    cfc2:	2b00      	cmp	r3, #0
    cfc4:	d04a      	beq.n	d05c <am_util_stdio_vsprintf+0x500>
                {
                    //
                    // We need to pad the beginning of the value.
                    // Compute # of leading chars
                    //
                    iWidth -= ndigits_in_i64(ui64Val);
    cfc6:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
    cfca:	4618      	mov	r0, r3
    cfcc:	4621      	mov	r1, r4
    cfce:	f7ff fb57 	bl	c680 <ndigits_in_i64>
    cfd2:	4602      	mov	r2, r0
    cfd4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    cfd6:	1a9b      	subs	r3, r3, r2
    cfd8:	63bb      	str	r3, [r7, #56]	; 0x38

                    if ( bNeg )
    cfda:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
    cfde:	2b00      	cmp	r3, #0
    cfe0:	d011      	beq.n	d006 <am_util_stdio_vsprintf+0x4aa>
                    {
                        --iWidth;
    cfe2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    cfe4:	3b01      	subs	r3, #1
    cfe6:	63bb      	str	r3, [r7, #56]	; 0x38

                        //
                        // Allow for the negative sign
                        //
                        if ( ui8PadChar == '0' )
    cfe8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
    cfec:	2b30      	cmp	r3, #48	; 0x30
    cfee:	d10a      	bne.n	d006 <am_util_stdio_vsprintf+0x4aa>
                        {
                            //
                            // Print the neg sign BEFORE the leading zeros
                            //
                            if ( pcBuf )
    cff0:	68fb      	ldr	r3, [r7, #12]
    cff2:	2b00      	cmp	r3, #0
    cff4:	d004      	beq.n	d000 <am_util_stdio_vsprintf+0x4a4>
                            {
                                *pcBuf++ = '-';
    cff6:	68fb      	ldr	r3, [r7, #12]
    cff8:	1c5a      	adds	r2, r3, #1
    cffa:	60fa      	str	r2, [r7, #12]
    cffc:	222d      	movs	r2, #45	; 0x2d
    cffe:	701a      	strb	r2, [r3, #0]
                            }

                            ++ui32CharCnt;
    d000:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    d002:	3301      	adds	r3, #1
    d004:	63fb      	str	r3, [r7, #60]	; 0x3c
                        }
                    }

                    iWidth = padbuffer(pcBuf, ui8PadChar, iWidth);
    d006:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
    d00a:	6bba      	ldr	r2, [r7, #56]	; 0x38
    d00c:	4619      	mov	r1, r3
    d00e:	68f8      	ldr	r0, [r7, #12]
    d010:	f7ff fc80 	bl	c914 <padbuffer>
    d014:	63b8      	str	r0, [r7, #56]	; 0x38
                    pcBuf += pcBuf ? iWidth : 0;
    d016:	68fb      	ldr	r3, [r7, #12]
    d018:	2b00      	cmp	r3, #0
    d01a:	d001      	beq.n	d020 <am_util_stdio_vsprintf+0x4c4>
    d01c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    d01e:	e000      	b.n	d022 <am_util_stdio_vsprintf+0x4c6>
    d020:	2300      	movs	r3, #0
    d022:	68fa      	ldr	r2, [r7, #12]
    d024:	4413      	add	r3, r2
    d026:	60fb      	str	r3, [r7, #12]
                    ui32CharCnt += iWidth;
    d028:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    d02a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    d02c:	4413      	add	r3, r2
    d02e:	63fb      	str	r3, [r7, #60]	; 0x3c
                    iWidth = 0;
    d030:	2300      	movs	r3, #0
    d032:	63bb      	str	r3, [r7, #56]	; 0x38

                    if ( bNeg  &&  (ui8PadChar == ' ') )
    d034:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
    d038:	2b00      	cmp	r3, #0
    d03a:	d01e      	beq.n	d07a <am_util_stdio_vsprintf+0x51e>
    d03c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
    d040:	2b20      	cmp	r3, #32
    d042:	d11a      	bne.n	d07a <am_util_stdio_vsprintf+0x51e>
                    {
                        //
                        // Print the neg sign AFTER the leading blanks
                        //
                        if ( pcBuf )
    d044:	68fb      	ldr	r3, [r7, #12]
    d046:	2b00      	cmp	r3, #0
    d048:	d004      	beq.n	d054 <am_util_stdio_vsprintf+0x4f8>
                        {
                            *pcBuf++ = '-';
    d04a:	68fb      	ldr	r3, [r7, #12]
    d04c:	1c5a      	adds	r2, r3, #1
    d04e:	60fa      	str	r2, [r7, #12]
    d050:	222d      	movs	r2, #45	; 0x2d
    d052:	701a      	strb	r2, [r3, #0]
                        }

                        ++ui32CharCnt;
    d054:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    d056:	3301      	adds	r3, #1
    d058:	63fb      	str	r3, [r7, #60]	; 0x3c
    d05a:	e00e      	b.n	d07a <am_util_stdio_vsprintf+0x51e>
                    }
                }
                else
                {
                    if ( bNeg )
    d05c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
    d060:	2b00      	cmp	r3, #0
    d062:	d00a      	beq.n	d07a <am_util_stdio_vsprintf+0x51e>
                    {
                        if ( pcBuf )
    d064:	68fb      	ldr	r3, [r7, #12]
    d066:	2b00      	cmp	r3, #0
    d068:	d004      	beq.n	d074 <am_util_stdio_vsprintf+0x518>
                        {
                            *pcBuf++ = '-';
    d06a:	68fb      	ldr	r3, [r7, #12]
    d06c:	1c5a      	adds	r2, r3, #1
    d06e:	60fa      	str	r2, [r7, #12]
    d070:	222d      	movs	r2, #45	; 0x2d
    d072:	701a      	strb	r2, [r3, #0]
                        }
                        ++ui32CharCnt;
    d074:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    d076:	3301      	adds	r3, #1
    d078:	63fb      	str	r3, [r7, #60]	; 0x3c
                    }
                }

                iVal = uint64_to_str(ui64Val, pcBuf);
    d07a:	68fa      	ldr	r2, [r7, #12]
    d07c:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
    d080:	f7ff fb85 	bl	c78e <uint64_to_str>
    d084:	6378      	str	r0, [r7, #52]	; 0x34

                if ( pcBuf )
    d086:	68fb      	ldr	r3, [r7, #12]
    d088:	2b00      	cmp	r3, #0
    d08a:	d003      	beq.n	d094 <am_util_stdio_vsprintf+0x538>
                {
                    pcBuf += iVal;
    d08c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    d08e:	68fa      	ldr	r2, [r7, #12]
    d090:	4413      	add	r3, r2
    d092:	60fb      	str	r3, [r7, #12]
                }

                ui32CharCnt += iVal;
    d094:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    d096:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    d098:	4413      	add	r3, r2
    d09a:	63fb      	str	r3, [r7, #60]	; 0x3c
                break;
    d09c:	e04a      	b.n	d134 <am_util_stdio_vsprintf+0x5d8>


            case 'f':
            case 'F':
                if ( pcBuf )
    d09e:	68fb      	ldr	r3, [r7, #12]
    d0a0:	2b00      	cmp	r3, #0
    d0a2:	d046      	beq.n	d132 <am_util_stdio_vsprintf+0x5d6>
                {
                    float fValue = va_arg(pArgs, double);
    d0a4:	687b      	ldr	r3, [r7, #4]
    d0a6:	3307      	adds	r3, #7
    d0a8:	f023 0307 	bic.w	r3, r3, #7
    d0ac:	f103 0208 	add.w	r2, r3, #8
    d0b0:	607a      	str	r2, [r7, #4]
    d0b2:	cb18      	ldmia	r3, {r3, r4}
    d0b4:	4618      	mov	r0, r3
    d0b6:	4621      	mov	r1, r4
    d0b8:	f7ff f822 	bl	c100 <__aeabi_d2f>
    d0bc:	4603      	mov	r3, r0
    d0be:	617b      	str	r3, [r7, #20]

                    //
                    // pcBuf is an input (size of buffer) and also an output of ftoa()
                    //
                    *(uint32_t*)pcBuf = 20;
    d0c0:	68fb      	ldr	r3, [r7, #12]
    d0c2:	2214      	movs	r2, #20
    d0c4:	601a      	str	r2, [r3, #0]

                    iVal = ftoa(fValue, pcBuf, iPrecision);
    d0c6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
    d0c8:	68f9      	ldr	r1, [r7, #12]
    d0ca:	6978      	ldr	r0, [r7, #20]
    d0cc:	f7ff fc48 	bl	c960 <ftoa>
    d0d0:	6378      	str	r0, [r7, #52]	; 0x34
                    if ( iVal < 0 )
    d0d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    d0d4:	2b00      	cmp	r3, #0
    d0d6:	da14      	bge.n	d102 <am_util_stdio_vsprintf+0x5a6>
                    {
                        uint32_t u32PrntErrVal;
                        if ( iVal == AM_FTOA_ERR_VAL_TOO_SMALL )
    d0d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    d0da:	f1b3 3fff 	cmp.w	r3, #4294967295
    d0de:	d102      	bne.n	d0e6 <am_util_stdio_vsprintf+0x58a>
                        {
                            u32PrntErrVal = (0x00 << 24) | ('0' << 16) |
    d0e0:	4b1e      	ldr	r3, [pc, #120]	; (d15c <am_util_stdio_vsprintf+0x600>)
    d0e2:	62bb      	str	r3, [r7, #40]	; 0x28
    d0e4:	e008      	b.n	d0f8 <am_util_stdio_vsprintf+0x59c>
                                            ('.' << 8)   | ('0' << 0);  // "0.0"
                        }
                        else if ( iVal == AM_FTOA_ERR_VAL_TOO_LARGE )
    d0e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    d0e8:	f113 0f02 	cmn.w	r3, #2
    d0ec:	d102      	bne.n	d0f4 <am_util_stdio_vsprintf+0x598>
                        {
                            u32PrntErrVal = (0x00 << 24) | ('#' << 16) |
    d0ee:	4b1c      	ldr	r3, [pc, #112]	; (d160 <am_util_stdio_vsprintf+0x604>)
    d0f0:	62bb      	str	r3, [r7, #40]	; 0x28
    d0f2:	e001      	b.n	d0f8 <am_util_stdio_vsprintf+0x59c>
                                            ('.' << 8)   | ('#' << 0);  // "#.#"
                        }
                        else
                        {
                            u32PrntErrVal = (0x00 << 24) | ('?' << 16) |
    d0f4:	4b1b      	ldr	r3, [pc, #108]	; (d164 <am_util_stdio_vsprintf+0x608>)
    d0f6:	62bb      	str	r3, [r7, #40]	; 0x28
                                            ('.' << 8)   | ('?' << 0);  // "?.?"
                        }
                        *(uint32_t*)pcBuf = u32PrntErrVal;
    d0f8:	68fb      	ldr	r3, [r7, #12]
    d0fa:	6aba      	ldr	r2, [r7, #40]	; 0x28
    d0fc:	601a      	str	r2, [r3, #0]
                        iVal = 3;
    d0fe:	2303      	movs	r3, #3
    d100:	637b      	str	r3, [r7, #52]	; 0x34
                    }
                    ui32CharCnt += iVal;
    d102:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    d104:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    d106:	4413      	add	r3, r2
    d108:	63fb      	str	r3, [r7, #60]	; 0x3c
                    pcBuf += iVal;
    d10a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    d10c:	68fa      	ldr	r2, [r7, #12]
    d10e:	4413      	add	r3, r2
    d110:	60fb      	str	r3, [r7, #12]
                }
                break;
    d112:	e00e      	b.n	d132 <am_util_stdio_vsprintf+0x5d6>
            // For non-handled specifiers, we'll just print the character.
            // e.g. this will allow the normal printing of a '%' using
            // "%%".
            //
            default:
                if ( pcBuf )
    d114:	68fb      	ldr	r3, [r7, #12]
    d116:	2b00      	cmp	r3, #0
    d118:	d005      	beq.n	d126 <am_util_stdio_vsprintf+0x5ca>
                {
                    *pcBuf++ = *pcFmt;
    d11a:	68fb      	ldr	r3, [r7, #12]
    d11c:	1c5a      	adds	r2, r3, #1
    d11e:	60fa      	str	r2, [r7, #12]
    d120:	68ba      	ldr	r2, [r7, #8]
    d122:	7812      	ldrb	r2, [r2, #0]
    d124:	701a      	strb	r2, [r3, #0]
                }

                ++ui32CharCnt;
    d126:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    d128:	3301      	adds	r3, #1
    d12a:	63fb      	str	r3, [r7, #60]	; 0x3c
                break;
    d12c:	e002      	b.n	d134 <am_util_stdio_vsprintf+0x5d8>
                break;
    d12e:	bf00      	nop
    d130:	e000      	b.n	d134 <am_util_stdio_vsprintf+0x5d8>
                break;
    d132:	bf00      	nop
        } // switch()

        //
        // Bump the format specification to the next character
        //
        ++pcFmt;
    d134:	68bb      	ldr	r3, [r7, #8]
    d136:	3301      	adds	r3, #1
    d138:	60bb      	str	r3, [r7, #8]
    while ( *pcFmt != 0x0 )
    d13a:	68bb      	ldr	r3, [r7, #8]
    d13c:	781b      	ldrb	r3, [r3, #0]
    d13e:	2b00      	cmp	r3, #0
    d140:	f47f ad17 	bne.w	cb72 <am_util_stdio_vsprintf+0x16>
    } // while ()

    //
    // Terminate the string
    //
    if ( pcBuf )
    d144:	68fb      	ldr	r3, [r7, #12]
    d146:	2b00      	cmp	r3, #0
    d148:	d002      	beq.n	d150 <am_util_stdio_vsprintf+0x5f4>
    {
        *pcBuf = 0x0;
    d14a:	68fb      	ldr	r3, [r7, #12]
    d14c:	2200      	movs	r2, #0
    d14e:	701a      	strb	r2, [r3, #0]
    }

    return (ui32CharCnt);
    d150:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
    d152:	4618      	mov	r0, r3
    d154:	3754      	adds	r7, #84	; 0x54
    d156:	46bd      	mov	sp, r7
    d158:	bd90      	pop	{r4, r7, pc}
    d15a:	bf00      	nop
    d15c:	00302e30 	.word	0x00302e30
    d160:	00232e23 	.word	0x00232e23
    d164:	003f2e3f 	.word	0x003f2e3f

0000d168 <am_util_stdio_printf>:
//! @return uint32_t representing the number of characters printed.
//
// *****************************************************************************
uint32_t
am_util_stdio_printf(const char *pcFmt, ...)
{
    d168:	b40f      	push	{r0, r1, r2, r3}
    d16a:	b580      	push	{r7, lr}
    d16c:	b082      	sub	sp, #8
    d16e:	af00      	add	r7, sp, #0

    //
    // Convert to the desired string.
    //
    va_list pArgs;
    va_start(pArgs, pcFmt);
    d170:	f107 0314 	add.w	r3, r7, #20
    d174:	603b      	str	r3, [r7, #0]
    ui32NumChars = am_util_stdio_vsprintf(g_prfbuf, pcFmt, pArgs);
    d176:	683a      	ldr	r2, [r7, #0]
    d178:	6939      	ldr	r1, [r7, #16]
    d17a:	4808      	ldr	r0, [pc, #32]	; (d19c <am_util_stdio_printf+0x34>)
    d17c:	f7ff fcee 	bl	cb5c <am_util_stdio_vsprintf>
    d180:	6078      	str	r0, [r7, #4]
    va_end(pArgs);

    //
    // This is where we print the buffer to the configured interface.
    //
    g_pfnCharPrint(g_prfbuf);
    d182:	4b07      	ldr	r3, [pc, #28]	; (d1a0 <am_util_stdio_printf+0x38>)
    d184:	681b      	ldr	r3, [r3, #0]
    d186:	4805      	ldr	r0, [pc, #20]	; (d19c <am_util_stdio_printf+0x34>)
    d188:	4798      	blx	r3

    //
    // return the number of characters printed.
    //
    return ui32NumChars;
    d18a:	687b      	ldr	r3, [r7, #4]
}
    d18c:	4618      	mov	r0, r3
    d18e:	3708      	adds	r7, #8
    d190:	46bd      	mov	sp, r7
    d192:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
    d196:	b004      	add	sp, #16
    d198:	4770      	bx	lr
    d19a:	bf00      	nop
    d19c:	10001038 	.word	0x10001038
    d1a0:	10001944 	.word	0x10001944

0000d1a4 <am_util_stdio_terminal_clear>:
//! @return None.
//
//*****************************************************************************
void
am_util_stdio_terminal_clear(void)
{
    d1a4:	b580      	push	{r7, lr}
    d1a6:	af00      	add	r7, sp, #0
    // left corner.
    // We'll first print a number of spaces, which helps get the ITM in sync
    // with AM Flash, especially after a reset event or a system clock
    // frequency change.
    //
    am_util_stdio_printf("\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n");
    d1a8:	4802      	ldr	r0, [pc, #8]	; (d1b4 <am_util_stdio_terminal_clear+0x10>)
    d1aa:	f7ff ffdd 	bl	d168 <am_util_stdio_printf>
}
    d1ae:	bf00      	nop
    d1b0:	bd80      	pop	{r7, pc}
    d1b2:	bf00      	nop
    d1b4:	0000f138 	.word	0x0000f138

0000d1b8 <am_bsp_uart_string_print>:
//! @return None.
//
//*****************************************************************************
void
am_bsp_uart_string_print(char *pcString)
{
    d1b8:	b510      	push	{r4, lr}
    d1ba:	b086      	sub	sp, #24
    uint32_t ui32BytesWritten = 0;

    //
    // Measure the length of the string.
    //
    while (pcString[ui32StrLen] != 0)
    d1bc:	7804      	ldrb	r4, [r0, #0]
    uint32_t ui32BytesWritten = 0;
    d1be:	2300      	movs	r3, #0
    d1c0:	9300      	str	r3, [sp, #0]
    while (pcString[ui32StrLen] != 0)
    d1c2:	b134      	cbz	r4, d1d2 <am_bsp_uart_string_print+0x1a>
    d1c4:	461c      	mov	r4, r3
    d1c6:	4601      	mov	r1, r0
    d1c8:	f811 2f01 	ldrb.w	r2, [r1, #1]!
    {
        ui32StrLen++;
    d1cc:	3401      	adds	r4, #1
    while (pcString[ui32StrLen] != 0)
    d1ce:	2a00      	cmp	r2, #0
    d1d0:	d1fa      	bne.n	d1c8 <am_bsp_uart_string_print+0x10>
        .ui32NumBytes = ui32StrLen,
        .ui32TimeoutMs = AM_HAL_UART_WAIT_FOREVER,
        .pui32BytesTransferred = &ui32BytesWritten,
    };

    am_hal_uart_transfer(g_sCOMUART, &sUartWrite);
    d1d2:	4b0a      	ldr	r3, [pc, #40]	; (d1fc <am_bsp_uart_string_print+0x44>)
    const am_hal_uart_transfer_t sUartWrite =
    d1d4:	9002      	str	r0, [sp, #8]
    d1d6:	2200      	movs	r2, #0
    am_hal_uart_transfer(g_sCOMUART, &sUartWrite);
    d1d8:	6818      	ldr	r0, [r3, #0]
    const am_hal_uart_transfer_t sUartWrite =
    d1da:	9403      	str	r4, [sp, #12]
    d1dc:	f04f 33ff 	mov.w	r3, #4294967295
    am_hal_uart_transfer(g_sCOMUART, &sUartWrite);
    d1e0:	a901      	add	r1, sp, #4
    const am_hal_uart_transfer_t sUartWrite =
    d1e2:	9201      	str	r2, [sp, #4]
    d1e4:	9304      	str	r3, [sp, #16]
    d1e6:	f8cd d014 	str.w	sp, [sp, #20]
    am_hal_uart_transfer(g_sCOMUART, &sUartWrite);
    d1ea:	f001 f8b9 	bl	e360 <am_hal_uart_transfer>

    if (ui32BytesWritten != ui32StrLen)
    d1ee:	9800      	ldr	r0, [sp, #0]
    d1f0:	42a0      	cmp	r0, r4
    d1f2:	d000      	beq.n	d1f6 <am_bsp_uart_string_print+0x3e>
    d1f4:	e7fe      	b.n	d1f4 <am_bsp_uart_string_print+0x3c>
        //
        // Couldn't send the whole string!!
        //
        while(1);
    }
} // am_bsp_uart_string_print()
    d1f6:	b006      	add	sp, #24
    d1f8:	bd10      	pop	{r4, pc}
    d1fa:	bf00      	nop
    d1fc:	1000113c 	.word	0x1000113c

0000d200 <am_bsp_low_power_init>:
{
    d200:	b508      	push	{r3, lr}
    am_hal_itm_disable();
    d202:	f000 fcef 	bl	dbe4 <am_hal_itm_disable>
    am_util_stdio_printf_init(0);
    d206:	2000      	movs	r0, #0
    d208:	f7ff f92a 	bl	c460 <am_util_stdio_printf_init>
    am_hal_gpio_pinconfig(AM_BSP_GPIO_ITM_SWO, g_AM_HAL_GPIO_DISABLE);
    d20c:	4b08      	ldr	r3, [pc, #32]	; (d230 <am_bsp_low_power_init+0x30>)
    d20e:	2029      	movs	r0, #41	; 0x29
    d210:	6819      	ldr	r1, [r3, #0]
    d212:	f000 fb7b 	bl	d90c <am_hal_gpio_pinconfig>
    am_hal_pwrctrl_low_power_init();
    d216:	f000 fe41 	bl	de9c <am_hal_pwrctrl_low_power_init>
    am_hal_rtc_osc_select(AM_HAL_RTC_OSC_LFRC);
    d21a:	2001      	movs	r0, #1
    d21c:	f000 fe7c 	bl	df18 <am_hal_rtc_osc_select>
    am_hal_clkgen_control(AM_HAL_CLKGEN_CONTROL_XTAL_STOP, 0);
    d220:	2100      	movs	r1, #0
    d222:	2003      	movs	r0, #3
    d224:	f000 f902 	bl	d42c <am_hal_clkgen_control>
} // am_bsp_low_power_init()
    d228:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    am_hal_rtc_osc_disable();
    d22c:	f000 be80 	b.w	df30 <am_hal_rtc_osc_disable>
    d230:	0000f184 	.word	0x0000f184

0000d234 <am_bsp_debug_printf_enable>:
{
    d234:	b510      	push	{r4, lr}
    if (g_ui32PrintInterface == AM_BSP_PRINT_INFC_SWO)
    d236:	4a2d      	ldr	r2, [pc, #180]	; (d2ec <am_bsp_debug_printf_enable+0xb8>)
    d238:	6813      	ldr	r3, [r2, #0]
    d23a:	2b01      	cmp	r3, #1
{
    d23c:	b086      	sub	sp, #24
    if (g_ui32PrintInterface == AM_BSP_PRINT_INFC_SWO)
    d23e:	d028      	beq.n	d292 <am_bsp_debug_printf_enable+0x5e>
    else if (g_ui32PrintInterface == AM_BSP_PRINT_INFC_UART0)
    d240:	2b02      	cmp	r3, #2
    d242:	d037      	beq.n	d2b4 <am_bsp_debug_printf_enable+0x80>
    else if (g_ui32PrintInterface == AM_BSP_PRINT_INFC_BUFFERED_UART0)
    d244:	2b03      	cmp	r3, #3
    d246:	d001      	beq.n	d24c <am_bsp_debug_printf_enable+0x18>
} // am_bsp_debug_printf_enable()
    d248:	b006      	add	sp, #24
    d24a:	bd10      	pop	{r4, pc}
    //
    // Initialize, power up, and configure the communication UART. Use the
    // custom configuration if it was provided. Otherwise, just use the default
    // configuration.
    //
    am_hal_uart_initialize(AM_BSP_UART_PRINT_INST, &g_sCOMUART);
    d24c:	4c28      	ldr	r4, [pc, #160]	; (d2f0 <am_bsp_debug_printf_enable+0xbc>)
    g_ui32PrintInterface = AM_BSP_PRINT_INFC_UART0;
    d24e:	2302      	movs	r3, #2
    am_hal_uart_initialize(AM_BSP_UART_PRINT_INST, &g_sCOMUART);
    d250:	4621      	mov	r1, r4
    d252:	2000      	movs	r0, #0
    g_ui32PrintInterface = AM_BSP_PRINT_INFC_UART0;
    d254:	6013      	str	r3, [r2, #0]
    am_hal_uart_initialize(AM_BSP_UART_PRINT_INST, &g_sCOMUART);
    d256:	f000 feeb 	bl	e030 <am_hal_uart_initialize>
    am_hal_uart_power_control(g_sCOMUART, AM_HAL_SYSCTRL_WAKE, false);
    d25a:	2200      	movs	r2, #0
    d25c:	4611      	mov	r1, r2
    d25e:	6820      	ldr	r0, [r4, #0]
    d260:	f000 ff22 	bl	e0a8 <am_hal_uart_power_control>
    am_hal_uart_configure(g_sCOMUART, &g_sBspUartBufferedConfig);
    d264:	6820      	ldr	r0, [r4, #0]
    d266:	4923      	ldr	r1, [pc, #140]	; (d2f4 <am_bsp_debug_printf_enable+0xc0>)
    d268:	f000 ff90 	bl	e18c <am_hal_uart_configure>

    //
    // Enable the UART pins.
    //
    am_hal_gpio_pinconfig(AM_BSP_GPIO_COM_UART_TX, g_AM_BSP_GPIO_COM_UART_TX);
    d26c:	4922      	ldr	r1, [pc, #136]	; (d2f8 <am_bsp_debug_printf_enable+0xc4>)
    d26e:	2027      	movs	r0, #39	; 0x27
    d270:	6809      	ldr	r1, [r1, #0]
    d272:	f000 fb4b 	bl	d90c <am_hal_gpio_pinconfig>
    am_hal_gpio_pinconfig(AM_BSP_GPIO_COM_UART_RX, g_AM_BSP_GPIO_COM_UART_RX);
    d276:	4a21      	ldr	r2, [pc, #132]	; (d2fc <am_bsp_debug_printf_enable+0xc8>)
    d278:	2028      	movs	r0, #40	; 0x28
    d27a:	6811      	ldr	r1, [r2, #0]
    d27c:	f000 fb46 	bl	d90c <am_hal_gpio_pinconfig>

    //
    // Register the BSP print function to the STDIO driver.
    //
    am_util_stdio_printf_init(am_bsp_uart_string_print);
    d280:	481f      	ldr	r0, [pc, #124]	; (d300 <am_bsp_debug_printf_enable+0xcc>)
    d282:	f7ff f8ed 	bl	c460 <am_util_stdio_printf_init>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    d286:	481f      	ldr	r0, [pc, #124]	; (d304 <am_bsp_debug_printf_enable+0xd0>)
    d288:	f44f 4400 	mov.w	r4, #32768	; 0x8000
    d28c:	6004      	str	r4, [r0, #0]
} // am_bsp_debug_printf_enable()
    d28e:	b006      	add	sp, #24
    d290:	bd10      	pop	{r4, pc}
    am_hal_itm_enable();
    d292:	f000 fc89 	bl	dba8 <am_hal_itm_enable>
    TPIUcfg.ui32SetItmBaud = AM_HAL_TPIU_BAUD_1M;
    d296:	a806      	add	r0, sp, #24
    d298:	4a1b      	ldr	r2, [pc, #108]	; (d308 <am_bsp_debug_printf_enable+0xd4>)
    am_hal_gpio_pinconfig(AM_BSP_GPIO_ITM_SWO, g_AM_BSP_GPIO_ITM_SWO);
    d29a:	4c1c      	ldr	r4, [pc, #112]	; (d30c <am_bsp_debug_printf_enable+0xd8>)
    TPIUcfg.ui32SetItmBaud = AM_HAL_TPIU_BAUD_1M;
    d29c:	f840 2d14 	str.w	r2, [r0, #-20]!
    am_hal_tpiu_enable(&TPIUcfg);
    d2a0:	f000 fe74 	bl	df8c <am_hal_tpiu_enable>
    am_hal_gpio_pinconfig(AM_BSP_GPIO_ITM_SWO, g_AM_BSP_GPIO_ITM_SWO);
    d2a4:	6821      	ldr	r1, [r4, #0]
    d2a6:	2029      	movs	r0, #41	; 0x29
    d2a8:	f000 fb30 	bl	d90c <am_hal_gpio_pinconfig>
    am_util_stdio_printf_init(am_hal_itm_print);
    d2ac:	4818      	ldr	r0, [pc, #96]	; (d310 <am_bsp_debug_printf_enable+0xdc>)
    d2ae:	f7ff f8d7 	bl	c460 <am_util_stdio_printf_init>
    d2b2:	e7c9      	b.n	d248 <am_bsp_debug_printf_enable+0x14>
    am_hal_uart_initialize(AM_BSP_UART_PRINT_INST, &g_sCOMUART);
    d2b4:	4c0e      	ldr	r4, [pc, #56]	; (d2f0 <am_bsp_debug_printf_enable+0xbc>)
    d2b6:	2000      	movs	r0, #0
    d2b8:	4621      	mov	r1, r4
    d2ba:	f000 feb9 	bl	e030 <am_hal_uart_initialize>
    am_hal_uart_power_control(g_sCOMUART, AM_HAL_SYSCTRL_WAKE, false);
    d2be:	2200      	movs	r2, #0
    d2c0:	4611      	mov	r1, r2
    d2c2:	6820      	ldr	r0, [r4, #0]
    d2c4:	f000 fef0 	bl	e0a8 <am_hal_uart_power_control>
    am_hal_uart_configure(g_sCOMUART, &g_sBspUartConfig);
    d2c8:	6820      	ldr	r0, [r4, #0]
    d2ca:	4912      	ldr	r1, [pc, #72]	; (d314 <am_bsp_debug_printf_enable+0xe0>)
    d2cc:	f000 ff5e 	bl	e18c <am_hal_uart_configure>
    am_hal_gpio_pinconfig(AM_BSP_GPIO_COM_UART_TX, g_AM_BSP_GPIO_COM_UART_TX);
    d2d0:	4b09      	ldr	r3, [pc, #36]	; (d2f8 <am_bsp_debug_printf_enable+0xc4>)
    d2d2:	2027      	movs	r0, #39	; 0x27
    d2d4:	6819      	ldr	r1, [r3, #0]
    d2d6:	f000 fb19 	bl	d90c <am_hal_gpio_pinconfig>
    am_hal_gpio_pinconfig(AM_BSP_GPIO_COM_UART_RX, g_AM_BSP_GPIO_COM_UART_RX);
    d2da:	4908      	ldr	r1, [pc, #32]	; (d2fc <am_bsp_debug_printf_enable+0xc8>)
    d2dc:	2028      	movs	r0, #40	; 0x28
    d2de:	6809      	ldr	r1, [r1, #0]
    d2e0:	f000 fb14 	bl	d90c <am_hal_gpio_pinconfig>
    am_util_stdio_printf_init(am_bsp_uart_string_print);
    d2e4:	4806      	ldr	r0, [pc, #24]	; (d300 <am_bsp_debug_printf_enable+0xcc>)
    d2e6:	f7ff f8bb 	bl	c460 <am_util_stdio_printf_init>
    d2ea:	e7ad      	b.n	d248 <am_bsp_debug_printf_enable+0x14>
    d2ec:	10001140 	.word	0x10001140
    d2f0:	1000113c 	.word	0x1000113c
    d2f4:	1000100c 	.word	0x1000100c
    d2f8:	0000f178 	.word	0x0000f178
    d2fc:	0000f174 	.word	0x0000f174
    d300:	0000d1b9 	.word	0x0000d1b9
    d304:	e000e100 	.word	0xe000e100
    d308:	000f4240 	.word	0x000f4240
    d30c:	0000f17c 	.word	0x0000f17c
    d310:	0000dc8d 	.word	0x0000dc8d
    d314:	0000f14c 	.word	0x0000f14c

0000d318 <am_bsp_debug_printf_disable>:
{
    d318:	b538      	push	{r3, r4, r5, lr}
    if (g_ui32PrintInterface == AM_BSP_PRINT_INFC_SWO)
    d31a:	4b17      	ldr	r3, [pc, #92]	; (d378 <am_bsp_debug_printf_disable+0x60>)
    d31c:	681c      	ldr	r4, [r3, #0]
    d31e:	2c01      	cmp	r4, #1
    d320:	d01d      	beq.n	d35e <am_bsp_debug_printf_disable+0x46>
    else if (g_ui32PrintInterface == AM_BSP_PRINT_INFC_UART0)
    d322:	2c02      	cmp	r4, #2
    d324:	d000      	beq.n	d328 <am_bsp_debug_printf_disable+0x10>
    d326:	bd38      	pop	{r3, r4, r5, pc}
    am_hal_uart_tx_flush(g_sCOMUART);
    d328:	4d14      	ldr	r5, [pc, #80]	; (d37c <am_bsp_debug_printf_disable+0x64>)
    d32a:	6828      	ldr	r0, [r5, #0]
    d32c:	f001 fc9c 	bl	ec68 <am_hal_uart_tx_flush>
    am_util_stdio_printf_init(0);
    d330:	2000      	movs	r0, #0
    d332:	f7ff f895 	bl	c460 <am_util_stdio_printf_init>
    am_hal_uart_power_control(g_sCOMUART, AM_HAL_SYSCTRL_DEEPSLEEP, false);
    d336:	4621      	mov	r1, r4
    d338:	2200      	movs	r2, #0
    d33a:	6828      	ldr	r0, [r5, #0]
    d33c:	f000 feb4 	bl	e0a8 <am_hal_uart_power_control>
    am_hal_uart_deinitialize(g_sCOMUART);
    d340:	6828      	ldr	r0, [r5, #0]
    d342:	f000 fe9d 	bl	e080 <am_hal_uart_deinitialize>
    am_hal_gpio_pinconfig(AM_BSP_GPIO_COM_UART_TX, g_AM_HAL_GPIO_DISABLE);
    d346:	480e      	ldr	r0, [pc, #56]	; (d380 <am_bsp_debug_printf_disable+0x68>)
    d348:	6804      	ldr	r4, [r0, #0]
    d34a:	2027      	movs	r0, #39	; 0x27
    d34c:	4621      	mov	r1, r4
    d34e:	f000 fadd 	bl	d90c <am_hal_gpio_pinconfig>
    am_hal_gpio_pinconfig(AM_BSP_GPIO_COM_UART_RX, g_AM_HAL_GPIO_DISABLE);
    d352:	4621      	mov	r1, r4
    d354:	2028      	movs	r0, #40	; 0x28
} // am_bsp_debug_printf_disable()
    d356:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    am_hal_gpio_pinconfig(AM_BSP_GPIO_COM_UART_RX, g_AM_HAL_GPIO_DISABLE);
    d35a:	f000 bad7 	b.w	d90c <am_hal_gpio_pinconfig>
    am_hal_itm_disable();
    d35e:	f000 fc41 	bl	dbe4 <am_hal_itm_disable>
    am_util_stdio_printf_init(0);
    d362:	2000      	movs	r0, #0
    d364:	f7ff f87c 	bl	c460 <am_util_stdio_printf_init>
    am_hal_gpio_pinconfig(AM_BSP_GPIO_ITM_SWO, g_AM_HAL_GPIO_DISABLE);
    d368:	4905      	ldr	r1, [pc, #20]	; (d380 <am_bsp_debug_printf_disable+0x68>)
    d36a:	2029      	movs	r0, #41	; 0x29
    d36c:	6809      	ldr	r1, [r1, #0]
} // am_bsp_debug_printf_disable()
    d36e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    am_hal_gpio_pinconfig(AM_BSP_GPIO_ITM_SWO, g_AM_HAL_GPIO_DISABLE);
    d372:	f000 bacb 	b.w	d90c <am_hal_gpio_pinconfig>
    d376:	bf00      	nop
    d378:	10001140 	.word	0x10001140
    d37c:	1000113c 	.word	0x1000113c
    d380:	0000f184 	.word	0x0000f184

0000d384 <am_bsp_itm_printf_enable>:
{
    d384:	b500      	push	{lr}
    g_ui32PrintInterface = AM_BSP_PRINT_INFC_SWO;
    d386:	4b0b      	ldr	r3, [pc, #44]	; (d3b4 <am_bsp_itm_printf_enable+0x30>)
{
    d388:	b087      	sub	sp, #28
    g_ui32PrintInterface = AM_BSP_PRINT_INFC_SWO;
    d38a:	2201      	movs	r2, #1
    d38c:	601a      	str	r2, [r3, #0]
    am_hal_itm_enable();
    d38e:	f000 fc0b 	bl	dba8 <am_hal_itm_enable>
    TPIUcfg.ui32SetItmBaud = AM_HAL_TPIU_BAUD_1M;
    d392:	a806      	add	r0, sp, #24
    d394:	4908      	ldr	r1, [pc, #32]	; (d3b8 <am_bsp_itm_printf_enable+0x34>)
    d396:	f840 1d14 	str.w	r1, [r0, #-20]!
    am_hal_tpiu_enable(&TPIUcfg);
    d39a:	f000 fdf7 	bl	df8c <am_hal_tpiu_enable>
    am_hal_gpio_pinconfig(AM_BSP_GPIO_ITM_SWO, g_AM_BSP_GPIO_ITM_SWO);
    d39e:	4b07      	ldr	r3, [pc, #28]	; (d3bc <am_bsp_itm_printf_enable+0x38>)
    d3a0:	2029      	movs	r0, #41	; 0x29
    d3a2:	6819      	ldr	r1, [r3, #0]
    d3a4:	f000 fab2 	bl	d90c <am_hal_gpio_pinconfig>
    am_util_stdio_printf_init(am_hal_itm_print);
    d3a8:	4805      	ldr	r0, [pc, #20]	; (d3c0 <am_bsp_itm_printf_enable+0x3c>)
    d3aa:	f7ff f859 	bl	c460 <am_util_stdio_printf_init>
} // am_bsp_itm_printf_enable()
    d3ae:	b007      	add	sp, #28
    d3b0:	f85d fb04 	ldr.w	pc, [sp], #4
    d3b4:	10001140 	.word	0x10001140
    d3b8:	000f4240 	.word	0x000f4240
    d3bc:	0000f17c 	.word	0x0000f17c
    d3c0:	0000dc8d 	.word	0x0000dc8d

0000d3c4 <am_hal_cachectrl_config>:
//  Configure the cache with given and recommended settings, but do not enable.
//
//*****************************************************************************
uint32_t
am_hal_cachectrl_config(const am_hal_cachectrl_config_t *psConfig)
{
    d3c4:	b530      	push	{r4, r5, lr}
    d3c6:	b083      	sub	sp, #12
    d3c8:	4605      	mov	r5, r0
    // accomplish that is to shut down the ID bits, leaving the cache enabled.
    // Once the instr and data caches have been disabled, we can safely set
    // any new configuration, including disabling the controller.
    //
#if AM_CMSIS_REGS
    AM_CRITICAL_BEGIN
    d3ca:	f000 fbe5 	bl	db98 <am_hal_interrupt_master_disable>
    CACHECTRL->CACHECFG &=
    d3ce:	4c11      	ldr	r4, [pc, #68]	; (d414 <am_hal_cachectrl_config+0x50>)
    AM_CRITICAL_BEGIN
    d3d0:	9001      	str	r0, [sp, #4]
    CACHECTRL->CACHECFG &=
    d3d2:	6823      	ldr	r3, [r4, #0]
    d3d4:	f423 7040 	bic.w	r0, r3, #768	; 0x300
    d3d8:	6020      	str	r0, [r4, #0]
        ~(CACHECTRL_CACHECFG_DCACHE_ENABLE_Msk  |
          CACHECTRL_CACHECFG_ICACHE_ENABLE_Msk);
    AM_CRITICAL_END
    d3da:	9801      	ldr	r0, [sp, #4]
    d3dc:	f000 fbe0 	bl	dba0 <am_hal_interrupt_master_set>
        _VAL2FLD(CACHECTRL_CACHECFG_ENABLE, 0)                              |
        _VAL2FLD(CACHECTRL_CACHECFG_CACHE_CLKGATE, 1)                       |
        _VAL2FLD(CACHECTRL_CACHECFG_CACHE_LS, 0)                            |
        _VAL2FLD(CACHECTRL_CACHECFG_DATA_CLKGATE, 1)                        |
        _VAL2FLD(CACHECTRL_CACHECFG_ENABLE_MONITOR, 0)                      |
        _VAL2FLD(CACHECTRL_CACHECFG_LRU, psConfig->bLRU)                    |
    d3e0:	78eb      	ldrb	r3, [r5, #3]
        _VAL2FLD(CACHECTRL_CACHECFG_CONFIG, psConfig->eDescript)            |
    d3e2:	7828      	ldrb	r0, [r5, #0]
        ((psConfig->eEnableNCregions << CACHECTRL_CACHECFG_ENABLE_NC0_Pos) &
    d3e4:	78a9      	ldrb	r1, [r5, #2]
            (CACHECTRL_CACHECFG_ENABLE_NC1_Msk      |
             CACHECTRL_CACHECFG_ENABLE_NC0_Msk))                            |
        ((psConfig->eMode << CACHECTRL_CACHECFG_ICACHE_ENABLE_Pos) &
    d3e6:	786a      	ldrb	r2, [r5, #1]
        _VAL2FLD(CACHECTRL_CACHECFG_CONFIG, psConfig->eDescript)            |
    d3e8:	0100      	lsls	r0, r0, #4
        _VAL2FLD(CACHECTRL_CACHECFG_LRU, psConfig->bLRU)                    |
    d3ea:	005d      	lsls	r5, r3, #1
    d3ec:	f005 0302 	and.w	r3, r5, #2
        _VAL2FLD(CACHECTRL_CACHECFG_CONFIG, psConfig->eDescript)            |
    d3f0:	b2c5      	uxtb	r5, r0
        _VAL2FLD(CACHECTRL_CACHECFG_LRU, psConfig->bLRU)                    |
    d3f2:	432b      	orrs	r3, r5
             CACHECTRL_CACHECFG_ENABLE_NC0_Msk))                            |
    d3f4:	f443 1080 	orr.w	r0, r3, #1048576	; 0x100000
        ((psConfig->eEnableNCregions << CACHECTRL_CACHECFG_ENABLE_NC0_Pos) &
    d3f8:	0089      	lsls	r1, r1, #2
             CACHECTRL_CACHECFG_ENABLE_NC0_Msk))                            |
    d3fa:	f440 6380 	orr.w	r3, r0, #1024	; 0x400
        ((psConfig->eEnableNCregions << CACHECTRL_CACHECFG_ENABLE_NC0_Pos) &
    d3fe:	f001 050c 	and.w	r5, r1, #12
        ((psConfig->eMode << CACHECTRL_CACHECFG_ICACHE_ENABLE_Pos) &
    d402:	0212      	lsls	r2, r2, #8
    d404:	f402 7040 	and.w	r0, r2, #768	; 0x300
             CACHECTRL_CACHECFG_ENABLE_NC0_Msk))                            |
    d408:	432b      	orrs	r3, r5
    d40a:	4303      	orrs	r3, r0

#endif // AM_CMSIS_REGS

    return AM_HAL_STATUS_SUCCESS;

} // am_hal_cachectrl_enable()
    d40c:	2000      	movs	r0, #0
    CACHECTRL->CACHECFG =
    d40e:	6023      	str	r3, [r4, #0]
} // am_hal_cachectrl_enable()
    d410:	b003      	add	sp, #12
    d412:	bd30      	pop	{r4, r5, pc}
    d414:	40018000 	.word	0x40018000

0000d418 <am_hal_cachectrl_enable>:
//*****************************************************************************
uint32_t
am_hal_cachectrl_enable(void)
{
#if AM_CMSIS_REGS
    CACHECTRL->CACHECFG |= _VAL2FLD(CACHECTRL_CACHECFG_ENABLE, 1);
    d418:	4a03      	ldr	r2, [pc, #12]	; (d428 <am_hal_cachectrl_enable+0x10>)
    d41a:	6813      	ldr	r3, [r2, #0]
    d41c:	f043 0001 	orr.w	r0, r3, #1
    d420:	6010      	str	r0, [r2, #0]
#else // AM_CMSIS_REGS
    AM_REG(CACHECTRL, CACHECFG) |= AM_REG_CACHECTRL_CACHECFG_ENABLE(1);
#endif // AM_CMSIS_REGS

    return AM_HAL_STATUS_SUCCESS;
} // am_hal_cachectrl_enable()
    d422:	2000      	movs	r0, #0
    d424:	4770      	bx	lr
    d426:	bf00      	nop
    d428:	40018000 	.word	0x40018000

0000d42c <am_hal_clkgen_control>:
am_hal_clkgen_control(am_hal_clkgen_control_e eControl, void *pArgs)
{
    uint32_t ui32Regval;

#if AM_CMSIS_REGS
    switch ( eControl )
    d42c:	2809      	cmp	r0, #9
    d42e:	d852      	bhi.n	d4d6 <am_hal_clkgen_control+0xaa>
    d430:	e8df f000 	tbb	[pc, r0]
    d434:	2b21190d 	.word	0x2b21190d
    d438:	51513d33 	.word	0x51513d33
    d43c:	0547      	.short	0x0547
            ui32Regval |= _VAL2FLD(CLKGEN_HFADJ_HFADJEN, CLKGEN_HFADJ_HFADJEN_EN);
            CLKGEN->HFADJ = ui32Regval;
            break;

        case AM_HAL_CLKGEN_CONTROL_HFADJ_DISABLE:
            CLKGEN->HFADJ_b.HFADJEN = 0;
    d43e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000


    //
    // Return success status.
    //
    return AM_HAL_STATUS_SUCCESS;
    d442:	2000      	movs	r0, #0
            CLKGEN->HFADJ_b.HFADJEN = 0;
    d444:	6a1a      	ldr	r2, [r3, #32]
    d446:	f36f 0200 	bfc	r2, #0, #1
    d44a:	621a      	str	r2, [r3, #32]
            break;
    d44c:	4770      	bx	lr
            CLKGEN->CLKKEY         = CLKGEN_CLKKEY_CLKKEY_Key;
    d44e:	f04f 2c40 	mov.w	ip, #1073758208	; 0x40004000
            CLKGEN->CCTRL          = CLKGEN_CCTRL_CORESEL_HFRC;
    d452:	2100      	movs	r1, #0
            CLKGEN->CLKKEY         = CLKGEN_CLKKEY_CLKKEY_Key;
    d454:	2047      	movs	r0, #71	; 0x47
    d456:	f8cc 0014 	str.w	r0, [ip, #20]
            CLKGEN->CCTRL          = CLKGEN_CCTRL_CORESEL_HFRC;
    d45a:	f8cc 1018 	str.w	r1, [ip, #24]
    return AM_HAL_STATUS_SUCCESS;
    d45e:	4608      	mov	r0, r1
            CLKGEN->CLKKEY         = 0;
    d460:	f8cc 1014 	str.w	r1, [ip, #20]
            break;
    d464:	4770      	bx	lr
            CLKGEN->OCTRL         &= ~_VAL2FLD(CLKGEN_OCTRL_STOPXT,
    d466:	f04f 2140 	mov.w	r1, #1073758208	; 0x40004000
    return AM_HAL_STATUS_SUCCESS;
    d46a:	2000      	movs	r0, #0
            CLKGEN->OCTRL         &= ~_VAL2FLD(CLKGEN_OCTRL_STOPXT,
    d46c:	68ca      	ldr	r2, [r1, #12]
    d46e:	f022 0301 	bic.w	r3, r2, #1
    d472:	60cb      	str	r3, [r1, #12]
            break;
    d474:	4770      	bx	lr
            CLKGEN->OCTRL         &= ~_VAL2FLD(CLKGEN_OCTRL_STOPRC,
    d476:	f04f 2c40 	mov.w	ip, #1073758208	; 0x40004000
    return AM_HAL_STATUS_SUCCESS;
    d47a:	2000      	movs	r0, #0
            CLKGEN->OCTRL         &= ~_VAL2FLD(CLKGEN_OCTRL_STOPRC,
    d47c:	f8dc 200c 	ldr.w	r2, [ip, #12]
    d480:	f022 0302 	bic.w	r3, r2, #2
    d484:	f8cc 300c 	str.w	r3, [ip, #12]
            break;
    d488:	4770      	bx	lr
            CLKGEN->OCTRL         |= _VAL2FLD(CLKGEN_OCTRL_STOPXT,
    d48a:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
    return AM_HAL_STATUS_SUCCESS;
    d48e:	2000      	movs	r0, #0
            CLKGEN->OCTRL         |= _VAL2FLD(CLKGEN_OCTRL_STOPXT,
    d490:	68d3      	ldr	r3, [r2, #12]
    d492:	f043 0101 	orr.w	r1, r3, #1
    d496:	60d1      	str	r1, [r2, #12]
            break;
    d498:	4770      	bx	lr
            CLKGEN->OCTRL         |= _VAL2FLD(CLKGEN_OCTRL_STOPRC,
    d49a:	f04f 2c40 	mov.w	ip, #1073758208	; 0x40004000
    return AM_HAL_STATUS_SUCCESS;
    d49e:	2000      	movs	r0, #0
            CLKGEN->OCTRL         |= _VAL2FLD(CLKGEN_OCTRL_STOPRC,
    d4a0:	f8dc 300c 	ldr.w	r3, [ip, #12]
    d4a4:	f043 0102 	orr.w	r1, r3, #2
    d4a8:	f8cc 100c 	str.w	r1, [ip, #12]
            break;
    d4ac:	4770      	bx	lr
            CLKGEN->CLKKEY         = CLKGEN_CLKKEY_CLKKEY_Key;
    d4ae:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
            CLKGEN->CLKKEY         = 0;
    d4b2:	2200      	movs	r2, #0
            CLKGEN->CLKKEY         = CLKGEN_CLKKEY_CLKKEY_Key;
    d4b4:	2047      	movs	r0, #71	; 0x47
            CLKGEN->CCTRL          = CLKGEN_CCTRL_CORESEL_HFRC_DIV2;
    d4b6:	2101      	movs	r1, #1
            CLKGEN->CLKKEY         = CLKGEN_CLKKEY_CLKKEY_Key;
    d4b8:	6158      	str	r0, [r3, #20]
            CLKGEN->CCTRL          = CLKGEN_CCTRL_CORESEL_HFRC_DIV2;
    d4ba:	6199      	str	r1, [r3, #24]
    return AM_HAL_STATUS_SUCCESS;
    d4bc:	4610      	mov	r0, r2
            CLKGEN->CLKKEY         = 0;
    d4be:	615a      	str	r2, [r3, #20]
            break;
    d4c0:	4770      	bx	lr
            if ( pArgs == 0 )
    d4c2:	b151      	cbz	r1, d4da <am_hal_clkgen_control+0xae>
    d4c4:	6808      	ldr	r0, [r1, #0]
    d4c6:	f040 0101 	orr.w	r1, r0, #1
            CLKGEN->HFADJ = ui32Regval;
    d4ca:	f04f 2c40 	mov.w	ip, #1073758208	; 0x40004000
    return AM_HAL_STATUS_SUCCESS;
    d4ce:	2000      	movs	r0, #0
            CLKGEN->HFADJ = ui32Regval;
    d4d0:	f8cc 1020 	str.w	r1, [ip, #32]
            break;
    d4d4:	4770      	bx	lr
            return AM_HAL_STATUS_INVALID_ARG;
    d4d6:	2006      	movs	r0, #6
} // am_hal_clkgen_control()
    d4d8:	4770      	bx	lr
    d4da:	4901      	ldr	r1, [pc, #4]	; (d4e0 <am_hal_clkgen_control+0xb4>)
    d4dc:	e7f5      	b.n	d4ca <am_hal_clkgen_control+0x9e>
    d4de:	bf00      	nop
    d4e0:	0025b801 	.word	0x0025b801

0000d4e4 <am_hal_clkgen_status_get>:
uint32_t
am_hal_clkgen_status_get(am_hal_clkgen_status_t *psStatus)
{
    uint32_t ui32Status;

    if ( psStatus == NULL )
    d4e4:	b1a8      	cbz	r0, d512 <am_hal_clkgen_status_get+0x2e>
{
    d4e6:	b410      	push	{r4}
        return AM_HAL_STATUS_INVALID_ARG;
    }

#if AM_CMSIS_REGS
    psStatus->ui32SysclkFreq =
        CLKGEN->CCTRL_b.CORESEL                     ?
    d4e8:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
            AM_HAL_CLKGEN_FREQ_MAX_HZ / 2           :
    d4ec:	490a      	ldr	r1, [pc, #40]	; (d518 <am_hal_clkgen_status_get+0x34>)
        CLKGEN->CCTRL_b.CORESEL                     ?
    d4ee:	6994      	ldr	r4, [r2, #24]
            AM_HAL_CLKGEN_FREQ_MAX_HZ / 2           :
    d4f0:	4b0a      	ldr	r3, [pc, #40]	; (d51c <am_hal_clkgen_status_get+0x38>)
    d4f2:	f014 0f01 	tst.w	r4, #1
    d4f6:	bf08      	it	eq
    d4f8:	460b      	moveq	r3, r1
    psStatus->ui32SysclkFreq =
    d4fa:	6003      	str	r3, [r0, #0]
            AM_HAL_CLKGEN_FREQ_MAX_HZ;

    ui32Status = CLKGEN->STATUS;
    d4fc:	69d3      	ldr	r3, [r2, #28]
        _FLD2VAL(CLKGEN_STATUS_OMODE, ui32Status)   ?
            AM_HAL_CLKGEN_STATUS_RTCOSC_LFRC        :
            AM_HAL_CLKGEN_STATUS_RTCOSC_XTAL;

    psStatus->bXtalFailure =
        _FLD2VAL(CLKGEN_STATUS_OSCF, ui32Status);
    d4fe:	f3c3 0440 	ubfx	r4, r3, #1, #1
        _FLD2VAL(CLKGEN_STATUS_OMODE, ui32Status)   ?
    d502:	f003 0201 	and.w	r2, r3, #1
        _FLD2VAL(CLKGEN_STATUS_OSCF, ui32Status);
    d506:	7204      	strb	r4, [r0, #8]
    psStatus->eRTCOSC =
    d508:	6042      	str	r2, [r0, #4]
        AM_BFX(CLKGEN, STATUS, OSCF, ui32Status);
#endif // AM_CMSIS_REGS

    return AM_HAL_STATUS_SUCCESS;

} // am_hal_clkgen_status_get()
    d50a:	f85d 4b04 	ldr.w	r4, [sp], #4
    return AM_HAL_STATUS_SUCCESS;
    d50e:	2000      	movs	r0, #0
} // am_hal_clkgen_status_get()
    d510:	4770      	bx	lr
        return AM_HAL_STATUS_INVALID_ARG;
    d512:	2006      	movs	r0, #6
    d514:	4770      	bx	lr
    d516:	bf00      	nop
    d518:	02dc6c00 	.word	0x02dc6c00
    d51c:	016e3600 	.word	0x016e3600

0000d520 <am_hal_ctimer_config>:
//
//*****************************************************************************
void
am_hal_ctimer_config(uint32_t ui32TimerNumber,
                     am_hal_ctimer_config_t *psConfig)
{
    d520:	b530      	push	{r4, r5, lr}
    d522:	4604      	mov	r4, r0
                      (psConfig->ui32TimerBConfig << 16) );

    //
    // OR in the Link bit if the timers need to be linked.
    //
    ui32ConfigVal |= psConfig->ui32Link ? AM_HAL_CTIMER_LINK : 0;
    d524:	6808      	ldr	r0, [r1, #0]
    ui32ConfigVal = ( (psConfig->ui32TimerAConfig)  |
    d526:	684b      	ldr	r3, [r1, #4]
                      (psConfig->ui32TimerBConfig << 16) );
    d528:	688a      	ldr	r2, [r1, #8]
    ui32ConfigVal |= psConfig->ui32Link ? AM_HAL_CTIMER_LINK : 0;
    d52a:	2800      	cmp	r0, #0
{
    d52c:	b083      	sub	sp, #12
    ui32ConfigVal = ( (psConfig->ui32TimerAConfig)  |
    d52e:	ea43 4102 	orr.w	r1, r3, r2, lsl #16
    ui32ConfigVal |= psConfig->ui32Link ? AM_HAL_CTIMER_LINK : 0;
    d532:	bf14      	ite	ne
    d534:	f04f 4500 	movne.w	r5, #2147483648	; 0x80000000
    d538:	2500      	moveq	r5, #0
    d53a:	430d      	orrs	r5, r1

    //
    // Begin critical section while config registers are read and modified.
    //
    AM_CRITICAL_BEGIN
    d53c:	f000 fb2c 	bl	db98 <am_hal_interrupt_master_disable>

    //
    // Find the correct register to write.
    //
#if AM_CMSIS_REGS
    uint32_t *pui32ConfigReg = (uint32_t *)(&CTIMERn(0)->CTRL0 +
    d540:	0164      	lsls	r4, r4, #5
    d542:	4a04      	ldr	r2, [pc, #16]	; (d554 <am_hal_ctimer_config+0x34>)
    AM_CRITICAL_BEGIN
    d544:	9001      	str	r0, [sp, #4]
#endif // AM_CMSIS_REGS

    //
    // Write our configuration value.
    //
    AM_REGVAL(pui32ConfigReg) = ui32ConfigVal;
    d546:	50a5      	str	r5, [r4, r2]


    //
    // Done with critical section.
    //
    AM_CRITICAL_END
    d548:	9801      	ldr	r0, [sp, #4]
    d54a:	f000 fb29 	bl	dba0 <am_hal_interrupt_master_set>

} // am_hal_ctimer_config()
    d54e:	b003      	add	sp, #12
    d550:	bd30      	pop	{r4, r5, pc}
    d552:	bf00      	nop
    d554:	4000800c 	.word	0x4000800c

0000d558 <am_hal_ctimer_start>:
//! @return None.
//
//*****************************************************************************
void
am_hal_ctimer_start(uint32_t ui32TimerNumber, uint32_t ui32TimerSegment)
{
    d558:	b570      	push	{r4, r5, r6, lr}
    d55a:	b082      	sub	sp, #8
    d55c:	460c      	mov	r4, r1
    //
    // Find the correct control register.
    //
#if AM_CMSIS_REGS
    volatile uint32_t *pui32ConfigReg = (uint32_t *)(&CTIMERn(0)->CTRL0 +
    d55e:	0146      	lsls	r6, r0, #5
#endif // AM_CMSIS_REGS

    //
    // Begin critical section while config registers are read and modified.
    //
    AM_CRITICAL_BEGIN
    d560:	f000 fb1a 	bl	db98 <am_hal_interrupt_master_disable>
    volatile uint32_t *pui32ConfigReg = (uint32_t *)(&CTIMERn(0)->CTRL0 +
    d564:	4d07      	ldr	r5, [pc, #28]	; (d584 <am_hal_ctimer_start+0x2c>)
    AM_CRITICAL_BEGIN
    d566:	9001      	str	r0, [sp, #4]

    //
    // Read the current value.
    //
    uint32_t ui32ConfigVal = *pui32ConfigReg;
    d568:	5971      	ldr	r1, [r6, r5]

#if AM_CMSIS_REGS
    //
    // Clear out the "clear" bit.
    //
    ui32ConfigVal &= ~(ui32TimerSegment & (CTIMER_CTRL0_TMRA0CLR_Msk |
    d56a:	f004 2308 	and.w	r3, r4, #134219776	; 0x8000800
    d56e:	ea21 0003 	bic.w	r0, r1, r3
                                           CTIMER_CTRL0_TMRB0CLR_Msk));

    //
    // Set the "enable bit"
    //
    ui32ConfigVal |= (ui32TimerSegment & (CTIMER_CTRL0_TMRA0EN_Msk |
    d572:	f004 1201 	and.w	r2, r4, #65537	; 0x10001
    d576:	4302      	orrs	r2, r0
#endif // AM_CMSIS_REGS

    //
    // Write the value back to the register.
    //
    AM_REGVAL(pui32ConfigReg) = ui32ConfigVal;
    d578:	5172      	str	r2, [r6, r5]

    //
    // Done with critical section.
    //
    AM_CRITICAL_END
    d57a:	9801      	ldr	r0, [sp, #4]
    d57c:	f000 fb10 	bl	dba0 <am_hal_interrupt_master_set>

} // am_hal_ctimer_start()
    d580:	b002      	add	sp, #8
    d582:	bd70      	pop	{r4, r5, r6, pc}
    d584:	4000800c 	.word	0x4000800c

0000d588 <am_hal_ctimer_clear>:
//! @return None.
//
//*****************************************************************************
void
am_hal_ctimer_clear(uint32_t ui32TimerNumber, uint32_t ui32TimerSegment)
{
    d588:	b570      	push	{r4, r5, r6, lr}
    d58a:	b082      	sub	sp, #8
    d58c:	460c      	mov	r4, r1

    //
    // Find the correct control register.
    //
#if AM_CMSIS_REGS
    pui32ConfigReg = (uint32_t *)(&CTIMERn(0)->CTRL0 +
    d58e:	0146      	lsls	r6, r0, #5
                                 (ui32TimerNumber * TIMER_OFFSET));

    //
    // Begin critical section.
    //
    AM_CRITICAL_BEGIN
    d590:	f000 fb02 	bl	db98 <am_hal_interrupt_master_disable>
    pui32ConfigReg = (uint32_t *)(&CTIMERn(0)->CTRL0 +
    d594:	4d05      	ldr	r5, [pc, #20]	; (d5ac <am_hal_ctimer_clear+0x24>)
    AM_CRITICAL_BEGIN
    d596:	9001      	str	r0, [sp, #4]

    //
    // Set the "clear" bit
    //
    AM_REGVAL(pui32ConfigReg) |= (ui32TimerSegment &
    d598:	5971      	ldr	r1, [r6, r5]
    d59a:	f004 2008 	and.w	r0, r4, #134219776	; 0x8000800
    d59e:	4308      	orrs	r0, r1
    d5a0:	5170      	str	r0, [r6, r5]
                                   CTIMER_CTRL0_TMRB0CLR_Msk));

    //
    // Done with critical section.
    //
    AM_CRITICAL_END
    d5a2:	9801      	ldr	r0, [sp, #4]
    d5a4:	f000 fafc 	bl	dba0 <am_hal_interrupt_master_set>
    // Done with critical section.
    //
    AM_CRITICAL_END
#endif // AM_CMSIS_REGS

} // am_hal_ctimer_clear()
    d5a8:	b002      	add	sp, #8
    d5aa:	bd70      	pop	{r4, r5, r6, pc}
    d5ac:	4000800c 	.word	0x4000800c

0000d5b0 <am_hal_ctimer_period_set>:
//
//*****************************************************************************
void
am_hal_ctimer_period_set(uint32_t ui32TimerNumber, uint32_t ui32TimerSegment,
                         uint32_t ui32Period, uint32_t ui32OnTime)
{
    d5b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    d5b4:	b082      	sub	sp, #8
    d5b6:	4688      	mov	r8, r1
    d5b8:	461f      	mov	r7, r3
#if AM_CMSIS_REGS
    //
    // Find the correct control register to pull the function select field
    // from.
    //
    pui32ControlReg = (uint32_t *)(&CTIMERn(0)->CTRL0 +
    d5ba:	ea4f 1940 	mov.w	r9, r0, lsl #5
{
    d5be:	4614      	mov	r4, r2
#endif // AM_CMSIS_REGS

    //
    // Begin critical section.
    //
    AM_CRITICAL_BEGIN
    d5c0:	f000 faea 	bl	db98 <am_hal_interrupt_master_disable>
    pui32ControlReg = (uint32_t *)(&CTIMERn(0)->CTRL0 +
    d5c4:	f8df a098 	ldr.w	sl, [pc, #152]	; d660 <am_hal_ctimer_period_set+0xb0>
    AM_CRITICAL_BEGIN
    d5c8:	9001      	str	r0, [sp, #4]
    //
    // Extract the timer mode from the register based on the ui32TimerSegment
    // selected by the user.
    //
    ui32Mode = *pui32ControlReg;
    if ( ui32TimerSegment == AM_HAL_CTIMER_TIMERB )
    d5ca:	f518 3f80 	cmn.w	r8, #65536	; 0x10000
    pui32CompareRegA = (uint32_t *)(&CTIMERn(0)->CMPRA0 +
    d5ce:	4d21      	ldr	r5, [pc, #132]	; (d654 <am_hal_ctimer_period_set+0xa4>)
    pui32CompareRegB = (uint32_t *)(&CTIMERn(0)->CMPRB0 +
    d5d0:	4e21      	ldr	r6, [pc, #132]	; (d658 <am_hal_ctimer_period_set+0xa8>)
    ui32Mode = *pui32ControlReg;
    d5d2:	f859 300a 	ldr.w	r3, [r9, sl]
    if ( ui32TimerSegment == AM_HAL_CTIMER_TIMERB )
    d5d6:	d01b      	beq.n	d610 <am_hal_ctimer_period_set+0x60>

    //
    // If the mode is a PWM mode, we'll need to calculate the correct CMPR0 and
    // CMPR1 values here.
    //
    if (ui32Mode == AM_HAL_CTIMER_FN_PWM_ONCE   ||
    d5d8:	f403 70c0 	and.w	r0, r3, #384	; 0x180
    d5dc:	2880      	cmp	r0, #128	; 0x80
    d5de:	d01c      	beq.n	d61a <am_hal_ctimer_period_set+0x6a>
    //
    // Based on the timer segment argument, write the calculated Compare 0 and
    // Compare 1 values to the correct halves of the correct registers.
    //
#if AM_CMSIS_REGS
    if ( ui32TimerSegment == AM_HAL_CTIMER_TIMERA )
    d5e0:	f64f 77ff 	movw	r7, #65535	; 0xffff
    d5e4:	2300      	movs	r3, #0
    d5e6:	45b8      	cmp	r8, r7
        ui32Comp1 = 0;
    d5e8:	461a      	mov	r2, r3
    if ( ui32TimerSegment == AM_HAL_CTIMER_TIMERA )
    d5ea:	d01d      	beq.n	d628 <am_hal_ctimer_period_set+0x78>
        // For timer A, write the values to the TIMERA compare register.
        //
        *pui32CompareRegA = (_VAL2FLD(CTIMER_CMPRA0_CMPR0A0, ui32Comp0) |
                             _VAL2FLD(CTIMER_CMPRA0_CMPR1A0, ui32Comp1));
    }
    else if ( ui32TimerSegment == AM_HAL_CTIMER_TIMERB )
    d5ec:	491b      	ldr	r1, [pc, #108]	; (d65c <am_hal_ctimer_period_set+0xac>)
    d5ee:	4588      	cmp	r8, r1
    d5f0:	d025      	beq.n	d63e <am_hal_ctimer_period_set+0x8e>
        //
        *pui32CompareRegA = (_VAL2FLD(CTIMER_CMPRA0_CMPR0A0, ui32Comp0) |
                             _VAL2FLD(CTIMER_CMPRA0_CMPR1A0, ui32Comp1));

        *pui32CompareRegB = (_VAL2FLD(CTIMER_CMPRA0_CMPR0A0, ui32Comp0 >> 16) |
                             _VAL2FLD(CTIMER_CMPRA0_CMPR1A0, ui32Comp1 >> 16));
    d5f2:	400a      	ands	r2, r1
        *pui32CompareRegA = (_VAL2FLD(CTIMER_CMPRA0_CMPR0A0, ui32Comp0) |
    d5f4:	b2a0      	uxth	r0, r4
    d5f6:	4303      	orrs	r3, r0
        *pui32CompareRegB = (_VAL2FLD(CTIMER_CMPRA0_CMPR0A0, ui32Comp0 >> 16) |
    d5f8:	ea42 4414 	orr.w	r4, r2, r4, lsr #16
        *pui32CompareRegA = (_VAL2FLD(CTIMER_CMPRA0_CMPR0A0, ui32Comp0) |
    d5fc:	f849 3005 	str.w	r3, [r9, r5]
        *pui32CompareRegB = (_VAL2FLD(CTIMER_CMPRA0_CMPR0A0, ui32Comp0 >> 16) |
    d600:	f849 4006 	str.w	r4, [r9, r6]
#endif // AM_CMSIS_REGS

    //
    // Done with critical section.
    //
    AM_CRITICAL_END
    d604:	9801      	ldr	r0, [sp, #4]
    d606:	f000 facb 	bl	dba0 <am_hal_interrupt_master_set>

} // am_hal_ctimer_period_set()
    d60a:	b002      	add	sp, #8
    d60c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        ui32Mode = ui32Mode >> 16;
    d610:	0c19      	lsrs	r1, r3, #16
    if (ui32Mode == AM_HAL_CTIMER_FN_PWM_ONCE   ||
    d612:	f401 70c0 	and.w	r0, r1, #384	; 0x180
    d616:	2880      	cmp	r0, #128	; 0x80
    d618:	d110      	bne.n	d63c <am_hal_ctimer_period_set+0x8c>
    d61a:	0423      	lsls	r3, r4, #16
        ui32Comp1 = ui32Period;
    d61c:	4622      	mov	r2, r4
        ui32Comp0 = ui32Period - ui32OnTime;
    d61e:	1be4      	subs	r4, r4, r7
    if ( ui32TimerSegment == AM_HAL_CTIMER_TIMERA )
    d620:	f64f 77ff 	movw	r7, #65535	; 0xffff
    d624:	45b8      	cmp	r8, r7
    d626:	d1e1      	bne.n	d5ec <am_hal_ctimer_period_set+0x3c>
        *pui32CompareRegA = (_VAL2FLD(CTIMER_CMPRA0_CMPR0A0, ui32Comp0) |
    d628:	b2a6      	uxth	r6, r4
    d62a:	4333      	orrs	r3, r6
    d62c:	f849 3005 	str.w	r3, [r9, r5]
    AM_CRITICAL_END
    d630:	9801      	ldr	r0, [sp, #4]
    d632:	f000 fab5 	bl	dba0 <am_hal_interrupt_master_set>
} // am_hal_ctimer_period_set()
    d636:	b002      	add	sp, #8
    d638:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if (ui32Mode == AM_HAL_CTIMER_FN_PWM_ONCE   ||
    d63c:	2300      	movs	r3, #0
        *pui32CompareRegB = (_VAL2FLD(CTIMER_CMPRA0_CMPR0A0, ui32Comp0) |
    d63e:	b2a5      	uxth	r5, r4
    d640:	432b      	orrs	r3, r5
    d642:	f849 3006 	str.w	r3, [r9, r6]
    AM_CRITICAL_END
    d646:	9801      	ldr	r0, [sp, #4]
    d648:	f000 faaa 	bl	dba0 <am_hal_interrupt_master_set>
} // am_hal_ctimer_period_set()
    d64c:	b002      	add	sp, #8
    d64e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    d652:	bf00      	nop
    d654:	40008004 	.word	0x40008004
    d658:	40008008 	.word	0x40008008
    d65c:	ffff0000 	.word	0xffff0000
    d660:	4000800c 	.word	0x4000800c

0000d664 <am_hal_ctimer_int_enable>:
//! @return None.
//
//*****************************************************************************
void
am_hal_ctimer_int_enable(uint32_t ui32Interrupt)
{
    d664:	b510      	push	{r4, lr}
    d666:	b082      	sub	sp, #8
    d668:	4604      	mov	r4, r0
    //
    // Begin critical section.
    //
    AM_CRITICAL_BEGIN
    d66a:	f000 fa95 	bl	db98 <am_hal_interrupt_master_disable>

    //
    // Enable the interrupt at the module level.
    //
#if AM_CMSIS_REGS
    CTIMERn(0)->INTEN |= ui32Interrupt;
    d66e:	4b06      	ldr	r3, [pc, #24]	; (d688 <am_hal_ctimer_int_enable+0x24>)
    AM_CRITICAL_BEGIN
    d670:	9001      	str	r0, [sp, #4]
    CTIMERn(0)->INTEN |= ui32Interrupt;
    d672:	f8d3 0200 	ldr.w	r0, [r3, #512]	; 0x200
    d676:	4320      	orrs	r0, r4
    d678:	f8c3 0200 	str.w	r0, [r3, #512]	; 0x200
#endif // AM_CMSIS_REGS

    //
    // Done with critical section.
    //
    AM_CRITICAL_END
    d67c:	9801      	ldr	r0, [sp, #4]
    d67e:	f000 fa8f 	bl	dba0 <am_hal_interrupt_master_set>

} // am_hal_ctimer_int_enable()
    d682:	b002      	add	sp, #8
    d684:	bd10      	pop	{r4, pc}
    d686:	bf00      	nop
    d688:	40008000 	.word	0x40008000

0000d68c <am_hal_ctimer_int_clear>:
//! @return None.
//
//*****************************************************************************
void
am_hal_ctimer_int_clear(uint32_t ui32Interrupt)
{
    d68c:	b510      	push	{r4, lr}
    d68e:	b082      	sub	sp, #8
    d690:	4604      	mov	r4, r0
    //
    // Begin critical section.
    //
    AM_CRITICAL_BEGIN
    d692:	f000 fa81 	bl	db98 <am_hal_interrupt_master_disable>

    //
    // Disable the interrupt at the module level.
    //
#if AM_CMSIS_REGS
    CTIMERn(0)->INTCLR = ui32Interrupt;
    d696:	4b04      	ldr	r3, [pc, #16]	; (d6a8 <am_hal_ctimer_int_clear+0x1c>)
    AM_CRITICAL_BEGIN
    d698:	9001      	str	r0, [sp, #4]
    CTIMERn(0)->INTCLR = ui32Interrupt;
    d69a:	f8c3 4208 	str.w	r4, [r3, #520]	; 0x208
#endif // AM_CMSIS_REGS

    //
    // Done with critical section.
    //
    AM_CRITICAL_END
    d69e:	9801      	ldr	r0, [sp, #4]
    d6a0:	f000 fa7e 	bl	dba0 <am_hal_interrupt_master_set>

} // am_hal_ctimer_int_clear()
    d6a4:	b002      	add	sp, #8
    d6a6:	bd10      	pop	{r4, pc}
    d6a8:	40008000 	.word	0x40008000

0000d6ac <am_hal_flash_delay>:
//
//*****************************************************************************
void
am_hal_flash_delay(uint32_t ui32Iterations)
{
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d6ac:	4b00      	ldr	r3, [pc, #0]	; (d6b0 <am_hal_flash_delay+0x4>)
    d6ae:	4718      	bx	r3
    d6b0:	0800009d 	.word	0x0800009d

0000d6b4 <am_hal_flash_delay_status_check>:
//*****************************************************************************
uint32_t
am_hal_flash_delay_status_check(uint32_t ui32usMaxDelay, uint32_t ui32Address,
                                uint32_t ui32Mask, uint32_t ui32Value,
                                bool bIsEqual)
{
    d6b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    d6b8:	f89d e020 	ldrb.w	lr, [sp, #32]
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d6bc:	f8df 8248 	ldr.w	r8, [pc, #584]	; d908 <am_hal_flash_delay_status_check+0x254>
{
    d6c0:	4607      	mov	r7, r0
    d6c2:	460c      	mov	r4, r1
    d6c4:	4615      	mov	r5, r2
    d6c6:	461e      	mov	r6, r3
    d6c8:	f1be 0f00 	cmp.w	lr, #0
    d6cc:	f000 808e 	beq.w	d7ec <am_hal_flash_delay_status_check+0x138>
    d6d0:	f010 0907 	ands.w	r9, r0, #7
    d6d4:	d044      	beq.n	d760 <am_hal_flash_delay_status_check+0xac>
        //
        // Check the status
        //
        if ( bIsEqual )
        {
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    d6d6:	680b      	ldr	r3, [r1, #0]
    d6d8:	4013      	ands	r3, r2
    d6da:	429e      	cmp	r6, r3
    d6dc:	f000 8083 	beq.w	d7e6 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d6e0:	2001      	movs	r0, #1
    d6e2:	47c0      	blx	r8
    d6e4:	f1b9 0f01 	cmp.w	r9, #1
    d6e8:	f107 37ff 	add.w	r7, r7, #4294967295
    d6ec:	d038      	beq.n	d760 <am_hal_flash_delay_status_check+0xac>
    d6ee:	f1b9 0f02 	cmp.w	r9, #2
    d6f2:	d02e      	beq.n	d752 <am_hal_flash_delay_status_check+0x9e>
    d6f4:	f1b9 0f03 	cmp.w	r9, #3
    d6f8:	d024      	beq.n	d744 <am_hal_flash_delay_status_check+0x90>
    d6fa:	f1b9 0f04 	cmp.w	r9, #4
    d6fe:	d01a      	beq.n	d736 <am_hal_flash_delay_status_check+0x82>
    d700:	f1b9 0f05 	cmp.w	r9, #5
    d704:	d010      	beq.n	d728 <am_hal_flash_delay_status_check+0x74>
    d706:	f1b9 0f06 	cmp.w	r9, #6
    d70a:	d006      	beq.n	d71a <am_hal_flash_delay_status_check+0x66>
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    d70c:	6820      	ldr	r0, [r4, #0]
    d70e:	4028      	ands	r0, r5
    d710:	4286      	cmp	r6, r0
    d712:	d068      	beq.n	d7e6 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d714:	2001      	movs	r0, #1
    d716:	47c0      	blx	r8
    d718:	3f01      	subs	r7, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    d71a:	6821      	ldr	r1, [r4, #0]
    d71c:	4029      	ands	r1, r5
    d71e:	428e      	cmp	r6, r1
    d720:	d061      	beq.n	d7e6 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d722:	2001      	movs	r0, #1
    d724:	47c0      	blx	r8
    d726:	3f01      	subs	r7, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    d728:	6822      	ldr	r2, [r4, #0]
    d72a:	402a      	ands	r2, r5
    d72c:	4296      	cmp	r6, r2
    d72e:	d05a      	beq.n	d7e6 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d730:	2001      	movs	r0, #1
    d732:	47c0      	blx	r8
    d734:	3f01      	subs	r7, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    d736:	6823      	ldr	r3, [r4, #0]
    d738:	402b      	ands	r3, r5
    d73a:	429e      	cmp	r6, r3
    d73c:	d053      	beq.n	d7e6 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d73e:	2001      	movs	r0, #1
    d740:	47c0      	blx	r8
    d742:	3f01      	subs	r7, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    d744:	6820      	ldr	r0, [r4, #0]
    d746:	4028      	ands	r0, r5
    d748:	4286      	cmp	r6, r0
    d74a:	d04c      	beq.n	d7e6 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d74c:	2001      	movs	r0, #1
    d74e:	47c0      	blx	r8
    d750:	3f01      	subs	r7, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    d752:	6821      	ldr	r1, [r4, #0]
    d754:	4029      	ands	r1, r5
    d756:	428e      	cmp	r6, r1
    d758:	d045      	beq.n	d7e6 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d75a:	2001      	movs	r0, #1
    d75c:	3f01      	subs	r7, #1
    d75e:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    d760:	6822      	ldr	r2, [r4, #0]
    d762:	402a      	ands	r2, r5
    d764:	4296      	cmp	r6, r2
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d766:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    d76a:	d03c      	beq.n	d7e6 <am_hal_flash_delay_status_check+0x132>
            {
                return AM_HAL_STATUS_SUCCESS;
            }
        }

        if ( ui32usMaxDelay-- )
    d76c:	2f00      	cmp	r7, #0
    d76e:	f000 80c8 	beq.w	d902 <am_hal_flash_delay_status_check+0x24e>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d772:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    d774:	6823      	ldr	r3, [r4, #0]
    d776:	402b      	ands	r3, r5
    d778:	429e      	cmp	r6, r3
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d77a:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    d77e:	d032      	beq.n	d7e6 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d780:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    d782:	6821      	ldr	r1, [r4, #0]
    d784:	4029      	ands	r1, r5
    d786:	428e      	cmp	r6, r1
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d788:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    d78c:	d02b      	beq.n	d7e6 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d78e:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    d790:	6822      	ldr	r2, [r4, #0]
    d792:	402a      	ands	r2, r5
    d794:	4296      	cmp	r6, r2
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d796:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    d79a:	d024      	beq.n	d7e6 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d79c:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    d79e:	6823      	ldr	r3, [r4, #0]
    d7a0:	402b      	ands	r3, r5
    d7a2:	429e      	cmp	r6, r3
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d7a4:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    d7a8:	d01d      	beq.n	d7e6 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d7aa:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    d7ac:	6821      	ldr	r1, [r4, #0]
    d7ae:	4029      	ands	r1, r5
    d7b0:	428e      	cmp	r6, r1
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d7b2:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    d7b6:	d016      	beq.n	d7e6 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d7b8:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    d7ba:	6822      	ldr	r2, [r4, #0]
    d7bc:	402a      	ands	r2, r5
    d7be:	4296      	cmp	r6, r2
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d7c0:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    d7c4:	d00f      	beq.n	d7e6 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d7c6:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    d7c8:	6820      	ldr	r0, [r4, #0]
    d7ca:	4028      	ands	r0, r5
    d7cc:	4286      	cmp	r6, r0
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d7ce:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    d7d2:	d008      	beq.n	d7e6 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d7d4:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    d7d6:	6822      	ldr	r2, [r4, #0]
    d7d8:	402a      	ands	r2, r5
    d7da:	4296      	cmp	r6, r2
    d7dc:	f1a7 0708 	sub.w	r7, r7, #8
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d7e0:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) == ui32Value )
    d7e4:	d1c2      	bne.n	d76c <am_hal_flash_delay_status_check+0xb8>
                return AM_HAL_STATUS_SUCCESS;
    d7e6:	2000      	movs	r0, #0
        }
    }

    return AM_HAL_STATUS_TIMEOUT;

} // am_hal_flash_delay_status_check()
    d7e8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    d7ec:	f010 0907 	ands.w	r9, r0, #7
    d7f0:	d043      	beq.n	d87a <am_hal_flash_delay_status_check+0x1c6>
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    d7f2:	680b      	ldr	r3, [r1, #0]
    d7f4:	4013      	ands	r3, r2
    d7f6:	429e      	cmp	r6, r3
    d7f8:	d1f5      	bne.n	d7e6 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d7fa:	2001      	movs	r0, #1
    d7fc:	47c0      	blx	r8
    d7fe:	f1b9 0f01 	cmp.w	r9, #1
    d802:	f107 37ff 	add.w	r7, r7, #4294967295
    d806:	d038      	beq.n	d87a <am_hal_flash_delay_status_check+0x1c6>
    d808:	f1b9 0f02 	cmp.w	r9, #2
    d80c:	d02e      	beq.n	d86c <am_hal_flash_delay_status_check+0x1b8>
    d80e:	f1b9 0f03 	cmp.w	r9, #3
    d812:	d024      	beq.n	d85e <am_hal_flash_delay_status_check+0x1aa>
    d814:	f1b9 0f04 	cmp.w	r9, #4
    d818:	d01a      	beq.n	d850 <am_hal_flash_delay_status_check+0x19c>
    d81a:	f1b9 0f05 	cmp.w	r9, #5
    d81e:	d010      	beq.n	d842 <am_hal_flash_delay_status_check+0x18e>
    d820:	f1b9 0f06 	cmp.w	r9, #6
    d824:	d006      	beq.n	d834 <am_hal_flash_delay_status_check+0x180>
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    d826:	6821      	ldr	r1, [r4, #0]
    d828:	4029      	ands	r1, r5
    d82a:	428e      	cmp	r6, r1
    d82c:	d1db      	bne.n	d7e6 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d82e:	2001      	movs	r0, #1
    d830:	47c0      	blx	r8
    d832:	3f01      	subs	r7, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    d834:	6822      	ldr	r2, [r4, #0]
    d836:	402a      	ands	r2, r5
    d838:	4296      	cmp	r6, r2
    d83a:	d1d4      	bne.n	d7e6 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d83c:	2001      	movs	r0, #1
    d83e:	47c0      	blx	r8
    d840:	3f01      	subs	r7, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    d842:	6820      	ldr	r0, [r4, #0]
    d844:	4028      	ands	r0, r5
    d846:	4286      	cmp	r6, r0
    d848:	d1cd      	bne.n	d7e6 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d84a:	2001      	movs	r0, #1
    d84c:	47c0      	blx	r8
    d84e:	3f01      	subs	r7, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    d850:	6823      	ldr	r3, [r4, #0]
    d852:	402b      	ands	r3, r5
    d854:	429e      	cmp	r6, r3
    d856:	d1c6      	bne.n	d7e6 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d858:	2001      	movs	r0, #1
    d85a:	47c0      	blx	r8
    d85c:	3f01      	subs	r7, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    d85e:	6821      	ldr	r1, [r4, #0]
    d860:	4029      	ands	r1, r5
    d862:	428e      	cmp	r6, r1
    d864:	d1bf      	bne.n	d7e6 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d866:	2001      	movs	r0, #1
    d868:	47c0      	blx	r8
    d86a:	3f01      	subs	r7, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    d86c:	6822      	ldr	r2, [r4, #0]
    d86e:	402a      	ands	r2, r5
    d870:	4296      	cmp	r6, r2
    d872:	d1b8      	bne.n	d7e6 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d874:	2001      	movs	r0, #1
    d876:	3f01      	subs	r7, #1
    d878:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    d87a:	6823      	ldr	r3, [r4, #0]
    d87c:	402b      	ands	r3, r5
    d87e:	429e      	cmp	r6, r3
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d880:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    d884:	d1af      	bne.n	d7e6 <am_hal_flash_delay_status_check+0x132>
        if ( ui32usMaxDelay-- )
    d886:	2f00      	cmp	r7, #0
    d888:	d03b      	beq.n	d902 <am_hal_flash_delay_status_check+0x24e>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d88a:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    d88c:	6821      	ldr	r1, [r4, #0]
    d88e:	4029      	ands	r1, r5
    d890:	428e      	cmp	r6, r1
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d892:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    d896:	d1a6      	bne.n	d7e6 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d898:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    d89a:	6822      	ldr	r2, [r4, #0]
    d89c:	402a      	ands	r2, r5
    d89e:	4296      	cmp	r6, r2
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d8a0:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    d8a4:	d19f      	bne.n	d7e6 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d8a6:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    d8a8:	6823      	ldr	r3, [r4, #0]
    d8aa:	402b      	ands	r3, r5
    d8ac:	429e      	cmp	r6, r3
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d8ae:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    d8b2:	d198      	bne.n	d7e6 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d8b4:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    d8b6:	6821      	ldr	r1, [r4, #0]
    d8b8:	4029      	ands	r1, r5
    d8ba:	428e      	cmp	r6, r1
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d8bc:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    d8c0:	d191      	bne.n	d7e6 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d8c2:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    d8c4:	6822      	ldr	r2, [r4, #0]
    d8c6:	402a      	ands	r2, r5
    d8c8:	4296      	cmp	r6, r2
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d8ca:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    d8ce:	d18a      	bne.n	d7e6 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d8d0:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    d8d2:	6823      	ldr	r3, [r4, #0]
    d8d4:	402b      	ands	r3, r5
    d8d6:	429e      	cmp	r6, r3
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d8d8:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    d8dc:	d183      	bne.n	d7e6 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d8de:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    d8e0:	6820      	ldr	r0, [r4, #0]
    d8e2:	4028      	ands	r0, r5
    d8e4:	4286      	cmp	r6, r0
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d8e6:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    d8ea:	f47f af7c 	bne.w	d7e6 <am_hal_flash_delay_status_check+0x132>
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d8ee:	47c0      	blx	r8
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    d8f0:	6823      	ldr	r3, [r4, #0]
    d8f2:	402b      	ands	r3, r5
    d8f4:	429e      	cmp	r6, r3
    d8f6:	f1a7 0708 	sub.w	r7, r7, #8
    g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    d8fa:	f04f 0001 	mov.w	r0, #1
            if ( ( AM_REGVAL(ui32Address) & ui32Mask ) != ui32Value )
    d8fe:	d0c2      	beq.n	d886 <am_hal_flash_delay_status_check+0x1d2>
    d900:	e771      	b.n	d7e6 <am_hal_flash_delay_status_check+0x132>
    return AM_HAL_STATUS_TIMEOUT;
    d902:	2004      	movs	r0, #4
    d904:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    d908:	0800009d 	.word	0x0800009d

0000d90c <am_hal_gpio_pinconfig>:
    uint32_t ui32Padreg, ui32AltPadCfg, ui32GPCfg;
    uint32_t ui32Funcsel, ui32PowerSw;
    bool bClearEnable = false;

#ifdef AM_HAL_ENABLE_API_VALIDATION
    if ( ui32Pin > 49 )
    d90c:	2831      	cmp	r0, #49	; 0x31
    d90e:	d901      	bls.n	d914 <am_hal_gpio_pinconfig+0x8>
    {
        return AM_HAL_STATUS_INVALID_ARG;
    d910:	2006      	movs	r0, #6
    d912:	4770      	bx	lr
{
    d914:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    ui32GPCfg = ui32Padreg = ui32AltPadCfg = 0;

    //
    // Get the requested function and/or power switch.
    //
    ui32Funcsel = bfGpioCfg.uFuncSel;
    d918:	f001 0307 	and.w	r3, r1, #7
    ui32Padreg |= ui32Funcsel << PADREG_FLD_FNSEL_S;

    //
    // Check for invalid configuration requests.
    //
    if ( bfGpioCfg.ePullup != AM_HAL_GPIO_PIN_PULLUP_NONE )
    d91c:	f011 04e0 	ands.w	r4, r1, #224	; 0xe0
{
    d920:	b087      	sub	sp, #28
    ui32Padreg |= ui32Funcsel << PADREG_FLD_FNSEL_S;
    d922:	ea4f 05c3 	mov.w	r5, r3, lsl #3
    if ( bfGpioCfg.ePullup != AM_HAL_GPIO_PIN_PULLUP_NONE )
    d926:	d014      	beq.n	d952 <am_hal_gpio_pinconfig+0x46>
        ui32Padreg |= (0x1 << PADREG_FLD_PULLUP_S);

        //
        // Check for specific pullup or pulldown settings.
        //
        if ( (bfGpioCfg.ePullup >= AM_HAL_GPIO_PIN_PULLUP_1_5K) &&
    d928:	f3c1 1642 	ubfx	r6, r1, #5, #3
    d92c:	1db2      	adds	r2, r6, #6
    d92e:	f002 0707 	and.w	r7, r2, #7
    d932:	2f03      	cmp	r7, #3
        ui32Padreg |= (0x1 << PADREG_FLD_PULLUP_S);
    d934:	f045 0501 	orr.w	r5, r5, #1
        if ( (bfGpioCfg.ePullup >= AM_HAL_GPIO_PIN_PULLUP_1_5K) &&
    d938:	f200 80ab 	bhi.w	da92 <am_hal_gpio_pinconfig+0x186>
             (bfGpioCfg.ePullup <= AM_HAL_GPIO_PIN_PULLUP_24K) )
        {
            ui32Padreg |= ((bfGpioCfg.ePullup - AM_HAL_GPIO_PIN_PULLUP_1_5K) <<
                           PADREG_FLD_76_S);
#ifdef AM_HAL_ENABLE_API_VALIDATION
            if ( !(g_ui8Bit76Capabilities[ui32Pin] & CAP_PUP) )
    d93c:	4a85      	ldr	r2, [pc, #532]	; (db54 <am_hal_gpio_pinconfig+0x248>)
    d93e:	5c17      	ldrb	r7, [r2, r0]
    d940:	07ff      	lsls	r7, r7, #31
    d942:	d403      	bmi.n	d94c <am_hal_gpio_pinconfig+0x40>
            {
                return AM_HAL_GPIO_ERR_PULLUP;
    d944:	4884      	ldr	r0, [pc, #528]	; (db58 <am_hal_gpio_pinconfig+0x24c>)

    AM_CRITICAL_END

    return AM_HAL_STATUS_SUCCESS;

} // am_hal_gpio_pinconfig()
    d946:	b007      	add	sp, #28
    d948:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            ui32Padreg |= ((bfGpioCfg.ePullup - AM_HAL_GPIO_PIN_PULLUP_1_5K) <<
    d94c:	1eb4      	subs	r4, r6, #2
    d94e:	ea45 1584 	orr.w	r5, r5, r4, lsl #6
    ui32PowerSw = bfGpioCfg.ePowerSw;
    d952:	f3c1 06c1 	ubfx	r6, r1, #3, #2
    if ( ui32PowerSw != AM_HAL_GPIO_PIN_POWERSW_NONE )
    d956:	2e00      	cmp	r6, #0
    d958:	f040 8095 	bne.w	da86 <am_hal_gpio_pinconfig+0x17a>
    ui32Padreg |= (g_ui8Inpen[ui32Pin] & (1 << ui32Funcsel)) ? (1 << PADREG_FLD_INPEN_S) : 0;
    d95c:	4a7f      	ldr	r2, [pc, #508]	; (db5c <am_hal_gpio_pinconfig+0x250>)
    if ( g_ui8nCEpins[ui32Pin] == ui32Funcsel )
    d95e:	4f80      	ldr	r7, [pc, #512]	; (db60 <am_hal_gpio_pinconfig+0x254>)
    ui32Padreg |= (g_ui8Inpen[ui32Pin] & (1 << ui32Funcsel)) ? (1 << PADREG_FLD_INPEN_S) : 0;
    d960:	5c16      	ldrb	r6, [r2, r0]
    if ( g_ui8nCEpins[ui32Pin] == ui32Funcsel )
    d962:	f817 8000 	ldrb.w	r8, [r7, r0]
    ui32Padreg |= (g_ui8Inpen[ui32Pin] & (1 << ui32Funcsel)) ? (1 << PADREG_FLD_INPEN_S) : 0;
    d966:	411e      	asrs	r6, r3
    d968:	f016 0f01 	tst.w	r6, #1
    d96c:	bf0c      	ite	eq
    d96e:	2600      	moveq	r6, #0
    d970:	2602      	movne	r6, #2
    if ( g_ui8nCEpins[ui32Pin] == ui32Funcsel )
    d972:	4543      	cmp	r3, r8
    ui32Padreg |= (g_ui8Inpen[ui32Pin] & (1 << ui32Funcsel)) ? (1 << PADREG_FLD_INPEN_S) : 0;
    d974:	ea45 0506 	orr.w	r5, r5, r6
    if ( g_ui8nCEpins[ui32Pin] == ui32Funcsel )
    d978:	f000 8097 	beq.w	daaa <am_hal_gpio_pinconfig+0x19e>
                     (((bfGpioCfg.eIntDir >> 0) & 0x1) << GPIOCFG_FLD_INTD_S)   |
    d97c:	f3c1 3341 	ubfx	r3, r1, #13, #2
    d980:	00df      	lsls	r7, r3, #3
        if ( (bfGpioCfg.eGPOutcfg == AM_HAL_GPIO_PIN_OUTCFG_PUSHPULL) ||
    d982:	f3c1 2907 	ubfx	r9, r1, #8, #8
                     (((bfGpioCfg.eIntDir >> 0) & 0x1) << GPIOCFG_FLD_INTD_S)   |
    d986:	f007 0408 	and.w	r4, r7, #8
                     (((bfGpioCfg.eIntDir >> 1) & 0x1) << GPIOCFG_FLD_INCFG_S);
    d98a:	105a      	asrs	r2, r3, #1
        ui32GPCfg |= (bfGpioCfg.eGPOutcfg << GPIOCFG_FLD_OUTCFG_S)              |
    d98c:	f3c1 2681 	ubfx	r6, r1, #10, #2
        if ( (bfGpioCfg.eGPOutcfg == AM_HAL_GPIO_PIN_OUTCFG_PUSHPULL) ||
    d990:	f009 070c 	and.w	r7, r9, #12
                     (((bfGpioCfg.eIntDir >> 0) & 0x1) << GPIOCFG_FLD_INTD_S)   |
    d994:	ea42 0346 	orr.w	r3, r2, r6, lsl #1
        ui32Padreg |= (bfGpioCfg.eGPInput << PADREG_FLD_INPEN_S);
    d998:	f3c1 3a00 	ubfx	sl, r1, #12, #1
        if ( (bfGpioCfg.eGPOutcfg == AM_HAL_GPIO_PIN_OUTCFG_PUSHPULL) ||
    d99c:	2f04      	cmp	r7, #4
                     (((bfGpioCfg.eIntDir >> 0) & 0x1) << GPIOCFG_FLD_INTD_S)   |
    d99e:	ea43 0804 	orr.w	r8, r3, r4
        ui32Padreg |= (bfGpioCfg.eGPInput << PADREG_FLD_INPEN_S);
    d9a2:	ea45 054a 	orr.w	r5, r5, sl, lsl #1
        if ( (bfGpioCfg.eGPOutcfg == AM_HAL_GPIO_PIN_OUTCFG_PUSHPULL) ||
    d9a6:	f000 808d 	beq.w	dac4 <am_hal_gpio_pinconfig+0x1b8>
    ui32B = *((uint32_t*)cfg2);
    d9aa:	4a6e      	ldr	r2, [pc, #440]	; (db64 <am_hal_gpio_pinconfig+0x258>)
        if ( (bfGpioCfg.eGPOutcfg == AM_HAL_GPIO_PIN_OUTCFG_PUSHPULL) ||
    d9ac:	6816      	ldr	r6, [r2, #0]
    d9ae:	1b8c      	subs	r4, r1, r6
    d9b0:	fab4 f384 	clz	r3, r4
    d9b4:	095f      	lsrs	r7, r3, #5
    d9b6:	9700      	str	r7, [sp, #0]
        if ( bfGpioCfg.eIntDir == 0 )
    d9b8:	f019 0f60 	tst.w	r9, #96	; 0x60
            ui32GPCfg |= (bfGpioCfg.eGPRdZero << GPIOCFG_FLD_INCFG_S);
    d9bc:	bf04      	itt	eq
    d9be:	f3c1 37c0 	ubfxeq	r7, r1, #15, #1
    d9c2:	f367 0800 	bfieq	r8, r7, #0, #1
    d9c6:	0087      	lsls	r7, r0, #2
    switch ( bfGpioCfg.eDriveStrength )
    d9c8:	f3c1 2101 	ubfx	r1, r1, #8, #2
    d9cc:	2902      	cmp	r1, #2
    d9ce:	ea4f 04c0 	mov.w	r4, r0, lsl #3
    d9d2:	d07a      	beq.n	daca <am_hal_gpio_pinconfig+0x1be>
    d9d4:	d87f      	bhi.n	dad6 <am_hal_gpio_pinconfig+0x1ca>
    d9d6:	2901      	cmp	r1, #1
            ui32Padreg    |= (1 << PADREG_FLD_DRVSTR_S);
    d9d8:	bf08      	it	eq
    d9da:	f045 0504 	orreq.w	r5, r5, #4
    d9de:	f004 0a18 	and.w	sl, r4, #24
            break;
    d9e2:	2200      	movs	r2, #0
    d9e4:	4604      	mov	r4, r0
    d9e6:	9203      	str	r2, [sp, #12]
    ui32GPCfgClearMask  = ~((uint32_t)0xF  << ui32GPCfgShft);
    d9e8:	f04f 0b0f 	mov.w	fp, #15
    ui32GPCfgShft       = ((ui32Pin & 0x7) << 2);
    d9ec:	f007 021c 	and.w	r2, r7, #28
    ui32GPCfgAddr       = (uint32_t)&GPIO->CFGA       + ((ui32Pin & ~0x7) >> 1);
    d9f0:	485d      	ldr	r0, [pc, #372]	; (db68 <am_hal_gpio_pinconfig+0x25c>)
    ui32AltpadAddr      = (uint32_t)&GPIO->ALTPADCFGA + (ui32Pin & ~0x3);
    d9f2:	495e      	ldr	r1, [pc, #376]	; (db6c <am_hal_gpio_pinconfig+0x260>)
    ui32GPCfgAddr       = (uint32_t)&GPIO->CFGA       + ((ui32Pin & ~0x7) >> 1);
    d9f4:	4f5e      	ldr	r7, [pc, #376]	; (db70 <am_hal_gpio_pinconfig+0x264>)
    d9f6:	9702      	str	r7, [sp, #8]
    ui32GPCfgClearMask  = ~((uint32_t)0xF  << ui32GPCfgShft);
    d9f8:	fa0b f302 	lsl.w	r3, fp, r2
    ui32PadClearMask    = ~((uint32_t)0xFF << ui32PadShft);
    d9fc:	f04f 0cff 	mov.w	ip, #255	; 0xff
    da00:	fa0c f60a 	lsl.w	r6, ip, sl
    ui32AltpadAddr      = (uint32_t)&GPIO->ALTPADCFGA + (ui32Pin & ~0x3);
    da04:	9101      	str	r1, [sp, #4]
    ui32GPCfg     <<= ui32GPCfgShft;
    da06:	fa08 f802 	lsl.w	r8, r8, r2
    ui32GPCfgClearMask  = ~((uint32_t)0xF  << ui32GPCfgShft);
    da0a:	43df      	mvns	r7, r3
    ui32GPCfgAddr       = (uint32_t)&GPIO->CFGA       + ((ui32Pin & ~0x7) >> 1);
    da0c:	ea00 0954 	and.w	r9, r0, r4, lsr #1
    AM_CRITICAL_BEGIN
    da10:	f000 f8c2 	bl	db98 <am_hal_interrupt_master_disable>
    da14:	9005      	str	r0, [sp, #20]
    if ( bClearEnable )
    da16:	e89d 0009 	ldmia.w	sp, {r0, r3}
    ui32PadregAddr      = (uint32_t)&GPIO->PADREGA    + (ui32Pin & ~0x3);
    da1a:	f024 0b03 	bic.w	fp, r4, #3
    ui32Padreg    <<= ui32PadShft;
    da1e:	fa05 f50a 	lsl.w	r5, r5, sl
    ui32PadregAddr      = (uint32_t)&GPIO->PADREGA    + (ui32Pin & ~0x3);
    da22:	f10b 4a80 	add.w	sl, fp, #1073741824	; 0x40000000
    ui32PadClearMask    = ~((uint32_t)0xFF << ui32PadShft);
    da26:	43f6      	mvns	r6, r6
    ui32PadregAddr      = (uint32_t)&GPIO->PADREGA    + (ui32Pin & ~0x3);
    da28:	f50a 3a80 	add.w	sl, sl, #65536	; 0x10000
    if ( bClearEnable )
    da2c:	9902      	ldr	r1, [sp, #8]
    da2e:	9a03      	ldr	r2, [sp, #12]
    da30:	b150      	cbz	r0, da48 <am_hal_gpio_pinconfig+0x13c>
        am_hal_gpio_output_tristate_disable(ui32Pin);
    da32:	f004 001f 	and.w	r0, r4, #31
    da36:	ea4f 1e54 	mov.w	lr, r4, lsr #5
    da3a:	f04f 0c01 	mov.w	ip, #1
    da3e:	4c4d      	ldr	r4, [pc, #308]	; (db74 <am_hal_gpio_pinconfig+0x268>)
    da40:	fa0c f000 	lsl.w	r0, ip, r0
    da44:	f844 002e 	str.w	r0, [r4, lr, lsl #2]
    GPIO->PADKEY = GPIO_PADKEY_PADKEY_Key;
    da48:	484b      	ldr	r0, [pc, #300]	; (db78 <am_hal_gpio_pinconfig+0x26c>)
    da4a:	2473      	movs	r4, #115	; 0x73
    da4c:	6604      	str	r4, [r0, #96]	; 0x60
    AM_REGVAL(ui32PadregAddr)  = (AM_REGVAL(ui32PadregAddr) & ui32PadClearMask)   | ui32Padreg;
    da4e:	f8da 4000 	ldr.w	r4, [sl]
    da52:	4034      	ands	r4, r6
    da54:	4325      	orrs	r5, r4
    da56:	f8ca 5000 	str.w	r5, [sl]
    AM_REGVAL(ui32GPCfgAddr)   = (AM_REGVAL(ui32GPCfgAddr)  & ui32GPCfgClearMask) | ui32GPCfg;
    da5a:	f859 5001 	ldr.w	r5, [r9, r1]
    da5e:	402f      	ands	r7, r5
    da60:	ea47 0708 	orr.w	r7, r7, r8
    da64:	f849 7001 	str.w	r7, [r9, r1]
    AM_REGVAL(ui32AltpadAddr)  = (AM_REGVAL(ui32AltpadAddr) & ui32PadClearMask)   | ui32AltPadCfg;
    da68:	f85b 1003 	ldr.w	r1, [fp, r3]
    da6c:	400e      	ands	r6, r1
    da6e:	4332      	orrs	r2, r6
    GPIO->PADKEY = 0;
    da70:	2600      	movs	r6, #0
    AM_REGVAL(ui32AltpadAddr)  = (AM_REGVAL(ui32AltpadAddr) & ui32PadClearMask)   | ui32AltPadCfg;
    da72:	f84b 2003 	str.w	r2, [fp, r3]
    GPIO->PADKEY = 0;
    da76:	6606      	str	r6, [r0, #96]	; 0x60
    AM_CRITICAL_END
    da78:	9805      	ldr	r0, [sp, #20]
    da7a:	f000 f891 	bl	dba0 <am_hal_interrupt_master_set>
    return AM_HAL_STATUS_SUCCESS;
    da7e:	4630      	mov	r0, r6
} // am_hal_gpio_pinconfig()
    da80:	b007      	add	sp, #28
    da82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if ( (ui32PowerSw == AM_HAL_GPIO_PIN_POWERSW_VDD)  &&
    da86:	2e01      	cmp	r6, #1
    da88:	d015      	beq.n	dab6 <am_hal_gpio_pinconfig+0x1aa>
        else if ( (ui32PowerSw == AM_HAL_GPIO_PIN_POWERSW_VSS)  &&
    da8a:	2e02      	cmp	r6, #2
    da8c:	d030      	beq.n	daf0 <am_hal_gpio_pinconfig+0x1e4>
            return AM_HAL_GPIO_ERR_PWRSW;
    da8e:	483b      	ldr	r0, [pc, #236]	; (db7c <am_hal_gpio_pinconfig+0x270>)
    da90:	e759      	b.n	d946 <am_hal_gpio_pinconfig+0x3a>
        else if ( bfGpioCfg.ePullup == AM_HAL_GPIO_PIN_PULLDOWN )
    da92:	2cc0      	cmp	r4, #192	; 0xc0
    da94:	d027      	beq.n	dae6 <am_hal_gpio_pinconfig+0x1da>
        else if ( bfGpioCfg.ePullup == AM_HAL_GPIO_PIN_PULLUP_WEAK )
    da96:	2c20      	cmp	r4, #32
    da98:	f47f af5b 	bne.w	d952 <am_hal_gpio_pinconfig+0x46>
            if ( g_ui8Bit76Capabilities[ui32Pin] & (CAP_PUP | CAP_PDN) )
    da9c:	4c2d      	ldr	r4, [pc, #180]	; (db54 <am_hal_gpio_pinconfig+0x248>)
    da9e:	5c26      	ldrb	r6, [r4, r0]
    daa0:	f016 0f09 	tst.w	r6, #9
    daa4:	f47f af4e 	bne.w	d944 <am_hal_gpio_pinconfig+0x38>
    daa8:	e753      	b.n	d952 <am_hal_gpio_pinconfig+0x46>
        if ( bfGpioCfg.uIOMnum > IOMNUM_MAX )
    daaa:	f3c1 4202 	ubfx	r2, r1, #16, #3
    daae:	2a07      	cmp	r2, #7
    dab0:	d125      	bne.n	dafe <am_hal_gpio_pinconfig+0x1f2>
            return AM_HAL_GPIO_ERR_INVCE;   // Invalid CE specified
    dab2:	4833      	ldr	r0, [pc, #204]	; (db80 <am_hal_gpio_pinconfig+0x274>)
    dab4:	e747      	b.n	d946 <am_hal_gpio_pinconfig+0x3a>
             (g_ui8Bit76Capabilities[ui32Pin] & CAP_VDD) )
    dab6:	4c27      	ldr	r4, [pc, #156]	; (db54 <am_hal_gpio_pinconfig+0x248>)
        if ( (ui32PowerSw == AM_HAL_GPIO_PIN_POWERSW_VDD)  &&
    dab8:	5c26      	ldrb	r6, [r4, r0]
    daba:	07b4      	lsls	r4, r6, #30
    dabc:	d5e7      	bpl.n	da8e <am_hal_gpio_pinconfig+0x182>
            ui32Padreg |= 0x1 << PADREG_FLD_76_S;
    dabe:	f045 0540 	orr.w	r5, r5, #64	; 0x40
    dac2:	e74b      	b.n	d95c <am_hal_gpio_pinconfig+0x50>
            bClearEnable = true;
    dac4:	2701      	movs	r7, #1
    dac6:	9700      	str	r7, [sp, #0]
    dac8:	e776      	b.n	d9b8 <am_hal_gpio_pinconfig+0xac>
    daca:	f004 0a18 	and.w	sl, r4, #24
    dace:	2301      	movs	r3, #1
    dad0:	fa03 f20a 	lsl.w	r2, r3, sl
            break;
    dad4:	e786      	b.n	d9e4 <am_hal_gpio_pinconfig+0xd8>
    dad6:	f004 0a18 	and.w	sl, r4, #24
    dada:	2601      	movs	r6, #1
            ui32Padreg    |= (1 << PADREG_FLD_DRVSTR_S);
    dadc:	f045 0504 	orr.w	r5, r5, #4
    dae0:	fa06 f20a 	lsl.w	r2, r6, sl
            break;
    dae4:	e77e      	b.n	d9e4 <am_hal_gpio_pinconfig+0xd8>
            if ( ui32Pin != 20 )
    dae6:	2814      	cmp	r0, #20
    dae8:	f43f af33 	beq.w	d952 <am_hal_gpio_pinconfig+0x46>
                return AM_HAL_GPIO_ERR_PULLDOWN;
    daec:	4825      	ldr	r0, [pc, #148]	; (db84 <am_hal_gpio_pinconfig+0x278>)
    daee:	e72a      	b.n	d946 <am_hal_gpio_pinconfig+0x3a>
                  (g_ui8Bit76Capabilities[ui32Pin] & CAP_VSS) )
    daf0:	4a18      	ldr	r2, [pc, #96]	; (db54 <am_hal_gpio_pinconfig+0x248>)
        else if ( (ui32PowerSw == AM_HAL_GPIO_PIN_POWERSW_VSS)  &&
    daf2:	5c17      	ldrb	r7, [r2, r0]
    daf4:	077a      	lsls	r2, r7, #29
    daf6:	d5ca      	bpl.n	da8e <am_hal_gpio_pinconfig+0x182>
            ui32Padreg |= 0x2 << PADREG_FLD_76_S;
    daf8:	f045 0580 	orr.w	r5, r5, #128	; 0x80
    dafc:	e72e      	b.n	d95c <am_hal_gpio_pinconfig+0x50>
            if ( g_ui8NCEtable[ui32Pin][ui32Outcfg] == ui8CEtbl )
    dafe:	4c22      	ldr	r4, [pc, #136]	; (db88 <am_hal_gpio_pinconfig+0x27c>)
        ui8CEtbl = (bfGpioCfg.uIOMnum << 4) | bfGpioCfg.uNCE;
    db00:	f3c1 4cc1 	ubfx	ip, r1, #19, #2
            if ( g_ui8NCEtable[ui32Pin][ui32Outcfg] == ui8CEtbl )
    db04:	f814 8020 	ldrb.w	r8, [r4, r0, lsl #2]
        ui8CEtbl = (bfGpioCfg.uIOMnum << 4) | bfGpioCfg.uNCE;
    db08:	ea4c 1602 	orr.w	r6, ip, r2, lsl #4
            if ( g_ui8NCEtable[ui32Pin][ui32Outcfg] == ui8CEtbl )
    db0c:	45b0      	cmp	r8, r6
    db0e:	d010      	beq.n	db32 <am_hal_gpio_pinconfig+0x226>
    db10:	0087      	lsls	r7, r0, #2
    db12:	eb04 0907 	add.w	r9, r4, r7
    db16:	f899 3001 	ldrb.w	r3, [r9, #1]
    db1a:	42b3      	cmp	r3, r6
    db1c:	d015      	beq.n	db4a <am_hal_gpio_pinconfig+0x23e>
    db1e:	f899 2002 	ldrb.w	r2, [r9, #2]
    db22:	42b2      	cmp	r2, r6
    db24:	d00f      	beq.n	db46 <am_hal_gpio_pinconfig+0x23a>
    db26:	f899 4003 	ldrb.w	r4, [r9, #3]
    db2a:	42b4      	cmp	r4, r6
    db2c:	d00f      	beq.n	db4e <am_hal_gpio_pinconfig+0x242>
            return AM_HAL_GPIO_ERR_INVCEPIN;
    db2e:	4817      	ldr	r0, [pc, #92]	; (db8c <am_hal_gpio_pinconfig+0x280>)
    db30:	e709      	b.n	d946 <am_hal_gpio_pinconfig+0x3a>
        for ( ui32Outcfg = 0; ui32Outcfg < 4; ui32Outcfg++ )
    db32:	2600      	movs	r6, #0
    db34:	0087      	lsls	r7, r0, #2
        ui32GPCfg |= (ui32Outcfg       << GPIOCFG_FLD_OUTCFG_S) |
    db36:	0072      	lsls	r2, r6, #1
                     (bfGpioCfg.eCEpol << GPIOCFG_FLD_INTD_S)   |
    db38:	f3c1 5e40 	ubfx	lr, r1, #21, #1
    bool bClearEnable = false;
    db3c:	2300      	movs	r3, #0
                     (bfGpioCfg.eCEpol << GPIOCFG_FLD_INTD_S)   |
    db3e:	ea42 08ce 	orr.w	r8, r2, lr, lsl #3
    bool bClearEnable = false;
    db42:	9300      	str	r3, [sp, #0]
    db44:	e740      	b.n	d9c8 <am_hal_gpio_pinconfig+0xbc>
        for ( ui32Outcfg = 0; ui32Outcfg < 4; ui32Outcfg++ )
    db46:	2602      	movs	r6, #2
    db48:	e7f5      	b.n	db36 <am_hal_gpio_pinconfig+0x22a>
    db4a:	2601      	movs	r6, #1
    db4c:	e7f3      	b.n	db36 <am_hal_gpio_pinconfig+0x22a>
    db4e:	2603      	movs	r6, #3
    db50:	e7f1      	b.n	db36 <am_hal_gpio_pinconfig+0x22a>
    db52:	bf00      	nop
    db54:	0000f188 	.word	0x0000f188
    db58:	08000100 	.word	0x08000100
    db5c:	0000f1bc 	.word	0x0000f1bc
    db60:	0000f2b8 	.word	0x0000f2b8
    db64:	0000f184 	.word	0x0000f184
    db68:	7ffffffc 	.word	0x7ffffffc
    db6c:	400100e0 	.word	0x400100e0
    db70:	40010040 	.word	0x40010040
    db74:	400100b4 	.word	0x400100b4
    db78:	40010000 	.word	0x40010000
    db7c:	08000102 	.word	0x08000102
    db80:	08000103 	.word	0x08000103
    db84:	08000101 	.word	0x08000101
    db88:	0000f1f0 	.word	0x0000f1f0
    db8c:	08000104 	.word	0x08000104

0000db90 <am_hal_interrupt_master_enable>:
//*****************************************************************************
#if defined(__GNUC_STDC_INLINE__)
uint32_t __attribute__((naked))
am_hal_interrupt_master_enable(void)
{
    __asm("    mrs     r0, PRIMASK");
    db90:	f3ef 8010 	mrs	r0, PRIMASK
    __asm("    cpsie i");
    db94:	b662      	cpsie	i
    __asm("    bx lr");
    db96:	4770      	bx	lr

0000db98 <am_hal_interrupt_master_disable>:
//*****************************************************************************
#if defined(__GNUC_STDC_INLINE__)
uint32_t __attribute__((naked))
am_hal_interrupt_master_disable(void)
{
    __asm("    mrs     r0, PRIMASK");
    db98:	f3ef 8010 	mrs	r0, PRIMASK
    __asm("    cpsid i");
    db9c:	b672      	cpsid	i
    __asm("    bx lr");
    db9e:	4770      	bx	lr

0000dba0 <am_hal_interrupt_master_set>:
//*****************************************************************************
#if defined(__GNUC_STDC_INLINE__)
void __attribute__((naked))
am_hal_interrupt_master_set(uint32_t ui32InterruptState)
{
    __asm("    msr     PRIMASK, r0");
    dba0:	f380 8810 	msr	PRIMASK, r0
    __asm("    bx lr");
    dba4:	4770      	bx	lr
    dba6:	bf00      	nop

0000dba8 <am_hal_itm_enable>:
#if AM_CMSIS_REGS
    //
    // To be able to access ITM registers, set the Trace Enable bit
    // in the Debug Exception and Monitor Control Register (DEMCR).
    //
    CoreDebug->DEMCR |= _VAL2FLD(CoreDebug_DEMCR_TRCENA, 1);
    dba8:	4a0b      	ldr	r2, [pc, #44]	; (dbd8 <am_hal_itm_enable+0x30>)
    dbaa:	68d3      	ldr	r3, [r2, #12]
    dbac:	f043 7080 	orr.w	r0, r3, #16777216	; 0x1000000
    dbb0:	60d0      	str	r0, [r2, #12]
    while ( !(CoreDebug->DEMCR & _VAL2FLD(CoreDebug_DEMCR_TRCENA, 1)) );
    dbb2:	68d1      	ldr	r1, [r2, #12]
    dbb4:	01cb      	lsls	r3, r1, #7
    dbb6:	d5fc      	bpl.n	dbb2 <am_hal_itm_enable+0xa>

    //
    // Write the key to the ITM Lock Access register to unlock the ITM_TCR.
    //
    ITM->LAR = ITM_LAR_KEYVAL;
    dbb8:	f04f 4c60 	mov.w	ip, #3758096384	; 0xe0000000
    dbbc:	4b07      	ldr	r3, [pc, #28]	; (dbdc <am_hal_itm_enable+0x34>)
    ITM->TER = 0xFFFFFFFF;

    //
    // Write to the ITM control and status register.
    //
    ITM->TCR =
    dbbe:	4a08      	ldr	r2, [pc, #32]	; (dbe0 <am_hal_itm_enable+0x38>)
    ITM->LAR = ITM_LAR_KEYVAL;
    dbc0:	f8cc 3fb0 	str.w	r3, [ip, #4016]	; 0xfb0
    ITM->TPR = 0x0000000F;
    dbc4:	200f      	movs	r0, #15
    ITM->TER = 0xFFFFFFFF;
    dbc6:	f04f 31ff 	mov.w	r1, #4294967295
    ITM->TPR = 0x0000000F;
    dbca:	f8cc 0e40 	str.w	r0, [ip, #3648]	; 0xe40
    ITM->TER = 0xFFFFFFFF;
    dbce:	f8cc 1e00 	str.w	r1, [ip, #3584]	; 0xe00
    ITM->TCR =
    dbd2:	f8cc 2e80 	str.w	r2, [ip, #3712]	; 0xe80
    dbd6:	4770      	bx	lr
    dbd8:	e000edf0 	.word	0xe000edf0
    dbdc:	c5acce55 	.word	0xc5acce55
    dbe0:	00150511 	.word	0x00150511

0000dbe4 <am_hal_itm_disable>:
//! @return None.
//
//*****************************************************************************
void
am_hal_itm_disable(void)
{
    dbe4:	b510      	push	{r4, lr}

#if AM_CMSIS_REGS
    if ( MCUCTRL->TPIUCTRL == 0 )
    dbe6:	4b24      	ldr	r3, [pc, #144]	; (dc78 <am_hal_itm_disable+0x94>)
    dbe8:	f8d3 0250 	ldr.w	r0, [r3, #592]	; 0x250
    dbec:	b9b0      	cbnz	r0, dc1c <am_hal_itm_disable+0x38>
    CoreDebug->DEMCR |= _VAL2FLD(CoreDebug_DEMCR_TRCENA, 1);
    dbee:	4923      	ldr	r1, [pc, #140]	; (dc7c <am_hal_itm_disable+0x98>)
    dbf0:	68ca      	ldr	r2, [r1, #12]
    dbf2:	f042 7480 	orr.w	r4, r2, #16777216	; 0x1000000
    dbf6:	60cc      	str	r4, [r1, #12]
    while ( !(CoreDebug->DEMCR & _VAL2FLD(CoreDebug_DEMCR_TRCENA, 1)) );
    dbf8:	68cb      	ldr	r3, [r1, #12]
    dbfa:	01da      	lsls	r2, r3, #7
    dbfc:	d5fc      	bpl.n	dbf8 <am_hal_itm_disable+0x14>
    ITM->LAR = ITM_LAR_KEYVAL;
    dbfe:	f04f 4c60 	mov.w	ip, #3758096384	; 0xe0000000
    dc02:	481f      	ldr	r0, [pc, #124]	; (dc80 <am_hal_itm_disable+0x9c>)
    ITM->TCR =
    dc04:	4a1f      	ldr	r2, [pc, #124]	; (dc84 <am_hal_itm_disable+0xa0>)
    ITM->LAR = ITM_LAR_KEYVAL;
    dc06:	f8cc 0fb0 	str.w	r0, [ip, #4016]	; 0xfb0
    ITM->TPR = 0x0000000F;
    dc0a:	240f      	movs	r4, #15
    ITM->TER = 0xFFFFFFFF;
    dc0c:	f04f 31ff 	mov.w	r1, #4294967295
    ITM->TPR = 0x0000000F;
    dc10:	f8cc 4e40 	str.w	r4, [ip, #3648]	; 0xe40
    ITM->TER = 0xFFFFFFFF;
    dc14:	f8cc 1e00 	str.w	r1, [ip, #3584]	; 0xe00
    ITM->TCR =
    dc18:	f8cc 2e80 	str.w	r2, [ip, #3712]	; 0xe80
{
    //
    // Make sure the ITM/TPIU is not busy.
    //
#if AM_CMSIS_REGS
    while (ITM->TCR & _VAL2FLD(ITM_TCR_BUSY, 1));
    dc1c:	f04f 4460 	mov.w	r4, #3758096384	; 0xe0000000
    dc20:	f8d4 3e80 	ldr.w	r3, [r4, #3712]	; 0xe80
    dc24:	021b      	lsls	r3, r3, #8
    dc26:	d4fb      	bmi.n	dc20 <am_hal_itm_disable+0x3c>
#endif // AM_CMSIS_REGS

    //
    // wait for 50us for the data to flush out
    //
    am_hal_flash_delay(FLASH_CYCLES_US(50));
    dc28:	f240 20f7 	movw	r0, #759	; 0x2f7
    dc2c:	f7ff fd3e 	bl	d6ac <am_hal_flash_delay>
    ITM->LAR = ITM_LAR_KEYVAL;
    dc30:	4813      	ldr	r0, [pc, #76]	; (dc80 <am_hal_itm_disable+0x9c>)
        while ( ITM->TCR  & (_VAL2FLD(ITM_TCR_ITMENA, 1)  |  _VAL2FLD(ITM_TCR_BUSY, 1)) );
    dc32:	4915      	ldr	r1, [pc, #84]	; (dc88 <am_hal_itm_disable+0xa4>)
    ITM->LAR = ITM_LAR_KEYVAL;
    dc34:	f8c4 0fb0 	str.w	r0, [r4, #4016]	; 0xfb0
        ITM->TCR &= ~_VAL2FLD(ITM_TCR_ITMENA, 1);
    dc38:	f04f 4c60 	mov.w	ip, #3758096384	; 0xe0000000
    ITM->LAR = ITM_LAR_KEYVAL;
    dc3c:	2064      	movs	r0, #100	; 0x64
        ITM->TCR &= ~_VAL2FLD(ITM_TCR_ITMENA, 1);
    dc3e:	f8dc 2e80 	ldr.w	r2, [ip, #3712]	; 0xe80
    dc42:	f022 0401 	bic.w	r4, r2, #1
    dc46:	f8cc 4e80 	str.w	r4, [ip, #3712]	; 0xe80
        while ( ITM->TCR  & (_VAL2FLD(ITM_TCR_ITMENA, 1)  |  _VAL2FLD(ITM_TCR_BUSY, 1)) );
    dc4a:	f8dc 3e80 	ldr.w	r3, [ip, #3712]	; 0xe80
    dc4e:	420b      	tst	r3, r1
    dc50:	d1fb      	bne.n	dc4a <am_hal_itm_disable+0x66>
    for (int ix = 0; ix < 100; ix++)
    dc52:	3801      	subs	r0, #1
    dc54:	d1f3      	bne.n	dc3e <am_hal_itm_disable+0x5a>
    CoreDebug->DEMCR &= ~_VAL2FLD(CoreDebug_DEMCR_TRCENA, 1);
    dc56:	4909      	ldr	r1, [pc, #36]	; (dc7c <am_hal_itm_disable+0x98>)
    dc58:	68ca      	ldr	r2, [r1, #12]
    dc5a:	f022 7480 	bic.w	r4, r2, #16777216	; 0x1000000
    dc5e:	60cc      	str	r4, [r1, #12]
    while ( CoreDebug->DEMCR & _VAL2FLD(CoreDebug_DEMCR_TRCENA, 1) );
    dc60:	68cb      	ldr	r3, [r1, #12]
    dc62:	f013 7080 	ands.w	r0, r3, #16777216	; 0x1000000
    dc66:	d1fb      	bne.n	dc60 <am_hal_itm_disable+0x7c>
    MCUCTRL->TPIUCTRL =
    dc68:	4903      	ldr	r1, [pc, #12]	; (dc78 <am_hal_itm_disable+0x94>)
    dc6a:	f8c1 0250 	str.w	r0, [r1, #592]	; 0x250
    while (MCUCTRL->TPIUCTRL);
    dc6e:	f8d1 2250 	ldr.w	r2, [r1, #592]	; 0x250
    dc72:	2a00      	cmp	r2, #0
    dc74:	d1fb      	bne.n	dc6e <am_hal_itm_disable+0x8a>
}
    dc76:	bd10      	pop	{r4, pc}
    dc78:	40020000 	.word	0x40020000
    dc7c:	e000edf0 	.word	0xe000edf0
    dc80:	c5acce55 	.word	0xc5acce55
    dc84:	00150511 	.word	0x00150511
    dc88:	00800001 	.word	0x00800001

0000dc8c <am_hal_itm_print>:
    uint32_t ui32Length = 0;

    //
    // Determine the length of the string.
    //
    while (*(pcString + ui32Length))
    dc8c:	7803      	ldrb	r3, [r0, #0]
    dc8e:	b1b3      	cbz	r3, dcbe <am_hal_itm_print+0x32>
{
    dc90:	b410      	push	{r4}
    dc92:	4602      	mov	r2, r0
    while (*(pcString + ui32Length))
    dc94:	2400      	movs	r4, #0
    dc96:	f812 1f01 	ldrb.w	r1, [r2, #1]!
    {
        ui32Length++;
    dc9a:	3401      	adds	r4, #1
    while (*(pcString + ui32Length))
    dc9c:	2900      	cmp	r1, #0
    dc9e:	d1fa      	bne.n	dc96 <am_hal_itm_print+0xa>
    dca0:	1901      	adds	r1, r0, r4
    while (!AM_REGVAL(ui32StimAddr));
    dca2:	f04f 4c60 	mov.w	ip, #3758096384	; 0xe0000000
    while (ui32Length)
    {
            //
            // Print string out the ITM.
            //
            am_hal_itm_stimulus_reg_byte_write(0, (uint8_t)*pcString++);
    dca6:	f810 2b01 	ldrb.w	r2, [r0], #1
    while (!AM_REGVAL(ui32StimAddr));
    dcaa:	f8dc 3000 	ldr.w	r3, [ip]
    dcae:	2b00      	cmp	r3, #0
    dcb0:	d0fb      	beq.n	dcaa <am_hal_itm_print+0x1e>
    while (ui32Length)
    dcb2:	4288      	cmp	r0, r1
    *((volatile uint8_t *) ui32StimAddr) = ui8Value;
    dcb4:	f88c 2000 	strb.w	r2, [ip]
    while (ui32Length)
    dcb8:	d1f5      	bne.n	dca6 <am_hal_itm_print+0x1a>
            //
            // Subtract from length.
            //
            ui32Length--;
    }
}
    dcba:	f85d 4b04 	ldr.w	r4, [sp], #4
    dcbe:	4770      	bx	lr

0000dcc0 <am_hal_mcuctrl_info_get>:
am_hal_mcuctrl_info_get(am_hal_mcuctrl_infoget_e eInfoGet, void *pInfo)
{
    am_hal_mcuctrl_feature_t *psFeature;
    uint32_t ui32Feature;

    if ( pInfo == NULL )
    dcc0:	b141      	cbz	r1, dcd4 <am_hal_mcuctrl_info_get+0x14>
    {
        return AM_HAL_STATUS_INVALID_ARG;
    }

#if AM_CMSIS_REGS
    switch ( eInfoGet )
    dcc2:	2801      	cmp	r0, #1
{
    dcc4:	b4f0      	push	{r4, r5, r6, r7}
    switch ( eInfoGet )
    dcc6:	d03a      	beq.n	dd3e <am_hal_mcuctrl_info_get+0x7e>
    dcc8:	d322      	bcc.n	dd10 <am_hal_mcuctrl_info_get+0x50>
    dcca:	2802      	cmp	r0, #2
    dccc:	d004      	beq.n	dcd8 <am_hal_mcuctrl_info_get+0x18>
        case AM_HAL_MCUCTRL_INFO_FAULT_STATUS:
            mcuctrl_fault_status((am_hal_mcuctrl_fault_t*)pInfo);
            break;

        default:
            return AM_HAL_STATUS_INVALID_ARG;
    dcce:	2006      	movs	r0, #6
    //
    // Return success status.
    //
    return AM_HAL_STATUS_SUCCESS;

} // am_hal_mcuctrl_info_get()
    dcd0:	bcf0      	pop	{r4, r5, r6, r7}
    dcd2:	4770      	bx	lr
        return AM_HAL_STATUS_INVALID_ARG;
    dcd4:	2006      	movs	r0, #6
    dcd6:	4770      	bx	lr
    ui32FaultStat = MCUCTRL->FAULTSTATUS;
    dcd8:	4a41      	ldr	r2, [pc, #260]	; (dde0 <am_hal_mcuctrl_info_get+0x120>)
    psFault->ui32ICODE |= MCUCTRL->ICODEFAULTADDR;
    dcda:	684c      	ldr	r4, [r1, #4]
    ui32FaultStat = MCUCTRL->FAULTSTATUS;
    dcdc:	f8d2 31cc 	ldr.w	r3, [r2, #460]	; 0x1cc
    psFault->ui32SYS |= MCUCTRL->SYSFAULTADDR;
    dce0:	6948      	ldr	r0, [r1, #20]
    psFault->bICODE = (bool)(ui32FaultStat & MCUCTRL_FAULTSTATUS_ICODEFAULT_Msk);
    dce2:	f003 0601 	and.w	r6, r3, #1
    psFault->bDCODE = (bool)(ui32FaultStat & MCUCTRL_FAULTSTATUS_DCODEFAULT_Msk);
    dce6:	f3c3 0540 	ubfx	r5, r3, #1, #1
    psFault->bSYS   = (bool)(ui32FaultStat & MCUCTRL_FAULTSTATUS_SYSFAULT_Msk);
    dcea:	f3c3 0780 	ubfx	r7, r3, #2, #1
    psFault->bDCODE = (bool)(ui32FaultStat & MCUCTRL_FAULTSTATUS_DCODEFAULT_Msk);
    dcee:	720d      	strb	r5, [r1, #8]
    psFault->bSYS   = (bool)(ui32FaultStat & MCUCTRL_FAULTSTATUS_SYSFAULT_Msk);
    dcf0:	740f      	strb	r7, [r1, #16]
    psFault->bICODE = (bool)(ui32FaultStat & MCUCTRL_FAULTSTATUS_ICODEFAULT_Msk);
    dcf2:	700e      	strb	r6, [r1, #0]
    psFault->ui32DCODE = MCUCTRL->DCODEFAULTADDR;
    dcf4:	f8d2 31c4 	ldr.w	r3, [r2, #452]	; 0x1c4
    dcf8:	60cb      	str	r3, [r1, #12]
    psFault->ui32ICODE |= MCUCTRL->ICODEFAULTADDR;
    dcfa:	f8d2 61c0 	ldr.w	r6, [r2, #448]	; 0x1c0
    dcfe:	4334      	orrs	r4, r6
    dd00:	604c      	str	r4, [r1, #4]
    psFault->ui32SYS |= MCUCTRL->SYSFAULTADDR;
    dd02:	f8d2 21c8 	ldr.w	r2, [r2, #456]	; 0x1c8
    dd06:	4310      	orrs	r0, r2
    dd08:	6148      	str	r0, [r1, #20]
} // am_hal_mcuctrl_info_get()
    dd0a:	bcf0      	pop	{r4, r5, r6, r7}
    return AM_HAL_STATUS_SUCCESS;
    dd0c:	2000      	movs	r0, #0
} // am_hal_mcuctrl_info_get()
    dd0e:	4770      	bx	lr
            ui32Feature = MCUCTRL->FEATUREENABLE;
    dd10:	4c33      	ldr	r4, [pc, #204]	; (dde0 <am_hal_mcuctrl_info_get+0x120>)
    dd12:	69a5      	ldr	r5, [r4, #24]
                _FLD2VAL(MCUCTRL_FEATUREENABLE_BURSTAVAIL, ui32Feature);
    dd14:	f3c5 1080 	ubfx	r0, r5, #6, #1
                _FLD2VAL(MCUCTRL_FEATUREENABLE_BLEAVAIL, ui32Feature);
    dd18:	f3c5 0780 	ubfx	r7, r5, #2, #1
                _FLD2VAL(MCUCTRL_FEATUREENABLE_BURSTAVAIL, ui32Feature);
    dd1c:	7008      	strb	r0, [r1, #0]
                _FLD2VAL(MCUCTRL_FEATUREENABLE_BLEAVAIL, ui32Feature);
    dd1e:	704f      	strb	r7, [r1, #1]
            ui32Feature = MCUCTRL->BOOTLOADER;
    dd20:	f8d4 31a0 	ldr.w	r3, [r4, #416]	; 0x1a0
                _FLD2VAL(MCUCTRL_BOOTLOADER_SECBOOTFEATURE, ui32Feature);
    dd24:	f3c3 6681 	ubfx	r6, r3, #26, #2
            psFeature->ui8SecBootFeature =
    dd28:	710e      	strb	r6, [r1, #4]
            ui32Feature = MCUCTRL->SKU;
    dd2a:	6964      	ldr	r4, [r4, #20]
                _FLD2VAL(MCUCTRL_SKU_ALLOWBLE, ui32Feature);
    dd2c:	f3c4 0240 	ubfx	r2, r4, #1, #1
                _FLD2VAL(MCUCTRL_SKU_ALLOWBURST, ui32Feature);
    dd30:	f004 0501 	and.w	r5, r4, #1
    dd34:	70cd      	strb	r5, [r1, #3]
    return AM_HAL_STATUS_SUCCESS;
    dd36:	2000      	movs	r0, #0
                _FLD2VAL(MCUCTRL_SKU_ALLOWBLE, ui32Feature);
    dd38:	708a      	strb	r2, [r1, #2]
} // am_hal_mcuctrl_info_get()
    dd3a:	bcf0      	pop	{r4, r5, r6, r7}
    dd3c:	4770      	bx	lr
    psDevice->ui32ChipPN = MCUCTRL->CHIPPN;
    dd3e:	4a28      	ldr	r2, [pc, #160]	; (dde0 <am_hal_mcuctrl_info_get+0x120>)
        g_am_hal_mcuctrl_flash_size[
    dd40:	4c28      	ldr	r4, [pc, #160]	; (dde4 <am_hal_mcuctrl_info_get+0x124>)
    psDevice->ui32ChipPN = MCUCTRL->CHIPPN;
    dd42:	6813      	ldr	r3, [r2, #0]
    dd44:	600b      	str	r3, [r1, #0]
    psDevice->ui32ChipID0 = MCUCTRL->CHIPID0;
    dd46:	6850      	ldr	r0, [r2, #4]
    dd48:	6048      	str	r0, [r1, #4]
    psDevice->ui32ChipID1 = MCUCTRL->CHIPID1;
    dd4a:	6897      	ldr	r7, [r2, #8]
    dd4c:	608f      	str	r7, [r1, #8]
    psDevice->ui32ChipRev = MCUCTRL->CHIPREV;
    dd4e:	68d6      	ldr	r6, [r2, #12]
    dd50:	60ce      	str	r6, [r1, #12]
    psDevice->ui32VendorID = MCUCTRL->VENDORID;
    dd52:	6915      	ldr	r5, [r2, #16]
        g_am_hal_mcuctrl_sram_size[
    dd54:	4824      	ldr	r0, [pc, #144]	; (dde8 <am_hal_mcuctrl_info_get+0x128>)
    psDevice->ui32VendorID = MCUCTRL->VENDORID;
    dd56:	610d      	str	r5, [r1, #16]
            (psDevice->ui32ChipPN & MCUCTRL_CHIPPN_PARTNUM_FLASHSIZE_M) >>
    dd58:	f3c3 5c03 	ubfx	ip, r3, #20, #4
            (psDevice->ui32ChipPN & MCUCTRL_CHIPPN_PARTNUM_SRAMSIZE_M) >>
    dd5c:	f3c3 4703 	ubfx	r7, r3, #16, #4
    psDevice->ui32SKU = MCUCTRL->SKU;
    dd60:	6956      	ldr	r6, [r2, #20]
    psDevice->ui32SRAMSize =
    dd62:	f850 5027 	ldr.w	r5, [r0, r7, lsl #2]
    psDevice->ui32JedecPN  = JEDEC->PID0_b.PNL8 << 0;
    dd66:	4a21      	ldr	r2, [pc, #132]	; (ddec <am_hal_mcuctrl_info_get+0x12c>)
    psDevice->ui32FlashSize =
    dd68:	f854 402c 	ldr.w	r4, [r4, ip, lsl #2]
    psDevice->ui32SKU = MCUCTRL->SKU;
    dd6c:	614e      	str	r6, [r1, #20]
    psDevice->ui32Qualified = (psDevice->ui32ChipPN >> MCUCTRL_CHIPPN_PARTNUM_QUAL_S) & 0x1;
    dd6e:	f003 0301 	and.w	r3, r3, #1
    psDevice->ui32FlashSize =
    dd72:	61cc      	str	r4, [r1, #28]
    psDevice->ui32SRAMSize =
    dd74:	620d      	str	r5, [r1, #32]
    psDevice->ui32Qualified = (psDevice->ui32ChipPN >> MCUCTRL_CHIPPN_PARTNUM_QUAL_S) & 0x1;
    dd76:	618b      	str	r3, [r1, #24]
    psDevice->ui32JedecPN  = JEDEC->PID0_b.PNL8 << 0;
    dd78:	f8d2 70e0 	ldr.w	r7, [r2, #224]	; 0xe0
    psDevice->ui32JedecPN |= JEDEC->PID1_b.PNH4 << 8;
    dd7c:	f8d2 00e4 	ldr.w	r0, [r2, #228]	; 0xe4
    psDevice->ui32JedecPN  = JEDEC->PID0_b.PNL8 << 0;
    dd80:	b2fe      	uxtb	r6, r7
    psDevice->ui32JedecPN |= JEDEC->PID1_b.PNH4 << 8;
    dd82:	f000 040f 	and.w	r4, r0, #15
    dd86:	ea46 2504 	orr.w	r5, r6, r4, lsl #8
    dd8a:	624d      	str	r5, [r1, #36]	; 0x24
    psDevice->ui32JedecJEPID  = JEDEC->PID1_b.JEPIDL << 0;
    dd8c:	f8d2 30e4 	ldr.w	r3, [r2, #228]	; 0xe4
    psDevice->ui32JedecJEPID |= JEDEC->PID2_b.JEPIDH << 4;
    dd90:	f8d2 70e8 	ldr.w	r7, [r2, #232]	; 0xe8
    psDevice->ui32JedecJEPID  = JEDEC->PID1_b.JEPIDL << 0;
    dd94:	f3c3 1603 	ubfx	r6, r3, #4, #4
    psDevice->ui32JedecJEPID |= JEDEC->PID2_b.JEPIDH << 4;
    dd98:	f007 0c0f 	and.w	ip, r7, #15
    dd9c:	ea46 100c 	orr.w	r0, r6, ip, lsl #4
    dda0:	6288      	str	r0, [r1, #40]	; 0x28
    psDevice->ui32JedecCHIPREV  = JEDEC->PID2_b.CHIPREVH4 << 4;
    dda2:	f8d2 40e8 	ldr.w	r4, [r2, #232]	; 0xe8
    psDevice->ui32JedecCHIPREV |= JEDEC->PID3_b.CHIPREVL4 << 0;
    dda6:	f8d2 50ec 	ldr.w	r5, [r2, #236]	; 0xec
    psDevice->ui32JedecCHIPREV  = JEDEC->PID2_b.CHIPREVH4 << 4;
    ddaa:	f004 03f0 	and.w	r3, r4, #240	; 0xf0
    psDevice->ui32JedecCHIPREV |= JEDEC->PID3_b.CHIPREVL4 << 0;
    ddae:	f3c5 1703 	ubfx	r7, r5, #4, #4
    ddb2:	433b      	orrs	r3, r7
    ddb4:	62cb      	str	r3, [r1, #44]	; 0x2c
    psDevice->ui32JedecCID  = JEDEC->CID3_b.CID << 24;
    ddb6:	f8d2 60fc 	ldr.w	r6, [r2, #252]	; 0xfc
    psDevice->ui32JedecCID |= JEDEC->CID2_b.CID << 16;
    ddba:	f8d2 40f8 	ldr.w	r4, [r2, #248]	; 0xf8
    psDevice->ui32JedecCID |= JEDEC->CID1_b.CID <<  8;
    ddbe:	f8d2 00f4 	ldr.w	r0, [r2, #244]	; 0xf4
    psDevice->ui32JedecCID |= JEDEC->CID0_b.CID <<  0;
    ddc2:	f8d2 20f0 	ldr.w	r2, [r2, #240]	; 0xf0
    psDevice->ui32JedecCID |= JEDEC->CID2_b.CID << 16;
    ddc6:	b2e5      	uxtb	r5, r4
    ddc8:	042b      	lsls	r3, r5, #16
    ddca:	ea43 6706 	orr.w	r7, r3, r6, lsl #24
    psDevice->ui32JedecCID |= JEDEC->CID0_b.CID <<  0;
    ddce:	b2d6      	uxtb	r6, r2
    ddd0:	4337      	orrs	r7, r6
    psDevice->ui32JedecCID |= JEDEC->CID1_b.CID <<  8;
    ddd2:	b2c4      	uxtb	r4, r0
    psDevice->ui32JedecCID |= JEDEC->CID0_b.CID <<  0;
    ddd4:	ea47 2004 	orr.w	r0, r7, r4, lsl #8
    ddd8:	6308      	str	r0, [r1, #48]	; 0x30
    return AM_HAL_STATUS_SUCCESS;
    ddda:	2000      	movs	r0, #0
} // am_hal_mcuctrl_info_get()
    dddc:	bcf0      	pop	{r4, r5, r6, r7}
    ddde:	4770      	bx	lr
    dde0:	40020000 	.word	0x40020000
    dde4:	0000f2ec 	.word	0x0000f2ec
    dde8:	0000f32c 	.word	0x0000f32c
    ddec:	f0000f00 	.word	0xf0000f00

0000ddf0 <am_hal_pwrctrl_periph_enable>:
//  Enable power for a peripheral.
//
// ****************************************************************************
uint32_t
am_hal_pwrctrl_periph_enable(am_hal_pwrctrl_periph_e ePeripheral)
{
    ddf0:	b570      	push	{r4, r5, r6, lr}
    ddf2:	b082      	sub	sp, #8
    ddf4:	4604      	mov	r4, r0
// #### INTERNAL END ####

    //
    // Enable power control for the given device.
    //
    AM_CRITICAL_BEGIN
    ddf6:	f7ff fecf 	bl	db98 <am_hal_interrupt_master_disable>
    PWRCTRL->DEVPWREN |= am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphEnable;
    ddfa:	eb04 0144 	add.w	r1, r4, r4, lsl #1
    ddfe:	008c      	lsls	r4, r1, #2
    de00:	4e0e      	ldr	r6, [pc, #56]	; (de3c <am_hal_pwrctrl_periph_enable+0x4c>)
    de02:	4d0f      	ldr	r5, [pc, #60]	; (de40 <am_hal_pwrctrl_periph_enable+0x50>)
    AM_CRITICAL_BEGIN
    de04:	9001      	str	r0, [sp, #4]
    PWRCTRL->DEVPWREN |= am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphEnable;
    de06:	592a      	ldr	r2, [r5, r4]
    de08:	68b3      	ldr	r3, [r6, #8]
    de0a:	4313      	orrs	r3, r2
    de0c:	60b3      	str	r3, [r6, #8]
    AM_CRITICAL_END
    de0e:	9801      	ldr	r0, [sp, #4]

    for (uint32_t wait_usecs = 0; wait_usecs < AM_HAL_PWRCTRL_MAX_WFE; wait_usecs += 10)
    {
        am_hal_flash_delay(FLASH_CYCLES_US(10));

        if ( (PWRCTRL->DEVPWRSTATUS & am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphStatus) > 0)
    de10:	442c      	add	r4, r5
    AM_CRITICAL_END
    de12:	f7ff fec5 	bl	dba0 <am_hal_interrupt_master_set>
        am_hal_flash_delay(FLASH_CYCLES_US(10));
    de16:	2077      	movs	r0, #119	; 0x77
    de18:	f7ff fc48 	bl	d6ac <am_hal_flash_delay>
        if ( (PWRCTRL->DEVPWRSTATUS & am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphStatus) > 0)
    de1c:	69b0      	ldr	r0, [r6, #24]
    de1e:	6864      	ldr	r4, [r4, #4]
    de20:	4220      	tst	r0, r4
    de22:	d103      	bne.n	de2c <am_hal_pwrctrl_periph_enable+0x3c>
        am_hal_flash_delay(FLASH_CYCLES_US(10));
    de24:	2077      	movs	r0, #119	; 0x77
    de26:	f7ff fc41 	bl	d6ac <am_hal_flash_delay>
        if ( (PWRCTRL->DEVPWRSTATUS & am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphStatus) > 0)
    de2a:	69b3      	ldr	r3, [r6, #24]
    }

    //
    // Check the device status.
    //
    if ( (PWRCTRL->DEVPWRSTATUS & am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphStatus) > 0 )
    de2c:	4903      	ldr	r1, [pc, #12]	; (de3c <am_hal_pwrctrl_periph_enable+0x4c>)
    de2e:	698d      	ldr	r5, [r1, #24]
    de30:	4225      	tst	r5, r4
    else
    {
        return AM_HAL_STATUS_FAIL;
    }
#endif // AM_CMSIS_REGS
}
    de32:	bf0c      	ite	eq
    de34:	2001      	moveq	r0, #1
    de36:	2000      	movne	r0, #0
    de38:	b002      	add	sp, #8
    de3a:	bd70      	pop	{r4, r5, r6, pc}
    de3c:	40021000 	.word	0x40021000
    de40:	0000f36c 	.word	0x0000f36c

0000de44 <am_hal_pwrctrl_periph_disable>:
//  Disable power for a peripheral.
//
// ****************************************************************************
uint32_t
am_hal_pwrctrl_periph_disable(am_hal_pwrctrl_periph_e ePeripheral)
{
    de44:	b570      	push	{r4, r5, r6, lr}
    de46:	b082      	sub	sp, #8
    de48:	4604      	mov	r4, r0

    //
    // Disable power domain for the given device.
    //
#if AM_CMSIS_REGS
    AM_CRITICAL_BEGIN
    de4a:	f7ff fea5 	bl	db98 <am_hal_interrupt_master_disable>
    PWRCTRL->DEVPWREN &= ~am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphEnable;
    de4e:	eb04 0144 	add.w	r1, r4, r4, lsl #1
    de52:	008c      	lsls	r4, r1, #2
    de54:	4e0f      	ldr	r6, [pc, #60]	; (de94 <am_hal_pwrctrl_periph_disable+0x50>)
    de56:	4d10      	ldr	r5, [pc, #64]	; (de98 <am_hal_pwrctrl_periph_disable+0x54>)
    AM_CRITICAL_BEGIN
    de58:	9001      	str	r0, [sp, #4]
    PWRCTRL->DEVPWREN &= ~am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphEnable;
    de5a:	68b3      	ldr	r3, [r6, #8]
    de5c:	592a      	ldr	r2, [r5, r4]
    de5e:	ea23 0002 	bic.w	r0, r3, r2
    de62:	60b0      	str	r0, [r6, #8]
    AM_CRITICAL_END
    de64:	9801      	ldr	r0, [sp, #4]
    for (uint32_t wait_usecs = 0; wait_usecs < AM_HAL_PWRCTRL_MAX_WFE; wait_usecs += 10)
    {
        am_hal_flash_delay(FLASH_CYCLES_US(10));

#if AM_CMSIS_REGS
        if ( (PWRCTRL->DEVPWRSTATUS & am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphStatus) == 0 )
    de66:	442c      	add	r4, r5
    AM_CRITICAL_END
    de68:	f7ff fe9a 	bl	dba0 <am_hal_interrupt_master_set>
        am_hal_flash_delay(FLASH_CYCLES_US(10));
    de6c:	2077      	movs	r0, #119	; 0x77
    de6e:	f7ff fc1d 	bl	d6ac <am_hal_flash_delay>
        if ( (PWRCTRL->DEVPWRSTATUS & am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphStatus) == 0 )
    de72:	69b1      	ldr	r1, [r6, #24]
    de74:	6864      	ldr	r4, [r4, #4]
    de76:	4221      	tst	r1, r4
    de78:	d003      	beq.n	de82 <am_hal_pwrctrl_periph_disable+0x3e>
        am_hal_flash_delay(FLASH_CYCLES_US(10));
    de7a:	2077      	movs	r0, #119	; 0x77
    de7c:	f7ff fc16 	bl	d6ac <am_hal_flash_delay>
        if ( (PWRCTRL->DEVPWRSTATUS & am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphStatus) == 0 )
    de80:	69b3      	ldr	r3, [r6, #24]

    //
    // Check the device status.
    //
#if AM_CMSIS_REGS
    if ( ( PWRCTRL->DEVPWRSTATUS & am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphStatus) == 0 )
    de82:	4d04      	ldr	r5, [pc, #16]	; (de94 <am_hal_pwrctrl_periph_disable+0x50>)
    de84:	69ae      	ldr	r6, [r5, #24]
    de86:	4226      	tst	r6, r4
#endif // AM_CMSIS_REGS
    else
    {
        return AM_HAL_STATUS_FAIL;
    }
}
    de88:	bf14      	ite	ne
    de8a:	2001      	movne	r0, #1
    de8c:	2000      	moveq	r0, #0
    de8e:	b002      	add	sp, #8
    de90:	bd70      	pop	{r4, r5, r6, pc}
    de92:	bf00      	nop
    de94:	40021000 	.word	0x40021000
    de98:	0000f36c 	.word	0x0000f36c

0000de9c <am_hal_pwrctrl_low_power_init>:
//  Initialize system for low power configuration.
//
// ****************************************************************************
uint32_t
am_hal_pwrctrl_low_power_init(void)
{
    de9c:	b530      	push	{r4, r5, lr}

#if AM_CMSIS_REGS
    //
    // Check if the BLE is already enabled.
    //
    if ( PWRCTRL->DEVPWRSTATUS_b.BLEL == 0)
    de9e:	4c1b      	ldr	r4, [pc, #108]	; (df0c <am_hal_pwrctrl_low_power_init+0x70>)
    dea0:	69a3      	ldr	r3, [r4, #24]
    dea2:	05db      	lsls	r3, r3, #23
{
    dea4:	b083      	sub	sp, #12
    if ( PWRCTRL->DEVPWRSTATUS_b.BLEL == 0)
    dea6:	d502      	bpl.n	deae <am_hal_pwrctrl_low_power_init+0x12>
            AM_BFW(MCUCTRL, BLEBUCK2,  BLEBUCKTONLOWTRIM, 0xF);
        }
    }
#endif // AM_CMSIS_REGS

    return AM_HAL_STATUS_SUCCESS;
    dea8:	2000      	movs	r0, #0
}
    deaa:	b003      	add	sp, #12
    deac:	bd30      	pop	{r4, r5, pc}
        MCUCTRL->FEATUREENABLE = MCUCTRL_FEATUREENABLE_BLEREQ_Msk;
    deae:	4d18      	ldr	r5, [pc, #96]	; (df10 <am_hal_pwrctrl_low_power_init+0x74>)
        ui32Status = am_hal_flash_delay_status_check(10000,
    deb0:	4918      	ldr	r1, [pc, #96]	; (df14 <am_hal_pwrctrl_low_power_init+0x78>)
        MCUCTRL->FEATUREENABLE = MCUCTRL_FEATUREENABLE_BLEREQ_Msk;
    deb2:	2001      	movs	r0, #1
        ui32Status = am_hal_flash_delay_status_check(10000,
    deb4:	2307      	movs	r3, #7
        MCUCTRL->FEATUREENABLE = MCUCTRL_FEATUREENABLE_BLEREQ_Msk;
    deb6:	61a8      	str	r0, [r5, #24]
        ui32Status = am_hal_flash_delay_status_check(10000,
    deb8:	461a      	mov	r2, r3
    deba:	9000      	str	r0, [sp, #0]
    debc:	f242 7010 	movw	r0, #10000	; 0x2710
    dec0:	f7ff fbf8 	bl	d6b4 <am_hal_flash_delay_status_check>
        if (AM_HAL_STATUS_SUCCESS != ui32Status)
    dec4:	b110      	cbz	r0, decc <am_hal_pwrctrl_low_power_init+0x30>
            return AM_HAL_STATUS_TIMEOUT;
    dec6:	2004      	movs	r0, #4
}
    dec8:	b003      	add	sp, #12
    deca:	bd30      	pop	{r4, r5, pc}
        PWRCTRL->SUPPLYSRC |= _VAL2FLD(PWRCTRL_SUPPLYSRC_BLEBUCKEN,
    decc:	6821      	ldr	r1, [r4, #0]
    dece:	f041 0201 	orr.w	r2, r1, #1
    ded2:	6022      	str	r2, [r4, #0]
        PWRCTRL->MISC |= _VAL2FLD(PWRCTRL_MISC_MEMVRLPBLE,
    ded4:	6a63      	ldr	r3, [r4, #36]	; 0x24
    ded6:	f043 0140 	orr.w	r1, r3, #64	; 0x40
    deda:	6261      	str	r1, [r4, #36]	; 0x24
        if ( APOLLO3_A0 )
    dedc:	68ec      	ldr	r4, [r5, #12]
    dede:	b2e2      	uxtb	r2, r4
    dee0:	2a11      	cmp	r2, #17
    dee2:	d1e1      	bne.n	dea8 <am_hal_pwrctrl_low_power_init+0xc>
            MCUCTRL->SIMOBUCK4_b.SIMOBUCKCLKDIVSEL = 0x0;
    dee4:	f8d5 335c 	ldr.w	r3, [r5, #860]	; 0x35c
    dee8:	f360 5356 	bfi	r3, r0, #21, #2
    deec:	f8c5 335c 	str.w	r3, [r5, #860]	; 0x35c
            MCUCTRL->BLEBUCK2_b.BLEBUCKTONHITRIM   = 0xF;
    def0:	f8d5 1368 	ldr.w	r1, [r5, #872]	; 0x368
    def4:	240f      	movs	r4, #15
    def6:	f364 118b 	bfi	r1, r4, #6, #6
    defa:	f8c5 1368 	str.w	r1, [r5, #872]	; 0x368
            MCUCTRL->BLEBUCK2_b.BLEBUCKTONLOWTRIM  = 0xF;
    defe:	f8d5 2368 	ldr.w	r2, [r5, #872]	; 0x368
    df02:	f364 0205 	bfi	r2, r4, #0, #6
    df06:	f8c5 2368 	str.w	r2, [r5, #872]	; 0x368
    df0a:	e7ce      	b.n	deaa <am_hal_pwrctrl_low_power_init+0xe>
    df0c:	40021000 	.word	0x40021000
    df10:	40020000 	.word	0x40020000
    df14:	40020018 	.word	0x40020018

0000df18 <am_hal_rtc_osc_select>:
#if AM_CMSIS_REGS
#if 1//USE_CLKGEN
    if ( ui32OSC == AM_HAL_RTC_OSC_LFRC )
    {
        // Set bit to 1 for LFRC
        CLKGEN->OCTRL |= CLKGEN_OCTRL_OSEL_Msk;
    df18:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
    if ( ui32OSC == AM_HAL_RTC_OSC_LFRC )
    df1c:	2801      	cmp	r0, #1
        CLKGEN->OCTRL |= CLKGEN_OCTRL_OSEL_Msk;
    df1e:	68d3      	ldr	r3, [r2, #12]
    df20:	bf0c      	ite	eq
    df22:	f043 0380 	orreq.w	r3, r3, #128	; 0x80
    }
    else
    {
        // Clear bit to 0 for XTAL
        CLKGEN->OCTRL &= ~CLKGEN_OCTRL_OSEL_Msk;
    df26:	f023 0380 	bicne.w	r3, r3, #128	; 0x80
    df2a:	60d3      	str	r3, [r2, #12]
    df2c:	4770      	bx	lr
    df2e:	bf00      	nop

0000df30 <am_hal_rtc_osc_disable>:
    //
#if AM_CMSIS_REGS
#if USE_CLKGEN
    CLKGEN->RTCCTL_b.RSTOP = 1;
#else
    RTC->RTCCTL_b.RSTOP = 1;
    df30:	4a03      	ldr	r2, [pc, #12]	; (df40 <am_hal_rtc_osc_disable+0x10>)
    df32:	f892 3050 	ldrb.w	r3, [r2, #80]	; 0x50
    df36:	f043 0010 	orr.w	r0, r3, #16
    df3a:	f882 0050 	strb.w	r0, [r2, #80]	; 0x50
    df3e:	4770      	bx	lr
    df40:	40004200 	.word	0x40004200

0000df44 <am_hal_sysctrl_sleep>:
//! @return None.
//
//*****************************************************************************
void
am_hal_sysctrl_sleep(bool bSleepDeep)
{
    df44:	b510      	push	{r4, lr}
    df46:	b082      	sub	sp, #8
    df48:	4604      	mov	r4, r0
    //
    // Disable interrupts and save the previous interrupt state.
    //
    AM_CRITICAL_BEGIN
    df4a:	f7ff fe25 	bl	db98 <am_hal_interrupt_master_disable>
    df4e:	9001      	str	r0, [sp, #4]
#if AM_CMSIS_REGS
    //
    // If the user selected DEEPSLEEP and the TPIU is off, attempt to enter
    // DEEP SLEEP.
    //
    if ( (bSleepDeep == AM_HAL_SYSCTRL_SLEEP_DEEP)    &&
    df50:	b124      	cbz	r4, df5c <am_hal_sysctrl_sleep+0x18>
         (MCUCTRL->TPIUCTRL_b.ENABLE == MCUCTRL_TPIUCTRL_ENABLE_DIS) )
    df52:	4b0c      	ldr	r3, [pc, #48]	; (df84 <am_hal_sysctrl_sleep+0x40>)
    df54:	f8d3 0250 	ldr.w	r0, [r3, #592]	; 0x250
    if ( (bSleepDeep == AM_HAL_SYSCTRL_SLEEP_DEEP)    &&
    df58:	07c3      	lsls	r3, r0, #31
    df5a:	d50a      	bpl.n	df72 <am_hal_sysctrl_sleep+0x2e>
    else
    {
        //
        // Prepare the core for normal sleep (write 0 to the DEEPSLEEP bit).
        //
        SCB->SCR &= ~_VAL2FLD(SCB_SCR_SLEEPDEEP, 1);
    df5c:	4a0a      	ldr	r2, [pc, #40]	; (df88 <am_hal_sysctrl_sleep+0x44>)
    df5e:	6911      	ldr	r1, [r2, #16]
    df60:	f021 0404 	bic.w	r4, r1, #4
    df64:	6114      	str	r4, [r2, #16]

        //
        // Go to sleep.
        //
        __WFI();
    df66:	bf30      	wfi
#endif // AM_CMSIS_REGS

    //
    // Restore the interrupt state.
    //
    AM_CRITICAL_END
    df68:	9801      	ldr	r0, [sp, #4]
    df6a:	f7ff fe19 	bl	dba0 <am_hal_interrupt_master_set>
}
    df6e:	b002      	add	sp, #8
    df70:	bd10      	pop	{r4, pc}
        SCB->SCR = _VAL2FLD(SCB_SCR_SLEEPDEEP, 1);
    df72:	4b05      	ldr	r3, [pc, #20]	; (df88 <am_hal_sysctrl_sleep+0x44>)
    df74:	2004      	movs	r0, #4
    df76:	6118      	str	r0, [r3, #16]
        __WFI();
    df78:	bf30      	wfi
    AM_CRITICAL_END
    df7a:	9801      	ldr	r0, [sp, #4]
    df7c:	f7ff fe10 	bl	dba0 <am_hal_interrupt_master_set>
}
    df80:	b002      	add	sp, #8
    df82:	bd10      	pop	{r4, pc}
    df84:	40020000 	.word	0x40020000
    df88:	e000ed00 	.word	0xe000ed00

0000df8c <am_hal_tpiu_enable>:
//! @return None.
//
//*****************************************************************************
void
am_hal_tpiu_enable(am_hal_tpiu_config_t *psConfig)
{
    df8c:	b510      	push	{r4, lr}

#if AM_CMSIS_REGS
    //
    // TPIU formatter & flush control register.
    //
    TPI->FFCR = 0;
    df8e:	4a24      	ldr	r2, [pc, #144]	; (e020 <am_hal_tpiu_enable+0x94>)
    ui32ITMbitrate = psConfig->ui32SetItmBaud;
    df90:	6803      	ldr	r3, [r0, #0]
    TPI->FFCR = 0;
    df92:	2100      	movs	r1, #0
{
    df94:	b084      	sub	sp, #16
    TPI->FFCR = 0;
    df96:	f8c2 1304 	str.w	r1, [r2, #772]	; 0x304
    // TPIU formatter & flush control register.
    //
    AM_REG(TPIU, FFCR) = 0;
#endif // AM_CMSIS_REGS

    if ( ui32ITMbitrate )
    df9a:	b33b      	cbz	r3, dfec <am_hal_tpiu_enable+0x60>
    {
        //
        // Set the Current Parallel Port Size (note - only 1 bit can be set).
        //
#if AM_CMSIS_REGS
        TPI->CSPSR = TPI_CSPSR_CWIDTH_1BIT;
    df9c:	2001      	movs	r0, #1
#endif // AM_CMSIS_REGS

        //
        // Use some default assumptions to set the ITM frequency.
        //
        if ( (ui32ITMbitrate < AM_HAL_TPIU_BAUD_57600 )  ||
    df9e:	4921      	ldr	r1, [pc, #132]	; (e024 <am_hal_tpiu_enable+0x98>)
             (ui32ITMbitrate > AM_HAL_TPIU_BAUD_2M ) )
        {
            ui32ITMbitrate = AM_HAL_TPIU_BAUD_DEFAULT;
    dfa0:	4c21      	ldr	r4, [pc, #132]	; (e028 <am_hal_tpiu_enable+0x9c>)
        TPI->CSPSR = TPI_CSPSR_CWIDTH_1BIT;
    dfa2:	6050      	str	r0, [r2, #4]
        if ( (ui32ITMbitrate < AM_HAL_TPIU_BAUD_57600 )  ||
    dfa4:	f5a3 4c61 	sub.w	ip, r3, #57600	; 0xe100
        }

        //
        // Get the current HFRC frequency.
        //
        am_hal_clkgen_status_get(&sClkGenStatus);
    dfa8:	a801      	add	r0, sp, #4
            ui32ITMbitrate = AM_HAL_TPIU_BAUD_DEFAULT;
    dfaa:	458c      	cmp	ip, r1
    dfac:	bf98      	it	ls
    dfae:	461c      	movls	r4, r3
        am_hal_clkgen_status_get(&sClkGenStatus);
    dfb0:	f7ff fa98 	bl	d4e4 <am_hal_clkgen_status_get>
        ui32HFRC = sClkGenStatus.ui32SysclkFreq;
    dfb4:	9b01      	ldr	r3, [sp, #4]

        //
        // Compute the SWO scaler value.
        //
        if ( ui32HFRC != 0xFFFFFFFF )
    dfb6:	1c5a      	adds	r2, r3, #1
    dfb8:	d02f      	beq.n	e01a <am_hal_tpiu_enable+0x8e>
        {
            ui32SWOscaler = ((ui32HFRC / 8) / ui32ITMbitrate) - 1;
    dfba:	08da      	lsrs	r2, r3, #3
    dfbc:	fbb2 fef4 	udiv	lr, r2, r4
    dfc0:	f10e 31ff 	add.w	r1, lr, #4294967295
    dfc4:	b288      	uxth	r0, r1

#if AM_CMSIS_REGS
        //
        // Set the scaler value.
        //
        TPI->ACPR = _VAL2FLD(TPI_ACPR_SWOSCALER, ui32SWOscaler);
    dfc6:	4a16      	ldr	r2, [pc, #88]	; (e020 <am_hal_tpiu_enable+0x94>)

        //
        // Enable the TPIU clock source in MCU control.
        // Set TPIU clock for HFRC/8 (6MHz) operation.
        //
        MCUCTRL->TPIUCTRL =
    dfc8:	4918      	ldr	r1, [pc, #96]	; (e02c <am_hal_tpiu_enable+0xa0>)
        TPI->ACPR = _VAL2FLD(TPI_ACPR_SWOSCALER, ui32SWOscaler);
    dfca:	6110      	str	r0, [r2, #16]
        MCUCTRL->TPIUCTRL =
    dfcc:	f240 2301 	movw	r3, #513	; 0x201
        TPI->SPPR = _VAL2FLD( TPI_SPPR_TXMODE, TPI_SPPR_TXMODE_UART);
    dfd0:	2402      	movs	r4, #2
        TPI->ITCTRL = _VAL2FLD(TPI_ITCTRL_Mode, TPI_ITCTRL_Mode_NORMAL);
    dfd2:	2000      	movs	r0, #0
        TPI->SPPR = _VAL2FLD( TPI_SPPR_TXMODE, TPI_SPPR_TXMODE_UART);
    dfd4:	f8c2 40f0 	str.w	r4, [r2, #240]	; 0xf0
        TPI->ITCTRL = _VAL2FLD(TPI_ITCTRL_Mode, TPI_ITCTRL_Mode_NORMAL);
    dfd8:	f8c2 0f00 	str.w	r0, [r2, #3840]	; 0xf00
        MCUCTRL->TPIUCTRL =
    dfdc:	f8c1 3250 	str.w	r3, [r1, #592]	; 0x250
    }

    //
    // Wait for 50us for the data to flush out.
    //
    am_hal_flash_delay(FLASH_CYCLES_US(50));
    dfe0:	f240 20f7 	movw	r0, #759	; 0x2f7
    dfe4:	f7ff fb62 	bl	d6ac <am_hal_flash_delay>
}
    dfe8:	b004      	add	sp, #16
    dfea:	bd10      	pop	{r4, pc}
        TPI->ACPR = psConfig->ui32ClockPrescaler;
    dfec:	6904      	ldr	r4, [r0, #16]
    dfee:	6114      	str	r4, [r2, #16]
        TPI->SPPR = psConfig->ui32PinProtocol;
    dff0:	6883      	ldr	r3, [r0, #8]
    dff2:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
        TPI->CSPSR = (1 << (psConfig->ui32ParallelPortSize - 1));
    dff6:	68c1      	ldr	r1, [r0, #12]
        MCUCTRL->TPIUCTRL |= psConfig->ui32TraceClkIn;
    dff8:	4c0c      	ldr	r4, [pc, #48]	; (e02c <am_hal_tpiu_enable+0xa0>)
        TPI->CSPSR = (1 << (psConfig->ui32ParallelPortSize - 1));
    dffa:	3901      	subs	r1, #1
    dffc:	2301      	movs	r3, #1
    dffe:	408b      	lsls	r3, r1
    e000:	6053      	str	r3, [r2, #4]
        MCUCTRL->TPIUCTRL |= psConfig->ui32TraceClkIn;
    e002:	6840      	ldr	r0, [r0, #4]
    e004:	f8d4 2250 	ldr.w	r2, [r4, #592]	; 0x250
    e008:	4302      	orrs	r2, r0
    e00a:	f8c4 2250 	str.w	r2, [r4, #592]	; 0x250
    am_hal_flash_delay(FLASH_CYCLES_US(50));
    e00e:	f240 20f7 	movw	r0, #759	; 0x2f7
    e012:	f7ff fb4b 	bl	d6ac <am_hal_flash_delay>
}
    e016:	b004      	add	sp, #16
    e018:	bd10      	pop	{r4, pc}
    e01a:	2005      	movs	r0, #5
    e01c:	e7d3      	b.n	dfc6 <am_hal_tpiu_enable+0x3a>
    e01e:	bf00      	nop
    e020:	e0040000 	.word	0xe0040000
    e024:	001da380 	.word	0x001da380
    e028:	000f4240 	.word	0x000f4240
    e02c:	40020000 	.word	0x40020000

0000e030 <am_hal_uart_initialize>:
am_hal_uart_initialize(uint32_t ui32Module, void **ppHandle)
{
    //
    // Check that the request module is in range.
    //
    if (ui32Module >= AM_REG_UART_NUM_MODULES )
    e030:	2801      	cmp	r0, #1
    e032:	d901      	bls.n	e038 <am_hal_uart_initialize+0x8>
    {
        return AM_HAL_STATUS_OUT_OF_RANGE;
    e034:	2005      	movs	r0, #5
    e036:	4770      	bx	lr
    }

    //
    // Check for valid arguements.
    //
    if (!ppHandle)
    e038:	b169      	cbz	r1, e056 <am_hal_uart_initialize+0x26>
{
    e03a:	b5f0      	push	{r4, r5, r6, r7, lr}
    }

    //
    // Check if the handle is unallocated.
    //
    if (g_am_hal_uart_states[ui32Module].prefix.s.bInit)
    e03c:	2264      	movs	r2, #100	; 0x64
    e03e:	4e0e      	ldr	r6, [pc, #56]	; (e078 <am_hal_uart_initialize+0x48>)
    e040:	fb02 f200 	mul.w	r2, r2, r0
    e044:	18b4      	adds	r4, r6, r2
    e046:	4603      	mov	r3, r0
    e048:	78e0      	ldrb	r0, [r4, #3]
    e04a:	f3c0 0700 	ubfx	r7, r0, #0, #1
    e04e:	b2fd      	uxtb	r5, r7
    e050:	b11d      	cbz	r5, e05a <am_hal_uart_initialize+0x2a>
    {
        return AM_HAL_STATUS_INVALID_OPERATION;
    e052:	2007      	movs	r0, #7

    //
    // Return the status.
    //
    return AM_HAL_STATUS_SUCCESS;
} // am_hal_uart_initialize()
    e054:	bdf0      	pop	{r4, r5, r6, r7, pc}
        return AM_HAL_STATUS_INVALID_ARG;
    e056:	2006      	movs	r0, #6
    e058:	4770      	bx	lr
    g_am_hal_uart_states[ui32Module].prefix.s.bInit = true;
    e05a:	f040 0001 	orr.w	r0, r0, #1
    e05e:	70e0      	strb	r0, [r4, #3]
    g_am_hal_uart_states[ui32Module].prefix.s.magic = AM_HAL_MAGIC_UART;
    e060:	58b0      	ldr	r0, [r6, r2]
    e062:	f8df e018 	ldr.w	lr, [pc, #24]	; e07c <am_hal_uart_initialize+0x4c>
    e066:	f36e 0017 	bfi	r0, lr, #0, #24
    e06a:	50b0      	str	r0, [r6, r2]
    g_am_hal_uart_states[ui32Module].ui32Module = ui32Module;
    e06c:	6263      	str	r3, [r4, #36]	; 0x24
    g_am_hal_uart_states[ui32Module].sRegState.bValid = false;
    e06e:	7127      	strb	r7, [r4, #4]
    g_am_hal_uart_states[ui32Module].ui32BaudRate = 0;
    e070:	6625      	str	r5, [r4, #96]	; 0x60
    return AM_HAL_STATUS_SUCCESS;
    e072:	4628      	mov	r0, r5
    *ppHandle = (void *)&g_am_hal_uart_states[ui32Module];
    e074:	600c      	str	r4, [r1, #0]
    return AM_HAL_STATUS_SUCCESS;
    e076:	bdf0      	pop	{r4, r5, r6, r7, pc}
    e078:	10001948 	.word	0x10001948
    e07c:	00ea9e06 	.word	0x00ea9e06

0000e080 <am_hal_uart_deinitialize>:
    am_hal_uart_state_t *pState = (am_hal_uart_state_t *)pHandle;

    //
    // Check the handle.
    //
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    e080:	b128      	cbz	r0, e08e <am_hal_uart_deinitialize+0xe>
    e082:	6803      	ldr	r3, [r0, #0]
    e084:	4a07      	ldr	r2, [pc, #28]	; (e0a4 <am_hal_uart_deinitialize+0x24>)
    e086:	f023 417e 	bic.w	r1, r3, #4261412864	; 0xfe000000
    e08a:	4291      	cmp	r1, r2
    e08c:	d001      	beq.n	e092 <am_hal_uart_deinitialize+0x12>
    {
        return AM_HAL_STATUS_INVALID_HANDLE;
    e08e:	2002      	movs	r0, #2

    //
    // Return the status.
    //
    return AM_HAL_STATUS_SUCCESS;
} // am_hal_uart_deinitialize()
    e090:	4770      	bx	lr
    pState->prefix.s.bInit = false;
    e092:	78c2      	ldrb	r2, [r0, #3]
    pState->ui32Module = 0;
    e094:	2300      	movs	r3, #0
    pState->prefix.s.bInit = false;
    e096:	f36f 0200 	bfc	r2, #0, #1
    e09a:	70c2      	strb	r2, [r0, #3]
    pState->ui32Module = 0;
    e09c:	6243      	str	r3, [r0, #36]	; 0x24
    pState->sRegState.bValid = false;
    e09e:	7103      	strb	r3, [r0, #4]
    return AM_HAL_STATUS_SUCCESS;
    e0a0:	4618      	mov	r0, r3
    e0a2:	4770      	bx	lr
    e0a4:	01ea9e06 	.word	0x01ea9e06

0000e0a8 <am_hal_uart_power_control>:
//*****************************************************************************
uint32_t
am_hal_uart_power_control(void *pHandle,
                          am_hal_sysctrl_power_state_e ePowerState,
                          bool bRetainState)
{
    e0a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
                                                 ui32Module));

    //
    // Check to make sure this is a valid handle.
    //
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    e0ac:	6804      	ldr	r4, [r0, #0]
    e0ae:	4b36      	ldr	r3, [pc, #216]	; (e188 <am_hal_uart_power_control+0xe0>)
    e0b0:	f024 447e 	bic.w	r4, r4, #4261412864	; 0xfe000000
    e0b4:	429c      	cmp	r4, r3
{
    e0b6:	b084      	sub	sp, #16
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    e0b8:	d003      	beq.n	e0c2 <am_hal_uart_power_control+0x1a>
    {
        return AM_HAL_STATUS_INVALID_HANDLE;
    e0ba:	2002      	movs	r0, #2

    //
    // Return the status.
    //
    return AM_HAL_STATUS_SUCCESS;
} // am_hal_uart_power_control()
    e0bc:	b004      	add	sp, #16
    e0be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    uint32_t ui32Module = pState->ui32Module;
    e0c2:	6a47      	ldr	r7, [r0, #36]	; 0x24
    e0c4:	4605      	mov	r5, r0
    am_hal_pwrctrl_periph_e eUARTPowerModule = ((am_hal_pwrctrl_periph_e)
    e0c6:	f107 0008 	add.w	r0, r7, #8
    e0ca:	460e      	mov	r6, r1
    e0cc:	fa5f f880 	uxtb.w	r8, r0
    switch (ePowerState)
    e0d0:	b181      	cbz	r1, e0f4 <am_hal_uart_power_control+0x4c>
    e0d2:	2902      	cmp	r1, #2
    e0d4:	d80c      	bhi.n	e0f0 <am_hal_uart_power_control+0x48>
            if (bRetainState)
    e0d6:	b992      	cbnz	r2, e0fe <am_hal_uart_power_control+0x56>
    {
        return AM_HAL_STATUS_INVALID_HANDLE;
    }

#if AM_CMSIS_REGS
    UARTn(ui32Module)->IEC = ui32IntMask;
    e0d8:	f507 2480 	add.w	r4, r7, #262144	; 0x40000
    e0dc:	341c      	adds	r4, #28
    e0de:	0325      	lsls	r5, r4, #12
    e0e0:	f04f 31ff 	mov.w	r1, #4294967295
    e0e4:	6469      	str	r1, [r5, #68]	; 0x44
            am_hal_pwrctrl_periph_disable(eUARTPowerModule);
    e0e6:	4640      	mov	r0, r8
    e0e8:	f7ff feac 	bl	de44 <am_hal_pwrctrl_periph_disable>
    return AM_HAL_STATUS_SUCCESS;
    e0ec:	2000      	movs	r0, #0
            break;
    e0ee:	e7e5      	b.n	e0bc <am_hal_uart_power_control+0x14>
            return AM_HAL_STATUS_INVALID_ARG;
    e0f0:	2006      	movs	r0, #6
    e0f2:	e7e3      	b.n	e0bc <am_hal_uart_power_control+0x14>
            if (bRetainState && !pState->sRegState.bValid)
    e0f4:	b322      	cbz	r2, e140 <am_hal_uart_power_control+0x98>
    e0f6:	792a      	ldrb	r2, [r5, #4]
    e0f8:	bb42      	cbnz	r2, e14c <am_hal_uart_power_control+0xa4>
                return AM_HAL_STATUS_INVALID_OPERATION;
    e0fa:	2007      	movs	r0, #7
    e0fc:	e7de      	b.n	e0bc <am_hal_uart_power_control+0x14>
                AM_CRITICAL_BEGIN
    e0fe:	f7ff fd4b 	bl	db98 <am_hal_interrupt_master_disable>
                pState->sRegState.regILPR = UARTn(ui32Module)->ILPR;
    e102:	f507 2180 	add.w	r1, r7, #262144	; 0x40000
    e106:	311c      	adds	r1, #28
    e108:	030f      	lsls	r7, r1, #12
                AM_CRITICAL_BEGIN
    e10a:	9003      	str	r0, [sp, #12]
                pState->sRegState.regILPR = UARTn(ui32Module)->ILPR;
    e10c:	6a3a      	ldr	r2, [r7, #32]
    e10e:	60aa      	str	r2, [r5, #8]
                pState->sRegState.regIBRD = UARTn(ui32Module)->IBRD;
    e110:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    e112:	60eb      	str	r3, [r5, #12]
                pState->sRegState.regFBRD = UARTn(ui32Module)->FBRD;
    e114:	6abe      	ldr	r6, [r7, #40]	; 0x28
    e116:	612e      	str	r6, [r5, #16]
                pState->sRegState.regLCRH = UARTn(ui32Module)->LCRH;
    e118:	6af8      	ldr	r0, [r7, #44]	; 0x2c
    e11a:	6168      	str	r0, [r5, #20]
                pState->sRegState.regCR   = UARTn(ui32Module)->CR;
    e11c:	6b39      	ldr	r1, [r7, #48]	; 0x30
    e11e:	61a9      	str	r1, [r5, #24]
                pState->sRegState.regIFLS = UARTn(ui32Module)->IFLS;
    e120:	6b7a      	ldr	r2, [r7, #52]	; 0x34
    e122:	61ea      	str	r2, [r5, #28]
                pState->sRegState.regIER  = UARTn(ui32Module)->IER;
    e124:	6bbf      	ldr	r7, [r7, #56]	; 0x38
    e126:	622f      	str	r7, [r5, #32]
                pState->sRegState.bValid = true;
    e128:	2301      	movs	r3, #1
                AM_CRITICAL_END
    e12a:	9803      	ldr	r0, [sp, #12]
                pState->sRegState.bValid = true;
    e12c:	712b      	strb	r3, [r5, #4]
                AM_CRITICAL_END
    e12e:	f7ff fd37 	bl	dba0 <am_hal_interrupt_master_set>
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    e132:	682e      	ldr	r6, [r5, #0]
    e134:	f026 407e 	bic.w	r0, r6, #4261412864	; 0xfe000000
    e138:	42a0      	cmp	r0, r4
    e13a:	d1d4      	bne.n	e0e6 <am_hal_uart_power_control+0x3e>
    uint32_t ui32Module = pState->ui32Module;
    e13c:	6a6f      	ldr	r7, [r5, #36]	; 0x24
    e13e:	e7cb      	b.n	e0d8 <am_hal_uart_power_control+0x30>
            am_hal_pwrctrl_periph_enable(eUARTPowerModule);
    e140:	4640      	mov	r0, r8
    e142:	9201      	str	r2, [sp, #4]
    e144:	f7ff fe54 	bl	ddf0 <am_hal_pwrctrl_periph_enable>
    return AM_HAL_STATUS_SUCCESS;
    e148:	9801      	ldr	r0, [sp, #4]
    e14a:	e7b7      	b.n	e0bc <am_hal_uart_power_control+0x14>
            am_hal_pwrctrl_periph_enable(eUARTPowerModule);
    e14c:	4640      	mov	r0, r8
    e14e:	f7ff fe4f 	bl	ddf0 <am_hal_pwrctrl_periph_enable>
                AM_CRITICAL_BEGIN
    e152:	f7ff fd21 	bl	db98 <am_hal_interrupt_master_disable>
                UARTn(ui32Module)->ILPR = pState->sRegState.regILPR;
    e156:	f507 2380 	add.w	r3, r7, #262144	; 0x40000
    e15a:	331c      	adds	r3, #28
    e15c:	031f      	lsls	r7, r3, #12
    e15e:	68ac      	ldr	r4, [r5, #8]
                AM_CRITICAL_BEGIN
    e160:	9002      	str	r0, [sp, #8]
                UARTn(ui32Module)->ILPR = pState->sRegState.regILPR;
    e162:	623c      	str	r4, [r7, #32]
                UARTn(ui32Module)->IBRD = pState->sRegState.regIBRD;
    e164:	68e9      	ldr	r1, [r5, #12]
    e166:	6279      	str	r1, [r7, #36]	; 0x24
                UARTn(ui32Module)->FBRD = pState->sRegState.regFBRD;
    e168:	6928      	ldr	r0, [r5, #16]
    e16a:	62b8      	str	r0, [r7, #40]	; 0x28
                UARTn(ui32Module)->LCRH = pState->sRegState.regLCRH;
    e16c:	696a      	ldr	r2, [r5, #20]
    e16e:	62fa      	str	r2, [r7, #44]	; 0x2c
                UARTn(ui32Module)->CR   = pState->sRegState.regCR;
    e170:	69ab      	ldr	r3, [r5, #24]
    e172:	633b      	str	r3, [r7, #48]	; 0x30
                UARTn(ui32Module)->IFLS = pState->sRegState.regIFLS;
    e174:	69ec      	ldr	r4, [r5, #28]
    e176:	637c      	str	r4, [r7, #52]	; 0x34
                UARTn(ui32Module)->IER  = pState->sRegState.regIER;
    e178:	6a29      	ldr	r1, [r5, #32]
    e17a:	63b9      	str	r1, [r7, #56]	; 0x38
                AM_CRITICAL_END
    e17c:	9802      	ldr	r0, [sp, #8]
                pState->sRegState.bValid = false;
    e17e:	712e      	strb	r6, [r5, #4]
                AM_CRITICAL_END
    e180:	f7ff fd0e 	bl	dba0 <am_hal_interrupt_master_set>
    return AM_HAL_STATUS_SUCCESS;
    e184:	4630      	mov	r0, r6
    e186:	e799      	b.n	e0bc <am_hal_uart_power_control+0x14>
    e188:	01ea9e06 	.word	0x01ea9e06

0000e18c <am_hal_uart_configure>:
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    e18c:	6803      	ldr	r3, [r0, #0]
    e18e:	4a69      	ldr	r2, [pc, #420]	; (e334 <am_hal_uart_configure+0x1a8>)
    e190:	f023 4c7e 	bic.w	ip, r3, #4261412864	; 0xfe000000
    e194:	4594      	cmp	ip, r2
    e196:	d001      	beq.n	e19c <am_hal_uart_configure+0x10>
        return AM_HAL_STATUS_INVALID_HANDLE;
    e198:	2002      	movs	r0, #2
    e19a:	4770      	bx	lr
{
    e19c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    uint32_t ui32Module = pState->ui32Module;
    e1a0:	6a46      	ldr	r6, [r0, #36]	; 0x24
{
    e1a2:	b084      	sub	sp, #16
    e1a4:	460d      	mov	r5, r1
    e1a6:	4604      	mov	r4, r0
    AM_CRITICAL_BEGIN
    e1a8:	f7ff fcf6 	bl	db98 <am_hal_interrupt_master_disable>
    UARTn(ui32Module)->CR |= UART0_CR_CLKEN_Msk;
    e1ac:	f506 2180 	add.w	r1, r6, #262144	; 0x40000
    e1b0:	311c      	adds	r1, #28
    e1b2:	030f      	lsls	r7, r1, #12
    AM_CRITICAL_BEGIN
    e1b4:	9001      	str	r0, [sp, #4]
    UARTn(ui32Module)->CR |= UART0_CR_CLKEN_Msk;
    e1b6:	6b38      	ldr	r0, [r7, #48]	; 0x30
    e1b8:	f040 0208 	orr.w	r2, r0, #8
    e1bc:	633a      	str	r2, [r7, #48]	; 0x30
    UARTn(ui32Module)->CR |= _VAL2FLD(UART0_CR_CLKSEL, UART0_CR_CLKSEL_24MHZ);
    e1be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    e1c0:	f043 0610 	orr.w	r6, r3, #16
    e1c4:	633e      	str	r6, [r7, #48]	; 0x30
    AM_CRITICAL_END
    e1c6:	9801      	ldr	r0, [sp, #4]
    e1c8:	f7ff fcea 	bl	dba0 <am_hal_interrupt_master_set>
    AM_CRITICAL_BEGIN
    e1cc:	f7ff fce4 	bl	db98 <am_hal_interrupt_master_disable>
    e1d0:	9002      	str	r0, [sp, #8]
    UARTn(ui32Module)->CR &=
    e1d2:	6b39      	ldr	r1, [r7, #48]	; 0x30
    e1d4:	f421 7040 	bic.w	r0, r1, #768	; 0x300
    e1d8:	f020 0201 	bic.w	r2, r0, #1
    e1dc:	633a      	str	r2, [r7, #48]	; 0x30
    AM_CRITICAL_END
    e1de:	9802      	ldr	r0, [sp, #8]
    e1e0:	f7ff fcde 	bl	dba0 <am_hal_interrupt_master_set>
    switch( UARTn(ui32Module)->CR_b.CLKSEL )
    e1e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    e1e6:	f3c3 1802 	ubfx	r8, r3, #4, #3
    e1ea:	f108 36ff 	add.w	r6, r8, #4294967295
    e1ee:	2e03      	cmp	r6, #3
    e1f0:	d846      	bhi.n	e280 <am_hal_uart_configure+0xf4>
    e1f2:	e8df f006 	tbb	[pc, r6]
    e1f6:	020e      	.short	0x020e
    e1f8:	1114      	.short	0x1114
    e1fa:	494f      	ldr	r1, [pc, #316]	; (e338 <am_hal_uart_configure+0x1ac>)
            ui32UartClkFreq = 12000000;
    e1fc:	484f      	ldr	r0, [pc, #316]	; (e33c <am_hal_uart_configure+0x1b0>)
    ui32BaudClk = BAUDCLK * ui32DesiredBaudrate;
    e1fe:	682a      	ldr	r2, [r5, #0]
    e200:	0116      	lsls	r6, r2, #4
    ui32IntegerDivisor = (uint32_t)(ui32UartClkFreq / ui32BaudClk);
    e202:	fbb0 f3f6 	udiv	r3, r0, r6
    if (ui32IntegerDivisor == 0)
    e206:	b96b      	cbnz	r3, e224 <am_hal_uart_configure+0x98>
        return AM_HAL_UART_STATUS_BAUDRATE_NOT_POSSIBLE;
    e208:	484d      	ldr	r0, [pc, #308]	; (e340 <am_hal_uart_configure+0x1b4>)
        *pui32ActualBaud = 0;
    e20a:	6623      	str	r3, [r4, #96]	; 0x60
} // am_hal_uart_configure()
    e20c:	b004      	add	sp, #16
    e20e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    switch( UARTn(ui32Module)->CR_b.CLKSEL )
    e212:	494c      	ldr	r1, [pc, #304]	; (e344 <am_hal_uart_configure+0x1b8>)
            ui32UartClkFreq = 24000000;
    e214:	484c      	ldr	r0, [pc, #304]	; (e348 <am_hal_uart_configure+0x1bc>)
    e216:	e7f2      	b.n	e1fe <am_hal_uart_configure+0x72>
    e218:	494c      	ldr	r1, [pc, #304]	; (e34c <am_hal_uart_configure+0x1c0>)
            ui32UartClkFreq = 3000000;
    e21a:	484d      	ldr	r0, [pc, #308]	; (e350 <am_hal_uart_configure+0x1c4>)
    e21c:	e7ef      	b.n	e1fe <am_hal_uart_configure+0x72>
    switch( UARTn(ui32Module)->CR_b.CLKSEL )
    e21e:	494d      	ldr	r1, [pc, #308]	; (e354 <am_hal_uart_configure+0x1c8>)
            ui32UartClkFreq = 6000000;
    e220:	484d      	ldr	r0, [pc, #308]	; (e358 <am_hal_uart_configure+0x1cc>)
    e222:	e7ec      	b.n	e1fe <am_hal_uart_configure+0x72>
    ui64IntermediateLong = (ui32UartClkFreq * 64) / ui32BaudClk;
    e224:	fbb1 f1f6 	udiv	r1, r1, r6
    e228:	eba1 1283 	sub.w	r2, r1, r3, lsl #6
    UARTn(ui32Module)->IBRD = ui32IntegerDivisor;
    e22c:	627b      	str	r3, [r7, #36]	; 0x24
    *pui32ActualBaud = (ui32UartClkFreq / ((BAUDCLK * ui32IntegerDivisor) + ui32FractionDivisor));
    e22e:	eb02 1603 	add.w	r6, r2, r3, lsl #4
    UARTn(ui32Module)->IBRD = ui32IntegerDivisor;
    e232:	627b      	str	r3, [r7, #36]	; 0x24
    *pui32ActualBaud = (ui32UartClkFreq / ((BAUDCLK * ui32IntegerDivisor) + ui32FractionDivisor));
    e234:	fbb0 f0f6 	udiv	r0, r0, r6
    UARTn(ui32Module)->FBRD = ui32FractionDivisor;
    e238:	62ba      	str	r2, [r7, #40]	; 0x28
    *pui32ActualBaud = (ui32UartClkFreq / ((BAUDCLK * ui32IntegerDivisor) + ui32FractionDivisor));
    e23a:	6620      	str	r0, [r4, #96]	; 0x60
    UARTn(ui32Module)->CR   |= psConfig->ui32FlowControl;
    e23c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    e23e:	6929      	ldr	r1, [r5, #16]
    e240:	430b      	orrs	r3, r1
    e242:	633b      	str	r3, [r7, #48]	; 0x30
    UARTn(ui32Module)->IFLS  = psConfig->ui32FifoLevels;
    e244:	696a      	ldr	r2, [r5, #20]
    e246:	637a      	str	r2, [r7, #52]	; 0x34
    UARTn(ui32Module)->LCRH  = (psConfig->ui32DataBits   |
    e248:	686e      	ldr	r6, [r5, #4]
    e24a:	68a8      	ldr	r0, [r5, #8]
                                psConfig->ui32StopBits   |
    e24c:	68e9      	ldr	r1, [r5, #12]
    UARTn(ui32Module)->LCRH  = (psConfig->ui32DataBits   |
    e24e:	4306      	orrs	r6, r0
                                psConfig->ui32StopBits   |
    e250:	f046 0310 	orr.w	r3, r6, #16
    e254:	430b      	orrs	r3, r1
    UARTn(ui32Module)->LCRH  = (psConfig->ui32DataBits   |
    e256:	62fb      	str	r3, [r7, #44]	; 0x2c
    AM_CRITICAL_BEGIN
    e258:	f7ff fc9e 	bl	db98 <am_hal_interrupt_master_disable>
    e25c:	9003      	str	r0, [sp, #12]
    UARTn(ui32Module)->CR   |=
    e25e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
    e260:	f442 7640 	orr.w	r6, r2, #768	; 0x300
    e264:	f046 0001 	orr.w	r0, r6, #1
    e268:	6338      	str	r0, [r7, #48]	; 0x30
    AM_CRITICAL_END
    e26a:	9803      	ldr	r0, [sp, #12]
    e26c:	f7ff fc98 	bl	dba0 <am_hal_interrupt_master_set>
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    e270:	6827      	ldr	r7, [r4, #0]
    e272:	4930      	ldr	r1, [pc, #192]	; (e334 <am_hal_uart_configure+0x1a8>)
    e274:	f027 467e 	bic.w	r6, r7, #4261412864	; 0xfe000000
    e278:	428e      	cmp	r6, r1
    e27a:	d005      	beq.n	e288 <am_hal_uart_configure+0xfc>
    return AM_HAL_STATUS_SUCCESS;
    e27c:	2000      	movs	r0, #0
    e27e:	e7c5      	b.n	e20c <am_hal_uart_configure+0x80>
            *pui32ActualBaud = 0;
    e280:	2600      	movs	r6, #0
    e282:	6626      	str	r6, [r4, #96]	; 0x60
            return AM_HAL_UART_STATUS_CLOCK_NOT_CONFIGURED;
    e284:	4835      	ldr	r0, [pc, #212]	; (e35c <am_hal_uart_configure+0x1d0>)
    e286:	e7c1      	b.n	e20c <am_hal_uart_configure+0x80>
    buffer_configure(pHandle,
    e288:	69a9      	ldr	r1, [r5, #24]
    e28a:	6a2f      	ldr	r7, [r5, #32]
    e28c:	f8d5 8024 	ldr.w	r8, [r5, #36]	; 0x24
    if (pui8TxBuffer && ui32TxBufferSize)
    e290:	b109      	cbz	r1, e296 <am_hal_uart_configure+0x10a>
    buffer_configure(pHandle,
    e292:	69eb      	ldr	r3, [r5, #28]
    if (pui8TxBuffer && ui32TxBufferSize)
    e294:	b9f3      	cbnz	r3, e2d4 <am_hal_uart_configure+0x148>
    UARTn(ui32Module)->IER &= ~ui32IntMask;
    e296:	6a65      	ldr	r5, [r4, #36]	; 0x24
    e298:	f505 2380 	add.w	r3, r5, #262144	; 0x40000
    e29c:	331c      	adds	r3, #28
    e29e:	031e      	lsls	r6, r3, #12
        pState->bEnableTxQueue = false;
    e2a0:	f04f 0e00 	mov.w	lr, #0
    e2a4:	f884 e028 	strb.w	lr, [r4, #40]	; 0x28
    UARTn(ui32Module)->IER &= ~ui32IntMask;
    e2a8:	6bb2      	ldr	r2, [r6, #56]	; 0x38
    e2aa:	f022 0020 	bic.w	r0, r2, #32
    e2ae:	63b0      	str	r0, [r6, #56]	; 0x38
    if (pui8RxBuffer && ui32RxBufferSize)
    e2b0:	b117      	cbz	r7, e2b8 <am_hal_uart_configure+0x12c>
    e2b2:	f1b8 0f00 	cmp.w	r8, #0
    e2b6:	d123      	bne.n	e300 <am_hal_uart_configure+0x174>
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    e2b8:	6827      	ldr	r7, [r4, #0]
    e2ba:	491e      	ldr	r1, [pc, #120]	; (e334 <am_hal_uart_configure+0x1a8>)
    e2bc:	f027 457e 	bic.w	r5, r7, #4261412864	; 0xfe000000
        pState->bEnableRxQueue = false;
    e2c0:	2000      	movs	r0, #0
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    e2c2:	428d      	cmp	r5, r1
        pState->bEnableRxQueue = false;
    e2c4:	f884 0044 	strb.w	r0, [r4, #68]	; 0x44
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    e2c8:	d1d8      	bne.n	e27c <am_hal_uart_configure+0xf0>
    UARTn(ui32Module)->IER &= ~ui32IntMask;
    e2ca:	6bb4      	ldr	r4, [r6, #56]	; 0x38
    e2cc:	f024 0350 	bic.w	r3, r4, #80	; 0x50
    e2d0:	63b3      	str	r3, [r6, #56]	; 0x38
    e2d2:	e79b      	b.n	e20c <am_hal_uart_configure+0x80>
        pState->bEnableTxQueue = true;
    e2d4:	2201      	movs	r2, #1
    e2d6:	f884 2028 	strb.w	r2, [r4, #40]	; 0x28
        am_hal_queue_init(&pState->sTxQueue, pui8TxBuffer, 1, ui32TxBufferSize);
    e2da:	f104 002c 	add.w	r0, r4, #44	; 0x2c
    e2de:	f000 fcf5 	bl	eccc <am_hal_queue_init>
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    e2e2:	6821      	ldr	r1, [r4, #0]
    e2e4:	f021 457e 	bic.w	r5, r1, #4261412864	; 0xfe000000
    e2e8:	42b5      	cmp	r5, r6
    e2ea:	d1c7      	bne.n	e27c <am_hal_uart_configure+0xf0>
    UARTn(ui32Module)->IER |= ui32IntMask;
    e2ec:	6a63      	ldr	r3, [r4, #36]	; 0x24
    e2ee:	f503 2680 	add.w	r6, r3, #262144	; 0x40000
    e2f2:	361c      	adds	r6, #28
    e2f4:	0336      	lsls	r6, r6, #12
    e2f6:	6bb2      	ldr	r2, [r6, #56]	; 0x38
    e2f8:	f042 0020 	orr.w	r0, r2, #32
    e2fc:	63b0      	str	r0, [r6, #56]	; 0x38
    e2fe:	e7d7      	b.n	e2b0 <am_hal_uart_configure+0x124>
        pState->bEnableRxQueue = true;
    e300:	2201      	movs	r2, #1
    e302:	f884 2044 	strb.w	r2, [r4, #68]	; 0x44
        am_hal_queue_init(&pState->sRxQueue, pui8RxBuffer, 1, ui32RxBufferSize);
    e306:	f104 0048 	add.w	r0, r4, #72	; 0x48
    e30a:	4643      	mov	r3, r8
    e30c:	4639      	mov	r1, r7
    e30e:	f000 fcdd 	bl	eccc <am_hal_queue_init>
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    e312:	6826      	ldr	r6, [r4, #0]
    e314:	4a07      	ldr	r2, [pc, #28]	; (e334 <am_hal_uart_configure+0x1a8>)
    e316:	f026 407e 	bic.w	r0, r6, #4261412864	; 0xfe000000
    e31a:	4290      	cmp	r0, r2
    e31c:	d1ae      	bne.n	e27c <am_hal_uart_configure+0xf0>
    UARTn(ui32Module)->IER |= ui32IntMask;
    e31e:	6a67      	ldr	r7, [r4, #36]	; 0x24
    e320:	f507 2180 	add.w	r1, r7, #262144	; 0x40000
    e324:	311c      	adds	r1, #28
    e326:	030d      	lsls	r5, r1, #12
    return AM_HAL_STATUS_SUCCESS;
    e328:	2000      	movs	r0, #0
    UARTn(ui32Module)->IER |= ui32IntMask;
    e32a:	6bac      	ldr	r4, [r5, #56]	; 0x38
    e32c:	f044 0350 	orr.w	r3, r4, #80	; 0x50
    e330:	63ab      	str	r3, [r5, #56]	; 0x38
    e332:	e76b      	b.n	e20c <am_hal_uart_configure+0x80>
    e334:	01ea9e06 	.word	0x01ea9e06
    e338:	2dc6c000 	.word	0x2dc6c000
    e33c:	00b71b00 	.word	0x00b71b00
    e340:	08000003 	.word	0x08000003
    e344:	5b8d8000 	.word	0x5b8d8000
    e348:	016e3600 	.word	0x016e3600
    e34c:	0b71b000 	.word	0x0b71b000
    e350:	002dc6c0 	.word	0x002dc6c0
    e354:	16e36000 	.word	0x16e36000
    e358:	005b8d80 	.word	0x005b8d80
    e35c:	08000002 	.word	0x08000002

0000e360 <am_hal_uart_transfer>:
{
    e360:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    if (pTransfer->ui32Direction == AM_HAL_UART_WRITE)
    e364:	680e      	ldr	r6, [r1, #0]
{
    e366:	b091      	sub	sp, #68	; 0x44
    e368:	4680      	mov	r8, r0
    if (pTransfer->ui32Direction == AM_HAL_UART_WRITE)
    e36a:	b14e      	cbz	r6, e380 <am_hal_uart_transfer+0x20>
    else if (pTransfer->ui32Direction == AM_HAL_UART_READ)
    e36c:	2e01      	cmp	r6, #1
    return AM_HAL_STATUS_INVALID_OPERATION;
    e36e:	bf18      	it	ne
    e370:	f04f 0b07 	movne.w	fp, #7
    else if (pTransfer->ui32Direction == AM_HAL_UART_READ)
    e374:	f000 80f6 	beq.w	e564 <am_hal_uart_transfer+0x204>
} // am_hal_uart_transfer()
    e378:	4658      	mov	r0, fp
    e37a:	b011      	add	sp, #68	; 0x44
    e37c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        return write_timeout(pHandle,
    e380:	f8d1 b00c 	ldr.w	fp, [r1, #12]
    e384:	684c      	ldr	r4, [r1, #4]
    e386:	9401      	str	r4, [sp, #4]
    e388:	688d      	ldr	r5, [r1, #8]
    e38a:	f8d1 a010 	ldr.w	sl, [r1, #16]
    if (ui32TimeoutMs == 0)
    e38e:	f1bb 0f00 	cmp.w	fp, #0
    e392:	f000 8107 	beq.w	e5a4 <am_hal_uart_transfer+0x244>
    while (ui32RemainingBytes && (ui32TimeSpent < ui32TimeoutMs))
    e396:	2d00      	cmp	r5, #0
    e398:	f000 8393 	beq.w	eac2 <am_hal_uart_transfer+0x762>
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    e39c:	2800      	cmp	r0, #0
    e39e:	f000 80df 	beq.w	e560 <am_hal_uart_transfer+0x200>
    e3a2:	6807      	ldr	r7, [r0, #0]
    e3a4:	497e      	ldr	r1, [pc, #504]	; (e5a0 <am_hal_uart_transfer+0x240>)
    e3a6:	f027 497e 	bic.w	r9, r7, #4261412864	; 0xfe000000
    e3aa:	4589      	cmp	r9, r1
    e3ac:	d00a      	beq.n	e3c4 <am_hal_uart_transfer+0x64>
            if (pui32NumBytesWritten)
    e3ae:	f1ba 0f00 	cmp.w	sl, #0
    e3b2:	d001      	beq.n	e3b8 <am_hal_uart_transfer+0x58>
                *pui32NumBytesWritten = i;
    e3b4:	f8ca 6000 	str.w	r6, [sl]
    e3b8:	f04f 0b02 	mov.w	fp, #2
} // am_hal_uart_transfer()
    e3bc:	4658      	mov	r0, fp
    e3be:	b011      	add	sp, #68	; 0x44
    e3c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        am_hal_queue_item_add(&pState->sTxQueue, pui8Data, ui32BytesTransferred);
    e3c4:	302c      	adds	r0, #44	; 0x2c
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    e3c6:	4637      	mov	r7, r6
    e3c8:	4621      	mov	r1, r4
        am_hal_queue_item_add(&pState->sTxQueue, pui8Data, ui32BytesTransferred);
    e3ca:	9002      	str	r0, [sp, #8]
    if (pState->bEnableTxQueue)
    e3cc:	f898 2028 	ldrb.w	r2, [r8, #40]	; 0x28
    e3d0:	2a00      	cmp	r2, #0
    e3d2:	f040 822c 	bne.w	e82e <am_hal_uart_transfer+0x4ce>
    uint32_t ui32Module = pState->ui32Module;
    e3d6:	f8d8 3024 	ldr.w	r3, [r8, #36]	; 0x24
    while (i < ui32NumBytes)
    e3da:	2d00      	cmp	r5, #0
    e3dc:	f000 80a1 	beq.w	e522 <am_hal_uart_transfer+0x1c2>
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e3e0:	f503 2480 	add.w	r4, r3, #262144	; 0x40000
    e3e4:	341c      	adds	r4, #28
    e3e6:	0322      	lsls	r2, r4, #12
    e3e8:	6990      	ldr	r0, [r2, #24]
    e3ea:	f3c0 1440 	ubfx	r4, r0, #5, #1
    e3ee:	2c00      	cmp	r4, #0
    e3f0:	f040 80a3 	bne.w	e53a <am_hal_uart_transfer+0x1da>
    e3f4:	1e6b      	subs	r3, r5, #1
    e3f6:	f013 0e07 	ands.w	lr, r3, #7
    e3fa:	f101 3cff 	add.w	ip, r1, #4294967295
    e3fe:	d048      	beq.n	e492 <am_hal_uart_transfer+0x132>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e400:	780c      	ldrb	r4, [r1, #0]
    e402:	6014      	str	r4, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e404:	6993      	ldr	r3, [r2, #24]
    e406:	069b      	lsls	r3, r3, #26
    e408:	468c      	mov	ip, r1
            UARTn(ui32Module)->DR = pui8Data[i++];
    e40a:	f04f 0401 	mov.w	r4, #1
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e40e:	f100 8085 	bmi.w	e51c <am_hal_uart_transfer+0x1bc>
    e412:	45a6      	cmp	lr, r4
    e414:	d03d      	beq.n	e492 <am_hal_uart_transfer+0x132>
    e416:	f1be 0f02 	cmp.w	lr, #2
    e41a:	d032      	beq.n	e482 <am_hal_uart_transfer+0x122>
    e41c:	f1be 0f03 	cmp.w	lr, #3
    e420:	d027      	beq.n	e472 <am_hal_uart_transfer+0x112>
    e422:	f1be 0f04 	cmp.w	lr, #4
    e426:	d01c      	beq.n	e462 <am_hal_uart_transfer+0x102>
    e428:	f1be 0f05 	cmp.w	lr, #5
    e42c:	d011      	beq.n	e452 <am_hal_uart_transfer+0xf2>
    e42e:	f1be 0f06 	cmp.w	lr, #6
    e432:	d006      	beq.n	e442 <am_hal_uart_transfer+0xe2>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e434:	f81c 1f01 	ldrb.w	r1, [ip, #1]!
    e438:	6011      	str	r1, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e43a:	6990      	ldr	r0, [r2, #24]
    e43c:	0681      	lsls	r1, r0, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e43e:	4424      	add	r4, r4
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e440:	d46c      	bmi.n	e51c <am_hal_uart_transfer+0x1bc>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e442:	f81c 3f01 	ldrb.w	r3, [ip, #1]!
    e446:	6013      	str	r3, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e448:	6991      	ldr	r1, [r2, #24]
    e44a:	068b      	lsls	r3, r1, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e44c:	f104 0401 	add.w	r4, r4, #1
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e450:	d464      	bmi.n	e51c <am_hal_uart_transfer+0x1bc>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e452:	f81c 0f01 	ldrb.w	r0, [ip, #1]!
    e456:	6010      	str	r0, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e458:	6993      	ldr	r3, [r2, #24]
    e45a:	0699      	lsls	r1, r3, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e45c:	f104 0401 	add.w	r4, r4, #1
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e460:	d45c      	bmi.n	e51c <am_hal_uart_transfer+0x1bc>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e462:	f81c 1f01 	ldrb.w	r1, [ip, #1]!
    e466:	6011      	str	r1, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e468:	6990      	ldr	r0, [r2, #24]
    e46a:	0683      	lsls	r3, r0, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e46c:	f104 0401 	add.w	r4, r4, #1
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e470:	d454      	bmi.n	e51c <am_hal_uart_transfer+0x1bc>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e472:	f81c 3f01 	ldrb.w	r3, [ip, #1]!
    e476:	6013      	str	r3, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e478:	6991      	ldr	r1, [r2, #24]
    e47a:	0689      	lsls	r1, r1, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e47c:	f104 0401 	add.w	r4, r4, #1
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e480:	d44c      	bmi.n	e51c <am_hal_uart_transfer+0x1bc>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e482:	f81c 0f01 	ldrb.w	r0, [ip, #1]!
    e486:	6010      	str	r0, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e488:	6993      	ldr	r3, [r2, #24]
    e48a:	069b      	lsls	r3, r3, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e48c:	f104 0401 	add.w	r4, r4, #1
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e490:	d444      	bmi.n	e51c <am_hal_uart_transfer+0x1bc>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e492:	3401      	adds	r4, #1
    e494:	f89c 1001 	ldrb.w	r1, [ip, #1]
    e498:	6011      	str	r1, [r2, #0]
    while (i < ui32NumBytes)
    e49a:	42a5      	cmp	r5, r4
            UARTn(ui32Module)->DR = pui8Data[i++];
    e49c:	4620      	mov	r0, r4
    e49e:	f10c 0e01 	add.w	lr, ip, #1
    while (i < ui32NumBytes)
    e4a2:	f000 81c2 	beq.w	e82a <am_hal_uart_transfer+0x4ca>
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e4a6:	6993      	ldr	r3, [r2, #24]
    e4a8:	0699      	lsls	r1, r3, #26
    e4aa:	d437      	bmi.n	e51c <am_hal_uart_transfer+0x1bc>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e4ac:	f89e 1001 	ldrb.w	r1, [lr, #1]
    e4b0:	6011      	str	r1, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e4b2:	6993      	ldr	r3, [r2, #24]
    e4b4:	0699      	lsls	r1, r3, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e4b6:	f104 0401 	add.w	r4, r4, #1
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e4ba:	d42f      	bmi.n	e51c <am_hal_uart_transfer+0x1bc>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e4bc:	f89c 4003 	ldrb.w	r4, [ip, #3]
    e4c0:	6014      	str	r4, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e4c2:	6991      	ldr	r1, [r2, #24]
    e4c4:	0689      	lsls	r1, r1, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e4c6:	f100 0402 	add.w	r4, r0, #2
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e4ca:	d427      	bmi.n	e51c <am_hal_uart_transfer+0x1bc>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e4cc:	f89c 3004 	ldrb.w	r3, [ip, #4]
    e4d0:	6013      	str	r3, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e4d2:	6991      	ldr	r1, [r2, #24]
    e4d4:	0689      	lsls	r1, r1, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e4d6:	f100 0403 	add.w	r4, r0, #3
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e4da:	d41f      	bmi.n	e51c <am_hal_uart_transfer+0x1bc>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e4dc:	f89c 4005 	ldrb.w	r4, [ip, #5]
    e4e0:	6014      	str	r4, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e4e2:	6993      	ldr	r3, [r2, #24]
    e4e4:	0699      	lsls	r1, r3, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e4e6:	f100 0404 	add.w	r4, r0, #4
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e4ea:	d417      	bmi.n	e51c <am_hal_uart_transfer+0x1bc>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e4ec:	f89c 1006 	ldrb.w	r1, [ip, #6]
    e4f0:	6011      	str	r1, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e4f2:	6993      	ldr	r3, [r2, #24]
    e4f4:	0699      	lsls	r1, r3, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e4f6:	f100 0405 	add.w	r4, r0, #5
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e4fa:	d40f      	bmi.n	e51c <am_hal_uart_transfer+0x1bc>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e4fc:	f89c 4007 	ldrb.w	r4, [ip, #7]
    e500:	6014      	str	r4, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e502:	6991      	ldr	r1, [r2, #24]
    e504:	0689      	lsls	r1, r1, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e506:	f100 0406 	add.w	r4, r0, #6
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e50a:	d407      	bmi.n	e51c <am_hal_uart_transfer+0x1bc>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e50c:	f81c 3f08 	ldrb.w	r3, [ip, #8]!
    e510:	6013      	str	r3, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e512:	6991      	ldr	r1, [r2, #24]
    e514:	068b      	lsls	r3, r1, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e516:	f100 0407 	add.w	r4, r0, #7
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e51a:	d5ba      	bpl.n	e492 <am_hal_uart_transfer+0x132>
        if (ui32RemainingBytes)
    e51c:	1b2d      	subs	r5, r5, r4
        i += ui32BytesWritten;
    e51e:	4426      	add	r6, r4
        if (ui32RemainingBytes)
    e520:	d10b      	bne.n	e53a <am_hal_uart_transfer+0x1da>
    if (pui32NumBytesWritten)
    e522:	f1ba 0f00 	cmp.w	sl, #0
    e526:	f000 817d 	beq.w	e824 <am_hal_uart_transfer+0x4c4>
    return AM_HAL_STATUS_SUCCESS;
    e52a:	f04f 0b00 	mov.w	fp, #0
} // am_hal_uart_transfer()
    e52e:	4658      	mov	r0, fp
        *pui32NumBytesWritten = i;
    e530:	f8ca 6000 	str.w	r6, [sl]
} // am_hal_uart_transfer()
    e534:	b011      	add	sp, #68	; 0x44
    e536:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            am_hal_flash_delay(FLASH_CYCLES_US(1));
    e53a:	2001      	movs	r0, #1
    e53c:	f7ff f8b6 	bl	d6ac <am_hal_flash_delay>
            if (ui32TimeoutMs != AM_HAL_UART_WAIT_FOREVER)
    e540:	f1bb 3fff 	cmp.w	fp, #4294967295
                ui32TimeSpent++;
    e544:	bf18      	it	ne
    e546:	3701      	addne	r7, #1
    while (ui32RemainingBytes && (ui32TimeSpent < ui32TimeoutMs))
    e548:	45bb      	cmp	fp, r7
    e54a:	d9ea      	bls.n	e522 <am_hal_uart_transfer+0x1c2>
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    e54c:	f8d8 4000 	ldr.w	r4, [r8]
        ui32Status = write_nonblocking(pHandle, &pui8Data[i],
    e550:	9901      	ldr	r1, [sp, #4]
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    e552:	f024 407e 	bic.w	r0, r4, #4261412864	; 0xfe000000
    e556:	4548      	cmp	r0, r9
        ui32Status = write_nonblocking(pHandle, &pui8Data[i],
    e558:	4431      	add	r1, r6
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    e55a:	f47f af28 	bne.w	e3ae <am_hal_uart_transfer+0x4e>
    e55e:	e735      	b.n	e3cc <am_hal_uart_transfer+0x6c>
    e560:	4606      	mov	r6, r0
    e562:	e724      	b.n	e3ae <am_hal_uart_transfer+0x4e>
        return read_timeout(pHandle,
    e564:	684b      	ldr	r3, [r1, #4]
    e566:	f8d1 b00c 	ldr.w	fp, [r1, #12]
    e56a:	688c      	ldr	r4, [r1, #8]
    e56c:	690f      	ldr	r7, [r1, #16]
    e56e:	4699      	mov	r9, r3
    if (ui32TimeoutMs == 0)
    e570:	f1bb 0f00 	cmp.w	fp, #0
    e574:	f000 80c9 	beq.w	e70a <am_hal_uart_transfer+0x3aa>
    while (ui32RemainingBytes && (ui32TimeSpent < ui32TimeoutMs))
    e578:	2c00      	cmp	r4, #0
    e57a:	f000 8150 	beq.w	e81e <am_hal_uart_transfer+0x4be>
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    e57e:	b130      	cbz	r0, e58e <am_hal_uart_transfer+0x22e>
    e580:	6800      	ldr	r0, [r0, #0]
    e582:	4a07      	ldr	r2, [pc, #28]	; (e5a0 <am_hal_uart_transfer+0x240>)
    e584:	f020 417e 	bic.w	r1, r0, #4261412864	; 0xfe000000
    e588:	4291      	cmp	r1, r2
    e58a:	f000 8186 	beq.w	e89a <am_hal_uart_transfer+0x53a>
    e58e:	2500      	movs	r5, #0
        return AM_HAL_STATUS_INVALID_HANDLE;
    e590:	f04f 0b02 	mov.w	fp, #2
            if (pui32NumBytesRead)
    e594:	2f00      	cmp	r7, #0
    e596:	f43f aeef 	beq.w	e378 <am_hal_uart_transfer+0x18>
                *pui32NumBytesRead = i;
    e59a:	603d      	str	r5, [r7, #0]
    e59c:	e6ec      	b.n	e378 <am_hal_uart_transfer+0x18>
    e59e:	bf00      	nop
    e5a0:	01ea9e06 	.word	0x01ea9e06
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    e5a4:	2800      	cmp	r0, #0
    e5a6:	f43f af07 	beq.w	e3b8 <am_hal_uart_transfer+0x58>
    e5aa:	6807      	ldr	r7, [r0, #0]
    e5ac:	4cac      	ldr	r4, [pc, #688]	; (e860 <am_hal_uart_transfer+0x500>)
    e5ae:	f027 437e 	bic.w	r3, r7, #4261412864	; 0xfe000000
    e5b2:	42a3      	cmp	r3, r4
    e5b4:	f47f af00 	bne.w	e3b8 <am_hal_uart_transfer+0x58>
    if (pui32NumBytesWritten)
    e5b8:	f1ba 0f00 	cmp.w	sl, #0
    e5bc:	d001      	beq.n	e5c2 <am_hal_uart_transfer+0x262>
        *pui32NumBytesWritten = 0;
    e5be:	f8ca b000 	str.w	fp, [sl]
    if (ui32NumBytes == 0)
    e5c2:	2d00      	cmp	r5, #0
    e5c4:	f000 812e 	beq.w	e824 <am_hal_uart_transfer+0x4c4>
    if (pState->bEnableTxQueue)
    e5c8:	f898 4028 	ldrb.w	r4, [r8, #40]	; 0x28
    e5cc:	2c00      	cmp	r4, #0
    e5ce:	f040 8290 	bne.w	eaf2 <am_hal_uart_transfer+0x792>
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e5d2:	f8d8 0024 	ldr.w	r0, [r8, #36]	; 0x24
    e5d6:	f500 2180 	add.w	r1, r0, #262144	; 0x40000
    e5da:	311c      	adds	r1, #28
    e5dc:	030a      	lsls	r2, r1, #12
    e5de:	6996      	ldr	r6, [r2, #24]
    e5e0:	f3c6 1740 	ubfx	r7, r6, #5, #1
    e5e4:	2f00      	cmp	r7, #0
    e5e6:	f040 8089 	bne.w	e6fc <am_hal_uart_transfer+0x39c>
    e5ea:	f105 38ff 	add.w	r8, r5, #4294967295
    e5ee:	9b01      	ldr	r3, [sp, #4]
    e5f0:	f018 0007 	ands.w	r0, r8, #7
    e5f4:	463c      	mov	r4, r7
    e5f6:	f103 31ff 	add.w	r1, r3, #4294967295
    e5fa:	d042      	beq.n	e682 <am_hal_uart_transfer+0x322>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e5fc:	781e      	ldrb	r6, [r3, #0]
    e5fe:	6016      	str	r6, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e600:	6997      	ldr	r7, [r2, #24]
    e602:	4619      	mov	r1, r3
    e604:	06bb      	lsls	r3, r7, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e606:	f04f 0401 	mov.w	r4, #1
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e60a:	d477      	bmi.n	e6fc <am_hal_uart_transfer+0x39c>
    e60c:	42a0      	cmp	r0, r4
    e60e:	d038      	beq.n	e682 <am_hal_uart_transfer+0x322>
    e610:	2802      	cmp	r0, #2
    e612:	d02e      	beq.n	e672 <am_hal_uart_transfer+0x312>
    e614:	2803      	cmp	r0, #3
    e616:	d024      	beq.n	e662 <am_hal_uart_transfer+0x302>
    e618:	2804      	cmp	r0, #4
    e61a:	d01a      	beq.n	e652 <am_hal_uart_transfer+0x2f2>
    e61c:	2805      	cmp	r0, #5
    e61e:	d010      	beq.n	e642 <am_hal_uart_transfer+0x2e2>
    e620:	2806      	cmp	r0, #6
    e622:	d006      	beq.n	e632 <am_hal_uart_transfer+0x2d2>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e624:	f811 3f01 	ldrb.w	r3, [r1, #1]!
    e628:	6013      	str	r3, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e62a:	6990      	ldr	r0, [r2, #24]
    e62c:	0687      	lsls	r7, r0, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e62e:	4424      	add	r4, r4
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e630:	d464      	bmi.n	e6fc <am_hal_uart_transfer+0x39c>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e632:	f811 6f01 	ldrb.w	r6, [r1, #1]!
    e636:	6016      	str	r6, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e638:	6997      	ldr	r7, [r2, #24]
    e63a:	06be      	lsls	r6, r7, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e63c:	f104 0401 	add.w	r4, r4, #1
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e640:	d45c      	bmi.n	e6fc <am_hal_uart_transfer+0x39c>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e642:	f811 3f01 	ldrb.w	r3, [r1, #1]!
    e646:	6013      	str	r3, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e648:	6990      	ldr	r0, [r2, #24]
    e64a:	0680      	lsls	r0, r0, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e64c:	f104 0401 	add.w	r4, r4, #1
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e650:	d454      	bmi.n	e6fc <am_hal_uart_transfer+0x39c>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e652:	f811 6f01 	ldrb.w	r6, [r1, #1]!
    e656:	6016      	str	r6, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e658:	6997      	ldr	r7, [r2, #24]
    e65a:	06bb      	lsls	r3, r7, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e65c:	f104 0401 	add.w	r4, r4, #1
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e660:	d44c      	bmi.n	e6fc <am_hal_uart_transfer+0x39c>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e662:	f811 3f01 	ldrb.w	r3, [r1, #1]!
    e666:	6013      	str	r3, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e668:	6990      	ldr	r0, [r2, #24]
    e66a:	0687      	lsls	r7, r0, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e66c:	f104 0401 	add.w	r4, r4, #1
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e670:	d444      	bmi.n	e6fc <am_hal_uart_transfer+0x39c>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e672:	f811 6f01 	ldrb.w	r6, [r1, #1]!
    e676:	6016      	str	r6, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e678:	6997      	ldr	r7, [r2, #24]
    e67a:	06be      	lsls	r6, r7, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e67c:	f104 0401 	add.w	r4, r4, #1
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e680:	d43c      	bmi.n	e6fc <am_hal_uart_transfer+0x39c>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e682:	3401      	adds	r4, #1
    e684:	784b      	ldrb	r3, [r1, #1]
    e686:	6013      	str	r3, [r2, #0]
    while (i < ui32NumBytes)
    e688:	42a5      	cmp	r5, r4
            UARTn(ui32Module)->DR = pui8Data[i++];
    e68a:	4623      	mov	r3, r4
    e68c:	f101 0001 	add.w	r0, r1, #1
    while (i < ui32NumBytes)
    e690:	d034      	beq.n	e6fc <am_hal_uart_transfer+0x39c>
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e692:	6996      	ldr	r6, [r2, #24]
    e694:	06b6      	lsls	r6, r6, #26
    e696:	d431      	bmi.n	e6fc <am_hal_uart_transfer+0x39c>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e698:	7847      	ldrb	r7, [r0, #1]
    e69a:	6017      	str	r7, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e69c:	6990      	ldr	r0, [r2, #24]
    e69e:	0680      	lsls	r0, r0, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e6a0:	f104 0401 	add.w	r4, r4, #1
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e6a4:	d42a      	bmi.n	e6fc <am_hal_uart_transfer+0x39c>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e6a6:	78cc      	ldrb	r4, [r1, #3]
    e6a8:	6014      	str	r4, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e6aa:	6996      	ldr	r6, [r2, #24]
    e6ac:	06b7      	lsls	r7, r6, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e6ae:	f103 0402 	add.w	r4, r3, #2
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e6b2:	d423      	bmi.n	e6fc <am_hal_uart_transfer+0x39c>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e6b4:	790f      	ldrb	r7, [r1, #4]
    e6b6:	6017      	str	r7, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e6b8:	6990      	ldr	r0, [r2, #24]
    e6ba:	0686      	lsls	r6, r0, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e6bc:	f103 0403 	add.w	r4, r3, #3
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e6c0:	d41c      	bmi.n	e6fc <am_hal_uart_transfer+0x39c>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e6c2:	794c      	ldrb	r4, [r1, #5]
    e6c4:	6014      	str	r4, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e6c6:	6996      	ldr	r6, [r2, #24]
    e6c8:	06b0      	lsls	r0, r6, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e6ca:	f103 0404 	add.w	r4, r3, #4
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e6ce:	d415      	bmi.n	e6fc <am_hal_uart_transfer+0x39c>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e6d0:	798f      	ldrb	r7, [r1, #6]
    e6d2:	6017      	str	r7, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e6d4:	6990      	ldr	r0, [r2, #24]
    e6d6:	0687      	lsls	r7, r0, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e6d8:	f103 0405 	add.w	r4, r3, #5
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e6dc:	d40e      	bmi.n	e6fc <am_hal_uart_transfer+0x39c>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e6de:	79cc      	ldrb	r4, [r1, #7]
    e6e0:	6014      	str	r4, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e6e2:	6996      	ldr	r6, [r2, #24]
    e6e4:	06b6      	lsls	r6, r6, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e6e6:	f103 0406 	add.w	r4, r3, #6
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e6ea:	d407      	bmi.n	e6fc <am_hal_uart_transfer+0x39c>
            UARTn(ui32Module)->DR = pui8Data[i++];
    e6ec:	f811 7f08 	ldrb.w	r7, [r1, #8]!
    e6f0:	6017      	str	r7, [r2, #0]
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e6f2:	6990      	ldr	r0, [r2, #24]
    e6f4:	0680      	lsls	r0, r0, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e6f6:	f103 0407 	add.w	r4, r3, #7
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e6fa:	d5c2      	bpl.n	e682 <am_hal_uart_transfer+0x322>
    if (pui32NumBytesWritten)
    e6fc:	f1ba 0f00 	cmp.w	sl, #0
    e700:	f000 8090 	beq.w	e824 <am_hal_uart_transfer+0x4c4>
        *pui32NumBytesWritten = ui32BytesTransferred;
    e704:	f8ca 4000 	str.w	r4, [sl]
    e708:	e636      	b.n	e378 <am_hal_uart_transfer+0x18>
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    e70a:	2800      	cmp	r0, #0
    e70c:	f43f ae54 	beq.w	e3b8 <am_hal_uart_transfer+0x58>
    e710:	6805      	ldr	r5, [r0, #0]
    e712:	4e53      	ldr	r6, [pc, #332]	; (e860 <am_hal_uart_transfer+0x500>)
    e714:	f025 4c7e 	bic.w	ip, r5, #4261412864	; 0xfe000000
    e718:	45b4      	cmp	ip, r6
    e71a:	f47f ae4d 	bne.w	e3b8 <am_hal_uart_transfer+0x58>
    if (pui32NumBytesRead)
    e71e:	b10f      	cbz	r7, e724 <am_hal_uart_transfer+0x3c4>
        *pui32NumBytesRead = 0;
    e720:	f8c7 b000 	str.w	fp, [r7]
    if (ui32NumBytes == 0)
    e724:	2c00      	cmp	r4, #0
    e726:	d07d      	beq.n	e824 <am_hal_uart_transfer+0x4c4>
    if (pState->bEnableRxQueue)
    e728:	f898 0044 	ldrb.w	r0, [r8, #68]	; 0x44
    e72c:	2800      	cmp	r0, #0
    e72e:	f040 8213 	bne.w	eb58 <am_hal_uart_transfer+0x7f8>
        if ( UARTn(ui32Module)->FR_b.RXFE )
    e732:	f8d8 3024 	ldr.w	r3, [r8, #36]	; 0x24
    e736:	f503 2180 	add.w	r1, r3, #262144	; 0x40000
    e73a:	311c      	adds	r1, #28
    e73c:	0309      	lsls	r1, r1, #12
    e73e:	698a      	ldr	r2, [r1, #24]
    e740:	f3c2 1500 	ubfx	r5, r2, #4, #1
    e744:	2d00      	cmp	r5, #0
    e746:	f040 8287 	bne.w	ec58 <am_hal_uart_transfer+0x8f8>
            ui32ReadData = UARTn(ui32Module)->DR;
    e74a:	680b      	ldr	r3, [r1, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    e74c:	f413 6a70 	ands.w	sl, r3, #3840	; 0xf00
    e750:	f040 81cc 	bne.w	eaec <am_hal_uart_transfer+0x78c>
    e754:	1e66      	subs	r6, r4, #1
    e756:	f016 0203 	ands.w	r2, r6, #3
    e75a:	4655      	mov	r5, sl
    e75c:	f109 30ff 	add.w	r0, r9, #4294967295
    e760:	d02b      	beq.n	e7ba <am_hal_uart_transfer+0x45a>
                pui8Data[i++] = ui32ReadData & 0xFF;
    e762:	f889 3000 	strb.w	r3, [r9]
        if ( UARTn(ui32Module)->FR_b.RXFE )
    e766:	698b      	ldr	r3, [r1, #24]
    e768:	06de      	lsls	r6, r3, #27
    e76a:	4648      	mov	r0, r9
                pui8Data[i++] = ui32ReadData & 0xFF;
    e76c:	f04f 0501 	mov.w	r5, #1
        if ( UARTn(ui32Module)->FR_b.RXFE )
    e770:	f53f af10 	bmi.w	e594 <am_hal_uart_transfer+0x234>
            ui32ReadData = UARTn(ui32Module)->DR;
    e774:	680b      	ldr	r3, [r1, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    e776:	f413 6f70 	tst.w	r3, #3840	; 0xf00
    e77a:	f040 81b7 	bne.w	eaec <am_hal_uart_transfer+0x78c>
    e77e:	42aa      	cmp	r2, r5
    e780:	d01b      	beq.n	e7ba <am_hal_uart_transfer+0x45a>
    e782:	2a02      	cmp	r2, #2
    e784:	d00c      	beq.n	e7a0 <am_hal_uart_transfer+0x440>
                pui8Data[i++] = ui32ReadData & 0xFF;
    e786:	f800 3f01 	strb.w	r3, [r0, #1]!
        if ( UARTn(ui32Module)->FR_b.RXFE )
    e78a:	698e      	ldr	r6, [r1, #24]
    e78c:	06f2      	lsls	r2, r6, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    e78e:	f04f 0502 	mov.w	r5, #2
        if ( UARTn(ui32Module)->FR_b.RXFE )
    e792:	f53f aeff 	bmi.w	e594 <am_hal_uart_transfer+0x234>
            ui32ReadData = UARTn(ui32Module)->DR;
    e796:	680b      	ldr	r3, [r1, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    e798:	f413 6f70 	tst.w	r3, #3840	; 0xf00
    e79c:	f040 81a6 	bne.w	eaec <am_hal_uart_transfer+0x78c>
                pui8Data[i++] = ui32ReadData & 0xFF;
    e7a0:	f800 3f01 	strb.w	r3, [r0, #1]!
        if ( UARTn(ui32Module)->FR_b.RXFE )
    e7a4:	698a      	ldr	r2, [r1, #24]
    e7a6:	06d3      	lsls	r3, r2, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    e7a8:	f105 0501 	add.w	r5, r5, #1
        if ( UARTn(ui32Module)->FR_b.RXFE )
    e7ac:	f53f aef2 	bmi.w	e594 <am_hal_uart_transfer+0x234>
            ui32ReadData = UARTn(ui32Module)->DR;
    e7b0:	680b      	ldr	r3, [r1, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    e7b2:	f413 6f70 	tst.w	r3, #3840	; 0xf00
    e7b6:	f040 8199 	bne.w	eaec <am_hal_uart_transfer+0x78c>
                pui8Data[i++] = ui32ReadData & 0xFF;
    e7ba:	3501      	adds	r5, #1
    while (i < ui32NumBytes)
    e7bc:	42ac      	cmp	r4, r5
                pui8Data[i++] = ui32ReadData & 0xFF;
    e7be:	7043      	strb	r3, [r0, #1]
    e7c0:	f100 0601 	add.w	r6, r0, #1
    e7c4:	462b      	mov	r3, r5
    while (i < ui32NumBytes)
    e7c6:	f43f aee5 	beq.w	e594 <am_hal_uart_transfer+0x234>
        if ( UARTn(ui32Module)->FR_b.RXFE )
    e7ca:	698a      	ldr	r2, [r1, #24]
    e7cc:	06d2      	lsls	r2, r2, #27
    e7ce:	f53f aee1 	bmi.w	e594 <am_hal_uart_transfer+0x234>
            ui32ReadData = UARTn(ui32Module)->DR;
    e7d2:	680a      	ldr	r2, [r1, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    e7d4:	f412 6f70 	tst.w	r2, #3840	; 0xf00
    e7d8:	f040 8188 	bne.w	eaec <am_hal_uart_transfer+0x78c>
                pui8Data[i++] = ui32ReadData & 0xFF;
    e7dc:	7072      	strb	r2, [r6, #1]
        if ( UARTn(ui32Module)->FR_b.RXFE )
    e7de:	698e      	ldr	r6, [r1, #24]
    e7e0:	06f6      	lsls	r6, r6, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    e7e2:	f105 0501 	add.w	r5, r5, #1
        if ( UARTn(ui32Module)->FR_b.RXFE )
    e7e6:	f53f aed5 	bmi.w	e594 <am_hal_uart_transfer+0x234>
            ui32ReadData = UARTn(ui32Module)->DR;
    e7ea:	680a      	ldr	r2, [r1, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    e7ec:	f412 6f70 	tst.w	r2, #3840	; 0xf00
    e7f0:	f040 817c 	bne.w	eaec <am_hal_uart_transfer+0x78c>
                pui8Data[i++] = ui32ReadData & 0xFF;
    e7f4:	70c2      	strb	r2, [r0, #3]
        if ( UARTn(ui32Module)->FR_b.RXFE )
    e7f6:	698e      	ldr	r6, [r1, #24]
    e7f8:	06f2      	lsls	r2, r6, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    e7fa:	f103 0502 	add.w	r5, r3, #2
        if ( UARTn(ui32Module)->FR_b.RXFE )
    e7fe:	f53f aec9 	bmi.w	e594 <am_hal_uart_transfer+0x234>
            ui32ReadData = UARTn(ui32Module)->DR;
    e802:	680a      	ldr	r2, [r1, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    e804:	f412 6f70 	tst.w	r2, #3840	; 0xf00
    e808:	f040 8170 	bne.w	eaec <am_hal_uart_transfer+0x78c>
                pui8Data[i++] = ui32ReadData & 0xFF;
    e80c:	f800 2f04 	strb.w	r2, [r0, #4]!
        if ( UARTn(ui32Module)->FR_b.RXFE )
    e810:	698e      	ldr	r6, [r1, #24]
    e812:	06f6      	lsls	r6, r6, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    e814:	f103 0503 	add.w	r5, r3, #3
        if ( UARTn(ui32Module)->FR_b.RXFE )
    e818:	f53f aebc 	bmi.w	e594 <am_hal_uart_transfer+0x234>
    e81c:	e7c8      	b.n	e7b0 <am_hal_uart_transfer+0x450>
    while (ui32RemainingBytes && (ui32TimeSpent < ui32TimeoutMs))
    e81e:	4625      	mov	r5, r4
    if (pui32NumBytesRead)
    e820:	b107      	cbz	r7, e824 <am_hal_uart_transfer+0x4c4>
        *pui32NumBytesRead = i;
    e822:	603d      	str	r5, [r7, #0]
    return AM_HAL_STATUS_SUCCESS;
    e824:	f04f 0b00 	mov.w	fp, #0
    e828:	e5a6      	b.n	e378 <am_hal_uart_transfer+0x18>
        i += ui32BytesWritten;
    e82a:	442e      	add	r6, r5
    e82c:	e679      	b.n	e522 <am_hal_uart_transfer+0x1c2>
        ui32BufferSpace = am_hal_queue_space_left(&pState->sTxQueue);
    e82e:	f8d8 0038 	ldr.w	r0, [r8, #56]	; 0x38
    e832:	f8d8 2034 	ldr.w	r2, [r8, #52]	; 0x34
    e836:	1a84      	subs	r4, r0, r2
                                 ui32NumBytes : ui32BufferSpace);
    e838:	42ac      	cmp	r4, r5
    e83a:	bf28      	it	cs
    e83c:	462c      	movcs	r4, r5
        am_hal_queue_item_add(&pState->sTxQueue, pui8Data, ui32BytesTransferred);
    e83e:	4622      	mov	r2, r4
    e840:	9802      	ldr	r0, [sp, #8]
    e842:	f000 fa4f 	bl	ece4 <am_hal_queue_item_add>
    uint32_t ui32Module = pState->ui32Module;
    e846:	f8d8 3024 	ldr.w	r3, [r8, #36]	; 0x24
    e84a:	9303      	str	r3, [sp, #12]
    AM_CRITICAL_BEGIN
    e84c:	f7ff f9a4 	bl	db98 <am_hal_interrupt_master_disable>
    e850:	9903      	ldr	r1, [sp, #12]
    e852:	9008      	str	r0, [sp, #32]
    e854:	f501 2280 	add.w	r2, r1, #262144	; 0x40000
    e858:	321c      	adds	r2, #28
    e85a:	0313      	lsls	r3, r2, #12
    e85c:	9303      	str	r3, [sp, #12]
    e85e:	e010      	b.n	e882 <am_hal_uart_transfer+0x522>
    e860:	01ea9e06 	.word	0x01ea9e06
        if (am_hal_queue_item_get(&pState->sTxQueue, &pui8Data, 1))
    e864:	f000 fb42 	bl	eeec <am_hal_queue_item_get>
    e868:	b198      	cbz	r0, e892 <am_hal_uart_transfer+0x532>
        if ( UARTn(ui32Module)->FR_b.TXFF )
    e86a:	f8d8 2024 	ldr.w	r2, [r8, #36]	; 0x24
    e86e:	f502 2380 	add.w	r3, r2, #262144	; 0x40000
    e872:	331c      	adds	r3, #28
    e874:	0318      	lsls	r0, r3, #12
    e876:	6981      	ldr	r1, [r0, #24]
    e878:	068a      	lsls	r2, r1, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    e87a:	bf5c      	itt	pl
    e87c:	f89d 201c 	ldrbpl.w	r2, [sp, #28]
    e880:	6002      	strpl	r2, [r0, #0]
    while ( !UARTn(ui32Module)->FR_b.TXFF )
    e882:	9b03      	ldr	r3, [sp, #12]
        if (am_hal_queue_item_get(&pState->sTxQueue, &pui8Data, 1))
    e884:	9802      	ldr	r0, [sp, #8]
    while ( !UARTn(ui32Module)->FR_b.TXFF )
    e886:	699b      	ldr	r3, [r3, #24]
    e888:	069b      	lsls	r3, r3, #26
        if (am_hal_queue_item_get(&pState->sTxQueue, &pui8Data, 1))
    e88a:	f04f 0201 	mov.w	r2, #1
    e88e:	a907      	add	r1, sp, #28
    while ( !UARTn(ui32Module)->FR_b.TXFF )
    e890:	d5e8      	bpl.n	e864 <am_hal_uart_transfer+0x504>
    AM_CRITICAL_END
    e892:	9808      	ldr	r0, [sp, #32]
    e894:	f7ff f984 	bl	dba0 <am_hal_interrupt_master_set>
    e898:	e640      	b.n	e51c <am_hal_uart_transfer+0x1bc>
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    e89a:	2600      	movs	r6, #0
    e89c:	469a      	mov	sl, r3
        if (!am_hal_queue_item_add(&pState->sRxQueue, pui8Data,
    e89e:	f108 0348 	add.w	r3, r8, #72	; 0x48
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    e8a2:	9101      	str	r1, [sp, #4]
    e8a4:	4635      	mov	r5, r6
        if (!am_hal_queue_item_add(&pState->sRxQueue, pui8Data,
    e8a6:	9302      	str	r3, [sp, #8]
    if (pState->bEnableRxQueue)
    e8a8:	f898 0044 	ldrb.w	r0, [r8, #68]	; 0x44
    e8ac:	2800      	cmp	r0, #0
    e8ae:	f040 8089 	bne.w	e9c4 <am_hal_uart_transfer+0x664>
    uint32_t ui32Module = pState->ui32Module;
    e8b2:	f8d8 2024 	ldr.w	r2, [r8, #36]	; 0x24
    while (i < ui32NumBytes)
    e8b6:	2c00      	cmp	r4, #0
    e8b8:	d0b2      	beq.n	e820 <am_hal_uart_transfer+0x4c0>
        if ( UARTn(ui32Module)->FR_b.RXFE )
    e8ba:	f502 2180 	add.w	r1, r2, #262144	; 0x40000
    e8be:	311c      	adds	r1, #28
    e8c0:	030a      	lsls	r2, r1, #12
    e8c2:	6993      	ldr	r3, [r2, #24]
    e8c4:	06d8      	lsls	r0, r3, #27
    e8c6:	d466      	bmi.n	e996 <am_hal_uart_transfer+0x636>
            ui32ReadData = UARTn(ui32Module)->DR;
    e8c8:	6811      	ldr	r1, [r2, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    e8ca:	f411 6370 	ands.w	r3, r1, #3840	; 0xf00
    e8ce:	f040 810d 	bne.w	eaec <am_hal_uart_transfer+0x78c>
    e8d2:	f104 3eff 	add.w	lr, r4, #4294967295
    e8d6:	f01e 0e03 	ands.w	lr, lr, #3
    e8da:	f109 30ff 	add.w	r0, r9, #4294967295
    e8de:	d029      	beq.n	e934 <am_hal_uart_transfer+0x5d4>
                pui8Data[i++] = ui32ReadData & 0xFF;
    e8e0:	f889 1000 	strb.w	r1, [r9]
        if ( UARTn(ui32Module)->FR_b.RXFE )
    e8e4:	6991      	ldr	r1, [r2, #24]
    e8e6:	06c9      	lsls	r1, r1, #27
    e8e8:	4648      	mov	r0, r9
                pui8Data[i++] = ui32ReadData & 0xFF;
    e8ea:	f04f 0301 	mov.w	r3, #1
        if ( UARTn(ui32Module)->FR_b.RXFE )
    e8ee:	d44e      	bmi.n	e98e <am_hal_uart_transfer+0x62e>
            ui32ReadData = UARTn(ui32Module)->DR;
    e8f0:	6811      	ldr	r1, [r2, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    e8f2:	f411 6f70 	tst.w	r1, #3840	; 0xf00
    e8f6:	f040 80e0 	bne.w	eaba <am_hal_uart_transfer+0x75a>
    e8fa:	459e      	cmp	lr, r3
    e8fc:	d01a      	beq.n	e934 <am_hal_uart_transfer+0x5d4>
    e8fe:	f1be 0f02 	cmp.w	lr, #2
    e902:	d00b      	beq.n	e91c <am_hal_uart_transfer+0x5bc>
                pui8Data[i++] = ui32ReadData & 0xFF;
    e904:	f800 1f01 	strb.w	r1, [r0, #1]!
        if ( UARTn(ui32Module)->FR_b.RXFE )
    e908:	6991      	ldr	r1, [r2, #24]
    e90a:	06c9      	lsls	r1, r1, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    e90c:	f04f 0302 	mov.w	r3, #2
        if ( UARTn(ui32Module)->FR_b.RXFE )
    e910:	d43d      	bmi.n	e98e <am_hal_uart_transfer+0x62e>
            ui32ReadData = UARTn(ui32Module)->DR;
    e912:	6811      	ldr	r1, [r2, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    e914:	f411 6f70 	tst.w	r1, #3840	; 0xf00
    e918:	f040 80cf 	bne.w	eaba <am_hal_uart_transfer+0x75a>
                pui8Data[i++] = ui32ReadData & 0xFF;
    e91c:	f800 1f01 	strb.w	r1, [r0, #1]!
        if ( UARTn(ui32Module)->FR_b.RXFE )
    e920:	6991      	ldr	r1, [r2, #24]
    e922:	06c9      	lsls	r1, r1, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    e924:	f103 0301 	add.w	r3, r3, #1
        if ( UARTn(ui32Module)->FR_b.RXFE )
    e928:	d431      	bmi.n	e98e <am_hal_uart_transfer+0x62e>
            ui32ReadData = UARTn(ui32Module)->DR;
    e92a:	6811      	ldr	r1, [r2, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    e92c:	f411 6f70 	tst.w	r1, #3840	; 0xf00
    e930:	f040 80c3 	bne.w	eaba <am_hal_uart_transfer+0x75a>
                pui8Data[i++] = ui32ReadData & 0xFF;
    e934:	3301      	adds	r3, #1
    while (i < ui32NumBytes)
    e936:	42a3      	cmp	r3, r4
                pui8Data[i++] = ui32ReadData & 0xFF;
    e938:	7041      	strb	r1, [r0, #1]
    e93a:	469e      	mov	lr, r3
    e93c:	f100 0c01 	add.w	ip, r0, #1
    while (i < ui32NumBytes)
    e940:	d025      	beq.n	e98e <am_hal_uart_transfer+0x62e>
        if ( UARTn(ui32Module)->FR_b.RXFE )
    e942:	6991      	ldr	r1, [r2, #24]
    e944:	06c9      	lsls	r1, r1, #27
    e946:	d422      	bmi.n	e98e <am_hal_uart_transfer+0x62e>
            ui32ReadData = UARTn(ui32Module)->DR;
    e948:	6811      	ldr	r1, [r2, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    e94a:	f411 6f70 	tst.w	r1, #3840	; 0xf00
    e94e:	f040 80b4 	bne.w	eaba <am_hal_uart_transfer+0x75a>
                pui8Data[i++] = ui32ReadData & 0xFF;
    e952:	f88c 1001 	strb.w	r1, [ip, #1]
        if ( UARTn(ui32Module)->FR_b.RXFE )
    e956:	6991      	ldr	r1, [r2, #24]
    e958:	06c9      	lsls	r1, r1, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    e95a:	f103 0301 	add.w	r3, r3, #1
        if ( UARTn(ui32Module)->FR_b.RXFE )
    e95e:	d416      	bmi.n	e98e <am_hal_uart_transfer+0x62e>
            ui32ReadData = UARTn(ui32Module)->DR;
    e960:	6811      	ldr	r1, [r2, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    e962:	f411 6f70 	tst.w	r1, #3840	; 0xf00
    e966:	f040 80a8 	bne.w	eaba <am_hal_uart_transfer+0x75a>
                pui8Data[i++] = ui32ReadData & 0xFF;
    e96a:	70c1      	strb	r1, [r0, #3]
        if ( UARTn(ui32Module)->FR_b.RXFE )
    e96c:	6991      	ldr	r1, [r2, #24]
    e96e:	06c9      	lsls	r1, r1, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    e970:	f10e 0302 	add.w	r3, lr, #2
        if ( UARTn(ui32Module)->FR_b.RXFE )
    e974:	d40b      	bmi.n	e98e <am_hal_uart_transfer+0x62e>
            ui32ReadData = UARTn(ui32Module)->DR;
    e976:	6811      	ldr	r1, [r2, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    e978:	f411 6f70 	tst.w	r1, #3840	; 0xf00
    e97c:	f040 809d 	bne.w	eaba <am_hal_uart_transfer+0x75a>
                pui8Data[i++] = ui32ReadData & 0xFF;
    e980:	f800 1f04 	strb.w	r1, [r0, #4]!
        if ( UARTn(ui32Module)->FR_b.RXFE )
    e984:	6991      	ldr	r1, [r2, #24]
    e986:	06c9      	lsls	r1, r1, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    e988:	f10e 0303 	add.w	r3, lr, #3
        if ( UARTn(ui32Module)->FR_b.RXFE )
    e98c:	d5cd      	bpl.n	e92a <am_hal_uart_transfer+0x5ca>
        if (ui32RemainingBytes)
    e98e:	1ae4      	subs	r4, r4, r3
        i += ui32BytesRead;
    e990:	441d      	add	r5, r3
        if (ui32RemainingBytes)
    e992:	f43f af45 	beq.w	e820 <am_hal_uart_transfer+0x4c0>
            am_hal_flash_delay(FLASH_CYCLES_US(1));
    e996:	2001      	movs	r0, #1
    e998:	f7fe fe88 	bl	d6ac <am_hal_flash_delay>
            if (ui32TimeoutMs != AM_HAL_UART_WAIT_FOREVER)
    e99c:	f1bb 3fff 	cmp.w	fp, #4294967295
                ui32TimeSpent++;
    e9a0:	bf18      	it	ne
    e9a2:	3601      	addne	r6, #1
    while (ui32RemainingBytes && (ui32TimeSpent < ui32TimeoutMs))
    e9a4:	45b3      	cmp	fp, r6
    e9a6:	f67f af3b 	bls.w	e820 <am_hal_uart_transfer+0x4c0>
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    e9aa:	f8d8 0000 	ldr.w	r0, [r8]
    e9ae:	9a01      	ldr	r2, [sp, #4]
    e9b0:	f020 417e 	bic.w	r1, r0, #4261412864	; 0xfe000000
    e9b4:	4291      	cmp	r1, r2
        ui32Status = read_nonblocking(pHandle, &pui8Data[i],
    e9b6:	eb0a 0905 	add.w	r9, sl, r5
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    e9ba:	f43f af75 	beq.w	e8a8 <am_hal_uart_transfer+0x548>
        return AM_HAL_STATUS_INVALID_HANDLE;
    e9be:	f04f 0b02 	mov.w	fp, #2
    e9c2:	e5e7      	b.n	e594 <am_hal_uart_transfer+0x234>
    AM_CRITICAL_BEGIN
    e9c4:	f7ff f8e8 	bl	db98 <am_hal_interrupt_master_disable>
    e9c8:	f8d8 2024 	ldr.w	r2, [r8, #36]	; 0x24
    e9cc:	9007      	str	r0, [sp, #28]
    e9ce:	f502 2080 	add.w	r0, r2, #262144	; 0x40000
    e9d2:	301c      	adds	r0, #28
    uint32_t i = 0;
    e9d4:	f8cd a00c 	str.w	sl, [sp, #12]
    e9d8:	0303      	lsls	r3, r0, #12
    e9da:	f10d 0c20 	add.w	ip, sp, #32
    e9de:	2200      	movs	r2, #0
    e9e0:	46a2      	mov	sl, r4
        if ( UARTn(ui32Module)->FR_b.RXFE )
    e9e2:	699c      	ldr	r4, [r3, #24]
    e9e4:	06e1      	lsls	r1, r4, #27
    e9e6:	d45a      	bmi.n	ea9e <am_hal_uart_transfer+0x73e>
            ui32ReadData = UARTn(ui32Module)->DR;
    e9e8:	6818      	ldr	r0, [r3, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    e9ea:	f410 6f70 	tst.w	r0, #3840	; 0xf00
    e9ee:	d17a      	bne.n	eae6 <am_hal_uart_transfer+0x786>
                pui8Data[i++] = ui32ReadData & 0xFF;
    e9f0:	46e6      	mov	lr, ip
    e9f2:	3201      	adds	r2, #1
    e9f4:	f80e 0b01 	strb.w	r0, [lr], #1
        if ( UARTn(ui32Module)->FR_b.RXFE )
    e9f8:	6999      	ldr	r1, [r3, #24]
    e9fa:	06cc      	lsls	r4, r1, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    e9fc:	4610      	mov	r0, r2
        if ( UARTn(ui32Module)->FR_b.RXFE )
    e9fe:	d44e      	bmi.n	ea9e <am_hal_uart_transfer+0x73e>
            ui32ReadData = UARTn(ui32Module)->DR;
    ea00:	681c      	ldr	r4, [r3, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    ea02:	f414 6f70 	tst.w	r4, #3840	; 0xf00
    ea06:	d16e      	bne.n	eae6 <am_hal_uart_transfer+0x786>
                pui8Data[i++] = ui32ReadData & 0xFF;
    ea08:	f88e 4000 	strb.w	r4, [lr]
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ea0c:	6999      	ldr	r1, [r3, #24]
    ea0e:	06cc      	lsls	r4, r1, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    ea10:	f102 0201 	add.w	r2, r2, #1
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ea14:	d443      	bmi.n	ea9e <am_hal_uart_transfer+0x73e>
            ui32ReadData = UARTn(ui32Module)->DR;
    ea16:	681a      	ldr	r2, [r3, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    ea18:	f412 6f70 	tst.w	r2, #3840	; 0xf00
    ea1c:	d163      	bne.n	eae6 <am_hal_uart_transfer+0x786>
                pui8Data[i++] = ui32ReadData & 0xFF;
    ea1e:	f88e 2001 	strb.w	r2, [lr, #1]
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ea22:	699c      	ldr	r4, [r3, #24]
    ea24:	06e4      	lsls	r4, r4, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    ea26:	f100 0202 	add.w	r2, r0, #2
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ea2a:	d438      	bmi.n	ea9e <am_hal_uart_transfer+0x73e>
            ui32ReadData = UARTn(ui32Module)->DR;
    ea2c:	6819      	ldr	r1, [r3, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    ea2e:	f411 6f70 	tst.w	r1, #3840	; 0xf00
    ea32:	d158      	bne.n	eae6 <am_hal_uart_transfer+0x786>
                pui8Data[i++] = ui32ReadData & 0xFF;
    ea34:	f88c 1003 	strb.w	r1, [ip, #3]
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ea38:	699c      	ldr	r4, [r3, #24]
    ea3a:	06e4      	lsls	r4, r4, #27
    ea3c:	f10c 0c04 	add.w	ip, ip, #4
                pui8Data[i++] = ui32ReadData & 0xFF;
    ea40:	f100 0203 	add.w	r2, r0, #3
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ea44:	d42b      	bmi.n	ea9e <am_hal_uart_transfer+0x73e>
            ui32ReadData = UARTn(ui32Module)->DR;
    ea46:	681a      	ldr	r2, [r3, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    ea48:	f412 6f70 	tst.w	r2, #3840	; 0xf00
    ea4c:	d14b      	bne.n	eae6 <am_hal_uart_transfer+0x786>
                pui8Data[i++] = ui32ReadData & 0xFF;
    ea4e:	f88c 2000 	strb.w	r2, [ip]
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ea52:	6999      	ldr	r1, [r3, #24]
    ea54:	06cc      	lsls	r4, r1, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    ea56:	f100 0204 	add.w	r2, r0, #4
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ea5a:	d420      	bmi.n	ea9e <am_hal_uart_transfer+0x73e>
            ui32ReadData = UARTn(ui32Module)->DR;
    ea5c:	681c      	ldr	r4, [r3, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    ea5e:	f414 6f70 	tst.w	r4, #3840	; 0xf00
    ea62:	d140      	bne.n	eae6 <am_hal_uart_transfer+0x786>
                pui8Data[i++] = ui32ReadData & 0xFF;
    ea64:	f88e 4004 	strb.w	r4, [lr, #4]
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ea68:	6999      	ldr	r1, [r3, #24]
    ea6a:	06cc      	lsls	r4, r1, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    ea6c:	f100 0205 	add.w	r2, r0, #5
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ea70:	d415      	bmi.n	ea9e <am_hal_uart_transfer+0x73e>
            ui32ReadData = UARTn(ui32Module)->DR;
    ea72:	681a      	ldr	r2, [r3, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    ea74:	f412 6f70 	tst.w	r2, #3840	; 0xf00
    ea78:	d135      	bne.n	eae6 <am_hal_uart_transfer+0x786>
                pui8Data[i++] = ui32ReadData & 0xFF;
    ea7a:	f88e 2005 	strb.w	r2, [lr, #5]
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ea7e:	699c      	ldr	r4, [r3, #24]
    ea80:	06e4      	lsls	r4, r4, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    ea82:	f100 0206 	add.w	r2, r0, #6
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ea86:	d40a      	bmi.n	ea9e <am_hal_uart_transfer+0x73e>
            ui32ReadData = UARTn(ui32Module)->DR;
    ea88:	6819      	ldr	r1, [r3, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    ea8a:	f411 6f70 	tst.w	r1, #3840	; 0xf00
    ea8e:	d12a      	bne.n	eae6 <am_hal_uart_transfer+0x786>
                pui8Data[i++] = ui32ReadData & 0xFF;
    ea90:	1dc2      	adds	r2, r0, #7
    while (i < ui32NumBytes)
    ea92:	2a20      	cmp	r2, #32
                pui8Data[i++] = ui32ReadData & 0xFF;
    ea94:	f88e 1006 	strb.w	r1, [lr, #6]
    ea98:	f10e 0c07 	add.w	ip, lr, #7
    while (i < ui32NumBytes)
    ea9c:	d1a1      	bne.n	e9e2 <am_hal_uart_transfer+0x682>
        if (!am_hal_queue_item_add(&pState->sRxQueue, pui8Data,
    ea9e:	a908      	add	r1, sp, #32
    eaa0:	9802      	ldr	r0, [sp, #8]
    eaa2:	4654      	mov	r4, sl
    eaa4:	f8dd a00c 	ldr.w	sl, [sp, #12]
    eaa8:	f000 f91c 	bl	ece4 <am_hal_queue_item_add>
    eaac:	b958      	cbnz	r0, eac6 <am_hal_uart_transfer+0x766>
            ui32ErrorStatus = AM_HAL_UART_STATUS_RX_QUEUE_FULL;
    eaae:	f8df b1b4 	ldr.w	fp, [pc, #436]	; ec64 <am_hal_uart_transfer+0x904>
    AM_CRITICAL_END
    eab2:	9807      	ldr	r0, [sp, #28]
    eab4:	f7ff f874 	bl	dba0 <am_hal_interrupt_master_set>
    eab8:	e56c      	b.n	e594 <am_hal_uart_transfer+0x234>
    eaba:	441d      	add	r5, r3
                ui32ErrorStatus =  AM_HAL_UART_STATUS_BUS_ERROR;
    eabc:	f04f 6b00 	mov.w	fp, #134217728	; 0x8000000
    eac0:	e568      	b.n	e594 <am_hal_uart_transfer+0x234>
    while (ui32RemainingBytes && (ui32TimeSpent < ui32TimeoutMs))
    eac2:	462e      	mov	r6, r5
    eac4:	e52d      	b.n	e522 <am_hal_uart_transfer+0x1c2>
    AM_CRITICAL_END
    eac6:	9807      	ldr	r0, [sp, #28]
    eac8:	f7ff f86a 	bl	dba0 <am_hal_interrupt_master_set>
                                ui32NumBytes : ui32BufferData);
    eacc:	f8d8 3050 	ldr.w	r3, [r8, #80]	; 0x50
        am_hal_queue_item_get(&pState->sRxQueue, pui8Data, ui32BytesTransferred);
    ead0:	9802      	ldr	r0, [sp, #8]
                                ui32NumBytes : ui32BufferData);
    ead2:	42a3      	cmp	r3, r4
    ead4:	bf28      	it	cs
    ead6:	4623      	movcs	r3, r4
        am_hal_queue_item_get(&pState->sRxQueue, pui8Data, ui32BytesTransferred);
    ead8:	461a      	mov	r2, r3
    eada:	4649      	mov	r1, r9
    eadc:	9303      	str	r3, [sp, #12]
    eade:	f000 fa05 	bl	eeec <am_hal_queue_item_get>
    eae2:	9b03      	ldr	r3, [sp, #12]
    eae4:	e753      	b.n	e98e <am_hal_uart_transfer+0x62e>
                ui32ErrorStatus =  AM_HAL_UART_STATUS_BUS_ERROR;
    eae6:	f04f 6b00 	mov.w	fp, #134217728	; 0x8000000
    eaea:	e7e2      	b.n	eab2 <am_hal_uart_transfer+0x752>
    eaec:	f04f 6b00 	mov.w	fp, #134217728	; 0x8000000
    eaf0:	e550      	b.n	e594 <am_hal_uart_transfer+0x234>
        ui32BufferSpace = am_hal_queue_space_left(&pState->sTxQueue);
    eaf2:	f8d8 1034 	ldr.w	r1, [r8, #52]	; 0x34
    eaf6:	f8d8 2038 	ldr.w	r2, [r8, #56]	; 0x38
    eafa:	1a52      	subs	r2, r2, r1
                                 ui32NumBytes : ui32BufferSpace);
    eafc:	42aa      	cmp	r2, r5
        am_hal_queue_item_add(&pState->sTxQueue, pui8Data, ui32BytesTransferred);
    eafe:	f108 092c 	add.w	r9, r8, #44	; 0x2c
                                 ui32NumBytes : ui32BufferSpace);
    eb02:	bf28      	it	cs
    eb04:	462a      	movcs	r2, r5
        am_hal_queue_item_add(&pState->sTxQueue, pui8Data, ui32BytesTransferred);
    eb06:	9901      	ldr	r1, [sp, #4]
    eb08:	4648      	mov	r0, r9
                                 ui32NumBytes : ui32BufferSpace);
    eb0a:	4614      	mov	r4, r2
        am_hal_queue_item_add(&pState->sTxQueue, pui8Data, ui32BytesTransferred);
    eb0c:	f000 f8ea 	bl	ece4 <am_hal_queue_item_add>
    uint32_t ui32Module = pState->ui32Module;
    eb10:	f8d8 6024 	ldr.w	r6, [r8, #36]	; 0x24
    AM_CRITICAL_BEGIN
    eb14:	f7ff f840 	bl	db98 <am_hal_interrupt_master_disable>
    eb18:	f506 2380 	add.w	r3, r6, #262144	; 0x40000
    eb1c:	331c      	adds	r3, #28
    eb1e:	031d      	lsls	r5, r3, #12
    eb20:	9005      	str	r0, [sp, #20]
    eb22:	e00e      	b.n	eb42 <am_hal_uart_transfer+0x7e2>
        if (am_hal_queue_item_get(&pState->sTxQueue, &pui8Data, 1))
    eb24:	f000 f9e2 	bl	eeec <am_hal_queue_item_get>
    eb28:	b190      	cbz	r0, eb50 <am_hal_uart_transfer+0x7f0>
        if ( UARTn(ui32Module)->FR_b.TXFF )
    eb2a:	f8d8 0024 	ldr.w	r0, [r8, #36]	; 0x24
    eb2e:	f500 2280 	add.w	r2, r0, #262144	; 0x40000
    eb32:	321c      	adds	r2, #28
    eb34:	0311      	lsls	r1, r2, #12
    eb36:	698e      	ldr	r6, [r1, #24]
    eb38:	06b3      	lsls	r3, r6, #26
            UARTn(ui32Module)->DR = pui8Data[i++];
    eb3a:	bf5c      	itt	pl
    eb3c:	f89d 3020 	ldrbpl.w	r3, [sp, #32]
    eb40:	600b      	strpl	r3, [r1, #0]
    while ( !UARTn(ui32Module)->FR_b.TXFF )
    eb42:	69af      	ldr	r7, [r5, #24]
    eb44:	06bf      	lsls	r7, r7, #26
        if (am_hal_queue_item_get(&pState->sTxQueue, &pui8Data, 1))
    eb46:	f04f 0201 	mov.w	r2, #1
    eb4a:	a908      	add	r1, sp, #32
    eb4c:	4648      	mov	r0, r9
    while ( !UARTn(ui32Module)->FR_b.TXFF )
    eb4e:	d5e9      	bpl.n	eb24 <am_hal_uart_transfer+0x7c4>
    AM_CRITICAL_END
    eb50:	9805      	ldr	r0, [sp, #20]
    eb52:	f7ff f825 	bl	dba0 <am_hal_interrupt_master_set>
    eb56:	e5d1      	b.n	e6fc <am_hal_uart_transfer+0x39c>
    AM_CRITICAL_BEGIN
    eb58:	f7ff f81e 	bl	db98 <am_hal_interrupt_master_disable>
    eb5c:	f8d8 1024 	ldr.w	r1, [r8, #36]	; 0x24
    eb60:	9006      	str	r0, [sp, #24]
    eb62:	f501 2080 	add.w	r0, r1, #262144	; 0x40000
    eb66:	301c      	adds	r0, #28
    eb68:	0301      	lsls	r1, r0, #12
    eb6a:	ab08      	add	r3, sp, #32
    uint32_t i = 0;
    eb6c:	2200      	movs	r2, #0
        if ( UARTn(ui32Module)->FR_b.RXFE )
    eb6e:	698e      	ldr	r6, [r1, #24]
    eb70:	06f0      	lsls	r0, r6, #27
    eb72:	d455      	bmi.n	ec20 <am_hal_uart_transfer+0x8c0>
            ui32ReadData = UARTn(ui32Module)->DR;
    eb74:	680d      	ldr	r5, [r1, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    eb76:	f415 6f70 	tst.w	r5, #3840	; 0xf00
    eb7a:	d16f      	bne.n	ec5c <am_hal_uart_transfer+0x8fc>
                pui8Data[i++] = ui32ReadData & 0xFF;
    eb7c:	4618      	mov	r0, r3
    eb7e:	3201      	adds	r2, #1
    eb80:	f800 5b01 	strb.w	r5, [r0], #1
        if ( UARTn(ui32Module)->FR_b.RXFE )
    eb84:	698e      	ldr	r6, [r1, #24]
    eb86:	06f6      	lsls	r6, r6, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    eb88:	4615      	mov	r5, r2
        if ( UARTn(ui32Module)->FR_b.RXFE )
    eb8a:	d449      	bmi.n	ec20 <am_hal_uart_transfer+0x8c0>
            ui32ReadData = UARTn(ui32Module)->DR;
    eb8c:	680e      	ldr	r6, [r1, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    eb8e:	f416 6f70 	tst.w	r6, #3840	; 0xf00
    eb92:	d163      	bne.n	ec5c <am_hal_uart_transfer+0x8fc>
                pui8Data[i++] = ui32ReadData & 0xFF;
    eb94:	7006      	strb	r6, [r0, #0]
        if ( UARTn(ui32Module)->FR_b.RXFE )
    eb96:	698e      	ldr	r6, [r1, #24]
    eb98:	06f6      	lsls	r6, r6, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    eb9a:	f102 0201 	add.w	r2, r2, #1
        if ( UARTn(ui32Module)->FR_b.RXFE )
    eb9e:	d43f      	bmi.n	ec20 <am_hal_uart_transfer+0x8c0>
            ui32ReadData = UARTn(ui32Module)->DR;
    eba0:	680a      	ldr	r2, [r1, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    eba2:	f412 6f70 	tst.w	r2, #3840	; 0xf00
    eba6:	d159      	bne.n	ec5c <am_hal_uart_transfer+0x8fc>
                pui8Data[i++] = ui32ReadData & 0xFF;
    eba8:	7042      	strb	r2, [r0, #1]
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ebaa:	f8d1 e018 	ldr.w	lr, [r1, #24]
    ebae:	f01e 0f10 	tst.w	lr, #16
                pui8Data[i++] = ui32ReadData & 0xFF;
    ebb2:	f105 0202 	add.w	r2, r5, #2
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ebb6:	d133      	bne.n	ec20 <am_hal_uart_transfer+0x8c0>
            ui32ReadData = UARTn(ui32Module)->DR;
    ebb8:	680e      	ldr	r6, [r1, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    ebba:	f416 6f70 	tst.w	r6, #3840	; 0xf00
    ebbe:	d14d      	bne.n	ec5c <am_hal_uart_transfer+0x8fc>
                pui8Data[i++] = ui32ReadData & 0xFF;
    ebc0:	70de      	strb	r6, [r3, #3]
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ebc2:	698e      	ldr	r6, [r1, #24]
    ebc4:	06f6      	lsls	r6, r6, #27
    ebc6:	f103 0304 	add.w	r3, r3, #4
                pui8Data[i++] = ui32ReadData & 0xFF;
    ebca:	f105 0203 	add.w	r2, r5, #3
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ebce:	d427      	bmi.n	ec20 <am_hal_uart_transfer+0x8c0>
            ui32ReadData = UARTn(ui32Module)->DR;
    ebd0:	680a      	ldr	r2, [r1, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    ebd2:	f412 6f70 	tst.w	r2, #3840	; 0xf00
    ebd6:	d141      	bne.n	ec5c <am_hal_uart_transfer+0x8fc>
                pui8Data[i++] = ui32ReadData & 0xFF;
    ebd8:	701a      	strb	r2, [r3, #0]
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ebda:	698b      	ldr	r3, [r1, #24]
    ebdc:	06db      	lsls	r3, r3, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    ebde:	f105 0204 	add.w	r2, r5, #4
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ebe2:	d41d      	bmi.n	ec20 <am_hal_uart_transfer+0x8c0>
            ui32ReadData = UARTn(ui32Module)->DR;
    ebe4:	680e      	ldr	r6, [r1, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    ebe6:	f416 6f70 	tst.w	r6, #3840	; 0xf00
    ebea:	d137      	bne.n	ec5c <am_hal_uart_transfer+0x8fc>
                pui8Data[i++] = ui32ReadData & 0xFF;
    ebec:	7106      	strb	r6, [r0, #4]
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ebee:	698b      	ldr	r3, [r1, #24]
    ebf0:	06de      	lsls	r6, r3, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    ebf2:	f105 0205 	add.w	r2, r5, #5
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ebf6:	d413      	bmi.n	ec20 <am_hal_uart_transfer+0x8c0>
            ui32ReadData = UARTn(ui32Module)->DR;
    ebf8:	680a      	ldr	r2, [r1, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    ebfa:	f412 6f70 	tst.w	r2, #3840	; 0xf00
    ebfe:	d12d      	bne.n	ec5c <am_hal_uart_transfer+0x8fc>
                pui8Data[i++] = ui32ReadData & 0xFF;
    ec00:	7142      	strb	r2, [r0, #5]
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ec02:	698e      	ldr	r6, [r1, #24]
    ec04:	06f3      	lsls	r3, r6, #27
                pui8Data[i++] = ui32ReadData & 0xFF;
    ec06:	f105 0206 	add.w	r2, r5, #6
        if ( UARTn(ui32Module)->FR_b.RXFE )
    ec0a:	d409      	bmi.n	ec20 <am_hal_uart_transfer+0x8c0>
            ui32ReadData = UARTn(ui32Module)->DR;
    ec0c:	680b      	ldr	r3, [r1, #0]
            if (ui32ReadData & (_VAL2FLD(UART0_DR_OEDATA, UART0_DR_OEDATA_ERR) |
    ec0e:	f413 6f70 	tst.w	r3, #3840	; 0xf00
    ec12:	d123      	bne.n	ec5c <am_hal_uart_transfer+0x8fc>
                pui8Data[i++] = ui32ReadData & 0xFF;
    ec14:	1dea      	adds	r2, r5, #7
    while (i < ui32NumBytes)
    ec16:	2a20      	cmp	r2, #32
                pui8Data[i++] = ui32ReadData & 0xFF;
    ec18:	7183      	strb	r3, [r0, #6]
    ec1a:	f100 0307 	add.w	r3, r0, #7
    while (i < ui32NumBytes)
    ec1e:	d1a6      	bne.n	eb6e <am_hal_uart_transfer+0x80e>
        if (!am_hal_queue_item_add(&pState->sRxQueue, pui8Data,
    ec20:	f108 0a48 	add.w	sl, r8, #72	; 0x48
    ec24:	a908      	add	r1, sp, #32
    ec26:	4650      	mov	r0, sl
    ec28:	f000 f85c 	bl	ece4 <am_hal_queue_item_add>
    ec2c:	b930      	cbnz	r0, ec3c <am_hal_uart_transfer+0x8dc>
            ui32ErrorStatus = AM_HAL_UART_STATUS_RX_QUEUE_FULL;
    ec2e:	f8df b034 	ldr.w	fp, [pc, #52]	; ec64 <am_hal_uart_transfer+0x904>
    AM_CRITICAL_END
    ec32:	9806      	ldr	r0, [sp, #24]
    ec34:	f7fe ffb4 	bl	dba0 <am_hal_interrupt_master_set>
    ec38:	f7ff bb9e 	b.w	e378 <am_hal_uart_transfer+0x18>
    ec3c:	9806      	ldr	r0, [sp, #24]
    ec3e:	f7fe ffaf 	bl	dba0 <am_hal_interrupt_master_set>
                                ui32NumBytes : ui32BufferData);
    ec42:	f8d8 5050 	ldr.w	r5, [r8, #80]	; 0x50
    ec46:	42a5      	cmp	r5, r4
    ec48:	bf28      	it	cs
    ec4a:	4625      	movcs	r5, r4
        am_hal_queue_item_get(&pState->sRxQueue, pui8Data, ui32BytesTransferred);
    ec4c:	4649      	mov	r1, r9
    ec4e:	4650      	mov	r0, sl
    ec50:	462a      	mov	r2, r5
    ec52:	f000 f94b 	bl	eeec <am_hal_queue_item_get>
    ec56:	e49d      	b.n	e594 <am_hal_uart_transfer+0x234>
    uint32_t i = 0;
    ec58:	4605      	mov	r5, r0
    ec5a:	e49b      	b.n	e594 <am_hal_uart_transfer+0x234>
                ui32ErrorStatus =  AM_HAL_UART_STATUS_BUS_ERROR;
    ec5c:	f04f 6b00 	mov.w	fp, #134217728	; 0x8000000
    ec60:	e7e7      	b.n	ec32 <am_hal_uart_transfer+0x8d2>
    ec62:	bf00      	nop
    ec64:	08000001 	.word	0x08000001

0000ec68 <am_hal_uart_tx_flush>:
    if (pState->bEnableTxQueue)
    ec68:	f890 3028 	ldrb.w	r3, [r0, #40]	; 0x28
{
    ec6c:	b570      	push	{r4, r5, r6, lr}
    ec6e:	4604      	mov	r4, r0
    uint32_t ui32Module = pState->ui32Module;
    ec70:	6a45      	ldr	r5, [r0, #36]	; 0x24
    if (pState->bEnableTxQueue)
    ec72:	b183      	cbz	r3, ec96 <am_hal_uart_tx_flush+0x2e>
        while (am_hal_queue_data_left(&(pState->sTxQueue)))
    ec74:	6b40      	ldr	r0, [r0, #52]	; 0x34
    ec76:	b170      	cbz	r0, ec96 <am_hal_uart_tx_flush+0x2e>
            ONE_BYTE_DELAY(pState);
    ec78:	4e13      	ldr	r6, [pc, #76]	; (ecc8 <am_hal_uart_tx_flush+0x60>)
    ec7a:	6e21      	ldr	r1, [r4, #96]	; 0x60
    ec7c:	fbb6 f2f1 	udiv	r2, r6, r1
    ec80:	2a02      	cmp	r2, #2
    ec82:	ea4f 1002 	mov.w	r0, r2, lsl #4
    ec86:	bf8c      	ite	hi
    ec88:	3829      	subhi	r0, #41	; 0x29
    ec8a:	2001      	movls	r0, #1
    ec8c:	f7fe fd0e 	bl	d6ac <am_hal_flash_delay>
        while (am_hal_queue_data_left(&(pState->sTxQueue)))
    ec90:	6b63      	ldr	r3, [r4, #52]	; 0x34
    ec92:	2b00      	cmp	r3, #0
    ec94:	d1f1      	bne.n	ec7a <am_hal_uart_tx_flush+0x12>
    while ( UARTn(ui32Module)->FR_b.BUSY )
    ec96:	f505 2580 	add.w	r5, r5, #262144	; 0x40000
    ec9a:	351c      	adds	r5, #28
    ec9c:	032d      	lsls	r5, r5, #12
    ec9e:	69a8      	ldr	r0, [r5, #24]
    eca0:	0702      	lsls	r2, r0, #28
    eca2:	d50e      	bpl.n	ecc2 <am_hal_uart_tx_flush+0x5a>
        ONE_BYTE_DELAY(pState);
    eca4:	4e08      	ldr	r6, [pc, #32]	; (ecc8 <am_hal_uart_tx_flush+0x60>)
    eca6:	6e21      	ldr	r1, [r4, #96]	; 0x60
    eca8:	fbb6 f2f1 	udiv	r2, r6, r1
    ecac:	2a02      	cmp	r2, #2
    ecae:	ea4f 1002 	mov.w	r0, r2, lsl #4
    ecb2:	bf8c      	ite	hi
    ecb4:	3829      	subhi	r0, #41	; 0x29
    ecb6:	2001      	movls	r0, #1
    ecb8:	f7fe fcf8 	bl	d6ac <am_hal_flash_delay>
    while ( UARTn(ui32Module)->FR_b.BUSY )
    ecbc:	69ab      	ldr	r3, [r5, #24]
    ecbe:	071b      	lsls	r3, r3, #28
    ecc0:	d4f1      	bmi.n	eca6 <am_hal_uart_tx_flush+0x3e>
} // am_hal_uart_tx_flush()
    ecc2:	2000      	movs	r0, #0
    ecc4:	bd70      	pop	{r4, r5, r6, pc}
    ecc6:	bf00      	nop
    ecc8:	00b71b00 	.word	0x00b71b00

0000eccc <am_hal_queue_init>:
//
//*****************************************************************************
void
am_hal_queue_init(am_hal_queue_t *psQueue, void *pvData, uint32_t ui32ItemSize,
                  uint32_t ui32ArraySize)
{
    eccc:	b410      	push	{r4}
    psQueue->ui32WriteIndex = 0;
    ecce:	2400      	movs	r4, #0
    ecd0:	6004      	str	r4, [r0, #0]
    psQueue->ui32ReadIndex = 0;
    ecd2:	6044      	str	r4, [r0, #4]
    psQueue->ui32Length = 0;
    ecd4:	6084      	str	r4, [r0, #8]
    psQueue->ui32Capacity = ui32ArraySize;
    ecd6:	60c3      	str	r3, [r0, #12]
    psQueue->ui32ItemSize = ui32ItemSize;
    ecd8:	6102      	str	r2, [r0, #16]
    psQueue->pui8Data = (uint8_t *) pvData;
    ecda:	6141      	str	r1, [r0, #20]
}
    ecdc:	f85d 4b04 	ldr.w	r4, [sp], #4
    ece0:	4770      	bx	lr
    ece2:	bf00      	nop

0000ece4 <am_hal_queue_item_add>:
//! didn't have enough space.
//
//*****************************************************************************
bool
am_hal_queue_item_add(am_hal_queue_t *psQueue, const void *pvSource, uint32_t ui32NumItems)
{
    ece4:	b5f0      	push	{r4, r5, r6, r7, lr}
    ece6:	4604      	mov	r4, r0
    uint8_t *pui8Source;
    uint32_t ui32Bytes = ui32NumItems * psQueue->ui32ItemSize;
    ece8:	6905      	ldr	r5, [r0, #16]
{
    ecea:	b083      	sub	sp, #12
    uint32_t ui32Bytes = ui32NumItems * psQueue->ui32ItemSize;
    ecec:	fb05 f502 	mul.w	r5, r5, r2
{
    ecf0:	460f      	mov	r7, r1
    bool bSuccess = false;

    pui8Source = (uint8_t *) pvSource;

    AM_CRITICAL_BEGIN
    ecf2:	f7fe ff51 	bl	db98 <am_hal_interrupt_master_disable>

    //
    // Check to make sure that the buffer isn't already full
    //
    if ( am_hal_queue_space_left(psQueue) >= ui32Bytes )
    ecf6:	68e3      	ldr	r3, [r4, #12]
    ecf8:	68a2      	ldr	r2, [r4, #8]
    AM_CRITICAL_BEGIN
    ecfa:	9001      	str	r0, [sp, #4]
    if ( am_hal_queue_space_left(psQueue) >= ui32Bytes )
    ecfc:	1a99      	subs	r1, r3, r2
    ecfe:	428d      	cmp	r5, r1
    ed00:	f200 8081 	bhi.w	ee06 <am_hal_queue_item_add+0x122>
    {
        //
        // Loop over the bytes in the source array.
        //
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    ed04:	2d00      	cmp	r5, #0
    ed06:	d075      	beq.n	edf4 <am_hal_queue_item_add+0x110>
    ed08:	6826      	ldr	r6, [r4, #0]
    ed0a:	2f00      	cmp	r7, #0
    ed0c:	d07d      	beq.n	ee0a <am_hal_queue_item_add+0x126>
            // Write the value to the buffer, but only if the source pointer is
            // valid.
            //
            if (pvSource)
            {
                psQueue->pui8Data[psQueue->ui32WriteIndex] = pui8Source[i];
    ed0e:	4638      	mov	r0, r7
    ed10:	6963      	ldr	r3, [r4, #20]
    ed12:	f810 2b01 	ldrb.w	r2, [r0], #1
    ed16:	559a      	strb	r2, [r3, r6]
            }

            //
            // Advance the write index, making sure to wrap if necessary.
            //
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    ed18:	6821      	ldr	r1, [r4, #0]
    ed1a:	f8d4 e00c 	ldr.w	lr, [r4, #12]
    ed1e:	1c4a      	adds	r2, r1, #1
    ed20:	197e      	adds	r6, r7, r5
    ed22:	43ff      	mvns	r7, r7
    ed24:	fbb2 fcfe 	udiv	ip, r2, lr
    ed28:	4437      	add	r7, r6
    ed2a:	fb0e 231c 	mls	r3, lr, ip, r2
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    ed2e:	42b0      	cmp	r0, r6
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    ed30:	6023      	str	r3, [r4, #0]
    ed32:	f007 0103 	and.w	r1, r7, #3
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    ed36:	d05c      	beq.n	edf2 <am_hal_queue_item_add+0x10e>
    ed38:	b349      	cbz	r1, ed8e <am_hal_queue_item_add+0xaa>
    ed3a:	2901      	cmp	r1, #1
    ed3c:	d019      	beq.n	ed72 <am_hal_queue_item_add+0x8e>
    ed3e:	2902      	cmp	r1, #2
    ed40:	d00b      	beq.n	ed5a <am_hal_queue_item_add+0x76>
                psQueue->pui8Data[psQueue->ui32WriteIndex] = pui8Source[i];
    ed42:	6962      	ldr	r2, [r4, #20]
    ed44:	f810 7b01 	ldrb.w	r7, [r0], #1
    ed48:	54d7      	strb	r7, [r2, r3]
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    ed4a:	6823      	ldr	r3, [r4, #0]
    ed4c:	68e1      	ldr	r1, [r4, #12]
    ed4e:	1c5a      	adds	r2, r3, #1
    ed50:	fbb2 f7f1 	udiv	r7, r2, r1
    ed54:	fb01 2317 	mls	r3, r1, r7, r2
    ed58:	6023      	str	r3, [r4, #0]
                psQueue->pui8Data[psQueue->ui32WriteIndex] = pui8Source[i];
    ed5a:	6962      	ldr	r2, [r4, #20]
    ed5c:	f810 1b01 	ldrb.w	r1, [r0], #1
    ed60:	54d1      	strb	r1, [r2, r3]
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    ed62:	6823      	ldr	r3, [r4, #0]
    ed64:	68e7      	ldr	r7, [r4, #12]
    ed66:	1c5a      	adds	r2, r3, #1
    ed68:	fbb2 f1f7 	udiv	r1, r2, r7
    ed6c:	fb07 2311 	mls	r3, r7, r1, r2
    ed70:	6023      	str	r3, [r4, #0]
                psQueue->pui8Data[psQueue->ui32WriteIndex] = pui8Source[i];
    ed72:	6967      	ldr	r7, [r4, #20]
    ed74:	f810 2b01 	ldrb.w	r2, [r0], #1
    ed78:	54fa      	strb	r2, [r7, r3]
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    ed7a:	6823      	ldr	r3, [r4, #0]
    ed7c:	68e1      	ldr	r1, [r4, #12]
    ed7e:	1c5f      	adds	r7, r3, #1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    ed80:	42b0      	cmp	r0, r6
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    ed82:	fbb7 f2f1 	udiv	r2, r7, r1
    ed86:	fb01 7312 	mls	r3, r1, r2, r7
    ed8a:	6023      	str	r3, [r4, #0]
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    ed8c:	d031      	beq.n	edf2 <am_hal_queue_item_add+0x10e>
                psQueue->pui8Data[psQueue->ui32WriteIndex] = pui8Source[i];
    ed8e:	4686      	mov	lr, r0
    ed90:	6967      	ldr	r7, [r4, #20]
    ed92:	f81e 1b01 	ldrb.w	r1, [lr], #1
    ed96:	54f9      	strb	r1, [r7, r3]
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    ed98:	6823      	ldr	r3, [r4, #0]
    ed9a:	68e2      	ldr	r2, [r4, #12]
    ed9c:	1c5f      	adds	r7, r3, #1
    ed9e:	fbb7 f1f2 	udiv	r1, r7, r2
    eda2:	fb02 7311 	mls	r3, r2, r1, r7
    eda6:	6023      	str	r3, [r4, #0]
                psQueue->pui8Data[psQueue->ui32WriteIndex] = pui8Source[i];
    eda8:	6962      	ldr	r2, [r4, #20]
    edaa:	7847      	ldrb	r7, [r0, #1]
    edac:	54d7      	strb	r7, [r2, r3]
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    edae:	6823      	ldr	r3, [r4, #0]
    edb0:	68e1      	ldr	r1, [r4, #12]
    edb2:	1c5f      	adds	r7, r3, #1
    edb4:	fbb7 f2f1 	udiv	r2, r7, r1
    edb8:	fb01 7312 	mls	r3, r1, r2, r7
    edbc:	6023      	str	r3, [r4, #0]
                psQueue->pui8Data[psQueue->ui32WriteIndex] = pui8Source[i];
    edbe:	6961      	ldr	r1, [r4, #20]
    edc0:	f89e 7001 	ldrb.w	r7, [lr, #1]
    edc4:	54cf      	strb	r7, [r1, r3]
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    edc6:	6822      	ldr	r2, [r4, #0]
    edc8:	68e7      	ldr	r7, [r4, #12]
                psQueue->pui8Data[psQueue->ui32WriteIndex] = pui8Source[i];
    edca:	6961      	ldr	r1, [r4, #20]
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    edcc:	3201      	adds	r2, #1
    edce:	fbb2 fcf7 	udiv	ip, r2, r7
    edd2:	fb07 231c 	mls	r3, r7, ip, r2
    edd6:	6023      	str	r3, [r4, #0]
                psQueue->pui8Data[psQueue->ui32WriteIndex] = pui8Source[i];
    edd8:	78c7      	ldrb	r7, [r0, #3]
    edda:	54cf      	strb	r7, [r1, r3]
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    eddc:	6822      	ldr	r2, [r4, #0]
    edde:	68e1      	ldr	r1, [r4, #12]
    ede0:	1c57      	adds	r7, r2, #1
    ede2:	3004      	adds	r0, #4
    ede4:	fbb7 f2f1 	udiv	r2, r7, r1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    ede8:	42b0      	cmp	r0, r6
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    edea:	fb01 7312 	mls	r3, r1, r2, r7
    edee:	6023      	str	r3, [r4, #0]
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    edf0:	d1cd      	bne.n	ed8e <am_hal_queue_item_add+0xaa>
    edf2:	68a2      	ldr	r2, [r4, #8]
        }

        //
        // Update the length value appropriately.
        //
        psQueue->ui32Length += ui32Bytes;
    edf4:	442a      	add	r2, r5
    edf6:	60a2      	str	r2, [r4, #8]

        //
        // Report a success.
        //
        bSuccess = true;
    edf8:	2401      	movs	r4, #1
        // failure.
        //
        bSuccess = false;
    }

    AM_CRITICAL_END
    edfa:	9801      	ldr	r0, [sp, #4]
    edfc:	f7fe fed0 	bl	dba0 <am_hal_interrupt_master_set>

    return bSuccess;
}
    ee00:	4620      	mov	r0, r4
    ee02:	b003      	add	sp, #12
    ee04:	bdf0      	pop	{r4, r5, r6, r7, pc}
        bSuccess = false;
    ee06:	2400      	movs	r4, #0
    ee08:	e7f7      	b.n	edfa <am_hal_queue_item_add+0x116>
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    ee0a:	1c70      	adds	r0, r6, #1
    ee0c:	fbb0 fef3 	udiv	lr, r0, r3
    ee10:	fb03 011e 	mls	r1, r3, lr, r0
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    ee14:	2001      	movs	r0, #1
    ee16:	1e6e      	subs	r6, r5, #1
    ee18:	4285      	cmp	r5, r0
    ee1a:	f006 0707 	and.w	r7, r6, #7
    ee1e:	d063      	beq.n	eee8 <am_hal_queue_item_add+0x204>
    ee20:	b3bf      	cbz	r7, ee92 <am_hal_queue_item_add+0x1ae>
    ee22:	2f01      	cmp	r7, #1
    ee24:	d02d      	beq.n	ee82 <am_hal_queue_item_add+0x19e>
    ee26:	2f02      	cmp	r7, #2
    ee28:	d025      	beq.n	ee76 <am_hal_queue_item_add+0x192>
    ee2a:	2f03      	cmp	r7, #3
    ee2c:	d01d      	beq.n	ee6a <am_hal_queue_item_add+0x186>
    ee2e:	2f04      	cmp	r7, #4
    ee30:	d015      	beq.n	ee5e <am_hal_queue_item_add+0x17a>
    ee32:	2f05      	cmp	r7, #5
    ee34:	d00d      	beq.n	ee52 <am_hal_queue_item_add+0x16e>
    ee36:	2f06      	cmp	r7, #6
    ee38:	d005      	beq.n	ee46 <am_hal_queue_item_add+0x162>
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    ee3a:	3101      	adds	r1, #1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    ee3c:	2002      	movs	r0, #2
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    ee3e:	fbb1 fcf3 	udiv	ip, r1, r3
    ee42:	fb03 111c 	mls	r1, r3, ip, r1
    ee46:	3101      	adds	r1, #1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    ee48:	3001      	adds	r0, #1
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    ee4a:	fbb1 f6f3 	udiv	r6, r1, r3
    ee4e:	fb03 1116 	mls	r1, r3, r6, r1
    ee52:	3101      	adds	r1, #1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    ee54:	3001      	adds	r0, #1
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    ee56:	fbb1 f7f3 	udiv	r7, r1, r3
    ee5a:	fb03 1117 	mls	r1, r3, r7, r1
    ee5e:	3101      	adds	r1, #1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    ee60:	3001      	adds	r0, #1
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    ee62:	fbb1 fef3 	udiv	lr, r1, r3
    ee66:	fb03 111e 	mls	r1, r3, lr, r1
    ee6a:	3101      	adds	r1, #1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    ee6c:	3001      	adds	r0, #1
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    ee6e:	fbb1 fcf3 	udiv	ip, r1, r3
    ee72:	fb03 111c 	mls	r1, r3, ip, r1
    ee76:	3101      	adds	r1, #1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    ee78:	3001      	adds	r0, #1
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    ee7a:	fbb1 f6f3 	udiv	r6, r1, r3
    ee7e:	fb03 1116 	mls	r1, r3, r6, r1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    ee82:	3001      	adds	r0, #1
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    ee84:	3101      	adds	r1, #1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    ee86:	4285      	cmp	r5, r0
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    ee88:	fbb1 f7f3 	udiv	r7, r1, r3
    ee8c:	fb03 1117 	mls	r1, r3, r7, r1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    ee90:	d02a      	beq.n	eee8 <am_hal_queue_item_add+0x204>
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    ee92:	3101      	adds	r1, #1
    ee94:	fbb1 fef3 	udiv	lr, r1, r3
    ee98:	fb03 161e 	mls	r6, r3, lr, r1
    ee9c:	1c77      	adds	r7, r6, #1
    ee9e:	fbb7 fcf3 	udiv	ip, r7, r3
    eea2:	fb03 711c 	mls	r1, r3, ip, r7
    eea6:	1c4e      	adds	r6, r1, #1
    eea8:	fbb6 f7f3 	udiv	r7, r6, r3
    eeac:	fb03 6117 	mls	r1, r3, r7, r6
    eeb0:	1c4e      	adds	r6, r1, #1
    eeb2:	fbb6 f7f3 	udiv	r7, r6, r3
    eeb6:	fb03 6117 	mls	r1, r3, r7, r6
    eeba:	1c4e      	adds	r6, r1, #1
    eebc:	fbb6 f7f3 	udiv	r7, r6, r3
    eec0:	fb03 6117 	mls	r1, r3, r7, r6
    eec4:	1c4e      	adds	r6, r1, #1
    eec6:	fbb6 f7f3 	udiv	r7, r6, r3
    eeca:	fb03 6117 	mls	r1, r3, r7, r6
    eece:	1c4e      	adds	r6, r1, #1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    eed0:	3008      	adds	r0, #8
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    eed2:	fbb6 f7f3 	udiv	r7, r6, r3
    eed6:	fb03 6117 	mls	r1, r3, r7, r6
    eeda:	1c4e      	adds	r6, r1, #1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    eedc:	4285      	cmp	r5, r0
            psQueue->ui32WriteIndex = ((psQueue->ui32WriteIndex + 1) %
    eede:	fbb6 f7f3 	udiv	r7, r6, r3
    eee2:	fb03 6117 	mls	r1, r3, r7, r6
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    eee6:	d1d4      	bne.n	ee92 <am_hal_queue_item_add+0x1ae>
    eee8:	6021      	str	r1, [r4, #0]
    eeea:	e783      	b.n	edf4 <am_hal_queue_item_add+0x110>

0000eeec <am_hal_queue_item_get>:
//! queue, or false if the queue didn't have that many items to pull.
//
//*****************************************************************************
bool
am_hal_queue_item_get(am_hal_queue_t *psQueue, void *pvDest, uint32_t ui32NumItems)
{
    eeec:	b5f0      	push	{r4, r5, r6, r7, lr}
    eeee:	4604      	mov	r4, r0
    uint8_t *pui8Dest;
    uint32_t ui32Bytes = ui32NumItems * psQueue->ui32ItemSize;
    eef0:	6905      	ldr	r5, [r0, #16]
{
    eef2:	b083      	sub	sp, #12
    uint32_t ui32Bytes = ui32NumItems * psQueue->ui32ItemSize;
    eef4:	fb05 f502 	mul.w	r5, r5, r2
{
    eef8:	460e      	mov	r6, r1
    bool bSuccess = false;

    pui8Dest = (uint8_t *) pvDest;

    AM_CRITICAL_BEGIN
    eefa:	f7fe fe4d 	bl	db98 <am_hal_interrupt_master_disable>

    //
    // Check to make sure that the buffer isn't empty
    //
    if ( am_hal_queue_data_left(psQueue) >= ui32Bytes )
    eefe:	68a7      	ldr	r7, [r4, #8]
    AM_CRITICAL_BEGIN
    ef00:	9001      	str	r0, [sp, #4]
    if ( am_hal_queue_data_left(psQueue) >= ui32Bytes )
    ef02:	42bd      	cmp	r5, r7
    ef04:	f200 8083 	bhi.w	f00e <am_hal_queue_item_get+0x122>
    {
        //
        // Loop over the bytes in the destination array.
        //
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    ef08:	2d00      	cmp	r5, #0
    ef0a:	d077      	beq.n	effc <am_hal_queue_item_get+0x110>
    ef0c:	6863      	ldr	r3, [r4, #4]
    ef0e:	2e00      	cmp	r6, #0
    ef10:	d07f      	beq.n	f012 <am_hal_queue_item_get+0x126>
            // Grab the next value from the buffer, but only if the
            // destination pointer is valid.
            //
            if (pvDest)
            {
                pui8Dest[i] = psQueue->pui8Data[psQueue->ui32ReadIndex];
    ef12:	6962      	ldr	r2, [r4, #20]
    ef14:	4630      	mov	r0, r6
    ef16:	5cd1      	ldrb	r1, [r2, r3]
    ef18:	f800 1b01 	strb.w	r1, [r0], #1
            }

            //
            // Advance the read index, wrapping if needed.
            //
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    ef1c:	6863      	ldr	r3, [r4, #4]
    ef1e:	68e7      	ldr	r7, [r4, #12]
    ef20:	1c5a      	adds	r2, r3, #1
    ef22:	1971      	adds	r1, r6, r5
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    ef24:	4281      	cmp	r1, r0
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    ef26:	fbb2 f6f7 	udiv	r6, r2, r7
    ef2a:	fb07 2316 	mls	r3, r7, r6, r2
    ef2e:	f105 37ff 	add.w	r7, r5, #4294967295
    ef32:	6063      	str	r3, [r4, #4]
    ef34:	f007 0203 	and.w	r2, r7, #3
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    ef38:	d05f      	beq.n	effa <am_hal_queue_item_get+0x10e>
    ef3a:	b362      	cbz	r2, ef96 <am_hal_queue_item_get+0xaa>
    ef3c:	2a01      	cmp	r2, #1
    ef3e:	d01b      	beq.n	ef78 <am_hal_queue_item_get+0x8c>
    ef40:	2a02      	cmp	r2, #2
    ef42:	d00c      	beq.n	ef5e <am_hal_queue_item_get+0x72>
                pui8Dest[i] = psQueue->pui8Data[psQueue->ui32ReadIndex];
    ef44:	6966      	ldr	r6, [r4, #20]
    ef46:	f816 c003 	ldrb.w	ip, [r6, r3]
    ef4a:	f800 cb01 	strb.w	ip, [r0], #1
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    ef4e:	6863      	ldr	r3, [r4, #4]
    ef50:	68e7      	ldr	r7, [r4, #12]
    ef52:	1c5a      	adds	r2, r3, #1
    ef54:	fbb2 f6f7 	udiv	r6, r2, r7
    ef58:	fb07 2316 	mls	r3, r7, r6, r2
    ef5c:	6063      	str	r3, [r4, #4]
                pui8Dest[i] = psQueue->pui8Data[psQueue->ui32ReadIndex];
    ef5e:	6967      	ldr	r7, [r4, #20]
    ef60:	f817 e003 	ldrb.w	lr, [r7, r3]
    ef64:	f800 eb01 	strb.w	lr, [r0], #1
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    ef68:	6863      	ldr	r3, [r4, #4]
    ef6a:	68e6      	ldr	r6, [r4, #12]
    ef6c:	1c5a      	adds	r2, r3, #1
    ef6e:	fbb2 f7f6 	udiv	r7, r2, r6
    ef72:	fb06 2317 	mls	r3, r6, r7, r2
    ef76:	6063      	str	r3, [r4, #4]
                pui8Dest[i] = psQueue->pui8Data[psQueue->ui32ReadIndex];
    ef78:	6966      	ldr	r6, [r4, #20]
    ef7a:	f816 c003 	ldrb.w	ip, [r6, r3]
    ef7e:	f800 cb01 	strb.w	ip, [r0], #1
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    ef82:	6863      	ldr	r3, [r4, #4]
    ef84:	68e7      	ldr	r7, [r4, #12]
    ef86:	1c5a      	adds	r2, r3, #1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    ef88:	4281      	cmp	r1, r0
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    ef8a:	fbb2 f6f7 	udiv	r6, r2, r7
    ef8e:	fb07 2316 	mls	r3, r7, r6, r2
    ef92:	6063      	str	r3, [r4, #4]
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    ef94:	d031      	beq.n	effa <am_hal_queue_item_get+0x10e>
                pui8Dest[i] = psQueue->pui8Data[psQueue->ui32ReadIndex];
    ef96:	6962      	ldr	r2, [r4, #20]
    ef98:	4686      	mov	lr, r0
    ef9a:	5cd6      	ldrb	r6, [r2, r3]
    ef9c:	f80e 6b01 	strb.w	r6, [lr], #1
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    efa0:	6863      	ldr	r3, [r4, #4]
    efa2:	68e7      	ldr	r7, [r4, #12]
    efa4:	1c5a      	adds	r2, r3, #1
    efa6:	fbb2 f6f7 	udiv	r6, r2, r7
    efaa:	fb07 2316 	mls	r3, r7, r6, r2
                pui8Dest[i] = psQueue->pui8Data[psQueue->ui32ReadIndex];
    efae:	6967      	ldr	r7, [r4, #20]
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    efb0:	6063      	str	r3, [r4, #4]
                pui8Dest[i] = psQueue->pui8Data[psQueue->ui32ReadIndex];
    efb2:	5cfa      	ldrb	r2, [r7, r3]
    efb4:	7042      	strb	r2, [r0, #1]
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    efb6:	6863      	ldr	r3, [r4, #4]
    efb8:	68e6      	ldr	r6, [r4, #12]
    efba:	1c5f      	adds	r7, r3, #1
    efbc:	fbb7 f2f6 	udiv	r2, r7, r6
    efc0:	fb06 7312 	mls	r3, r6, r2, r7
                pui8Dest[i] = psQueue->pui8Data[psQueue->ui32ReadIndex];
    efc4:	6966      	ldr	r6, [r4, #20]
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    efc6:	6063      	str	r3, [r4, #4]
                pui8Dest[i] = psQueue->pui8Data[psQueue->ui32ReadIndex];
    efc8:	5cf7      	ldrb	r7, [r6, r3]
    efca:	f88e 7001 	strb.w	r7, [lr, #1]
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    efce:	6862      	ldr	r2, [r4, #4]
    efd0:	68e7      	ldr	r7, [r4, #12]
                pui8Dest[i] = psQueue->pui8Data[psQueue->ui32ReadIndex];
    efd2:	6966      	ldr	r6, [r4, #20]
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    efd4:	3201      	adds	r2, #1
    efd6:	fbb2 fcf7 	udiv	ip, r2, r7
    efda:	fb07 231c 	mls	r3, r7, ip, r2
    efde:	6063      	str	r3, [r4, #4]
                pui8Dest[i] = psQueue->pui8Data[psQueue->ui32ReadIndex];
    efe0:	5cf7      	ldrb	r7, [r6, r3]
    efe2:	70c7      	strb	r7, [r0, #3]
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    efe4:	6866      	ldr	r6, [r4, #4]
    efe6:	68e7      	ldr	r7, [r4, #12]
    efe8:	1c72      	adds	r2, r6, #1
    efea:	3004      	adds	r0, #4
    efec:	fbb2 f6f7 	udiv	r6, r2, r7
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    eff0:	4281      	cmp	r1, r0
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    eff2:	fb07 2316 	mls	r3, r7, r6, r2
    eff6:	6063      	str	r3, [r4, #4]
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    eff8:	d1cd      	bne.n	ef96 <am_hal_queue_item_get+0xaa>
    effa:	68a7      	ldr	r7, [r4, #8]
        }

        //
        // Adjust the length value to reflect the change.
        //
        psQueue->ui32Length -= ui32Bytes;
    effc:	1b7f      	subs	r7, r7, r5
    effe:	60a7      	str	r7, [r4, #8]

        //
        // Report a success.
        //
        bSuccess = true;
    f000:	2401      	movs	r4, #1
        // If the buffer didn't have enough data, just return false.
        //
        bSuccess = false;
    }

    AM_CRITICAL_END
    f002:	9801      	ldr	r0, [sp, #4]
    f004:	f7fe fdcc 	bl	dba0 <am_hal_interrupt_master_set>

    return bSuccess;
}
    f008:	4620      	mov	r0, r4
    f00a:	b003      	add	sp, #12
    f00c:	bdf0      	pop	{r4, r5, r6, r7, pc}
        bSuccess = false;
    f00e:	2400      	movs	r4, #0
    f010:	e7f7      	b.n	f002 <am_hal_queue_item_get+0x116>
    f012:	68e1      	ldr	r1, [r4, #12]
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f014:	1c58      	adds	r0, r3, #1
    f016:	fbb0 fef1 	udiv	lr, r0, r1
    f01a:	fb01 031e 	mls	r3, r1, lr, r0
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f01e:	2001      	movs	r0, #1
    f020:	1e6a      	subs	r2, r5, #1
    f022:	4285      	cmp	r5, r0
    f024:	f002 0607 	and.w	r6, r2, #7
    f028:	d063      	beq.n	f0f2 <am_hal_queue_item_get+0x206>
    f02a:	b3be      	cbz	r6, f09c <am_hal_queue_item_get+0x1b0>
    f02c:	2e01      	cmp	r6, #1
    f02e:	d02d      	beq.n	f08c <am_hal_queue_item_get+0x1a0>
    f030:	2e02      	cmp	r6, #2
    f032:	d025      	beq.n	f080 <am_hal_queue_item_get+0x194>
    f034:	2e03      	cmp	r6, #3
    f036:	d01d      	beq.n	f074 <am_hal_queue_item_get+0x188>
    f038:	2e04      	cmp	r6, #4
    f03a:	d015      	beq.n	f068 <am_hal_queue_item_get+0x17c>
    f03c:	2e05      	cmp	r6, #5
    f03e:	d00d      	beq.n	f05c <am_hal_queue_item_get+0x170>
    f040:	2e06      	cmp	r6, #6
    f042:	d005      	beq.n	f050 <am_hal_queue_item_get+0x164>
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f044:	3301      	adds	r3, #1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f046:	2002      	movs	r0, #2
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f048:	fbb3 f2f1 	udiv	r2, r3, r1
    f04c:	fb01 3312 	mls	r3, r1, r2, r3
    f050:	3301      	adds	r3, #1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f052:	3001      	adds	r0, #1
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f054:	fbb3 fcf1 	udiv	ip, r3, r1
    f058:	fb01 331c 	mls	r3, r1, ip, r3
    f05c:	3301      	adds	r3, #1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f05e:	3001      	adds	r0, #1
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f060:	fbb3 fef1 	udiv	lr, r3, r1
    f064:	fb01 331e 	mls	r3, r1, lr, r3
    f068:	3301      	adds	r3, #1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f06a:	3001      	adds	r0, #1
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f06c:	fbb3 f6f1 	udiv	r6, r3, r1
    f070:	fb01 3316 	mls	r3, r1, r6, r3
    f074:	3301      	adds	r3, #1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f076:	3001      	adds	r0, #1
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f078:	fbb3 f2f1 	udiv	r2, r3, r1
    f07c:	fb01 3312 	mls	r3, r1, r2, r3
    f080:	3301      	adds	r3, #1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f082:	3001      	adds	r0, #1
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f084:	fbb3 fcf1 	udiv	ip, r3, r1
    f088:	fb01 331c 	mls	r3, r1, ip, r3
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f08c:	3001      	adds	r0, #1
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f08e:	3301      	adds	r3, #1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f090:	4285      	cmp	r5, r0
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f092:	fbb3 fef1 	udiv	lr, r3, r1
    f096:	fb01 331e 	mls	r3, r1, lr, r3
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f09a:	d02a      	beq.n	f0f2 <am_hal_queue_item_get+0x206>
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f09c:	3301      	adds	r3, #1
    f09e:	fbb3 f6f1 	udiv	r6, r3, r1
    f0a2:	fb01 3216 	mls	r2, r1, r6, r3
    f0a6:	1c56      	adds	r6, r2, #1
    f0a8:	fbb6 fcf1 	udiv	ip, r6, r1
    f0ac:	fb01 631c 	mls	r3, r1, ip, r6
    f0b0:	1c5a      	adds	r2, r3, #1
    f0b2:	fbb2 f6f1 	udiv	r6, r2, r1
    f0b6:	fb01 2316 	mls	r3, r1, r6, r2
    f0ba:	1c5a      	adds	r2, r3, #1
    f0bc:	fbb2 f6f1 	udiv	r6, r2, r1
    f0c0:	fb01 2316 	mls	r3, r1, r6, r2
    f0c4:	1c5a      	adds	r2, r3, #1
    f0c6:	fbb2 f6f1 	udiv	r6, r2, r1
    f0ca:	fb01 2316 	mls	r3, r1, r6, r2
    f0ce:	1c5a      	adds	r2, r3, #1
    f0d0:	fbb2 f6f1 	udiv	r6, r2, r1
    f0d4:	fb01 2316 	mls	r3, r1, r6, r2
    f0d8:	1c5a      	adds	r2, r3, #1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f0da:	3008      	adds	r0, #8
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f0dc:	fbb2 f6f1 	udiv	r6, r2, r1
    f0e0:	fb01 2316 	mls	r3, r1, r6, r2
    f0e4:	1c5a      	adds	r2, r3, #1
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f0e6:	4285      	cmp	r5, r0
            psQueue->ui32ReadIndex = ((psQueue->ui32ReadIndex + 1) %
    f0e8:	fbb2 f6f1 	udiv	r6, r2, r1
    f0ec:	fb01 2316 	mls	r3, r1, r6, r2
        for ( uint32_t i = 0; i < ui32Bytes; i++ )
    f0f0:	d1d4      	bne.n	f09c <am_hal_queue_item_get+0x1b0>
    f0f2:	6063      	str	r3, [r4, #4]
    f0f4:	e782      	b.n	effc <am_hal_queue_item_get+0x110>
    f0f6:	bf00      	nop
    f0f8:	616e6942 	.word	0x616e6942
    f0fc:	43207972 	.word	0x43207972
    f100:	746e756f 	.word	0x746e756f
    f104:	45207265 	.word	0x45207265
    f108:	706d6178 	.word	0x706d6178
    f10c:	000a656c 	.word	0x000a656c
    f110:	54282020 	.word	0x54282020
    f114:	72656d69 	.word	0x72656d69
    f118:	6f6c6320 	.word	0x6f6c6320
    f11c:	73206b63 	.word	0x73206b63
    f120:	6372756f 	.word	0x6372756f
    f124:	73692065 	.word	0x73692065
    f128:	52464c20 	.word	0x52464c20
    f12c:	000a2943 	.word	0x000a2943
    f130:	00206425 	.word	0x00206425
    f134:	0000000a 	.word	0x0000000a
    f138:	0a0a0a0a 	.word	0x0a0a0a0a
    f13c:	0a0a0a0a 	.word	0x0a0a0a0a
    f140:	0a0a0a0a 	.word	0x0a0a0a0a
    f144:	0a0a0a0a 	.word	0x0a0a0a0a
    f148:	00000a0a 	.word	0x00000a0a

0000f14c <g_sBspUartConfig>:
    f14c:	0001c200 00000060 00000000 00000000     ....`...........
    f15c:	00000000 00000012 00000000 00000000     ................
	...

0000f174 <g_AM_BSP_GPIO_COM_UART_RX>:
    f174:	00000000                                ....

0000f178 <g_AM_BSP_GPIO_COM_UART_TX>:
    f178:	00000000                                ....

0000f17c <g_AM_BSP_GPIO_ITM_SWO>:
    f17c:	00000002                                ....

0000f180 <am_hal_cachectrl_defaults>:
    f180:	00000308                                ....

0000f184 <g_AM_HAL_GPIO_DISABLE>:
    f184:	00000003                                ....

0000f188 <g_ui8Bit76Capabilities>:
    f188:	02800101 80010180 80800101 80808080     ................
    f198:	80808080 80808008 01800180 80808080     ................
    f1a8:	80808080 01800402 01010401 80808080     ................
    f1b8:	00000101                                ....

0000f1bc <g_ui8Inpen>:
    f1bc:	e2242323 100723a1 e1004303 3561a151     ##$..#...C..Q.a5
    f1cc:	4181c525 d160b001 31a13130 1100f101     %..A..`.01.1....
    f1dc:	01d121b1 300511e5 31301037 40006100     .!.....07.01.a.@
    f1ec:	00003130                                01..

0000f1f0 <g_ui8NCEtable>:
    f1f0:	13524232 60221202 21534333 20504030     2BR..."`3CS!0@P 
    f200:	11514131 ffffffff ffffffff 60514131     1AQ.........1AQ`
    f210:	00504030 23534333 60524232 30201000     0@P.3CS#2BR`.. 0
    f220:	61504030 01514131 42221202 60231303     0@Pa1AQ..."B..#`
    f230:	50201000 41211101 32221202 60331303     .. P..!A.."2..3`
    f240:	21514131 22524232 03534333 40201000     1AQ!2BR"3CS... @
    f250:	51211101 02524232 13534333 10504030     ..!Q2BR.3CS.0@P.
    f260:	60514131 12524232 03534333 40201000     1AQ`2BR.3CS... @
    f270:	61211101 52221202 33231303 30201000     ..!a.."R..#3.. 0
    f280:	61514131 02524232 53331303 ffffffff     1AQa2BR...3S....
    f290:	ffffffff 61211101 50201000 61211101     ......!a.. P..!a
    f2a0:	52221202 13534333 61504030 31211101     .."R3CS.0@Pa..!1
    f2b0:	32221202 43231303                       .."2..#C

0000f2b8 <g_ui8nCEpins>:
    f2b8:	02070707 00080802 01020202 01010101     ................
    f2c8:	01010101 01010101 01010101 01010101     ................
    f2d8:	01010101 08010101 01010008 01010101     ................
    f2e8:	00000101                                ....

0000f2ec <g_am_hal_mcuctrl_flash_size>:
    f2ec:	00004000 00008000 00010000 00020000     .@..............
    f2fc:	00040000 00080000 00100000 00200000     .............. .
	...

0000f32c <g_am_hal_mcuctrl_sram_size>:
    f32c:	00004000 00008000 00010000 00020000     .@..............
    f33c:	00040000 00080000 00100000 00060000     ................
	...

0000f36c <am_hal_pwrctrl_peripheral_control>:
	...
    f378:	00000001 00000004 00000004 00000002     ................
    f388:	00000008 00000008 00000004 00000008     ................
    f398:	00000008 00000008 00000008 00000008     ................
    f3a8:	00000010 00000010 00000010 00000020     ............ ...
    f3b8:	00000010 00000010 00000040 00000010     ........@.......
    f3c8:	00000010 00000080 00000004 00000004     ................
    f3d8:	00000100 00000004 00000004 00000200     ................
    f3e8:	00000020 00000020 00000400 00000004      ... ...........
    f3f8:	00000004 00000800 00000040 00000040     ........@...@...
    f408:	00001000 00000080 00000080 00002000     ............. ..
    f418:	00000100 00000100                       ........
