vendor_name = ModelSim
source_file = 1, P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/Antoine_Phan_barrel_shifter_structural.vhd
source_file = 1, P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/Antoine_Phan_barrel_shifter_behavioral.vhd
source_file = 1, P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/Barrel_Shifter_behavioral_TB.vhd
source_file = 1, P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/Barrel_Shifter_structural_TB.vhd
source_file = 1, P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/Half_Adder.vhd
source_file = 1, P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/Half_Adder_TB.vhd
source_file = 1, P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/Full_adder.vhd
source_file = 1, P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/Full_adder_TB.vhd
source_file = 1, P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/RCA_Structural.vhd
source_file = 1, P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/MUX_Struct.vhd
source_file = 1, P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/MUX_Behave.vhd
source_file = 1, P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/RCA_Structural_TB.vhd
source_file = 1, P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/RCA_Behavioral.vhd
source_file = 1, P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/RCA_Behavioral_TB.vhd
source_file = 1, P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/BCD_Adder_Structural.vhd
source_file = 1, c:/altera/15.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/15.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/15.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/15.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, P:/ECSE222-VHDL/Lab3/VHDL3_Antoine_Phan/db/VHDL3_Antoine_Phan.cbx.xml
design_name = rca_structural
instance = comp, \S[0]~output\, S[0]~output, rca_structural, 1
instance = comp, \S[1]~output\, S[1]~output, rca_structural, 1
instance = comp, \S[2]~output\, S[2]~output, rca_structural, 1
instance = comp, \S[3]~output\, S[3]~output, rca_structural, 1
instance = comp, \S[4]~output\, S[4]~output, rca_structural, 1
instance = comp, \A[0]~input\, A[0]~input, rca_structural, 1
instance = comp, \B[0]~input\, B[0]~input, rca_structural, 1
instance = comp, \FA1|HA1|s\, FA1|HA1|s, rca_structural, 1
instance = comp, \A[1]~input\, A[1]~input, rca_structural, 1
instance = comp, \B[1]~input\, B[1]~input, rca_structural, 1
instance = comp, \FA2|HA2|s\, FA2|HA2|s, rca_structural, 1
instance = comp, \B[2]~input\, B[2]~input, rca_structural, 1
instance = comp, \A[2]~input\, A[2]~input, rca_structural, 1
instance = comp, \FA3|HA2|s\, FA3|HA2|s, rca_structural, 1
instance = comp, \B[3]~input\, B[3]~input, rca_structural, 1
instance = comp, \A[3]~input\, A[3]~input, rca_structural, 1
instance = comp, \FA2|c_out\, FA2|c_out, rca_structural, 1
instance = comp, \FA4|HA2|s\, FA4|HA2|s, rca_structural, 1
instance = comp, \FA4|c_out\, FA4|c_out, rca_structural, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, rca_structural, 1
