[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2639520 heartbeat IPC: 3.789 cumulative IPC: 3.789 (Simulation time: 00 hr 00 min 18 sec)
Warmup finished CPU 0 instructions: 10000001 cycles: 2639520 cumulative IPC: 3.789 (Simulation time: 00 hr 00 min 18 sec)
Warmup complete CPU 0 instructions: 10000001 cycles: 2639520 cumulative IPC: 3.789 (Simulation time: 00 hr 00 min 18 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 13706356 heartbeat IPC: 0.9036 cumulative IPC: 0.9036 (Simulation time: 00 hr 01 min 02 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 24803059 heartbeat IPC: 0.9012 cumulative IPC: 0.9024 (Simulation time: 00 hr 01 min 46 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 35970317 heartbeat IPC: 0.8955 cumulative IPC: 0.9001 (Simulation time: 00 hr 02 min 31 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 46984445 heartbeat IPC: 0.9079 cumulative IPC: 0.902 (Simulation time: 00 hr 03 min 14 sec)
Simulation finished CPU 0 instructions: 50000004 cycles: 55549658 cumulative IPC: 0.9001 (Simulation time: 00 hr 03 min 58 sec)
Simulation complete CPU 0 instructions: 50000004 cycles: 55549658 cumulative IPC: 0.9001 (Simulation time: 00 hr 03 min 58 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs 603.bwaves_s-2931B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.9001 instructions: 50000004 cycles: 55549658
CPU 0 Branch Prediction Accuracy: 80.62% MPKI: 1.636 Average ROB Occupancy at Mispredict: 296.8
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 1.636
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

cpu0->cpu0_STLB TOTAL        ACCESS:      85964 HIT:      75320 MISS:      10644 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:      85964 HIT:      75320 MISS:      10644 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 225.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1162716 HIT:     233300 MISS:     929416 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     518403 HIT:      24130 MISS:     494273 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     314810 HIT:      17065 MISS:     297745 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     318853 HIT:     182017 MISS:     136836 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      10650 HIT:      10088 MISS:        562 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 179 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    5689061 HIT:    5689053 MISS:          8 MSHR_MERGE:          1
cpu0->cpu0_L1I LOAD         ACCESS:    5689061 HIT:    5689053 MISS:          8 MSHR_MERGE:          1
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 235.9 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   16983869 HIT:   15376918 MISS:    1606951 MSHR_MERGE:     762734
cpu0->cpu0_L1D LOAD         ACCESS:    7826862 HIT:    7301718 MISS:     525144 MSHR_MERGE:       6743
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    9146336 HIT:    8075179 MISS:    1071157 MSHR_MERGE:     755991
cpu0->cpu0_L1D TRANSLATION  ACCESS:      10671 HIT:         21 MISS:      10650 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 205.4 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    4550190 HIT:    4550190 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:    4550190 HIT:    4550190 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   15674132 HIT:   15580428 MISS:      93704 MSHR_MERGE:       7740
cpu0->cpu0_DTLB LOAD         ACCESS:   15674132 HIT:   15580428 MISS:      93704 MSHR_MERGE:       7740
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 33.02 cycles
cpu0->LLC TOTAL        ACCESS:    1090520 HIT:     362416 MISS:     728104 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     494273 HIT:     110437 MISS:     383836 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     297745 HIT:         49 MISS:     297696 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     297940 HIT:     251669 MISS:      46271 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        562 HIT:        261 MISS:        301 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 211 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:          5
  ROW_BUFFER_MISS:     681828
  AVG DBUS CONGESTED CYCLE: 11.38
Channel 0 WQ ROW_BUFFER_HIT:     106742
  ROW_BUFFER_MISS:     191374
  FULL:          0
Channel 0 REFRESHES ISSUED:       4630
