m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/17.1
vdualport
!s110 1642525250
!i10b 1
!s100 aDCz32HoG=Zz8CgT5A7_^1
Id6iP^bT45i]@;bT4Y4kQT2
Z0 VDg1SIo80bB@j0V0VzS_@n1
Z1 dC:/Users/User/OneDrive/Desktop/Sample_examples/Extra_work/Workout/Dual
w1642525084
8C:/Users/User/OneDrive/Desktop/Sample_examples/Extra_work/Workout/Dual/dualport.v
FC:/Users/User/OneDrive/Desktop/Sample_examples/Extra_work/Workout/Dual/dualport.v
L0 1
Z2 OV;L;10.5b;63
r1
!s85 0
31
!s108 1642525249.000000
!s107 C:/Users/User/OneDrive/Desktop/Sample_examples/Extra_work/Workout/Dual/dualport.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/User/OneDrive/Desktop/Sample_examples/Extra_work/Workout/Dual/dualport.v|
!i113 1
Z3 o-work work
Z4 tCvgOpt 0
vdualport_tb
!s110 1642525379
!i10b 1
!s100 A;X_dQ^dAoL0b^ho:9A8z0
I9PMR[T>P:_UY1]GXS=c>d0
R0
R1
w1642525375
8C:/Users/User/OneDrive/Desktop/Sample_examples/Extra_work/Workout/Dual/dualport_tb.v
FC:/Users/User/OneDrive/Desktop/Sample_examples/Extra_work/Workout/Dual/dualport_tb.v
L0 1
R2
r1
!s85 0
31
!s108 1642525379.000000
!s107 C:/Users/User/OneDrive/Desktop/Sample_examples/Extra_work/Workout/Dual/dualport_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/User/OneDrive/Desktop/Sample_examples/Extra_work/Workout/Dual/dualport_tb.v|
!i113 1
R3
R4
