// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.2
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module COMPUTE_ENGINE (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        w0_V,
        b0_V,
        w1_V,
        b1_V,
        w2_V,
        b2_V,
        w3_V,
        b3_V,
        w4_V,
        b4_V,
        w5_V,
        b5_V,
        w6_V,
        b6_V,
        w7_V,
        b7_V,
        w8_V,
        b8_V,
        w9_V,
        b9_V,
        w10_V,
        b10_V,
        w11_V,
        b11_V,
        w12_V,
        b12_V,
        w13_V,
        b13_V,
        w14_V,
        b14_V,
        w15_V,
        b15_V,
        w16_V,
        b16_V,
        w17_V,
        b17_V,
        w18_V,
        b18_V,
        w19_V,
        b19_V,
        w20_V,
        b20_V,
        w21_V,
        b21_V,
        w22_V,
        b22_V,
        w23_V,
        b23_V,
        ap_return
);

parameter    ap_ST_fsm_state1 = 7'd1;
parameter    ap_ST_fsm_state2 = 7'd2;
parameter    ap_ST_fsm_state3 = 7'd4;
parameter    ap_ST_fsm_state4 = 7'd8;
parameter    ap_ST_fsm_state5 = 7'd16;
parameter    ap_ST_fsm_state6 = 7'd32;
parameter    ap_ST_fsm_state7 = 7'd64;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] w0_V;
input  [7:0] b0_V;
input  [7:0] w1_V;
input  [7:0] b1_V;
input  [7:0] w2_V;
input  [7:0] b2_V;
input  [7:0] w3_V;
input  [7:0] b3_V;
input  [7:0] w4_V;
input  [7:0] b4_V;
input  [7:0] w5_V;
input  [7:0] b5_V;
input  [7:0] w6_V;
input  [7:0] b6_V;
input  [7:0] w7_V;
input  [7:0] b7_V;
input  [7:0] w8_V;
input  [7:0] b8_V;
input  [7:0] w9_V;
input  [7:0] b9_V;
input  [7:0] w10_V;
input  [7:0] b10_V;
input  [7:0] w11_V;
input  [7:0] b11_V;
input  [7:0] w12_V;
input  [7:0] b12_V;
input  [7:0] w13_V;
input  [7:0] b13_V;
input  [7:0] w14_V;
input  [7:0] b14_V;
input  [7:0] w15_V;
input  [7:0] b15_V;
input  [7:0] w16_V;
input  [7:0] b16_V;
input  [7:0] w17_V;
input  [7:0] b17_V;
input  [7:0] w18_V;
input  [7:0] b18_V;
input  [7:0] w19_V;
input  [7:0] b19_V;
input  [7:0] w20_V;
input  [7:0] b20_V;
input  [7:0] w21_V;
input  [7:0] b21_V;
input  [7:0] w22_V;
input  [7:0] b22_V;
input  [7:0] w23_V;
input  [7:0] b23_V;
output  [7:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [6:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [15:0] p_Val2_s_fu_428_p2;
reg   [15:0] p_Val2_s_reg_7478;
reg   [0:0] signbit_reg_7484;
wire   [7:0] p_Val2_102_fu_464_p2;
reg   [7:0] p_Val2_102_reg_7491;
reg   [0:0] newsignbit_reg_7497;
reg   [1:0] p_Result_s_reg_7504;
wire   [15:0] p_Val2_1_fu_496_p2;
reg   [15:0] p_Val2_1_reg_7510;
reg   [0:0] signbit_1_reg_7516;
wire   [7:0] p_Val2_3_fu_532_p2;
reg   [7:0] p_Val2_3_reg_7523;
reg   [0:0] newsignbit_11_reg_7529;
reg   [1:0] p_Result_1_reg_7536;
wire   [15:0] p_Val2_5_fu_564_p2;
reg   [15:0] p_Val2_5_reg_7542;
reg   [0:0] signbit_2_reg_7548;
wire   [7:0] p_Val2_7_fu_600_p2;
reg   [7:0] p_Val2_7_reg_7555;
reg   [0:0] newsignbit_12_reg_7561;
reg   [1:0] p_Result_2_reg_7568;
wire   [15:0] p_Val2_9_fu_632_p2;
reg   [15:0] p_Val2_9_reg_7574;
reg   [0:0] signbit_3_reg_7580;
wire   [7:0] p_Val2_11_fu_668_p2;
reg   [7:0] p_Val2_11_reg_7587;
reg   [0:0] newsignbit_13_reg_7593;
reg   [1:0] p_Result_3_reg_7600;
wire   [15:0] p_Val2_13_fu_700_p2;
reg   [15:0] p_Val2_13_reg_7606;
reg   [0:0] signbit_4_reg_7612;
wire   [7:0] p_Val2_15_fu_736_p2;
reg   [7:0] p_Val2_15_reg_7619;
reg   [0:0] newsignbit_14_reg_7625;
reg   [1:0] p_Result_4_reg_7632;
wire   [15:0] p_Val2_17_fu_768_p2;
reg   [15:0] p_Val2_17_reg_7638;
reg   [0:0] signbit_5_reg_7644;
wire   [7:0] p_Val2_19_fu_804_p2;
reg   [7:0] p_Val2_19_reg_7651;
reg   [0:0] newsignbit_15_reg_7657;
reg   [1:0] p_Result_5_reg_7664;
wire   [15:0] p_Val2_21_fu_836_p2;
reg   [15:0] p_Val2_21_reg_7670;
reg   [0:0] signbit_6_reg_7676;
wire   [7:0] p_Val2_23_fu_872_p2;
reg   [7:0] p_Val2_23_reg_7683;
reg   [0:0] newsignbit_16_reg_7689;
reg   [1:0] p_Result_6_reg_7696;
wire   [15:0] p_Val2_25_fu_904_p2;
reg   [15:0] p_Val2_25_reg_7702;
reg   [0:0] signbit_7_reg_7708;
wire   [7:0] p_Val2_27_fu_940_p2;
reg   [7:0] p_Val2_27_reg_7715;
reg   [0:0] newsignbit_17_reg_7721;
reg   [1:0] p_Result_7_reg_7728;
wire   [15:0] p_Val2_29_fu_972_p2;
reg   [15:0] p_Val2_29_reg_7734;
reg   [0:0] signbit_8_reg_7740;
wire   [7:0] p_Val2_31_fu_1008_p2;
reg   [7:0] p_Val2_31_reg_7747;
reg   [0:0] newsignbit_18_reg_7753;
reg   [1:0] p_Result_8_reg_7760;
wire   [15:0] p_Val2_33_fu_1040_p2;
reg   [15:0] p_Val2_33_reg_7766;
reg   [0:0] signbit_9_reg_7772;
wire   [7:0] p_Val2_35_fu_1076_p2;
reg   [7:0] p_Val2_35_reg_7779;
reg   [0:0] newsignbit_19_reg_7785;
reg   [1:0] p_Result_9_reg_7792;
wire   [15:0] p_Val2_37_fu_1108_p2;
reg   [15:0] p_Val2_37_reg_7798;
reg   [0:0] signbit_10_reg_7804;
wire   [7:0] p_Val2_39_fu_1144_p2;
reg   [7:0] p_Val2_39_reg_7811;
reg   [0:0] newsignbit_20_reg_7817;
reg   [1:0] p_Result_10_reg_7824;
wire   [15:0] p_Val2_41_fu_1176_p2;
reg   [15:0] p_Val2_41_reg_7830;
reg   [0:0] signbit_11_reg_7836;
wire   [7:0] p_Val2_43_fu_1212_p2;
reg   [7:0] p_Val2_43_reg_7843;
reg   [0:0] newsignbit_21_reg_7849;
reg   [1:0] p_Result_11_reg_7856;
wire   [15:0] p_Val2_45_fu_1244_p2;
reg   [15:0] p_Val2_45_reg_7862;
reg   [0:0] signbit_12_reg_7868;
wire   [7:0] p_Val2_47_fu_1280_p2;
reg   [7:0] p_Val2_47_reg_7875;
reg   [0:0] newsignbit_22_reg_7881;
reg   [1:0] p_Result_12_reg_7888;
wire   [15:0] p_Val2_49_fu_1312_p2;
reg   [15:0] p_Val2_49_reg_7894;
reg   [0:0] signbit_13_reg_7900;
wire   [7:0] p_Val2_51_fu_1348_p2;
reg   [7:0] p_Val2_51_reg_7907;
reg   [0:0] newsignbit_23_reg_7913;
reg   [1:0] p_Result_13_reg_7920;
wire   [15:0] p_Val2_53_fu_1380_p2;
reg   [15:0] p_Val2_53_reg_7926;
reg   [0:0] signbit_14_reg_7932;
wire   [7:0] p_Val2_55_fu_1416_p2;
reg   [7:0] p_Val2_55_reg_7939;
reg   [0:0] newsignbit_24_reg_7945;
reg   [1:0] p_Result_14_reg_7952;
wire   [15:0] p_Val2_57_fu_1448_p2;
reg   [15:0] p_Val2_57_reg_7958;
reg   [0:0] signbit_15_reg_7964;
wire   [7:0] p_Val2_59_fu_1484_p2;
reg   [7:0] p_Val2_59_reg_7971;
reg   [0:0] newsignbit_25_reg_7977;
reg   [1:0] p_Result_15_reg_7984;
wire   [0:0] p_38_i1_fu_1570_p2;
reg   [0:0] p_38_i1_reg_7990;
wire    ap_CS_fsm_state2;
wire   [0:0] tmp_1087_fu_1587_p2;
reg   [0:0] tmp_1087_reg_7995;
wire   [0:0] brmerge40_demorgan_i_57_fu_1598_p2;
reg   [0:0] brmerge40_demorgan_i_57_reg_8000;
wire   [0:0] underflow_fu_1615_p2;
reg   [0:0] underflow_reg_8005;
wire   [0:0] brmerge_i_i2_fu_1620_p2;
reg   [0:0] brmerge_i_i2_reg_8010;
wire   [0:0] p_38_i2_fu_1688_p2;
reg   [0:0] p_38_i2_reg_8015;
wire   [0:0] tmp_1091_fu_1705_p2;
reg   [0:0] tmp_1091_reg_8020;
wire   [0:0] brmerge40_demorgan_i_35_fu_1716_p2;
reg   [0:0] brmerge40_demorgan_i_35_reg_8025;
wire   [0:0] underflow_13_fu_1733_p2;
reg   [0:0] underflow_13_reg_8030;
wire   [0:0] brmerge_i_i3_fu_1738_p2;
reg   [0:0] brmerge_i_i3_reg_8035;
wire   [0:0] p_38_i3_fu_1806_p2;
reg   [0:0] p_38_i3_reg_8040;
wire   [0:0] tmp_1095_fu_1823_p2;
reg   [0:0] tmp_1095_reg_8045;
wire   [0:0] brmerge40_demorgan_i_36_fu_1834_p2;
reg   [0:0] brmerge40_demorgan_i_36_reg_8050;
wire   [0:0] underflow_14_fu_1851_p2;
reg   [0:0] underflow_14_reg_8055;
wire   [0:0] brmerge_i_i4_fu_1856_p2;
reg   [0:0] brmerge_i_i4_reg_8060;
wire   [0:0] p_38_i4_fu_1924_p2;
reg   [0:0] p_38_i4_reg_8065;
wire   [0:0] tmp_1099_fu_1941_p2;
reg   [0:0] tmp_1099_reg_8070;
wire   [0:0] brmerge40_demorgan_i_37_fu_1952_p2;
reg   [0:0] brmerge40_demorgan_i_37_reg_8075;
wire   [0:0] underflow_15_fu_1969_p2;
reg   [0:0] underflow_15_reg_8080;
wire   [0:0] brmerge_i_i5_fu_1974_p2;
reg   [0:0] brmerge_i_i5_reg_8085;
wire   [0:0] p_38_i5_fu_2042_p2;
reg   [0:0] p_38_i5_reg_8090;
wire   [0:0] tmp_1103_fu_2059_p2;
reg   [0:0] tmp_1103_reg_8095;
wire   [0:0] brmerge40_demorgan_i_38_fu_2070_p2;
reg   [0:0] brmerge40_demorgan_i_38_reg_8100;
wire   [0:0] underflow_16_fu_2087_p2;
reg   [0:0] underflow_16_reg_8105;
wire   [0:0] brmerge_i_i6_fu_2092_p2;
reg   [0:0] brmerge_i_i6_reg_8110;
wire   [0:0] p_38_i6_fu_2160_p2;
reg   [0:0] p_38_i6_reg_8115;
wire   [0:0] tmp_1107_fu_2177_p2;
reg   [0:0] tmp_1107_reg_8120;
wire   [0:0] brmerge40_demorgan_i_39_fu_2188_p2;
reg   [0:0] brmerge40_demorgan_i_39_reg_8125;
wire   [0:0] underflow_17_fu_2205_p2;
reg   [0:0] underflow_17_reg_8130;
wire   [0:0] brmerge_i_i7_fu_2210_p2;
reg   [0:0] brmerge_i_i7_reg_8135;
wire   [0:0] p_38_i7_fu_2278_p2;
reg   [0:0] p_38_i7_reg_8140;
wire   [0:0] tmp_1111_fu_2295_p2;
reg   [0:0] tmp_1111_reg_8145;
wire   [0:0] brmerge40_demorgan_i_40_fu_2306_p2;
reg   [0:0] brmerge40_demorgan_i_40_reg_8150;
wire   [0:0] underflow_18_fu_2323_p2;
reg   [0:0] underflow_18_reg_8155;
wire   [0:0] brmerge_i_i8_fu_2328_p2;
reg   [0:0] brmerge_i_i8_reg_8160;
wire   [0:0] p_38_i8_fu_2396_p2;
reg   [0:0] p_38_i8_reg_8165;
wire   [0:0] tmp_1115_fu_2413_p2;
reg   [0:0] tmp_1115_reg_8170;
wire   [0:0] brmerge40_demorgan_i_41_fu_2424_p2;
reg   [0:0] brmerge40_demorgan_i_41_reg_8175;
wire   [0:0] underflow_19_fu_2441_p2;
reg   [0:0] underflow_19_reg_8180;
wire   [0:0] brmerge_i_i9_fu_2446_p2;
reg   [0:0] brmerge_i_i9_reg_8185;
wire   [0:0] p_38_i9_fu_2514_p2;
reg   [0:0] p_38_i9_reg_8190;
wire   [0:0] tmp_1119_fu_2531_p2;
reg   [0:0] tmp_1119_reg_8195;
wire   [0:0] brmerge40_demorgan_i_42_fu_2542_p2;
reg   [0:0] brmerge40_demorgan_i_42_reg_8200;
wire   [0:0] underflow_20_fu_2559_p2;
reg   [0:0] underflow_20_reg_8205;
wire   [0:0] brmerge_i_i1_fu_2564_p2;
reg   [0:0] brmerge_i_i1_reg_8210;
wire   [0:0] p_38_i10_fu_2632_p2;
reg   [0:0] p_38_i10_reg_8215;
wire   [0:0] tmp_1123_fu_2649_p2;
reg   [0:0] tmp_1123_reg_8220;
wire   [0:0] brmerge40_demorgan_i_43_fu_2660_p2;
reg   [0:0] brmerge40_demorgan_i_43_reg_8225;
wire   [0:0] underflow_21_fu_2677_p2;
reg   [0:0] underflow_21_reg_8230;
wire   [0:0] brmerge_i_i10_fu_2682_p2;
reg   [0:0] brmerge_i_i10_reg_8235;
wire   [0:0] p_38_i11_fu_2750_p2;
reg   [0:0] p_38_i11_reg_8240;
wire   [0:0] tmp_1127_fu_2767_p2;
reg   [0:0] tmp_1127_reg_8245;
wire   [0:0] brmerge40_demorgan_i_44_fu_2778_p2;
reg   [0:0] brmerge40_demorgan_i_44_reg_8250;
wire   [0:0] underflow_22_fu_2795_p2;
reg   [0:0] underflow_22_reg_8255;
wire   [0:0] brmerge_i_i11_fu_2800_p2;
reg   [0:0] brmerge_i_i11_reg_8260;
wire   [0:0] p_38_i12_fu_2868_p2;
reg   [0:0] p_38_i12_reg_8265;
wire   [0:0] tmp_1131_fu_2885_p2;
reg   [0:0] tmp_1131_reg_8270;
wire   [0:0] brmerge40_demorgan_i_45_fu_2896_p2;
reg   [0:0] brmerge40_demorgan_i_45_reg_8275;
wire   [0:0] underflow_23_fu_2913_p2;
reg   [0:0] underflow_23_reg_8280;
wire   [0:0] brmerge_i_i12_fu_2918_p2;
reg   [0:0] brmerge_i_i12_reg_8285;
wire   [0:0] p_38_i13_fu_2986_p2;
reg   [0:0] p_38_i13_reg_8290;
wire   [0:0] tmp_1135_fu_3003_p2;
reg   [0:0] tmp_1135_reg_8295;
wire   [0:0] brmerge40_demorgan_i_46_fu_3014_p2;
reg   [0:0] brmerge40_demorgan_i_46_reg_8300;
wire   [0:0] underflow_24_fu_3031_p2;
reg   [0:0] underflow_24_reg_8305;
wire   [0:0] brmerge_i_i13_fu_3036_p2;
reg   [0:0] brmerge_i_i13_reg_8310;
wire   [0:0] p_38_i14_fu_3104_p2;
reg   [0:0] p_38_i14_reg_8315;
wire   [0:0] tmp_1139_fu_3121_p2;
reg   [0:0] tmp_1139_reg_8320;
wire   [0:0] brmerge40_demorgan_i_47_fu_3132_p2;
reg   [0:0] brmerge40_demorgan_i_47_reg_8325;
wire   [0:0] underflow_25_fu_3149_p2;
reg   [0:0] underflow_25_reg_8330;
wire   [0:0] brmerge_i_i14_fu_3154_p2;
reg   [0:0] brmerge_i_i14_reg_8335;
wire   [0:0] p_38_i15_fu_3222_p2;
reg   [0:0] p_38_i15_reg_8340;
wire   [0:0] tmp_1143_fu_3239_p2;
reg   [0:0] tmp_1143_reg_8345;
wire   [0:0] brmerge40_demorgan_i_48_fu_3250_p2;
reg   [0:0] brmerge40_demorgan_i_48_reg_8350;
wire   [0:0] underflow_26_fu_3267_p2;
reg   [0:0] underflow_26_reg_8355;
wire   [0:0] brmerge_i_i15_fu_3272_p2;
reg   [0:0] brmerge_i_i15_reg_8360;
wire   [0:0] p_38_i_fu_3340_p2;
reg   [0:0] p_38_i_reg_8365;
wire   [0:0] tmp_1147_fu_3357_p2;
reg   [0:0] tmp_1147_reg_8370;
wire   [0:0] brmerge40_demorgan_i_fu_3368_p2;
reg   [0:0] brmerge40_demorgan_i_reg_8375;
wire   [0:0] underflow_27_fu_3385_p2;
reg   [0:0] underflow_27_reg_8380;
wire   [0:0] brmerge_i_i16_fu_3390_p2;
reg   [0:0] brmerge_i_i16_reg_8385;
wire   [15:0] p_Val2_61_fu_3404_p2;
reg   [15:0] p_Val2_61_reg_8390;
reg   [0:0] signbit_16_reg_8396;
wire   [7:0] p_Val2_63_fu_3440_p2;
reg   [7:0] p_Val2_63_reg_8403;
reg   [0:0] newsignbit_26_reg_8409;
reg   [1:0] p_Result_16_reg_8416;
wire   [15:0] p_Val2_65_fu_3472_p2;
reg   [15:0] p_Val2_65_reg_8422;
reg   [0:0] signbit_17_reg_8428;
wire   [7:0] p_Val2_67_fu_3508_p2;
reg   [7:0] p_Val2_67_reg_8435;
reg   [0:0] newsignbit_27_reg_8441;
reg   [1:0] p_Result_17_reg_8448;
wire   [15:0] p_Val2_69_fu_3540_p2;
reg   [15:0] p_Val2_69_reg_8454;
reg   [0:0] signbit_18_reg_8460;
wire   [7:0] p_Val2_71_fu_3576_p2;
reg   [7:0] p_Val2_71_reg_8467;
reg   [0:0] newsignbit_28_reg_8473;
reg   [1:0] p_Result_18_reg_8480;
wire   [15:0] p_Val2_73_fu_3608_p2;
reg   [15:0] p_Val2_73_reg_8486;
reg   [0:0] signbit_19_reg_8492;
wire   [7:0] p_Val2_75_fu_3644_p2;
reg   [7:0] p_Val2_75_reg_8499;
reg   [0:0] newsignbit_29_reg_8505;
reg   [1:0] p_Result_19_reg_8512;
wire   [15:0] p_Val2_77_fu_3676_p2;
reg   [15:0] p_Val2_77_reg_8518;
reg   [0:0] signbit_20_reg_8524;
wire   [7:0] p_Val2_79_fu_3712_p2;
reg   [7:0] p_Val2_79_reg_8531;
reg   [0:0] newsignbit_30_reg_8537;
reg   [1:0] p_Result_20_reg_8544;
wire   [15:0] p_Val2_81_fu_3744_p2;
reg   [15:0] p_Val2_81_reg_8550;
reg   [0:0] signbit_21_reg_8556;
wire   [7:0] p_Val2_83_fu_3780_p2;
reg   [7:0] p_Val2_83_reg_8563;
reg   [0:0] newsignbit_31_reg_8569;
reg   [1:0] p_Result_21_reg_8576;
wire   [15:0] p_Val2_85_fu_3812_p2;
reg   [15:0] p_Val2_85_reg_8582;
reg   [0:0] signbit_22_reg_8588;
wire   [7:0] p_Val2_87_fu_3848_p2;
reg   [7:0] p_Val2_87_reg_8595;
reg   [0:0] newsignbit_32_reg_8601;
reg   [1:0] p_Result_22_reg_8608;
wire   [15:0] p_Val2_89_fu_3880_p2;
reg   [15:0] p_Val2_89_reg_8614;
reg   [0:0] signbit_23_reg_8620;
wire   [7:0] p_Val2_91_fu_3916_p2;
reg   [7:0] p_Val2_91_reg_8627;
reg   [0:0] newsignbit_33_reg_8633;
reg   [1:0] p_Result_23_reg_8640;
wire   [0:0] p_38_i16_fu_4466_p2;
reg   [0:0] p_38_i16_reg_8646;
wire    ap_CS_fsm_state3;
wire   [0:0] tmp_1151_fu_4483_p2;
reg   [0:0] tmp_1151_reg_8651;
wire   [0:0] brmerge40_demorgan_i_49_fu_4494_p2;
reg   [0:0] brmerge40_demorgan_i_49_reg_8656;
wire   [0:0] underflow_28_fu_4511_p2;
reg   [0:0] underflow_28_reg_8661;
wire   [0:0] brmerge_i_i17_fu_4516_p2;
reg   [0:0] brmerge_i_i17_reg_8666;
wire   [0:0] p_38_i17_fu_4584_p2;
reg   [0:0] p_38_i17_reg_8671;
wire   [0:0] tmp_1155_fu_4601_p2;
reg   [0:0] tmp_1155_reg_8676;
wire   [0:0] brmerge40_demorgan_i_50_fu_4612_p2;
reg   [0:0] brmerge40_demorgan_i_50_reg_8681;
wire   [0:0] underflow_29_fu_4629_p2;
reg   [0:0] underflow_29_reg_8686;
wire   [0:0] brmerge_i_i18_fu_4634_p2;
reg   [0:0] brmerge_i_i18_reg_8691;
wire   [0:0] p_38_i18_fu_4702_p2;
reg   [0:0] p_38_i18_reg_8696;
wire   [0:0] tmp_1159_fu_4719_p2;
reg   [0:0] tmp_1159_reg_8701;
wire   [0:0] brmerge40_demorgan_i_51_fu_4730_p2;
reg   [0:0] brmerge40_demorgan_i_51_reg_8706;
wire   [0:0] underflow_30_fu_4747_p2;
reg   [0:0] underflow_30_reg_8711;
wire   [0:0] brmerge_i_i19_fu_4752_p2;
reg   [0:0] brmerge_i_i19_reg_8716;
wire   [0:0] p_38_i19_fu_4820_p2;
reg   [0:0] p_38_i19_reg_8721;
wire   [0:0] tmp_1163_fu_4837_p2;
reg   [0:0] tmp_1163_reg_8726;
wire   [0:0] brmerge40_demorgan_i_52_fu_4848_p2;
reg   [0:0] brmerge40_demorgan_i_52_reg_8731;
wire   [0:0] underflow_31_fu_4865_p2;
reg   [0:0] underflow_31_reg_8736;
wire   [0:0] brmerge_i_i20_fu_4870_p2;
reg   [0:0] brmerge_i_i20_reg_8741;
wire   [0:0] p_38_i20_fu_4938_p2;
reg   [0:0] p_38_i20_reg_8746;
wire   [0:0] tmp_1167_fu_4955_p2;
reg   [0:0] tmp_1167_reg_8751;
wire   [0:0] brmerge40_demorgan_i_53_fu_4966_p2;
reg   [0:0] brmerge40_demorgan_i_53_reg_8756;
wire   [0:0] underflow_32_fu_4983_p2;
reg   [0:0] underflow_32_reg_8761;
wire   [0:0] brmerge_i_i21_fu_4988_p2;
reg   [0:0] brmerge_i_i21_reg_8766;
wire   [0:0] p_38_i21_fu_5056_p2;
reg   [0:0] p_38_i21_reg_8771;
wire   [0:0] tmp_1171_fu_5073_p2;
reg   [0:0] tmp_1171_reg_8776;
wire   [0:0] brmerge40_demorgan_i_54_fu_5084_p2;
reg   [0:0] brmerge40_demorgan_i_54_reg_8781;
wire   [0:0] underflow_33_fu_5101_p2;
reg   [0:0] underflow_33_reg_8786;
wire   [0:0] brmerge_i_i22_fu_5106_p2;
reg   [0:0] brmerge_i_i22_reg_8791;
wire   [0:0] p_38_i22_fu_5174_p2;
reg   [0:0] p_38_i22_reg_8796;
wire   [0:0] tmp_1175_fu_5191_p2;
reg   [0:0] tmp_1175_reg_8801;
wire   [0:0] brmerge40_demorgan_i_55_fu_5202_p2;
reg   [0:0] brmerge40_demorgan_i_55_reg_8806;
wire   [0:0] underflow_34_fu_5219_p2;
reg   [0:0] underflow_34_reg_8811;
wire   [0:0] brmerge_i_i23_fu_5224_p2;
reg   [0:0] brmerge_i_i23_reg_8816;
wire   [0:0] p_38_i23_fu_5292_p2;
reg   [0:0] p_38_i23_reg_8821;
wire   [0:0] tmp_1179_fu_5309_p2;
reg   [0:0] tmp_1179_reg_8826;
wire   [0:0] brmerge40_demorgan_i_56_fu_5320_p2;
reg   [0:0] brmerge40_demorgan_i_56_reg_8831;
wire   [0:0] underflow_35_fu_5337_p2;
reg   [0:0] underflow_35_reg_8836;
wire   [0:0] brmerge_i_i24_fu_5342_p2;
reg   [0:0] brmerge_i_i24_reg_8841;
reg   [0:0] isneg_reg_8846;
wire   [7:0] p_Val2_105_fu_5370_p2;
reg   [7:0] p_Val2_105_reg_8853;
reg   [0:0] newsignbit_34_reg_8859;
reg   [0:0] isneg_1_reg_8866;
wire   [7:0] p_Val2_94_fu_5406_p2;
reg   [7:0] p_Val2_94_reg_8873;
reg   [0:0] newsignbit_35_reg_8879;
reg   [0:0] isneg_2_reg_8886;
wire   [7:0] p_Val2_97_fu_5442_p2;
reg   [7:0] p_Val2_97_reg_8893;
reg   [0:0] newsignbit_36_reg_8899;
reg   [0:0] isneg_3_reg_8906;
wire   [7:0] p_Val2_100_fu_5478_p2;
reg   [7:0] p_Val2_100_reg_8913;
reg   [0:0] newsignbit_37_reg_8919;
reg   [0:0] isneg_4_reg_8926;
wire   [7:0] p_Val2_108_fu_5514_p2;
reg   [7:0] p_Val2_108_reg_8933;
reg   [0:0] newsignbit_38_reg_8939;
reg   [0:0] isneg_5_reg_8946;
wire   [7:0] p_Val2_111_fu_5550_p2;
reg   [7:0] p_Val2_111_reg_8953;
reg   [0:0] newsignbit_39_reg_8959;
reg   [0:0] isneg_6_reg_8966;
wire   [7:0] p_Val2_114_fu_5586_p2;
reg   [7:0] p_Val2_114_reg_8973;
reg   [0:0] newsignbit_40_reg_8979;
reg   [0:0] isneg_7_reg_8986;
wire   [7:0] p_Val2_117_fu_5622_p2;
reg   [7:0] p_Val2_117_reg_8993;
reg   [0:0] newsignbit_41_reg_8999;
reg   [0:0] isneg_8_reg_9006;
wire    ap_CS_fsm_state4;
wire   [7:0] p_Val2_120_fu_6258_p2;
reg   [7:0] p_Val2_120_reg_9013;
reg   [0:0] newsignbit_42_reg_9019;
reg   [0:0] isneg_9_reg_9026;
wire   [7:0] p_Val2_123_fu_6294_p2;
reg   [7:0] p_Val2_123_reg_9033;
reg   [0:0] newsignbit_43_reg_9039;
reg   [0:0] isneg_10_reg_9046;
wire   [7:0] p_Val2_126_fu_6330_p2;
reg   [7:0] p_Val2_126_reg_9053;
reg   [0:0] newsignbit_44_reg_9059;
reg   [0:0] isneg_11_reg_9066;
wire   [7:0] p_Val2_129_fu_6366_p2;
reg   [7:0] p_Val2_129_reg_9073;
reg   [0:0] newsignbit_45_reg_9079;
reg   [0:0] isneg_12_reg_9086;
wire   [7:0] p_Val2_133_fu_6402_p2;
reg   [7:0] p_Val2_133_reg_9093;
reg   [0:0] newsignbit_46_reg_9099;
reg   [0:0] isneg_13_reg_9106;
wire   [7:0] p_Val2_135_fu_6438_p2;
reg   [7:0] p_Val2_135_reg_9113;
reg   [0:0] newsignbit_47_reg_9119;
reg   [0:0] isneg_14_reg_9126;
wire   [7:0] p_Val2_138_fu_6474_p2;
reg   [7:0] p_Val2_138_reg_9133;
reg   [0:0] newsignbit_48_reg_9139;
reg   [0:0] isneg_15_reg_9146;
wire   [7:0] p_Val2_141_fu_6510_p2;
reg   [7:0] p_Val2_141_reg_9153;
reg   [0:0] newsignbit_49_reg_9159;
reg   [0:0] isneg_16_reg_9166;
wire    ap_CS_fsm_state5;
wire   [7:0] p_Val2_144_fu_6914_p2;
reg   [7:0] p_Val2_144_reg_9173;
reg   [0:0] newsignbit_50_reg_9179;
reg   [0:0] isneg_17_reg_9186;
wire   [7:0] p_Val2_147_fu_6950_p2;
reg   [7:0] p_Val2_147_reg_9193;
reg   [0:0] newsignbit_51_reg_9199;
reg   [0:0] isneg_18_reg_9206;
wire   [7:0] p_Val2_151_fu_6986_p2;
reg   [7:0] p_Val2_151_reg_9213;
reg   [0:0] newsignbit_52_reg_9219;
reg   [0:0] isneg_19_reg_9226;
wire   [7:0] p_Val2_153_fu_7022_p2;
reg   [7:0] p_Val2_153_reg_9233;
reg   [0:0] newsignbit_53_reg_9239;
wire   [0:0] isneg_20_fu_7234_p3;
reg   [0:0] isneg_20_reg_9246;
wire    ap_CS_fsm_state6;
wire   [7:0] p_Val2_156_fu_7242_p2;
reg   [7:0] p_Val2_156_reg_9252;
wire   [0:0] newsignbit_54_fu_7248_p3;
reg   [0:0] newsignbit_54_reg_9257;
wire   [7:0] p_Val2_44_892_fu_7268_p3;
reg   [7:0] p_Val2_44_892_reg_9263;
wire   [0:0] isneg_21_fu_7290_p3;
reg   [0:0] isneg_21_reg_9268;
wire   [7:0] p_Val2_160_fu_7298_p2;
reg   [7:0] p_Val2_160_reg_9274;
wire   [0:0] newsignbit_55_fu_7304_p3;
reg   [0:0] newsignbit_55_reg_9279;
wire   [7:0] p_Val2_45_893_fu_7324_p3;
reg   [7:0] p_Val2_45_893_reg_9285;
wire  signed [7:0] p_Val2_s_fu_428_p0;
wire  signed [7:0] p_Val2_s_fu_428_p1;
wire   [0:0] tmp_2051_fu_452_p3;
wire   [7:0] p_Val2_101_fu_442_p4;
wire   [7:0] tmp_s_fu_460_p1;
wire  signed [7:0] p_Val2_1_fu_496_p0;
wire  signed [7:0] p_Val2_1_fu_496_p1;
wire   [0:0] tmp_2056_fu_520_p3;
wire   [7:0] p_Val2_2_fu_510_p4;
wire   [7:0] tmp_1088_fu_528_p1;
wire  signed [7:0] p_Val2_5_fu_564_p0;
wire  signed [7:0] p_Val2_5_fu_564_p1;
wire   [0:0] tmp_2061_fu_588_p3;
wire   [7:0] p_Val2_6_fu_578_p4;
wire   [7:0] tmp_1092_fu_596_p1;
wire  signed [7:0] p_Val2_9_fu_632_p0;
wire  signed [7:0] p_Val2_9_fu_632_p1;
wire   [0:0] tmp_2066_fu_656_p3;
wire   [7:0] p_Val2_10_fu_646_p4;
wire   [7:0] tmp_1096_fu_664_p1;
wire  signed [7:0] p_Val2_13_fu_700_p0;
wire  signed [7:0] p_Val2_13_fu_700_p1;
wire   [0:0] tmp_2071_fu_724_p3;
wire   [7:0] p_Val2_14_fu_714_p4;
wire   [7:0] tmp_1100_fu_732_p1;
wire  signed [7:0] p_Val2_17_fu_768_p0;
wire  signed [7:0] p_Val2_17_fu_768_p1;
wire   [0:0] tmp_2076_fu_792_p3;
wire   [7:0] p_Val2_18_fu_782_p4;
wire   [7:0] tmp_1104_fu_800_p1;
wire  signed [7:0] p_Val2_21_fu_836_p0;
wire  signed [7:0] p_Val2_21_fu_836_p1;
wire   [0:0] tmp_2081_fu_860_p3;
wire   [7:0] p_Val2_22_fu_850_p4;
wire   [7:0] tmp_1108_fu_868_p1;
wire  signed [7:0] p_Val2_25_fu_904_p0;
wire  signed [7:0] p_Val2_25_fu_904_p1;
wire   [0:0] tmp_2086_fu_928_p3;
wire   [7:0] p_Val2_26_fu_918_p4;
wire   [7:0] tmp_1112_fu_936_p1;
wire  signed [7:0] p_Val2_29_fu_972_p0;
wire  signed [7:0] p_Val2_29_fu_972_p1;
wire   [0:0] tmp_2091_fu_996_p3;
wire   [7:0] p_Val2_30_fu_986_p4;
wire   [7:0] tmp_1116_fu_1004_p1;
wire  signed [7:0] p_Val2_33_fu_1040_p0;
wire  signed [7:0] p_Val2_33_fu_1040_p1;
wire   [0:0] tmp_2096_fu_1064_p3;
wire   [7:0] p_Val2_34_fu_1054_p4;
wire   [7:0] tmp_1120_fu_1072_p1;
wire  signed [7:0] p_Val2_37_fu_1108_p0;
wire  signed [7:0] p_Val2_37_fu_1108_p1;
wire   [0:0] tmp_2101_fu_1132_p3;
wire   [7:0] p_Val2_38_fu_1122_p4;
wire   [7:0] tmp_1124_fu_1140_p1;
wire  signed [7:0] p_Val2_41_fu_1176_p0;
wire  signed [7:0] p_Val2_41_fu_1176_p1;
wire   [0:0] tmp_2106_fu_1200_p3;
wire   [7:0] p_Val2_42_fu_1190_p4;
wire   [7:0] tmp_1128_fu_1208_p1;
wire  signed [7:0] p_Val2_45_fu_1244_p0;
wire  signed [7:0] p_Val2_45_fu_1244_p1;
wire   [0:0] tmp_2111_fu_1268_p3;
wire   [7:0] p_Val2_46_fu_1258_p4;
wire   [7:0] tmp_1132_fu_1276_p1;
wire  signed [7:0] p_Val2_49_fu_1312_p0;
wire  signed [7:0] p_Val2_49_fu_1312_p1;
wire   [0:0] tmp_2116_fu_1336_p3;
wire   [7:0] p_Val2_50_fu_1326_p4;
wire   [7:0] tmp_1136_fu_1344_p1;
wire  signed [7:0] p_Val2_53_fu_1380_p0;
wire  signed [7:0] p_Val2_53_fu_1380_p1;
wire   [0:0] tmp_2121_fu_1404_p3;
wire   [7:0] p_Val2_54_fu_1394_p4;
wire   [7:0] tmp_1140_fu_1412_p1;
wire  signed [7:0] p_Val2_57_fu_1448_p0;
wire  signed [7:0] p_Val2_57_fu_1448_p1;
wire   [0:0] tmp_2126_fu_1472_p3;
wire   [7:0] p_Val2_58_fu_1462_p4;
wire   [7:0] tmp_1144_fu_1480_p1;
wire   [0:0] tmp_2052_fu_1508_p3;
wire   [0:0] tmp_1085_fu_1515_p2;
wire   [0:0] carry_fu_1520_p2;
wire   [0:0] Range1_all_ones_fu_1533_p2;
wire   [0:0] Range1_all_zeros_fu_1538_p2;
wire   [0:0] tmp_2054_fu_1526_p3;
wire   [0:0] tmp_1086_fu_1551_p2;
wire   [0:0] p_41_i1_fu_1557_p2;
wire   [0:0] deleted_zeros_fu_1543_p3;
wire   [0:0] p_not_i1_fu_1576_p2;
wire   [0:0] brmerge_i1_fu_1582_p2;
wire   [0:0] deleted_ones_fu_1562_p3;
wire   [0:0] tmp_demorgan_fu_1603_p2;
wire   [0:0] tmp_fu_1609_p2;
wire   [0:0] overflow_fu_1592_p2;
wire   [0:0] tmp_2057_fu_1626_p3;
wire   [0:0] tmp_1089_fu_1633_p2;
wire   [0:0] carry_1_fu_1638_p2;
wire   [0:0] Range1_all_ones_1_fu_1651_p2;
wire   [0:0] Range1_all_zeros_1_fu_1656_p2;
wire   [0:0] tmp_2059_fu_1644_p3;
wire   [0:0] tmp_1090_fu_1669_p2;
wire   [0:0] p_41_i2_fu_1675_p2;
wire   [0:0] deleted_zeros_1_fu_1661_p3;
wire   [0:0] p_not_i2_fu_1694_p2;
wire   [0:0] brmerge_i2_fu_1700_p2;
wire   [0:0] deleted_ones_1_fu_1680_p3;
wire   [0:0] tmp2_demorgan_fu_1721_p2;
wire   [0:0] tmp2_fu_1727_p2;
wire   [0:0] overflow_1_fu_1710_p2;
wire   [0:0] tmp_2062_fu_1744_p3;
wire   [0:0] tmp_1093_fu_1751_p2;
wire   [0:0] carry_2_fu_1756_p2;
wire   [0:0] Range1_all_ones_2_fu_1769_p2;
wire   [0:0] Range1_all_zeros_2_fu_1774_p2;
wire   [0:0] tmp_2064_fu_1762_p3;
wire   [0:0] tmp_1094_fu_1787_p2;
wire   [0:0] p_41_i3_fu_1793_p2;
wire   [0:0] deleted_zeros_2_fu_1779_p3;
wire   [0:0] p_not_i3_fu_1812_p2;
wire   [0:0] brmerge_i3_fu_1818_p2;
wire   [0:0] deleted_ones_2_fu_1798_p3;
wire   [0:0] tmp4_demorgan_fu_1839_p2;
wire   [0:0] tmp4_fu_1845_p2;
wire   [0:0] overflow_2_fu_1828_p2;
wire   [0:0] tmp_2067_fu_1862_p3;
wire   [0:0] tmp_1097_fu_1869_p2;
wire   [0:0] carry_3_fu_1874_p2;
wire   [0:0] Range1_all_ones_3_fu_1887_p2;
wire   [0:0] Range1_all_zeros_3_fu_1892_p2;
wire   [0:0] tmp_2069_fu_1880_p3;
wire   [0:0] tmp_1098_fu_1905_p2;
wire   [0:0] p_41_i4_fu_1911_p2;
wire   [0:0] deleted_zeros_3_fu_1897_p3;
wire   [0:0] p_not_i4_fu_1930_p2;
wire   [0:0] brmerge_i4_fu_1936_p2;
wire   [0:0] deleted_ones_3_fu_1916_p3;
wire   [0:0] tmp6_demorgan_fu_1957_p2;
wire   [0:0] tmp6_fu_1963_p2;
wire   [0:0] overflow_3_fu_1946_p2;
wire   [0:0] tmp_2072_fu_1980_p3;
wire   [0:0] tmp_1101_fu_1987_p2;
wire   [0:0] carry_4_fu_1992_p2;
wire   [0:0] Range1_all_ones_4_fu_2005_p2;
wire   [0:0] Range1_all_zeros_4_fu_2010_p2;
wire   [0:0] tmp_2074_fu_1998_p3;
wire   [0:0] tmp_1102_fu_2023_p2;
wire   [0:0] p_41_i5_fu_2029_p2;
wire   [0:0] deleted_zeros_4_fu_2015_p3;
wire   [0:0] p_not_i5_fu_2048_p2;
wire   [0:0] brmerge_i5_fu_2054_p2;
wire   [0:0] deleted_ones_4_fu_2034_p3;
wire   [0:0] tmp8_demorgan_fu_2075_p2;
wire   [0:0] tmp8_fu_2081_p2;
wire   [0:0] overflow_4_fu_2064_p2;
wire   [0:0] tmp_2077_fu_2098_p3;
wire   [0:0] tmp_1105_fu_2105_p2;
wire   [0:0] carry_5_fu_2110_p2;
wire   [0:0] Range1_all_ones_5_fu_2123_p2;
wire   [0:0] Range1_all_zeros_5_fu_2128_p2;
wire   [0:0] tmp_2079_fu_2116_p3;
wire   [0:0] tmp_1106_fu_2141_p2;
wire   [0:0] p_41_i6_fu_2147_p2;
wire   [0:0] deleted_zeros_5_fu_2133_p3;
wire   [0:0] p_not_i6_fu_2166_p2;
wire   [0:0] brmerge_i6_fu_2172_p2;
wire   [0:0] deleted_ones_5_fu_2152_p3;
wire   [0:0] tmp10_demorgan_fu_2193_p2;
wire   [0:0] tmp10_fu_2199_p2;
wire   [0:0] overflow_5_fu_2182_p2;
wire   [0:0] tmp_2082_fu_2216_p3;
wire   [0:0] tmp_1109_fu_2223_p2;
wire   [0:0] carry_6_fu_2228_p2;
wire   [0:0] Range1_all_ones_6_fu_2241_p2;
wire   [0:0] Range1_all_zeros_6_fu_2246_p2;
wire   [0:0] tmp_2084_fu_2234_p3;
wire   [0:0] tmp_1110_fu_2259_p2;
wire   [0:0] p_41_i7_fu_2265_p2;
wire   [0:0] deleted_zeros_6_fu_2251_p3;
wire   [0:0] p_not_i7_fu_2284_p2;
wire   [0:0] brmerge_i7_fu_2290_p2;
wire   [0:0] deleted_ones_6_fu_2270_p3;
wire   [0:0] tmp12_demorgan_fu_2311_p2;
wire   [0:0] tmp12_fu_2317_p2;
wire   [0:0] overflow_6_fu_2300_p2;
wire   [0:0] tmp_2087_fu_2334_p3;
wire   [0:0] tmp_1113_fu_2341_p2;
wire   [0:0] carry_7_fu_2346_p2;
wire   [0:0] Range1_all_ones_7_fu_2359_p2;
wire   [0:0] Range1_all_zeros_7_fu_2364_p2;
wire   [0:0] tmp_2089_fu_2352_p3;
wire   [0:0] tmp_1114_fu_2377_p2;
wire   [0:0] p_41_i8_fu_2383_p2;
wire   [0:0] deleted_zeros_7_fu_2369_p3;
wire   [0:0] p_not_i8_fu_2402_p2;
wire   [0:0] brmerge_i8_fu_2408_p2;
wire   [0:0] deleted_ones_7_fu_2388_p3;
wire   [0:0] tmp14_demorgan_fu_2429_p2;
wire   [0:0] tmp14_fu_2435_p2;
wire   [0:0] overflow_7_fu_2418_p2;
wire   [0:0] tmp_2092_fu_2452_p3;
wire   [0:0] tmp_1117_fu_2459_p2;
wire   [0:0] carry_8_fu_2464_p2;
wire   [0:0] Range1_all_ones_8_fu_2477_p2;
wire   [0:0] Range1_all_zeros_8_fu_2482_p2;
wire   [0:0] tmp_2094_fu_2470_p3;
wire   [0:0] tmp_1118_fu_2495_p2;
wire   [0:0] p_41_i9_fu_2501_p2;
wire   [0:0] deleted_zeros_8_fu_2487_p3;
wire   [0:0] p_not_i9_fu_2520_p2;
wire   [0:0] brmerge_i9_fu_2526_p2;
wire   [0:0] deleted_ones_8_fu_2506_p3;
wire   [0:0] tmp16_demorgan_fu_2547_p2;
wire   [0:0] tmp16_fu_2553_p2;
wire   [0:0] overflow_8_fu_2536_p2;
wire   [0:0] tmp_2097_fu_2570_p3;
wire   [0:0] tmp_1121_fu_2577_p2;
wire   [0:0] carry_9_fu_2582_p2;
wire   [0:0] Range1_all_ones_9_fu_2595_p2;
wire   [0:0] Range1_all_zeros_9_fu_2600_p2;
wire   [0:0] tmp_2099_fu_2588_p3;
wire   [0:0] tmp_1122_fu_2613_p2;
wire   [0:0] p_41_i10_fu_2619_p2;
wire   [0:0] deleted_zeros_9_fu_2605_p3;
wire   [0:0] p_not_i10_fu_2638_p2;
wire   [0:0] brmerge_i_fu_2644_p2;
wire   [0:0] deleted_ones_9_fu_2624_p3;
wire   [0:0] tmp18_demorgan_fu_2665_p2;
wire   [0:0] tmp18_fu_2671_p2;
wire   [0:0] overflow_9_fu_2654_p2;
wire   [0:0] tmp_2102_fu_2688_p3;
wire   [0:0] tmp_1125_fu_2695_p2;
wire   [0:0] carry_10_fu_2700_p2;
wire   [0:0] Range1_all_ones_13_fu_2713_p2;
wire   [0:0] Range1_all_zeros_10_fu_2718_p2;
wire   [0:0] tmp_2104_fu_2706_p3;
wire   [0:0] tmp_1126_fu_2731_p2;
wire   [0:0] p_41_i11_fu_2737_p2;
wire   [0:0] deleted_zeros_10_fu_2723_p3;
wire   [0:0] p_not_i11_fu_2756_p2;
wire   [0:0] brmerge_i10_fu_2762_p2;
wire   [0:0] deleted_ones_13_fu_2742_p3;
wire   [0:0] tmp20_demorgan_fu_2783_p2;
wire   [0:0] tmp20_fu_2789_p2;
wire   [0:0] overflow_10_fu_2772_p2;
wire   [0:0] tmp_2107_fu_2806_p3;
wire   [0:0] tmp_1129_fu_2813_p2;
wire   [0:0] carry_11_fu_2818_p2;
wire   [0:0] Range1_all_ones_14_fu_2831_p2;
wire   [0:0] Range1_all_zeros_11_fu_2836_p2;
wire   [0:0] tmp_2109_fu_2824_p3;
wire   [0:0] tmp_1130_fu_2849_p2;
wire   [0:0] p_41_i12_fu_2855_p2;
wire   [0:0] deleted_zeros_11_fu_2841_p3;
wire   [0:0] p_not_i12_fu_2874_p2;
wire   [0:0] brmerge_i11_fu_2880_p2;
wire   [0:0] deleted_ones_14_fu_2860_p3;
wire   [0:0] tmp22_demorgan_fu_2901_p2;
wire   [0:0] tmp22_fu_2907_p2;
wire   [0:0] overflow_11_fu_2890_p2;
wire   [0:0] tmp_2112_fu_2924_p3;
wire   [0:0] tmp_1133_fu_2931_p2;
wire   [0:0] carry_12_fu_2936_p2;
wire   [0:0] Range1_all_ones_15_fu_2949_p2;
wire   [0:0] Range1_all_zeros_12_fu_2954_p2;
wire   [0:0] tmp_2114_fu_2942_p3;
wire   [0:0] tmp_1134_fu_2967_p2;
wire   [0:0] p_41_i13_fu_2973_p2;
wire   [0:0] deleted_zeros_12_fu_2959_p3;
wire   [0:0] p_not_i13_fu_2992_p2;
wire   [0:0] brmerge_i12_fu_2998_p2;
wire   [0:0] deleted_ones_15_fu_2978_p3;
wire   [0:0] tmp24_demorgan_fu_3019_p2;
wire   [0:0] tmp24_fu_3025_p2;
wire   [0:0] overflow_12_fu_3008_p2;
wire   [0:0] tmp_2117_fu_3042_p3;
wire   [0:0] tmp_1137_fu_3049_p2;
wire   [0:0] carry_13_fu_3054_p2;
wire   [0:0] Range1_all_ones_16_fu_3067_p2;
wire   [0:0] Range1_all_zeros_13_fu_3072_p2;
wire   [0:0] tmp_2119_fu_3060_p3;
wire   [0:0] tmp_1138_fu_3085_p2;
wire   [0:0] p_41_i14_fu_3091_p2;
wire   [0:0] deleted_zeros_13_fu_3077_p3;
wire   [0:0] p_not_i14_fu_3110_p2;
wire   [0:0] brmerge_i13_fu_3116_p2;
wire   [0:0] deleted_ones_16_fu_3096_p3;
wire   [0:0] tmp26_demorgan_fu_3137_p2;
wire   [0:0] tmp26_fu_3143_p2;
wire   [0:0] overflow_13_fu_3126_p2;
wire   [0:0] tmp_2122_fu_3160_p3;
wire   [0:0] tmp_1141_fu_3167_p2;
wire   [0:0] carry_14_fu_3172_p2;
wire   [0:0] Range1_all_ones_17_fu_3185_p2;
wire   [0:0] Range1_all_zeros_14_fu_3190_p2;
wire   [0:0] tmp_2124_fu_3178_p3;
wire   [0:0] tmp_1142_fu_3203_p2;
wire   [0:0] p_41_i15_fu_3209_p2;
wire   [0:0] deleted_zeros_14_fu_3195_p3;
wire   [0:0] p_not_i15_fu_3228_p2;
wire   [0:0] brmerge_i14_fu_3234_p2;
wire   [0:0] deleted_ones_17_fu_3214_p3;
wire   [0:0] tmp28_demorgan_fu_3255_p2;
wire   [0:0] tmp28_fu_3261_p2;
wire   [0:0] overflow_14_fu_3244_p2;
wire   [0:0] tmp_2127_fu_3278_p3;
wire   [0:0] tmp_1145_fu_3285_p2;
wire   [0:0] carry_15_fu_3290_p2;
wire   [0:0] Range1_all_ones_18_fu_3303_p2;
wire   [0:0] Range1_all_zeros_15_fu_3308_p2;
wire   [0:0] tmp_2129_fu_3296_p3;
wire   [0:0] tmp_1146_fu_3321_p2;
wire   [0:0] p_41_i_fu_3327_p2;
wire   [0:0] deleted_zeros_15_fu_3313_p3;
wire   [0:0] p_not_i_fu_3346_p2;
wire   [0:0] brmerge_i15_fu_3352_p2;
wire   [0:0] deleted_ones_18_fu_3332_p3;
wire   [0:0] tmp30_demorgan_fu_3373_p2;
wire   [0:0] tmp30_fu_3379_p2;
wire   [0:0] overflow_15_fu_3362_p2;
wire  signed [7:0] p_Val2_61_fu_3404_p0;
wire  signed [7:0] p_Val2_61_fu_3404_p1;
wire   [0:0] tmp_2131_fu_3428_p3;
wire   [7:0] p_Val2_62_fu_3418_p4;
wire   [7:0] tmp_1148_fu_3436_p1;
wire  signed [7:0] p_Val2_65_fu_3472_p0;
wire  signed [7:0] p_Val2_65_fu_3472_p1;
wire   [0:0] tmp_2136_fu_3496_p3;
wire   [7:0] p_Val2_66_fu_3486_p4;
wire   [7:0] tmp_1152_fu_3504_p1;
wire  signed [7:0] p_Val2_69_fu_3540_p0;
wire  signed [7:0] p_Val2_69_fu_3540_p1;
wire   [0:0] tmp_2141_fu_3564_p3;
wire   [7:0] p_Val2_70_fu_3554_p4;
wire   [7:0] tmp_1156_fu_3572_p1;
wire  signed [7:0] p_Val2_73_fu_3608_p0;
wire  signed [7:0] p_Val2_73_fu_3608_p1;
wire   [0:0] tmp_2146_fu_3632_p3;
wire   [7:0] p_Val2_74_fu_3622_p4;
wire   [7:0] tmp_1160_fu_3640_p1;
wire  signed [7:0] p_Val2_77_fu_3676_p0;
wire  signed [7:0] p_Val2_77_fu_3676_p1;
wire   [0:0] tmp_2151_fu_3700_p3;
wire   [7:0] p_Val2_78_fu_3690_p4;
wire   [7:0] tmp_1164_fu_3708_p1;
wire  signed [7:0] p_Val2_81_fu_3744_p0;
wire  signed [7:0] p_Val2_81_fu_3744_p1;
wire   [0:0] tmp_2156_fu_3768_p3;
wire   [7:0] p_Val2_82_fu_3758_p4;
wire   [7:0] tmp_1168_fu_3776_p1;
wire  signed [7:0] p_Val2_85_fu_3812_p0;
wire  signed [7:0] p_Val2_85_fu_3812_p1;
wire   [0:0] tmp_2161_fu_3836_p3;
wire   [7:0] p_Val2_86_fu_3826_p4;
wire   [7:0] tmp_1172_fu_3844_p1;
wire  signed [7:0] p_Val2_89_fu_3880_p0;
wire  signed [7:0] p_Val2_89_fu_3880_p1;
wire   [0:0] tmp_2166_fu_3904_p3;
wire   [7:0] p_Val2_90_fu_3894_p4;
wire   [7:0] tmp_1176_fu_3912_p1;
wire   [0:0] tmp1_fu_3940_p2;
wire   [0:0] underflow_not_fu_3944_p2;
wire   [7:0] p_Val2_102_mux_fu_3949_p3;
wire   [7:0] p_Val2_s_848_fu_3955_p3;
wire   [0:0] tmp3_fu_3969_p2;
wire   [0:0] underflow_13_not_fu_3973_p2;
wire   [7:0] p_Val2_3_mux_fu_3978_p3;
wire   [7:0] p_Val2_3_849_fu_3984_p3;
wire   [0:0] tmp5_fu_3998_p2;
wire   [0:0] underflow_14_not_fu_4002_p2;
wire   [7:0] p_Val2_7_mux_fu_4007_p3;
wire   [7:0] p_Val2_7_850_fu_4013_p3;
wire   [0:0] tmp7_fu_4027_p2;
wire   [0:0] underflow_15_not_fu_4031_p2;
wire   [7:0] p_Val2_11_mux_fu_4036_p3;
wire   [7:0] p_Val2_2_851_fu_4042_p3;
wire   [0:0] tmp9_fu_4056_p2;
wire   [0:0] underflow_16_not_fu_4060_p2;
wire   [7:0] p_Val2_15_mux_fu_4065_p3;
wire   [7:0] p_Val2_4_852_fu_4071_p3;
wire   [0:0] tmp11_fu_4085_p2;
wire   [0:0] underflow_17_not_fu_4089_p2;
wire   [7:0] p_Val2_19_mux_fu_4094_p3;
wire   [7:0] p_Val2_5_853_fu_4100_p3;
wire   [0:0] tmp13_fu_4114_p2;
wire   [0:0] underflow_18_not_fu_4118_p2;
wire   [7:0] p_Val2_23_mux_fu_4123_p3;
wire   [7:0] p_Val2_6_854_fu_4129_p3;
wire   [0:0] tmp15_fu_4143_p2;
wire   [0:0] underflow_19_not_fu_4147_p2;
wire   [7:0] p_Val2_27_mux_fu_4152_p3;
wire   [7:0] p_Val2_8_855_fu_4158_p3;
wire   [0:0] tmp17_fu_4172_p2;
wire   [0:0] underflow_20_not_fu_4176_p2;
wire   [7:0] p_Val2_31_mux_fu_4181_p3;
wire   [7:0] p_Val2_9_856_fu_4187_p3;
wire   [0:0] tmp19_fu_4201_p2;
wire   [0:0] underflow_21_not_fu_4205_p2;
wire   [7:0] p_Val2_35_mux_fu_4210_p3;
wire   [7:0] p_Val2_1_857_fu_4216_p3;
wire   [0:0] tmp21_fu_4230_p2;
wire   [0:0] underflow_22_not_fu_4234_p2;
wire   [7:0] p_Val2_39_mux_fu_4239_p3;
wire   [7:0] p_Val2_10_858_fu_4245_p3;
wire   [0:0] tmp23_fu_4259_p2;
wire   [0:0] underflow_23_not_fu_4263_p2;
wire   [7:0] p_Val2_43_mux_fu_4268_p3;
wire   [7:0] p_Val2_11_859_fu_4274_p3;
wire   [0:0] tmp25_fu_4288_p2;
wire   [0:0] underflow_24_not_fu_4292_p2;
wire   [7:0] p_Val2_47_mux_fu_4297_p3;
wire   [7:0] p_Val2_12_860_fu_4303_p3;
wire   [0:0] tmp27_fu_4317_p2;
wire   [0:0] underflow_25_not_fu_4321_p2;
wire   [7:0] p_Val2_51_mux_fu_4326_p3;
wire   [7:0] p_Val2_13_861_fu_4332_p3;
wire   [0:0] tmp29_fu_4346_p2;
wire   [0:0] underflow_26_not_fu_4350_p2;
wire   [7:0] p_Val2_55_mux_fu_4355_p3;
wire   [7:0] p_Val2_14_862_fu_4361_p3;
wire   [0:0] tmp31_fu_4375_p2;
wire   [0:0] underflow_27_not_fu_4379_p2;
wire   [7:0] p_Val2_59_mux_fu_4384_p3;
wire   [7:0] p_Val2_15_863_fu_4390_p3;
wire   [0:0] tmp_2132_fu_4404_p3;
wire   [0:0] tmp_1149_fu_4411_p2;
wire   [0:0] carry_16_fu_4416_p2;
wire   [0:0] Range1_all_ones_19_fu_4429_p2;
wire   [0:0] Range1_all_zeros_16_fu_4434_p2;
wire   [0:0] tmp_2134_fu_4422_p3;
wire   [0:0] tmp_1150_fu_4447_p2;
wire   [0:0] p_41_i16_fu_4453_p2;
wire   [0:0] deleted_zeros_16_fu_4439_p3;
wire   [0:0] p_not_i16_fu_4472_p2;
wire   [0:0] brmerge_i16_fu_4478_p2;
wire   [0:0] deleted_ones_19_fu_4458_p3;
wire   [0:0] tmp32_demorgan_fu_4499_p2;
wire   [0:0] tmp32_fu_4505_p2;
wire   [0:0] overflow_16_fu_4488_p2;
wire   [0:0] tmp_2137_fu_4522_p3;
wire   [0:0] tmp_1153_fu_4529_p2;
wire   [0:0] carry_17_fu_4534_p2;
wire   [0:0] Range1_all_ones_20_fu_4547_p2;
wire   [0:0] Range1_all_zeros_17_fu_4552_p2;
wire   [0:0] tmp_2139_fu_4540_p3;
wire   [0:0] tmp_1154_fu_4565_p2;
wire   [0:0] p_41_i17_fu_4571_p2;
wire   [0:0] deleted_zeros_17_fu_4557_p3;
wire   [0:0] p_not_i17_fu_4590_p2;
wire   [0:0] brmerge_i17_fu_4596_p2;
wire   [0:0] deleted_ones_20_fu_4576_p3;
wire   [0:0] tmp34_demorgan_fu_4617_p2;
wire   [0:0] tmp34_fu_4623_p2;
wire   [0:0] overflow_17_fu_4606_p2;
wire   [0:0] tmp_2142_fu_4640_p3;
wire   [0:0] tmp_1157_fu_4647_p2;
wire   [0:0] carry_18_fu_4652_p2;
wire   [0:0] Range1_all_ones_21_fu_4665_p2;
wire   [0:0] Range1_all_zeros_18_fu_4670_p2;
wire   [0:0] tmp_2144_fu_4658_p3;
wire   [0:0] tmp_1158_fu_4683_p2;
wire   [0:0] p_41_i18_fu_4689_p2;
wire   [0:0] deleted_zeros_18_fu_4675_p3;
wire   [0:0] p_not_i18_fu_4708_p2;
wire   [0:0] brmerge_i18_fu_4714_p2;
wire   [0:0] deleted_ones_21_fu_4694_p3;
wire   [0:0] tmp36_demorgan_fu_4735_p2;
wire   [0:0] tmp36_fu_4741_p2;
wire   [0:0] overflow_18_fu_4724_p2;
wire   [0:0] tmp_2147_fu_4758_p3;
wire   [0:0] tmp_1161_fu_4765_p2;
wire   [0:0] carry_19_fu_4770_p2;
wire   [0:0] Range1_all_ones_22_fu_4783_p2;
wire   [0:0] Range1_all_zeros_19_fu_4788_p2;
wire   [0:0] tmp_2149_fu_4776_p3;
wire   [0:0] tmp_1162_fu_4801_p2;
wire   [0:0] p_41_i19_fu_4807_p2;
wire   [0:0] deleted_zeros_19_fu_4793_p3;
wire   [0:0] p_not_i19_fu_4826_p2;
wire   [0:0] brmerge_i19_fu_4832_p2;
wire   [0:0] deleted_ones_22_fu_4812_p3;
wire   [0:0] tmp38_demorgan_fu_4853_p2;
wire   [0:0] tmp38_fu_4859_p2;
wire   [0:0] overflow_19_fu_4842_p2;
wire   [0:0] tmp_2152_fu_4876_p3;
wire   [0:0] tmp_1165_fu_4883_p2;
wire   [0:0] carry_20_fu_4888_p2;
wire   [0:0] Range1_all_ones_23_fu_4901_p2;
wire   [0:0] Range1_all_zeros_20_fu_4906_p2;
wire   [0:0] tmp_2154_fu_4894_p3;
wire   [0:0] tmp_1166_fu_4919_p2;
wire   [0:0] p_41_i20_fu_4925_p2;
wire   [0:0] deleted_zeros_20_fu_4911_p3;
wire   [0:0] p_not_i20_fu_4944_p2;
wire   [0:0] brmerge_i20_fu_4950_p2;
wire   [0:0] deleted_ones_23_fu_4930_p3;
wire   [0:0] tmp40_demorgan_fu_4971_p2;
wire   [0:0] tmp40_fu_4977_p2;
wire   [0:0] overflow_20_fu_4960_p2;
wire   [0:0] tmp_2157_fu_4994_p3;
wire   [0:0] tmp_1169_fu_5001_p2;
wire   [0:0] carry_21_fu_5006_p2;
wire   [0:0] Range1_all_ones_24_fu_5019_p2;
wire   [0:0] Range1_all_zeros_21_fu_5024_p2;
wire   [0:0] tmp_2159_fu_5012_p3;
wire   [0:0] tmp_1170_fu_5037_p2;
wire   [0:0] p_41_i21_fu_5043_p2;
wire   [0:0] deleted_zeros_21_fu_5029_p3;
wire   [0:0] p_not_i21_fu_5062_p2;
wire   [0:0] brmerge_i21_fu_5068_p2;
wire   [0:0] deleted_ones_24_fu_5048_p3;
wire   [0:0] tmp42_demorgan_fu_5089_p2;
wire   [0:0] tmp42_fu_5095_p2;
wire   [0:0] overflow_21_fu_5078_p2;
wire   [0:0] tmp_2162_fu_5112_p3;
wire   [0:0] tmp_1173_fu_5119_p2;
wire   [0:0] carry_22_fu_5124_p2;
wire   [0:0] Range1_all_ones_25_fu_5137_p2;
wire   [0:0] Range1_all_zeros_22_fu_5142_p2;
wire   [0:0] tmp_2164_fu_5130_p3;
wire   [0:0] tmp_1174_fu_5155_p2;
wire   [0:0] p_41_i22_fu_5161_p2;
wire   [0:0] deleted_zeros_22_fu_5147_p3;
wire   [0:0] p_not_i22_fu_5180_p2;
wire   [0:0] brmerge_i22_fu_5186_p2;
wire   [0:0] deleted_ones_25_fu_5166_p3;
wire   [0:0] tmp44_demorgan_fu_5207_p2;
wire   [0:0] tmp44_fu_5213_p2;
wire   [0:0] overflow_22_fu_5196_p2;
wire   [0:0] tmp_2167_fu_5230_p3;
wire   [0:0] tmp_1177_fu_5237_p2;
wire   [0:0] carry_23_fu_5242_p2;
wire   [0:0] Range1_all_ones_26_fu_5255_p2;
wire   [0:0] Range1_all_zeros_23_fu_5260_p2;
wire   [0:0] tmp_2169_fu_5248_p3;
wire   [0:0] tmp_1178_fu_5273_p2;
wire   [0:0] p_41_i23_fu_5279_p2;
wire   [0:0] deleted_zeros_23_fu_5265_p3;
wire   [0:0] p_not_i23_fu_5298_p2;
wire   [0:0] brmerge_i23_fu_5304_p2;
wire   [0:0] deleted_ones_26_fu_5284_p3;
wire   [0:0] tmp46_demorgan_fu_5325_p2;
wire   [0:0] tmp46_fu_5331_p2;
wire   [0:0] overflow_23_fu_5314_p2;
wire   [7:0] p_Val2_103_fu_3961_p3;
wire   [7:0] p_Val2_4_fu_3990_p3;
wire  signed [8:0] tmp_1181_fu_5352_p1;
wire  signed [8:0] tmp_1180_fu_5348_p1;
wire   [8:0] p_Val2_104_fu_5356_p2;
wire   [7:0] p_Val2_8_fu_4019_p3;
wire   [7:0] p_Val2_12_fu_4048_p3;
wire  signed [8:0] tmp_1184_fu_5388_p1;
wire  signed [8:0] tmp_1183_fu_5384_p1;
wire   [8:0] p_Val2_93_fu_5392_p2;
wire   [7:0] p_Val2_16_fu_4077_p3;
wire   [7:0] p_Val2_20_fu_4106_p3;
wire  signed [8:0] tmp_1187_fu_5424_p1;
wire  signed [8:0] tmp_1186_fu_5420_p1;
wire   [8:0] p_Val2_96_fu_5428_p2;
wire   [7:0] p_Val2_24_fu_4135_p3;
wire   [7:0] p_Val2_28_fu_4164_p3;
wire  signed [8:0] tmp_1190_fu_5460_p1;
wire  signed [8:0] tmp_1189_fu_5456_p1;
wire   [8:0] p_Val2_99_fu_5464_p2;
wire   [7:0] p_Val2_32_fu_4193_p3;
wire   [7:0] p_Val2_36_fu_4222_p3;
wire  signed [8:0] tmp_1193_fu_5496_p1;
wire  signed [8:0] tmp_1192_fu_5492_p1;
wire   [8:0] p_Val2_107_fu_5500_p2;
wire   [7:0] p_Val2_40_fu_4251_p3;
wire   [7:0] p_Val2_44_fu_4280_p3;
wire  signed [8:0] tmp_1196_fu_5532_p1;
wire  signed [8:0] tmp_1195_fu_5528_p1;
wire   [8:0] p_Val2_110_fu_5536_p2;
wire   [7:0] p_Val2_48_fu_4309_p3;
wire   [7:0] p_Val2_52_fu_4338_p3;
wire  signed [8:0] tmp_1199_fu_5568_p1;
wire  signed [8:0] tmp_1198_fu_5564_p1;
wire   [8:0] p_Val2_113_fu_5572_p2;
wire   [7:0] p_Val2_56_fu_4367_p3;
wire   [7:0] p_Val2_60_fu_4396_p3;
wire  signed [8:0] tmp_1202_fu_5604_p1;
wire  signed [8:0] tmp_1201_fu_5600_p1;
wire   [8:0] p_Val2_116_fu_5608_p2;
wire   [0:0] tmp33_fu_5636_p2;
wire   [0:0] underflow_28_not_fu_5640_p2;
wire   [7:0] p_Val2_63_mux_fu_5645_p3;
wire   [7:0] p_Val2_16_864_fu_5651_p3;
wire   [0:0] tmp35_fu_5665_p2;
wire   [0:0] underflow_29_not_fu_5669_p2;
wire   [7:0] p_Val2_67_mux_fu_5674_p3;
wire   [7:0] p_Val2_17_865_fu_5680_p3;
wire   [0:0] tmp37_fu_5694_p2;
wire   [0:0] underflow_30_not_fu_5698_p2;
wire   [7:0] p_Val2_71_mux_fu_5703_p3;
wire   [7:0] p_Val2_18_866_fu_5709_p3;
wire   [0:0] tmp39_fu_5723_p2;
wire   [0:0] underflow_31_not_fu_5727_p2;
wire   [7:0] p_Val2_75_mux_fu_5732_p3;
wire   [7:0] p_Val2_19_867_fu_5738_p3;
wire   [0:0] tmp41_fu_5752_p2;
wire   [0:0] underflow_32_not_fu_5756_p2;
wire   [7:0] p_Val2_79_mux_fu_5761_p3;
wire   [7:0] p_Val2_20_868_fu_5767_p3;
wire   [0:0] tmp43_fu_5781_p2;
wire   [0:0] underflow_33_not_fu_5785_p2;
wire   [7:0] p_Val2_83_mux_fu_5790_p3;
wire   [7:0] p_Val2_21_869_fu_5796_p3;
wire   [0:0] tmp45_fu_5810_p2;
wire   [0:0] underflow_34_not_fu_5814_p2;
wire   [7:0] p_Val2_87_mux_fu_5819_p3;
wire   [7:0] p_Val2_22_870_fu_5825_p3;
wire   [0:0] tmp47_fu_5839_p2;
wire   [0:0] underflow_35_not_fu_5843_p2;
wire   [7:0] p_Val2_91_mux_fu_5848_p3;
wire   [7:0] p_Val2_23_871_fu_5854_p3;
wire   [0:0] tmp_1182_fu_5868_p2;
wire   [0:0] isneg_not_fu_5882_p2;
wire   [0:0] brmerge_i_i_fu_5878_p2;
wire   [0:0] underflow_36_fu_5873_p2;
wire   [0:0] brmerge_fu_5887_p2;
wire   [7:0] p_Val2_105_mux_fu_5892_p3;
wire   [7:0] p_Val2_24_872_fu_5899_p3;
wire   [0:0] tmp_1185_fu_5914_p2;
wire   [0:0] isneg_48_not_fu_5928_p2;
wire   [0:0] brmerge_i_i25_fu_5924_p2;
wire   [0:0] underflow_37_fu_5919_p2;
wire   [0:0] brmerge1_fu_5933_p2;
wire   [7:0] p_Val2_94_mux_fu_5938_p3;
wire   [7:0] p_Val2_25_873_fu_5945_p3;
wire   [0:0] tmp_1188_fu_5960_p2;
wire   [0:0] isneg_49_not_fu_5974_p2;
wire   [0:0] brmerge_i_i26_fu_5970_p2;
wire   [0:0] underflow_38_fu_5965_p2;
wire   [0:0] brmerge2_fu_5979_p2;
wire   [7:0] p_Val2_97_mux_fu_5984_p3;
wire   [7:0] p_Val2_26_874_fu_5991_p3;
wire   [0:0] tmp_1191_fu_6006_p2;
wire   [0:0] isneg_50_not_fu_6020_p2;
wire   [0:0] brmerge_i_i27_fu_6016_p2;
wire   [0:0] underflow_39_fu_6011_p2;
wire   [0:0] brmerge3_fu_6025_p2;
wire   [7:0] p_Val2_100_mux_fu_6030_p3;
wire   [7:0] p_Val2_27_875_fu_6037_p3;
wire   [0:0] tmp_1194_fu_6052_p2;
wire   [0:0] isneg_51_not_fu_6066_p2;
wire   [0:0] brmerge_i_i28_fu_6062_p2;
wire   [0:0] underflow_40_fu_6057_p2;
wire   [0:0] brmerge4_fu_6071_p2;
wire   [7:0] p_Val2_108_mux_fu_6076_p3;
wire   [7:0] p_Val2_28_876_fu_6083_p3;
wire   [0:0] tmp_1197_fu_6098_p2;
wire   [0:0] isneg_52_not_fu_6112_p2;
wire   [0:0] brmerge_i_i29_fu_6108_p2;
wire   [0:0] underflow_41_fu_6103_p2;
wire   [0:0] brmerge5_fu_6117_p2;
wire   [7:0] p_Val2_111_mux_fu_6122_p3;
wire   [7:0] p_Val2_29_877_fu_6129_p3;
wire   [0:0] tmp_1200_fu_6144_p2;
wire   [0:0] isneg_53_not_fu_6158_p2;
wire   [0:0] brmerge_i_i30_fu_6154_p2;
wire   [0:0] underflow_42_fu_6149_p2;
wire   [0:0] brmerge6_fu_6163_p2;
wire   [7:0] p_Val2_114_mux_fu_6168_p3;
wire   [7:0] p_Val2_30_878_fu_6175_p3;
wire   [0:0] tmp_1203_fu_6190_p2;
wire   [0:0] isneg_54_not_fu_6204_p2;
wire   [0:0] brmerge_i_i31_fu_6200_p2;
wire   [0:0] underflow_43_fu_6195_p2;
wire   [0:0] brmerge7_fu_6209_p2;
wire   [7:0] p_Val2_117_mux_fu_6214_p3;
wire   [7:0] p_Val2_31_879_fu_6221_p3;
wire   [7:0] p_Val2_64_fu_5657_p3;
wire   [7:0] p_Val2_68_fu_5686_p3;
wire  signed [8:0] tmp_1205_fu_6240_p1;
wire  signed [8:0] tmp_1204_fu_6236_p1;
wire   [8:0] p_Val2_119_fu_6244_p2;
wire   [7:0] p_Val2_72_fu_5715_p3;
wire   [7:0] p_Val2_76_fu_5744_p3;
wire  signed [8:0] tmp_1208_fu_6276_p1;
wire  signed [8:0] tmp_1207_fu_6272_p1;
wire   [8:0] p_Val2_122_fu_6280_p2;
wire   [7:0] p_Val2_80_fu_5773_p3;
wire   [7:0] p_Val2_84_fu_5802_p3;
wire  signed [8:0] tmp_1211_fu_6312_p1;
wire  signed [8:0] tmp_1210_fu_6308_p1;
wire   [8:0] p_Val2_125_fu_6316_p2;
wire   [7:0] p_Val2_88_fu_5831_p3;
wire   [7:0] p_Val2_92_fu_5860_p3;
wire  signed [8:0] tmp_1214_fu_6348_p1;
wire  signed [8:0] tmp_1213_fu_6344_p1;
wire   [8:0] p_Val2_128_fu_6352_p2;
wire   [7:0] p_Val2_131_fu_5906_p3;
wire   [7:0] p_Val2_95_fu_5952_p3;
wire  signed [8:0] tmp_1217_fu_6384_p1;
wire  signed [8:0] tmp_1216_fu_6380_p1;
wire   [8:0] p_Val2_132_fu_6388_p2;
wire   [7:0] p_Val2_98_fu_5998_p3;
wire   [7:0] p_Val2_106_fu_6044_p3;
wire  signed [8:0] tmp_1220_fu_6420_p1;
wire  signed [8:0] tmp_1219_fu_6416_p1;
wire   [8:0] p_Val2_134_fu_6424_p2;
wire   [7:0] p_Val2_109_fu_6090_p3;
wire   [7:0] p_Val2_112_fu_6136_p3;
wire  signed [8:0] tmp_1223_fu_6456_p1;
wire  signed [8:0] tmp_1222_fu_6452_p1;
wire   [8:0] p_Val2_137_fu_6460_p2;
wire   [7:0] p_Val2_115_fu_6182_p3;
wire   [7:0] p_Val2_118_fu_6228_p3;
wire  signed [8:0] tmp_1226_fu_6492_p1;
wire  signed [8:0] tmp_1225_fu_6488_p1;
wire   [8:0] p_Val2_140_fu_6496_p2;
wire   [0:0] tmp_1206_fu_6524_p2;
wire   [0:0] isneg_55_not_fu_6538_p2;
wire   [0:0] brmerge_i_i32_fu_6534_p2;
wire   [0:0] underflow_44_fu_6529_p2;
wire   [0:0] brmerge8_fu_6543_p2;
wire   [7:0] p_Val2_120_mux_fu_6548_p3;
wire   [7:0] p_Val2_32_880_fu_6555_p3;
wire   [0:0] tmp_1209_fu_6570_p2;
wire   [0:0] isneg_56_not_fu_6584_p2;
wire   [0:0] brmerge_i_i33_fu_6580_p2;
wire   [0:0] underflow_45_fu_6575_p2;
wire   [0:0] brmerge9_fu_6589_p2;
wire   [7:0] p_Val2_123_mux_fu_6594_p3;
wire   [7:0] p_Val2_33_881_fu_6601_p3;
wire   [0:0] tmp_1212_fu_6616_p2;
wire   [0:0] isneg_57_not_fu_6630_p2;
wire   [0:0] brmerge_i_i34_fu_6626_p2;
wire   [0:0] underflow_46_fu_6621_p2;
wire   [0:0] brmerge10_fu_6635_p2;
wire   [7:0] p_Val2_126_mux_fu_6640_p3;
wire   [7:0] p_Val2_34_882_fu_6647_p3;
wire   [0:0] tmp_1215_fu_6662_p2;
wire   [0:0] isneg_58_not_fu_6676_p2;
wire   [0:0] brmerge_i_i35_fu_6672_p2;
wire   [0:0] underflow_47_fu_6667_p2;
wire   [0:0] brmerge11_fu_6681_p2;
wire   [7:0] p_Val2_129_mux_fu_6686_p3;
wire   [7:0] p_Val2_35_883_fu_6693_p3;
wire   [0:0] tmp_1218_fu_6708_p2;
wire   [0:0] isneg_59_not_fu_6722_p2;
wire   [0:0] brmerge_i_i36_fu_6718_p2;
wire   [0:0] underflow_48_fu_6713_p2;
wire   [0:0] brmerge12_fu_6727_p2;
wire   [7:0] p_Val2_133_mux_fu_6732_p3;
wire   [7:0] p_Val2_36_884_fu_6739_p3;
wire   [0:0] tmp_1221_fu_6754_p2;
wire   [0:0] isneg_60_not_fu_6768_p2;
wire   [0:0] brmerge_i_i37_fu_6764_p2;
wire   [0:0] underflow_49_fu_6759_p2;
wire   [0:0] brmerge13_fu_6773_p2;
wire   [7:0] p_Val2_135_mux_fu_6778_p3;
wire   [7:0] p_Val2_37_885_fu_6785_p3;
wire   [0:0] tmp_1224_fu_6800_p2;
wire   [0:0] isneg_61_not_fu_6814_p2;
wire   [0:0] brmerge_i_i38_fu_6810_p2;
wire   [0:0] underflow_50_fu_6805_p2;
wire   [0:0] brmerge14_fu_6819_p2;
wire   [7:0] p_Val2_138_mux_fu_6824_p3;
wire   [7:0] p_Val2_38_886_fu_6831_p3;
wire   [0:0] tmp_1227_fu_6846_p2;
wire   [0:0] isneg_62_not_fu_6860_p2;
wire   [0:0] brmerge_i_i39_fu_6856_p2;
wire   [0:0] underflow_51_fu_6851_p2;
wire   [0:0] brmerge15_fu_6865_p2;
wire   [7:0] p_Val2_141_mux_fu_6870_p3;
wire   [7:0] p_Val2_39_887_fu_6877_p3;
wire   [7:0] p_Val2_121_fu_6562_p3;
wire   [7:0] p_Val2_124_fu_6608_p3;
wire  signed [8:0] tmp_1229_fu_6896_p1;
wire  signed [8:0] tmp_1228_fu_6892_p1;
wire   [8:0] p_Val2_143_fu_6900_p2;
wire   [7:0] p_Val2_127_fu_6654_p3;
wire   [7:0] p_Val2_130_fu_6700_p3;
wire  signed [8:0] tmp_1232_fu_6932_p1;
wire  signed [8:0] tmp_1231_fu_6928_p1;
wire   [8:0] p_Val2_146_fu_6936_p2;
wire   [7:0] p_Val2_149_fu_6746_p3;
wire   [7:0] p_Val2_136_fu_6792_p3;
wire  signed [8:0] tmp_1235_fu_6968_p1;
wire  signed [8:0] tmp_1234_fu_6964_p1;
wire   [8:0] p_Val2_150_fu_6972_p2;
wire   [7:0] p_Val2_139_fu_6838_p3;
wire   [7:0] p_Val2_142_fu_6884_p3;
wire  signed [8:0] tmp_1238_fu_7004_p1;
wire  signed [8:0] tmp_1237_fu_7000_p1;
wire   [8:0] p_Val2_152_fu_7008_p2;
wire   [0:0] tmp_1230_fu_7036_p2;
wire   [0:0] isneg_63_not_fu_7050_p2;
wire   [0:0] brmerge_i_i40_fu_7046_p2;
wire   [0:0] underflow_52_fu_7041_p2;
wire   [0:0] brmerge16_fu_7055_p2;
wire   [7:0] p_Val2_144_mux_fu_7060_p3;
wire   [7:0] p_Val2_40_888_fu_7067_p3;
wire   [0:0] tmp_1233_fu_7082_p2;
wire   [0:0] isneg_64_not_fu_7096_p2;
wire   [0:0] brmerge_i_i41_fu_7092_p2;
wire   [0:0] underflow_53_fu_7087_p2;
wire   [0:0] brmerge17_fu_7101_p2;
wire   [7:0] p_Val2_147_mux_fu_7106_p3;
wire   [7:0] p_Val2_41_889_fu_7113_p3;
wire   [0:0] tmp_1236_fu_7128_p2;
wire   [0:0] isneg_65_not_fu_7142_p2;
wire   [0:0] brmerge_i_i42_fu_7138_p2;
wire   [0:0] underflow_54_fu_7133_p2;
wire   [0:0] brmerge18_fu_7147_p2;
wire   [7:0] p_Val2_151_mux_fu_7152_p3;
wire   [7:0] p_Val2_42_890_fu_7159_p3;
wire   [0:0] tmp_1239_fu_7174_p2;
wire   [0:0] isneg_66_not_fu_7188_p2;
wire   [0:0] brmerge_i_i43_fu_7184_p2;
wire   [0:0] underflow_55_fu_7179_p2;
wire   [0:0] brmerge19_fu_7193_p2;
wire   [7:0] p_Val2_153_mux_fu_7198_p3;
wire   [7:0] p_Val2_43_891_fu_7205_p3;
wire   [7:0] p_Val2_145_fu_7074_p3;
wire   [7:0] p_Val2_148_fu_7120_p3;
wire  signed [8:0] tmp_1241_fu_7224_p1;
wire  signed [8:0] tmp_1240_fu_7220_p1;
wire   [8:0] p_Val2_155_fu_7228_p2;
wire   [0:0] tmp_1242_fu_7256_p2;
wire   [0:0] underflow_56_fu_7262_p2;
wire   [7:0] p_Val2_158_fu_7166_p3;
wire   [7:0] p_Val2_154_fu_7212_p3;
wire  signed [8:0] tmp_1244_fu_7280_p1;
wire  signed [8:0] tmp_1243_fu_7276_p1;
wire   [8:0] p_Val2_159_fu_7284_p2;
wire   [0:0] tmp_1245_fu_7312_p2;
wire   [0:0] underflow_57_fu_7318_p2;
wire    ap_CS_fsm_state7;
wire   [0:0] isneg_67_not_fu_7336_p2;
wire   [0:0] brmerge_i_i44_fu_7332_p2;
wire   [0:0] brmerge20_fu_7341_p2;
wire   [7:0] p_Val2_156_mux_fu_7346_p3;
wire   [0:0] isneg_68_not_fu_7364_p2;
wire   [0:0] brmerge_i_i45_fu_7360_p2;
wire   [0:0] brmerge21_fu_7369_p2;
wire   [7:0] p_Val2_160_mux_fu_7374_p3;
wire   [7:0] p_Val2_157_fu_7353_p3;
wire   [7:0] p_Val2_161_fu_7381_p3;
wire  signed [8:0] tmp_1247_fu_7392_p1;
wire  signed [8:0] tmp_1246_fu_7388_p1;
wire   [8:0] p_Val2_162_fu_7396_p2;
wire   [7:0] p_Val2_163_fu_7410_p2;
wire   [0:0] newsignbit_56_fu_7416_p3;
wire   [0:0] isneg_22_fu_7402_p3;
wire   [0:0] tmp_1248_fu_7424_p2;
wire   [0:0] isneg_69_not_fu_7442_p2;
wire   [0:0] brmerge_i_i46_fu_7436_p2;
wire   [0:0] underflow_58_fu_7430_p2;
wire   [0:0] brmerge22_fu_7448_p2;
wire   [7:0] add22_V_fu_7454_p3;
wire   [7:0] p_Val2_46_894_fu_7462_p3;
reg   [6:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 7'd1;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        brmerge40_demorgan_i_35_reg_8025 <= brmerge40_demorgan_i_35_fu_1716_p2;
        brmerge40_demorgan_i_36_reg_8050 <= brmerge40_demorgan_i_36_fu_1834_p2;
        brmerge40_demorgan_i_37_reg_8075 <= brmerge40_demorgan_i_37_fu_1952_p2;
        brmerge40_demorgan_i_38_reg_8100 <= brmerge40_demorgan_i_38_fu_2070_p2;
        brmerge40_demorgan_i_39_reg_8125 <= brmerge40_demorgan_i_39_fu_2188_p2;
        brmerge40_demorgan_i_40_reg_8150 <= brmerge40_demorgan_i_40_fu_2306_p2;
        brmerge40_demorgan_i_41_reg_8175 <= brmerge40_demorgan_i_41_fu_2424_p2;
        brmerge40_demorgan_i_42_reg_8200 <= brmerge40_demorgan_i_42_fu_2542_p2;
        brmerge40_demorgan_i_43_reg_8225 <= brmerge40_demorgan_i_43_fu_2660_p2;
        brmerge40_demorgan_i_44_reg_8250 <= brmerge40_demorgan_i_44_fu_2778_p2;
        brmerge40_demorgan_i_45_reg_8275 <= brmerge40_demorgan_i_45_fu_2896_p2;
        brmerge40_demorgan_i_46_reg_8300 <= brmerge40_demorgan_i_46_fu_3014_p2;
        brmerge40_demorgan_i_47_reg_8325 <= brmerge40_demorgan_i_47_fu_3132_p2;
        brmerge40_demorgan_i_48_reg_8350 <= brmerge40_demorgan_i_48_fu_3250_p2;
        brmerge40_demorgan_i_57_reg_8000 <= brmerge40_demorgan_i_57_fu_1598_p2;
        brmerge40_demorgan_i_reg_8375 <= brmerge40_demorgan_i_fu_3368_p2;
        brmerge_i_i10_reg_8235 <= brmerge_i_i10_fu_2682_p2;
        brmerge_i_i11_reg_8260 <= brmerge_i_i11_fu_2800_p2;
        brmerge_i_i12_reg_8285 <= brmerge_i_i12_fu_2918_p2;
        brmerge_i_i13_reg_8310 <= brmerge_i_i13_fu_3036_p2;
        brmerge_i_i14_reg_8335 <= brmerge_i_i14_fu_3154_p2;
        brmerge_i_i15_reg_8360 <= brmerge_i_i15_fu_3272_p2;
        brmerge_i_i16_reg_8385 <= brmerge_i_i16_fu_3390_p2;
        brmerge_i_i1_reg_8210 <= brmerge_i_i1_fu_2564_p2;
        brmerge_i_i2_reg_8010 <= brmerge_i_i2_fu_1620_p2;
        brmerge_i_i3_reg_8035 <= brmerge_i_i3_fu_1738_p2;
        brmerge_i_i4_reg_8060 <= brmerge_i_i4_fu_1856_p2;
        brmerge_i_i5_reg_8085 <= brmerge_i_i5_fu_1974_p2;
        brmerge_i_i6_reg_8110 <= brmerge_i_i6_fu_2092_p2;
        brmerge_i_i7_reg_8135 <= brmerge_i_i7_fu_2210_p2;
        brmerge_i_i8_reg_8160 <= brmerge_i_i8_fu_2328_p2;
        brmerge_i_i9_reg_8185 <= brmerge_i_i9_fu_2446_p2;
        newsignbit_26_reg_8409 <= p_Val2_63_fu_3440_p2[32'd7];
        newsignbit_27_reg_8441 <= p_Val2_67_fu_3508_p2[32'd7];
        newsignbit_28_reg_8473 <= p_Val2_71_fu_3576_p2[32'd7];
        newsignbit_29_reg_8505 <= p_Val2_75_fu_3644_p2[32'd7];
        newsignbit_30_reg_8537 <= p_Val2_79_fu_3712_p2[32'd7];
        newsignbit_31_reg_8569 <= p_Val2_83_fu_3780_p2[32'd7];
        newsignbit_32_reg_8601 <= p_Val2_87_fu_3848_p2[32'd7];
        newsignbit_33_reg_8633 <= p_Val2_91_fu_3916_p2[32'd7];
        p_38_i10_reg_8215 <= p_38_i10_fu_2632_p2;
        p_38_i11_reg_8240 <= p_38_i11_fu_2750_p2;
        p_38_i12_reg_8265 <= p_38_i12_fu_2868_p2;
        p_38_i13_reg_8290 <= p_38_i13_fu_2986_p2;
        p_38_i14_reg_8315 <= p_38_i14_fu_3104_p2;
        p_38_i15_reg_8340 <= p_38_i15_fu_3222_p2;
        p_38_i1_reg_7990 <= p_38_i1_fu_1570_p2;
        p_38_i2_reg_8015 <= p_38_i2_fu_1688_p2;
        p_38_i3_reg_8040 <= p_38_i3_fu_1806_p2;
        p_38_i4_reg_8065 <= p_38_i4_fu_1924_p2;
        p_38_i5_reg_8090 <= p_38_i5_fu_2042_p2;
        p_38_i6_reg_8115 <= p_38_i6_fu_2160_p2;
        p_38_i7_reg_8140 <= p_38_i7_fu_2278_p2;
        p_38_i8_reg_8165 <= p_38_i8_fu_2396_p2;
        p_38_i9_reg_8190 <= p_38_i9_fu_2514_p2;
        p_38_i_reg_8365 <= p_38_i_fu_3340_p2;
        p_Result_16_reg_8416 <= {{p_Val2_61_fu_3404_p2[15:14]}};
        p_Result_17_reg_8448 <= {{p_Val2_65_fu_3472_p2[15:14]}};
        p_Result_18_reg_8480 <= {{p_Val2_69_fu_3540_p2[15:14]}};
        p_Result_19_reg_8512 <= {{p_Val2_73_fu_3608_p2[15:14]}};
        p_Result_20_reg_8544 <= {{p_Val2_77_fu_3676_p2[15:14]}};
        p_Result_21_reg_8576 <= {{p_Val2_81_fu_3744_p2[15:14]}};
        p_Result_22_reg_8608 <= {{p_Val2_85_fu_3812_p2[15:14]}};
        p_Result_23_reg_8640 <= {{p_Val2_89_fu_3880_p2[15:14]}};
        p_Val2_61_reg_8390 <= p_Val2_61_fu_3404_p2;
        p_Val2_63_reg_8403 <= p_Val2_63_fu_3440_p2;
        p_Val2_65_reg_8422 <= p_Val2_65_fu_3472_p2;
        p_Val2_67_reg_8435 <= p_Val2_67_fu_3508_p2;
        p_Val2_69_reg_8454 <= p_Val2_69_fu_3540_p2;
        p_Val2_71_reg_8467 <= p_Val2_71_fu_3576_p2;
        p_Val2_73_reg_8486 <= p_Val2_73_fu_3608_p2;
        p_Val2_75_reg_8499 <= p_Val2_75_fu_3644_p2;
        p_Val2_77_reg_8518 <= p_Val2_77_fu_3676_p2;
        p_Val2_79_reg_8531 <= p_Val2_79_fu_3712_p2;
        p_Val2_81_reg_8550 <= p_Val2_81_fu_3744_p2;
        p_Val2_83_reg_8563 <= p_Val2_83_fu_3780_p2;
        p_Val2_85_reg_8582 <= p_Val2_85_fu_3812_p2;
        p_Val2_87_reg_8595 <= p_Val2_87_fu_3848_p2;
        p_Val2_89_reg_8614 <= p_Val2_89_fu_3880_p2;
        p_Val2_91_reg_8627 <= p_Val2_91_fu_3916_p2;
        signbit_16_reg_8396 <= p_Val2_61_fu_3404_p2[32'd15];
        signbit_17_reg_8428 <= p_Val2_65_fu_3472_p2[32'd15];
        signbit_18_reg_8460 <= p_Val2_69_fu_3540_p2[32'd15];
        signbit_19_reg_8492 <= p_Val2_73_fu_3608_p2[32'd15];
        signbit_20_reg_8524 <= p_Val2_77_fu_3676_p2[32'd15];
        signbit_21_reg_8556 <= p_Val2_81_fu_3744_p2[32'd15];
        signbit_22_reg_8588 <= p_Val2_85_fu_3812_p2[32'd15];
        signbit_23_reg_8620 <= p_Val2_89_fu_3880_p2[32'd15];
        tmp_1087_reg_7995 <= tmp_1087_fu_1587_p2;
        tmp_1091_reg_8020 <= tmp_1091_fu_1705_p2;
        tmp_1095_reg_8045 <= tmp_1095_fu_1823_p2;
        tmp_1099_reg_8070 <= tmp_1099_fu_1941_p2;
        tmp_1103_reg_8095 <= tmp_1103_fu_2059_p2;
        tmp_1107_reg_8120 <= tmp_1107_fu_2177_p2;
        tmp_1111_reg_8145 <= tmp_1111_fu_2295_p2;
        tmp_1115_reg_8170 <= tmp_1115_fu_2413_p2;
        tmp_1119_reg_8195 <= tmp_1119_fu_2531_p2;
        tmp_1123_reg_8220 <= tmp_1123_fu_2649_p2;
        tmp_1127_reg_8245 <= tmp_1127_fu_2767_p2;
        tmp_1131_reg_8270 <= tmp_1131_fu_2885_p2;
        tmp_1135_reg_8295 <= tmp_1135_fu_3003_p2;
        tmp_1139_reg_8320 <= tmp_1139_fu_3121_p2;
        tmp_1143_reg_8345 <= tmp_1143_fu_3239_p2;
        tmp_1147_reg_8370 <= tmp_1147_fu_3357_p2;
        underflow_13_reg_8030 <= underflow_13_fu_1733_p2;
        underflow_14_reg_8055 <= underflow_14_fu_1851_p2;
        underflow_15_reg_8080 <= underflow_15_fu_1969_p2;
        underflow_16_reg_8105 <= underflow_16_fu_2087_p2;
        underflow_17_reg_8130 <= underflow_17_fu_2205_p2;
        underflow_18_reg_8155 <= underflow_18_fu_2323_p2;
        underflow_19_reg_8180 <= underflow_19_fu_2441_p2;
        underflow_20_reg_8205 <= underflow_20_fu_2559_p2;
        underflow_21_reg_8230 <= underflow_21_fu_2677_p2;
        underflow_22_reg_8255 <= underflow_22_fu_2795_p2;
        underflow_23_reg_8280 <= underflow_23_fu_2913_p2;
        underflow_24_reg_8305 <= underflow_24_fu_3031_p2;
        underflow_25_reg_8330 <= underflow_25_fu_3149_p2;
        underflow_26_reg_8355 <= underflow_26_fu_3267_p2;
        underflow_27_reg_8380 <= underflow_27_fu_3385_p2;
        underflow_reg_8005 <= underflow_fu_1615_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        brmerge40_demorgan_i_49_reg_8656 <= brmerge40_demorgan_i_49_fu_4494_p2;
        brmerge40_demorgan_i_50_reg_8681 <= brmerge40_demorgan_i_50_fu_4612_p2;
        brmerge40_demorgan_i_51_reg_8706 <= brmerge40_demorgan_i_51_fu_4730_p2;
        brmerge40_demorgan_i_52_reg_8731 <= brmerge40_demorgan_i_52_fu_4848_p2;
        brmerge40_demorgan_i_53_reg_8756 <= brmerge40_demorgan_i_53_fu_4966_p2;
        brmerge40_demorgan_i_54_reg_8781 <= brmerge40_demorgan_i_54_fu_5084_p2;
        brmerge40_demorgan_i_55_reg_8806 <= brmerge40_demorgan_i_55_fu_5202_p2;
        brmerge40_demorgan_i_56_reg_8831 <= brmerge40_demorgan_i_56_fu_5320_p2;
        brmerge_i_i17_reg_8666 <= brmerge_i_i17_fu_4516_p2;
        brmerge_i_i18_reg_8691 <= brmerge_i_i18_fu_4634_p2;
        brmerge_i_i19_reg_8716 <= brmerge_i_i19_fu_4752_p2;
        brmerge_i_i20_reg_8741 <= brmerge_i_i20_fu_4870_p2;
        brmerge_i_i21_reg_8766 <= brmerge_i_i21_fu_4988_p2;
        brmerge_i_i22_reg_8791 <= brmerge_i_i22_fu_5106_p2;
        brmerge_i_i23_reg_8816 <= brmerge_i_i23_fu_5224_p2;
        brmerge_i_i24_reg_8841 <= brmerge_i_i24_fu_5342_p2;
        isneg_1_reg_8866 <= p_Val2_93_fu_5392_p2[32'd8];
        isneg_2_reg_8886 <= p_Val2_96_fu_5428_p2[32'd8];
        isneg_3_reg_8906 <= p_Val2_99_fu_5464_p2[32'd8];
        isneg_4_reg_8926 <= p_Val2_107_fu_5500_p2[32'd8];
        isneg_5_reg_8946 <= p_Val2_110_fu_5536_p2[32'd8];
        isneg_6_reg_8966 <= p_Val2_113_fu_5572_p2[32'd8];
        isneg_7_reg_8986 <= p_Val2_116_fu_5608_p2[32'd8];
        isneg_reg_8846 <= p_Val2_104_fu_5356_p2[32'd8];
        newsignbit_34_reg_8859 <= p_Val2_105_fu_5370_p2[32'd7];
        newsignbit_35_reg_8879 <= p_Val2_94_fu_5406_p2[32'd7];
        newsignbit_36_reg_8899 <= p_Val2_97_fu_5442_p2[32'd7];
        newsignbit_37_reg_8919 <= p_Val2_100_fu_5478_p2[32'd7];
        newsignbit_38_reg_8939 <= p_Val2_108_fu_5514_p2[32'd7];
        newsignbit_39_reg_8959 <= p_Val2_111_fu_5550_p2[32'd7];
        newsignbit_40_reg_8979 <= p_Val2_114_fu_5586_p2[32'd7];
        newsignbit_41_reg_8999 <= p_Val2_117_fu_5622_p2[32'd7];
        p_38_i16_reg_8646 <= p_38_i16_fu_4466_p2;
        p_38_i17_reg_8671 <= p_38_i17_fu_4584_p2;
        p_38_i18_reg_8696 <= p_38_i18_fu_4702_p2;
        p_38_i19_reg_8721 <= p_38_i19_fu_4820_p2;
        p_38_i20_reg_8746 <= p_38_i20_fu_4938_p2;
        p_38_i21_reg_8771 <= p_38_i21_fu_5056_p2;
        p_38_i22_reg_8796 <= p_38_i22_fu_5174_p2;
        p_38_i23_reg_8821 <= p_38_i23_fu_5292_p2;
        p_Val2_100_reg_8913 <= p_Val2_100_fu_5478_p2;
        p_Val2_105_reg_8853 <= p_Val2_105_fu_5370_p2;
        p_Val2_108_reg_8933 <= p_Val2_108_fu_5514_p2;
        p_Val2_111_reg_8953 <= p_Val2_111_fu_5550_p2;
        p_Val2_114_reg_8973 <= p_Val2_114_fu_5586_p2;
        p_Val2_117_reg_8993 <= p_Val2_117_fu_5622_p2;
        p_Val2_94_reg_8873 <= p_Val2_94_fu_5406_p2;
        p_Val2_97_reg_8893 <= p_Val2_97_fu_5442_p2;
        tmp_1151_reg_8651 <= tmp_1151_fu_4483_p2;
        tmp_1155_reg_8676 <= tmp_1155_fu_4601_p2;
        tmp_1159_reg_8701 <= tmp_1159_fu_4719_p2;
        tmp_1163_reg_8726 <= tmp_1163_fu_4837_p2;
        tmp_1167_reg_8751 <= tmp_1167_fu_4955_p2;
        tmp_1171_reg_8776 <= tmp_1171_fu_5073_p2;
        tmp_1175_reg_8801 <= tmp_1175_fu_5191_p2;
        tmp_1179_reg_8826 <= tmp_1179_fu_5309_p2;
        underflow_28_reg_8661 <= underflow_28_fu_4511_p2;
        underflow_29_reg_8686 <= underflow_29_fu_4629_p2;
        underflow_30_reg_8711 <= underflow_30_fu_4747_p2;
        underflow_31_reg_8736 <= underflow_31_fu_4865_p2;
        underflow_32_reg_8761 <= underflow_32_fu_4983_p2;
        underflow_33_reg_8786 <= underflow_33_fu_5101_p2;
        underflow_34_reg_8811 <= underflow_34_fu_5219_p2;
        underflow_35_reg_8836 <= underflow_35_fu_5337_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        isneg_10_reg_9046 <= p_Val2_125_fu_6316_p2[32'd8];
        isneg_11_reg_9066 <= p_Val2_128_fu_6352_p2[32'd8];
        isneg_12_reg_9086 <= p_Val2_132_fu_6388_p2[32'd8];
        isneg_13_reg_9106 <= p_Val2_134_fu_6424_p2[32'd8];
        isneg_14_reg_9126 <= p_Val2_137_fu_6460_p2[32'd8];
        isneg_15_reg_9146 <= p_Val2_140_fu_6496_p2[32'd8];
        isneg_8_reg_9006 <= p_Val2_119_fu_6244_p2[32'd8];
        isneg_9_reg_9026 <= p_Val2_122_fu_6280_p2[32'd8];
        newsignbit_42_reg_9019 <= p_Val2_120_fu_6258_p2[32'd7];
        newsignbit_43_reg_9039 <= p_Val2_123_fu_6294_p2[32'd7];
        newsignbit_44_reg_9059 <= p_Val2_126_fu_6330_p2[32'd7];
        newsignbit_45_reg_9079 <= p_Val2_129_fu_6366_p2[32'd7];
        newsignbit_46_reg_9099 <= p_Val2_133_fu_6402_p2[32'd7];
        newsignbit_47_reg_9119 <= p_Val2_135_fu_6438_p2[32'd7];
        newsignbit_48_reg_9139 <= p_Val2_138_fu_6474_p2[32'd7];
        newsignbit_49_reg_9159 <= p_Val2_141_fu_6510_p2[32'd7];
        p_Val2_120_reg_9013 <= p_Val2_120_fu_6258_p2;
        p_Val2_123_reg_9033 <= p_Val2_123_fu_6294_p2;
        p_Val2_126_reg_9053 <= p_Val2_126_fu_6330_p2;
        p_Val2_129_reg_9073 <= p_Val2_129_fu_6366_p2;
        p_Val2_133_reg_9093 <= p_Val2_133_fu_6402_p2;
        p_Val2_135_reg_9113 <= p_Val2_135_fu_6438_p2;
        p_Val2_138_reg_9133 <= p_Val2_138_fu_6474_p2;
        p_Val2_141_reg_9153 <= p_Val2_141_fu_6510_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        isneg_16_reg_9166 <= p_Val2_143_fu_6900_p2[32'd8];
        isneg_17_reg_9186 <= p_Val2_146_fu_6936_p2[32'd8];
        isneg_18_reg_9206 <= p_Val2_150_fu_6972_p2[32'd8];
        isneg_19_reg_9226 <= p_Val2_152_fu_7008_p2[32'd8];
        newsignbit_50_reg_9179 <= p_Val2_144_fu_6914_p2[32'd7];
        newsignbit_51_reg_9199 <= p_Val2_147_fu_6950_p2[32'd7];
        newsignbit_52_reg_9219 <= p_Val2_151_fu_6986_p2[32'd7];
        newsignbit_53_reg_9239 <= p_Val2_153_fu_7022_p2[32'd7];
        p_Val2_144_reg_9173 <= p_Val2_144_fu_6914_p2;
        p_Val2_147_reg_9193 <= p_Val2_147_fu_6950_p2;
        p_Val2_151_reg_9213 <= p_Val2_151_fu_6986_p2;
        p_Val2_153_reg_9233 <= p_Val2_153_fu_7022_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        isneg_20_reg_9246 <= p_Val2_155_fu_7228_p2[32'd8];
        isneg_21_reg_9268 <= p_Val2_159_fu_7284_p2[32'd8];
        newsignbit_54_reg_9257 <= p_Val2_156_fu_7242_p2[32'd7];
        newsignbit_55_reg_9279 <= p_Val2_160_fu_7298_p2[32'd7];
        p_Val2_156_reg_9252 <= p_Val2_156_fu_7242_p2;
        p_Val2_160_reg_9274 <= p_Val2_160_fu_7298_p2;
        p_Val2_44_892_reg_9263 <= p_Val2_44_892_fu_7268_p3;
        p_Val2_45_893_reg_9285 <= p_Val2_45_893_fu_7324_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        newsignbit_11_reg_7529 <= p_Val2_3_fu_532_p2[32'd7];
        newsignbit_12_reg_7561 <= p_Val2_7_fu_600_p2[32'd7];
        newsignbit_13_reg_7593 <= p_Val2_11_fu_668_p2[32'd7];
        newsignbit_14_reg_7625 <= p_Val2_15_fu_736_p2[32'd7];
        newsignbit_15_reg_7657 <= p_Val2_19_fu_804_p2[32'd7];
        newsignbit_16_reg_7689 <= p_Val2_23_fu_872_p2[32'd7];
        newsignbit_17_reg_7721 <= p_Val2_27_fu_940_p2[32'd7];
        newsignbit_18_reg_7753 <= p_Val2_31_fu_1008_p2[32'd7];
        newsignbit_19_reg_7785 <= p_Val2_35_fu_1076_p2[32'd7];
        newsignbit_20_reg_7817 <= p_Val2_39_fu_1144_p2[32'd7];
        newsignbit_21_reg_7849 <= p_Val2_43_fu_1212_p2[32'd7];
        newsignbit_22_reg_7881 <= p_Val2_47_fu_1280_p2[32'd7];
        newsignbit_23_reg_7913 <= p_Val2_51_fu_1348_p2[32'd7];
        newsignbit_24_reg_7945 <= p_Val2_55_fu_1416_p2[32'd7];
        newsignbit_25_reg_7977 <= p_Val2_59_fu_1484_p2[32'd7];
        newsignbit_reg_7497 <= p_Val2_102_fu_464_p2[32'd7];
        p_Result_10_reg_7824 <= {{p_Val2_37_fu_1108_p2[15:14]}};
        p_Result_11_reg_7856 <= {{p_Val2_41_fu_1176_p2[15:14]}};
        p_Result_12_reg_7888 <= {{p_Val2_45_fu_1244_p2[15:14]}};
        p_Result_13_reg_7920 <= {{p_Val2_49_fu_1312_p2[15:14]}};
        p_Result_14_reg_7952 <= {{p_Val2_53_fu_1380_p2[15:14]}};
        p_Result_15_reg_7984 <= {{p_Val2_57_fu_1448_p2[15:14]}};
        p_Result_1_reg_7536 <= {{p_Val2_1_fu_496_p2[15:14]}};
        p_Result_2_reg_7568 <= {{p_Val2_5_fu_564_p2[15:14]}};
        p_Result_3_reg_7600 <= {{p_Val2_9_fu_632_p2[15:14]}};
        p_Result_4_reg_7632 <= {{p_Val2_13_fu_700_p2[15:14]}};
        p_Result_5_reg_7664 <= {{p_Val2_17_fu_768_p2[15:14]}};
        p_Result_6_reg_7696 <= {{p_Val2_21_fu_836_p2[15:14]}};
        p_Result_7_reg_7728 <= {{p_Val2_25_fu_904_p2[15:14]}};
        p_Result_8_reg_7760 <= {{p_Val2_29_fu_972_p2[15:14]}};
        p_Result_9_reg_7792 <= {{p_Val2_33_fu_1040_p2[15:14]}};
        p_Result_s_reg_7504 <= {{p_Val2_s_fu_428_p2[15:14]}};
        p_Val2_102_reg_7491 <= p_Val2_102_fu_464_p2;
        p_Val2_11_reg_7587 <= p_Val2_11_fu_668_p2;
        p_Val2_13_reg_7606 <= p_Val2_13_fu_700_p2;
        p_Val2_15_reg_7619 <= p_Val2_15_fu_736_p2;
        p_Val2_17_reg_7638 <= p_Val2_17_fu_768_p2;
        p_Val2_19_reg_7651 <= p_Val2_19_fu_804_p2;
        p_Val2_1_reg_7510 <= p_Val2_1_fu_496_p2;
        p_Val2_21_reg_7670 <= p_Val2_21_fu_836_p2;
        p_Val2_23_reg_7683 <= p_Val2_23_fu_872_p2;
        p_Val2_25_reg_7702 <= p_Val2_25_fu_904_p2;
        p_Val2_27_reg_7715 <= p_Val2_27_fu_940_p2;
        p_Val2_29_reg_7734 <= p_Val2_29_fu_972_p2;
        p_Val2_31_reg_7747 <= p_Val2_31_fu_1008_p2;
        p_Val2_33_reg_7766 <= p_Val2_33_fu_1040_p2;
        p_Val2_35_reg_7779 <= p_Val2_35_fu_1076_p2;
        p_Val2_37_reg_7798 <= p_Val2_37_fu_1108_p2;
        p_Val2_39_reg_7811 <= p_Val2_39_fu_1144_p2;
        p_Val2_3_reg_7523 <= p_Val2_3_fu_532_p2;
        p_Val2_41_reg_7830 <= p_Val2_41_fu_1176_p2;
        p_Val2_43_reg_7843 <= p_Val2_43_fu_1212_p2;
        p_Val2_45_reg_7862 <= p_Val2_45_fu_1244_p2;
        p_Val2_47_reg_7875 <= p_Val2_47_fu_1280_p2;
        p_Val2_49_reg_7894 <= p_Val2_49_fu_1312_p2;
        p_Val2_51_reg_7907 <= p_Val2_51_fu_1348_p2;
        p_Val2_53_reg_7926 <= p_Val2_53_fu_1380_p2;
        p_Val2_55_reg_7939 <= p_Val2_55_fu_1416_p2;
        p_Val2_57_reg_7958 <= p_Val2_57_fu_1448_p2;
        p_Val2_59_reg_7971 <= p_Val2_59_fu_1484_p2;
        p_Val2_5_reg_7542 <= p_Val2_5_fu_564_p2;
        p_Val2_7_reg_7555 <= p_Val2_7_fu_600_p2;
        p_Val2_9_reg_7574 <= p_Val2_9_fu_632_p2;
        p_Val2_s_reg_7478 <= p_Val2_s_fu_428_p2;
        signbit_10_reg_7804 <= p_Val2_37_fu_1108_p2[32'd15];
        signbit_11_reg_7836 <= p_Val2_41_fu_1176_p2[32'd15];
        signbit_12_reg_7868 <= p_Val2_45_fu_1244_p2[32'd15];
        signbit_13_reg_7900 <= p_Val2_49_fu_1312_p2[32'd15];
        signbit_14_reg_7932 <= p_Val2_53_fu_1380_p2[32'd15];
        signbit_15_reg_7964 <= p_Val2_57_fu_1448_p2[32'd15];
        signbit_1_reg_7516 <= p_Val2_1_fu_496_p2[32'd15];
        signbit_2_reg_7548 <= p_Val2_5_fu_564_p2[32'd15];
        signbit_3_reg_7580 <= p_Val2_9_fu_632_p2[32'd15];
        signbit_4_reg_7612 <= p_Val2_13_fu_700_p2[32'd15];
        signbit_5_reg_7644 <= p_Val2_17_fu_768_p2[32'd15];
        signbit_6_reg_7676 <= p_Val2_21_fu_836_p2[32'd15];
        signbit_7_reg_7708 <= p_Val2_25_fu_904_p2[32'd15];
        signbit_8_reg_7740 <= p_Val2_29_fu_972_p2[32'd15];
        signbit_9_reg_7772 <= p_Val2_33_fu_1040_p2[32'd15];
        signbit_reg_7484 <= p_Val2_s_fu_428_p2[32'd15];
    end
end

always @ (*) begin
    if ((((1'b0 == ap_start) & (1'b1 == ap_CS_fsm_state1)) | (1'b1 == ap_CS_fsm_state7))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Range1_all_ones_13_fu_2713_p2 = ((p_Result_10_reg_7824 == 2'd3) ? 1'b1 : 1'b0);

assign Range1_all_ones_14_fu_2831_p2 = ((p_Result_11_reg_7856 == 2'd3) ? 1'b1 : 1'b0);

assign Range1_all_ones_15_fu_2949_p2 = ((p_Result_12_reg_7888 == 2'd3) ? 1'b1 : 1'b0);

assign Range1_all_ones_16_fu_3067_p2 = ((p_Result_13_reg_7920 == 2'd3) ? 1'b1 : 1'b0);

assign Range1_all_ones_17_fu_3185_p2 = ((p_Result_14_reg_7952 == 2'd3) ? 1'b1 : 1'b0);

assign Range1_all_ones_18_fu_3303_p2 = ((p_Result_15_reg_7984 == 2'd3) ? 1'b1 : 1'b0);

assign Range1_all_ones_19_fu_4429_p2 = ((p_Result_16_reg_8416 == 2'd3) ? 1'b1 : 1'b0);

assign Range1_all_ones_1_fu_1651_p2 = ((p_Result_1_reg_7536 == 2'd3) ? 1'b1 : 1'b0);

assign Range1_all_ones_20_fu_4547_p2 = ((p_Result_17_reg_8448 == 2'd3) ? 1'b1 : 1'b0);

assign Range1_all_ones_21_fu_4665_p2 = ((p_Result_18_reg_8480 == 2'd3) ? 1'b1 : 1'b0);

assign Range1_all_ones_22_fu_4783_p2 = ((p_Result_19_reg_8512 == 2'd3) ? 1'b1 : 1'b0);

assign Range1_all_ones_23_fu_4901_p2 = ((p_Result_20_reg_8544 == 2'd3) ? 1'b1 : 1'b0);

assign Range1_all_ones_24_fu_5019_p2 = ((p_Result_21_reg_8576 == 2'd3) ? 1'b1 : 1'b0);

assign Range1_all_ones_25_fu_5137_p2 = ((p_Result_22_reg_8608 == 2'd3) ? 1'b1 : 1'b0);

assign Range1_all_ones_26_fu_5255_p2 = ((p_Result_23_reg_8640 == 2'd3) ? 1'b1 : 1'b0);

assign Range1_all_ones_2_fu_1769_p2 = ((p_Result_2_reg_7568 == 2'd3) ? 1'b1 : 1'b0);

assign Range1_all_ones_3_fu_1887_p2 = ((p_Result_3_reg_7600 == 2'd3) ? 1'b1 : 1'b0);

assign Range1_all_ones_4_fu_2005_p2 = ((p_Result_4_reg_7632 == 2'd3) ? 1'b1 : 1'b0);

assign Range1_all_ones_5_fu_2123_p2 = ((p_Result_5_reg_7664 == 2'd3) ? 1'b1 : 1'b0);

assign Range1_all_ones_6_fu_2241_p2 = ((p_Result_6_reg_7696 == 2'd3) ? 1'b1 : 1'b0);

assign Range1_all_ones_7_fu_2359_p2 = ((p_Result_7_reg_7728 == 2'd3) ? 1'b1 : 1'b0);

assign Range1_all_ones_8_fu_2477_p2 = ((p_Result_8_reg_7760 == 2'd3) ? 1'b1 : 1'b0);

assign Range1_all_ones_9_fu_2595_p2 = ((p_Result_9_reg_7792 == 2'd3) ? 1'b1 : 1'b0);

assign Range1_all_ones_fu_1533_p2 = ((p_Result_s_reg_7504 == 2'd3) ? 1'b1 : 1'b0);

assign Range1_all_zeros_10_fu_2718_p2 = ((p_Result_10_reg_7824 == 2'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_11_fu_2836_p2 = ((p_Result_11_reg_7856 == 2'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_12_fu_2954_p2 = ((p_Result_12_reg_7888 == 2'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_13_fu_3072_p2 = ((p_Result_13_reg_7920 == 2'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_14_fu_3190_p2 = ((p_Result_14_reg_7952 == 2'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_15_fu_3308_p2 = ((p_Result_15_reg_7984 == 2'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_16_fu_4434_p2 = ((p_Result_16_reg_8416 == 2'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_17_fu_4552_p2 = ((p_Result_17_reg_8448 == 2'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_18_fu_4670_p2 = ((p_Result_18_reg_8480 == 2'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_19_fu_4788_p2 = ((p_Result_19_reg_8512 == 2'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_1_fu_1656_p2 = ((p_Result_1_reg_7536 == 2'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_20_fu_4906_p2 = ((p_Result_20_reg_8544 == 2'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_21_fu_5024_p2 = ((p_Result_21_reg_8576 == 2'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_22_fu_5142_p2 = ((p_Result_22_reg_8608 == 2'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_23_fu_5260_p2 = ((p_Result_23_reg_8640 == 2'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_2_fu_1774_p2 = ((p_Result_2_reg_7568 == 2'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_3_fu_1892_p2 = ((p_Result_3_reg_7600 == 2'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_4_fu_2010_p2 = ((p_Result_4_reg_7632 == 2'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_5_fu_2128_p2 = ((p_Result_5_reg_7664 == 2'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_6_fu_2246_p2 = ((p_Result_6_reg_7696 == 2'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_7_fu_2364_p2 = ((p_Result_7_reg_7728 == 2'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_8_fu_2482_p2 = ((p_Result_8_reg_7760 == 2'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_9_fu_2600_p2 = ((p_Result_9_reg_7792 == 2'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_fu_1538_p2 = ((p_Result_s_reg_7504 == 2'd0) ? 1'b1 : 1'b0);

assign add22_V_fu_7454_p3 = ((brmerge_i_i46_fu_7436_p2[0:0] === 1'b1) ? 8'd127 : p_Val2_163_fu_7410_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_return = ((brmerge22_fu_7448_p2[0:0] === 1'b1) ? add22_V_fu_7454_p3 : p_Val2_46_894_fu_7462_p3);

assign brmerge10_fu_6635_p2 = (newsignbit_44_reg_9059 | isneg_57_not_fu_6630_p2);

assign brmerge11_fu_6681_p2 = (newsignbit_45_reg_9079 | isneg_58_not_fu_6676_p2);

assign brmerge12_fu_6727_p2 = (newsignbit_46_reg_9099 | isneg_59_not_fu_6722_p2);

assign brmerge13_fu_6773_p2 = (newsignbit_47_reg_9119 | isneg_60_not_fu_6768_p2);

assign brmerge14_fu_6819_p2 = (newsignbit_48_reg_9139 | isneg_61_not_fu_6814_p2);

assign brmerge15_fu_6865_p2 = (newsignbit_49_reg_9159 | isneg_62_not_fu_6860_p2);

assign brmerge16_fu_7055_p2 = (newsignbit_50_reg_9179 | isneg_63_not_fu_7050_p2);

assign brmerge17_fu_7101_p2 = (newsignbit_51_reg_9199 | isneg_64_not_fu_7096_p2);

assign brmerge18_fu_7147_p2 = (newsignbit_52_reg_9219 | isneg_65_not_fu_7142_p2);

assign brmerge19_fu_7193_p2 = (newsignbit_53_reg_9239 | isneg_66_not_fu_7188_p2);

assign brmerge1_fu_5933_p2 = (newsignbit_35_reg_8879 | isneg_48_not_fu_5928_p2);

assign brmerge20_fu_7341_p2 = (newsignbit_54_reg_9257 | isneg_67_not_fu_7336_p2);

assign brmerge21_fu_7369_p2 = (newsignbit_55_reg_9279 | isneg_68_not_fu_7364_p2);

assign brmerge22_fu_7448_p2 = (newsignbit_56_fu_7416_p3 | isneg_69_not_fu_7442_p2);

assign brmerge2_fu_5979_p2 = (newsignbit_36_reg_8899 | isneg_49_not_fu_5974_p2);

assign brmerge3_fu_6025_p2 = (newsignbit_37_reg_8919 | isneg_50_not_fu_6020_p2);

assign brmerge40_demorgan_i_35_fu_1716_p2 = (newsignbit_11_reg_7529 & deleted_ones_1_fu_1680_p3);

assign brmerge40_demorgan_i_36_fu_1834_p2 = (newsignbit_12_reg_7561 & deleted_ones_2_fu_1798_p3);

assign brmerge40_demorgan_i_37_fu_1952_p2 = (newsignbit_13_reg_7593 & deleted_ones_3_fu_1916_p3);

assign brmerge40_demorgan_i_38_fu_2070_p2 = (newsignbit_14_reg_7625 & deleted_ones_4_fu_2034_p3);

assign brmerge40_demorgan_i_39_fu_2188_p2 = (newsignbit_15_reg_7657 & deleted_ones_5_fu_2152_p3);

assign brmerge40_demorgan_i_40_fu_2306_p2 = (newsignbit_16_reg_7689 & deleted_ones_6_fu_2270_p3);

assign brmerge40_demorgan_i_41_fu_2424_p2 = (newsignbit_17_reg_7721 & deleted_ones_7_fu_2388_p3);

assign brmerge40_demorgan_i_42_fu_2542_p2 = (newsignbit_18_reg_7753 & deleted_ones_8_fu_2506_p3);

assign brmerge40_demorgan_i_43_fu_2660_p2 = (newsignbit_19_reg_7785 & deleted_ones_9_fu_2624_p3);

assign brmerge40_demorgan_i_44_fu_2778_p2 = (newsignbit_20_reg_7817 & deleted_ones_13_fu_2742_p3);

assign brmerge40_demorgan_i_45_fu_2896_p2 = (newsignbit_21_reg_7849 & deleted_ones_14_fu_2860_p3);

assign brmerge40_demorgan_i_46_fu_3014_p2 = (newsignbit_22_reg_7881 & deleted_ones_15_fu_2978_p3);

assign brmerge40_demorgan_i_47_fu_3132_p2 = (newsignbit_23_reg_7913 & deleted_ones_16_fu_3096_p3);

assign brmerge40_demorgan_i_48_fu_3250_p2 = (newsignbit_24_reg_7945 & deleted_ones_17_fu_3214_p3);

assign brmerge40_demorgan_i_49_fu_4494_p2 = (newsignbit_26_reg_8409 & deleted_ones_19_fu_4458_p3);

assign brmerge40_demorgan_i_50_fu_4612_p2 = (newsignbit_27_reg_8441 & deleted_ones_20_fu_4576_p3);

assign brmerge40_demorgan_i_51_fu_4730_p2 = (newsignbit_28_reg_8473 & deleted_ones_21_fu_4694_p3);

assign brmerge40_demorgan_i_52_fu_4848_p2 = (newsignbit_29_reg_8505 & deleted_ones_22_fu_4812_p3);

assign brmerge40_demorgan_i_53_fu_4966_p2 = (newsignbit_30_reg_8537 & deleted_ones_23_fu_4930_p3);

assign brmerge40_demorgan_i_54_fu_5084_p2 = (newsignbit_31_reg_8569 & deleted_ones_24_fu_5048_p3);

assign brmerge40_demorgan_i_55_fu_5202_p2 = (newsignbit_32_reg_8601 & deleted_ones_25_fu_5166_p3);

assign brmerge40_demorgan_i_56_fu_5320_p2 = (newsignbit_33_reg_8633 & deleted_ones_26_fu_5284_p3);

assign brmerge40_demorgan_i_57_fu_1598_p2 = (newsignbit_reg_7497 & deleted_ones_fu_1562_p3);

assign brmerge40_demorgan_i_fu_3368_p2 = (newsignbit_25_reg_7977 & deleted_ones_18_fu_3332_p3);

assign brmerge4_fu_6071_p2 = (newsignbit_38_reg_8939 | isneg_51_not_fu_6066_p2);

assign brmerge5_fu_6117_p2 = (newsignbit_39_reg_8959 | isneg_52_not_fu_6112_p2);

assign brmerge6_fu_6163_p2 = (newsignbit_40_reg_8979 | isneg_53_not_fu_6158_p2);

assign brmerge7_fu_6209_p2 = (newsignbit_41_reg_8999 | isneg_54_not_fu_6204_p2);

assign brmerge8_fu_6543_p2 = (newsignbit_42_reg_9019 | isneg_55_not_fu_6538_p2);

assign brmerge9_fu_6589_p2 = (newsignbit_43_reg_9039 | isneg_56_not_fu_6584_p2);

assign brmerge_fu_5887_p2 = (newsignbit_34_reg_8859 | isneg_not_fu_5882_p2);

assign brmerge_i10_fu_2762_p2 = (newsignbit_20_reg_7817 | p_not_i11_fu_2756_p2);

assign brmerge_i11_fu_2880_p2 = (newsignbit_21_reg_7849 | p_not_i12_fu_2874_p2);

assign brmerge_i12_fu_2998_p2 = (newsignbit_22_reg_7881 | p_not_i13_fu_2992_p2);

assign brmerge_i13_fu_3116_p2 = (newsignbit_23_reg_7913 | p_not_i14_fu_3110_p2);

assign brmerge_i14_fu_3234_p2 = (newsignbit_24_reg_7945 | p_not_i15_fu_3228_p2);

assign brmerge_i15_fu_3352_p2 = (newsignbit_25_reg_7977 | p_not_i_fu_3346_p2);

assign brmerge_i16_fu_4478_p2 = (newsignbit_26_reg_8409 | p_not_i16_fu_4472_p2);

assign brmerge_i17_fu_4596_p2 = (newsignbit_27_reg_8441 | p_not_i17_fu_4590_p2);

assign brmerge_i18_fu_4714_p2 = (newsignbit_28_reg_8473 | p_not_i18_fu_4708_p2);

assign brmerge_i19_fu_4832_p2 = (newsignbit_29_reg_8505 | p_not_i19_fu_4826_p2);

assign brmerge_i1_fu_1582_p2 = (newsignbit_reg_7497 | p_not_i1_fu_1576_p2);

assign brmerge_i20_fu_4950_p2 = (newsignbit_30_reg_8537 | p_not_i20_fu_4944_p2);

assign brmerge_i21_fu_5068_p2 = (newsignbit_31_reg_8569 | p_not_i21_fu_5062_p2);

assign brmerge_i22_fu_5186_p2 = (newsignbit_32_reg_8601 | p_not_i22_fu_5180_p2);

assign brmerge_i23_fu_5304_p2 = (newsignbit_33_reg_8633 | p_not_i23_fu_5298_p2);

assign brmerge_i2_fu_1700_p2 = (newsignbit_11_reg_7529 | p_not_i2_fu_1694_p2);

assign brmerge_i3_fu_1818_p2 = (newsignbit_12_reg_7561 | p_not_i3_fu_1812_p2);

assign brmerge_i4_fu_1936_p2 = (newsignbit_13_reg_7593 | p_not_i4_fu_1930_p2);

assign brmerge_i5_fu_2054_p2 = (newsignbit_14_reg_7625 | p_not_i5_fu_2048_p2);

assign brmerge_i6_fu_2172_p2 = (newsignbit_15_reg_7657 | p_not_i6_fu_2166_p2);

assign brmerge_i7_fu_2290_p2 = (newsignbit_16_reg_7689 | p_not_i7_fu_2284_p2);

assign brmerge_i8_fu_2408_p2 = (newsignbit_17_reg_7721 | p_not_i8_fu_2402_p2);

assign brmerge_i9_fu_2526_p2 = (newsignbit_18_reg_7753 | p_not_i9_fu_2520_p2);

assign brmerge_i_fu_2644_p2 = (newsignbit_19_reg_7785 | p_not_i10_fu_2638_p2);

assign brmerge_i_i10_fu_2682_p2 = (underflow_21_fu_2677_p2 | overflow_9_fu_2654_p2);

assign brmerge_i_i11_fu_2800_p2 = (underflow_22_fu_2795_p2 | overflow_10_fu_2772_p2);

assign brmerge_i_i12_fu_2918_p2 = (underflow_23_fu_2913_p2 | overflow_11_fu_2890_p2);

assign brmerge_i_i13_fu_3036_p2 = (underflow_24_fu_3031_p2 | overflow_12_fu_3008_p2);

assign brmerge_i_i14_fu_3154_p2 = (underflow_25_fu_3149_p2 | overflow_13_fu_3126_p2);

assign brmerge_i_i15_fu_3272_p2 = (underflow_26_fu_3267_p2 | overflow_14_fu_3244_p2);

assign brmerge_i_i16_fu_3390_p2 = (underflow_27_fu_3385_p2 | overflow_15_fu_3362_p2);

assign brmerge_i_i17_fu_4516_p2 = (underflow_28_fu_4511_p2 | overflow_16_fu_4488_p2);

assign brmerge_i_i18_fu_4634_p2 = (underflow_29_fu_4629_p2 | overflow_17_fu_4606_p2);

assign brmerge_i_i19_fu_4752_p2 = (underflow_30_fu_4747_p2 | overflow_18_fu_4724_p2);

assign brmerge_i_i1_fu_2564_p2 = (underflow_20_fu_2559_p2 | overflow_8_fu_2536_p2);

assign brmerge_i_i20_fu_4870_p2 = (underflow_31_fu_4865_p2 | overflow_19_fu_4842_p2);

assign brmerge_i_i21_fu_4988_p2 = (underflow_32_fu_4983_p2 | overflow_20_fu_4960_p2);

assign brmerge_i_i22_fu_5106_p2 = (underflow_33_fu_5101_p2 | overflow_21_fu_5078_p2);

assign brmerge_i_i23_fu_5224_p2 = (underflow_34_fu_5219_p2 | overflow_22_fu_5196_p2);

assign brmerge_i_i24_fu_5342_p2 = (underflow_35_fu_5337_p2 | overflow_23_fu_5314_p2);

assign brmerge_i_i25_fu_5924_p2 = (isneg_1_reg_8866 ^ newsignbit_35_reg_8879);

assign brmerge_i_i26_fu_5970_p2 = (isneg_2_reg_8886 ^ newsignbit_36_reg_8899);

assign brmerge_i_i27_fu_6016_p2 = (isneg_3_reg_8906 ^ newsignbit_37_reg_8919);

assign brmerge_i_i28_fu_6062_p2 = (isneg_4_reg_8926 ^ newsignbit_38_reg_8939);

assign brmerge_i_i29_fu_6108_p2 = (isneg_5_reg_8946 ^ newsignbit_39_reg_8959);

assign brmerge_i_i2_fu_1620_p2 = (underflow_fu_1615_p2 | overflow_fu_1592_p2);

assign brmerge_i_i30_fu_6154_p2 = (isneg_6_reg_8966 ^ newsignbit_40_reg_8979);

assign brmerge_i_i31_fu_6200_p2 = (isneg_7_reg_8986 ^ newsignbit_41_reg_8999);

assign brmerge_i_i32_fu_6534_p2 = (isneg_8_reg_9006 ^ newsignbit_42_reg_9019);

assign brmerge_i_i33_fu_6580_p2 = (isneg_9_reg_9026 ^ newsignbit_43_reg_9039);

assign brmerge_i_i34_fu_6626_p2 = (isneg_10_reg_9046 ^ newsignbit_44_reg_9059);

assign brmerge_i_i35_fu_6672_p2 = (isneg_11_reg_9066 ^ newsignbit_45_reg_9079);

assign brmerge_i_i36_fu_6718_p2 = (isneg_12_reg_9086 ^ newsignbit_46_reg_9099);

assign brmerge_i_i37_fu_6764_p2 = (isneg_13_reg_9106 ^ newsignbit_47_reg_9119);

assign brmerge_i_i38_fu_6810_p2 = (isneg_14_reg_9126 ^ newsignbit_48_reg_9139);

assign brmerge_i_i39_fu_6856_p2 = (isneg_15_reg_9146 ^ newsignbit_49_reg_9159);

assign brmerge_i_i3_fu_1738_p2 = (underflow_13_fu_1733_p2 | overflow_1_fu_1710_p2);

assign brmerge_i_i40_fu_7046_p2 = (isneg_16_reg_9166 ^ newsignbit_50_reg_9179);

assign brmerge_i_i41_fu_7092_p2 = (isneg_17_reg_9186 ^ newsignbit_51_reg_9199);

assign brmerge_i_i42_fu_7138_p2 = (isneg_18_reg_9206 ^ newsignbit_52_reg_9219);

assign brmerge_i_i43_fu_7184_p2 = (isneg_19_reg_9226 ^ newsignbit_53_reg_9239);

assign brmerge_i_i44_fu_7332_p2 = (isneg_20_reg_9246 ^ newsignbit_54_reg_9257);

assign brmerge_i_i45_fu_7360_p2 = (isneg_21_reg_9268 ^ newsignbit_55_reg_9279);

assign brmerge_i_i46_fu_7436_p2 = (isneg_22_fu_7402_p3 ^ newsignbit_56_fu_7416_p3);

assign brmerge_i_i4_fu_1856_p2 = (underflow_14_fu_1851_p2 | overflow_2_fu_1828_p2);

assign brmerge_i_i5_fu_1974_p2 = (underflow_15_fu_1969_p2 | overflow_3_fu_1946_p2);

assign brmerge_i_i6_fu_2092_p2 = (underflow_16_fu_2087_p2 | overflow_4_fu_2064_p2);

assign brmerge_i_i7_fu_2210_p2 = (underflow_17_fu_2205_p2 | overflow_5_fu_2182_p2);

assign brmerge_i_i8_fu_2328_p2 = (underflow_18_fu_2323_p2 | overflow_6_fu_2300_p2);

assign brmerge_i_i9_fu_2446_p2 = (underflow_19_fu_2441_p2 | overflow_7_fu_2418_p2);

assign brmerge_i_i_fu_5878_p2 = (isneg_reg_8846 ^ newsignbit_34_reg_8859);

assign carry_10_fu_2700_p2 = (tmp_2102_fu_2688_p3 & tmp_1125_fu_2695_p2);

assign carry_11_fu_2818_p2 = (tmp_2107_fu_2806_p3 & tmp_1129_fu_2813_p2);

assign carry_12_fu_2936_p2 = (tmp_2112_fu_2924_p3 & tmp_1133_fu_2931_p2);

assign carry_13_fu_3054_p2 = (tmp_2117_fu_3042_p3 & tmp_1137_fu_3049_p2);

assign carry_14_fu_3172_p2 = (tmp_2122_fu_3160_p3 & tmp_1141_fu_3167_p2);

assign carry_15_fu_3290_p2 = (tmp_2127_fu_3278_p3 & tmp_1145_fu_3285_p2);

assign carry_16_fu_4416_p2 = (tmp_2132_fu_4404_p3 & tmp_1149_fu_4411_p2);

assign carry_17_fu_4534_p2 = (tmp_2137_fu_4522_p3 & tmp_1153_fu_4529_p2);

assign carry_18_fu_4652_p2 = (tmp_2142_fu_4640_p3 & tmp_1157_fu_4647_p2);

assign carry_19_fu_4770_p2 = (tmp_2147_fu_4758_p3 & tmp_1161_fu_4765_p2);

assign carry_1_fu_1638_p2 = (tmp_2057_fu_1626_p3 & tmp_1089_fu_1633_p2);

assign carry_20_fu_4888_p2 = (tmp_2152_fu_4876_p3 & tmp_1165_fu_4883_p2);

assign carry_21_fu_5006_p2 = (tmp_2157_fu_4994_p3 & tmp_1169_fu_5001_p2);

assign carry_22_fu_5124_p2 = (tmp_2162_fu_5112_p3 & tmp_1173_fu_5119_p2);

assign carry_23_fu_5242_p2 = (tmp_2167_fu_5230_p3 & tmp_1177_fu_5237_p2);

assign carry_2_fu_1756_p2 = (tmp_2062_fu_1744_p3 & tmp_1093_fu_1751_p2);

assign carry_3_fu_1874_p2 = (tmp_2067_fu_1862_p3 & tmp_1097_fu_1869_p2);

assign carry_4_fu_1992_p2 = (tmp_2072_fu_1980_p3 & tmp_1101_fu_1987_p2);

assign carry_5_fu_2110_p2 = (tmp_2077_fu_2098_p3 & tmp_1105_fu_2105_p2);

assign carry_6_fu_2228_p2 = (tmp_2082_fu_2216_p3 & tmp_1109_fu_2223_p2);

assign carry_7_fu_2346_p2 = (tmp_2087_fu_2334_p3 & tmp_1113_fu_2341_p2);

assign carry_8_fu_2464_p2 = (tmp_2092_fu_2452_p3 & tmp_1117_fu_2459_p2);

assign carry_9_fu_2582_p2 = (tmp_2097_fu_2570_p3 & tmp_1121_fu_2577_p2);

assign carry_fu_1520_p2 = (tmp_2052_fu_1508_p3 & tmp_1085_fu_1515_p2);

assign deleted_ones_13_fu_2742_p3 = ((carry_10_fu_2700_p2[0:0] === 1'b1) ? p_41_i11_fu_2737_p2 : Range1_all_ones_13_fu_2713_p2);

assign deleted_ones_14_fu_2860_p3 = ((carry_11_fu_2818_p2[0:0] === 1'b1) ? p_41_i12_fu_2855_p2 : Range1_all_ones_14_fu_2831_p2);

assign deleted_ones_15_fu_2978_p3 = ((carry_12_fu_2936_p2[0:0] === 1'b1) ? p_41_i13_fu_2973_p2 : Range1_all_ones_15_fu_2949_p2);

assign deleted_ones_16_fu_3096_p3 = ((carry_13_fu_3054_p2[0:0] === 1'b1) ? p_41_i14_fu_3091_p2 : Range1_all_ones_16_fu_3067_p2);

assign deleted_ones_17_fu_3214_p3 = ((carry_14_fu_3172_p2[0:0] === 1'b1) ? p_41_i15_fu_3209_p2 : Range1_all_ones_17_fu_3185_p2);

assign deleted_ones_18_fu_3332_p3 = ((carry_15_fu_3290_p2[0:0] === 1'b1) ? p_41_i_fu_3327_p2 : Range1_all_ones_18_fu_3303_p2);

assign deleted_ones_19_fu_4458_p3 = ((carry_16_fu_4416_p2[0:0] === 1'b1) ? p_41_i16_fu_4453_p2 : Range1_all_ones_19_fu_4429_p2);

assign deleted_ones_1_fu_1680_p3 = ((carry_1_fu_1638_p2[0:0] === 1'b1) ? p_41_i2_fu_1675_p2 : Range1_all_ones_1_fu_1651_p2);

assign deleted_ones_20_fu_4576_p3 = ((carry_17_fu_4534_p2[0:0] === 1'b1) ? p_41_i17_fu_4571_p2 : Range1_all_ones_20_fu_4547_p2);

assign deleted_ones_21_fu_4694_p3 = ((carry_18_fu_4652_p2[0:0] === 1'b1) ? p_41_i18_fu_4689_p2 : Range1_all_ones_21_fu_4665_p2);

assign deleted_ones_22_fu_4812_p3 = ((carry_19_fu_4770_p2[0:0] === 1'b1) ? p_41_i19_fu_4807_p2 : Range1_all_ones_22_fu_4783_p2);

assign deleted_ones_23_fu_4930_p3 = ((carry_20_fu_4888_p2[0:0] === 1'b1) ? p_41_i20_fu_4925_p2 : Range1_all_ones_23_fu_4901_p2);

assign deleted_ones_24_fu_5048_p3 = ((carry_21_fu_5006_p2[0:0] === 1'b1) ? p_41_i21_fu_5043_p2 : Range1_all_ones_24_fu_5019_p2);

assign deleted_ones_25_fu_5166_p3 = ((carry_22_fu_5124_p2[0:0] === 1'b1) ? p_41_i22_fu_5161_p2 : Range1_all_ones_25_fu_5137_p2);

assign deleted_ones_26_fu_5284_p3 = ((carry_23_fu_5242_p2[0:0] === 1'b1) ? p_41_i23_fu_5279_p2 : Range1_all_ones_26_fu_5255_p2);

assign deleted_ones_2_fu_1798_p3 = ((carry_2_fu_1756_p2[0:0] === 1'b1) ? p_41_i3_fu_1793_p2 : Range1_all_ones_2_fu_1769_p2);

assign deleted_ones_3_fu_1916_p3 = ((carry_3_fu_1874_p2[0:0] === 1'b1) ? p_41_i4_fu_1911_p2 : Range1_all_ones_3_fu_1887_p2);

assign deleted_ones_4_fu_2034_p3 = ((carry_4_fu_1992_p2[0:0] === 1'b1) ? p_41_i5_fu_2029_p2 : Range1_all_ones_4_fu_2005_p2);

assign deleted_ones_5_fu_2152_p3 = ((carry_5_fu_2110_p2[0:0] === 1'b1) ? p_41_i6_fu_2147_p2 : Range1_all_ones_5_fu_2123_p2);

assign deleted_ones_6_fu_2270_p3 = ((carry_6_fu_2228_p2[0:0] === 1'b1) ? p_41_i7_fu_2265_p2 : Range1_all_ones_6_fu_2241_p2);

assign deleted_ones_7_fu_2388_p3 = ((carry_7_fu_2346_p2[0:0] === 1'b1) ? p_41_i8_fu_2383_p2 : Range1_all_ones_7_fu_2359_p2);

assign deleted_ones_8_fu_2506_p3 = ((carry_8_fu_2464_p2[0:0] === 1'b1) ? p_41_i9_fu_2501_p2 : Range1_all_ones_8_fu_2477_p2);

assign deleted_ones_9_fu_2624_p3 = ((carry_9_fu_2582_p2[0:0] === 1'b1) ? p_41_i10_fu_2619_p2 : Range1_all_ones_9_fu_2595_p2);

assign deleted_ones_fu_1562_p3 = ((carry_fu_1520_p2[0:0] === 1'b1) ? p_41_i1_fu_1557_p2 : Range1_all_ones_fu_1533_p2);

assign deleted_zeros_10_fu_2723_p3 = ((carry_10_fu_2700_p2[0:0] === 1'b1) ? Range1_all_ones_13_fu_2713_p2 : Range1_all_zeros_10_fu_2718_p2);

assign deleted_zeros_11_fu_2841_p3 = ((carry_11_fu_2818_p2[0:0] === 1'b1) ? Range1_all_ones_14_fu_2831_p2 : Range1_all_zeros_11_fu_2836_p2);

assign deleted_zeros_12_fu_2959_p3 = ((carry_12_fu_2936_p2[0:0] === 1'b1) ? Range1_all_ones_15_fu_2949_p2 : Range1_all_zeros_12_fu_2954_p2);

assign deleted_zeros_13_fu_3077_p3 = ((carry_13_fu_3054_p2[0:0] === 1'b1) ? Range1_all_ones_16_fu_3067_p2 : Range1_all_zeros_13_fu_3072_p2);

assign deleted_zeros_14_fu_3195_p3 = ((carry_14_fu_3172_p2[0:0] === 1'b1) ? Range1_all_ones_17_fu_3185_p2 : Range1_all_zeros_14_fu_3190_p2);

assign deleted_zeros_15_fu_3313_p3 = ((carry_15_fu_3290_p2[0:0] === 1'b1) ? Range1_all_ones_18_fu_3303_p2 : Range1_all_zeros_15_fu_3308_p2);

assign deleted_zeros_16_fu_4439_p3 = ((carry_16_fu_4416_p2[0:0] === 1'b1) ? Range1_all_ones_19_fu_4429_p2 : Range1_all_zeros_16_fu_4434_p2);

assign deleted_zeros_17_fu_4557_p3 = ((carry_17_fu_4534_p2[0:0] === 1'b1) ? Range1_all_ones_20_fu_4547_p2 : Range1_all_zeros_17_fu_4552_p2);

assign deleted_zeros_18_fu_4675_p3 = ((carry_18_fu_4652_p2[0:0] === 1'b1) ? Range1_all_ones_21_fu_4665_p2 : Range1_all_zeros_18_fu_4670_p2);

assign deleted_zeros_19_fu_4793_p3 = ((carry_19_fu_4770_p2[0:0] === 1'b1) ? Range1_all_ones_22_fu_4783_p2 : Range1_all_zeros_19_fu_4788_p2);

assign deleted_zeros_1_fu_1661_p3 = ((carry_1_fu_1638_p2[0:0] === 1'b1) ? Range1_all_ones_1_fu_1651_p2 : Range1_all_zeros_1_fu_1656_p2);

assign deleted_zeros_20_fu_4911_p3 = ((carry_20_fu_4888_p2[0:0] === 1'b1) ? Range1_all_ones_23_fu_4901_p2 : Range1_all_zeros_20_fu_4906_p2);

assign deleted_zeros_21_fu_5029_p3 = ((carry_21_fu_5006_p2[0:0] === 1'b1) ? Range1_all_ones_24_fu_5019_p2 : Range1_all_zeros_21_fu_5024_p2);

assign deleted_zeros_22_fu_5147_p3 = ((carry_22_fu_5124_p2[0:0] === 1'b1) ? Range1_all_ones_25_fu_5137_p2 : Range1_all_zeros_22_fu_5142_p2);

assign deleted_zeros_23_fu_5265_p3 = ((carry_23_fu_5242_p2[0:0] === 1'b1) ? Range1_all_ones_26_fu_5255_p2 : Range1_all_zeros_23_fu_5260_p2);

assign deleted_zeros_2_fu_1779_p3 = ((carry_2_fu_1756_p2[0:0] === 1'b1) ? Range1_all_ones_2_fu_1769_p2 : Range1_all_zeros_2_fu_1774_p2);

assign deleted_zeros_3_fu_1897_p3 = ((carry_3_fu_1874_p2[0:0] === 1'b1) ? Range1_all_ones_3_fu_1887_p2 : Range1_all_zeros_3_fu_1892_p2);

assign deleted_zeros_4_fu_2015_p3 = ((carry_4_fu_1992_p2[0:0] === 1'b1) ? Range1_all_ones_4_fu_2005_p2 : Range1_all_zeros_4_fu_2010_p2);

assign deleted_zeros_5_fu_2133_p3 = ((carry_5_fu_2110_p2[0:0] === 1'b1) ? Range1_all_ones_5_fu_2123_p2 : Range1_all_zeros_5_fu_2128_p2);

assign deleted_zeros_6_fu_2251_p3 = ((carry_6_fu_2228_p2[0:0] === 1'b1) ? Range1_all_ones_6_fu_2241_p2 : Range1_all_zeros_6_fu_2246_p2);

assign deleted_zeros_7_fu_2369_p3 = ((carry_7_fu_2346_p2[0:0] === 1'b1) ? Range1_all_ones_7_fu_2359_p2 : Range1_all_zeros_7_fu_2364_p2);

assign deleted_zeros_8_fu_2487_p3 = ((carry_8_fu_2464_p2[0:0] === 1'b1) ? Range1_all_ones_8_fu_2477_p2 : Range1_all_zeros_8_fu_2482_p2);

assign deleted_zeros_9_fu_2605_p3 = ((carry_9_fu_2582_p2[0:0] === 1'b1) ? Range1_all_ones_9_fu_2595_p2 : Range1_all_zeros_9_fu_2600_p2);

assign deleted_zeros_fu_1543_p3 = ((carry_fu_1520_p2[0:0] === 1'b1) ? Range1_all_ones_fu_1533_p2 : Range1_all_zeros_fu_1538_p2);

assign isneg_20_fu_7234_p3 = p_Val2_155_fu_7228_p2[32'd8];

assign isneg_21_fu_7290_p3 = p_Val2_159_fu_7284_p2[32'd8];

assign isneg_22_fu_7402_p3 = p_Val2_162_fu_7396_p2[32'd8];

assign isneg_48_not_fu_5928_p2 = (isneg_1_reg_8866 ^ 1'd1);

assign isneg_49_not_fu_5974_p2 = (isneg_2_reg_8886 ^ 1'd1);

assign isneg_50_not_fu_6020_p2 = (isneg_3_reg_8906 ^ 1'd1);

assign isneg_51_not_fu_6066_p2 = (isneg_4_reg_8926 ^ 1'd1);

assign isneg_52_not_fu_6112_p2 = (isneg_5_reg_8946 ^ 1'd1);

assign isneg_53_not_fu_6158_p2 = (isneg_6_reg_8966 ^ 1'd1);

assign isneg_54_not_fu_6204_p2 = (isneg_7_reg_8986 ^ 1'd1);

assign isneg_55_not_fu_6538_p2 = (isneg_8_reg_9006 ^ 1'd1);

assign isneg_56_not_fu_6584_p2 = (isneg_9_reg_9026 ^ 1'd1);

assign isneg_57_not_fu_6630_p2 = (isneg_10_reg_9046 ^ 1'd1);

assign isneg_58_not_fu_6676_p2 = (isneg_11_reg_9066 ^ 1'd1);

assign isneg_59_not_fu_6722_p2 = (isneg_12_reg_9086 ^ 1'd1);

assign isneg_60_not_fu_6768_p2 = (isneg_13_reg_9106 ^ 1'd1);

assign isneg_61_not_fu_6814_p2 = (isneg_14_reg_9126 ^ 1'd1);

assign isneg_62_not_fu_6860_p2 = (isneg_15_reg_9146 ^ 1'd1);

assign isneg_63_not_fu_7050_p2 = (isneg_16_reg_9166 ^ 1'd1);

assign isneg_64_not_fu_7096_p2 = (isneg_17_reg_9186 ^ 1'd1);

assign isneg_65_not_fu_7142_p2 = (isneg_18_reg_9206 ^ 1'd1);

assign isneg_66_not_fu_7188_p2 = (isneg_19_reg_9226 ^ 1'd1);

assign isneg_67_not_fu_7336_p2 = (isneg_20_reg_9246 ^ 1'd1);

assign isneg_68_not_fu_7364_p2 = (isneg_21_reg_9268 ^ 1'd1);

assign isneg_69_not_fu_7442_p2 = (isneg_22_fu_7402_p3 ^ 1'd1);

assign isneg_not_fu_5882_p2 = (isneg_reg_8846 ^ 1'd1);

assign newsignbit_54_fu_7248_p3 = p_Val2_156_fu_7242_p2[32'd7];

assign newsignbit_55_fu_7304_p3 = p_Val2_160_fu_7298_p2[32'd7];

assign newsignbit_56_fu_7416_p3 = p_Val2_163_fu_7410_p2[32'd7];

assign overflow_10_fu_2772_p2 = (brmerge_i10_fu_2762_p2 & tmp_1127_fu_2767_p2);

assign overflow_11_fu_2890_p2 = (brmerge_i11_fu_2880_p2 & tmp_1131_fu_2885_p2);

assign overflow_12_fu_3008_p2 = (brmerge_i12_fu_2998_p2 & tmp_1135_fu_3003_p2);

assign overflow_13_fu_3126_p2 = (brmerge_i13_fu_3116_p2 & tmp_1139_fu_3121_p2);

assign overflow_14_fu_3244_p2 = (brmerge_i14_fu_3234_p2 & tmp_1143_fu_3239_p2);

assign overflow_15_fu_3362_p2 = (brmerge_i15_fu_3352_p2 & tmp_1147_fu_3357_p2);

assign overflow_16_fu_4488_p2 = (brmerge_i16_fu_4478_p2 & tmp_1151_fu_4483_p2);

assign overflow_17_fu_4606_p2 = (brmerge_i17_fu_4596_p2 & tmp_1155_fu_4601_p2);

assign overflow_18_fu_4724_p2 = (brmerge_i18_fu_4714_p2 & tmp_1159_fu_4719_p2);

assign overflow_19_fu_4842_p2 = (brmerge_i19_fu_4832_p2 & tmp_1163_fu_4837_p2);

assign overflow_1_fu_1710_p2 = (brmerge_i2_fu_1700_p2 & tmp_1091_fu_1705_p2);

assign overflow_20_fu_4960_p2 = (brmerge_i20_fu_4950_p2 & tmp_1167_fu_4955_p2);

assign overflow_21_fu_5078_p2 = (brmerge_i21_fu_5068_p2 & tmp_1171_fu_5073_p2);

assign overflow_22_fu_5196_p2 = (brmerge_i22_fu_5186_p2 & tmp_1175_fu_5191_p2);

assign overflow_23_fu_5314_p2 = (brmerge_i23_fu_5304_p2 & tmp_1179_fu_5309_p2);

assign overflow_2_fu_1828_p2 = (brmerge_i3_fu_1818_p2 & tmp_1095_fu_1823_p2);

assign overflow_3_fu_1946_p2 = (brmerge_i4_fu_1936_p2 & tmp_1099_fu_1941_p2);

assign overflow_4_fu_2064_p2 = (brmerge_i5_fu_2054_p2 & tmp_1103_fu_2059_p2);

assign overflow_5_fu_2182_p2 = (brmerge_i6_fu_2172_p2 & tmp_1107_fu_2177_p2);

assign overflow_6_fu_2300_p2 = (brmerge_i7_fu_2290_p2 & tmp_1111_fu_2295_p2);

assign overflow_7_fu_2418_p2 = (brmerge_i8_fu_2408_p2 & tmp_1115_fu_2413_p2);

assign overflow_8_fu_2536_p2 = (brmerge_i9_fu_2526_p2 & tmp_1119_fu_2531_p2);

assign overflow_9_fu_2654_p2 = (brmerge_i_fu_2644_p2 & tmp_1123_fu_2649_p2);

assign overflow_fu_1592_p2 = (brmerge_i1_fu_1582_p2 & tmp_1087_fu_1587_p2);

assign p_38_i10_fu_2632_p2 = (carry_9_fu_2582_p2 & Range1_all_ones_9_fu_2595_p2);

assign p_38_i11_fu_2750_p2 = (carry_10_fu_2700_p2 & Range1_all_ones_13_fu_2713_p2);

assign p_38_i12_fu_2868_p2 = (carry_11_fu_2818_p2 & Range1_all_ones_14_fu_2831_p2);

assign p_38_i13_fu_2986_p2 = (carry_12_fu_2936_p2 & Range1_all_ones_15_fu_2949_p2);

assign p_38_i14_fu_3104_p2 = (carry_13_fu_3054_p2 & Range1_all_ones_16_fu_3067_p2);

assign p_38_i15_fu_3222_p2 = (carry_14_fu_3172_p2 & Range1_all_ones_17_fu_3185_p2);

assign p_38_i16_fu_4466_p2 = (carry_16_fu_4416_p2 & Range1_all_ones_19_fu_4429_p2);

assign p_38_i17_fu_4584_p2 = (carry_17_fu_4534_p2 & Range1_all_ones_20_fu_4547_p2);

assign p_38_i18_fu_4702_p2 = (carry_18_fu_4652_p2 & Range1_all_ones_21_fu_4665_p2);

assign p_38_i19_fu_4820_p2 = (carry_19_fu_4770_p2 & Range1_all_ones_22_fu_4783_p2);

assign p_38_i1_fu_1570_p2 = (carry_fu_1520_p2 & Range1_all_ones_fu_1533_p2);

assign p_38_i20_fu_4938_p2 = (carry_20_fu_4888_p2 & Range1_all_ones_23_fu_4901_p2);

assign p_38_i21_fu_5056_p2 = (carry_21_fu_5006_p2 & Range1_all_ones_24_fu_5019_p2);

assign p_38_i22_fu_5174_p2 = (carry_22_fu_5124_p2 & Range1_all_ones_25_fu_5137_p2);

assign p_38_i23_fu_5292_p2 = (carry_23_fu_5242_p2 & Range1_all_ones_26_fu_5255_p2);

assign p_38_i2_fu_1688_p2 = (carry_1_fu_1638_p2 & Range1_all_ones_1_fu_1651_p2);

assign p_38_i3_fu_1806_p2 = (carry_2_fu_1756_p2 & Range1_all_ones_2_fu_1769_p2);

assign p_38_i4_fu_1924_p2 = (carry_3_fu_1874_p2 & Range1_all_ones_3_fu_1887_p2);

assign p_38_i5_fu_2042_p2 = (carry_4_fu_1992_p2 & Range1_all_ones_4_fu_2005_p2);

assign p_38_i6_fu_2160_p2 = (carry_5_fu_2110_p2 & Range1_all_ones_5_fu_2123_p2);

assign p_38_i7_fu_2278_p2 = (carry_6_fu_2228_p2 & Range1_all_ones_6_fu_2241_p2);

assign p_38_i8_fu_2396_p2 = (carry_7_fu_2346_p2 & Range1_all_ones_7_fu_2359_p2);

assign p_38_i9_fu_2514_p2 = (carry_8_fu_2464_p2 & Range1_all_ones_8_fu_2477_p2);

assign p_38_i_fu_3340_p2 = (carry_15_fu_3290_p2 & Range1_all_ones_18_fu_3303_p2);

assign p_41_i10_fu_2619_p2 = (signbit_9_reg_7772 & tmp_1122_fu_2613_p2);

assign p_41_i11_fu_2737_p2 = (signbit_10_reg_7804 & tmp_1126_fu_2731_p2);

assign p_41_i12_fu_2855_p2 = (signbit_11_reg_7836 & tmp_1130_fu_2849_p2);

assign p_41_i13_fu_2973_p2 = (signbit_12_reg_7868 & tmp_1134_fu_2967_p2);

assign p_41_i14_fu_3091_p2 = (signbit_13_reg_7900 & tmp_1138_fu_3085_p2);

assign p_41_i15_fu_3209_p2 = (signbit_14_reg_7932 & tmp_1142_fu_3203_p2);

assign p_41_i16_fu_4453_p2 = (signbit_16_reg_8396 & tmp_1150_fu_4447_p2);

assign p_41_i17_fu_4571_p2 = (signbit_17_reg_8428 & tmp_1154_fu_4565_p2);

assign p_41_i18_fu_4689_p2 = (signbit_18_reg_8460 & tmp_1158_fu_4683_p2);

assign p_41_i19_fu_4807_p2 = (signbit_19_reg_8492 & tmp_1162_fu_4801_p2);

assign p_41_i1_fu_1557_p2 = (signbit_reg_7484 & tmp_1086_fu_1551_p2);

assign p_41_i20_fu_4925_p2 = (signbit_20_reg_8524 & tmp_1166_fu_4919_p2);

assign p_41_i21_fu_5043_p2 = (signbit_21_reg_8556 & tmp_1170_fu_5037_p2);

assign p_41_i22_fu_5161_p2 = (signbit_22_reg_8588 & tmp_1174_fu_5155_p2);

assign p_41_i23_fu_5279_p2 = (signbit_23_reg_8620 & tmp_1178_fu_5273_p2);

assign p_41_i2_fu_1675_p2 = (signbit_1_reg_7516 & tmp_1090_fu_1669_p2);

assign p_41_i3_fu_1793_p2 = (signbit_2_reg_7548 & tmp_1094_fu_1787_p2);

assign p_41_i4_fu_1911_p2 = (signbit_3_reg_7580 & tmp_1098_fu_1905_p2);

assign p_41_i5_fu_2029_p2 = (signbit_4_reg_7612 & tmp_1102_fu_2023_p2);

assign p_41_i6_fu_2147_p2 = (signbit_5_reg_7644 & tmp_1106_fu_2141_p2);

assign p_41_i7_fu_2265_p2 = (signbit_6_reg_7676 & tmp_1110_fu_2259_p2);

assign p_41_i8_fu_2383_p2 = (signbit_7_reg_7708 & tmp_1114_fu_2377_p2);

assign p_41_i9_fu_2501_p2 = (signbit_8_reg_7740 & tmp_1118_fu_2495_p2);

assign p_41_i_fu_3327_p2 = (signbit_15_reg_7964 & tmp_1146_fu_3321_p2);

assign p_Val2_100_fu_5478_p2 = (p_Val2_24_fu_4135_p3 + p_Val2_28_fu_4164_p3);

assign p_Val2_100_mux_fu_6030_p3 = ((brmerge_i_i27_fu_6016_p2[0:0] === 1'b1) ? 8'd127 : p_Val2_100_reg_8913);

assign p_Val2_101_fu_442_p4 = {{p_Val2_s_fu_428_p2[13:6]}};

assign p_Val2_102_fu_464_p2 = (p_Val2_101_fu_442_p4 + tmp_s_fu_460_p1);

assign p_Val2_102_mux_fu_3949_p3 = ((brmerge_i_i2_reg_8010[0:0] === 1'b1) ? 8'd127 : p_Val2_102_reg_7491);

assign p_Val2_103_fu_3961_p3 = ((underflow_not_fu_3944_p2[0:0] === 1'b1) ? p_Val2_102_mux_fu_3949_p3 : p_Val2_s_848_fu_3955_p3);

assign p_Val2_104_fu_5356_p2 = ($signed(tmp_1181_fu_5352_p1) + $signed(tmp_1180_fu_5348_p1));

assign p_Val2_105_fu_5370_p2 = (p_Val2_103_fu_3961_p3 + p_Val2_4_fu_3990_p3);

assign p_Val2_105_mux_fu_5892_p3 = ((brmerge_i_i_fu_5878_p2[0:0] === 1'b1) ? 8'd127 : p_Val2_105_reg_8853);

assign p_Val2_106_fu_6044_p3 = ((brmerge3_fu_6025_p2[0:0] === 1'b1) ? p_Val2_100_mux_fu_6030_p3 : p_Val2_27_875_fu_6037_p3);

assign p_Val2_107_fu_5500_p2 = ($signed(tmp_1193_fu_5496_p1) + $signed(tmp_1192_fu_5492_p1));

assign p_Val2_108_fu_5514_p2 = (p_Val2_32_fu_4193_p3 + p_Val2_36_fu_4222_p3);

assign p_Val2_108_mux_fu_6076_p3 = ((brmerge_i_i28_fu_6062_p2[0:0] === 1'b1) ? 8'd127 : p_Val2_108_reg_8933);

assign p_Val2_109_fu_6090_p3 = ((brmerge4_fu_6071_p2[0:0] === 1'b1) ? p_Val2_108_mux_fu_6076_p3 : p_Val2_28_876_fu_6083_p3);

assign p_Val2_10_858_fu_4245_p3 = ((underflow_22_reg_8255[0:0] === 1'b1) ? 8'd128 : p_Val2_39_reg_7811);

assign p_Val2_10_fu_646_p4 = {{p_Val2_9_fu_632_p2[13:6]}};

assign p_Val2_110_fu_5536_p2 = ($signed(tmp_1196_fu_5532_p1) + $signed(tmp_1195_fu_5528_p1));

assign p_Val2_111_fu_5550_p2 = (p_Val2_40_fu_4251_p3 + p_Val2_44_fu_4280_p3);

assign p_Val2_111_mux_fu_6122_p3 = ((brmerge_i_i29_fu_6108_p2[0:0] === 1'b1) ? 8'd127 : p_Val2_111_reg_8953);

assign p_Val2_112_fu_6136_p3 = ((brmerge5_fu_6117_p2[0:0] === 1'b1) ? p_Val2_111_mux_fu_6122_p3 : p_Val2_29_877_fu_6129_p3);

assign p_Val2_113_fu_5572_p2 = ($signed(tmp_1199_fu_5568_p1) + $signed(tmp_1198_fu_5564_p1));

assign p_Val2_114_fu_5586_p2 = (p_Val2_48_fu_4309_p3 + p_Val2_52_fu_4338_p3);

assign p_Val2_114_mux_fu_6168_p3 = ((brmerge_i_i30_fu_6154_p2[0:0] === 1'b1) ? 8'd127 : p_Val2_114_reg_8973);

assign p_Val2_115_fu_6182_p3 = ((brmerge6_fu_6163_p2[0:0] === 1'b1) ? p_Val2_114_mux_fu_6168_p3 : p_Val2_30_878_fu_6175_p3);

assign p_Val2_116_fu_5608_p2 = ($signed(tmp_1202_fu_5604_p1) + $signed(tmp_1201_fu_5600_p1));

assign p_Val2_117_fu_5622_p2 = (p_Val2_56_fu_4367_p3 + p_Val2_60_fu_4396_p3);

assign p_Val2_117_mux_fu_6214_p3 = ((brmerge_i_i31_fu_6200_p2[0:0] === 1'b1) ? 8'd127 : p_Val2_117_reg_8993);

assign p_Val2_118_fu_6228_p3 = ((brmerge7_fu_6209_p2[0:0] === 1'b1) ? p_Val2_117_mux_fu_6214_p3 : p_Val2_31_879_fu_6221_p3);

assign p_Val2_119_fu_6244_p2 = ($signed(tmp_1205_fu_6240_p1) + $signed(tmp_1204_fu_6236_p1));

assign p_Val2_11_859_fu_4274_p3 = ((underflow_23_reg_8280[0:0] === 1'b1) ? 8'd128 : p_Val2_43_reg_7843);

assign p_Val2_11_fu_668_p2 = (p_Val2_10_fu_646_p4 + tmp_1096_fu_664_p1);

assign p_Val2_11_mux_fu_4036_p3 = ((brmerge_i_i5_reg_8085[0:0] === 1'b1) ? 8'd127 : p_Val2_11_reg_7587);

assign p_Val2_120_fu_6258_p2 = (p_Val2_64_fu_5657_p3 + p_Val2_68_fu_5686_p3);

assign p_Val2_120_mux_fu_6548_p3 = ((brmerge_i_i32_fu_6534_p2[0:0] === 1'b1) ? 8'd127 : p_Val2_120_reg_9013);

assign p_Val2_121_fu_6562_p3 = ((brmerge8_fu_6543_p2[0:0] === 1'b1) ? p_Val2_120_mux_fu_6548_p3 : p_Val2_32_880_fu_6555_p3);

assign p_Val2_122_fu_6280_p2 = ($signed(tmp_1208_fu_6276_p1) + $signed(tmp_1207_fu_6272_p1));

assign p_Val2_123_fu_6294_p2 = (p_Val2_72_fu_5715_p3 + p_Val2_76_fu_5744_p3);

assign p_Val2_123_mux_fu_6594_p3 = ((brmerge_i_i33_fu_6580_p2[0:0] === 1'b1) ? 8'd127 : p_Val2_123_reg_9033);

assign p_Val2_124_fu_6608_p3 = ((brmerge9_fu_6589_p2[0:0] === 1'b1) ? p_Val2_123_mux_fu_6594_p3 : p_Val2_33_881_fu_6601_p3);

assign p_Val2_125_fu_6316_p2 = ($signed(tmp_1211_fu_6312_p1) + $signed(tmp_1210_fu_6308_p1));

assign p_Val2_126_fu_6330_p2 = (p_Val2_80_fu_5773_p3 + p_Val2_84_fu_5802_p3);

assign p_Val2_126_mux_fu_6640_p3 = ((brmerge_i_i34_fu_6626_p2[0:0] === 1'b1) ? 8'd127 : p_Val2_126_reg_9053);

assign p_Val2_127_fu_6654_p3 = ((brmerge10_fu_6635_p2[0:0] === 1'b1) ? p_Val2_126_mux_fu_6640_p3 : p_Val2_34_882_fu_6647_p3);

assign p_Val2_128_fu_6352_p2 = ($signed(tmp_1214_fu_6348_p1) + $signed(tmp_1213_fu_6344_p1));

assign p_Val2_129_fu_6366_p2 = (p_Val2_88_fu_5831_p3 + p_Val2_92_fu_5860_p3);

assign p_Val2_129_mux_fu_6686_p3 = ((brmerge_i_i35_fu_6672_p2[0:0] === 1'b1) ? 8'd127 : p_Val2_129_reg_9073);

assign p_Val2_12_860_fu_4303_p3 = ((underflow_24_reg_8305[0:0] === 1'b1) ? 8'd128 : p_Val2_47_reg_7875);

assign p_Val2_12_fu_4048_p3 = ((underflow_15_not_fu_4031_p2[0:0] === 1'b1) ? p_Val2_11_mux_fu_4036_p3 : p_Val2_2_851_fu_4042_p3);

assign p_Val2_130_fu_6700_p3 = ((brmerge11_fu_6681_p2[0:0] === 1'b1) ? p_Val2_129_mux_fu_6686_p3 : p_Val2_35_883_fu_6693_p3);

assign p_Val2_131_fu_5906_p3 = ((brmerge_fu_5887_p2[0:0] === 1'b1) ? p_Val2_105_mux_fu_5892_p3 : p_Val2_24_872_fu_5899_p3);

assign p_Val2_132_fu_6388_p2 = ($signed(tmp_1217_fu_6384_p1) + $signed(tmp_1216_fu_6380_p1));

assign p_Val2_133_fu_6402_p2 = (p_Val2_131_fu_5906_p3 + p_Val2_95_fu_5952_p3);

assign p_Val2_133_mux_fu_6732_p3 = ((brmerge_i_i36_fu_6718_p2[0:0] === 1'b1) ? 8'd127 : p_Val2_133_reg_9093);

assign p_Val2_134_fu_6424_p2 = ($signed(tmp_1220_fu_6420_p1) + $signed(tmp_1219_fu_6416_p1));

assign p_Val2_135_fu_6438_p2 = (p_Val2_98_fu_5998_p3 + p_Val2_106_fu_6044_p3);

assign p_Val2_135_mux_fu_6778_p3 = ((brmerge_i_i37_fu_6764_p2[0:0] === 1'b1) ? 8'd127 : p_Val2_135_reg_9113);

assign p_Val2_136_fu_6792_p3 = ((brmerge13_fu_6773_p2[0:0] === 1'b1) ? p_Val2_135_mux_fu_6778_p3 : p_Val2_37_885_fu_6785_p3);

assign p_Val2_137_fu_6460_p2 = ($signed(tmp_1223_fu_6456_p1) + $signed(tmp_1222_fu_6452_p1));

assign p_Val2_138_fu_6474_p2 = (p_Val2_109_fu_6090_p3 + p_Val2_112_fu_6136_p3);

assign p_Val2_138_mux_fu_6824_p3 = ((brmerge_i_i38_fu_6810_p2[0:0] === 1'b1) ? 8'd127 : p_Val2_138_reg_9133);

assign p_Val2_139_fu_6838_p3 = ((brmerge14_fu_6819_p2[0:0] === 1'b1) ? p_Val2_138_mux_fu_6824_p3 : p_Val2_38_886_fu_6831_p3);

assign p_Val2_13_861_fu_4332_p3 = ((underflow_25_reg_8330[0:0] === 1'b1) ? 8'd128 : p_Val2_51_reg_7907);

assign p_Val2_13_fu_700_p0 = w4_V;

assign p_Val2_13_fu_700_p1 = b4_V;

assign p_Val2_13_fu_700_p2 = ($signed(p_Val2_13_fu_700_p0) * $signed(p_Val2_13_fu_700_p1));

assign p_Val2_140_fu_6496_p2 = ($signed(tmp_1226_fu_6492_p1) + $signed(tmp_1225_fu_6488_p1));

assign p_Val2_141_fu_6510_p2 = (p_Val2_115_fu_6182_p3 + p_Val2_118_fu_6228_p3);

assign p_Val2_141_mux_fu_6870_p3 = ((brmerge_i_i39_fu_6856_p2[0:0] === 1'b1) ? 8'd127 : p_Val2_141_reg_9153);

assign p_Val2_142_fu_6884_p3 = ((brmerge15_fu_6865_p2[0:0] === 1'b1) ? p_Val2_141_mux_fu_6870_p3 : p_Val2_39_887_fu_6877_p3);

assign p_Val2_143_fu_6900_p2 = ($signed(tmp_1229_fu_6896_p1) + $signed(tmp_1228_fu_6892_p1));

assign p_Val2_144_fu_6914_p2 = (p_Val2_121_fu_6562_p3 + p_Val2_124_fu_6608_p3);

assign p_Val2_144_mux_fu_7060_p3 = ((brmerge_i_i40_fu_7046_p2[0:0] === 1'b1) ? 8'd127 : p_Val2_144_reg_9173);

assign p_Val2_145_fu_7074_p3 = ((brmerge16_fu_7055_p2[0:0] === 1'b1) ? p_Val2_144_mux_fu_7060_p3 : p_Val2_40_888_fu_7067_p3);

assign p_Val2_146_fu_6936_p2 = ($signed(tmp_1232_fu_6932_p1) + $signed(tmp_1231_fu_6928_p1));

assign p_Val2_147_fu_6950_p2 = (p_Val2_127_fu_6654_p3 + p_Val2_130_fu_6700_p3);

assign p_Val2_147_mux_fu_7106_p3 = ((brmerge_i_i41_fu_7092_p2[0:0] === 1'b1) ? 8'd127 : p_Val2_147_reg_9193);

assign p_Val2_148_fu_7120_p3 = ((brmerge17_fu_7101_p2[0:0] === 1'b1) ? p_Val2_147_mux_fu_7106_p3 : p_Val2_41_889_fu_7113_p3);

assign p_Val2_149_fu_6746_p3 = ((brmerge12_fu_6727_p2[0:0] === 1'b1) ? p_Val2_133_mux_fu_6732_p3 : p_Val2_36_884_fu_6739_p3);

assign p_Val2_14_862_fu_4361_p3 = ((underflow_26_reg_8355[0:0] === 1'b1) ? 8'd128 : p_Val2_55_reg_7939);

assign p_Val2_14_fu_714_p4 = {{p_Val2_13_fu_700_p2[13:6]}};

assign p_Val2_150_fu_6972_p2 = ($signed(tmp_1235_fu_6968_p1) + $signed(tmp_1234_fu_6964_p1));

assign p_Val2_151_fu_6986_p2 = (p_Val2_149_fu_6746_p3 + p_Val2_136_fu_6792_p3);

assign p_Val2_151_mux_fu_7152_p3 = ((brmerge_i_i42_fu_7138_p2[0:0] === 1'b1) ? 8'd127 : p_Val2_151_reg_9213);

assign p_Val2_152_fu_7008_p2 = ($signed(tmp_1238_fu_7004_p1) + $signed(tmp_1237_fu_7000_p1));

assign p_Val2_153_fu_7022_p2 = (p_Val2_139_fu_6838_p3 + p_Val2_142_fu_6884_p3);

assign p_Val2_153_mux_fu_7198_p3 = ((brmerge_i_i43_fu_7184_p2[0:0] === 1'b1) ? 8'd127 : p_Val2_153_reg_9233);

assign p_Val2_154_fu_7212_p3 = ((brmerge19_fu_7193_p2[0:0] === 1'b1) ? p_Val2_153_mux_fu_7198_p3 : p_Val2_43_891_fu_7205_p3);

assign p_Val2_155_fu_7228_p2 = ($signed(tmp_1241_fu_7224_p1) + $signed(tmp_1240_fu_7220_p1));

assign p_Val2_156_fu_7242_p2 = (p_Val2_145_fu_7074_p3 + p_Val2_148_fu_7120_p3);

assign p_Val2_156_mux_fu_7346_p3 = ((brmerge_i_i44_fu_7332_p2[0:0] === 1'b1) ? 8'd127 : p_Val2_156_reg_9252);

assign p_Val2_157_fu_7353_p3 = ((brmerge20_fu_7341_p2[0:0] === 1'b1) ? p_Val2_156_mux_fu_7346_p3 : p_Val2_44_892_reg_9263);

assign p_Val2_158_fu_7166_p3 = ((brmerge18_fu_7147_p2[0:0] === 1'b1) ? p_Val2_151_mux_fu_7152_p3 : p_Val2_42_890_fu_7159_p3);

assign p_Val2_159_fu_7284_p2 = ($signed(tmp_1244_fu_7280_p1) + $signed(tmp_1243_fu_7276_p1));

assign p_Val2_15_863_fu_4390_p3 = ((underflow_27_reg_8380[0:0] === 1'b1) ? 8'd128 : p_Val2_59_reg_7971);

assign p_Val2_15_fu_736_p2 = (p_Val2_14_fu_714_p4 + tmp_1100_fu_732_p1);

assign p_Val2_15_mux_fu_4065_p3 = ((brmerge_i_i6_reg_8110[0:0] === 1'b1) ? 8'd127 : p_Val2_15_reg_7619);

assign p_Val2_160_fu_7298_p2 = (p_Val2_158_fu_7166_p3 + p_Val2_154_fu_7212_p3);

assign p_Val2_160_mux_fu_7374_p3 = ((brmerge_i_i45_fu_7360_p2[0:0] === 1'b1) ? 8'd127 : p_Val2_160_reg_9274);

assign p_Val2_161_fu_7381_p3 = ((brmerge21_fu_7369_p2[0:0] === 1'b1) ? p_Val2_160_mux_fu_7374_p3 : p_Val2_45_893_reg_9285);

assign p_Val2_162_fu_7396_p2 = ($signed(tmp_1247_fu_7392_p1) + $signed(tmp_1246_fu_7388_p1));

assign p_Val2_163_fu_7410_p2 = (p_Val2_157_fu_7353_p3 + p_Val2_161_fu_7381_p3);

assign p_Val2_16_864_fu_5651_p3 = ((underflow_28_reg_8661[0:0] === 1'b1) ? 8'd128 : p_Val2_63_reg_8403);

assign p_Val2_16_fu_4077_p3 = ((underflow_16_not_fu_4060_p2[0:0] === 1'b1) ? p_Val2_15_mux_fu_4065_p3 : p_Val2_4_852_fu_4071_p3);

assign p_Val2_17_865_fu_5680_p3 = ((underflow_29_reg_8686[0:0] === 1'b1) ? 8'd128 : p_Val2_67_reg_8435);

assign p_Val2_17_fu_768_p0 = w5_V;

assign p_Val2_17_fu_768_p1 = b5_V;

assign p_Val2_17_fu_768_p2 = ($signed(p_Val2_17_fu_768_p0) * $signed(p_Val2_17_fu_768_p1));

assign p_Val2_18_866_fu_5709_p3 = ((underflow_30_reg_8711[0:0] === 1'b1) ? 8'd128 : p_Val2_71_reg_8467);

assign p_Val2_18_fu_782_p4 = {{p_Val2_17_fu_768_p2[13:6]}};

assign p_Val2_19_867_fu_5738_p3 = ((underflow_31_reg_8736[0:0] === 1'b1) ? 8'd128 : p_Val2_75_reg_8499);

assign p_Val2_19_fu_804_p2 = (p_Val2_18_fu_782_p4 + tmp_1104_fu_800_p1);

assign p_Val2_19_mux_fu_4094_p3 = ((brmerge_i_i7_reg_8135[0:0] === 1'b1) ? 8'd127 : p_Val2_19_reg_7651);

assign p_Val2_1_857_fu_4216_p3 = ((underflow_21_reg_8230[0:0] === 1'b1) ? 8'd128 : p_Val2_35_reg_7779);

assign p_Val2_1_fu_496_p0 = w1_V;

assign p_Val2_1_fu_496_p1 = b1_V;

assign p_Val2_1_fu_496_p2 = ($signed(p_Val2_1_fu_496_p0) * $signed(p_Val2_1_fu_496_p1));

assign p_Val2_20_868_fu_5767_p3 = ((underflow_32_reg_8761[0:0] === 1'b1) ? 8'd128 : p_Val2_79_reg_8531);

assign p_Val2_20_fu_4106_p3 = ((underflow_17_not_fu_4089_p2[0:0] === 1'b1) ? p_Val2_19_mux_fu_4094_p3 : p_Val2_5_853_fu_4100_p3);

assign p_Val2_21_869_fu_5796_p3 = ((underflow_33_reg_8786[0:0] === 1'b1) ? 8'd128 : p_Val2_83_reg_8563);

assign p_Val2_21_fu_836_p0 = w6_V;

assign p_Val2_21_fu_836_p1 = b6_V;

assign p_Val2_21_fu_836_p2 = ($signed(p_Val2_21_fu_836_p0) * $signed(p_Val2_21_fu_836_p1));

assign p_Val2_22_870_fu_5825_p3 = ((underflow_34_reg_8811[0:0] === 1'b1) ? 8'd128 : p_Val2_87_reg_8595);

assign p_Val2_22_fu_850_p4 = {{p_Val2_21_fu_836_p2[13:6]}};

assign p_Val2_23_871_fu_5854_p3 = ((underflow_35_reg_8836[0:0] === 1'b1) ? 8'd128 : p_Val2_91_reg_8627);

assign p_Val2_23_fu_872_p2 = (p_Val2_22_fu_850_p4 + tmp_1108_fu_868_p1);

assign p_Val2_23_mux_fu_4123_p3 = ((brmerge_i_i8_reg_8160[0:0] === 1'b1) ? 8'd127 : p_Val2_23_reg_7683);

assign p_Val2_24_872_fu_5899_p3 = ((underflow_36_fu_5873_p2[0:0] === 1'b1) ? 8'd128 : p_Val2_105_reg_8853);

assign p_Val2_24_fu_4135_p3 = ((underflow_18_not_fu_4118_p2[0:0] === 1'b1) ? p_Val2_23_mux_fu_4123_p3 : p_Val2_6_854_fu_4129_p3);

assign p_Val2_25_873_fu_5945_p3 = ((underflow_37_fu_5919_p2[0:0] === 1'b1) ? 8'd128 : p_Val2_94_reg_8873);

assign p_Val2_25_fu_904_p0 = w7_V;

assign p_Val2_25_fu_904_p1 = b7_V;

assign p_Val2_25_fu_904_p2 = ($signed(p_Val2_25_fu_904_p0) * $signed(p_Val2_25_fu_904_p1));

assign p_Val2_26_874_fu_5991_p3 = ((underflow_38_fu_5965_p2[0:0] === 1'b1) ? 8'd128 : p_Val2_97_reg_8893);

assign p_Val2_26_fu_918_p4 = {{p_Val2_25_fu_904_p2[13:6]}};

assign p_Val2_27_875_fu_6037_p3 = ((underflow_39_fu_6011_p2[0:0] === 1'b1) ? 8'd128 : p_Val2_100_reg_8913);

assign p_Val2_27_fu_940_p2 = (p_Val2_26_fu_918_p4 + tmp_1112_fu_936_p1);

assign p_Val2_27_mux_fu_4152_p3 = ((brmerge_i_i9_reg_8185[0:0] === 1'b1) ? 8'd127 : p_Val2_27_reg_7715);

assign p_Val2_28_876_fu_6083_p3 = ((underflow_40_fu_6057_p2[0:0] === 1'b1) ? 8'd128 : p_Val2_108_reg_8933);

assign p_Val2_28_fu_4164_p3 = ((underflow_19_not_fu_4147_p2[0:0] === 1'b1) ? p_Val2_27_mux_fu_4152_p3 : p_Val2_8_855_fu_4158_p3);

assign p_Val2_29_877_fu_6129_p3 = ((underflow_41_fu_6103_p2[0:0] === 1'b1) ? 8'd128 : p_Val2_111_reg_8953);

assign p_Val2_29_fu_972_p0 = w8_V;

assign p_Val2_29_fu_972_p1 = b8_V;

assign p_Val2_29_fu_972_p2 = ($signed(p_Val2_29_fu_972_p0) * $signed(p_Val2_29_fu_972_p1));

assign p_Val2_2_851_fu_4042_p3 = ((underflow_15_reg_8080[0:0] === 1'b1) ? 8'd128 : p_Val2_11_reg_7587);

assign p_Val2_2_fu_510_p4 = {{p_Val2_1_fu_496_p2[13:6]}};

assign p_Val2_30_878_fu_6175_p3 = ((underflow_42_fu_6149_p2[0:0] === 1'b1) ? 8'd128 : p_Val2_114_reg_8973);

assign p_Val2_30_fu_986_p4 = {{p_Val2_29_fu_972_p2[13:6]}};

assign p_Val2_31_879_fu_6221_p3 = ((underflow_43_fu_6195_p2[0:0] === 1'b1) ? 8'd128 : p_Val2_117_reg_8993);

assign p_Val2_31_fu_1008_p2 = (p_Val2_30_fu_986_p4 + tmp_1116_fu_1004_p1);

assign p_Val2_31_mux_fu_4181_p3 = ((brmerge_i_i1_reg_8210[0:0] === 1'b1) ? 8'd127 : p_Val2_31_reg_7747);

assign p_Val2_32_880_fu_6555_p3 = ((underflow_44_fu_6529_p2[0:0] === 1'b1) ? 8'd128 : p_Val2_120_reg_9013);

assign p_Val2_32_fu_4193_p3 = ((underflow_20_not_fu_4176_p2[0:0] === 1'b1) ? p_Val2_31_mux_fu_4181_p3 : p_Val2_9_856_fu_4187_p3);

assign p_Val2_33_881_fu_6601_p3 = ((underflow_45_fu_6575_p2[0:0] === 1'b1) ? 8'd128 : p_Val2_123_reg_9033);

assign p_Val2_33_fu_1040_p0 = w9_V;

assign p_Val2_33_fu_1040_p1 = b9_V;

assign p_Val2_33_fu_1040_p2 = ($signed(p_Val2_33_fu_1040_p0) * $signed(p_Val2_33_fu_1040_p1));

assign p_Val2_34_882_fu_6647_p3 = ((underflow_46_fu_6621_p2[0:0] === 1'b1) ? 8'd128 : p_Val2_126_reg_9053);

assign p_Val2_34_fu_1054_p4 = {{p_Val2_33_fu_1040_p2[13:6]}};

assign p_Val2_35_883_fu_6693_p3 = ((underflow_47_fu_6667_p2[0:0] === 1'b1) ? 8'd128 : p_Val2_129_reg_9073);

assign p_Val2_35_fu_1076_p2 = (p_Val2_34_fu_1054_p4 + tmp_1120_fu_1072_p1);

assign p_Val2_35_mux_fu_4210_p3 = ((brmerge_i_i10_reg_8235[0:0] === 1'b1) ? 8'd127 : p_Val2_35_reg_7779);

assign p_Val2_36_884_fu_6739_p3 = ((underflow_48_fu_6713_p2[0:0] === 1'b1) ? 8'd128 : p_Val2_133_reg_9093);

assign p_Val2_36_fu_4222_p3 = ((underflow_21_not_fu_4205_p2[0:0] === 1'b1) ? p_Val2_35_mux_fu_4210_p3 : p_Val2_1_857_fu_4216_p3);

assign p_Val2_37_885_fu_6785_p3 = ((underflow_49_fu_6759_p2[0:0] === 1'b1) ? 8'd128 : p_Val2_135_reg_9113);

assign p_Val2_37_fu_1108_p0 = w10_V;

assign p_Val2_37_fu_1108_p1 = b10_V;

assign p_Val2_37_fu_1108_p2 = ($signed(p_Val2_37_fu_1108_p0) * $signed(p_Val2_37_fu_1108_p1));

assign p_Val2_38_886_fu_6831_p3 = ((underflow_50_fu_6805_p2[0:0] === 1'b1) ? 8'd128 : p_Val2_138_reg_9133);

assign p_Val2_38_fu_1122_p4 = {{p_Val2_37_fu_1108_p2[13:6]}};

assign p_Val2_39_887_fu_6877_p3 = ((underflow_51_fu_6851_p2[0:0] === 1'b1) ? 8'd128 : p_Val2_141_reg_9153);

assign p_Val2_39_fu_1144_p2 = (p_Val2_38_fu_1122_p4 + tmp_1124_fu_1140_p1);

assign p_Val2_39_mux_fu_4239_p3 = ((brmerge_i_i11_reg_8260[0:0] === 1'b1) ? 8'd127 : p_Val2_39_reg_7811);

assign p_Val2_3_849_fu_3984_p3 = ((underflow_13_reg_8030[0:0] === 1'b1) ? 8'd128 : p_Val2_3_reg_7523);

assign p_Val2_3_fu_532_p2 = (p_Val2_2_fu_510_p4 + tmp_1088_fu_528_p1);

assign p_Val2_3_mux_fu_3978_p3 = ((brmerge_i_i3_reg_8035[0:0] === 1'b1) ? 8'd127 : p_Val2_3_reg_7523);

assign p_Val2_40_888_fu_7067_p3 = ((underflow_52_fu_7041_p2[0:0] === 1'b1) ? 8'd128 : p_Val2_144_reg_9173);

assign p_Val2_40_fu_4251_p3 = ((underflow_22_not_fu_4234_p2[0:0] === 1'b1) ? p_Val2_39_mux_fu_4239_p3 : p_Val2_10_858_fu_4245_p3);

assign p_Val2_41_889_fu_7113_p3 = ((underflow_53_fu_7087_p2[0:0] === 1'b1) ? 8'd128 : p_Val2_147_reg_9193);

assign p_Val2_41_fu_1176_p0 = w11_V;

assign p_Val2_41_fu_1176_p1 = b11_V;

assign p_Val2_41_fu_1176_p2 = ($signed(p_Val2_41_fu_1176_p0) * $signed(p_Val2_41_fu_1176_p1));

assign p_Val2_42_890_fu_7159_p3 = ((underflow_54_fu_7133_p2[0:0] === 1'b1) ? 8'd128 : p_Val2_151_reg_9213);

assign p_Val2_42_fu_1190_p4 = {{p_Val2_41_fu_1176_p2[13:6]}};

assign p_Val2_43_891_fu_7205_p3 = ((underflow_55_fu_7179_p2[0:0] === 1'b1) ? 8'd128 : p_Val2_153_reg_9233);

assign p_Val2_43_fu_1212_p2 = (p_Val2_42_fu_1190_p4 + tmp_1128_fu_1208_p1);

assign p_Val2_43_mux_fu_4268_p3 = ((brmerge_i_i12_reg_8285[0:0] === 1'b1) ? 8'd127 : p_Val2_43_reg_7843);

assign p_Val2_44_892_fu_7268_p3 = ((underflow_56_fu_7262_p2[0:0] === 1'b1) ? 8'd128 : p_Val2_156_fu_7242_p2);

assign p_Val2_44_fu_4280_p3 = ((underflow_23_not_fu_4263_p2[0:0] === 1'b1) ? p_Val2_43_mux_fu_4268_p3 : p_Val2_11_859_fu_4274_p3);

assign p_Val2_45_893_fu_7324_p3 = ((underflow_57_fu_7318_p2[0:0] === 1'b1) ? 8'd128 : p_Val2_160_fu_7298_p2);

assign p_Val2_45_fu_1244_p0 = w12_V;

assign p_Val2_45_fu_1244_p1 = b12_V;

assign p_Val2_45_fu_1244_p2 = ($signed(p_Val2_45_fu_1244_p0) * $signed(p_Val2_45_fu_1244_p1));

assign p_Val2_46_894_fu_7462_p3 = ((underflow_58_fu_7430_p2[0:0] === 1'b1) ? 8'd128 : p_Val2_163_fu_7410_p2);

assign p_Val2_46_fu_1258_p4 = {{p_Val2_45_fu_1244_p2[13:6]}};

assign p_Val2_47_fu_1280_p2 = (p_Val2_46_fu_1258_p4 + tmp_1132_fu_1276_p1);

assign p_Val2_47_mux_fu_4297_p3 = ((brmerge_i_i13_reg_8310[0:0] === 1'b1) ? 8'd127 : p_Val2_47_reg_7875);

assign p_Val2_48_fu_4309_p3 = ((underflow_24_not_fu_4292_p2[0:0] === 1'b1) ? p_Val2_47_mux_fu_4297_p3 : p_Val2_12_860_fu_4303_p3);

assign p_Val2_49_fu_1312_p0 = w13_V;

assign p_Val2_49_fu_1312_p1 = b13_V;

assign p_Val2_49_fu_1312_p2 = ($signed(p_Val2_49_fu_1312_p0) * $signed(p_Val2_49_fu_1312_p1));

assign p_Val2_4_852_fu_4071_p3 = ((underflow_16_reg_8105[0:0] === 1'b1) ? 8'd128 : p_Val2_15_reg_7619);

assign p_Val2_4_fu_3990_p3 = ((underflow_13_not_fu_3973_p2[0:0] === 1'b1) ? p_Val2_3_mux_fu_3978_p3 : p_Val2_3_849_fu_3984_p3);

assign p_Val2_50_fu_1326_p4 = {{p_Val2_49_fu_1312_p2[13:6]}};

assign p_Val2_51_fu_1348_p2 = (p_Val2_50_fu_1326_p4 + tmp_1136_fu_1344_p1);

assign p_Val2_51_mux_fu_4326_p3 = ((brmerge_i_i14_reg_8335[0:0] === 1'b1) ? 8'd127 : p_Val2_51_reg_7907);

assign p_Val2_52_fu_4338_p3 = ((underflow_25_not_fu_4321_p2[0:0] === 1'b1) ? p_Val2_51_mux_fu_4326_p3 : p_Val2_13_861_fu_4332_p3);

assign p_Val2_53_fu_1380_p0 = w14_V;

assign p_Val2_53_fu_1380_p1 = b14_V;

assign p_Val2_53_fu_1380_p2 = ($signed(p_Val2_53_fu_1380_p0) * $signed(p_Val2_53_fu_1380_p1));

assign p_Val2_54_fu_1394_p4 = {{p_Val2_53_fu_1380_p2[13:6]}};

assign p_Val2_55_fu_1416_p2 = (p_Val2_54_fu_1394_p4 + tmp_1140_fu_1412_p1);

assign p_Val2_55_mux_fu_4355_p3 = ((brmerge_i_i15_reg_8360[0:0] === 1'b1) ? 8'd127 : p_Val2_55_reg_7939);

assign p_Val2_56_fu_4367_p3 = ((underflow_26_not_fu_4350_p2[0:0] === 1'b1) ? p_Val2_55_mux_fu_4355_p3 : p_Val2_14_862_fu_4361_p3);

assign p_Val2_57_fu_1448_p0 = w15_V;

assign p_Val2_57_fu_1448_p1 = b15_V;

assign p_Val2_57_fu_1448_p2 = ($signed(p_Val2_57_fu_1448_p0) * $signed(p_Val2_57_fu_1448_p1));

assign p_Val2_58_fu_1462_p4 = {{p_Val2_57_fu_1448_p2[13:6]}};

assign p_Val2_59_fu_1484_p2 = (p_Val2_58_fu_1462_p4 + tmp_1144_fu_1480_p1);

assign p_Val2_59_mux_fu_4384_p3 = ((brmerge_i_i16_reg_8385[0:0] === 1'b1) ? 8'd127 : p_Val2_59_reg_7971);

assign p_Val2_5_853_fu_4100_p3 = ((underflow_17_reg_8130[0:0] === 1'b1) ? 8'd128 : p_Val2_19_reg_7651);

assign p_Val2_5_fu_564_p0 = w2_V;

assign p_Val2_5_fu_564_p1 = b2_V;

assign p_Val2_5_fu_564_p2 = ($signed(p_Val2_5_fu_564_p0) * $signed(p_Val2_5_fu_564_p1));

assign p_Val2_60_fu_4396_p3 = ((underflow_27_not_fu_4379_p2[0:0] === 1'b1) ? p_Val2_59_mux_fu_4384_p3 : p_Val2_15_863_fu_4390_p3);

assign p_Val2_61_fu_3404_p0 = w16_V;

assign p_Val2_61_fu_3404_p1 = b16_V;

assign p_Val2_61_fu_3404_p2 = ($signed(p_Val2_61_fu_3404_p0) * $signed(p_Val2_61_fu_3404_p1));

assign p_Val2_62_fu_3418_p4 = {{p_Val2_61_fu_3404_p2[13:6]}};

assign p_Val2_63_fu_3440_p2 = (p_Val2_62_fu_3418_p4 + tmp_1148_fu_3436_p1);

assign p_Val2_63_mux_fu_5645_p3 = ((brmerge_i_i17_reg_8666[0:0] === 1'b1) ? 8'd127 : p_Val2_63_reg_8403);

assign p_Val2_64_fu_5657_p3 = ((underflow_28_not_fu_5640_p2[0:0] === 1'b1) ? p_Val2_63_mux_fu_5645_p3 : p_Val2_16_864_fu_5651_p3);

assign p_Val2_65_fu_3472_p0 = w17_V;

assign p_Val2_65_fu_3472_p1 = b17_V;

assign p_Val2_65_fu_3472_p2 = ($signed(p_Val2_65_fu_3472_p0) * $signed(p_Val2_65_fu_3472_p1));

assign p_Val2_66_fu_3486_p4 = {{p_Val2_65_fu_3472_p2[13:6]}};

assign p_Val2_67_fu_3508_p2 = (p_Val2_66_fu_3486_p4 + tmp_1152_fu_3504_p1);

assign p_Val2_67_mux_fu_5674_p3 = ((brmerge_i_i18_reg_8691[0:0] === 1'b1) ? 8'd127 : p_Val2_67_reg_8435);

assign p_Val2_68_fu_5686_p3 = ((underflow_29_not_fu_5669_p2[0:0] === 1'b1) ? p_Val2_67_mux_fu_5674_p3 : p_Val2_17_865_fu_5680_p3);

assign p_Val2_69_fu_3540_p0 = w18_V;

assign p_Val2_69_fu_3540_p1 = b18_V;

assign p_Val2_69_fu_3540_p2 = ($signed(p_Val2_69_fu_3540_p0) * $signed(p_Val2_69_fu_3540_p1));

assign p_Val2_6_854_fu_4129_p3 = ((underflow_18_reg_8155[0:0] === 1'b1) ? 8'd128 : p_Val2_23_reg_7683);

assign p_Val2_6_fu_578_p4 = {{p_Val2_5_fu_564_p2[13:6]}};

assign p_Val2_70_fu_3554_p4 = {{p_Val2_69_fu_3540_p2[13:6]}};

assign p_Val2_71_fu_3576_p2 = (p_Val2_70_fu_3554_p4 + tmp_1156_fu_3572_p1);

assign p_Val2_71_mux_fu_5703_p3 = ((brmerge_i_i19_reg_8716[0:0] === 1'b1) ? 8'd127 : p_Val2_71_reg_8467);

assign p_Val2_72_fu_5715_p3 = ((underflow_30_not_fu_5698_p2[0:0] === 1'b1) ? p_Val2_71_mux_fu_5703_p3 : p_Val2_18_866_fu_5709_p3);

assign p_Val2_73_fu_3608_p0 = w19_V;

assign p_Val2_73_fu_3608_p1 = b19_V;

assign p_Val2_73_fu_3608_p2 = ($signed(p_Val2_73_fu_3608_p0) * $signed(p_Val2_73_fu_3608_p1));

assign p_Val2_74_fu_3622_p4 = {{p_Val2_73_fu_3608_p2[13:6]}};

assign p_Val2_75_fu_3644_p2 = (p_Val2_74_fu_3622_p4 + tmp_1160_fu_3640_p1);

assign p_Val2_75_mux_fu_5732_p3 = ((brmerge_i_i20_reg_8741[0:0] === 1'b1) ? 8'd127 : p_Val2_75_reg_8499);

assign p_Val2_76_fu_5744_p3 = ((underflow_31_not_fu_5727_p2[0:0] === 1'b1) ? p_Val2_75_mux_fu_5732_p3 : p_Val2_19_867_fu_5738_p3);

assign p_Val2_77_fu_3676_p0 = w20_V;

assign p_Val2_77_fu_3676_p1 = b20_V;

assign p_Val2_77_fu_3676_p2 = ($signed(p_Val2_77_fu_3676_p0) * $signed(p_Val2_77_fu_3676_p1));

assign p_Val2_78_fu_3690_p4 = {{p_Val2_77_fu_3676_p2[13:6]}};

assign p_Val2_79_fu_3712_p2 = (p_Val2_78_fu_3690_p4 + tmp_1164_fu_3708_p1);

assign p_Val2_79_mux_fu_5761_p3 = ((brmerge_i_i21_reg_8766[0:0] === 1'b1) ? 8'd127 : p_Val2_79_reg_8531);

assign p_Val2_7_850_fu_4013_p3 = ((underflow_14_reg_8055[0:0] === 1'b1) ? 8'd128 : p_Val2_7_reg_7555);

assign p_Val2_7_fu_600_p2 = (p_Val2_6_fu_578_p4 + tmp_1092_fu_596_p1);

assign p_Val2_7_mux_fu_4007_p3 = ((brmerge_i_i4_reg_8060[0:0] === 1'b1) ? 8'd127 : p_Val2_7_reg_7555);

assign p_Val2_80_fu_5773_p3 = ((underflow_32_not_fu_5756_p2[0:0] === 1'b1) ? p_Val2_79_mux_fu_5761_p3 : p_Val2_20_868_fu_5767_p3);

assign p_Val2_81_fu_3744_p0 = w21_V;

assign p_Val2_81_fu_3744_p1 = b21_V;

assign p_Val2_81_fu_3744_p2 = ($signed(p_Val2_81_fu_3744_p0) * $signed(p_Val2_81_fu_3744_p1));

assign p_Val2_82_fu_3758_p4 = {{p_Val2_81_fu_3744_p2[13:6]}};

assign p_Val2_83_fu_3780_p2 = (p_Val2_82_fu_3758_p4 + tmp_1168_fu_3776_p1);

assign p_Val2_83_mux_fu_5790_p3 = ((brmerge_i_i22_reg_8791[0:0] === 1'b1) ? 8'd127 : p_Val2_83_reg_8563);

assign p_Val2_84_fu_5802_p3 = ((underflow_33_not_fu_5785_p2[0:0] === 1'b1) ? p_Val2_83_mux_fu_5790_p3 : p_Val2_21_869_fu_5796_p3);

assign p_Val2_85_fu_3812_p0 = w22_V;

assign p_Val2_85_fu_3812_p1 = b22_V;

assign p_Val2_85_fu_3812_p2 = ($signed(p_Val2_85_fu_3812_p0) * $signed(p_Val2_85_fu_3812_p1));

assign p_Val2_86_fu_3826_p4 = {{p_Val2_85_fu_3812_p2[13:6]}};

assign p_Val2_87_fu_3848_p2 = (p_Val2_86_fu_3826_p4 + tmp_1172_fu_3844_p1);

assign p_Val2_87_mux_fu_5819_p3 = ((brmerge_i_i23_reg_8816[0:0] === 1'b1) ? 8'd127 : p_Val2_87_reg_8595);

assign p_Val2_88_fu_5831_p3 = ((underflow_34_not_fu_5814_p2[0:0] === 1'b1) ? p_Val2_87_mux_fu_5819_p3 : p_Val2_22_870_fu_5825_p3);

assign p_Val2_89_fu_3880_p0 = w23_V;

assign p_Val2_89_fu_3880_p1 = b23_V;

assign p_Val2_89_fu_3880_p2 = ($signed(p_Val2_89_fu_3880_p0) * $signed(p_Val2_89_fu_3880_p1));

assign p_Val2_8_855_fu_4158_p3 = ((underflow_19_reg_8180[0:0] === 1'b1) ? 8'd128 : p_Val2_27_reg_7715);

assign p_Val2_8_fu_4019_p3 = ((underflow_14_not_fu_4002_p2[0:0] === 1'b1) ? p_Val2_7_mux_fu_4007_p3 : p_Val2_7_850_fu_4013_p3);

assign p_Val2_90_fu_3894_p4 = {{p_Val2_89_fu_3880_p2[13:6]}};

assign p_Val2_91_fu_3916_p2 = (p_Val2_90_fu_3894_p4 + tmp_1176_fu_3912_p1);

assign p_Val2_91_mux_fu_5848_p3 = ((brmerge_i_i24_reg_8841[0:0] === 1'b1) ? 8'd127 : p_Val2_91_reg_8627);

assign p_Val2_92_fu_5860_p3 = ((underflow_35_not_fu_5843_p2[0:0] === 1'b1) ? p_Val2_91_mux_fu_5848_p3 : p_Val2_23_871_fu_5854_p3);

assign p_Val2_93_fu_5392_p2 = ($signed(tmp_1184_fu_5388_p1) + $signed(tmp_1183_fu_5384_p1));

assign p_Val2_94_fu_5406_p2 = (p_Val2_8_fu_4019_p3 + p_Val2_12_fu_4048_p3);

assign p_Val2_94_mux_fu_5938_p3 = ((brmerge_i_i25_fu_5924_p2[0:0] === 1'b1) ? 8'd127 : p_Val2_94_reg_8873);

assign p_Val2_95_fu_5952_p3 = ((brmerge1_fu_5933_p2[0:0] === 1'b1) ? p_Val2_94_mux_fu_5938_p3 : p_Val2_25_873_fu_5945_p3);

assign p_Val2_96_fu_5428_p2 = ($signed(tmp_1187_fu_5424_p1) + $signed(tmp_1186_fu_5420_p1));

assign p_Val2_97_fu_5442_p2 = (p_Val2_16_fu_4077_p3 + p_Val2_20_fu_4106_p3);

assign p_Val2_97_mux_fu_5984_p3 = ((brmerge_i_i26_fu_5970_p2[0:0] === 1'b1) ? 8'd127 : p_Val2_97_reg_8893);

assign p_Val2_98_fu_5998_p3 = ((brmerge2_fu_5979_p2[0:0] === 1'b1) ? p_Val2_97_mux_fu_5984_p3 : p_Val2_26_874_fu_5991_p3);

assign p_Val2_99_fu_5464_p2 = ($signed(tmp_1190_fu_5460_p1) + $signed(tmp_1189_fu_5456_p1));

assign p_Val2_9_856_fu_4187_p3 = ((underflow_20_reg_8205[0:0] === 1'b1) ? 8'd128 : p_Val2_31_reg_7747);

assign p_Val2_9_fu_632_p0 = w3_V;

assign p_Val2_9_fu_632_p1 = b3_V;

assign p_Val2_9_fu_632_p2 = ($signed(p_Val2_9_fu_632_p0) * $signed(p_Val2_9_fu_632_p1));

assign p_Val2_s_848_fu_3955_p3 = ((underflow_reg_8005[0:0] === 1'b1) ? 8'd128 : p_Val2_102_reg_7491);

assign p_Val2_s_fu_428_p0 = w0_V;

assign p_Val2_s_fu_428_p1 = b0_V;

assign p_Val2_s_fu_428_p2 = ($signed(p_Val2_s_fu_428_p0) * $signed(p_Val2_s_fu_428_p1));

assign p_not_i10_fu_2638_p2 = (deleted_zeros_9_fu_2605_p3 ^ 1'd1);

assign p_not_i11_fu_2756_p2 = (deleted_zeros_10_fu_2723_p3 ^ 1'd1);

assign p_not_i12_fu_2874_p2 = (deleted_zeros_11_fu_2841_p3 ^ 1'd1);

assign p_not_i13_fu_2992_p2 = (deleted_zeros_12_fu_2959_p3 ^ 1'd1);

assign p_not_i14_fu_3110_p2 = (deleted_zeros_13_fu_3077_p3 ^ 1'd1);

assign p_not_i15_fu_3228_p2 = (deleted_zeros_14_fu_3195_p3 ^ 1'd1);

assign p_not_i16_fu_4472_p2 = (deleted_zeros_16_fu_4439_p3 ^ 1'd1);

assign p_not_i17_fu_4590_p2 = (deleted_zeros_17_fu_4557_p3 ^ 1'd1);

assign p_not_i18_fu_4708_p2 = (deleted_zeros_18_fu_4675_p3 ^ 1'd1);

assign p_not_i19_fu_4826_p2 = (deleted_zeros_19_fu_4793_p3 ^ 1'd1);

assign p_not_i1_fu_1576_p2 = (deleted_zeros_fu_1543_p3 ^ 1'd1);

assign p_not_i20_fu_4944_p2 = (deleted_zeros_20_fu_4911_p3 ^ 1'd1);

assign p_not_i21_fu_5062_p2 = (deleted_zeros_21_fu_5029_p3 ^ 1'd1);

assign p_not_i22_fu_5180_p2 = (deleted_zeros_22_fu_5147_p3 ^ 1'd1);

assign p_not_i23_fu_5298_p2 = (deleted_zeros_23_fu_5265_p3 ^ 1'd1);

assign p_not_i2_fu_1694_p2 = (deleted_zeros_1_fu_1661_p3 ^ 1'd1);

assign p_not_i3_fu_1812_p2 = (deleted_zeros_2_fu_1779_p3 ^ 1'd1);

assign p_not_i4_fu_1930_p2 = (deleted_zeros_3_fu_1897_p3 ^ 1'd1);

assign p_not_i5_fu_2048_p2 = (deleted_zeros_4_fu_2015_p3 ^ 1'd1);

assign p_not_i6_fu_2166_p2 = (deleted_zeros_5_fu_2133_p3 ^ 1'd1);

assign p_not_i7_fu_2284_p2 = (deleted_zeros_6_fu_2251_p3 ^ 1'd1);

assign p_not_i8_fu_2402_p2 = (deleted_zeros_7_fu_2369_p3 ^ 1'd1);

assign p_not_i9_fu_2520_p2 = (deleted_zeros_8_fu_2487_p3 ^ 1'd1);

assign p_not_i_fu_3346_p2 = (deleted_zeros_15_fu_3313_p3 ^ 1'd1);

assign tmp10_demorgan_fu_2193_p2 = (p_38_i6_fu_2160_p2 | brmerge40_demorgan_i_39_fu_2188_p2);

assign tmp10_fu_2199_p2 = (tmp10_demorgan_fu_2193_p2 ^ 1'd1);

assign tmp11_fu_4085_p2 = (brmerge40_demorgan_i_39_reg_8125 | tmp_1107_reg_8120);

assign tmp12_demorgan_fu_2311_p2 = (p_38_i7_fu_2278_p2 | brmerge40_demorgan_i_40_fu_2306_p2);

assign tmp12_fu_2317_p2 = (tmp12_demorgan_fu_2311_p2 ^ 1'd1);

assign tmp13_fu_4114_p2 = (brmerge40_demorgan_i_40_reg_8150 | tmp_1111_reg_8145);

assign tmp14_demorgan_fu_2429_p2 = (p_38_i8_fu_2396_p2 | brmerge40_demorgan_i_41_fu_2424_p2);

assign tmp14_fu_2435_p2 = (tmp14_demorgan_fu_2429_p2 ^ 1'd1);

assign tmp15_fu_4143_p2 = (brmerge40_demorgan_i_41_reg_8175 | tmp_1115_reg_8170);

assign tmp16_demorgan_fu_2547_p2 = (p_38_i9_fu_2514_p2 | brmerge40_demorgan_i_42_fu_2542_p2);

assign tmp16_fu_2553_p2 = (tmp16_demorgan_fu_2547_p2 ^ 1'd1);

assign tmp17_fu_4172_p2 = (brmerge40_demorgan_i_42_reg_8200 | tmp_1119_reg_8195);

assign tmp18_demorgan_fu_2665_p2 = (p_38_i10_fu_2632_p2 | brmerge40_demorgan_i_43_fu_2660_p2);

assign tmp18_fu_2671_p2 = (tmp18_demorgan_fu_2665_p2 ^ 1'd1);

assign tmp19_fu_4201_p2 = (brmerge40_demorgan_i_43_reg_8225 | tmp_1123_reg_8220);

assign tmp1_fu_3940_p2 = (brmerge40_demorgan_i_57_reg_8000 | tmp_1087_reg_7995);

assign tmp20_demorgan_fu_2783_p2 = (p_38_i11_fu_2750_p2 | brmerge40_demorgan_i_44_fu_2778_p2);

assign tmp20_fu_2789_p2 = (tmp20_demorgan_fu_2783_p2 ^ 1'd1);

assign tmp21_fu_4230_p2 = (brmerge40_demorgan_i_44_reg_8250 | tmp_1127_reg_8245);

assign tmp22_demorgan_fu_2901_p2 = (p_38_i12_fu_2868_p2 | brmerge40_demorgan_i_45_fu_2896_p2);

assign tmp22_fu_2907_p2 = (tmp22_demorgan_fu_2901_p2 ^ 1'd1);

assign tmp23_fu_4259_p2 = (brmerge40_demorgan_i_45_reg_8275 | tmp_1131_reg_8270);

assign tmp24_demorgan_fu_3019_p2 = (p_38_i13_fu_2986_p2 | brmerge40_demorgan_i_46_fu_3014_p2);

assign tmp24_fu_3025_p2 = (tmp24_demorgan_fu_3019_p2 ^ 1'd1);

assign tmp25_fu_4288_p2 = (brmerge40_demorgan_i_46_reg_8300 | tmp_1135_reg_8295);

assign tmp26_demorgan_fu_3137_p2 = (p_38_i14_fu_3104_p2 | brmerge40_demorgan_i_47_fu_3132_p2);

assign tmp26_fu_3143_p2 = (tmp26_demorgan_fu_3137_p2 ^ 1'd1);

assign tmp27_fu_4317_p2 = (brmerge40_demorgan_i_47_reg_8325 | tmp_1139_reg_8320);

assign tmp28_demorgan_fu_3255_p2 = (p_38_i15_fu_3222_p2 | brmerge40_demorgan_i_48_fu_3250_p2);

assign tmp28_fu_3261_p2 = (tmp28_demorgan_fu_3255_p2 ^ 1'd1);

assign tmp29_fu_4346_p2 = (brmerge40_demorgan_i_48_reg_8350 | tmp_1143_reg_8345);

assign tmp2_demorgan_fu_1721_p2 = (p_38_i2_fu_1688_p2 | brmerge40_demorgan_i_35_fu_1716_p2);

assign tmp2_fu_1727_p2 = (tmp2_demorgan_fu_1721_p2 ^ 1'd1);

assign tmp30_demorgan_fu_3373_p2 = (p_38_i_fu_3340_p2 | brmerge40_demorgan_i_fu_3368_p2);

assign tmp30_fu_3379_p2 = (tmp30_demorgan_fu_3373_p2 ^ 1'd1);

assign tmp31_fu_4375_p2 = (brmerge40_demorgan_i_reg_8375 | tmp_1147_reg_8370);

assign tmp32_demorgan_fu_4499_p2 = (p_38_i16_fu_4466_p2 | brmerge40_demorgan_i_49_fu_4494_p2);

assign tmp32_fu_4505_p2 = (tmp32_demorgan_fu_4499_p2 ^ 1'd1);

assign tmp33_fu_5636_p2 = (brmerge40_demorgan_i_49_reg_8656 | tmp_1151_reg_8651);

assign tmp34_demorgan_fu_4617_p2 = (p_38_i17_fu_4584_p2 | brmerge40_demorgan_i_50_fu_4612_p2);

assign tmp34_fu_4623_p2 = (tmp34_demorgan_fu_4617_p2 ^ 1'd1);

assign tmp35_fu_5665_p2 = (brmerge40_demorgan_i_50_reg_8681 | tmp_1155_reg_8676);

assign tmp36_demorgan_fu_4735_p2 = (p_38_i18_fu_4702_p2 | brmerge40_demorgan_i_51_fu_4730_p2);

assign tmp36_fu_4741_p2 = (tmp36_demorgan_fu_4735_p2 ^ 1'd1);

assign tmp37_fu_5694_p2 = (brmerge40_demorgan_i_51_reg_8706 | tmp_1159_reg_8701);

assign tmp38_demorgan_fu_4853_p2 = (p_38_i19_fu_4820_p2 | brmerge40_demorgan_i_52_fu_4848_p2);

assign tmp38_fu_4859_p2 = (tmp38_demorgan_fu_4853_p2 ^ 1'd1);

assign tmp39_fu_5723_p2 = (brmerge40_demorgan_i_52_reg_8731 | tmp_1163_reg_8726);

assign tmp3_fu_3969_p2 = (brmerge40_demorgan_i_35_reg_8025 | tmp_1091_reg_8020);

assign tmp40_demorgan_fu_4971_p2 = (p_38_i20_fu_4938_p2 | brmerge40_demorgan_i_53_fu_4966_p2);

assign tmp40_fu_4977_p2 = (tmp40_demorgan_fu_4971_p2 ^ 1'd1);

assign tmp41_fu_5752_p2 = (brmerge40_demorgan_i_53_reg_8756 | tmp_1167_reg_8751);

assign tmp42_demorgan_fu_5089_p2 = (p_38_i21_fu_5056_p2 | brmerge40_demorgan_i_54_fu_5084_p2);

assign tmp42_fu_5095_p2 = (tmp42_demorgan_fu_5089_p2 ^ 1'd1);

assign tmp43_fu_5781_p2 = (brmerge40_demorgan_i_54_reg_8781 | tmp_1171_reg_8776);

assign tmp44_demorgan_fu_5207_p2 = (p_38_i22_fu_5174_p2 | brmerge40_demorgan_i_55_fu_5202_p2);

assign tmp44_fu_5213_p2 = (tmp44_demorgan_fu_5207_p2 ^ 1'd1);

assign tmp45_fu_5810_p2 = (brmerge40_demorgan_i_55_reg_8806 | tmp_1175_reg_8801);

assign tmp46_demorgan_fu_5325_p2 = (p_38_i23_fu_5292_p2 | brmerge40_demorgan_i_56_fu_5320_p2);

assign tmp46_fu_5331_p2 = (tmp46_demorgan_fu_5325_p2 ^ 1'd1);

assign tmp47_fu_5839_p2 = (brmerge40_demorgan_i_56_reg_8831 | tmp_1179_reg_8826);

assign tmp4_demorgan_fu_1839_p2 = (p_38_i3_fu_1806_p2 | brmerge40_demorgan_i_36_fu_1834_p2);

assign tmp4_fu_1845_p2 = (tmp4_demorgan_fu_1839_p2 ^ 1'd1);

assign tmp5_fu_3998_p2 = (brmerge40_demorgan_i_36_reg_8050 | tmp_1095_reg_8045);

assign tmp6_demorgan_fu_1957_p2 = (p_38_i4_fu_1924_p2 | brmerge40_demorgan_i_37_fu_1952_p2);

assign tmp6_fu_1963_p2 = (tmp6_demorgan_fu_1957_p2 ^ 1'd1);

assign tmp7_fu_4027_p2 = (brmerge40_demorgan_i_37_reg_8075 | tmp_1099_reg_8070);

assign tmp8_demorgan_fu_2075_p2 = (p_38_i5_fu_2042_p2 | brmerge40_demorgan_i_38_fu_2070_p2);

assign tmp8_fu_2081_p2 = (tmp8_demorgan_fu_2075_p2 ^ 1'd1);

assign tmp9_fu_4056_p2 = (brmerge40_demorgan_i_38_reg_8100 | tmp_1103_reg_8095);

assign tmp_1085_fu_1515_p2 = (newsignbit_reg_7497 ^ 1'd1);

assign tmp_1086_fu_1551_p2 = (tmp_2054_fu_1526_p3 ^ 1'd1);

assign tmp_1087_fu_1587_p2 = (signbit_reg_7484 ^ 1'd1);

assign tmp_1088_fu_528_p1 = tmp_2056_fu_520_p3;

assign tmp_1089_fu_1633_p2 = (newsignbit_11_reg_7529 ^ 1'd1);

assign tmp_1090_fu_1669_p2 = (tmp_2059_fu_1644_p3 ^ 1'd1);

assign tmp_1091_fu_1705_p2 = (signbit_1_reg_7516 ^ 1'd1);

assign tmp_1092_fu_596_p1 = tmp_2061_fu_588_p3;

assign tmp_1093_fu_1751_p2 = (newsignbit_12_reg_7561 ^ 1'd1);

assign tmp_1094_fu_1787_p2 = (tmp_2064_fu_1762_p3 ^ 1'd1);

assign tmp_1095_fu_1823_p2 = (signbit_2_reg_7548 ^ 1'd1);

assign tmp_1096_fu_664_p1 = tmp_2066_fu_656_p3;

assign tmp_1097_fu_1869_p2 = (newsignbit_13_reg_7593 ^ 1'd1);

assign tmp_1098_fu_1905_p2 = (tmp_2069_fu_1880_p3 ^ 1'd1);

assign tmp_1099_fu_1941_p2 = (signbit_3_reg_7580 ^ 1'd1);

assign tmp_1100_fu_732_p1 = tmp_2071_fu_724_p3;

assign tmp_1101_fu_1987_p2 = (newsignbit_14_reg_7625 ^ 1'd1);

assign tmp_1102_fu_2023_p2 = (tmp_2074_fu_1998_p3 ^ 1'd1);

assign tmp_1103_fu_2059_p2 = (signbit_4_reg_7612 ^ 1'd1);

assign tmp_1104_fu_800_p1 = tmp_2076_fu_792_p3;

assign tmp_1105_fu_2105_p2 = (newsignbit_15_reg_7657 ^ 1'd1);

assign tmp_1106_fu_2141_p2 = (tmp_2079_fu_2116_p3 ^ 1'd1);

assign tmp_1107_fu_2177_p2 = (signbit_5_reg_7644 ^ 1'd1);

assign tmp_1108_fu_868_p1 = tmp_2081_fu_860_p3;

assign tmp_1109_fu_2223_p2 = (newsignbit_16_reg_7689 ^ 1'd1);

assign tmp_1110_fu_2259_p2 = (tmp_2084_fu_2234_p3 ^ 1'd1);

assign tmp_1111_fu_2295_p2 = (signbit_6_reg_7676 ^ 1'd1);

assign tmp_1112_fu_936_p1 = tmp_2086_fu_928_p3;

assign tmp_1113_fu_2341_p2 = (newsignbit_17_reg_7721 ^ 1'd1);

assign tmp_1114_fu_2377_p2 = (tmp_2089_fu_2352_p3 ^ 1'd1);

assign tmp_1115_fu_2413_p2 = (signbit_7_reg_7708 ^ 1'd1);

assign tmp_1116_fu_1004_p1 = tmp_2091_fu_996_p3;

assign tmp_1117_fu_2459_p2 = (newsignbit_18_reg_7753 ^ 1'd1);

assign tmp_1118_fu_2495_p2 = (tmp_2094_fu_2470_p3 ^ 1'd1);

assign tmp_1119_fu_2531_p2 = (signbit_8_reg_7740 ^ 1'd1);

assign tmp_1120_fu_1072_p1 = tmp_2096_fu_1064_p3;

assign tmp_1121_fu_2577_p2 = (newsignbit_19_reg_7785 ^ 1'd1);

assign tmp_1122_fu_2613_p2 = (tmp_2099_fu_2588_p3 ^ 1'd1);

assign tmp_1123_fu_2649_p2 = (signbit_9_reg_7772 ^ 1'd1);

assign tmp_1124_fu_1140_p1 = tmp_2101_fu_1132_p3;

assign tmp_1125_fu_2695_p2 = (newsignbit_20_reg_7817 ^ 1'd1);

assign tmp_1126_fu_2731_p2 = (tmp_2104_fu_2706_p3 ^ 1'd1);

assign tmp_1127_fu_2767_p2 = (signbit_10_reg_7804 ^ 1'd1);

assign tmp_1128_fu_1208_p1 = tmp_2106_fu_1200_p3;

assign tmp_1129_fu_2813_p2 = (newsignbit_21_reg_7849 ^ 1'd1);

assign tmp_1130_fu_2849_p2 = (tmp_2109_fu_2824_p3 ^ 1'd1);

assign tmp_1131_fu_2885_p2 = (signbit_11_reg_7836 ^ 1'd1);

assign tmp_1132_fu_1276_p1 = tmp_2111_fu_1268_p3;

assign tmp_1133_fu_2931_p2 = (newsignbit_22_reg_7881 ^ 1'd1);

assign tmp_1134_fu_2967_p2 = (tmp_2114_fu_2942_p3 ^ 1'd1);

assign tmp_1135_fu_3003_p2 = (signbit_12_reg_7868 ^ 1'd1);

assign tmp_1136_fu_1344_p1 = tmp_2116_fu_1336_p3;

assign tmp_1137_fu_3049_p2 = (newsignbit_23_reg_7913 ^ 1'd1);

assign tmp_1138_fu_3085_p2 = (tmp_2119_fu_3060_p3 ^ 1'd1);

assign tmp_1139_fu_3121_p2 = (signbit_13_reg_7900 ^ 1'd1);

assign tmp_1140_fu_1412_p1 = tmp_2121_fu_1404_p3;

assign tmp_1141_fu_3167_p2 = (newsignbit_24_reg_7945 ^ 1'd1);

assign tmp_1142_fu_3203_p2 = (tmp_2124_fu_3178_p3 ^ 1'd1);

assign tmp_1143_fu_3239_p2 = (signbit_14_reg_7932 ^ 1'd1);

assign tmp_1144_fu_1480_p1 = tmp_2126_fu_1472_p3;

assign tmp_1145_fu_3285_p2 = (newsignbit_25_reg_7977 ^ 1'd1);

assign tmp_1146_fu_3321_p2 = (tmp_2129_fu_3296_p3 ^ 1'd1);

assign tmp_1147_fu_3357_p2 = (signbit_15_reg_7964 ^ 1'd1);

assign tmp_1148_fu_3436_p1 = tmp_2131_fu_3428_p3;

assign tmp_1149_fu_4411_p2 = (newsignbit_26_reg_8409 ^ 1'd1);

assign tmp_1150_fu_4447_p2 = (tmp_2134_fu_4422_p3 ^ 1'd1);

assign tmp_1151_fu_4483_p2 = (signbit_16_reg_8396 ^ 1'd1);

assign tmp_1152_fu_3504_p1 = tmp_2136_fu_3496_p3;

assign tmp_1153_fu_4529_p2 = (newsignbit_27_reg_8441 ^ 1'd1);

assign tmp_1154_fu_4565_p2 = (tmp_2139_fu_4540_p3 ^ 1'd1);

assign tmp_1155_fu_4601_p2 = (signbit_17_reg_8428 ^ 1'd1);

assign tmp_1156_fu_3572_p1 = tmp_2141_fu_3564_p3;

assign tmp_1157_fu_4647_p2 = (newsignbit_28_reg_8473 ^ 1'd1);

assign tmp_1158_fu_4683_p2 = (tmp_2144_fu_4658_p3 ^ 1'd1);

assign tmp_1159_fu_4719_p2 = (signbit_18_reg_8460 ^ 1'd1);

assign tmp_1160_fu_3640_p1 = tmp_2146_fu_3632_p3;

assign tmp_1161_fu_4765_p2 = (newsignbit_29_reg_8505 ^ 1'd1);

assign tmp_1162_fu_4801_p2 = (tmp_2149_fu_4776_p3 ^ 1'd1);

assign tmp_1163_fu_4837_p2 = (signbit_19_reg_8492 ^ 1'd1);

assign tmp_1164_fu_3708_p1 = tmp_2151_fu_3700_p3;

assign tmp_1165_fu_4883_p2 = (newsignbit_30_reg_8537 ^ 1'd1);

assign tmp_1166_fu_4919_p2 = (tmp_2154_fu_4894_p3 ^ 1'd1);

assign tmp_1167_fu_4955_p2 = (signbit_20_reg_8524 ^ 1'd1);

assign tmp_1168_fu_3776_p1 = tmp_2156_fu_3768_p3;

assign tmp_1169_fu_5001_p2 = (newsignbit_31_reg_8569 ^ 1'd1);

assign tmp_1170_fu_5037_p2 = (tmp_2159_fu_5012_p3 ^ 1'd1);

assign tmp_1171_fu_5073_p2 = (signbit_21_reg_8556 ^ 1'd1);

assign tmp_1172_fu_3844_p1 = tmp_2161_fu_3836_p3;

assign tmp_1173_fu_5119_p2 = (newsignbit_32_reg_8601 ^ 1'd1);

assign tmp_1174_fu_5155_p2 = (tmp_2164_fu_5130_p3 ^ 1'd1);

assign tmp_1175_fu_5191_p2 = (signbit_22_reg_8588 ^ 1'd1);

assign tmp_1176_fu_3912_p1 = tmp_2166_fu_3904_p3;

assign tmp_1177_fu_5237_p2 = (newsignbit_33_reg_8633 ^ 1'd1);

assign tmp_1178_fu_5273_p2 = (tmp_2169_fu_5248_p3 ^ 1'd1);

assign tmp_1179_fu_5309_p2 = (signbit_23_reg_8620 ^ 1'd1);

assign tmp_1180_fu_5348_p1 = $signed(p_Val2_103_fu_3961_p3);

assign tmp_1181_fu_5352_p1 = $signed(p_Val2_4_fu_3990_p3);

assign tmp_1182_fu_5868_p2 = (newsignbit_34_reg_8859 ^ 1'd1);

assign tmp_1183_fu_5384_p1 = $signed(p_Val2_8_fu_4019_p3);

assign tmp_1184_fu_5388_p1 = $signed(p_Val2_12_fu_4048_p3);

assign tmp_1185_fu_5914_p2 = (newsignbit_35_reg_8879 ^ 1'd1);

assign tmp_1186_fu_5420_p1 = $signed(p_Val2_16_fu_4077_p3);

assign tmp_1187_fu_5424_p1 = $signed(p_Val2_20_fu_4106_p3);

assign tmp_1188_fu_5960_p2 = (newsignbit_36_reg_8899 ^ 1'd1);

assign tmp_1189_fu_5456_p1 = $signed(p_Val2_24_fu_4135_p3);

assign tmp_1190_fu_5460_p1 = $signed(p_Val2_28_fu_4164_p3);

assign tmp_1191_fu_6006_p2 = (newsignbit_37_reg_8919 ^ 1'd1);

assign tmp_1192_fu_5492_p1 = $signed(p_Val2_32_fu_4193_p3);

assign tmp_1193_fu_5496_p1 = $signed(p_Val2_36_fu_4222_p3);

assign tmp_1194_fu_6052_p2 = (newsignbit_38_reg_8939 ^ 1'd1);

assign tmp_1195_fu_5528_p1 = $signed(p_Val2_40_fu_4251_p3);

assign tmp_1196_fu_5532_p1 = $signed(p_Val2_44_fu_4280_p3);

assign tmp_1197_fu_6098_p2 = (newsignbit_39_reg_8959 ^ 1'd1);

assign tmp_1198_fu_5564_p1 = $signed(p_Val2_48_fu_4309_p3);

assign tmp_1199_fu_5568_p1 = $signed(p_Val2_52_fu_4338_p3);

assign tmp_1200_fu_6144_p2 = (newsignbit_40_reg_8979 ^ 1'd1);

assign tmp_1201_fu_5600_p1 = $signed(p_Val2_56_fu_4367_p3);

assign tmp_1202_fu_5604_p1 = $signed(p_Val2_60_fu_4396_p3);

assign tmp_1203_fu_6190_p2 = (newsignbit_41_reg_8999 ^ 1'd1);

assign tmp_1204_fu_6236_p1 = $signed(p_Val2_64_fu_5657_p3);

assign tmp_1205_fu_6240_p1 = $signed(p_Val2_68_fu_5686_p3);

assign tmp_1206_fu_6524_p2 = (newsignbit_42_reg_9019 ^ 1'd1);

assign tmp_1207_fu_6272_p1 = $signed(p_Val2_72_fu_5715_p3);

assign tmp_1208_fu_6276_p1 = $signed(p_Val2_76_fu_5744_p3);

assign tmp_1209_fu_6570_p2 = (newsignbit_43_reg_9039 ^ 1'd1);

assign tmp_1210_fu_6308_p1 = $signed(p_Val2_80_fu_5773_p3);

assign tmp_1211_fu_6312_p1 = $signed(p_Val2_84_fu_5802_p3);

assign tmp_1212_fu_6616_p2 = (newsignbit_44_reg_9059 ^ 1'd1);

assign tmp_1213_fu_6344_p1 = $signed(p_Val2_88_fu_5831_p3);

assign tmp_1214_fu_6348_p1 = $signed(p_Val2_92_fu_5860_p3);

assign tmp_1215_fu_6662_p2 = (newsignbit_45_reg_9079 ^ 1'd1);

assign tmp_1216_fu_6380_p1 = $signed(p_Val2_131_fu_5906_p3);

assign tmp_1217_fu_6384_p1 = $signed(p_Val2_95_fu_5952_p3);

assign tmp_1218_fu_6708_p2 = (newsignbit_46_reg_9099 ^ 1'd1);

assign tmp_1219_fu_6416_p1 = $signed(p_Val2_98_fu_5998_p3);

assign tmp_1220_fu_6420_p1 = $signed(p_Val2_106_fu_6044_p3);

assign tmp_1221_fu_6754_p2 = (newsignbit_47_reg_9119 ^ 1'd1);

assign tmp_1222_fu_6452_p1 = $signed(p_Val2_109_fu_6090_p3);

assign tmp_1223_fu_6456_p1 = $signed(p_Val2_112_fu_6136_p3);

assign tmp_1224_fu_6800_p2 = (newsignbit_48_reg_9139 ^ 1'd1);

assign tmp_1225_fu_6488_p1 = $signed(p_Val2_115_fu_6182_p3);

assign tmp_1226_fu_6492_p1 = $signed(p_Val2_118_fu_6228_p3);

assign tmp_1227_fu_6846_p2 = (newsignbit_49_reg_9159 ^ 1'd1);

assign tmp_1228_fu_6892_p1 = $signed(p_Val2_121_fu_6562_p3);

assign tmp_1229_fu_6896_p1 = $signed(p_Val2_124_fu_6608_p3);

assign tmp_1230_fu_7036_p2 = (newsignbit_50_reg_9179 ^ 1'd1);

assign tmp_1231_fu_6928_p1 = $signed(p_Val2_127_fu_6654_p3);

assign tmp_1232_fu_6932_p1 = $signed(p_Val2_130_fu_6700_p3);

assign tmp_1233_fu_7082_p2 = (newsignbit_51_reg_9199 ^ 1'd1);

assign tmp_1234_fu_6964_p1 = $signed(p_Val2_149_fu_6746_p3);

assign tmp_1235_fu_6968_p1 = $signed(p_Val2_136_fu_6792_p3);

assign tmp_1236_fu_7128_p2 = (newsignbit_52_reg_9219 ^ 1'd1);

assign tmp_1237_fu_7000_p1 = $signed(p_Val2_139_fu_6838_p3);

assign tmp_1238_fu_7004_p1 = $signed(p_Val2_142_fu_6884_p3);

assign tmp_1239_fu_7174_p2 = (newsignbit_53_reg_9239 ^ 1'd1);

assign tmp_1240_fu_7220_p1 = $signed(p_Val2_145_fu_7074_p3);

assign tmp_1241_fu_7224_p1 = $signed(p_Val2_148_fu_7120_p3);

assign tmp_1242_fu_7256_p2 = (newsignbit_54_fu_7248_p3 ^ 1'd1);

assign tmp_1243_fu_7276_p1 = $signed(p_Val2_158_fu_7166_p3);

assign tmp_1244_fu_7280_p1 = $signed(p_Val2_154_fu_7212_p3);

assign tmp_1245_fu_7312_p2 = (newsignbit_55_fu_7304_p3 ^ 1'd1);

assign tmp_1246_fu_7388_p1 = $signed(p_Val2_157_fu_7353_p3);

assign tmp_1247_fu_7392_p1 = $signed(p_Val2_161_fu_7381_p3);

assign tmp_1248_fu_7424_p2 = (newsignbit_56_fu_7416_p3 ^ 1'd1);

assign tmp_2051_fu_452_p3 = p_Val2_s_fu_428_p2[32'd5];

assign tmp_2052_fu_1508_p3 = p_Val2_s_reg_7478[32'd13];

assign tmp_2054_fu_1526_p3 = p_Val2_s_reg_7478[32'd14];

assign tmp_2056_fu_520_p3 = p_Val2_1_fu_496_p2[32'd5];

assign tmp_2057_fu_1626_p3 = p_Val2_1_reg_7510[32'd13];

assign tmp_2059_fu_1644_p3 = p_Val2_1_reg_7510[32'd14];

assign tmp_2061_fu_588_p3 = p_Val2_5_fu_564_p2[32'd5];

assign tmp_2062_fu_1744_p3 = p_Val2_5_reg_7542[32'd13];

assign tmp_2064_fu_1762_p3 = p_Val2_5_reg_7542[32'd14];

assign tmp_2066_fu_656_p3 = p_Val2_9_fu_632_p2[32'd5];

assign tmp_2067_fu_1862_p3 = p_Val2_9_reg_7574[32'd13];

assign tmp_2069_fu_1880_p3 = p_Val2_9_reg_7574[32'd14];

assign tmp_2071_fu_724_p3 = p_Val2_13_fu_700_p2[32'd5];

assign tmp_2072_fu_1980_p3 = p_Val2_13_reg_7606[32'd13];

assign tmp_2074_fu_1998_p3 = p_Val2_13_reg_7606[32'd14];

assign tmp_2076_fu_792_p3 = p_Val2_17_fu_768_p2[32'd5];

assign tmp_2077_fu_2098_p3 = p_Val2_17_reg_7638[32'd13];

assign tmp_2079_fu_2116_p3 = p_Val2_17_reg_7638[32'd14];

assign tmp_2081_fu_860_p3 = p_Val2_21_fu_836_p2[32'd5];

assign tmp_2082_fu_2216_p3 = p_Val2_21_reg_7670[32'd13];

assign tmp_2084_fu_2234_p3 = p_Val2_21_reg_7670[32'd14];

assign tmp_2086_fu_928_p3 = p_Val2_25_fu_904_p2[32'd5];

assign tmp_2087_fu_2334_p3 = p_Val2_25_reg_7702[32'd13];

assign tmp_2089_fu_2352_p3 = p_Val2_25_reg_7702[32'd14];

assign tmp_2091_fu_996_p3 = p_Val2_29_fu_972_p2[32'd5];

assign tmp_2092_fu_2452_p3 = p_Val2_29_reg_7734[32'd13];

assign tmp_2094_fu_2470_p3 = p_Val2_29_reg_7734[32'd14];

assign tmp_2096_fu_1064_p3 = p_Val2_33_fu_1040_p2[32'd5];

assign tmp_2097_fu_2570_p3 = p_Val2_33_reg_7766[32'd13];

assign tmp_2099_fu_2588_p3 = p_Val2_33_reg_7766[32'd14];

assign tmp_2101_fu_1132_p3 = p_Val2_37_fu_1108_p2[32'd5];

assign tmp_2102_fu_2688_p3 = p_Val2_37_reg_7798[32'd13];

assign tmp_2104_fu_2706_p3 = p_Val2_37_reg_7798[32'd14];

assign tmp_2106_fu_1200_p3 = p_Val2_41_fu_1176_p2[32'd5];

assign tmp_2107_fu_2806_p3 = p_Val2_41_reg_7830[32'd13];

assign tmp_2109_fu_2824_p3 = p_Val2_41_reg_7830[32'd14];

assign tmp_2111_fu_1268_p3 = p_Val2_45_fu_1244_p2[32'd5];

assign tmp_2112_fu_2924_p3 = p_Val2_45_reg_7862[32'd13];

assign tmp_2114_fu_2942_p3 = p_Val2_45_reg_7862[32'd14];

assign tmp_2116_fu_1336_p3 = p_Val2_49_fu_1312_p2[32'd5];

assign tmp_2117_fu_3042_p3 = p_Val2_49_reg_7894[32'd13];

assign tmp_2119_fu_3060_p3 = p_Val2_49_reg_7894[32'd14];

assign tmp_2121_fu_1404_p3 = p_Val2_53_fu_1380_p2[32'd5];

assign tmp_2122_fu_3160_p3 = p_Val2_53_reg_7926[32'd13];

assign tmp_2124_fu_3178_p3 = p_Val2_53_reg_7926[32'd14];

assign tmp_2126_fu_1472_p3 = p_Val2_57_fu_1448_p2[32'd5];

assign tmp_2127_fu_3278_p3 = p_Val2_57_reg_7958[32'd13];

assign tmp_2129_fu_3296_p3 = p_Val2_57_reg_7958[32'd14];

assign tmp_2131_fu_3428_p3 = p_Val2_61_fu_3404_p2[32'd5];

assign tmp_2132_fu_4404_p3 = p_Val2_61_reg_8390[32'd13];

assign tmp_2134_fu_4422_p3 = p_Val2_61_reg_8390[32'd14];

assign tmp_2136_fu_3496_p3 = p_Val2_65_fu_3472_p2[32'd5];

assign tmp_2137_fu_4522_p3 = p_Val2_65_reg_8422[32'd13];

assign tmp_2139_fu_4540_p3 = p_Val2_65_reg_8422[32'd14];

assign tmp_2141_fu_3564_p3 = p_Val2_69_fu_3540_p2[32'd5];

assign tmp_2142_fu_4640_p3 = p_Val2_69_reg_8454[32'd13];

assign tmp_2144_fu_4658_p3 = p_Val2_69_reg_8454[32'd14];

assign tmp_2146_fu_3632_p3 = p_Val2_73_fu_3608_p2[32'd5];

assign tmp_2147_fu_4758_p3 = p_Val2_73_reg_8486[32'd13];

assign tmp_2149_fu_4776_p3 = p_Val2_73_reg_8486[32'd14];

assign tmp_2151_fu_3700_p3 = p_Val2_77_fu_3676_p2[32'd5];

assign tmp_2152_fu_4876_p3 = p_Val2_77_reg_8518[32'd13];

assign tmp_2154_fu_4894_p3 = p_Val2_77_reg_8518[32'd14];

assign tmp_2156_fu_3768_p3 = p_Val2_81_fu_3744_p2[32'd5];

assign tmp_2157_fu_4994_p3 = p_Val2_81_reg_8550[32'd13];

assign tmp_2159_fu_5012_p3 = p_Val2_81_reg_8550[32'd14];

assign tmp_2161_fu_3836_p3 = p_Val2_85_fu_3812_p2[32'd5];

assign tmp_2162_fu_5112_p3 = p_Val2_85_reg_8582[32'd13];

assign tmp_2164_fu_5130_p3 = p_Val2_85_reg_8582[32'd14];

assign tmp_2166_fu_3904_p3 = p_Val2_89_fu_3880_p2[32'd5];

assign tmp_2167_fu_5230_p3 = p_Val2_89_reg_8614[32'd13];

assign tmp_2169_fu_5248_p3 = p_Val2_89_reg_8614[32'd14];

assign tmp_demorgan_fu_1603_p2 = (p_38_i1_fu_1570_p2 | brmerge40_demorgan_i_57_fu_1598_p2);

assign tmp_fu_1609_p2 = (tmp_demorgan_fu_1603_p2 ^ 1'd1);

assign tmp_s_fu_460_p1 = tmp_2051_fu_452_p3;

assign underflow_13_fu_1733_p2 = (signbit_1_reg_7516 & tmp2_fu_1727_p2);

assign underflow_13_not_fu_3973_p2 = (tmp3_fu_3969_p2 | p_38_i2_reg_8015);

assign underflow_14_fu_1851_p2 = (signbit_2_reg_7548 & tmp4_fu_1845_p2);

assign underflow_14_not_fu_4002_p2 = (tmp5_fu_3998_p2 | p_38_i3_reg_8040);

assign underflow_15_fu_1969_p2 = (signbit_3_reg_7580 & tmp6_fu_1963_p2);

assign underflow_15_not_fu_4031_p2 = (tmp7_fu_4027_p2 | p_38_i4_reg_8065);

assign underflow_16_fu_2087_p2 = (signbit_4_reg_7612 & tmp8_fu_2081_p2);

assign underflow_16_not_fu_4060_p2 = (tmp9_fu_4056_p2 | p_38_i5_reg_8090);

assign underflow_17_fu_2205_p2 = (signbit_5_reg_7644 & tmp10_fu_2199_p2);

assign underflow_17_not_fu_4089_p2 = (tmp11_fu_4085_p2 | p_38_i6_reg_8115);

assign underflow_18_fu_2323_p2 = (signbit_6_reg_7676 & tmp12_fu_2317_p2);

assign underflow_18_not_fu_4118_p2 = (tmp13_fu_4114_p2 | p_38_i7_reg_8140);

assign underflow_19_fu_2441_p2 = (signbit_7_reg_7708 & tmp14_fu_2435_p2);

assign underflow_19_not_fu_4147_p2 = (tmp15_fu_4143_p2 | p_38_i8_reg_8165);

assign underflow_20_fu_2559_p2 = (signbit_8_reg_7740 & tmp16_fu_2553_p2);

assign underflow_20_not_fu_4176_p2 = (tmp17_fu_4172_p2 | p_38_i9_reg_8190);

assign underflow_21_fu_2677_p2 = (signbit_9_reg_7772 & tmp18_fu_2671_p2);

assign underflow_21_not_fu_4205_p2 = (tmp19_fu_4201_p2 | p_38_i10_reg_8215);

assign underflow_22_fu_2795_p2 = (signbit_10_reg_7804 & tmp20_fu_2789_p2);

assign underflow_22_not_fu_4234_p2 = (tmp21_fu_4230_p2 | p_38_i11_reg_8240);

assign underflow_23_fu_2913_p2 = (signbit_11_reg_7836 & tmp22_fu_2907_p2);

assign underflow_23_not_fu_4263_p2 = (tmp23_fu_4259_p2 | p_38_i12_reg_8265);

assign underflow_24_fu_3031_p2 = (signbit_12_reg_7868 & tmp24_fu_3025_p2);

assign underflow_24_not_fu_4292_p2 = (tmp25_fu_4288_p2 | p_38_i13_reg_8290);

assign underflow_25_fu_3149_p2 = (signbit_13_reg_7900 & tmp26_fu_3143_p2);

assign underflow_25_not_fu_4321_p2 = (tmp27_fu_4317_p2 | p_38_i14_reg_8315);

assign underflow_26_fu_3267_p2 = (signbit_14_reg_7932 & tmp28_fu_3261_p2);

assign underflow_26_not_fu_4350_p2 = (tmp29_fu_4346_p2 | p_38_i15_reg_8340);

assign underflow_27_fu_3385_p2 = (signbit_15_reg_7964 & tmp30_fu_3379_p2);

assign underflow_27_not_fu_4379_p2 = (tmp31_fu_4375_p2 | p_38_i_reg_8365);

assign underflow_28_fu_4511_p2 = (signbit_16_reg_8396 & tmp32_fu_4505_p2);

assign underflow_28_not_fu_5640_p2 = (tmp33_fu_5636_p2 | p_38_i16_reg_8646);

assign underflow_29_fu_4629_p2 = (signbit_17_reg_8428 & tmp34_fu_4623_p2);

assign underflow_29_not_fu_5669_p2 = (tmp35_fu_5665_p2 | p_38_i17_reg_8671);

assign underflow_30_fu_4747_p2 = (signbit_18_reg_8460 & tmp36_fu_4741_p2);

assign underflow_30_not_fu_5698_p2 = (tmp37_fu_5694_p2 | p_38_i18_reg_8696);

assign underflow_31_fu_4865_p2 = (signbit_19_reg_8492 & tmp38_fu_4859_p2);

assign underflow_31_not_fu_5727_p2 = (tmp39_fu_5723_p2 | p_38_i19_reg_8721);

assign underflow_32_fu_4983_p2 = (signbit_20_reg_8524 & tmp40_fu_4977_p2);

assign underflow_32_not_fu_5756_p2 = (tmp41_fu_5752_p2 | p_38_i20_reg_8746);

assign underflow_33_fu_5101_p2 = (signbit_21_reg_8556 & tmp42_fu_5095_p2);

assign underflow_33_not_fu_5785_p2 = (tmp43_fu_5781_p2 | p_38_i21_reg_8771);

assign underflow_34_fu_5219_p2 = (signbit_22_reg_8588 & tmp44_fu_5213_p2);

assign underflow_34_not_fu_5814_p2 = (tmp45_fu_5810_p2 | p_38_i22_reg_8796);

assign underflow_35_fu_5337_p2 = (signbit_23_reg_8620 & tmp46_fu_5331_p2);

assign underflow_35_not_fu_5843_p2 = (tmp47_fu_5839_p2 | p_38_i23_reg_8821);

assign underflow_36_fu_5873_p2 = (isneg_reg_8846 & tmp_1182_fu_5868_p2);

assign underflow_37_fu_5919_p2 = (isneg_1_reg_8866 & tmp_1185_fu_5914_p2);

assign underflow_38_fu_5965_p2 = (isneg_2_reg_8886 & tmp_1188_fu_5960_p2);

assign underflow_39_fu_6011_p2 = (isneg_3_reg_8906 & tmp_1191_fu_6006_p2);

assign underflow_40_fu_6057_p2 = (isneg_4_reg_8926 & tmp_1194_fu_6052_p2);

assign underflow_41_fu_6103_p2 = (isneg_5_reg_8946 & tmp_1197_fu_6098_p2);

assign underflow_42_fu_6149_p2 = (isneg_6_reg_8966 & tmp_1200_fu_6144_p2);

assign underflow_43_fu_6195_p2 = (isneg_7_reg_8986 & tmp_1203_fu_6190_p2);

assign underflow_44_fu_6529_p2 = (isneg_8_reg_9006 & tmp_1206_fu_6524_p2);

assign underflow_45_fu_6575_p2 = (isneg_9_reg_9026 & tmp_1209_fu_6570_p2);

assign underflow_46_fu_6621_p2 = (isneg_10_reg_9046 & tmp_1212_fu_6616_p2);

assign underflow_47_fu_6667_p2 = (isneg_11_reg_9066 & tmp_1215_fu_6662_p2);

assign underflow_48_fu_6713_p2 = (isneg_12_reg_9086 & tmp_1218_fu_6708_p2);

assign underflow_49_fu_6759_p2 = (isneg_13_reg_9106 & tmp_1221_fu_6754_p2);

assign underflow_50_fu_6805_p2 = (isneg_14_reg_9126 & tmp_1224_fu_6800_p2);

assign underflow_51_fu_6851_p2 = (isneg_15_reg_9146 & tmp_1227_fu_6846_p2);

assign underflow_52_fu_7041_p2 = (isneg_16_reg_9166 & tmp_1230_fu_7036_p2);

assign underflow_53_fu_7087_p2 = (isneg_17_reg_9186 & tmp_1233_fu_7082_p2);

assign underflow_54_fu_7133_p2 = (isneg_18_reg_9206 & tmp_1236_fu_7128_p2);

assign underflow_55_fu_7179_p2 = (isneg_19_reg_9226 & tmp_1239_fu_7174_p2);

assign underflow_56_fu_7262_p2 = (isneg_20_fu_7234_p3 & tmp_1242_fu_7256_p2);

assign underflow_57_fu_7318_p2 = (isneg_21_fu_7290_p3 & tmp_1245_fu_7312_p2);

assign underflow_58_fu_7430_p2 = (isneg_22_fu_7402_p3 & tmp_1248_fu_7424_p2);

assign underflow_fu_1615_p2 = (signbit_reg_7484 & tmp_fu_1609_p2);

assign underflow_not_fu_3944_p2 = (tmp1_fu_3940_p2 | p_38_i1_reg_7990);

endmodule //COMPUTE_ENGINE
