#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Oct 18 00:36:04 2022
# Process ID: 11080
# Current directory: C:/Users/02dan/myAPSlabs/APS/Lab2_2/Lab2_2.runs/synth_1
# Command line: vivado.exe -log processor.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source processor.tcl
# Log file: C:/Users/02dan/myAPSlabs/APS/Lab2_2/Lab2_2.runs/synth_1/processor.vds
# Journal file: C:/Users/02dan/myAPSlabs/APS/Lab2_2/Lab2_2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source processor.tcl -notrace
Command: synth_design -top processor -part xc7a200tfbv484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6512 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 446.137 ; gain = 151.566
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'processor' [C:/Users/02dan/myAPSlabs/APS/Lab2_2/Lab2_2.srcs/sources_1/new/processor.sv:23]
INFO: [Synth 8-6157] synthesizing module 'instr_memory' [C:/Users/02dan/myAPSlabs/APS/Lab2_2/Lab2_2.srcs/sources_1/new/instr_memory.sv:3]
	Parameter WIDTH bound to: 32'sb00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'sb00000000000000000000000001000000 
INFO: [Synth 8-3876] $readmem data file 'programs.mem' is read successfully [C:/Users/02dan/myAPSlabs/APS/Lab2_2/Lab2_2.srcs/sources_1/new/instr_memory.sv:14]
INFO: [Synth 8-6155] done synthesizing module 'instr_memory' (1#1) [C:/Users/02dan/myAPSlabs/APS/Lab2_2/Lab2_2.srcs/sources_1/new/instr_memory.sv:3]
WARNING: [Synth 8-689] width (8) of port connection 'A' does not match port width (6) of module 'instr_memory' [C:/Users/02dan/myAPSlabs/APS/Lab2_2/Lab2_2.srcs/sources_1/new/processor.sv:51]
INFO: [Synth 8-6157] synthesizing module 'memory' [C:/Users/02dan/myAPSlabs/APS/Lab2_2/Lab2_2.srcs/sources_1/new/memory.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'memory' (2#1) [C:/Users/02dan/myAPSlabs/APS/Lab2_2/Lab2_2.srcs/sources_1/new/memory.sv:23]
INFO: [Synth 8-6157] synthesizing module 'alu_riscv' [C:/Users/02dan/myAPSlabs/APS/ALU_2/ALU_2.srcs/sources_1/new/alu_riscv.sv:44]
	Parameter N bound to: 32'sb00000000000000000000000000100000 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/02dan/myAPSlabs/APS/ALU_2/ALU_2.srcs/sources_1/new/alu_riscv.sv:55]
WARNING: [Synth 8-87] always_comb on 'Result_reg' did not result in combinational logic [C:/Users/02dan/myAPSlabs/APS/ALU_2/ALU_2.srcs/sources_1/new/alu_riscv.sv:56]
WARNING: [Synth 8-87] always_comb on 'Flag_reg' did not result in combinational logic [C:/Users/02dan/myAPSlabs/APS/ALU_2/ALU_2.srcs/sources_1/new/alu_riscv.sv:66]
INFO: [Synth 8-6155] done synthesizing module 'alu_riscv' (3#1) [C:/Users/02dan/myAPSlabs/APS/ALU_2/ALU_2.srcs/sources_1/new/alu_riscv.sv:44]
WARNING: [Synth 8-87] always_comb on 'writeData_reg' did not result in combinational logic [C:/Users/02dan/myAPSlabs/APS/Lab2_2/Lab2_2.srcs/sources_1/new/processor.sv:60]
INFO: [Synth 8-6155] done synthesizing module 'processor' (4#1) [C:/Users/02dan/myAPSlabs/APS/Lab2_2/Lab2_2.srcs/sources_1/new/processor.sv:23]
WARNING: [Synth 8-3331] design processor has unconnected port rst
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 510.207 ; gain = 215.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 510.207 ; gain = 215.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbv484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 510.207 ; gain = 215.637
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tfbv484-1
INFO: [Synth 8-5544] ROM "ROM" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'Flag_reg' [C:/Users/02dan/myAPSlabs/APS/ALU_2/ALU_2.srcs/sources_1/new/alu_riscv.sv:66]
WARNING: [Synth 8-327] inferring latch for variable 'Result_reg' [C:/Users/02dan/myAPSlabs/APS/ALU_2/ALU_2.srcs/sources_1/new/alu_riscv.sv:56]
WARNING: [Synth 8-327] inferring latch for variable 'writeData_reg' [C:/Users/02dan/myAPSlabs/APS/Lab2_2/Lab2_2.srcs/sources_1/new/processor.sv:60]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 510.207 ; gain = 215.637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module processor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module instr_memory 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
Module memory 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module alu_riscv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design processor has port OUT2[31] driven by constant 0
WARNING: [Synth 8-3917] design processor has port OUT2[30] driven by constant 0
WARNING: [Synth 8-3917] design processor has port OUT2[29] driven by constant 0
WARNING: [Synth 8-3917] design processor has port OUT2[28] driven by constant 0
WARNING: [Synth 8-3917] design processor has port OUT2[27] driven by constant 0
WARNING: [Synth 8-3917] design processor has port OUT2[26] driven by constant 0
WARNING: [Synth 8-3917] design processor has port OUT2[25] driven by constant 0
WARNING: [Synth 8-3917] design processor has port OUT2[24] driven by constant 0
WARNING: [Synth 8-3917] design processor has port OUT2[23] driven by constant 0
WARNING: [Synth 8-3917] design processor has port OUT2[22] driven by constant 0
WARNING: [Synth 8-3917] design processor has port OUT2[21] driven by constant 0
WARNING: [Synth 8-3917] design processor has port OUT2[20] driven by constant 0
WARNING: [Synth 8-3917] design processor has port OUT2[19] driven by constant 0
WARNING: [Synth 8-3917] design processor has port OUT2[18] driven by constant 0
WARNING: [Synth 8-3917] design processor has port OUT2[17] driven by constant 0
WARNING: [Synth 8-3917] design processor has port OUT2[16] driven by constant 0
WARNING: [Synth 8-3917] design processor has port OUT2[15] driven by constant 0
WARNING: [Synth 8-3917] design processor has port OUT2[14] driven by constant 0
WARNING: [Synth 8-3917] design processor has port OUT2[13] driven by constant 0
WARNING: [Synth 8-3917] design processor has port OUT2[12] driven by constant 0
WARNING: [Synth 8-3917] design processor has port OUT2[11] driven by constant 0
WARNING: [Synth 8-3917] design processor has port OUT2[10] driven by constant 0
WARNING: [Synth 8-3917] design processor has port OUT2[9] driven by constant 0
WARNING: [Synth 8-3917] design processor has port OUT2[8] driven by constant 0
WARNING: [Synth 8-3917] design processor has port OUT2[7] driven by constant 0
WARNING: [Synth 8-3917] design processor has port OUT2[6] driven by constant 0
WARNING: [Synth 8-3917] design processor has port OUT2[5] driven by constant 0
WARNING: [Synth 8-3917] design processor has port OUT2[4] driven by constant 0
WARNING: [Synth 8-3917] design processor has port OUT2[3] driven by constant 0
WARNING: [Synth 8-3917] design processor has port OUT2[2] driven by constant 0
WARNING: [Synth 8-3917] design processor has port OUT2[1] driven by constant 0
WARNING: [Synth 8-3917] design processor has port OUT2[0] driven by constant 0
WARNING: [Synth 8-3331] design processor has unconnected port rst
WARNING: [Synth 8-264] enable of latch \ALU/Flag_reg  is always disabled
WARNING: [Synth 8-264] enable of latch \ALU/Flag_reg  is always disabled
WARNING: [Synth 8-3332] Sequential element (ALU/Flag_reg) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ALU/Result_reg[31]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ALU/Result_reg[30]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ALU/Result_reg[29]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ALU/Result_reg[28]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ALU/Result_reg[27]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ALU/Result_reg[26]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ALU/Result_reg[25]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ALU/Result_reg[24]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ALU/Result_reg[23]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ALU/Result_reg[22]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ALU/Result_reg[21]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ALU/Result_reg[20]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ALU/Result_reg[19]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ALU/Result_reg[18]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ALU/Result_reg[17]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ALU/Result_reg[16]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ALU/Result_reg[15]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ALU/Result_reg[14]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ALU/Result_reg[13]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ALU/Result_reg[12]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ALU/Result_reg[11]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ALU/Result_reg[10]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ALU/Result_reg[9]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ALU/Result_reg[8]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ALU/Result_reg[7]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ALU/Result_reg[6]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ALU/Result_reg[5]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ALU/Result_reg[4]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ALU/Result_reg[3]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ALU/Result_reg[2]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ALU/Result_reg[1]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ALU/Result_reg[0]) is unused and will be removed from module processor.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 702.676 ; gain = 408.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|alu_riscv   | Flag       | 32x1          | LUT            | 
|alu_riscv   | Result     | 32x1          | LUT            | 
|processor   | ALU/Flag   | 32x1          | LUT            | 
|processor   | ALU/Result | 32x1          | LUT            | 
+------------+------------+---------------+----------------+


Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+----------------+-----------+----------------------+--------------+
|Module Name | RTL Object     | Inference | Size (Depth x Width) | Primitives   | 
+------------+----------------+-----------+----------------------+--------------+
|processor   | reg_fl/RAM_reg | Implied   | 32 x 32              | RAM32M x 6   | 
+------------+----------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 702.676 ; gain = 408.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+----------------+-----------+----------------------+--------------+
|Module Name | RTL Object     | Inference | Size (Depth x Width) | Primitives   | 
+------------+----------------+-----------+----------------------+--------------+
|processor   | reg_fl/RAM_reg | Implied   | 32 x 32              | RAM32M x 6   | 
+------------+----------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 702.676 ; gain = 408.105
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 702.676 ; gain = 408.105
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 702.676 ; gain = 408.105
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 702.676 ; gain = 408.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 702.676 ; gain = 408.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 702.676 ; gain = 408.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 702.676 ; gain = 408.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |LUT1   |     1|
|3     |LUT2   |    35|
|4     |RAM32M |     6|
|5     |FDRE   |     2|
|6     |LD     |    32|
|7     |IBUF   |    33|
|8     |OBUF   |    64|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   175|
|2     |  reg_fl |memory |    40|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 702.676 ; gain = 408.105
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 76 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 702.676 ; gain = 408.105
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 702.676 ; gain = 408.105
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 38 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 824.484 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 38 instances were transformed.
  LD => LDCE: 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 76 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 824.484 ; gain = 529.914
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 824.484 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/02dan/myAPSlabs/APS/Lab2_2/Lab2_2.runs/synth_1/processor.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file processor_utilization_synth.rpt -pb processor_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Oct 18 00:36:17 2022...
