/// Auto-generated register definitions for GCLK
/// Device: ATSAMD21G18A
/// Vendor: Microchip Technology Inc.
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::atmel::samd21::atsamd21g18a::gclk {

// ============================================================================
// GCLK - Generic Clock Generator
// Base Address: 0x40000C00
// ============================================================================

/// GCLK Register Structure
struct GCLK_Registers {

    /// Control
    /// Offset: 0x0000
    volatile uint8_t CTRL;

    /// Status
    /// Offset: 0x0001
    /// Access: read-only
    volatile uint8_t STATUS;

    /// Generic Clock Control
    /// Offset: 0x0002
    volatile uint16_t CLKCTRL;

    /// Generic Clock Generator Control
    /// Offset: 0x0004
    volatile uint32_t GENCTRL;

    /// Generic Clock Generator Division
    /// Offset: 0x0008
    volatile uint32_t GENDIV;
};

static_assert(sizeof(GCLK_Registers) >= 12, "GCLK_Registers size mismatch");

/// GCLK peripheral instance
constexpr GCLK_Registers* GCLK = 
    reinterpret_cast<GCLK_Registers*>(0x40000C00);

}  // namespace alloy::hal::atmel::samd21::atsamd21g18a::gclk
