---
id: IEEEStd1164-1993
title:
- type: title-main
  content: IEEE Standard Multivalue Logic System for VHDL Model Interoperability (Std_logic_1164)
  format: text/plain
- type: main
  content: IEEE Standard Multivalue Logic System for VHDL Model Interoperability (Std_logic_1164)
  format: text/plain
link:
  content: https://ieeexplore.ieee.org/document/257627
  type: src
type: standard
docid:
- id: IEEE Std 1164-1993
  type: IEEE
- id: 978-0-7381-0991-6
  type: ISBN
- id: 10.1109/IEEESTD.1993.115571
  type: DOI
docnumber: 1164-1993
date:
- type: created
  value: '1993-05-26'
- type: published
  value: '2016-01-21'
- type: issued
  value: '1993-03-18'
contributor:
  organization:
    name: Institute of Electrical and Electronics Engineers
    abbreviation: IEEE
    url: http://www.ieee.org
    contact:
      city: New York
      country: USA
  role: publisher
revdate: '2016-01-21'
language: en
script: Latn
abstract:
  content: This standard is embodied in the Std_logic_1164 package declaration and
    the semantics of the Std_logic_1164 body. An annex is provided to suggest ways
    in which one might use this package.
  language: en
  script: Latn
  format: text/plain
copyright:
  owner:
    name: Institute of Electrical and Electronics Engineers
    abbreviation: IEEE
    url: http://www.ieee.org
  from: '1993'
keyword:
- Design automation
- Multivalued logic
- Specification languages
- Standards
- standard logic
- multivalue
- logic system
- VHDL model interoperability
- Std_logic_1164
ics:
  code: '35.080'
  text: Software
