(set .c1 (input :conclusion (#1:(and #2:(or (not ts!2) take_branch_reg) #3:(or (not ts!2) #4:(= ZERO itev)) #5:(or (not take_branch_reg) (not #4) ts!2) #6:(or (not ts!2) ts!1) #7:(or ts!4 take_branch_reg) #8:(or (not ts!4) (not take_branch_reg)) #9:(or (not ts!3) ts!4) #10:(or (not ts!3) #11:(= addr_reg itev)) #12:(or (not ts!4) (not #11) ts!3) #13:(or (not ts!3) ts!1) #14:(or ts!2 ts!3 (not ts!1)) #15:(or (not ts!0) ts!1) #16:(or (not ts!6) take_branch_reg) #17:(or (not ts!6) #18:(= ZERO itev_fresh1)) #19:(or (not take_branch_reg) (not #18) ts!6) #20:(or (not ts!6) ts!5) #21:(or ts!8 take_branch_reg) #22:(or (not ts!8) (not take_branch_reg)) #23:(or (not ts!7) ts!8) #24:(or (not ts!7) #25:(= addr_reg itev_fresh1)) #26:(or (not ts!8) (not #25) ts!7) #27:(or (not ts!7) ts!5) #28:(or ts!6 ts!7 (not ts!5)) #29:(or (not ts!0) ts!5) #30:(or (not ts!10) #31:(= ZERO PCci__copy_1)) #32:(or (not ts!10) #33:(= ZERO itev_fresh3_copy_1)) #34:(or (not #31) (not #33) ts!10) #35:(or (not ts!10) ts!9) #36:(or ts!12 #31) #37:(or (not ts!12) (not #31)) #38:(or (not ts!11) ts!12) #39:(or (not ts!11) #40:(= #41:(MEMci__copy_1 PCci__copy_1) itev_fresh3_copy_1)) #42:(or (not ts!12) (not #40) ts!11) #43:(or (not ts!11) ts!9) #44:(or ts!10 ts!11 (not ts!9)) #45:(or (not ts!0) ts!9) #46:(or (not ts!14) #31) #47:(or (not ts!14) #48:(= ZERO itev_fresh4_copy_1)) #49:(or (not #31) (not #48) ts!14) #50:(or (not ts!14) ts!13) #51:(or ts!16 #31) #52:(or (not ts!16) (not #31)) #53:(or (not ts!15) ts!16) #54:(or (not ts!15) #55:(= #41 itev_fresh4_copy_1)) #56:(or (not ts!16) (not #55) ts!15) #57:(or (not ts!15) ts!13) #58:(or ts!14 ts!15 (not ts!13)) #59:(or (not ts!0) ts!13) #60:(or (not ts!18) #31) #61:(or (not ts!18) #62:(= ZERO itev_fresh5_copy_1)) #63:(or (not #31) (not #62) ts!18) #64:(or (not ts!18) ts!17) #65:(or ts!20 #31) #66:(or (not ts!20) (not #31)) #67:(or (not ts!19) ts!20) #68:(or (not ts!19) #69:(= itev_fresh5_copy_1 #41)) #70:(or (not ts!20) (not #69) ts!19) #71:(or (not ts!19) ts!17) #72:(or ts!18 ts!19 (not ts!17)) #73:(or (not ts!0) ts!17) #74:(or (not ts!25) #75:(is-BEQZ #76:(inst-of itev_fresh4_copy_1))) #77:(or ts!25 (not #75)) #78:(or ts!24 ts!25) #79:(or (not ts!24) (not ts!25)) #80:(or (not ts!24) ts!23) #81:(or ts!26 #82:(= ZERO #83:(op-a-of itev_fresh5_copy_1))) #84:(or (not ts!26) (not #82)) #85:(or (not ts!26) ts!23) #86:(or ts!24 ts!26 (not ts!23)) #87:(or (not ts!22) ts!23) #88:(or (not ts!22) #89:(= itev_fresh2_copy_1 #90:(addr-of itev_fresh3_copy_1))) #91:(or (not ts!23) (not #89) ts!22) #92:(or (not ts!22) ts!21) #93:(or (not ts!31) #75) #94:(or ts!31 (not #75)) #95:(or ts!30 ts!31) #96:(or (not ts!30) (not ts!31)) #97:(or (not ts!30) ts!29) #98:(or ts!32 #82) #99:(or (not ts!32) (not #82)) #100:(or (not ts!32) ts!29) #101:(or ts!30 ts!32 (not ts!29)) #102:(or ts!28 ts!29) #103:(or (not ts!28) (not ts!29)) #104:(or (not ts!27) ts!28) #105:(or (not ts!27) #106:(= ZERO itev_fresh2_copy_1)) #107:(or (not ts!28) (not #106) ts!27) #108:(or (not ts!27) ts!21) #109:(or ts!22 ts!27 (not ts!21)) #110:(or (not ts!0) ts!21) #111:(or (not ts!34) #31) #112:(or (not ts!34) #113:(= ZERO itev_fresh6_copy_1)) #114:(or (not #31) (not #113) ts!34) #115:(or (not ts!34) ts!33) #116:(or ts!36 #31) #117:(or (not ts!36) (not #31)) #118:(or (not ts!35) ts!36) #119:(or (not ts!35) #120:(= itev_fresh6_copy_1 #41)) #121:(or (not ts!36) (not #120) ts!35) #122:(or (not ts!35) ts!33) #123:(or ts!34 ts!35 (not ts!33)) #124:(or (not ts!0) ts!33) #125:(or (not ts!38) #31) #126:(or (not ts!38) #127:(= ZERO itev_fresh7_copy_1)) #128:(or (not #31) (not #127) ts!38) #129:(or (not ts!38) ts!37) #130:(or ts!40 #31) #131:(or (not ts!40) (not #31)) #132:(or (not ts!39) ts!40) #133:(or (not ts!39) #134:(= #41 itev_fresh7_copy_1)) #135:(or (not ts!40) (not #134) ts!39) #136:(or (not ts!39) ts!37) #137:(or ts!38 ts!39 (not ts!37)) #138:(or (not ts!0) ts!37) #139:(or (not ts!42) #31) #140:(or (not ts!42) #141:(= ZERO itev_fresh8_copy_1)) #142:(or (not #31) (not #141) ts!42) #143:(or (not ts!42) ts!41) #144:(or ts!44 #31) #145:(or (not ts!44) (not #31)) #146:(or (not ts!43) ts!44) #147:(or (not ts!43) #148:(= #41 itev_fresh8_copy_1)) #149:(or (not ts!44) (not #148) ts!43) #150:(or (not ts!43) ts!41) #151:(or ts!42 ts!43 (not ts!41)) #152:(or (not ts!0) ts!41) #153:(or (not ts!46) take_branch_regsc__copy_1) #154:(or (not ts!46) #155:(= ZERO itev_fresh9_copy_1)) #156:(or (not take_branch_regsc__copy_1) (not #155) ts!46) #157:(or (not ts!46) ts!45) #158:(or ts!48 take_branch_regsc__copy_1) #159:(or (not ts!48) (not take_branch_regsc__copy_1)) #160:(or (not ts!47) ts!48) #161:(or (not ts!47) #162:(= itev_fresh9_copy_1 addr_regsc__copy_1)) #163:(or (not ts!48) (not #162) ts!47) #164:(or (not ts!47) ts!45) #165:(or ts!46 ts!47 (not ts!45)) #166:(or (not ts!0) ts!45) #167:(or (not ts!50) #31) #168:(or (not ts!50) #169:(= ZERO itev_fresh11_copy_1)) #170:(or (not #31) (not #169) ts!50) #171:(or (not ts!50) ts!49) #172:(or ts!52 #31) #173:(or (not ts!52) (not #31)) #174:(or (not ts!51) ts!52) #175:(or (not ts!51) #176:(= #41 itev_fresh11_copy_1)) #177:(or (not ts!52) (not #176) ts!51) #178:(or (not ts!51) ts!49) #179:(or ts!50 ts!51 (not ts!49)) #180:(or (not ts!0) ts!49) #181:(or (not ts!54) #31) #182:(or (not ts!54) #183:(= ZERO itev_fresh12_copy_1)) #184:(or (not #31) (not #183) ts!54) #185:(or (not ts!54) ts!53) #186:(or ts!56 #31) #187:(or (not ts!56) (not #31)) #188:(or (not ts!55) ts!56) #189:(or (not ts!55) #190:(= itev_fresh12_copy_1 #41)) #191:(or (not ts!56) (not #190) ts!55) #192:(or (not ts!55) ts!53) #193:(or ts!54 ts!55 (not ts!53)) #194:(or (not ts!0) ts!53) #195:(or (not ts!58) #31) #196:(or (not ts!58) #197:(= ZERO itev_fresh13_copy_1)) #198:(or (not #31) (not #197) ts!58) #199:(or (not ts!58) ts!57) #200:(or ts!60 #31) #201:(or (not ts!60) (not #31)) #202:(or (not ts!59) ts!60) #203:(or (not ts!59) #204:(= #41 itev_fresh13_copy_1)) #205:(or (not ts!60) (not #204) ts!59) #206:(or (not ts!59) ts!57) #207:(or ts!58 ts!59 (not ts!57)) #208:(or (not ts!0) ts!57) #209:(or (not ts!65) #210:(is-BEQZ #211:(inst-of itev_fresh12_copy_1))) #212:(or ts!65 (not #210)) #213:(or ts!64 ts!65) #214:(or (not ts!64) (not ts!65)) #215:(or (not ts!64) ts!63) #216:(or ts!66 #217:(= ZERO #218:(op-a-of itev_fresh13_copy_1))) #219:(or (not ts!66) (not #217)) #220:(or (not ts!66) ts!63) #221:(or ts!64 ts!66 (not ts!63)) #222:(or (not ts!62) ts!63) #223:(or (not ts!62) #224:(= #225:(addr-of itev_fresh11_copy_1) itev_fresh10_copy_1)) #226:(or (not ts!63) (not #224) ts!62) #227:(or (not ts!62) ts!61) #228:(or (not ts!71) #210) #229:(or ts!71 (not #210)) #230:(or ts!70 ts!71) #231:(or (not ts!70) (not ts!71)) #232:(or (not ts!70) ts!69) #233:(or ts!72 #217) #234:(or (not ts!72) (not #217)) #235:(or (not ts!72) ts!69) #236:(or ts!70 ts!72 (not ts!69)) #237:(or ts!68 ts!69) #238:(or (not ts!68) (not ts!69)) #239:(or (not ts!67) ts!68) #240:(or (not ts!67) #241:(= ZERO itev_fresh10_copy_1)) #242:(or (not ts!68) (not #241) ts!67) #243:(or (not ts!67) ts!61) #244:(or ts!62 ts!67 (not ts!61)) #245:(or (not ts!0) ts!61) #246:(or (not ts!74) take_branch_reg) #247:(or (not ts!74) #248:(= ZERO itev_fresh14)) #249:(or (not take_branch_reg) (not #248) ts!74) #250:(or (not ts!74) ts!73) #251:(or ts!76 take_branch_reg) #252:(or (not ts!76) (not take_branch_reg)) #253:(or (not ts!75) ts!76) #254:(or (not ts!75) #255:(= addr_reg itev_fresh14)) #256:(or (not ts!76) (not #255) ts!75) #257:(or (not ts!75) ts!73) #258:(or ts!74 ts!75 (not ts!73)) #259:(or (not ts!0) ts!73) #260:(or (not ts!78) take_branch_reg) #261:(or (not ts!78) #262:(= alu_reg itev_fresh15)) #263:(or (not take_branch_reg) (not #262) ts!78) #264:(or (not ts!78) ts!77) #265:(or ts!80 take_branch_reg) #266:(or (not ts!80) (not take_branch_reg)) #267:(or (not ts!79) ts!80) #268:(or (not ts!79) #269:(= PC itev_fresh15)) #270:(or (not ts!80) (not #269) ts!79) #271:(or (not ts!79) ts!77) #272:(or ts!78 ts!79 (not ts!77)) #273:(or (not ts!0) ts!77) #274:(or (not ts!82) #31) #275:(or (not ts!82) #276:(= ZERO itev_fresh17_copy_1)) #277:(or (not #31) (not #276) ts!82) #278:(or (not ts!82) ts!81) #279:(or ts!84 #31) #280:(or (not ts!84) (not #31)) #281:(or (not ts!83) ts!84) #282:(or (not ts!83) #283:(= #41 itev_fresh17_copy_1)) #284:(or (not ts!84) (not #283) ts!83) #285:(or (not ts!83) ts!81) #286:(or ts!82 ts!83 (not ts!81)) #287:(or (not ts!0) ts!81) #288:(or (not ts!86) #31) #289:(or (not ts!86) #290:(= ZERO itev_fresh18_copy_1)) #291:(or (not #31) (not #290) ts!86) #292:(or (not ts!86) ts!85) #293:(or ts!88 #31) #294:(or (not ts!88) (not #31)) #295:(or (not ts!87) ts!88) #296:(or (not ts!87) #297:(= #41 itev_fresh18_copy_1)) #298:(or (not ts!88) (not #297) ts!87) #299:(or (not ts!87) ts!85) #300:(or ts!86 ts!87 (not ts!85)) #301:(or (not ts!0) ts!85) #302:(or (not ts!90) #31) #303:(or (not ts!90) #304:(= ZERO itev_fresh19_copy_1)) #305:(or (not #31) (not #304) ts!90) #306:(or (not ts!90) ts!89) #307:(or ts!92 #31) #308:(or (not ts!92) (not #31)) #309:(or (not ts!91) ts!92) #310:(or (not ts!91) #311:(= #41 itev_fresh19_copy_1)) #312:(or (not ts!92) (not #311) ts!91) #313:(or (not ts!91) ts!89) #314:(or ts!90 ts!91 (not ts!89)) #315:(or (not ts!0) ts!89) #316:(or (not ts!94) #31) #317:(or (not ts!94) #318:(= ZERO itev_fresh20_copy_1)) #319:(or (not #31) (not #318) ts!94) #320:(or (not ts!94) ts!93) #321:(or ts!96 #31) #322:(or (not ts!96) (not #31)) #323:(or (not ts!95) ts!96) #324:(or (not ts!95) #325:(= #41 itev_fresh20_copy_1)) #326:(or (not ts!96) (not #325) ts!95) #327:(or (not ts!95) ts!93) #328:(or ts!94 ts!95 (not ts!93)) #329:(or (not ts!0) ts!93) #330:(or (not ts!98) #31) #331:(or (not ts!98) #332:(= ZERO itev_fresh21_copy_1)) #333:(or (not #31) (not #332) ts!98) #334:(or (not ts!98) ts!97) #335:(or ts!100 #31) #336:(or (not ts!100) (not #31)) #337:(or (not ts!99) ts!100) #338:(or (not ts!99) #339:(= itev_fresh21_copy_1 #41)) #340:(or (not ts!100) (not #339) ts!99) #341:(or (not ts!99) ts!97) #342:(or ts!98 ts!99 (not ts!97)) #343:(or (not ts!0) ts!97) #344:(or (not ts!105) #345:(is-BEQZ #346:(inst-of itev_fresh20_copy_1))) #347:(or ts!105 (not #345)) #348:(or ts!104 ts!105) #349:(or (not ts!104) (not ts!105)) #350:(or (not ts!104) ts!103) #351:(or ts!106 #352:(= ZERO #353:(op-a-of itev_fresh21_copy_1))) #354:(or (not ts!106) (not #352)) #355:(or (not ts!106) ts!103) #356:(or ts!104 ts!106 (not ts!103)) #357:(or (not ts!102) ts!103) #358:(or (not ts!102) #359:(= itev_fresh16_copy_1 #360:(incr PCci__copy_1))) #361:(or (not ts!103) (not #359) ts!102) #362:(or (not ts!102) ts!101) #363:(or (not ts!111) #345) #364:(or ts!111 (not #345)) #365:(or ts!110 ts!111) #366:(or (not ts!110) (not ts!111)) #367:(or (not ts!110) ts!109) #368:(or ts!112 #352) #369:(or (not ts!112) (not #352)) #370:(or (not ts!112) ts!109) #371:(or ts!110 ts!112 (not ts!109)) #372:(or ts!108 ts!109) #373:(or (not ts!108) (not ts!109)) #374:(or (not ts!107) ts!108) #375:(or (not ts!107) #376:(= #377:(ALU #378:(inst-of itev_fresh17_copy_1) #379:(op-a-of itev_fresh18_copy_1) #380:(op-b-of itev_fresh19_copy_1)) itev_fresh16_copy_1)) #381:(or (not ts!108) (not #376) ts!107) #382:(or (not ts!107) ts!101) #383:(or ts!102 ts!107 (not ts!101)) #384:(or (not ts!0) ts!101) #385:(or (not ts!114) take_branch_reg) #386:(or (not ts!114) #387:(= ZERO itev_fresh22)) #388:(or (not take_branch_reg) (not #387) ts!114) #389:(or (not ts!114) ts!113) #390:(or ts!116 take_branch_reg) #391:(or (not ts!116) (not take_branch_reg)) #392:(or (not ts!115) ts!116) #393:(or (not ts!115) #394:(= addr_reg itev_fresh22)) #395:(or (not ts!116) (not #394) ts!115) #396:(or (not ts!115) ts!113) #397:(or ts!114 ts!115 (not ts!113)) #398:(or (not ts!0) ts!113) #399:(or (not ts!118) take_branch_reg) #400:(or (not ts!118) #401:(= itev_fresh23 alu_reg)) #402:(or (not take_branch_reg) (not #401) ts!118) #403:(or (not ts!118) ts!117) #404:(or ts!120 take_branch_reg) #405:(or (not ts!120) (not take_branch_reg)) #406:(or (not ts!119) ts!120) #407:(or (not ts!119) #408:(= itev_fresh23 #409:(incr PC))) #410:(or (not ts!120) (not #408) ts!119) #411:(or (not ts!119) ts!117) #412:(or ts!118 ts!119 (not ts!117)) #413:(or (not ts!0) ts!117) #414:(or (not ts!122) #415:(= ZERO PC)) #416:(or (not ts!122) #417:(= ZERO itev_fresh25)) #418:(or (not #415) (not #417) ts!122) #419:(or (not ts!122) ts!121) #420:(or ts!124 #415) #421:(or (not ts!124) (not #415)) #422:(or (not ts!123) ts!124) #423:(or (not ts!123) #424:(= itev_fresh25 #425:(MEM PC))) #426:(or (not ts!124) (not #424) ts!123) #427:(or (not ts!123) ts!121) #428:(or ts!122 ts!123 (not ts!121)) #429:(or (not ts!0) ts!121) #430:(or (not ts!0) #431:(= itev_fresh24 itev_fresh25)) #432:(or (not ts!126) #415) #433:(or (not ts!126) #434:(= ZERO itev_fresh27)) #435:(or (not #415) (not #434) ts!126) #436:(or (not ts!126) ts!125) #437:(or ts!128 #415) #438:(or (not ts!128) (not #415)) #439:(or (not ts!127) ts!128) #440:(or (not ts!127) #441:(= #425 itev_fresh27)) #442:(or (not ts!128) (not #441) ts!127) #443:(or (not ts!127) ts!125) #444:(or ts!126 ts!127 (not ts!125)) #445:(or (not ts!0) ts!125) #446:(or (not ts!0) #447:(= itev_fresh26 itev_fresh27)) #448:(or (not ts!130) #415) #449:(or (not ts!130) #450:(= ZERO itev_fresh29)) #451:(or (not #415) (not #450) ts!130) #452:(or (not ts!130) ts!129) #453:(or ts!132 #415) #454:(or (not ts!132) (not #415)) #455:(or (not ts!131) ts!132) #456:(or (not ts!131) #457:(= #425 itev_fresh29)) #458:(or (not ts!132) (not #457) ts!131) #459:(or (not ts!131) ts!129) #460:(or ts!130 ts!131 (not ts!129)) #461:(or (not ts!0) ts!129) #462:(or (not ts!0) #463:(= itev_fresh28 itev_fresh29)) #464:(or (not ts!134) #415) #465:(or (not ts!134) #466:(= ZERO itev_fresh31)) #467:(or (not #415) (not #466) ts!134) #468:(or (not ts!134) ts!133) #469:(or ts!136 #415) #470:(or (not ts!136) (not #415)) #471:(or (not ts!135) ts!136) #472:(or (not ts!135) #473:(= #425 itev_fresh31)) #474:(or (not ts!136) (not #473) ts!135) #475:(or (not ts!135) ts!133) #476:(or ts!134 ts!135 (not ts!133)) #477:(or (not ts!0) ts!133) #478:(or (not ts!0) #479:(= itev_fresh30 itev_fresh31)) #480:(or (not ts!138) #415) #481:(or (not ts!138) #482:(= ZERO itev_fresh33)) #483:(or (not #415) (not #482) ts!138) #484:(or (not ts!138) ts!137) #485:(or ts!140 #415) #486:(or (not ts!140) (not #415)) #487:(or (not ts!139) ts!140) #488:(or (not ts!139) #489:(= #425 itev_fresh33)) #490:(or (not ts!140) (not #489) ts!139) #491:(or (not ts!139) ts!137) #492:(or ts!138 ts!139 (not ts!137)) #493:(or (not ts!0) ts!137) #494:(or (not ts!0) #495:(= itev_fresh32 itev_fresh33)) #496:(or (not ts!142) #415) #497:(or (not ts!142) #498:(= ZERO itev_fresh36)) #499:(or (not #415) (not #498) ts!142) #500:(or (not ts!142) ts!141) #501:(or ts!144 #415) #502:(or (not ts!144) (not #415)) #503:(or (not ts!143) ts!144) #504:(or (not ts!143) #505:(= #425 itev_fresh36)) #506:(or (not ts!144) (not #505) ts!143) #507:(or (not ts!143) ts!141) #508:(or ts!142 ts!143 (not ts!141)) #509:(or (not ts!0) ts!141) #510:(or (not ts!0) #511:(= itev_fresh36 itev_fresh35)) #512:(or (not ts!0) #513:(= itev_fresh34 #514:(addr-of itev_fresh35))) #515:(or (not ts!146) take_branch_regsc__copy_1) #516:(or (not ts!146) #517:(= ZERO itev_fresh37_copy_1)) #518:(or (not take_branch_regsc__copy_1) (not #517) ts!146) #519:(or (not ts!146) ts!145) #520:(or ts!148 take_branch_regsc__copy_1) #521:(or (not ts!148) (not take_branch_regsc__copy_1)) #522:(or (not ts!147) ts!148) #523:(or (not ts!147) #524:(= addr_regsc__copy_1 itev_fresh37_copy_1)) #525:(or (not ts!148) (not #524) ts!147) #526:(or (not ts!147) ts!145) #527:(or ts!146 ts!147 (not ts!145)) #528:(or (not ts!0) ts!145) #529:(or (not ts!150) take_branch_regsc__copy_1) #530:(or (not ts!150) #531:(= alu_regsc__copy_1 itev_fresh38_copy_1)) #532:(or (not take_branch_regsc__copy_1) (not #531) ts!150) #533:(or (not ts!150) ts!149) #534:(or ts!152 take_branch_regsc__copy_1) #535:(or (not ts!152) (not take_branch_regsc__copy_1)) #536:(or (not ts!151) ts!152) #537:(or (not ts!151) #538:(= itev_fresh38_copy_1 PCsc__copy_1)) #539:(or (not ts!152) (not #538) ts!151) #540:(or (not ts!151) ts!149) #541:(or ts!150 ts!151 (not ts!149)) #542:(or (not ts!0) ts!149) #543:(or ts!153 #544:(= lambda_copy_1 read_fresh1)) #545:(or (not ts!153) (not #544)) #546:(or (not ts!0) ts!153) #547:(or ts!154 #548:(= lambda_copy_1 read_fresh2)) #549:(or (not ts!154) (not #548)) #550:(or (not ts!0) ts!154) #551:(or ts!155 #552:(= read_copy_1 lambda_copy_1)) #553:(or (not ts!155) (not #552)) #554:(or (not ts!0) ts!155) #555:(or ts!156 #556:(= lambda_copy_1 read_fresh3_copy_1)) #557:(or (not ts!156) (not #556)) #558:(or (not ts!0) ts!156) #559:(or ts!157 #560:(= lambda_copy_1 PCci__copy_1)) #561:(or (not ts!157) (not #560)) #562:(or (not ts!0) ts!157) #563:(or ts!158 #564:(= PC lambda_copy_1)) #565:(or (not ts!158) (not #564)) #566:(or (not ts!0) ts!158) #567:(or (not #552) ts!159) #568:(or (not #569:(= #570:(MEMci__store_copy_1 lambda_copy_1) #571:(MEMci__copy_1 lambda_copy_1))) ts!159) #572:(or #552 #569 (not ts!159)) #573:(or (not ts!0) ts!159) #574:(or (not #575:(= read_copy_1 read_fresh1)) ts!160) #576:(or (not #577:(= #578:(MEMci__copy_1 read_fresh1) #579:(MEMci__store_copy_1 read_fresh1))) ts!160) #580:(or #575 #577 (not ts!160)) #581:(or (not ts!0) ts!160) #582:(or (not #583:(= read_copy_1 read_fresh2)) ts!161) #584:(or (not #585:(= #586:(MEMci__store_copy_1 read_fresh2) #587:(MEMci__copy_1 read_fresh2))) ts!161) #588:(or #583 #585 (not ts!161)) #589:(or (not ts!0) ts!161) #590:(or (not #591:(= read_copy_1 read_fresh3_copy_1)) ts!162) #592:(or (not #593:(= #594:(MEMci__copy_1 read_fresh3_copy_1) #595:(MEMci__store_copy_1 read_fresh3_copy_1))) ts!162) #596:(or #591 #593 (not ts!162)) #597:(or (not ts!0) ts!162) #598:(or (not #599:(= read_copy_1 PCci__copy_1)) ts!163) #600:(or (not #601:(= #41 #602:(MEMci__store_copy_1 PCci__copy_1))) ts!163) #603:(or #599 #601 (not ts!163)) #604:(or (not ts!0) ts!163) #605:(or (not #606:(= read_copy_1 PC)) ts!164) #607:(or (not #608:(= #609:(MEMci__copy_1 PC) #610:(MEMci__store_copy_1 PC))) ts!164) #611:(or #606 #608 (not ts!164)) #612:(or (not ts!0) ts!164) #613:(or (not ts!0) #614:(= #615:(MEM_store_copy_1 read_fresh1) alu_reg)) #616:(or (not #556) ts!165) #617:(or (not #618:(= #619:(MEMsc__store_copy_1 lambda_copy_1) #620:(MEMsc__copy_1 lambda_copy_1))) ts!165) #621:(or #556 #618 (not ts!165)) #622:(or (not ts!0) ts!165) #623:(or (not #624:(= read_fresh3_copy_1 read_fresh1)) ts!166) #625:(or (not #626:(= #627:(MEMsc__copy_1 read_fresh1) #628:(MEMsc__store_copy_1 read_fresh1))) ts!166) #629:(or #624 #626 (not ts!166)) #630:(or (not ts!0) ts!166) #631:(or (not #632:(= read_fresh2 read_fresh3_copy_1)) ts!167) #633:(or (not #634:(= #635:(MEMsc__store_copy_1 read_fresh2) #636:(MEMsc__copy_1 read_fresh2))) ts!167) #637:(or #632 #634 (not ts!167)) #638:(or (not ts!0) ts!167) #639:(or (not #591) ts!168) #640:(or (not #641:(= #642:(MEMsc__copy_1 read_copy_1) #643:(MEMsc__store_copy_1 read_copy_1))) ts!168) #644:(or #591 #641 (not ts!168)) #645:(or (not ts!0) ts!168) #646:(or (not #647:(= PCci__copy_1 read_fresh3_copy_1)) ts!169) #648:(or (not #649:(= #650:(MEMsc__copy_1 PCci__copy_1) #651:(MEMsc__store_copy_1 PCci__copy_1))) ts!169) #652:(or #647 #649 (not ts!169)) #653:(or (not ts!0) ts!169) #654:(or (not #655:(= PC read_fresh3_copy_1)) ts!170) #656:(or (not #657:(= #658:(MEMsc__store_copy_1 PC) #659:(MEMsc__copy_1 PC))) ts!170) #660:(or #655 #657 (not ts!170)) #661:(or (not ts!0) ts!170) #662:(or (not ts!0) #663:(= itev read_fresh1)) #664:(or (not ts!0) #665:(= itev_fresh1 read_fresh2)) #666:(or (not #548) ts!171) #667:(or (not #668:(= #669:(MEM lambda_copy_1) #670:(MEM_store_fresh1_copy_1 lambda_copy_1))) ts!171) #671:(or #548 #668 (not ts!171)) #672:(or (not ts!0) ts!171) #673:(or (not #674:(= read_fresh2 read_fresh1)) ts!172) #675:(or (not #676:(= #677:(MEM read_fresh1) #678:(MEM_store_fresh1_copy_1 read_fresh1))) ts!172) #679:(or #674 #676 (not ts!172)) #680:(or (not ts!0) ts!172) #681:(or (not #583) ts!173) #682:(or (not #683:(= #684:(MEM_store_fresh1_copy_1 read_copy_1) #685:(MEM read_copy_1))) ts!173) #686:(or #583 #683 (not ts!173)) #687:(or (not ts!0) ts!173) #688:(or (not #632) ts!174) #689:(or (not #690:(= #691:(MEM_store_fresh1_copy_1 read_fresh3_copy_1) #692:(MEM read_fresh3_copy_1))) ts!174) #693:(or #632 #690 (not ts!174)) #694:(or (not ts!0) ts!174) #695:(or (not #696:(= read_fresh2 PCci__copy_1)) ts!175) #697:(or (not #698:(= #699:(MEM_store_fresh1_copy_1 PCci__copy_1) #700:(MEM PCci__copy_1))) ts!175) #701:(or #696 #698 (not ts!175)) #702:(or (not ts!0) ts!175) #703:(or (not #704:(= PC read_fresh2)) ts!176) #705:(or (not #706:(= #707:(MEM_store_fresh1_copy_1 PC) #425)) ts!176) #708:(or #704 #706 (not ts!176)) #709:(or (not ts!0) ts!176) #710:(or (not ts!0) #711:(= alu_reg #712:(MEM_store_fresh1_copy_1 read_fresh2))) #713:(or (not ts!0) #714:(= read_copy_1 itev_fresh2_copy_1)) #715:(or (not #544) ts!177) #716:(or (not #717:(= #669 #718:(MEM_store_copy_1 lambda_copy_1))) ts!177) #719:(or #544 #717 (not ts!177)) #720:(or (not ts!0) ts!177) #721:(or (not #674) ts!178) #722:(or (not #723:(= #724:(MEM_store_copy_1 read_fresh2) #725:(MEM read_fresh2))) ts!178) #726:(or #674 #723 (not ts!178)) #727:(or (not ts!0) ts!178) #728:(or (not #575) ts!179) #729:(or (not #730:(= #685 #731:(MEM_store_copy_1 read_copy_1))) ts!179) #732:(or #575 #730 (not ts!179)) #733:(or (not ts!0) ts!179) #734:(or (not #624) ts!180) #735:(or (not #736:(= #692 #737:(MEM_store_copy_1 read_fresh3_copy_1))) ts!180) #738:(or #624 #736 (not ts!180)) #739:(or (not ts!0) ts!180) #740:(or (not #741:(= PCci__copy_1 read_fresh1)) ts!181) #742:(or (not #743:(= #744:(MEM_store_copy_1 PCci__copy_1) #700)) ts!181) #745:(or #741 #743 (not ts!181)) #746:(or (not ts!0) ts!181) #747:(or (not #748:(= PC read_fresh1)) ts!182) #749:(or (not #750:(= #425 #751:(MEM_store_copy_1 PC))) ts!182) #752:(or #748 #750 (not ts!182)) #753:(or (not ts!0) ts!182) #754:(or (not ts!0) #755:(= #756:(MEMci__store_copy_1 read_copy_1) #757:(ALU #758:(inst-of itev_fresh6_copy_1) #759:(op-a-of itev_fresh7_copy_1) #760:(op-b-of itev_fresh8_copy_1)))) #761:(or (not ts!0) #762:(= alu_regsc__copy_1 #763:(MEMsc__store_copy_1 read_fresh3_copy_1))) #764:(or (not ts!0) #765:(= itev_fresh9_copy_1 read_fresh3_copy_1)) #766:(or (not ts!184) #241) #767:(or ts!187 #768:(= #769:(array_itev_copy_1 lambda_copy_1) #571)) #770:(or (not ts!187) (not #768)) #771:(or (not ts!187) ts!186) #772:(or ts!188 #773:(= #774:(array_itev_copy_1 read_fresh1) #578)) #775:(or (not ts!188) (not #773)) #776:(or (not ts!188) ts!186) #777:(or ts!189 #778:(= #779:(array_itev_copy_1 read_fresh2) #587)) #780:(or (not ts!189) (not #778)) #781:(or (not ts!189) ts!186) #782:(or ts!190 #783:(= #784:(MEMci__copy_1 read_copy_1) #785:(array_itev_copy_1 read_copy_1))) #786:(or (not ts!190) (not #783)) #787:(or (not ts!190) ts!186) #788:(or ts!191 #789:(= #594 #790:(array_itev_copy_1 read_fresh3_copy_1))) #791:(or (not ts!191) (not #789)) #792:(or (not ts!191) ts!186) #793:(or ts!192 #794:(= #41 #795:(array_itev_copy_1 PCci__copy_1))) #796:(or (not ts!192) (not #794)) #797:(or (not ts!192) ts!186) #798:(or ts!193 #799:(= #609 #800:(array_itev_copy_1 PC))) #801:(or (not ts!193) (not #799)) #802:(or (not ts!193) ts!186) #803:(or ts!187 ts!188 ts!189 ts!190 ts!191 ts!192 ts!193 (not ts!186)) #804:(or ts!185 ts!186) #805:(or (not ts!185) (not ts!186)) #806:(or (not ts!184) ts!185) #807:(or (not #241) (not ts!185) ts!184) #808:(or (not ts!184) ts!183) #809:(or ts!195 #241) #810:(or (not ts!195) (not #241)) #811:(or (not ts!194) ts!195) #812:(or ts!198 #813:(= #769 #570)) #814:(or (not ts!198) (not #813)) #815:(or (not ts!198) ts!197) #816:(or ts!199 #817:(= #774 #579)) #818:(or (not ts!199) (not #817)) #819:(or (not ts!199) ts!197) #820:(or ts!200 #821:(= #779 #586)) #822:(or (not ts!200) (not #821)) #823:(or (not ts!200) ts!197) #824:(or ts!201 #825:(= #756 #785)) #826:(or (not ts!201) (not #825)) #827:(or (not ts!201) ts!197) #828:(or ts!202 #829:(= #790 #595)) #830:(or (not ts!202) (not #829)) #831:(or (not ts!202) ts!197) #832:(or ts!203 #833:(= #795 #602)) #834:(or (not ts!203) (not #833)) #835:(or (not ts!203) ts!197) #836:(or ts!204 #837:(= #800 #610)) #838:(or (not ts!204) (not #837)) #839:(or (not ts!204) ts!197) #840:(or ts!198 ts!199 ts!200 ts!201 ts!202 ts!203 ts!204 (not ts!197)) #841:(or ts!196 ts!197) #842:(or (not ts!196) (not ts!197)) #843:(or (not ts!194) ts!196) #844:(or (not ts!195) (not ts!196) ts!194) #845:(or (not ts!194) ts!183) #846:(or ts!184 ts!194 (not ts!183)) #847:(or (not ts!0) ts!183) #848:(or (not ts!206) #248) #849:(or ts!209 #850:(= #669 #571)) #851:(or (not ts!209) (not #850)) #852:(or (not ts!209) ts!208) #853:(or ts!210 #854:(= #677 #578)) #855:(or (not ts!210) (not #854)) #856:(or (not ts!210) ts!208) #857:(or ts!211 #858:(= #587 #725)) #859:(or (not ts!211) (not #858)) #860:(or (not ts!211) ts!208) #861:(or ts!212 #862:(= #784 #685)) #863:(or (not ts!212) (not #862)) #864:(or (not ts!212) ts!208) #865:(or ts!213 #866:(= #594 #692)) #867:(or (not ts!213) (not #866)) #868:(or (not ts!213) ts!208) #869:(or ts!214 #870:(= #41 #700)) #871:(or (not ts!214) (not #870)) #872:(or (not ts!214) ts!208) #873:(or ts!215 #874:(= #425 #609)) #875:(or (not ts!215) (not #874)) #876:(or (not ts!215) ts!208) #877:(or ts!209 ts!210 ts!211 ts!212 ts!213 ts!214 ts!215 (not ts!208)) #878:(or ts!207 ts!208) #879:(or (not ts!207) (not ts!208)) #880:(or (not ts!206) ts!207) #881:(or (not #248) (not ts!207) ts!206) #882:(or (not ts!206) ts!205) #883:(or ts!217 #248) #884:(or (not ts!217) (not #248)) #885:(or (not ts!216) ts!217) #886:(or ts!220 #887:(= #571 #718)) #888:(or (not ts!220) (not #887)) #889:(or (not ts!220) ts!219) #890:(or ts!221 #891:(= #615 #578)) #892:(or (not ts!221) (not #891)) #893:(or (not ts!221) ts!219) #894:(or ts!222 #895:(= #724 #587)) #896:(or (not ts!222) (not #895)) #897:(or (not ts!222) ts!219) #898:(or ts!223 #899:(= #784 #731)) #900:(or (not ts!223) (not #899)) #901:(or (not ts!223) ts!219) #902:(or ts!224 #903:(= #594 #737)) #904:(or (not ts!224) (not #903)) #905:(or (not ts!224) ts!219) #906:(or ts!225 #907:(= #41 #744)) #908:(or (not ts!225) (not #907)) #909:(or (not ts!225) ts!219) #910:(or ts!226 #911:(= #609 #751)) #912:(or (not ts!226) (not #911)) #913:(or (not ts!226) ts!219) #914:(or ts!220 ts!221 ts!222 ts!223 ts!224 ts!225 ts!226 (not ts!219)) #915:(or ts!218 ts!219) #916:(or (not ts!218) (not ts!219)) #917:(or (not ts!216) ts!218) #918:(or (not ts!217) (not ts!218) ts!216) #919:(or (not ts!216) ts!205) #920:(or ts!206 ts!216 (not ts!205)) #921:(or (not ts!0) ts!205) #922:(or (not ts!0) #923:(= PCci__copy_1 itev_fresh15)) #924:(or (not ts!0) #925:(= #769 #926:(MEMci___copy_1 lambda_copy_1))) #927:(or (not ts!0) #928:(= #774 #929:(MEMci___copy_1 read_fresh1))) #930:(or (not ts!0) #931:(= #779 #932:(MEMci___copy_1 read_fresh2))) #933:(or (not ts!0) #934:(= #785 #935:(MEMci___copy_1 read_copy_1))) #936:(or (not ts!0) #937:(= #938:(MEMci___copy_1 read_fresh3_copy_1) #790)) #939:(or (not ts!0) #940:(= #795 #941:(MEMci___copy_1 PCci__copy_1))) #942:(or (not ts!0) #943:(= #944:(MEMci___copy_1 PC) #800)) #945:(or (not ts!0) #946:(= PCci___copy_1 itev_fresh16_copy_1)) #947:(or (not ts!228) #387) #948:(or ts!231 #949:(= #669 #620)) #950:(or (not ts!231) (not #949)) #951:(or (not ts!231) ts!230) #952:(or ts!232 #953:(= #627 #677)) #954:(or (not ts!232) (not #953)) #955:(or (not ts!232) ts!230) #956:(or ts!233 #957:(= #725 #636)) #958:(or (not ts!233) (not #957)) #959:(or (not ts!233) ts!230) #960:(or ts!234 #961:(= #685 #642)) #962:(or (not ts!234) (not #961)) #963:(or (not ts!234) ts!230) #964:(or ts!235 #965:(= #692 #966:(MEMsc__copy_1 read_fresh3_copy_1))) #967:(or (not ts!235) (not #965)) #968:(or (not ts!235) ts!230) #969:(or ts!236 #970:(= #650 #700)) #971:(or (not ts!236) (not #970)) #972:(or (not ts!236) ts!230) #973:(or ts!237 #974:(= #425 #659)) #975:(or (not ts!237) (not #974)) #976:(or (not ts!237) ts!230) #977:(or ts!231 ts!232 ts!233 ts!234 ts!235 ts!236 ts!237 (not ts!230)) #978:(or ts!229 ts!230) #979:(or (not ts!229) (not ts!230)) #980:(or (not ts!228) ts!229) #981:(or (not #387) (not ts!229) ts!228) #982:(or (not ts!228) ts!227) #983:(or ts!239 #387) #984:(or (not ts!239) (not #387)) #985:(or (not ts!238) ts!239) #986:(or ts!242 #987:(= #670 #620)) #988:(or (not ts!242) (not #987)) #989:(or (not ts!242) ts!241) #990:(or ts!243 #991:(= #627 #678)) #992:(or (not ts!243) (not #991)) #993:(or (not ts!243) ts!241) #994:(or ts!244 #995:(= #712 #636)) #996:(or (not ts!244) (not #995)) #997:(or (not ts!244) ts!241) #998:(or ts!245 #999:(= #684 #642)) #1000:(or (not ts!245) (not #999)) #1001:(or (not ts!245) ts!241) #1002:(or ts!246 #1003:(= #691 #966)) #1004:(or (not ts!246) (not #1003)) #1005:(or (not ts!246) ts!241) #1006:(or ts!247 #1007:(= #650 #699)) #1008:(or (not ts!247) (not #1007)) #1009:(or (not ts!247) ts!241) #1010:(or ts!248 #1011:(= #707 #659)) #1012:(or (not ts!248) (not #1011)) #1013:(or (not ts!248) ts!241) #1014:(or ts!242 ts!243 ts!244 ts!245 ts!246 ts!247 ts!248 (not ts!241)) #1015:(or ts!240 ts!241) #1016:(or (not ts!240) (not ts!241)) #1017:(or (not ts!238) ts!240) #1018:(or (not ts!239) (not ts!240) ts!238) #1019:(or (not ts!238) ts!227) #1020:(or ts!228 ts!238 (not ts!227)) #1021:(or (not ts!0) ts!227) #1022:(or (not ts!0) #1023:(= itev_fresh23 PCsc__copy_1)) #1024:(or ts!252 take_branch_regsc__copy_1) #1025:(or (not ts!252) (not take_branch_regsc__copy_1)) #1026:(or (not ts!252) ts!251) #1027:(or (not ts!255) #1028:(is-BEQZ #1029:(inst-of itev_fresh24))) #1030:(or ts!255 (not #1028)) #1031:(or ts!254 ts!255) #1032:(or (not ts!254) (not ts!255)) #1033:(or (not ts!254) ts!253) #1034:(or ts!256 #1035:(= #1036:(op-a-of itev_fresh26) ZERO)) #1037:(or (not ts!256) (not #1035)) #1038:(or (not ts!256) ts!253) #1039:(or ts!254 ts!256 (not ts!253)) #1040:(or (not ts!253) ts!251) #1041:(or ts!252 ts!253 (not ts!251)) #1042:(or (not ts!250) ts!251) #1043:(or (not ts!261) #1028) #1044:(or ts!261 (not #1028)) #1045:(or ts!260 ts!261) #1046:(or (not ts!260) (not ts!261)) #1047:(or (not ts!260) ts!259) #1048:(or ts!262 #1035) #1049:(or (not ts!262) (not #1035)) #1050:(or (not ts!262) ts!259) #1051:(or ts!260 ts!262 (not ts!259)) #1052:(or ts!258 ts!259) #1053:(or (not ts!258) (not ts!259)) #1054:(or (not ts!258) ts!257) #1055:(or (not take_branch_regsc__copy_1) ts!257) #1056:(or ts!258 take_branch_regsc__copy_1 (not ts!257)) #1057:(or (not ts!250) ts!257) #1058:(or (not ts!251) (not ts!257) ts!250) #1059:(or ts!249 ts!250) #1060:(or (not ts!249) (not ts!250)) #1061:(or (not ts!0) ts!249) #1062:(or (not ts!0) #1063:(= alu_regsc__copy_1 #1064:(ALU #1065:(inst-of itev_fresh28) #1066:(op-a-of itev_fresh30) #1067:(op-b-of itev_fresh32)))) #1068:(or (not ts!0) #1069:(= itev_fresh34 addr_regsc__copy_1)) #1070:(or (not ts!264) #517) #1071:(or ts!267 #1072:(= #620 #1073:(MEMsc___copy_1 lambda_copy_1))) #1074:(or (not ts!267) (not #1072)) #1075:(or (not ts!267) ts!266) #1076:(or ts!268 #1077:(= #627 #1078:(MEMsc___copy_1 read_fresh1))) #1079:(or (not ts!268) (not #1077)) #1080:(or (not ts!268) ts!266) #1081:(or ts!269 #1082:(= #636 #1083:(MEMsc___copy_1 read_fresh2))) #1084:(or (not ts!269) (not #1082)) #1085:(or (not ts!269) ts!266) #1086:(or ts!270 #1087:(= #1088:(MEMsc___copy_1 read_copy_1) #642)) #1089:(or (not ts!270) (not #1087)) #1090:(or (not ts!270) ts!266) #1091:(or ts!271 #1092:(= #1093:(MEMsc___copy_1 read_fresh3_copy_1) #966)) #1094:(or (not ts!271) (not #1092)) #1095:(or (not ts!271) ts!266) #1096:(or ts!272 #1097:(= #1098:(MEMsc___copy_1 PCci__copy_1) #650)) #1099:(or (not ts!272) (not #1097)) #1100:(or (not ts!272) ts!266) #1101:(or ts!273 #1102:(= #1103:(MEMsc___copy_1 PC) #659)) #1104:(or (not ts!273) (not #1102)) #1105:(or (not ts!273) ts!266) #1106:(or ts!267 ts!268 ts!269 ts!270 ts!271 ts!272 ts!273 (not ts!266)) #1107:(or ts!265 ts!266) #1108:(or (not ts!265) (not ts!266)) #1109:(or (not ts!264) ts!265) #1110:(or (not #517) (not ts!265) ts!264) #1111:(or (not ts!264) ts!263) #1112:(or ts!275 #517) #1113:(or (not ts!275) (not #517)) #1114:(or (not ts!274) ts!275) #1115:(or ts!278 #1116:(= #619 #1073)) #1117:(or (not ts!278) (not #1116)) #1118:(or (not ts!278) ts!277) #1119:(or ts!279 #1120:(= #1078 #628)) #1121:(or (not ts!279) (not #1120)) #1122:(or (not ts!279) ts!277) #1123:(or ts!280 #1124:(= #635 #1083)) #1125:(or (not ts!280) (not #1124)) #1126:(or (not ts!280) ts!277) #1127:(or ts!281 #1128:(= #1088 #643)) #1129:(or (not ts!281) (not #1128)) #1130:(or (not ts!281) ts!277) #1131:(or ts!282 #1132:(= #763 #1093)) #1133:(or (not ts!282) (not #1132)) #1134:(or (not ts!282) ts!277) #1135:(or ts!283 #1136:(= #1098 #651)) #1137:(or (not ts!283) (not #1136)) #1138:(or (not ts!283) ts!277) #1139:(or ts!284 #1140:(= #1103 #658)) #1141:(or (not ts!284) (not #1140)) #1142:(or (not ts!284) ts!277) #1143:(or ts!278 ts!279 ts!280 ts!281 ts!282 ts!283 ts!284 (not ts!277)) #1144:(or ts!276 ts!277) #1145:(or (not ts!276) (not ts!277)) #1146:(or (not ts!274) ts!276) #1147:(or (not ts!275) (not ts!276) ts!274) #1148:(or (not ts!274) ts!263) #1149:(or ts!264 ts!274 (not ts!263)) #1150:(or (not ts!0) ts!263) #1151:(or (not ts!0) #1152:(= PCsc___copy_1 itev_fresh38_copy_1)) #1153:(or ts!286 #1154:(= #926 #1073)) #1155:(or (not ts!286) (not #1154)) #1156:(or (not ts!286) ts!285) #1157:(or ts!287 #1158:(= #1078 #929)) #1159:(or (not ts!287) (not #1158)) #1160:(or (not ts!287) ts!285) #1161:(or ts!288 #1162:(= #932 #1083)) #1163:(or (not ts!288) (not #1162)) #1164:(or (not ts!288) ts!285) #1165:(or ts!289 #1166:(= #1088 #935)) #1167:(or (not ts!289) (not #1166)) #1168:(or (not ts!289) ts!285) #1169:(or ts!290 #1170:(= #938 #1093)) #1171:(or (not ts!290) (not #1170)) #1172:(or (not ts!290) ts!285) #1173:(or ts!291 #1174:(= #1098 #941)) #1175:(or (not ts!291) (not #1174)) #1176:(or (not ts!291) ts!285) #1177:(or ts!292 #1178:(= #944 #1103)) #1179:(or (not ts!292) (not #1178)) #1180:(or (not ts!292) ts!285) #1181:(or (not #1182:(= PCci___copy_1 PCsc___copy_1)) ts!294) #1183:(or ts!297 #1184:(= PCci___copy_1 #1185:(incr PCsc___copy_1))) #1186:(or (not ts!297) (not #1184)) #1187:(or (not ts!297) ts!296) #1188:(or ts!298 take_branch_reg) #1189:(or (not ts!298) (not take_branch_reg)) #1190:(or (not ts!298) ts!296) #1191:(or ts!297 ts!298 (not ts!296)) #1192:(or ts!295 ts!296) #1193:(or (not ts!295) (not ts!296)) #1194:(or (not ts!295) ts!294) #1195:(or #1182 ts!295 (not ts!294)) #1196:(or ts!293 ts!294) #1197:(or (not ts!293) (not ts!294)) #1198:(or (not ts!293) ts!285) #1199:(or ts!286 ts!287 ts!288 ts!289 ts!290 ts!291 ts!292 ts!293 (not ts!285)) #1200:(or (not ts!0) ts!285) #1201:(or (not ts!1) (not ts!5) (not ts!9) (not ts!13) (not ts!17) (not ts!21) (not ts!33) (not ts!37) (not ts!41) (not ts!45) (not ts!49) (not ts!53) (not ts!57) (not ts!61) (not ts!73) (not ts!77) (not ts!81) (not ts!85) (not ts!89) (not ts!93) (not ts!97) (not ts!101) (not ts!113) (not ts!117) (not ts!121) (not #431) (not ts!125) (not #447) (not ts!129) (not #463) (not ts!133) (not #479) (not ts!137) (not #495) (not ts!141) (not #511) (not #513) (not ts!145) (not ts!149) (not ts!153) (not ts!154) (not ts!155) (not ts!156) (not ts!157) (not ts!158) (not ts!159) (not ts!160) (not ts!161) (not ts!162) (not ts!163) (not ts!164) (not #614) (not ts!165) (not ts!166) (not ts!167) (not ts!168) (not ts!169) (not ts!170) (not #663) (not #665) (not ts!171) (not ts!172) (not ts!173) (not ts!174) (not ts!175) (not ts!176) (not #711) (not #714) (not ts!177) (not ts!178) (not ts!179) (not ts!180) (not ts!181) (not ts!182) (not #755) (not #762) (not #765) (not ts!183) (not ts!205) (not #923) (not #925) (not #928) (not #931) (not #934) (not #937) (not #940) (not #943) (not #946) (not ts!227) (not #1023) (not ts!249) (not #1063) (not #1069) (not ts!263) (not #1152) (not ts!285) ts!0) #1202:(or ts!0)))))
(set .c2 (input :conclusion (#1203:(and #1204:(or (not ts!301) take_branch_reg) #1205:(or (not ts!301) #4) #1206:(or (not take_branch_reg) (not #4) ts!301) #1207:(or (not ts!301) ts!300) #1208:(or ts!303 take_branch_reg) #1209:(or (not ts!303) (not take_branch_reg)) #1210:(or (not ts!302) ts!303) #1211:(or (not ts!302) #11) #1212:(or (not ts!303) (not #11) ts!302) #1213:(or (not ts!302) ts!300) #1214:(or ts!301 ts!302 (not ts!300)) #1215:(or (not ts!299) ts!300) #1216:(or (not ts!305) take_branch_reg) #1217:(or (not ts!305) #18) #1218:(or (not take_branch_reg) (not #18) ts!305) #1219:(or (not ts!305) ts!304) #1220:(or ts!307 take_branch_reg) #1221:(or (not ts!307) (not take_branch_reg)) #1222:(or (not ts!306) ts!307) #1223:(or (not ts!306) #25) #1224:(or (not ts!307) (not #25) ts!306) #1225:(or (not ts!306) ts!304) #1226:(or ts!305 ts!306 (not ts!304)) #1227:(or (not ts!299) ts!304) #1228:(or (not ts!309) #1229:(= ZERO PCci__copy_2)) #1230:(or (not ts!309) #1231:(= ZERO itev_fresh3_copy_2)) #1232:(or (not #1229) (not #1231) ts!309) #1233:(or (not ts!309) ts!308) #1234:(or ts!311 #1229) #1235:(or (not ts!311) (not #1229)) #1236:(or (not ts!310) ts!311) #1237:(or (not ts!310) #1238:(= itev_fresh3_copy_2 #1239:(MEMci__copy_2 PCci__copy_2))) #1240:(or (not ts!311) (not #1238) ts!310) #1241:(or (not ts!310) ts!308) #1242:(or ts!309 ts!310 (not ts!308)) #1243:(or (not ts!299) ts!308) #1244:(or (not ts!313) #1229) #1245:(or (not ts!313) #1246:(= ZERO itev_fresh4_copy_2)) #1247:(or (not #1229) (not #1246) ts!313) #1248:(or (not ts!313) ts!312) #1249:(or ts!315 #1229) #1250:(or (not ts!315) (not #1229)) #1251:(or (not ts!314) ts!315) #1252:(or (not ts!314) #1253:(= itev_fresh4_copy_2 #1239)) #1254:(or (not ts!315) (not #1253) ts!314) #1255:(or (not ts!314) ts!312) #1256:(or ts!313 ts!314 (not ts!312)) #1257:(or (not ts!299) ts!312) #1258:(or (not ts!317) #1229) #1259:(or (not ts!317) #1260:(= ZERO itev_fresh5_copy_2)) #1261:(or (not #1229) (not #1260) ts!317) #1262:(or (not ts!317) ts!316) #1263:(or ts!319 #1229) #1264:(or (not ts!319) (not #1229)) #1265:(or (not ts!318) ts!319) #1266:(or (not ts!318) #1267:(= itev_fresh5_copy_2 #1239)) #1268:(or (not ts!319) (not #1267) ts!318) #1269:(or (not ts!318) ts!316) #1270:(or ts!317 ts!318 (not ts!316)) #1271:(or (not ts!299) ts!316) #1272:(or (not ts!324) #1273:(is-BEQZ #1274:(inst-of itev_fresh4_copy_2))) #1275:(or ts!324 (not #1273)) #1276:(or ts!323 ts!324) #1277:(or (not ts!323) (not ts!324)) #1278:(or (not ts!323) ts!322) #1279:(or ts!325 #1280:(= ZERO #1281:(op-a-of itev_fresh5_copy_2))) #1282:(or (not ts!325) (not #1280)) #1283:(or (not ts!325) ts!322) #1284:(or ts!323 ts!325 (not ts!322)) #1285:(or (not ts!321) ts!322) #1286:(or (not ts!321) #1287:(= #1288:(addr-of itev_fresh3_copy_2) itev_fresh2_copy_2)) #1289:(or (not ts!322) (not #1287) ts!321) #1290:(or (not ts!321) ts!320) #1291:(or (not ts!330) #1273) #1292:(or ts!330 (not #1273)) #1293:(or ts!329 ts!330) #1294:(or (not ts!329) (not ts!330)) #1295:(or (not ts!329) ts!328) #1296:(or ts!331 #1280) #1297:(or (not ts!331) (not #1280)) #1298:(or (not ts!331) ts!328) #1299:(or ts!329 ts!331 (not ts!328)) #1300:(or ts!327 ts!328) #1301:(or (not ts!327) (not ts!328)) #1302:(or (not ts!326) ts!327) #1303:(or (not ts!326) #1304:(= ZERO itev_fresh2_copy_2)) #1305:(or (not ts!327) (not #1304) ts!326) #1306:(or (not ts!326) ts!320) #1307:(or ts!321 ts!326 (not ts!320)) #1308:(or (not ts!299) ts!320) #1309:(or (not ts!333) #1229) #1310:(or (not ts!333) #1311:(= ZERO itev_fresh6_copy_2)) #1312:(or (not #1229) (not #1311) ts!333) #1313:(or (not ts!333) ts!332) #1314:(or ts!335 #1229) #1315:(or (not ts!335) (not #1229)) #1316:(or (not ts!334) ts!335) #1317:(or (not ts!334) #1318:(= #1239 itev_fresh6_copy_2)) #1319:(or (not ts!335) (not #1318) ts!334) #1320:(or (not ts!334) ts!332) #1321:(or ts!333 ts!334 (not ts!332)) #1322:(or (not ts!299) ts!332) #1323:(or (not ts!337) #1229) #1324:(or (not ts!337) #1325:(= ZERO itev_fresh7_copy_2)) #1326:(or (not #1229) (not #1325) ts!337) #1327:(or (not ts!337) ts!336) #1328:(or ts!339 #1229) #1329:(or (not ts!339) (not #1229)) #1330:(or (not ts!338) ts!339) #1331:(or (not ts!338) #1332:(= itev_fresh7_copy_2 #1239)) #1333:(or (not ts!339) (not #1332) ts!338) #1334:(or (not ts!338) ts!336) #1335:(or ts!337 ts!338 (not ts!336)) #1336:(or (not ts!299) ts!336) #1337:(or (not ts!341) #1229) #1338:(or (not ts!341) #1339:(= ZERO itev_fresh8_copy_2)) #1340:(or (not #1229) (not #1339) ts!341) #1341:(or (not ts!341) ts!340) #1342:(or ts!343 #1229) #1343:(or (not ts!343) (not #1229)) #1344:(or (not ts!342) ts!343) #1345:(or (not ts!342) #1346:(= itev_fresh8_copy_2 #1239)) #1347:(or (not ts!343) (not #1346) ts!342) #1348:(or (not ts!342) ts!340) #1349:(or ts!341 ts!342 (not ts!340)) #1350:(or (not ts!299) ts!340) #1351:(or (not ts!345) take_branch_regsc__copy_2) #1352:(or (not ts!345) #1353:(= itev_fresh9_copy_2 ZERO)) #1354:(or (not take_branch_regsc__copy_2) (not #1353) ts!345) #1355:(or (not ts!345) ts!344) #1356:(or ts!347 take_branch_regsc__copy_2) #1357:(or (not ts!347) (not take_branch_regsc__copy_2)) #1358:(or (not ts!346) ts!347) #1359:(or (not ts!346) #1360:(= itev_fresh9_copy_2 addr_regsc__copy_2)) #1361:(or (not ts!347) (not #1360) ts!346) #1362:(or (not ts!346) ts!344) #1363:(or ts!345 ts!346 (not ts!344)) #1364:(or (not ts!299) ts!344) #1365:(or (not ts!349) #1229) #1366:(or (not ts!349) #1367:(= ZERO itev_fresh11_copy_2)) #1368:(or (not #1229) (not #1367) ts!349) #1369:(or (not ts!349) ts!348) #1370:(or ts!351 #1229) #1371:(or (not ts!351) (not #1229)) #1372:(or (not ts!350) ts!351) #1373:(or (not ts!350) #1374:(= itev_fresh11_copy_2 #1239)) #1375:(or (not ts!351) (not #1374) ts!350) #1376:(or (not ts!350) ts!348) #1377:(or ts!349 ts!350 (not ts!348)) #1378:(or (not ts!299) ts!348) #1379:(or (not ts!353) #1229) #1380:(or (not ts!353) #1381:(= ZERO itev_fresh12_copy_2)) #1382:(or (not #1229) (not #1381) ts!353) #1383:(or (not ts!353) ts!352) #1384:(or ts!355 #1229) #1385:(or (not ts!355) (not #1229)) #1386:(or (not ts!354) ts!355) #1387:(or (not ts!354) #1388:(= itev_fresh12_copy_2 #1239)) #1389:(or (not ts!355) (not #1388) ts!354) #1390:(or (not ts!354) ts!352) #1391:(or ts!353 ts!354 (not ts!352)) #1392:(or (not ts!299) ts!352) #1393:(or (not ts!357) #1229) #1394:(or (not ts!357) #1395:(= ZERO itev_fresh13_copy_2)) #1396:(or (not #1229) (not #1395) ts!357) #1397:(or (not ts!357) ts!356) #1398:(or ts!359 #1229) #1399:(or (not ts!359) (not #1229)) #1400:(or (not ts!358) ts!359) #1401:(or (not ts!358) #1402:(= itev_fresh13_copy_2 #1239)) #1403:(or (not ts!359) (not #1402) ts!358) #1404:(or (not ts!358) ts!356) #1405:(or ts!357 ts!358 (not ts!356)) #1406:(or (not ts!299) ts!356) #1407:(or (not ts!364) #1408:(is-BEQZ #1409:(inst-of itev_fresh12_copy_2))) #1410:(or ts!364 (not #1408)) #1411:(or ts!363 ts!364) #1412:(or (not ts!363) (not ts!364)) #1413:(or (not ts!363) ts!362) #1414:(or ts!365 #1415:(= ZERO #1416:(op-a-of itev_fresh13_copy_2))) #1417:(or (not ts!365) (not #1415)) #1418:(or (not ts!365) ts!362) #1419:(or ts!363 ts!365 (not ts!362)) #1420:(or (not ts!361) ts!362) #1421:(or (not ts!361) #1422:(= itev_fresh10_copy_2 #1423:(addr-of itev_fresh11_copy_2))) #1424:(or (not ts!362) (not #1422) ts!361) #1425:(or (not ts!361) ts!360) #1426:(or (not ts!370) #1408) #1427:(or ts!370 (not #1408)) #1428:(or ts!369 ts!370) #1429:(or (not ts!369) (not ts!370)) #1430:(or (not ts!369) ts!368) #1431:(or ts!371 #1415) #1432:(or (not ts!371) (not #1415)) #1433:(or (not ts!371) ts!368) #1434:(or ts!369 ts!371 (not ts!368)) #1435:(or ts!367 ts!368) #1436:(or (not ts!367) (not ts!368)) #1437:(or (not ts!366) ts!367) #1438:(or (not ts!366) #1439:(= ZERO itev_fresh10_copy_2)) #1440:(or (not ts!367) (not #1439) ts!366) #1441:(or (not ts!366) ts!360) #1442:(or ts!361 ts!366 (not ts!360)) #1443:(or (not ts!299) ts!360) #1444:(or (not ts!373) take_branch_reg) #1445:(or (not ts!373) #248) #1446:(or (not take_branch_reg) (not #248) ts!373) #1447:(or (not ts!373) ts!372) #1448:(or ts!375 take_branch_reg) #1449:(or (not ts!375) (not take_branch_reg)) #1450:(or (not ts!374) ts!375) #1451:(or (not ts!374) #255) #1452:(or (not ts!375) (not #255) ts!374) #1453:(or (not ts!374) ts!372) #1454:(or ts!373 ts!374 (not ts!372)) #1455:(or (not ts!299) ts!372) #1456:(or (not ts!377) take_branch_reg) #1457:(or (not ts!377) #262) #1458:(or (not take_branch_reg) (not #262) ts!377) #1459:(or (not ts!377) ts!376) #1460:(or ts!379 take_branch_reg) #1461:(or (not ts!379) (not take_branch_reg)) #1462:(or (not ts!378) ts!379) #1463:(or (not ts!378) #269) #1464:(or (not ts!379) (not #269) ts!378) #1465:(or (not ts!378) ts!376) #1466:(or ts!377 ts!378 (not ts!376)) #1467:(or (not ts!299) ts!376) #1468:(or (not ts!381) #1229) #1469:(or (not ts!381) #1470:(= ZERO itev_fresh17_copy_2)) #1471:(or (not #1229) (not #1470) ts!381) #1472:(or (not ts!381) ts!380) #1473:(or ts!383 #1229) #1474:(or (not ts!383) (not #1229)) #1475:(or (not ts!382) ts!383) #1476:(or (not ts!382) #1477:(= #1239 itev_fresh17_copy_2)) #1478:(or (not ts!383) (not #1477) ts!382) #1479:(or (not ts!382) ts!380) #1480:(or ts!381 ts!382 (not ts!380)) #1481:(or (not ts!299) ts!380) #1482:(or (not ts!385) #1229) #1483:(or (not ts!385) #1484:(= ZERO itev_fresh18_copy_2)) #1485:(or (not #1229) (not #1484) ts!385) #1486:(or (not ts!385) ts!384) #1487:(or ts!387 #1229) #1488:(or (not ts!387) (not #1229)) #1489:(or (not ts!386) ts!387) #1490:(or (not ts!386) #1491:(= #1239 itev_fresh18_copy_2)) #1492:(or (not ts!387) (not #1491) ts!386) #1493:(or (not ts!386) ts!384) #1494:(or ts!385 ts!386 (not ts!384)) #1495:(or (not ts!299) ts!384) #1496:(or (not ts!389) #1229) #1497:(or (not ts!389) #1498:(= ZERO itev_fresh19_copy_2)) #1499:(or (not #1229) (not #1498) ts!389) #1500:(or (not ts!389) ts!388) #1501:(or ts!391 #1229) #1502:(or (not ts!391) (not #1229)) #1503:(or (not ts!390) ts!391) #1504:(or (not ts!390) #1505:(= itev_fresh19_copy_2 #1239)) #1506:(or (not ts!391) (not #1505) ts!390) #1507:(or (not ts!390) ts!388) #1508:(or ts!389 ts!390 (not ts!388)) #1509:(or (not ts!299) ts!388) #1510:(or (not ts!393) #1229) #1511:(or (not ts!393) #1512:(= ZERO itev_fresh20_copy_2)) #1513:(or (not #1229) (not #1512) ts!393) #1514:(or (not ts!393) ts!392) #1515:(or ts!395 #1229) #1516:(or (not ts!395) (not #1229)) #1517:(or (not ts!394) ts!395) #1518:(or (not ts!394) #1519:(= #1239 itev_fresh20_copy_2)) #1520:(or (not ts!395) (not #1519) ts!394) #1521:(or (not ts!394) ts!392) #1522:(or ts!393 ts!394 (not ts!392)) #1523:(or (not ts!299) ts!392) #1524:(or (not ts!397) #1229) #1525:(or (not ts!397) #1526:(= ZERO itev_fresh21_copy_2)) #1527:(or (not #1229) (not #1526) ts!397) #1528:(or (not ts!397) ts!396) #1529:(or ts!399 #1229) #1530:(or (not ts!399) (not #1229)) #1531:(or (not ts!398) ts!399) #1532:(or (not ts!398) #1533:(= #1239 itev_fresh21_copy_2)) #1534:(or (not ts!399) (not #1533) ts!398) #1535:(or (not ts!398) ts!396) #1536:(or ts!397 ts!398 (not ts!396)) #1537:(or (not ts!299) ts!396) #1538:(or (not ts!404) #1539:(is-BEQZ #1540:(inst-of itev_fresh20_copy_2))) #1541:(or ts!404 (not #1539)) #1542:(or ts!403 ts!404) #1543:(or (not ts!403) (not ts!404)) #1544:(or (not ts!403) ts!402) #1545:(or ts!405 #1546:(= ZERO #1547:(op-a-of itev_fresh21_copy_2))) #1548:(or (not ts!405) (not #1546)) #1549:(or (not ts!405) ts!402) #1550:(or ts!403 ts!405 (not ts!402)) #1551:(or (not ts!401) ts!402) #1552:(or (not ts!401) #1553:(= itev_fresh16_copy_2 #1554:(incr PCci__copy_2))) #1555:(or (not ts!402) (not #1553) ts!401) #1556:(or (not ts!401) ts!400) #1557:(or (not ts!410) #1539) #1558:(or ts!410 (not #1539)) #1559:(or ts!409 ts!410) #1560:(or (not ts!409) (not ts!410)) #1561:(or (not ts!409) ts!408) #1562:(or ts!411 #1546) #1563:(or (not ts!411) (not #1546)) #1564:(or (not ts!411) ts!408) #1565:(or ts!409 ts!411 (not ts!408)) #1566:(or ts!407 ts!408) #1567:(or (not ts!407) (not ts!408)) #1568:(or (not ts!406) ts!407) #1569:(or (not ts!406) #1570:(= itev_fresh16_copy_2 #1571:(ALU #1572:(inst-of itev_fresh17_copy_2) #1573:(op-a-of itev_fresh18_copy_2) #1574:(op-b-of itev_fresh19_copy_2)))) #1575:(or (not ts!407) (not #1570) ts!406) #1576:(or (not ts!406) ts!400) #1577:(or ts!401 ts!406 (not ts!400)) #1578:(or (not ts!299) ts!400) #1579:(or (not ts!413) take_branch_reg) #1580:(or (not ts!413) #387) #1581:(or (not take_branch_reg) (not #387) ts!413) #1582:(or (not ts!413) ts!412) #1583:(or ts!415 take_branch_reg) #1584:(or (not ts!415) (not take_branch_reg)) #1585:(or (not ts!414) ts!415) #1586:(or (not ts!414) #394) #1587:(or (not ts!415) (not #394) ts!414) #1588:(or (not ts!414) ts!412) #1589:(or ts!413 ts!414 (not ts!412)) #1590:(or (not ts!299) ts!412) #1591:(or (not ts!417) take_branch_reg) #1592:(or (not ts!417) #401) #1593:(or (not take_branch_reg) (not #401) ts!417) #1594:(or (not ts!417) ts!416) #1595:(or ts!419 take_branch_reg) #1596:(or (not ts!419) (not take_branch_reg)) #1597:(or (not ts!418) ts!419) #1598:(or (not ts!418) #408) #1599:(or (not ts!419) (not #408) ts!418) #1600:(or (not ts!418) ts!416) #1601:(or ts!417 ts!418 (not ts!416)) #1602:(or (not ts!299) ts!416) #1603:(or (not ts!421) #415) #1604:(or (not ts!421) #417) #1605:(or (not #415) (not #417) ts!421) #1606:(or (not ts!421) ts!420) #1607:(or ts!423 #415) #1608:(or (not ts!423) (not #415)) #1609:(or (not ts!422) ts!423) #1610:(or (not ts!422) #424) #1611:(or (not ts!423) (not #424) ts!422) #1612:(or (not ts!422) ts!420) #1613:(or ts!421 ts!422 (not ts!420)) #1614:(or (not ts!299) ts!420) #1615:(or (not ts!299) #1616:(= itev_fresh24 alu_reg)) #1617:(or (not ts!425) #415) #1618:(or (not ts!425) #434) #1619:(or (not #415) (not #434) ts!425) #1620:(or (not ts!425) ts!424) #1621:(or ts!427 #415) #1622:(or (not ts!427) (not #415)) #1623:(or (not ts!426) ts!427) #1624:(or (not ts!426) #441) #1625:(or (not ts!427) (not #441) ts!426) #1626:(or (not ts!426) ts!424) #1627:(or ts!425 ts!426 (not ts!424)) #1628:(or (not ts!299) ts!424) #1629:(or (not ts!299) #1630:(= itev_fresh26 alu_reg)) #1631:(or (not ts!429) #415) #1632:(or (not ts!429) #450) #1633:(or (not #415) (not #450) ts!429) #1634:(or (not ts!429) ts!428) #1635:(or ts!431 #415) #1636:(or (not ts!431) (not #415)) #1637:(or (not ts!430) ts!431) #1638:(or (not ts!430) #457) #1639:(or (not ts!431) (not #457) ts!430) #1640:(or (not ts!430) ts!428) #1641:(or ts!429 ts!430 (not ts!428)) #1642:(or (not ts!299) ts!428) #1643:(or (not ts!299) #1644:(= itev_fresh28 alu_reg)) #1645:(or (not ts!433) #415) #1646:(or (not ts!433) #466) #1647:(or (not #415) (not #466) ts!433) #1648:(or (not ts!433) ts!432) #1649:(or ts!435 #415) #1650:(or (not ts!435) (not #415)) #1651:(or (not ts!434) ts!435) #1652:(or (not ts!434) #473) #1653:(or (not ts!435) (not #473) ts!434) #1654:(or (not ts!434) ts!432) #1655:(or ts!433 ts!434 (not ts!432)) #1656:(or (not ts!299) ts!432) #1657:(or (not ts!299) #1658:(= alu_reg itev_fresh30)) #1659:(or (not ts!437) #415) #1660:(or (not ts!437) #482) #1661:(or (not #415) (not #482) ts!437) #1662:(or (not ts!437) ts!436) #1663:(or ts!439 #415) #1664:(or (not ts!439) (not #415)) #1665:(or (not ts!438) ts!439) #1666:(or (not ts!438) #489) #1667:(or (not ts!439) (not #489) ts!438) #1668:(or (not ts!438) ts!436) #1669:(or ts!437 ts!438 (not ts!436)) #1670:(or (not ts!299) ts!436) #1671:(or (not ts!299) #1672:(= itev_fresh32 alu_reg)) #1673:(or (not ts!441) #415) #1674:(or (not ts!441) #498) #1675:(or (not #415) (not #498) ts!441) #1676:(or (not ts!441) ts!440) #1677:(or ts!443 #415) #1678:(or (not ts!443) (not #415)) #1679:(or (not ts!442) ts!443) #1680:(or (not ts!442) #505) #1681:(or (not ts!443) (not #505) ts!442) #1682:(or (not ts!442) ts!440) #1683:(or ts!441 ts!442 (not ts!440)) #1684:(or (not ts!299) ts!440) #1685:(or (not ts!299) #1686:(= alu_reg itev_fresh35)) #1687:(or (not ts!299) #513) #1688:(or (not ts!445) take_branch_regsc__copy_2) #1689:(or (not ts!445) #1690:(= ZERO itev_fresh37_copy_2)) #1691:(or (not take_branch_regsc__copy_2) (not #1690) ts!445) #1692:(or (not ts!445) ts!444) #1693:(or ts!447 take_branch_regsc__copy_2) #1694:(or (not ts!447) (not take_branch_regsc__copy_2)) #1695:(or (not ts!446) ts!447) #1696:(or (not ts!446) #1697:(= itev_fresh37_copy_2 addr_regsc__copy_2)) #1698:(or (not ts!447) (not #1697) ts!446) #1699:(or (not ts!446) ts!444) #1700:(or ts!445 ts!446 (not ts!444)) #1701:(or (not ts!299) ts!444) #1702:(or (not ts!449) take_branch_regsc__copy_2) #1703:(or (not ts!449) #1704:(= itev_fresh38_copy_2 alu_regsc__copy_2)) #1705:(or (not take_branch_regsc__copy_2) (not #1704) ts!449) #1706:(or (not ts!449) ts!448) #1707:(or ts!451 take_branch_regsc__copy_2) #1708:(or (not ts!451) (not take_branch_regsc__copy_2)) #1709:(or (not ts!450) ts!451) #1710:(or (not ts!450) #1711:(= PCsc__copy_2 itev_fresh38_copy_2)) #1712:(or (not ts!451) (not #1711) ts!450) #1713:(or (not ts!450) ts!448) #1714:(or ts!449 ts!450 (not ts!448)) #1715:(or (not ts!299) ts!448) #1716:(or ts!452 #1717:(= read_fresh1 lambda_copy_2)) #1718:(or (not ts!452) (not #1717)) #1719:(or (not ts!299) ts!452) #1720:(or ts!453 #1721:(= read_fresh2 lambda_copy_2)) #1722:(or (not ts!453) (not #1721)) #1723:(or (not ts!299) ts!453) #1724:(or ts!454 #1725:(= read_copy_2 lambda_copy_2)) #1726:(or (not ts!454) (not #1725)) #1727:(or (not ts!299) ts!454) #1728:(or ts!455 #1729:(= lambda_copy_2 read_fresh3_copy_2)) #1730:(or (not ts!455) (not #1729)) #1731:(or (not ts!299) ts!455) #1732:(or ts!456 #1733:(= PCci__copy_2 lambda_copy_2)) #1734:(or (not ts!456) (not #1733)) #1735:(or (not ts!299) ts!456) #1736:(or ts!457 #1737:(= PC lambda_copy_2)) #1738:(or (not ts!457) (not #1737)) #1739:(or (not ts!299) ts!457) #1740:(or (not #1725) ts!458) #1741:(or (not #1742:(= #1743:(MEMci__copy_2 lambda_copy_2) #1744:(MEMci__store_copy_2 lambda_copy_2))) ts!458) #1745:(or #1725 #1742 (not ts!458)) #1746:(or (not ts!299) ts!458) #1747:(or (not #1748:(= read_copy_2 read_fresh1)) ts!459) #1749:(or (not #1750:(= #1751:(MEMci__store_copy_2 read_fresh1) #1752:(MEMci__copy_2 read_fresh1))) ts!459) #1753:(or #1748 #1750 (not ts!459)) #1754:(or (not ts!299) ts!459) #1755:(or (not #1756:(= read_fresh2 read_copy_2)) ts!460) #1757:(or (not #1758:(= #1759:(MEMci__store_copy_2 read_fresh2) #1760:(MEMci__copy_2 read_fresh2))) ts!460) #1761:(or #1756 #1758 (not ts!460)) #1762:(or (not ts!299) ts!460) #1763:(or (not #1764:(= read_copy_2 read_fresh3_copy_2)) ts!461) #1765:(or (not #1766:(= #1767:(MEMci__store_copy_2 read_fresh3_copy_2) #1768:(MEMci__copy_2 read_fresh3_copy_2))) ts!461) #1769:(or #1764 #1766 (not ts!461)) #1770:(or (not ts!299) ts!461) #1771:(or (not #1772:(= PCci__copy_2 read_copy_2)) ts!462) #1773:(or (not #1774:(= #1775:(MEMci__store_copy_2 PCci__copy_2) #1239)) ts!462) #1776:(or #1772 #1774 (not ts!462)) #1777:(or (not ts!299) ts!462) #1778:(or (not #1779:(= PC read_copy_2)) ts!463) #1780:(or (not #1781:(= #1782:(MEMci__copy_2 PC) #1783:(MEMci__store_copy_2 PC))) ts!463) #1784:(or #1779 #1781 (not ts!463)) #1785:(or (not ts!299) ts!463) #1786:(or (not ts!299) #1787:(= alu_reg #1788:(MEM_store_copy_2 read_fresh1))) #1789:(or (not #1729) ts!464) #1790:(or (not #1791:(= #1792:(MEMsc__copy_2 lambda_copy_2) #1793:(MEMsc__store_copy_2 lambda_copy_2))) ts!464) #1794:(or #1729 #1791 (not ts!464)) #1795:(or (not ts!299) ts!464) #1796:(or (not #1797:(= read_fresh1 read_fresh3_copy_2)) ts!465) #1798:(or (not #1799:(= #1800:(MEMsc__store_copy_2 read_fresh1) #1801:(MEMsc__copy_2 read_fresh1))) ts!465) #1802:(or #1797 #1799 (not ts!465)) #1803:(or (not ts!299) ts!465) #1804:(or (not #1805:(= read_fresh2 read_fresh3_copy_2)) ts!466) #1806:(or (not #1807:(= #1808:(MEMsc__copy_2 read_fresh2) #1809:(MEMsc__store_copy_2 read_fresh2))) ts!466) #1810:(or #1805 #1807 (not ts!466)) #1811:(or (not ts!299) ts!466) #1812:(or (not #1764) ts!467) #1813:(or (not #1814:(= #1815:(MEMsc__store_copy_2 read_copy_2) #1816:(MEMsc__copy_2 read_copy_2))) ts!467) #1817:(or #1764 #1814 (not ts!467)) #1818:(or (not ts!299) ts!467) #1819:(or (not #1820:(= PCci__copy_2 read_fresh3_copy_2)) ts!468) #1821:(or (not #1822:(= #1823:(MEMsc__copy_2 PCci__copy_2) #1824:(MEMsc__store_copy_2 PCci__copy_2))) ts!468) #1825:(or #1820 #1822 (not ts!468)) #1826:(or (not ts!299) ts!468) #1827:(or (not #1828:(= PC read_fresh3_copy_2)) ts!469) #1829:(or (not #1830:(= #1831:(MEMsc__copy_2 PC) #1832:(MEMsc__store_copy_2 PC))) ts!469) #1833:(or #1828 #1830 (not ts!469)) #1834:(or (not ts!299) ts!469) #1835:(or (not ts!299) #663) #1836:(or (not ts!299) #665) #1837:(or (not #1721) ts!470) #1838:(or (not #1839:(= #1840:(MEM lambda_copy_2) #1841:(MEM_store_fresh1_copy_2 lambda_copy_2))) ts!470) #1842:(or #1721 #1839 (not ts!470)) #1843:(or (not ts!299) ts!470) #1844:(or (not #674) ts!471) #1845:(or (not #1846:(= #1847:(MEM_store_fresh1_copy_2 read_fresh1) #677)) ts!471) #1848:(or #674 #1846 (not ts!471)) #1849:(or (not ts!299) ts!471) #1850:(or (not #1756) ts!472) #1851:(or (not #1852:(= #1853:(MEM_store_fresh1_copy_2 read_copy_2) #1854:(MEM read_copy_2))) ts!472) #1855:(or #1756 #1852 (not ts!472)) #1856:(or (not ts!299) ts!472) #1857:(or (not #1805) ts!473) #1858:(or (not #1859:(= #1860:(MEM read_fresh3_copy_2) #1861:(MEM_store_fresh1_copy_2 read_fresh3_copy_2))) ts!473) #1862:(or #1805 #1859 (not ts!473)) #1863:(or (not ts!299) ts!473) #1864:(or (not #1865:(= PCci__copy_2 read_fresh2)) ts!474) #1866:(or (not #1867:(= #1868:(MEM_store_fresh1_copy_2 PCci__copy_2) #1869:(MEM PCci__copy_2))) ts!474) #1870:(or #1865 #1867 (not ts!474)) #1871:(or (not ts!299) ts!474) #1872:(or (not #704) ts!475) #1873:(or (not #1874:(= #425 #1875:(MEM_store_fresh1_copy_2 PC))) ts!475) #1876:(or #704 #1874 (not ts!475)) #1877:(or (not ts!299) ts!475) #1878:(or (not ts!299) #1879:(= alu_reg #1880:(MEM_store_fresh1_copy_2 read_fresh2))) #1881:(or (not ts!299) #1882:(= read_copy_2 itev_fresh2_copy_2)) #1883:(or (not #1717) ts!476) #1884:(or (not #1885:(= #1886:(MEM_store_copy_2 lambda_copy_2) #1840)) ts!476) #1887:(or #1717 #1885 (not ts!476)) #1888:(or (not ts!299) ts!476) #1889:(or (not #674) ts!477) #1890:(or (not #1891:(= #1892:(MEM_store_copy_2 read_fresh2) #725)) ts!477) #1893:(or #674 #1891 (not ts!477)) #1894:(or (not ts!299) ts!477) #1895:(or (not #1748) ts!478) #1896:(or (not #1897:(= #1898:(MEM_store_copy_2 read_copy_2) #1854)) ts!478) #1899:(or #1748 #1897 (not ts!478)) #1900:(or (not ts!299) ts!478) #1901:(or (not #1797) ts!479) #1902:(or (not #1903:(= #1860 #1904:(MEM_store_copy_2 read_fresh3_copy_2))) ts!479) #1905:(or #1797 #1903 (not ts!479)) #1906:(or (not ts!299) ts!479) #1907:(or (not #1908:(= PCci__copy_2 read_fresh1)) ts!480) #1909:(or (not #1910:(= #1911:(MEM_store_copy_2 PCci__copy_2) #1869)) ts!480) #1912:(or #1908 #1910 (not ts!480)) #1913:(or (not ts!299) ts!480) #1914:(or (not #748) ts!481) #1915:(or (not #1916:(= #425 #1917:(MEM_store_copy_2 PC))) ts!481) #1918:(or #748 #1916 (not ts!481)) #1919:(or (not ts!299) ts!481) #1920:(or (not ts!299) #1921:(= #1922:(ALU #1923:(inst-of itev_fresh6_copy_2) #1924:(op-a-of itev_fresh7_copy_2) #1925:(op-b-of itev_fresh8_copy_2)) #1926:(MEMci__store_copy_2 read_copy_2))) #1927:(or (not ts!299) #1928:(= #1929:(MEMsc__store_copy_2 read_fresh3_copy_2) alu_regsc__copy_2)) #1930:(or (not ts!299) #1931:(= itev_fresh9_copy_2 read_fresh3_copy_2)) #1932:(or (not ts!483) #1439) #1933:(or ts!486 #1934:(= #1743 #1935:(array_itev_copy_2 lambda_copy_2))) #1936:(or (not ts!486) (not #1934)) #1937:(or (not ts!486) ts!485) #1938:(or ts!487 #1939:(= #1940:(array_itev_copy_2 read_fresh1) #1752)) #1941:(or (not ts!487) (not #1939)) #1942:(or (not ts!487) ts!485) #1943:(or ts!488 #1944:(= #1945:(array_itev_copy_2 read_fresh2) #1760)) #1946:(or (not ts!488) (not #1944)) #1947:(or (not ts!488) ts!485) #1948:(or ts!489 #1949:(= #1950:(MEMci__copy_2 read_copy_2) #1951:(array_itev_copy_2 read_copy_2))) #1952:(or (not ts!489) (not #1949)) #1953:(or (not ts!489) ts!485) #1954:(or ts!490 #1955:(= #1956:(array_itev_copy_2 read_fresh3_copy_2) #1768)) #1957:(or (not ts!490) (not #1955)) #1958:(or (not ts!490) ts!485) #1959:(or ts!491 #1960:(= #1239 #1961:(array_itev_copy_2 PCci__copy_2))) #1962:(or (not ts!491) (not #1960)) #1963:(or (not ts!491) ts!485) #1964:(or ts!492 #1965:(= #1782 #1966:(array_itev_copy_2 PC))) #1967:(or (not ts!492) (not #1965)) #1968:(or (not ts!492) ts!485) #1969:(or ts!486 ts!487 ts!488 ts!489 ts!490 ts!491 ts!492 (not ts!485)) #1970:(or ts!484 ts!485) #1971:(or (not ts!484) (not ts!485)) #1972:(or (not ts!483) ts!484) #1973:(or (not #1439) (not ts!484) ts!483) #1974:(or (not ts!483) ts!482) #1975:(or ts!494 #1439) #1976:(or (not ts!494) (not #1439)) #1977:(or (not ts!493) ts!494) #1978:(or ts!497 #1979:(= #1935 #1744)) #1980:(or (not ts!497) (not #1979)) #1981:(or (not ts!497) ts!496) #1982:(or ts!498 #1983:(= #1751 #1940)) #1984:(or (not ts!498) (not #1983)) #1985:(or (not ts!498) ts!496) #1986:(or ts!499 #1987:(= #1759 #1945)) #1988:(or (not ts!499) (not #1987)) #1989:(or (not ts!499) ts!496) #1990:(or ts!500 #1991:(= #1926 #1951)) #1992:(or (not ts!500) (not #1991)) #1993:(or (not ts!500) ts!496) #1994:(or ts!501 #1995:(= #1956 #1767)) #1996:(or (not ts!501) (not #1995)) #1997:(or (not ts!501) ts!496) #1998:(or ts!502 #1999:(= #1775 #1961)) #2000:(or (not ts!502) (not #1999)) #2001:(or (not ts!502) ts!496) #2002:(or ts!503 #2003:(= #1783 #1966)) #2004:(or (not ts!503) (not #2003)) #2005:(or (not ts!503) ts!496) #2006:(or ts!497 ts!498 ts!499 ts!500 ts!501 ts!502 ts!503 (not ts!496)) #2007:(or ts!495 ts!496) #2008:(or (not ts!495) (not ts!496)) #2009:(or (not ts!493) ts!495) #2010:(or (not ts!494) (not ts!495) ts!493) #2011:(or (not ts!493) ts!482) #2012:(or ts!483 ts!493 (not ts!482)) #2013:(or (not ts!299) ts!482) #2014:(or (not ts!505) #248) #2015:(or ts!508 #2016:(= #1840 #1743)) #2017:(or (not ts!508) (not #2016)) #2018:(or (not ts!508) ts!507) #2019:(or ts!509 #2020:(= #677 #1752)) #2021:(or (not ts!509) (not #2020)) #2022:(or (not ts!509) ts!507) #2023:(or ts!510 #2024:(= #725 #1760)) #2025:(or (not ts!510) (not #2024)) #2026:(or (not ts!510) ts!507) #2027:(or ts!511 #2028:(= #1950 #1854)) #2029:(or (not ts!511) (not #2028)) #2030:(or (not ts!511) ts!507) #2031:(or ts!512 #2032:(= #1860 #1768)) #2033:(or (not ts!512) (not #2032)) #2034:(or (not ts!512) ts!507) #2035:(or ts!513 #2036:(= #1239 #1869)) #2037:(or (not ts!513) (not #2036)) #2038:(or (not ts!513) ts!507) #2039:(or ts!514 #2040:(= #1782 #425)) #2041:(or (not ts!514) (not #2040)) #2042:(or (not ts!514) ts!507) #2043:(or ts!508 ts!509 ts!510 ts!511 ts!512 ts!513 ts!514 (not ts!507)) #2044:(or ts!506 ts!507) #2045:(or (not ts!506) (not ts!507)) #2046:(or (not ts!505) ts!506) #2047:(or (not #248) (not ts!506) ts!505) #2048:(or (not ts!505) ts!504) #2049:(or ts!516 #248) #2050:(or (not ts!516) (not #248)) #2051:(or (not ts!515) ts!516) #2052:(or ts!519 #2053:(= #1886 #1743)) #2054:(or (not ts!519) (not #2053)) #2055:(or (not ts!519) ts!518) #2056:(or ts!520 #2057:(= #1752 #1788)) #2058:(or (not ts!520) (not #2057)) #2059:(or (not ts!520) ts!518) #2060:(or ts!521 #2061:(= #1892 #1760)) #2062:(or (not ts!521) (not #2061)) #2063:(or (not ts!521) ts!518) #2064:(or ts!522 #2065:(= #1898 #1950)) #2066:(or (not ts!522) (not #2065)) #2067:(or (not ts!522) ts!518) #2068:(or ts!523 #2069:(= #1768 #1904)) #2070:(or (not ts!523) (not #2069)) #2071:(or (not ts!523) ts!518) #2072:(or ts!524 #2073:(= #1911 #1239)) #2074:(or (not ts!524) (not #2073)) #2075:(or (not ts!524) ts!518) #2076:(or ts!525 #2077:(= #1782 #1917)) #2078:(or (not ts!525) (not #2077)) #2079:(or (not ts!525) ts!518) #2080:(or ts!519 ts!520 ts!521 ts!522 ts!523 ts!524 ts!525 (not ts!518)) #2081:(or ts!517 ts!518) #2082:(or (not ts!517) (not ts!518)) #2083:(or (not ts!515) ts!517) #2084:(or (not ts!516) (not ts!517) ts!515) #2085:(or (not ts!515) ts!504) #2086:(or ts!505 ts!515 (not ts!504)) #2087:(or (not ts!299) ts!504) #2088:(or (not ts!299) #2089:(= PCci__copy_2 itev_fresh15)) #2090:(or (not ts!299) #2091:(= #1935 #2092:(MEMci___copy_2 lambda_copy_2))) #2093:(or (not ts!299) #2094:(= #1940 #2095:(MEMci___copy_2 read_fresh1))) #2096:(or (not ts!299) #2097:(= #1945 #2098:(MEMci___copy_2 read_fresh2))) #2099:(or (not ts!299) #2100:(= #2101:(MEMci___copy_2 read_copy_2) #1951)) #2102:(or (not ts!299) #2103:(= #1956 #2104:(MEMci___copy_2 read_fresh3_copy_2))) #2105:(or (not ts!299) #2106:(= #2107:(MEMci___copy_2 PCci__copy_2) #1961)) #2108:(or (not ts!299) #2109:(= #2110:(MEMci___copy_2 PC) #1966)) #2111:(or (not ts!299) #2112:(= itev_fresh16_copy_2 PCci___copy_2)) #2113:(or (not ts!527) #387) #2114:(or ts!530 #2115:(= #1840 #1792)) #2116:(or (not ts!530) (not #2115)) #2117:(or (not ts!530) ts!529) #2118:(or ts!531 #2119:(= #677 #1801)) #2120:(or (not ts!531) (not #2119)) #2121:(or (not ts!531) ts!529) #2122:(or ts!532 #2123:(= #1808 #725)) #2124:(or (not ts!532) (not #2123)) #2125:(or (not ts!532) ts!529) #2126:(or ts!533 #2127:(= #1854 #1816)) #2128:(or (not ts!533) (not #2127)) #2129:(or (not ts!533) ts!529) #2130:(or ts!534 #2131:(= #1860 #2132:(MEMsc__copy_2 read_fresh3_copy_2))) #2133:(or (not ts!534) (not #2131)) #2134:(or (not ts!534) ts!529) #2135:(or ts!535 #2136:(= #1823 #1869)) #2137:(or (not ts!535) (not #2136)) #2138:(or (not ts!535) ts!529) #2139:(or ts!536 #2140:(= #1831 #425)) #2141:(or (not ts!536) (not #2140)) #2142:(or (not ts!536) ts!529) #2143:(or ts!530 ts!531 ts!532 ts!533 ts!534 ts!535 ts!536 (not ts!529)) #2144:(or ts!528 ts!529) #2145:(or (not ts!528) (not ts!529)) #2146:(or (not ts!527) ts!528) #2147:(or (not #387) (not ts!528) ts!527) #2148:(or (not ts!527) ts!526) #2149:(or ts!538 #387) #2150:(or (not ts!538) (not #387)) #2151:(or (not ts!537) ts!538) #2152:(or ts!541 #2153:(= #1792 #1841)) #2154:(or (not ts!541) (not #2153)) #2155:(or (not ts!541) ts!540) #2156:(or ts!542 #2157:(= #1847 #1801)) #2158:(or (not ts!542) (not #2157)) #2159:(or (not ts!542) ts!540) #2160:(or ts!543 #2161:(= #1880 #1808)) #2162:(or (not ts!543) (not #2161)) #2163:(or (not ts!543) ts!540) #2164:(or ts!544 #2165:(= #1853 #1816)) #2166:(or (not ts!544) (not #2165)) #2167:(or (not ts!544) ts!540) #2168:(or ts!545 #2169:(= #2132 #1861)) #2170:(or (not ts!545) (not #2169)) #2171:(or (not ts!545) ts!540) #2172:(or ts!546 #2173:(= #1823 #1868)) #2174:(or (not ts!546) (not #2173)) #2175:(or (not ts!546) ts!540) #2176:(or ts!547 #2177:(= #1831 #1875)) #2178:(or (not ts!547) (not #2177)) #2179:(or (not ts!547) ts!540) #2180:(or ts!541 ts!542 ts!543 ts!544 ts!545 ts!546 ts!547 (not ts!540)) #2181:(or ts!539 ts!540) #2182:(or (not ts!539) (not ts!540)) #2183:(or (not ts!537) ts!539) #2184:(or (not ts!538) (not ts!539) ts!537) #2185:(or (not ts!537) ts!526) #2186:(or ts!527 ts!537 (not ts!526)) #2187:(or (not ts!299) ts!526) #2188:(or (not ts!299) #2189:(= PCsc__copy_2 itev_fresh23)) #2190:(or ts!551 take_branch_regsc__copy_2) #2191:(or (not ts!551) (not take_branch_regsc__copy_2)) #2192:(or (not ts!551) ts!550) #2193:(or (not ts!554) #1028) #2194:(or ts!554 (not #1028)) #2195:(or ts!553 ts!554) #2196:(or (not ts!553) (not ts!554)) #2197:(or (not ts!553) ts!552) #2198:(or ts!555 #1035) #2199:(or (not ts!555) (not #1035)) #2200:(or (not ts!555) ts!552) #2201:(or ts!553 ts!555 (not ts!552)) #2202:(or (not ts!552) ts!550) #2203:(or ts!551 ts!552 (not ts!550)) #2204:(or (not ts!549) ts!550) #2205:(or (not ts!560) #1028) #2206:(or ts!560 (not #1028)) #2207:(or ts!559 ts!560) #2208:(or (not ts!559) (not ts!560)) #2209:(or (not ts!559) ts!558) #2210:(or ts!561 #1035) #2211:(or (not ts!561) (not #1035)) #2212:(or (not ts!561) ts!558) #2213:(or ts!559 ts!561 (not ts!558)) #2214:(or ts!557 ts!558) #2215:(or (not ts!557) (not ts!558)) #2216:(or (not ts!557) ts!556) #2217:(or (not take_branch_regsc__copy_2) ts!556) #2218:(or ts!557 take_branch_regsc__copy_2 (not ts!556)) #2219:(or (not ts!549) ts!556) #2220:(or (not ts!550) (not ts!556) ts!549) #2221:(or ts!548 ts!549) #2222:(or (not ts!548) (not ts!549)) #2223:(or (not ts!299) ts!548) #2224:(or (not ts!299) #2225:(= alu_regsc__copy_2 #1064)) #2226:(or (not ts!299) #2227:(= itev_fresh34 addr_regsc__copy_2)) #2228:(or (not ts!563) #1690) #2229:(or ts!566 #2230:(= #2231:(MEMsc___copy_2 lambda_copy_2) #1792)) #2232:(or (not ts!566) (not #2230)) #2233:(or (not ts!566) ts!565) #2234:(or ts!567 #2235:(= #2236:(MEMsc___copy_2 read_fresh1) #1801)) #2237:(or (not ts!567) (not #2235)) #2238:(or (not ts!567) ts!565) #2239:(or ts!568 #2240:(= #2241:(MEMsc___copy_2 read_fresh2) #1808)) #2242:(or (not ts!568) (not #2240)) #2243:(or (not ts!568) ts!565) #2244:(or ts!569 #2245:(= #2246:(MEMsc___copy_2 read_copy_2) #1816)) #2247:(or (not ts!569) (not #2245)) #2248:(or (not ts!569) ts!565) #2249:(or ts!570 #2250:(= #2132 #2251:(MEMsc___copy_2 read_fresh3_copy_2))) #2252:(or (not ts!570) (not #2250)) #2253:(or (not ts!570) ts!565) #2254:(or ts!571 #2255:(= #2256:(MEMsc___copy_2 PCci__copy_2) #1823)) #2257:(or (not ts!571) (not #2255)) #2258:(or (not ts!571) ts!565) #2259:(or ts!572 #2260:(= #1831 #2261:(MEMsc___copy_2 PC))) #2262:(or (not ts!572) (not #2260)) #2263:(or (not ts!572) ts!565) #2264:(or ts!566 ts!567 ts!568 ts!569 ts!570 ts!571 ts!572 (not ts!565)) #2265:(or ts!564 ts!565) #2266:(or (not ts!564) (not ts!565)) #2267:(or (not ts!563) ts!564) #2268:(or (not #1690) (not ts!564) ts!563) #2269:(or (not ts!563) ts!562) #2270:(or ts!574 #1690) #2271:(or (not ts!574) (not #1690)) #2272:(or (not ts!573) ts!574) #2273:(or ts!577 #2274:(= #2231 #1793)) #2275:(or (not ts!577) (not #2274)) #2276:(or (not ts!577) ts!576) #2277:(or ts!578 #2278:(= #1800 #2236)) #2279:(or (not ts!578) (not #2278)) #2280:(or (not ts!578) ts!576) #2281:(or ts!579 #2282:(= #2241 #1809)) #2283:(or (not ts!579) (not #2282)) #2284:(or (not ts!579) ts!576) #2285:(or ts!580 #2286:(= #1815 #2246)) #2287:(or (not ts!580) (not #2286)) #2288:(or (not ts!580) ts!576) #2289:(or ts!581 #2290:(= #1929 #2251)) #2291:(or (not ts!581) (not #2290)) #2292:(or (not ts!581) ts!576) #2293:(or ts!582 #2294:(= #2256 #1824)) #2295:(or (not ts!582) (not #2294)) #2296:(or (not ts!582) ts!576) #2297:(or ts!583 #2298:(= #2261 #1832)) #2299:(or (not ts!583) (not #2298)) #2300:(or (not ts!583) ts!576) #2301:(or ts!577 ts!578 ts!579 ts!580 ts!581 ts!582 ts!583 (not ts!576)) #2302:(or ts!575 ts!576) #2303:(or (not ts!575) (not ts!576)) #2304:(or (not ts!573) ts!575) #2305:(or (not ts!574) (not ts!575) ts!573) #2306:(or (not ts!573) ts!562) #2307:(or ts!563 ts!573 (not ts!562)) #2308:(or (not ts!299) ts!562) #2309:(or (not ts!299) #2310:(= itev_fresh38_copy_2 PCsc___copy_2)) #2311:(or ts!585 #2312:(= #2231 #2092)) #2313:(or (not ts!585) (not #2312)) #2314:(or (not ts!585) ts!584) #2315:(or ts!586 #2316:(= #2095 #2236)) #2317:(or (not ts!586) (not #2316)) #2318:(or (not ts!586) ts!584) #2319:(or ts!587 #2320:(= #2241 #2098)) #2321:(or (not ts!587) (not #2320)) #2322:(or (not ts!587) ts!584) #2323:(or ts!588 #2324:(= #2101 #2246)) #2325:(or (not ts!588) (not #2324)) #2326:(or (not ts!588) ts!584) #2327:(or ts!589 #2328:(= #2251 #2104)) #2329:(or (not ts!589) (not #2328)) #2330:(or (not ts!589) ts!584) #2331:(or ts!590 #2332:(= #2256 #2107)) #2333:(or (not ts!590) (not #2332)) #2334:(or (not ts!590) ts!584) #2335:(or ts!591 #2336:(= #2110 #2261)) #2337:(or (not ts!591) (not #2336)) #2338:(or (not ts!591) ts!584) #2339:(or (not #2340:(= PCci___copy_2 PCsc___copy_2)) ts!593) #2341:(or ts!596 #2342:(= #2343:(incr PCsc___copy_2) PCci___copy_2)) #2344:(or (not ts!596) (not #2342)) #2345:(or (not ts!596) ts!595) #2346:(or ts!597 take_branch_reg) #2347:(or (not ts!597) (not take_branch_reg)) #2348:(or (not ts!597) ts!595) #2349:(or ts!596 ts!597 (not ts!595)) #2350:(or ts!594 ts!595) #2351:(or (not ts!594) (not ts!595)) #2352:(or (not ts!594) ts!593) #2353:(or #2340 ts!594 (not ts!593)) #2354:(or ts!592 ts!593) #2355:(or (not ts!592) (not ts!593)) #2356:(or (not ts!592) ts!584) #2357:(or ts!585 ts!586 ts!587 ts!588 ts!589 ts!590 ts!591 ts!592 (not ts!584)) #2358:(or (not ts!299) ts!584) #2359:(or (not ts!300) (not ts!304) (not ts!308) (not ts!312) (not ts!316) (not ts!320) (not ts!332) (not ts!336) (not ts!340) (not ts!344) (not ts!348) (not ts!352) (not ts!356) (not ts!360) (not ts!372) (not ts!376) (not ts!380) (not ts!384) (not ts!388) (not ts!392) (not ts!396) (not ts!400) (not ts!412) (not ts!416) (not ts!420) (not #1616) (not ts!424) (not #1630) (not ts!428) (not #1644) (not ts!432) (not #1658) (not ts!436) (not #1672) (not ts!440) (not #1686) (not #513) (not ts!444) (not ts!448) (not ts!452) (not ts!453) (not ts!454) (not ts!455) (not ts!456) (not ts!457) (not ts!458) (not ts!459) (not ts!460) (not ts!461) (not ts!462) (not ts!463) (not #1787) (not ts!464) (not ts!465) (not ts!466) (not ts!467) (not ts!468) (not ts!469) (not #663) (not #665) (not ts!470) (not ts!471) (not ts!472) (not ts!473) (not ts!474) (not ts!475) (not #1879) (not #1882) (not ts!476) (not ts!477) (not ts!478) (not ts!479) (not ts!480) (not ts!481) (not #1921) (not #1928) (not #1931) (not ts!482) (not ts!504) (not #2089) (not #2091) (not #2094) (not #2097) (not #2100) (not #2103) (not #2106) (not #2109) (not #2112) (not ts!526) (not #2189) (not ts!548) (not #2225) (not #2227) (not ts!562) (not #2310) (not ts!584) ts!299) #2360:(or ts!299)))))
(set .c3 (input :conclusion (#2361:(and #2362:(or (not ts!600) take_branch_reg) #2363:(or (not ts!600) #4) #2364:(or (not take_branch_reg) (not #4) ts!600) #2365:(or (not ts!600) ts!599) #2366:(or ts!602 take_branch_reg) #2367:(or (not ts!602) (not take_branch_reg)) #2368:(or (not ts!601) ts!602) #2369:(or (not ts!601) #11) #2370:(or (not ts!602) (not #11) ts!601) #2371:(or (not ts!601) ts!599) #2372:(or ts!600 ts!601 (not ts!599)) #2373:(or (not ts!598) ts!599) #2374:(or (not ts!604) take_branch_reg) #2375:(or (not ts!604) #18) #2376:(or (not take_branch_reg) (not #18) ts!604) #2377:(or (not ts!604) ts!603) #2378:(or ts!606 take_branch_reg) #2379:(or (not ts!606) (not take_branch_reg)) #2380:(or (not ts!605) ts!606) #2381:(or (not ts!605) #25) #2382:(or (not ts!606) (not #25) ts!605) #2383:(or (not ts!605) ts!603) #2384:(or ts!604 ts!605 (not ts!603)) #2385:(or (not ts!598) ts!603) #2386:(or (not ts!608) #2387:(= ZERO PCci__copy_3)) #2388:(or (not ts!608) #2389:(= itev_fresh3_copy_3 ZERO)) #2390:(or (not #2387) (not #2389) ts!608) #2391:(or (not ts!608) ts!607) #2392:(or ts!610 #2387) #2393:(or (not ts!610) (not #2387)) #2394:(or (not ts!609) ts!610) #2395:(or (not ts!609) #2396:(= itev_fresh3_copy_3 #2397:(MEMci__copy_3 PCci__copy_3))) #2398:(or (not ts!610) (not #2396) ts!609) #2399:(or (not ts!609) ts!607) #2400:(or ts!608 ts!609 (not ts!607)) #2401:(or (not ts!598) ts!607) #2402:(or (not ts!612) #2387) #2403:(or (not ts!612) #2404:(= ZERO itev_fresh4_copy_3)) #2405:(or (not #2387) (not #2404) ts!612) #2406:(or (not ts!612) ts!611) #2407:(or ts!614 #2387) #2408:(or (not ts!614) (not #2387)) #2409:(or (not ts!613) ts!614) #2410:(or (not ts!613) #2411:(= itev_fresh4_copy_3 #2397)) #2412:(or (not ts!614) (not #2411) ts!613) #2413:(or (not ts!613) ts!611) #2414:(or ts!612 ts!613 (not ts!611)) #2415:(or (not ts!598) ts!611) #2416:(or (not ts!616) #2387) #2417:(or (not ts!616) #2418:(= ZERO itev_fresh5_copy_3)) #2419:(or (not #2387) (not #2418) ts!616) #2420:(or (not ts!616) ts!615) #2421:(or ts!618 #2387) #2422:(or (not ts!618) (not #2387)) #2423:(or (not ts!617) ts!618) #2424:(or (not ts!617) #2425:(= itev_fresh5_copy_3 #2397)) #2426:(or (not ts!618) (not #2425) ts!617) #2427:(or (not ts!617) ts!615) #2428:(or ts!616 ts!617 (not ts!615)) #2429:(or (not ts!598) ts!615) #2430:(or (not ts!623) #2431:(is-BEQZ #2432:(inst-of itev_fresh4_copy_3))) #2433:(or ts!623 (not #2431)) #2434:(or ts!622 ts!623) #2435:(or (not ts!622) (not ts!623)) #2436:(or (not ts!622) ts!621) #2437:(or ts!624 #2438:(= ZERO #2439:(op-a-of itev_fresh5_copy_3))) #2440:(or (not ts!624) (not #2438)) #2441:(or (not ts!624) ts!621) #2442:(or ts!622 ts!624 (not ts!621)) #2443:(or (not ts!620) ts!621) #2444:(or (not ts!620) #2445:(= #2446:(addr-of itev_fresh3_copy_3) itev_fresh2_copy_3)) #2447:(or (not ts!621) (not #2445) ts!620) #2448:(or (not ts!620) ts!619) #2449:(or (not ts!629) #2431) #2450:(or ts!629 (not #2431)) #2451:(or ts!628 ts!629) #2452:(or (not ts!628) (not ts!629)) #2453:(or (not ts!628) ts!627) #2454:(or ts!630 #2438) #2455:(or (not ts!630) (not #2438)) #2456:(or (not ts!630) ts!627) #2457:(or ts!628 ts!630 (not ts!627)) #2458:(or ts!626 ts!627) #2459:(or (not ts!626) (not ts!627)) #2460:(or (not ts!625) ts!626) #2461:(or (not ts!625) #2462:(= ZERO itev_fresh2_copy_3)) #2463:(or (not ts!626) (not #2462) ts!625) #2464:(or (not ts!625) ts!619) #2465:(or ts!620 ts!625 (not ts!619)) #2466:(or (not ts!598) ts!619) #2467:(or (not ts!632) #2387) #2468:(or (not ts!632) #2469:(= ZERO itev_fresh6_copy_3)) #2470:(or (not #2387) (not #2469) ts!632) #2471:(or (not ts!632) ts!631) #2472:(or ts!634 #2387) #2473:(or (not ts!634) (not #2387)) #2474:(or (not ts!633) ts!634) #2475:(or (not ts!633) #2476:(= itev_fresh6_copy_3 #2397)) #2477:(or (not ts!634) (not #2476) ts!633) #2478:(or (not ts!633) ts!631) #2479:(or ts!632 ts!633 (not ts!631)) #2480:(or (not ts!598) ts!631) #2481:(or (not ts!636) #2387) #2482:(or (not ts!636) #2483:(= ZERO itev_fresh7_copy_3)) #2484:(or (not #2387) (not #2483) ts!636) #2485:(or (not ts!636) ts!635) #2486:(or ts!638 #2387) #2487:(or (not ts!638) (not #2387)) #2488:(or (not ts!637) ts!638) #2489:(or (not ts!637) #2490:(= itev_fresh7_copy_3 #2397)) #2491:(or (not ts!638) (not #2490) ts!637) #2492:(or (not ts!637) ts!635) #2493:(or ts!636 ts!637 (not ts!635)) #2494:(or (not ts!598) ts!635) #2495:(or (not ts!640) #2387) #2496:(or (not ts!640) #2497:(= ZERO itev_fresh8_copy_3)) #2498:(or (not #2387) (not #2497) ts!640) #2499:(or (not ts!640) ts!639) #2500:(or ts!642 #2387) #2501:(or (not ts!642) (not #2387)) #2502:(or (not ts!641) ts!642) #2503:(or (not ts!641) #2504:(= itev_fresh8_copy_3 #2397)) #2505:(or (not ts!642) (not #2504) ts!641) #2506:(or (not ts!641) ts!639) #2507:(or ts!640 ts!641 (not ts!639)) #2508:(or (not ts!598) ts!639) #2509:(or (not ts!644) take_branch_regsc__copy_3) #2510:(or (not ts!644) #2511:(= ZERO itev_fresh9_copy_3)) #2512:(or (not take_branch_regsc__copy_3) (not #2511) ts!644) #2513:(or (not ts!644) ts!643) #2514:(or ts!646 take_branch_regsc__copy_3) #2515:(or (not ts!646) (not take_branch_regsc__copy_3)) #2516:(or (not ts!645) ts!646) #2517:(or (not ts!645) #2518:(= addr_regsc__copy_3 itev_fresh9_copy_3)) #2519:(or (not ts!646) (not #2518) ts!645) #2520:(or (not ts!645) ts!643) #2521:(or ts!644 ts!645 (not ts!643)) #2522:(or (not ts!598) ts!643) #2523:(or (not ts!648) #2387) #2524:(or (not ts!648) #2525:(= ZERO itev_fresh11_copy_3)) #2526:(or (not #2387) (not #2525) ts!648) #2527:(or (not ts!648) ts!647) #2528:(or ts!650 #2387) #2529:(or (not ts!650) (not #2387)) #2530:(or (not ts!649) ts!650) #2531:(or (not ts!649) #2532:(= itev_fresh11_copy_3 #2397)) #2533:(or (not ts!650) (not #2532) ts!649) #2534:(or (not ts!649) ts!647) #2535:(or ts!648 ts!649 (not ts!647)) #2536:(or (not ts!598) ts!647) #2537:(or (not ts!652) #2387) #2538:(or (not ts!652) #2539:(= ZERO itev_fresh12_copy_3)) #2540:(or (not #2387) (not #2539) ts!652) #2541:(or (not ts!652) ts!651) #2542:(or ts!654 #2387) #2543:(or (not ts!654) (not #2387)) #2544:(or (not ts!653) ts!654) #2545:(or (not ts!653) #2546:(= itev_fresh12_copy_3 #2397)) #2547:(or (not ts!654) (not #2546) ts!653) #2548:(or (not ts!653) ts!651) #2549:(or ts!652 ts!653 (not ts!651)) #2550:(or (not ts!598) ts!651) #2551:(or (not ts!656) #2387) #2552:(or (not ts!656) #2553:(= ZERO itev_fresh13_copy_3)) #2554:(or (not #2387) (not #2553) ts!656) #2555:(or (not ts!656) ts!655) #2556:(or ts!658 #2387) #2557:(or (not ts!658) (not #2387)) #2558:(or (not ts!657) ts!658) #2559:(or (not ts!657) #2560:(= itev_fresh13_copy_3 #2397)) #2561:(or (not ts!658) (not #2560) ts!657) #2562:(or (not ts!657) ts!655) #2563:(or ts!656 ts!657 (not ts!655)) #2564:(or (not ts!598) ts!655) #2565:(or (not ts!663) #2566:(is-BEQZ #2567:(inst-of itev_fresh12_copy_3))) #2568:(or ts!663 (not #2566)) #2569:(or ts!662 ts!663) #2570:(or (not ts!662) (not ts!663)) #2571:(or (not ts!662) ts!661) #2572:(or ts!664 #2573:(= ZERO #2574:(op-a-of itev_fresh13_copy_3))) #2575:(or (not ts!664) (not #2573)) #2576:(or (not ts!664) ts!661) #2577:(or ts!662 ts!664 (not ts!661)) #2578:(or (not ts!660) ts!661) #2579:(or (not ts!660) #2580:(= itev_fresh10_copy_3 #2581:(addr-of itev_fresh11_copy_3))) #2582:(or (not ts!661) (not #2580) ts!660) #2583:(or (not ts!660) ts!659) #2584:(or (not ts!669) #2566) #2585:(or ts!669 (not #2566)) #2586:(or ts!668 ts!669) #2587:(or (not ts!668) (not ts!669)) #2588:(or (not ts!668) ts!667) #2589:(or ts!670 #2573) #2590:(or (not ts!670) (not #2573)) #2591:(or (not ts!670) ts!667) #2592:(or ts!668 ts!670 (not ts!667)) #2593:(or ts!666 ts!667) #2594:(or (not ts!666) (not ts!667)) #2595:(or (not ts!665) ts!666) #2596:(or (not ts!665) #2597:(= ZERO itev_fresh10_copy_3)) #2598:(or (not ts!666) (not #2597) ts!665) #2599:(or (not ts!665) ts!659) #2600:(or ts!660 ts!665 (not ts!659)) #2601:(or (not ts!598) ts!659) #2602:(or (not ts!672) take_branch_reg) #2603:(or (not ts!672) #248) #2604:(or (not take_branch_reg) (not #248) ts!672) #2605:(or (not ts!672) ts!671) #2606:(or ts!674 take_branch_reg) #2607:(or (not ts!674) (not take_branch_reg)) #2608:(or (not ts!673) ts!674) #2609:(or (not ts!673) #255) #2610:(or (not ts!674) (not #255) ts!673) #2611:(or (not ts!673) ts!671) #2612:(or ts!672 ts!673 (not ts!671)) #2613:(or (not ts!598) ts!671) #2614:(or (not ts!676) take_branch_reg) #2615:(or (not ts!676) #262) #2616:(or (not take_branch_reg) (not #262) ts!676) #2617:(or (not ts!676) ts!675) #2618:(or ts!678 take_branch_reg) #2619:(or (not ts!678) (not take_branch_reg)) #2620:(or (not ts!677) ts!678) #2621:(or (not ts!677) #269) #2622:(or (not ts!678) (not #269) ts!677) #2623:(or (not ts!677) ts!675) #2624:(or ts!676 ts!677 (not ts!675)) #2625:(or (not ts!598) ts!675) #2626:(or (not ts!680) #2387) #2627:(or (not ts!680) #2628:(= ZERO itev_fresh17_copy_3)) #2629:(or (not #2387) (not #2628) ts!680) #2630:(or (not ts!680) ts!679) #2631:(or ts!682 #2387) #2632:(or (not ts!682) (not #2387)) #2633:(or (not ts!681) ts!682) #2634:(or (not ts!681) #2635:(= itev_fresh17_copy_3 #2397)) #2636:(or (not ts!682) (not #2635) ts!681) #2637:(or (not ts!681) ts!679) #2638:(or ts!680 ts!681 (not ts!679)) #2639:(or (not ts!598) ts!679) #2640:(or (not ts!684) #2387) #2641:(or (not ts!684) #2642:(= ZERO itev_fresh18_copy_3)) #2643:(or (not #2387) (not #2642) ts!684) #2644:(or (not ts!684) ts!683) #2645:(or ts!686 #2387) #2646:(or (not ts!686) (not #2387)) #2647:(or (not ts!685) ts!686) #2648:(or (not ts!685) #2649:(= itev_fresh18_copy_3 #2397)) #2650:(or (not ts!686) (not #2649) ts!685) #2651:(or (not ts!685) ts!683) #2652:(or ts!684 ts!685 (not ts!683)) #2653:(or (not ts!598) ts!683) #2654:(or (not ts!688) #2387) #2655:(or (not ts!688) #2656:(= ZERO itev_fresh19_copy_3)) #2657:(or (not #2387) (not #2656) ts!688) #2658:(or (not ts!688) ts!687) #2659:(or ts!690 #2387) #2660:(or (not ts!690) (not #2387)) #2661:(or (not ts!689) ts!690) #2662:(or (not ts!689) #2663:(= itev_fresh19_copy_3 #2397)) #2664:(or (not ts!690) (not #2663) ts!689) #2665:(or (not ts!689) ts!687) #2666:(or ts!688 ts!689 (not ts!687)) #2667:(or (not ts!598) ts!687) #2668:(or (not ts!692) #2387) #2669:(or (not ts!692) #2670:(= itev_fresh20_copy_3 ZERO)) #2671:(or (not #2387) (not #2670) ts!692) #2672:(or (not ts!692) ts!691) #2673:(or ts!694 #2387) #2674:(or (not ts!694) (not #2387)) #2675:(or (not ts!693) ts!694) #2676:(or (not ts!693) #2677:(= itev_fresh20_copy_3 #2397)) #2678:(or (not ts!694) (not #2677) ts!693) #2679:(or (not ts!693) ts!691) #2680:(or ts!692 ts!693 (not ts!691)) #2681:(or (not ts!598) ts!691) #2682:(or (not ts!696) #2387) #2683:(or (not ts!696) #2684:(= ZERO itev_fresh21_copy_3)) #2685:(or (not #2387) (not #2684) ts!696) #2686:(or (not ts!696) ts!695) #2687:(or ts!698 #2387) #2688:(or (not ts!698) (not #2387)) #2689:(or (not ts!697) ts!698) #2690:(or (not ts!697) #2691:(= itev_fresh21_copy_3 #2397)) #2692:(or (not ts!698) (not #2691) ts!697) #2693:(or (not ts!697) ts!695) #2694:(or ts!696 ts!697 (not ts!695)) #2695:(or (not ts!598) ts!695) #2696:(or (not ts!703) #2697:(is-BEQZ #2698:(inst-of itev_fresh20_copy_3))) #2699:(or ts!703 (not #2697)) #2700:(or ts!702 ts!703) #2701:(or (not ts!702) (not ts!703)) #2702:(or (not ts!702) ts!701) #2703:(or ts!704 #2704:(= ZERO #2705:(op-a-of itev_fresh21_copy_3))) #2706:(or (not ts!704) (not #2704)) #2707:(or (not ts!704) ts!701) #2708:(or ts!702 ts!704 (not ts!701)) #2709:(or (not ts!700) ts!701) #2710:(or (not ts!700) #2711:(= #2712:(incr PCci__copy_3) itev_fresh16_copy_3)) #2713:(or (not ts!701) (not #2711) ts!700) #2714:(or (not ts!700) ts!699) #2715:(or (not ts!709) #2697) #2716:(or ts!709 (not #2697)) #2717:(or ts!708 ts!709) #2718:(or (not ts!708) (not ts!709)) #2719:(or (not ts!708) ts!707) #2720:(or ts!710 #2704) #2721:(or (not ts!710) (not #2704)) #2722:(or (not ts!710) ts!707) #2723:(or ts!708 ts!710 (not ts!707)) #2724:(or ts!706 ts!707) #2725:(or (not ts!706) (not ts!707)) #2726:(or (not ts!705) ts!706) #2727:(or (not ts!705) #2728:(= itev_fresh16_copy_3 #2729:(ALU #2730:(inst-of itev_fresh17_copy_3) #2731:(op-a-of itev_fresh18_copy_3) #2732:(op-b-of itev_fresh19_copy_3)))) #2733:(or (not ts!706) (not #2728) ts!705) #2734:(or (not ts!705) ts!699) #2735:(or ts!700 ts!705 (not ts!699)) #2736:(or (not ts!598) ts!699) #2737:(or (not ts!712) take_branch_reg) #2738:(or (not ts!712) #387) #2739:(or (not take_branch_reg) (not #387) ts!712) #2740:(or (not ts!712) ts!711) #2741:(or ts!714 take_branch_reg) #2742:(or (not ts!714) (not take_branch_reg)) #2743:(or (not ts!713) ts!714) #2744:(or (not ts!713) #394) #2745:(or (not ts!714) (not #394) ts!713) #2746:(or (not ts!713) ts!711) #2747:(or ts!712 ts!713 (not ts!711)) #2748:(or (not ts!598) ts!711) #2749:(or (not ts!716) take_branch_reg) #2750:(or (not ts!716) #401) #2751:(or (not take_branch_reg) (not #401) ts!716) #2752:(or (not ts!716) ts!715) #2753:(or ts!718 take_branch_reg) #2754:(or (not ts!718) (not take_branch_reg)) #2755:(or (not ts!717) ts!718) #2756:(or (not ts!717) #408) #2757:(or (not ts!718) (not #408) ts!717) #2758:(or (not ts!717) ts!715) #2759:(or ts!716 ts!717 (not ts!715)) #2760:(or (not ts!598) ts!715) #2761:(or (not ts!720) #415) #2762:(or (not ts!720) #417) #2763:(or (not #415) (not #417) ts!720) #2764:(or (not ts!720) ts!719) #2765:(or ts!722 #415) #2766:(or (not ts!722) (not #415)) #2767:(or (not ts!721) ts!722) #2768:(or (not ts!721) #424) #2769:(or (not ts!722) (not #424) ts!721) #2770:(or (not ts!721) ts!719) #2771:(or ts!720 ts!721 (not ts!719)) #2772:(or (not ts!598) ts!719) #2773:(or (not ts!598) #431) #2774:(or (not ts!724) #415) #2775:(or (not ts!724) #434) #2776:(or (not #415) (not #434) ts!724) #2777:(or (not ts!724) ts!723) #2778:(or ts!726 #415) #2779:(or (not ts!726) (not #415)) #2780:(or (not ts!725) ts!726) #2781:(or (not ts!725) #441) #2782:(or (not ts!726) (not #441) ts!725) #2783:(or (not ts!725) ts!723) #2784:(or ts!724 ts!725 (not ts!723)) #2785:(or (not ts!598) ts!723) #2786:(or (not ts!598) #447) #2787:(or (not ts!728) #415) #2788:(or (not ts!728) #450) #2789:(or (not #415) (not #450) ts!728) #2790:(or (not ts!728) ts!727) #2791:(or ts!730 #415) #2792:(or (not ts!730) (not #415)) #2793:(or (not ts!729) ts!730) #2794:(or (not ts!729) #457) #2795:(or (not ts!730) (not #457) ts!729) #2796:(or (not ts!729) ts!727) #2797:(or ts!728 ts!729 (not ts!727)) #2798:(or (not ts!598) ts!727) #2799:(or (not ts!598) #463) #2800:(or (not ts!732) #415) #2801:(or (not ts!732) #466) #2802:(or (not #415) (not #466) ts!732) #2803:(or (not ts!732) ts!731) #2804:(or ts!734 #415) #2805:(or (not ts!734) (not #415)) #2806:(or (not ts!733) ts!734) #2807:(or (not ts!733) #473) #2808:(or (not ts!734) (not #473) ts!733) #2809:(or (not ts!733) ts!731) #2810:(or ts!732 ts!733 (not ts!731)) #2811:(or (not ts!598) ts!731) #2812:(or (not ts!598) #479) #2813:(or (not ts!736) #415) #2814:(or (not ts!736) #482) #2815:(or (not #415) (not #482) ts!736) #2816:(or (not ts!736) ts!735) #2817:(or ts!738 #415) #2818:(or (not ts!738) (not #415)) #2819:(or (not ts!737) ts!738) #2820:(or (not ts!737) #489) #2821:(or (not ts!738) (not #489) ts!737) #2822:(or (not ts!737) ts!735) #2823:(or ts!736 ts!737 (not ts!735)) #2824:(or (not ts!598) ts!735) #2825:(or (not ts!598) #495) #2826:(or (not ts!740) #415) #2827:(or (not ts!740) #498) #2828:(or (not #415) (not #498) ts!740) #2829:(or (not ts!740) ts!739) #2830:(or ts!742 #415) #2831:(or (not ts!742) (not #415)) #2832:(or (not ts!741) ts!742) #2833:(or (not ts!741) #505) #2834:(or (not ts!742) (not #505) ts!741) #2835:(or (not ts!741) ts!739) #2836:(or ts!740 ts!741 (not ts!739)) #2837:(or (not ts!598) ts!739) #2838:(or (not ts!598) #511) #2839:(or (not ts!598) #2840:(= ZERO itev_fresh34)) #2841:(or (not ts!744) take_branch_regsc__copy_3) #2842:(or (not ts!744) #2843:(= ZERO itev_fresh37_copy_3)) #2844:(or (not take_branch_regsc__copy_3) (not #2843) ts!744) #2845:(or (not ts!744) ts!743) #2846:(or ts!746 take_branch_regsc__copy_3) #2847:(or (not ts!746) (not take_branch_regsc__copy_3)) #2848:(or (not ts!745) ts!746) #2849:(or (not ts!745) #2850:(= addr_regsc__copy_3 itev_fresh37_copy_3)) #2851:(or (not ts!746) (not #2850) ts!745) #2852:(or (not ts!745) ts!743) #2853:(or ts!744 ts!745 (not ts!743)) #2854:(or (not ts!598) ts!743) #2855:(or (not ts!748) take_branch_regsc__copy_3) #2856:(or (not ts!748) #2857:(= itev_fresh38_copy_3 alu_regsc__copy_3)) #2858:(or (not take_branch_regsc__copy_3) (not #2857) ts!748) #2859:(or (not ts!748) ts!747) #2860:(or ts!750 take_branch_regsc__copy_3) #2861:(or (not ts!750) (not take_branch_regsc__copy_3)) #2862:(or (not ts!749) ts!750) #2863:(or (not ts!749) #2864:(= itev_fresh38_copy_3 PCsc__copy_3)) #2865:(or (not ts!750) (not #2864) ts!749) #2866:(or (not ts!749) ts!747) #2867:(or ts!748 ts!749 (not ts!747)) #2868:(or (not ts!598) ts!747) #2869:(or ts!751 #2870:(= read_fresh1 lambda_copy_3)) #2871:(or (not ts!751) (not #2870)) #2872:(or (not ts!598) ts!751) #2873:(or ts!752 #2874:(= read_fresh2 lambda_copy_3)) #2875:(or (not ts!752) (not #2874)) #2876:(or (not ts!598) ts!752) #2877:(or ts!753 #2878:(= read_copy_3 lambda_copy_3)) #2879:(or (not ts!753) (not #2878)) #2880:(or (not ts!598) ts!753) #2881:(or ts!754 #2882:(= read_fresh3_copy_3 lambda_copy_3)) #2883:(or (not ts!754) (not #2882)) #2884:(or (not ts!598) ts!754) #2885:(or ts!755 #2886:(= PCci__copy_3 lambda_copy_3)) #2887:(or (not ts!755) (not #2886)) #2888:(or (not ts!598) ts!755) #2889:(or ts!756 #2890:(= PC lambda_copy_3)) #2891:(or (not ts!756) (not #2890)) #2892:(or (not ts!598) ts!756) #2893:(or (not #2878) ts!757) #2894:(or (not #2895:(= #2896:(MEMci__copy_3 lambda_copy_3) #2897:(MEMci__store_copy_3 lambda_copy_3))) ts!757) #2898:(or #2878 #2895 (not ts!757)) #2899:(or (not ts!598) ts!757) #2900:(or (not #2901:(= read_copy_3 read_fresh1)) ts!758) #2902:(or (not #2903:(= #2904:(MEMci__store_copy_3 read_fresh1) #2905:(MEMci__copy_3 read_fresh1))) ts!758) #2906:(or #2901 #2903 (not ts!758)) #2907:(or (not ts!598) ts!758) #2908:(or (not #2909:(= read_fresh2 read_copy_3)) ts!759) #2910:(or (not #2911:(= #2912:(MEMci__copy_3 read_fresh2) #2913:(MEMci__store_copy_3 read_fresh2))) ts!759) #2914:(or #2909 #2911 (not ts!759)) #2915:(or (not ts!598) ts!759) #2916:(or (not #2917:(= read_copy_3 read_fresh3_copy_3)) ts!760) #2918:(or (not #2919:(= #2920:(MEMci__copy_3 read_fresh3_copy_3) #2921:(MEMci__store_copy_3 read_fresh3_copy_3))) ts!760) #2922:(or #2917 #2919 (not ts!760)) #2923:(or (not ts!598) ts!760) #2924:(or (not #2925:(= PCci__copy_3 read_copy_3)) ts!761) #2926:(or (not #2927:(= #2928:(MEMci__store_copy_3 PCci__copy_3) #2397)) ts!761) #2929:(or #2925 #2927 (not ts!761)) #2930:(or (not ts!598) ts!761) #2931:(or (not #2932:(= PC read_copy_3)) ts!762) #2933:(or (not #2934:(= #2935:(MEMci__copy_3 PC) #2936:(MEMci__store_copy_3 PC))) ts!762) #2937:(or #2932 #2934 (not ts!762)) #2938:(or (not ts!598) ts!762) #2939:(or (not ts!598) #2940:(= #2941:(MEM_store_copy_3 read_fresh1) alu_reg)) #2942:(or (not #2882) ts!763) #2943:(or (not #2944:(= #2945:(MEMsc__store_copy_3 lambda_copy_3) #2946:(MEMsc__copy_3 lambda_copy_3))) ts!763) #2947:(or #2882 #2944 (not ts!763)) #2948:(or (not ts!598) ts!763) #2949:(or (not #2950:(= read_fresh1 read_fresh3_copy_3)) ts!764) #2951:(or (not #2952:(= #2953:(MEMsc__store_copy_3 read_fresh1) #2954:(MEMsc__copy_3 read_fresh1))) ts!764) #2955:(or #2950 #2952 (not ts!764)) #2956:(or (not ts!598) ts!764) #2957:(or (not #2958:(= read_fresh2 read_fresh3_copy_3)) ts!765) #2959:(or (not #2960:(= #2961:(MEMsc__copy_3 read_fresh2) #2962:(MEMsc__store_copy_3 read_fresh2))) ts!765) #2963:(or #2958 #2960 (not ts!765)) #2964:(or (not ts!598) ts!765) #2965:(or (not #2917) ts!766) #2966:(or (not #2967:(= #2968:(MEMsc__store_copy_3 read_copy_3) #2969:(MEMsc__copy_3 read_copy_3))) ts!766) #2970:(or #2917 #2967 (not ts!766)) #2971:(or (not ts!598) ts!766) #2972:(or (not #2973:(= PCci__copy_3 read_fresh3_copy_3)) ts!767) #2974:(or (not #2975:(= #2976:(MEMsc__store_copy_3 PCci__copy_3) #2977:(MEMsc__copy_3 PCci__copy_3))) ts!767) #2978:(or #2973 #2975 (not ts!767)) #2979:(or (not ts!598) ts!767) #2980:(or (not #2981:(= PC read_fresh3_copy_3)) ts!768) #2982:(or (not #2983:(= #2984:(MEMsc__store_copy_3 PC) #2985:(MEMsc__copy_3 PC))) ts!768) #2986:(or #2981 #2983 (not ts!768)) #2987:(or (not ts!598) ts!768) #2988:(or (not ts!598) #663) #2989:(or (not ts!598) #665) #2990:(or (not #2874) ts!769) #2991:(or (not #2992:(= #2993:(MEM_store_fresh1_copy_3 lambda_copy_3) #2994:(MEM lambda_copy_3))) ts!769) #2995:(or #2874 #2992 (not ts!769)) #2996:(or (not ts!598) ts!769) #2997:(or (not #674) ts!770) #2998:(or (not #2999:(= #677 #3000:(MEM_store_fresh1_copy_3 read_fresh1))) ts!770) #3001:(or #674 #2999 (not ts!770)) #3002:(or (not ts!598) ts!770) #3003:(or (not #2909) ts!771) #3004:(or (not #3005:(= #3006:(MEM read_copy_3) #3007:(MEM_store_fresh1_copy_3 read_copy_3))) ts!771) #3008:(or #2909 #3005 (not ts!771)) #3009:(or (not ts!598) ts!771) #3010:(or (not #2958) ts!772) #3011:(or (not #3012:(= #3013:(MEM read_fresh3_copy_3) #3014:(MEM_store_fresh1_copy_3 read_fresh3_copy_3))) ts!772) #3015:(or #2958 #3012 (not ts!772)) #3016:(or (not ts!598) ts!772) #3017:(or (not #3018:(= read_fresh2 PCci__copy_3)) ts!773) #3019:(or (not #3020:(= #3021:(MEM_store_fresh1_copy_3 PCci__copy_3) #3022:(MEM PCci__copy_3))) ts!773) #3023:(or #3018 #3020 (not ts!773)) #3024:(or (not ts!598) ts!773) #3025:(or (not #704) ts!774) #3026:(or (not #3027:(= #3028:(MEM_store_fresh1_copy_3 PC) #425)) ts!774) #3029:(or #704 #3027 (not ts!774)) #3030:(or (not ts!598) ts!774) #3031:(or (not ts!598) #3032:(= alu_reg #3033:(MEM_store_fresh1_copy_3 read_fresh2))) #3034:(or (not ts!598) #3035:(= read_copy_3 itev_fresh2_copy_3)) #3036:(or (not #2870) ts!775) #3037:(or (not #3038:(= #3039:(MEM_store_copy_3 lambda_copy_3) #2994)) ts!775) #3040:(or #2870 #3038 (not ts!775)) #3041:(or (not ts!598) ts!775) #3042:(or (not #674) ts!776) #3043:(or (not #3044:(= #3045:(MEM_store_copy_3 read_fresh2) #725)) ts!776) #3046:(or #674 #3044 (not ts!776)) #3047:(or (not ts!598) ts!776) #3048:(or (not #2901) ts!777) #3049:(or (not #3050:(= #3051:(MEM_store_copy_3 read_copy_3) #3006)) ts!777) #3052:(or #2901 #3050 (not ts!777)) #3053:(or (not ts!598) ts!777) #3054:(or (not #2950) ts!778) #3055:(or (not #3056:(= #3057:(MEM_store_copy_3 read_fresh3_copy_3) #3013)) ts!778) #3058:(or #2950 #3056 (not ts!778)) #3059:(or (not ts!598) ts!778) #3060:(or (not #3061:(= PCci__copy_3 read_fresh1)) ts!779) #3062:(or (not #3063:(= #3064:(MEM_store_copy_3 PCci__copy_3) #3022)) ts!779) #3065:(or #3061 #3063 (not ts!779)) #3066:(or (not ts!598) ts!779) #3067:(or (not #748) ts!780) #3068:(or (not #3069:(= #3070:(MEM_store_copy_3 PC) #425)) ts!780) #3071:(or #748 #3069 (not ts!780)) #3072:(or (not ts!598) ts!780) #3073:(or (not ts!598) #3074:(= #3075:(ALU #3076:(inst-of itev_fresh6_copy_3) #3077:(op-a-of itev_fresh7_copy_3) #3078:(op-b-of itev_fresh8_copy_3)) #3079:(MEMci__store_copy_3 read_copy_3))) #3080:(or (not ts!598) #3081:(= alu_regsc__copy_3 #3082:(MEMsc__store_copy_3 read_fresh3_copy_3))) #3083:(or (not ts!598) #3084:(= itev_fresh9_copy_3 read_fresh3_copy_3)) #3085:(or (not ts!782) #2597) #3086:(or ts!785 #3087:(= #2896 #3088:(array_itev_copy_3 lambda_copy_3))) #3089:(or (not ts!785) (not #3087)) #3090:(or (not ts!785) ts!784) #3091:(or ts!786 #3092:(= #3093:(array_itev_copy_3 read_fresh1) #2905)) #3094:(or (not ts!786) (not #3092)) #3095:(or (not ts!786) ts!784) #3096:(or ts!787 #3097:(= #3098:(array_itev_copy_3 read_fresh2) #2912)) #3099:(or (not ts!787) (not #3097)) #3100:(or (not ts!787) ts!784) #3101:(or ts!788 #3102:(= #3103:(MEMci__copy_3 read_copy_3) #3104:(array_itev_copy_3 read_copy_3))) #3105:(or (not ts!788) (not #3102)) #3106:(or (not ts!788) ts!784) #3107:(or ts!789 #3108:(= #2920 #3109:(array_itev_copy_3 read_fresh3_copy_3))) #3110:(or (not ts!789) (not #3108)) #3111:(or (not ts!789) ts!784) #3112:(or ts!790 #3113:(= #3114:(array_itev_copy_3 PCci__copy_3) #2397)) #3115:(or (not ts!790) (not #3113)) #3116:(or (not ts!790) ts!784) #3117:(or ts!791 #3118:(= #3119:(array_itev_copy_3 PC) #2935)) #3120:(or (not ts!791) (not #3118)) #3121:(or (not ts!791) ts!784) #3122:(or ts!785 ts!786 ts!787 ts!788 ts!789 ts!790 ts!791 (not ts!784)) #3123:(or ts!783 ts!784) #3124:(or (not ts!783) (not ts!784)) #3125:(or (not ts!782) ts!783) #3126:(or (not #2597) (not ts!783) ts!782) #3127:(or (not ts!782) ts!781) #3128:(or ts!793 #2597) #3129:(or (not ts!793) (not #2597)) #3130:(or (not ts!792) ts!793) #3131:(or ts!796 #3132:(= #2897 #3088)) #3133:(or (not ts!796) (not #3132)) #3134:(or (not ts!796) ts!795) #3135:(or ts!797 #3136:(= #3093 #2904)) #3137:(or (not ts!797) (not #3136)) #3138:(or (not ts!797) ts!795) #3139:(or ts!798 #3140:(= #3098 #2913)) #3141:(or (not ts!798) (not #3140)) #3142:(or (not ts!798) ts!795) #3143:(or ts!799 #3144:(= #3104 #3079)) #3145:(or (not ts!799) (not #3144)) #3146:(or (not ts!799) ts!795) #3147:(or ts!800 #3148:(= #3109 #2921)) #3149:(or (not ts!800) (not #3148)) #3150:(or (not ts!800) ts!795) #3151:(or ts!801 #3152:(= #2928 #3114)) #3153:(or (not ts!801) (not #3152)) #3154:(or (not ts!801) ts!795) #3155:(or ts!802 #3156:(= #3119 #2936)) #3157:(or (not ts!802) (not #3156)) #3158:(or (not ts!802) ts!795) #3159:(or ts!796 ts!797 ts!798 ts!799 ts!800 ts!801 ts!802 (not ts!795)) #3160:(or ts!794 ts!795) #3161:(or (not ts!794) (not ts!795)) #3162:(or (not ts!792) ts!794) #3163:(or (not ts!793) (not ts!794) ts!792) #3164:(or (not ts!792) ts!781) #3165:(or ts!782 ts!792 (not ts!781)) #3166:(or (not ts!598) ts!781) #3167:(or (not ts!804) #248) #3168:(or ts!807 #3169:(= #2896 #2994)) #3170:(or (not ts!807) (not #3169)) #3171:(or (not ts!807) ts!806) #3172:(or ts!808 #3173:(= #677 #2905)) #3174:(or (not ts!808) (not #3173)) #3175:(or (not ts!808) ts!806) #3176:(or ts!809 #3177:(= #2912 #725)) #3178:(or (not ts!809) (not #3177)) #3179:(or (not ts!809) ts!806) #3180:(or ts!810 #3181:(= #3103 #3006)) #3182:(or (not ts!810) (not #3181)) #3183:(or (not ts!810) ts!806) #3184:(or ts!811 #3185:(= #2920 #3013)) #3186:(or (not ts!811) (not #3185)) #3187:(or (not ts!811) ts!806) #3188:(or ts!812 #3189:(= #3022 #2397)) #3190:(or (not ts!812) (not #3189)) #3191:(or (not ts!812) ts!806) #3192:(or ts!813 #3193:(= #425 #2935)) #3194:(or (not ts!813) (not #3193)) #3195:(or (not ts!813) ts!806) #3196:(or ts!807 ts!808 ts!809 ts!810 ts!811 ts!812 ts!813 (not ts!806)) #3197:(or ts!805 ts!806) #3198:(or (not ts!805) (not ts!806)) #3199:(or (not ts!804) ts!805) #3200:(or (not #248) (not ts!805) ts!804) #3201:(or (not ts!804) ts!803) #3202:(or ts!815 #248) #3203:(or (not ts!815) (not #248)) #3204:(or (not ts!814) ts!815) #3205:(or ts!818 #3206:(= #2896 #3039)) #3207:(or (not ts!818) (not #3206)) #3208:(or (not ts!818) ts!817) #3209:(or ts!819 #3210:(= #2941 #2905)) #3211:(or (not ts!819) (not #3210)) #3212:(or (not ts!819) ts!817) #3213:(or ts!820 #3214:(= #2912 #3045)) #3215:(or (not ts!820) (not #3214)) #3216:(or (not ts!820) ts!817) #3217:(or ts!821 #3218:(= #3103 #3051)) #3219:(or (not ts!821) (not #3218)) #3220:(or (not ts!821) ts!817) #3221:(or ts!822 #3222:(= #3057 #2920)) #3223:(or (not ts!822) (not #3222)) #3224:(or (not ts!822) ts!817) #3225:(or ts!823 #3226:(= #3064 #2397)) #3227:(or (not ts!823) (not #3226)) #3228:(or (not ts!823) ts!817) #3229:(or ts!824 #3230:(= #3070 #2935)) #3231:(or (not ts!824) (not #3230)) #3232:(or (not ts!824) ts!817) #3233:(or ts!818 ts!819 ts!820 ts!821 ts!822 ts!823 ts!824 (not ts!817)) #3234:(or ts!816 ts!817) #3235:(or (not ts!816) (not ts!817)) #3236:(or (not ts!814) ts!816) #3237:(or (not ts!815) (not ts!816) ts!814) #3238:(or (not ts!814) ts!803) #3239:(or ts!804 ts!814 (not ts!803)) #3240:(or (not ts!598) ts!803) #3241:(or (not ts!598) #3242:(= PCci__copy_3 itev_fresh15)) #3243:(or (not ts!598) #3244:(= #2896 #3245:(MEMci___copy_3 lambda_copy_3))) #3246:(or (not ts!598) #3247:(= #3248:(MEMci___copy_3 read_fresh1) #2905)) #3249:(or (not ts!598) #3250:(= #2912 #3251:(MEMci___copy_3 read_fresh2))) #3252:(or (not ts!598) #3253:(= #3103 #3254:(MEMci___copy_3 read_copy_3))) #3255:(or (not ts!598) #3256:(= #2920 #3257:(MEMci___copy_3 read_fresh3_copy_3))) #3258:(or (not ts!598) #3259:(= #3260:(MEMci___copy_3 PCci__copy_3) #2397)) #3261:(or (not ts!598) #3262:(= #3263:(MEMci___copy_3 PC) #2935)) #3264:(or (not ts!598) #3265:(= PCci__copy_3 PCci___copy_3)) #3266:(or (not ts!826) #387) #3267:(or ts!829 #3268:(= #2994 #2946)) #3269:(or (not ts!829) (not #3268)) #3270:(or (not ts!829) ts!828) #3271:(or ts!830 #3272:(= #677 #2954)) #3273:(or (not ts!830) (not #3272)) #3274:(or (not ts!830) ts!828) #3275:(or ts!831 #3276:(= #2961 #725)) #3277:(or (not ts!831) (not #3276)) #3278:(or (not ts!831) ts!828) #3279:(or ts!832 #3280:(= #3006 #2969)) #3281:(or (not ts!832) (not #3280)) #3282:(or (not ts!832) ts!828) #3283:(or ts!833 #3284:(= #3285:(MEMsc__copy_3 read_fresh3_copy_3) #3013)) #3286:(or (not ts!833) (not #3284)) #3287:(or (not ts!833) ts!828) #3288:(or ts!834 #3289:(= #2977 #3022)) #3290:(or (not ts!834) (not #3289)) #3291:(or (not ts!834) ts!828) #3292:(or ts!835 #3293:(= #425 #2985)) #3294:(or (not ts!835) (not #3293)) #3295:(or (not ts!835) ts!828) #3296:(or ts!829 ts!830 ts!831 ts!832 ts!833 ts!834 ts!835 (not ts!828)) #3297:(or ts!827 ts!828) #3298:(or (not ts!827) (not ts!828)) #3299:(or (not ts!826) ts!827) #3300:(or (not #387) (not ts!827) ts!826) #3301:(or (not ts!826) ts!825) #3302:(or ts!837 #387) #3303:(or (not ts!837) (not #387)) #3304:(or (not ts!836) ts!837) #3305:(or ts!840 #3306:(= #2993 #2946)) #3307:(or (not ts!840) (not #3306)) #3308:(or (not ts!840) ts!839) #3309:(or ts!841 #3310:(= #3000 #2954)) #3311:(or (not ts!841) (not #3310)) #3312:(or (not ts!841) ts!839) #3313:(or ts!842 #3314:(= #2961 #3033)) #3315:(or (not ts!842) (not #3314)) #3316:(or (not ts!842) ts!839) #3317:(or ts!843 #3318:(= #3007 #2969)) #3319:(or (not ts!843) (not #3318)) #3320:(or (not ts!843) ts!839) #3321:(or ts!844 #3322:(= #3285 #3014)) #3323:(or (not ts!844) (not #3322)) #3324:(or (not ts!844) ts!839) #3325:(or ts!845 #3326:(= #2977 #3021)) #3327:(or (not ts!845) (not #3326)) #3328:(or (not ts!845) ts!839) #3329:(or ts!846 #3330:(= #3028 #2985)) #3331:(or (not ts!846) (not #3330)) #3332:(or (not ts!846) ts!839) #3333:(or ts!840 ts!841 ts!842 ts!843 ts!844 ts!845 ts!846 (not ts!839)) #3334:(or ts!838 ts!839) #3335:(or (not ts!838) (not ts!839)) #3336:(or (not ts!836) ts!838) #3337:(or (not ts!837) (not ts!838) ts!836) #3338:(or (not ts!836) ts!825) #3339:(or ts!826 ts!836 (not ts!825)) #3340:(or (not ts!598) ts!825) #3341:(or (not ts!598) #3342:(= itev_fresh23 PCsc__copy_3)) #3343:(or ts!850 take_branch_regsc__copy_3) #3344:(or (not ts!850) (not take_branch_regsc__copy_3)) #3345:(or (not ts!850) ts!849) #3346:(or (not ts!853) #1028) #3347:(or ts!853 (not #1028)) #3348:(or ts!852 ts!853) #3349:(or (not ts!852) (not ts!853)) #3350:(or (not ts!852) ts!851) #3351:(or ts!854 #1035) #3352:(or (not ts!854) (not #1035)) #3353:(or (not ts!854) ts!851) #3354:(or ts!852 ts!854 (not ts!851)) #3355:(or (not ts!851) ts!849) #3356:(or ts!850 ts!851 (not ts!849)) #3357:(or (not ts!848) ts!849) #3358:(or (not ts!859) #1028) #3359:(or ts!859 (not #1028)) #3360:(or ts!858 ts!859) #3361:(or (not ts!858) (not ts!859)) #3362:(or (not ts!858) ts!857) #3363:(or ts!860 #1035) #3364:(or (not ts!860) (not #1035)) #3365:(or (not ts!860) ts!857) #3366:(or ts!858 ts!860 (not ts!857)) #3367:(or ts!856 ts!857) #3368:(or (not ts!856) (not ts!857)) #3369:(or (not ts!856) ts!855) #3370:(or (not take_branch_regsc__copy_3) ts!855) #3371:(or ts!856 take_branch_regsc__copy_3 (not ts!855)) #3372:(or (not ts!848) ts!855) #3373:(or (not ts!849) (not ts!855) ts!848) #3374:(or ts!847 ts!848) #3375:(or (not ts!847) (not ts!848)) #3376:(or (not ts!598) ts!847) #3377:(or (not ts!598) #3378:(= alu_regsc__copy_3 #1064)) #3379:(or (not ts!598) #3380:(= itev_fresh34 addr_regsc__copy_3)) #3381:(or (not ts!862) #2843) #3382:(or ts!865 #3383:(= #3384:(MEMsc___copy_3 lambda_copy_3) #2946)) #3385:(or (not ts!865) (not #3383)) #3386:(or (not ts!865) ts!864) #3387:(or ts!866 #3388:(= #3389:(MEMsc___copy_3 read_fresh1) #2954)) #3390:(or (not ts!866) (not #3388)) #3391:(or (not ts!866) ts!864) #3392:(or ts!867 #3393:(= #2961 #3394:(MEMsc___copy_3 read_fresh2))) #3395:(or (not ts!867) (not #3393)) #3396:(or (not ts!867) ts!864) #3397:(or ts!868 #3398:(= #2969 #3399:(MEMsc___copy_3 read_copy_3))) #3400:(or (not ts!868) (not #3398)) #3401:(or (not ts!868) ts!864) #3402:(or ts!869 #3403:(= #3285 #3404:(MEMsc___copy_3 read_fresh3_copy_3))) #3405:(or (not ts!869) (not #3403)) #3406:(or (not ts!869) ts!864) #3407:(or ts!870 #3408:(= #2977 #3409:(MEMsc___copy_3 PCci__copy_3))) #3410:(or (not ts!870) (not #3408)) #3411:(or (not ts!870) ts!864) #3412:(or ts!871 #3413:(= #2985 #3414:(MEMsc___copy_3 PC))) #3415:(or (not ts!871) (not #3413)) #3416:(or (not ts!871) ts!864) #3417:(or ts!865 ts!866 ts!867 ts!868 ts!869 ts!870 ts!871 (not ts!864)) #3418:(or ts!863 ts!864) #3419:(or (not ts!863) (not ts!864)) #3420:(or (not ts!862) ts!863) #3421:(or (not #2843) (not ts!863) ts!862) #3422:(or (not ts!862) ts!861) #3423:(or ts!873 #2843) #3424:(or (not ts!873) (not #2843)) #3425:(or (not ts!872) ts!873) #3426:(or ts!876 #3427:(= #2945 #3384)) #3428:(or (not ts!876) (not #3427)) #3429:(or (not ts!876) ts!875) #3430:(or ts!877 #3431:(= #2953 #3389)) #3432:(or (not ts!877) (not #3431)) #3433:(or (not ts!877) ts!875) #3434:(or ts!878 #3435:(= #2962 #3394)) #3436:(or (not ts!878) (not #3435)) #3437:(or (not ts!878) ts!875) #3438:(or ts!879 #3439:(= #2968 #3399)) #3440:(or (not ts!879) (not #3439)) #3441:(or (not ts!879) ts!875) #3442:(or ts!880 #3443:(= #3082 #3404)) #3444:(or (not ts!880) (not #3443)) #3445:(or (not ts!880) ts!875) #3446:(or ts!881 #3447:(= #2976 #3409)) #3448:(or (not ts!881) (not #3447)) #3449:(or (not ts!881) ts!875) #3450:(or ts!882 #3451:(= #2984 #3414)) #3452:(or (not ts!882) (not #3451)) #3453:(or (not ts!882) ts!875) #3454:(or ts!876 ts!877 ts!878 ts!879 ts!880 ts!881 ts!882 (not ts!875)) #3455:(or ts!874 ts!875) #3456:(or (not ts!874) (not ts!875)) #3457:(or (not ts!872) ts!874) #3458:(or (not ts!873) (not ts!874) ts!872) #3459:(or (not ts!872) ts!861) #3460:(or ts!862 ts!872 (not ts!861)) #3461:(or (not ts!598) ts!861) #3462:(or (not ts!598) #3463:(= PCsc__copy_3 PCsc___copy_3)) #3464:(or ts!884 #3465:(= #3384 #3245)) #3466:(or (not ts!884) (not #3465)) #3467:(or (not ts!884) ts!883) #3468:(or ts!885 #3469:(= #3389 #3248)) #3470:(or (not ts!885) (not #3469)) #3471:(or (not ts!885) ts!883) #3472:(or ts!886 #3473:(= #3251 #3394)) #3474:(or (not ts!886) (not #3473)) #3475:(or (not ts!886) ts!883) #3476:(or ts!887 #3477:(= #3254 #3399)) #3478:(or (not ts!887) (not #3477)) #3479:(or (not ts!887) ts!883) #3480:(or ts!888 #3481:(= #3257 #3404)) #3482:(or (not ts!888) (not #3481)) #3483:(or (not ts!888) ts!883) #3484:(or ts!889 #3485:(= #3260 #3409)) #3486:(or (not ts!889) (not #3485)) #3487:(or (not ts!889) ts!883) #3488:(or ts!890 #3489:(= #3263 #3414)) #3490:(or (not ts!890) (not #3489)) #3491:(or (not ts!890) ts!883) #3492:(or (not #3493:(= PCsc___copy_3 PCci___copy_3)) ts!892) #3494:(or ts!895 #3495:(= #3496:(incr PCsc___copy_3) PCci___copy_3)) #3497:(or (not ts!895) (not #3495)) #3498:(or (not ts!895) ts!894) #3499:(or ts!896 take_branch_reg) #3500:(or (not ts!896) (not take_branch_reg)) #3501:(or (not ts!896) ts!894) #3502:(or ts!895 ts!896 (not ts!894)) #3503:(or ts!893 ts!894) #3504:(or (not ts!893) (not ts!894)) #3505:(or (not ts!893) ts!892) #3506:(or #3493 ts!893 (not ts!892)) #3507:(or ts!891 ts!892) #3508:(or (not ts!891) (not ts!892)) #3509:(or (not ts!891) ts!883) #3510:(or ts!884 ts!885 ts!886 ts!887 ts!888 ts!889 ts!890 ts!891 (not ts!883)) #3511:(or (not ts!598) ts!883) #3512:(or (not ts!599) (not ts!603) (not ts!607) (not ts!611) (not ts!615) (not ts!619) (not ts!631) (not ts!635) (not ts!639) (not ts!643) (not ts!647) (not ts!651) (not ts!655) (not ts!659) (not ts!671) (not ts!675) (not ts!679) (not ts!683) (not ts!687) (not ts!691) (not ts!695) (not ts!699) (not ts!711) (not ts!715) (not ts!719) (not #431) (not ts!723) (not #447) (not ts!727) (not #463) (not ts!731) (not #479) (not ts!735) (not #495) (not ts!739) (not #511) (not #2840) (not ts!743) (not ts!747) (not ts!751) (not ts!752) (not ts!753) (not ts!754) (not ts!755) (not ts!756) (not ts!757) (not ts!758) (not ts!759) (not ts!760) (not ts!761) (not ts!762) (not #2940) (not ts!763) (not ts!764) (not ts!765) (not ts!766) (not ts!767) (not ts!768) (not #663) (not #665) (not ts!769) (not ts!770) (not ts!771) (not ts!772) (not ts!773) (not ts!774) (not #3032) (not #3035) (not ts!775) (not ts!776) (not ts!777) (not ts!778) (not ts!779) (not ts!780) (not #3074) (not #3081) (not #3084) (not ts!781) (not ts!803) (not #3242) (not #3244) (not #3247) (not #3250) (not #3253) (not #3256) (not #3259) (not #3262) (not #3265) (not ts!825) (not #3342) (not ts!847) (not #3378) (not #3380) (not ts!861) (not #3463) (not ts!883) ts!598) #3513:(or ts!598)))))
(set .c4 (input :conclusion (#3514:(and #3515:(or (not ts!899) take_branch_reg) #3516:(or (not ts!899) #4) #3517:(or (not take_branch_reg) (not #4) ts!899) #3518:(or (not ts!899) ts!898) #3519:(or ts!901 take_branch_reg) #3520:(or (not ts!901) (not take_branch_reg)) #3521:(or (not ts!900) ts!901) #3522:(or (not ts!900) #11) #3523:(or (not ts!901) (not #11) ts!900) #3524:(or (not ts!900) ts!898) #3525:(or ts!899 ts!900 (not ts!898)) #3526:(or (not ts!897) ts!898) #3527:(or (not ts!903) take_branch_reg) #3528:(or (not ts!903) #18) #3529:(or (not take_branch_reg) (not #18) ts!903) #3530:(or (not ts!903) ts!902) #3531:(or ts!905 take_branch_reg) #3532:(or (not ts!905) (not take_branch_reg)) #3533:(or (not ts!904) ts!905) #3534:(or (not ts!904) #25) #3535:(or (not ts!905) (not #25) ts!904) #3536:(or (not ts!904) ts!902) #3537:(or ts!903 ts!904 (not ts!902)) #3538:(or (not ts!897) ts!902) #3539:(or (not ts!907) #3540:(= ZERO PCci__copy_4)) #3541:(or (not ts!907) #3542:(= ZERO itev_fresh3_copy_4)) #3543:(or (not #3540) (not #3542) ts!907) #3544:(or (not ts!907) ts!906) #3545:(or ts!909 #3540) #3546:(or (not ts!909) (not #3540)) #3547:(or (not ts!908) ts!909) #3548:(or (not ts!908) #3549:(= #3550:(MEMci__copy_4 PCci__copy_4) itev_fresh3_copy_4)) #3551:(or (not ts!909) (not #3549) ts!908) #3552:(or (not ts!908) ts!906) #3553:(or ts!907 ts!908 (not ts!906)) #3554:(or (not ts!897) ts!906) #3555:(or (not ts!911) #3540) #3556:(or (not ts!911) #3557:(= ZERO itev_fresh4_copy_4)) #3558:(or (not #3540) (not #3557) ts!911) #3559:(or (not ts!911) ts!910) #3560:(or ts!913 #3540) #3561:(or (not ts!913) (not #3540)) #3562:(or (not ts!912) ts!913) #3563:(or (not ts!912) #3564:(= #3550 itev_fresh4_copy_4)) #3565:(or (not ts!913) (not #3564) ts!912) #3566:(or (not ts!912) ts!910) #3567:(or ts!911 ts!912 (not ts!910)) #3568:(or (not ts!897) ts!910) #3569:(or (not ts!915) #3540) #3570:(or (not ts!915) #3571:(= ZERO itev_fresh5_copy_4)) #3572:(or (not #3540) (not #3571) ts!915) #3573:(or (not ts!915) ts!914) #3574:(or ts!917 #3540) #3575:(or (not ts!917) (not #3540)) #3576:(or (not ts!916) ts!917) #3577:(or (not ts!916) #3578:(= #3550 itev_fresh5_copy_4)) #3579:(or (not ts!917) (not #3578) ts!916) #3580:(or (not ts!916) ts!914) #3581:(or ts!915 ts!916 (not ts!914)) #3582:(or (not ts!897) ts!914) #3583:(or (not ts!922) #3584:(is-BEQZ #3585:(inst-of itev_fresh4_copy_4))) #3586:(or ts!922 (not #3584)) #3587:(or ts!921 ts!922) #3588:(or (not ts!921) (not ts!922)) #3589:(or (not ts!921) ts!920) #3590:(or ts!923 #3591:(= ZERO #3592:(op-a-of itev_fresh5_copy_4))) #3593:(or (not ts!923) (not #3591)) #3594:(or (not ts!923) ts!920) #3595:(or ts!921 ts!923 (not ts!920)) #3596:(or (not ts!919) ts!920) #3597:(or (not ts!919) #3598:(= itev_fresh2_copy_4 #3599:(addr-of itev_fresh3_copy_4))) #3600:(or (not ts!920) (not #3598) ts!919) #3601:(or (not ts!919) ts!918) #3602:(or (not ts!928) #3584) #3603:(or ts!928 (not #3584)) #3604:(or ts!927 ts!928) #3605:(or (not ts!927) (not ts!928)) #3606:(or (not ts!927) ts!926) #3607:(or ts!929 #3591) #3608:(or (not ts!929) (not #3591)) #3609:(or (not ts!929) ts!926) #3610:(or ts!927 ts!929 (not ts!926)) #3611:(or ts!925 ts!926) #3612:(or (not ts!925) (not ts!926)) #3613:(or (not ts!924) ts!925) #3614:(or (not ts!924) #3615:(= ZERO itev_fresh2_copy_4)) #3616:(or (not ts!925) (not #3615) ts!924) #3617:(or (not ts!924) ts!918) #3618:(or ts!919 ts!924 (not ts!918)) #3619:(or (not ts!897) ts!918) #3620:(or (not ts!931) #3540) #3621:(or (not ts!931) #3622:(= ZERO itev_fresh6_copy_4)) #3623:(or (not #3540) (not #3622) ts!931) #3624:(or (not ts!931) ts!930) #3625:(or ts!933 #3540) #3626:(or (not ts!933) (not #3540)) #3627:(or (not ts!932) ts!933) #3628:(or (not ts!932) #3629:(= #3550 itev_fresh6_copy_4)) #3630:(or (not ts!933) (not #3629) ts!932) #3631:(or (not ts!932) ts!930) #3632:(or ts!931 ts!932 (not ts!930)) #3633:(or (not ts!897) ts!930) #3634:(or (not ts!935) #3540) #3635:(or (not ts!935) #3636:(= ZERO itev_fresh7_copy_4)) #3637:(or (not #3540) (not #3636) ts!935) #3638:(or (not ts!935) ts!934) #3639:(or ts!937 #3540) #3640:(or (not ts!937) (not #3540)) #3641:(or (not ts!936) ts!937) #3642:(or (not ts!936) #3643:(= itev_fresh7_copy_4 #3550)) #3644:(or (not ts!937) (not #3643) ts!936) #3645:(or (not ts!936) ts!934) #3646:(or ts!935 ts!936 (not ts!934)) #3647:(or (not ts!897) ts!934) #3648:(or (not ts!939) #3540) #3649:(or (not ts!939) #3650:(= ZERO itev_fresh8_copy_4)) #3651:(or (not #3540) (not #3650) ts!939) #3652:(or (not ts!939) ts!938) #3653:(or ts!941 #3540) #3654:(or (not ts!941) (not #3540)) #3655:(or (not ts!940) ts!941) #3656:(or (not ts!940) #3657:(= #3550 itev_fresh8_copy_4)) #3658:(or (not ts!941) (not #3657) ts!940) #3659:(or (not ts!940) ts!938) #3660:(or ts!939 ts!940 (not ts!938)) #3661:(or (not ts!897) ts!938) #3662:(or (not ts!943) take_branch_regsc__copy_4) #3663:(or (not ts!943) #3664:(= ZERO itev_fresh9_copy_4)) #3665:(or (not take_branch_regsc__copy_4) (not #3664) ts!943) #3666:(or (not ts!943) ts!942) #3667:(or ts!945 take_branch_regsc__copy_4) #3668:(or (not ts!945) (not take_branch_regsc__copy_4)) #3669:(or (not ts!944) ts!945) #3670:(or (not ts!944) #3671:(= addr_regsc__copy_4 itev_fresh9_copy_4)) #3672:(or (not ts!945) (not #3671) ts!944) #3673:(or (not ts!944) ts!942) #3674:(or ts!943 ts!944 (not ts!942)) #3675:(or (not ts!897) ts!942) #3676:(or (not ts!947) #3540) #3677:(or (not ts!947) #3678:(= itev_fresh11_copy_4 ZERO)) #3679:(or (not #3540) (not #3678) ts!947) #3680:(or (not ts!947) ts!946) #3681:(or ts!949 #3540) #3682:(or (not ts!949) (not #3540)) #3683:(or (not ts!948) ts!949) #3684:(or (not ts!948) #3685:(= itev_fresh11_copy_4 #3550)) #3686:(or (not ts!949) (not #3685) ts!948) #3687:(or (not ts!948) ts!946) #3688:(or ts!947 ts!948 (not ts!946)) #3689:(or (not ts!897) ts!946) #3690:(or (not ts!951) #3540) #3691:(or (not ts!951) #3692:(= ZERO itev_fresh12_copy_4)) #3693:(or (not #3540) (not #3692) ts!951) #3694:(or (not ts!951) ts!950) #3695:(or ts!953 #3540) #3696:(or (not ts!953) (not #3540)) #3697:(or (not ts!952) ts!953) #3698:(or (not ts!952) #3699:(= #3550 itev_fresh12_copy_4)) #3700:(or (not ts!953) (not #3699) ts!952) #3701:(or (not ts!952) ts!950) #3702:(or ts!951 ts!952 (not ts!950)) #3703:(or (not ts!897) ts!950) #3704:(or (not ts!955) #3540) #3705:(or (not ts!955) #3706:(= ZERO itev_fresh13_copy_4)) #3707:(or (not #3540) (not #3706) ts!955) #3708:(or (not ts!955) ts!954) #3709:(or ts!957 #3540) #3710:(or (not ts!957) (not #3540)) #3711:(or (not ts!956) ts!957) #3712:(or (not ts!956) #3713:(= #3550 itev_fresh13_copy_4)) #3714:(or (not ts!957) (not #3713) ts!956) #3715:(or (not ts!956) ts!954) #3716:(or ts!955 ts!956 (not ts!954)) #3717:(or (not ts!897) ts!954) #3718:(or (not ts!962) #3719:(is-BEQZ #3720:(inst-of itev_fresh12_copy_4))) #3721:(or ts!962 (not #3719)) #3722:(or ts!961 ts!962) #3723:(or (not ts!961) (not ts!962)) #3724:(or (not ts!961) ts!960) #3725:(or ts!963 #3726:(= ZERO #3727:(op-a-of itev_fresh13_copy_4))) #3728:(or (not ts!963) (not #3726)) #3729:(or (not ts!963) ts!960) #3730:(or ts!961 ts!963 (not ts!960)) #3731:(or (not ts!959) ts!960) #3732:(or (not ts!959) #3733:(= #3734:(addr-of itev_fresh11_copy_4) itev_fresh10_copy_4)) #3735:(or (not ts!960) (not #3733) ts!959) #3736:(or (not ts!959) ts!958) #3737:(or (not ts!968) #3719) #3738:(or ts!968 (not #3719)) #3739:(or ts!967 ts!968) #3740:(or (not ts!967) (not ts!968)) #3741:(or (not ts!967) ts!966) #3742:(or ts!969 #3726) #3743:(or (not ts!969) (not #3726)) #3744:(or (not ts!969) ts!966) #3745:(or ts!967 ts!969 (not ts!966)) #3746:(or ts!965 ts!966) #3747:(or (not ts!965) (not ts!966)) #3748:(or (not ts!964) ts!965) #3749:(or (not ts!964) #3750:(= ZERO itev_fresh10_copy_4)) #3751:(or (not ts!965) (not #3750) ts!964) #3752:(or (not ts!964) ts!958) #3753:(or ts!959 ts!964 (not ts!958)) #3754:(or (not ts!897) ts!958) #3755:(or (not ts!971) take_branch_reg) #3756:(or (not ts!971) #248) #3757:(or (not take_branch_reg) (not #248) ts!971) #3758:(or (not ts!971) ts!970) #3759:(or ts!973 take_branch_reg) #3760:(or (not ts!973) (not take_branch_reg)) #3761:(or (not ts!972) ts!973) #3762:(or (not ts!972) #255) #3763:(or (not ts!973) (not #255) ts!972) #3764:(or (not ts!972) ts!970) #3765:(or ts!971 ts!972 (not ts!970)) #3766:(or (not ts!897) ts!970) #3767:(or (not ts!975) take_branch_reg) #3768:(or (not ts!975) #262) #3769:(or (not take_branch_reg) (not #262) ts!975) #3770:(or (not ts!975) ts!974) #3771:(or ts!977 take_branch_reg) #3772:(or (not ts!977) (not take_branch_reg)) #3773:(or (not ts!976) ts!977) #3774:(or (not ts!976) #269) #3775:(or (not ts!977) (not #269) ts!976) #3776:(or (not ts!976) ts!974) #3777:(or ts!975 ts!976 (not ts!974)) #3778:(or (not ts!897) ts!974) #3779:(or (not ts!979) #3540) #3780:(or (not ts!979) #3781:(= ZERO itev_fresh17_copy_4)) #3782:(or (not #3540) (not #3781) ts!979) #3783:(or (not ts!979) ts!978) #3784:(or ts!981 #3540) #3785:(or (not ts!981) (not #3540)) #3786:(or (not ts!980) ts!981) #3787:(or (not ts!980) #3788:(= #3550 itev_fresh17_copy_4)) #3789:(or (not ts!981) (not #3788) ts!980) #3790:(or (not ts!980) ts!978) #3791:(or ts!979 ts!980 (not ts!978)) #3792:(or (not ts!897) ts!978) #3793:(or (not ts!983) #3540) #3794:(or (not ts!983) #3795:(= ZERO itev_fresh18_copy_4)) #3796:(or (not #3540) (not #3795) ts!983) #3797:(or (not ts!983) ts!982) #3798:(or ts!985 #3540) #3799:(or (not ts!985) (not #3540)) #3800:(or (not ts!984) ts!985) #3801:(or (not ts!984) #3802:(= #3550 itev_fresh18_copy_4)) #3803:(or (not ts!985) (not #3802) ts!984) #3804:(or (not ts!984) ts!982) #3805:(or ts!983 ts!984 (not ts!982)) #3806:(or (not ts!897) ts!982) #3807:(or (not ts!987) #3540) #3808:(or (not ts!987) #3809:(= ZERO itev_fresh19_copy_4)) #3810:(or (not #3540) (not #3809) ts!987) #3811:(or (not ts!987) ts!986) #3812:(or ts!989 #3540) #3813:(or (not ts!989) (not #3540)) #3814:(or (not ts!988) ts!989) #3815:(or (not ts!988) #3816:(= #3550 itev_fresh19_copy_4)) #3817:(or (not ts!989) (not #3816) ts!988) #3818:(or (not ts!988) ts!986) #3819:(or ts!987 ts!988 (not ts!986)) #3820:(or (not ts!897) ts!986) #3821:(or (not ts!991) #3540) #3822:(or (not ts!991) #3823:(= ZERO itev_fresh20_copy_4)) #3824:(or (not #3540) (not #3823) ts!991) #3825:(or (not ts!991) ts!990) #3826:(or ts!993 #3540) #3827:(or (not ts!993) (not #3540)) #3828:(or (not ts!992) ts!993) #3829:(or (not ts!992) #3830:(= itev_fresh20_copy_4 #3550)) #3831:(or (not ts!993) (not #3830) ts!992) #3832:(or (not ts!992) ts!990) #3833:(or ts!991 ts!992 (not ts!990)) #3834:(or (not ts!897) ts!990) #3835:(or (not ts!995) #3540) #3836:(or (not ts!995) #3837:(= ZERO itev_fresh21_copy_4)) #3838:(or (not #3540) (not #3837) ts!995) #3839:(or (not ts!995) ts!994) #3840:(or ts!997 #3540) #3841:(or (not ts!997) (not #3540)) #3842:(or (not ts!996) ts!997) #3843:(or (not ts!996) #3844:(= itev_fresh21_copy_4 #3550)) #3845:(or (not ts!997) (not #3844) ts!996) #3846:(or (not ts!996) ts!994) #3847:(or ts!995 ts!996 (not ts!994)) #3848:(or (not ts!897) ts!994) #3849:(or (not ts!1002) #3850:(is-BEQZ #3851:(inst-of itev_fresh20_copy_4))) #3852:(or ts!1002 (not #3850)) #3853:(or ts!1001 ts!1002) #3854:(or (not ts!1001) (not ts!1002)) #3855:(or (not ts!1001) ts!1000) #3856:(or ts!1003 #3857:(= ZERO #3858:(op-a-of itev_fresh21_copy_4))) #3859:(or (not ts!1003) (not #3857)) #3860:(or (not ts!1003) ts!1000) #3861:(or ts!1001 ts!1003 (not ts!1000)) #3862:(or (not ts!999) ts!1000) #3863:(or (not ts!999) #3864:(= itev_fresh16_copy_4 #3865:(incr PCci__copy_4))) #3866:(or (not ts!1000) (not #3864) ts!999) #3867:(or (not ts!999) ts!998) #3868:(or (not ts!1008) #3850) #3869:(or ts!1008 (not #3850)) #3870:(or ts!1007 ts!1008) #3871:(or (not ts!1007) (not ts!1008)) #3872:(or (not ts!1007) ts!1006) #3873:(or ts!1009 #3857) #3874:(or (not ts!1009) (not #3857)) #3875:(or (not ts!1009) ts!1006) #3876:(or ts!1007 ts!1009 (not ts!1006)) #3877:(or ts!1005 ts!1006) #3878:(or (not ts!1005) (not ts!1006)) #3879:(or (not ts!1004) ts!1005) #3880:(or (not ts!1004) #3881:(= #3882:(ALU #3883:(inst-of itev_fresh17_copy_4) #3884:(op-a-of itev_fresh18_copy_4) #3885:(op-b-of itev_fresh19_copy_4)) itev_fresh16_copy_4)) #3886:(or (not ts!1005) (not #3881) ts!1004) #3887:(or (not ts!1004) ts!998) #3888:(or ts!999 ts!1004 (not ts!998)) #3889:(or (not ts!897) ts!998) #3890:(or (not ts!1011) take_branch_reg) #3891:(or (not ts!1011) #387) #3892:(or (not take_branch_reg) (not #387) ts!1011) #3893:(or (not ts!1011) ts!1010) #3894:(or ts!1013 take_branch_reg) #3895:(or (not ts!1013) (not take_branch_reg)) #3896:(or (not ts!1012) ts!1013) #3897:(or (not ts!1012) #394) #3898:(or (not ts!1013) (not #394) ts!1012) #3899:(or (not ts!1012) ts!1010) #3900:(or ts!1011 ts!1012 (not ts!1010)) #3901:(or (not ts!897) ts!1010) #3902:(or (not ts!1015) take_branch_reg) #3903:(or (not ts!1015) #401) #3904:(or (not take_branch_reg) (not #401) ts!1015) #3905:(or (not ts!1015) ts!1014) #3906:(or ts!1017 take_branch_reg) #3907:(or (not ts!1017) (not take_branch_reg)) #3908:(or (not ts!1016) ts!1017) #3909:(or (not ts!1016) #408) #3910:(or (not ts!1017) (not #408) ts!1016) #3911:(or (not ts!1016) ts!1014) #3912:(or ts!1015 ts!1016 (not ts!1014)) #3913:(or (not ts!897) ts!1014) #3914:(or (not ts!1019) #415) #3915:(or (not ts!1019) #417) #3916:(or (not #415) (not #417) ts!1019) #3917:(or (not ts!1019) ts!1018) #3918:(or ts!1021 #415) #3919:(or (not ts!1021) (not #415)) #3920:(or (not ts!1020) ts!1021) #3921:(or (not ts!1020) #424) #3922:(or (not ts!1021) (not #424) ts!1020) #3923:(or (not ts!1020) ts!1018) #3924:(or ts!1019 ts!1020 (not ts!1018)) #3925:(or (not ts!897) ts!1018) #3926:(or (not ts!897) #1616) #3927:(or (not ts!1023) #415) #3928:(or (not ts!1023) #434) #3929:(or (not #415) (not #434) ts!1023) #3930:(or (not ts!1023) ts!1022) #3931:(or ts!1025 #415) #3932:(or (not ts!1025) (not #415)) #3933:(or (not ts!1024) ts!1025) #3934:(or (not ts!1024) #441) #3935:(or (not ts!1025) (not #441) ts!1024) #3936:(or (not ts!1024) ts!1022) #3937:(or ts!1023 ts!1024 (not ts!1022)) #3938:(or (not ts!897) ts!1022) #3939:(or (not ts!897) #1630) #3940:(or (not ts!1027) #415) #3941:(or (not ts!1027) #450) #3942:(or (not #415) (not #450) ts!1027) #3943:(or (not ts!1027) ts!1026) #3944:(or ts!1029 #415) #3945:(or (not ts!1029) (not #415)) #3946:(or (not ts!1028) ts!1029) #3947:(or (not ts!1028) #457) #3948:(or (not ts!1029) (not #457) ts!1028) #3949:(or (not ts!1028) ts!1026) #3950:(or ts!1027 ts!1028 (not ts!1026)) #3951:(or (not ts!897) ts!1026) #3952:(or (not ts!897) #1644) #3953:(or (not ts!1031) #415) #3954:(or (not ts!1031) #466) #3955:(or (not #415) (not #466) ts!1031) #3956:(or (not ts!1031) ts!1030) #3957:(or ts!1033 #415) #3958:(or (not ts!1033) (not #415)) #3959:(or (not ts!1032) ts!1033) #3960:(or (not ts!1032) #473) #3961:(or (not ts!1033) (not #473) ts!1032) #3962:(or (not ts!1032) ts!1030) #3963:(or ts!1031 ts!1032 (not ts!1030)) #3964:(or (not ts!897) ts!1030) #3965:(or (not ts!897) #1658) #3966:(or (not ts!1035) #415) #3967:(or (not ts!1035) #482) #3968:(or (not #415) (not #482) ts!1035) #3969:(or (not ts!1035) ts!1034) #3970:(or ts!1037 #415) #3971:(or (not ts!1037) (not #415)) #3972:(or (not ts!1036) ts!1037) #3973:(or (not ts!1036) #489) #3974:(or (not ts!1037) (not #489) ts!1036) #3975:(or (not ts!1036) ts!1034) #3976:(or ts!1035 ts!1036 (not ts!1034)) #3977:(or (not ts!897) ts!1034) #3978:(or (not ts!897) #1672) #3979:(or (not ts!1039) #415) #3980:(or (not ts!1039) #498) #3981:(or (not #415) (not #498) ts!1039) #3982:(or (not ts!1039) ts!1038) #3983:(or ts!1041 #415) #3984:(or (not ts!1041) (not #415)) #3985:(or (not ts!1040) ts!1041) #3986:(or (not ts!1040) #505) #3987:(or (not ts!1041) (not #505) ts!1040) #3988:(or (not ts!1040) ts!1038) #3989:(or ts!1039 ts!1040 (not ts!1038)) #3990:(or (not ts!897) ts!1038) #3991:(or (not ts!897) #1686) #3992:(or (not ts!897) #2840) #3993:(or (not ts!1043) take_branch_regsc__copy_4) #3994:(or (not ts!1043) #3995:(= ZERO itev_fresh37_copy_4)) #3996:(or (not take_branch_regsc__copy_4) (not #3995) ts!1043) #3997:(or (not ts!1043) ts!1042) #3998:(or ts!1045 take_branch_regsc__copy_4) #3999:(or (not ts!1045) (not take_branch_regsc__copy_4)) #4000:(or (not ts!1044) ts!1045) #4001:(or (not ts!1044) #4002:(= addr_regsc__copy_4 itev_fresh37_copy_4)) #4003:(or (not ts!1045) (not #4002) ts!1044) #4004:(or (not ts!1044) ts!1042) #4005:(or ts!1043 ts!1044 (not ts!1042)) #4006:(or (not ts!897) ts!1042) #4007:(or (not ts!1047) take_branch_regsc__copy_4) #4008:(or (not ts!1047) #4009:(= alu_regsc__copy_4 itev_fresh38_copy_4)) #4010:(or (not take_branch_regsc__copy_4) (not #4009) ts!1047) #4011:(or (not ts!1047) ts!1046) #4012:(or ts!1049 take_branch_regsc__copy_4) #4013:(or (not ts!1049) (not take_branch_regsc__copy_4)) #4014:(or (not ts!1048) ts!1049) #4015:(or (not ts!1048) #4016:(= PCsc__copy_4 itev_fresh38_copy_4)) #4017:(or (not ts!1049) (not #4016) ts!1048) #4018:(or (not ts!1048) ts!1046) #4019:(or ts!1047 ts!1048 (not ts!1046)) #4020:(or (not ts!897) ts!1046) #4021:(or ts!1050 #4022:(= lambda_copy_4 read_fresh1)) #4023:(or (not ts!1050) (not #4022)) #4024:(or (not ts!897) ts!1050) #4025:(or ts!1051 #4026:(= lambda_copy_4 read_fresh2)) #4027:(or (not ts!1051) (not #4026)) #4028:(or (not ts!897) ts!1051) #4029:(or ts!1052 #4030:(= lambda_copy_4 read_copy_4)) #4031:(or (not ts!1052) (not #4030)) #4032:(or (not ts!897) ts!1052) #4033:(or ts!1053 #4034:(= read_fresh3_copy_4 lambda_copy_4)) #4035:(or (not ts!1053) (not #4034)) #4036:(or (not ts!897) ts!1053) #4037:(or ts!1054 #4038:(= lambda_copy_4 PCci__copy_4)) #4039:(or (not ts!1054) (not #4038)) #4040:(or (not ts!897) ts!1054) #4041:(or ts!1055 #4042:(= lambda_copy_4 PC)) #4043:(or (not ts!1055) (not #4042)) #4044:(or (not ts!897) ts!1055) #4045:(or (not #4030) ts!1056) #4046:(or (not #4047:(= #4048:(MEMci__copy_4 lambda_copy_4) #4049:(MEMci__store_copy_4 lambda_copy_4))) ts!1056) #4050:(or #4030 #4047 (not ts!1056)) #4051:(or (not ts!897) ts!1056) #4052:(or (not #4053:(= read_fresh1 read_copy_4)) ts!1057) #4054:(or (not #4055:(= #4056:(MEMci__copy_4 read_fresh1) #4057:(MEMci__store_copy_4 read_fresh1))) ts!1057) #4058:(or #4053 #4055 (not ts!1057)) #4059:(or (not ts!897) ts!1057) #4060:(or (not #4061:(= read_fresh2 read_copy_4)) ts!1058) #4062:(or (not #4063:(= #4064:(MEMci__copy_4 read_fresh2) #4065:(MEMci__store_copy_4 read_fresh2))) ts!1058) #4066:(or #4061 #4063 (not ts!1058)) #4067:(or (not ts!897) ts!1058) #4068:(or (not #4069:(= read_fresh3_copy_4 read_copy_4)) ts!1059) #4070:(or (not #4071:(= #4072:(MEMci__copy_4 read_fresh3_copy_4) #4073:(MEMci__store_copy_4 read_fresh3_copy_4))) ts!1059) #4074:(or #4069 #4071 (not ts!1059)) #4075:(or (not ts!897) ts!1059) #4076:(or (not #4077:(= PCci__copy_4 read_copy_4)) ts!1060) #4078:(or (not #4079:(= #4080:(MEMci__store_copy_4 PCci__copy_4) #3550)) ts!1060) #4081:(or #4077 #4079 (not ts!1060)) #4082:(or (not ts!897) ts!1060) #4083:(or (not #4084:(= PC read_copy_4)) ts!1061) #4085:(or (not #4086:(= #4087:(MEMci__store_copy_4 PC) #4088:(MEMci__copy_4 PC))) ts!1061) #4089:(or #4084 #4086 (not ts!1061)) #4090:(or (not ts!897) ts!1061) #4091:(or (not ts!897) #4092:(= #4093:(MEM_store_copy_4 read_fresh1) alu_reg)) #4094:(or (not #4034) ts!1062) #4095:(or (not #4096:(= #4097:(MEMsc__copy_4 lambda_copy_4) #4098:(MEMsc__store_copy_4 lambda_copy_4))) ts!1062) #4099:(or #4034 #4096 (not ts!1062)) #4100:(or (not ts!897) ts!1062) #4101:(or (not #4102:(= read_fresh3_copy_4 read_fresh1)) ts!1063) #4103:(or (not #4104:(= #4105:(MEMsc__copy_4 read_fresh1) #4106:(MEMsc__store_copy_4 read_fresh1))) ts!1063) #4107:(or #4102 #4104 (not ts!1063)) #4108:(or (not ts!897) ts!1063) #4109:(or (not #4110:(= read_fresh3_copy_4 read_fresh2)) ts!1064) #4111:(or (not #4112:(= #4113:(MEMsc__copy_4 read_fresh2) #4114:(MEMsc__store_copy_4 read_fresh2))) ts!1064) #4115:(or #4110 #4112 (not ts!1064)) #4116:(or (not ts!897) ts!1064) #4117:(or (not #4069) ts!1065) #4118:(or (not #4119:(= #4120:(MEMsc__copy_4 read_copy_4) #4121:(MEMsc__store_copy_4 read_copy_4))) ts!1065) #4122:(or #4069 #4119 (not ts!1065)) #4123:(or (not ts!897) ts!1065) #4124:(or (not #4125:(= read_fresh3_copy_4 PCci__copy_4)) ts!1066) #4126:(or (not #4127:(= #4128:(MEMsc__store_copy_4 PCci__copy_4) #4129:(MEMsc__copy_4 PCci__copy_4))) ts!1066) #4130:(or #4125 #4127 (not ts!1066)) #4131:(or (not ts!897) ts!1066) #4132:(or (not #4133:(= read_fresh3_copy_4 PC)) ts!1067) #4134:(or (not #4135:(= #4136:(MEMsc__store_copy_4 PC) #4137:(MEMsc__copy_4 PC))) ts!1067) #4138:(or #4133 #4135 (not ts!1067)) #4139:(or (not ts!897) ts!1067) #4140:(or (not ts!897) #663) #4141:(or (not ts!897) #665) #4142:(or (not #4026) ts!1068) #4143:(or (not #4144:(= #4145:(MEM lambda_copy_4) #4146:(MEM_store_fresh1_copy_4 lambda_copy_4))) ts!1068) #4147:(or #4026 #4144 (not ts!1068)) #4148:(or (not ts!897) ts!1068) #4149:(or (not #674) ts!1069) #4150:(or (not #4151:(= #4152:(MEM_store_fresh1_copy_4 read_fresh1) #677)) ts!1069) #4153:(or #674 #4151 (not ts!1069)) #4154:(or (not ts!897) ts!1069) #4155:(or (not #4061) ts!1070) #4156:(or (not #4157:(= #4158:(MEM_store_fresh1_copy_4 read_copy_4) #4159:(MEM read_copy_4))) ts!1070) #4160:(or #4061 #4157 (not ts!1070)) #4161:(or (not ts!897) ts!1070) #4162:(or (not #4110) ts!1071) #4163:(or (not #4164:(= #4165:(MEM read_fresh3_copy_4) #4166:(MEM_store_fresh1_copy_4 read_fresh3_copy_4))) ts!1071) #4167:(or #4110 #4164 (not ts!1071)) #4168:(or (not ts!897) ts!1071) #4169:(or (not #4170:(= PCci__copy_4 read_fresh2)) ts!1072) #4171:(or (not #4172:(= #4173:(MEM_store_fresh1_copy_4 PCci__copy_4) #4174:(MEM PCci__copy_4))) ts!1072) #4175:(or #4170 #4172 (not ts!1072)) #4176:(or (not ts!897) ts!1072) #4177:(or (not #704) ts!1073) #4178:(or (not #4179:(= #4180:(MEM_store_fresh1_copy_4 PC) #425)) ts!1073) #4181:(or #704 #4179 (not ts!1073)) #4182:(or (not ts!897) ts!1073) #4183:(or (not ts!897) #4184:(= alu_reg #4185:(MEM_store_fresh1_copy_4 read_fresh2))) #4186:(or (not ts!897) #4187:(= itev_fresh2_copy_4 read_copy_4)) #4188:(or (not #4022) ts!1074) #4189:(or (not #4190:(= #4191:(MEM_store_copy_4 lambda_copy_4) #4145)) ts!1074) #4192:(or #4022 #4190 (not ts!1074)) #4193:(or (not ts!897) ts!1074) #4194:(or (not #674) ts!1075) #4195:(or (not #4196:(= #4197:(MEM_store_copy_4 read_fresh2) #725)) ts!1075) #4198:(or #674 #4196 (not ts!1075)) #4199:(or (not ts!897) ts!1075) #4200:(or (not #4053) ts!1076) #4201:(or (not #4202:(= #4159 #4203:(MEM_store_copy_4 read_copy_4))) ts!1076) #4204:(or #4053 #4202 (not ts!1076)) #4205:(or (not ts!897) ts!1076) #4206:(or (not #4102) ts!1077) #4207:(or (not #4208:(= #4165 #4209:(MEM_store_copy_4 read_fresh3_copy_4))) ts!1077) #4210:(or #4102 #4208 (not ts!1077)) #4211:(or (not ts!897) ts!1077) #4212:(or (not #4213:(= PCci__copy_4 read_fresh1)) ts!1078) #4214:(or (not #4215:(= #4174 #4216:(MEM_store_copy_4 PCci__copy_4))) ts!1078) #4217:(or #4213 #4215 (not ts!1078)) #4218:(or (not ts!897) ts!1078) #4219:(or (not #748) ts!1079) #4220:(or (not #4221:(= #4222:(MEM_store_copy_4 PC) #425)) ts!1079) #4223:(or #748 #4221 (not ts!1079)) #4224:(or (not ts!897) ts!1079) #4225:(or (not ts!897) #4226:(= #4227:(MEMci__store_copy_4 read_copy_4) #4228:(ALU #4229:(inst-of itev_fresh6_copy_4) #4230:(op-a-of itev_fresh7_copy_4) #4231:(op-b-of itev_fresh8_copy_4)))) #4232:(or (not ts!897) #4233:(= alu_regsc__copy_4 #4234:(MEMsc__store_copy_4 read_fresh3_copy_4))) #4235:(or (not ts!897) #4236:(= read_fresh3_copy_4 itev_fresh9_copy_4)) #4237:(or (not ts!1081) #3750) #4238:(or ts!1084 #4239:(= #4048 #4240:(array_itev_copy_4 lambda_copy_4))) #4241:(or (not ts!1084) (not #4239)) #4242:(or (not ts!1084) ts!1083) #4243:(or ts!1085 #4244:(= #4056 #4245:(array_itev_copy_4 read_fresh1))) #4246:(or (not ts!1085) (not #4244)) #4247:(or (not ts!1085) ts!1083) #4248:(or ts!1086 #4249:(= #4064 #4250:(array_itev_copy_4 read_fresh2))) #4251:(or (not ts!1086) (not #4249)) #4252:(or (not ts!1086) ts!1083) #4253:(or ts!1087 #4254:(= #4255:(array_itev_copy_4 read_copy_4) #4256:(MEMci__copy_4 read_copy_4))) #4257:(or (not ts!1087) (not #4254)) #4258:(or (not ts!1087) ts!1083) #4259:(or ts!1088 #4260:(= #4261:(array_itev_copy_4 read_fresh3_copy_4) #4072)) #4262:(or (not ts!1088) (not #4260)) #4263:(or (not ts!1088) ts!1083) #4264:(or ts!1089 #4265:(= #4266:(array_itev_copy_4 PCci__copy_4) #3550)) #4267:(or (not ts!1089) (not #4265)) #4268:(or (not ts!1089) ts!1083) #4269:(or ts!1090 #4270:(= #4271:(array_itev_copy_4 PC) #4088)) #4272:(or (not ts!1090) (not #4270)) #4273:(or (not ts!1090) ts!1083) #4274:(or ts!1084 ts!1085 ts!1086 ts!1087 ts!1088 ts!1089 ts!1090 (not ts!1083)) #4275:(or ts!1082 ts!1083) #4276:(or (not ts!1082) (not ts!1083)) #4277:(or (not ts!1081) ts!1082) #4278:(or (not #3750) (not ts!1082) ts!1081) #4279:(or (not ts!1081) ts!1080) #4280:(or ts!1092 #3750) #4281:(or (not ts!1092) (not #3750)) #4282:(or (not ts!1091) ts!1092) #4283:(or ts!1095 #4284:(= #4240 #4049)) #4285:(or (not ts!1095) (not #4284)) #4286:(or (not ts!1095) ts!1094) #4287:(or ts!1096 #4288:(= #4245 #4057)) #4289:(or (not ts!1096) (not #4288)) #4290:(or (not ts!1096) ts!1094) #4291:(or ts!1097 #4292:(= #4065 #4250)) #4293:(or (not ts!1097) (not #4292)) #4294:(or (not ts!1097) ts!1094) #4295:(or ts!1098 #4296:(= #4255 #4227)) #4297:(or (not ts!1098) (not #4296)) #4298:(or (not ts!1098) ts!1094) #4299:(or ts!1099 #4300:(= #4261 #4073)) #4301:(or (not ts!1099) (not #4300)) #4302:(or (not ts!1099) ts!1094) #4303:(or ts!1100 #4304:(= #4080 #4266)) #4305:(or (not ts!1100) (not #4304)) #4306:(or (not ts!1100) ts!1094) #4307:(or ts!1101 #4308:(= #4271 #4087)) #4309:(or (not ts!1101) (not #4308)) #4310:(or (not ts!1101) ts!1094) #4311:(or ts!1095 ts!1096 ts!1097 ts!1098 ts!1099 ts!1100 ts!1101 (not ts!1094)) #4312:(or ts!1093 ts!1094) #4313:(or (not ts!1093) (not ts!1094)) #4314:(or (not ts!1091) ts!1093) #4315:(or (not ts!1092) (not ts!1093) ts!1091) #4316:(or (not ts!1091) ts!1080) #4317:(or ts!1081 ts!1091 (not ts!1080)) #4318:(or (not ts!897) ts!1080) #4319:(or (not ts!1103) #248) #4320:(or ts!1106 #4321:(= #4048 #4145)) #4322:(or (not ts!1106) (not #4321)) #4323:(or (not ts!1106) ts!1105) #4324:(or ts!1107 #4325:(= #4056 #677)) #4326:(or (not ts!1107) (not #4325)) #4327:(or (not ts!1107) ts!1105) #4328:(or ts!1108 #4329:(= #4064 #725)) #4330:(or (not ts!1108) (not #4329)) #4331:(or (not ts!1108) ts!1105) #4332:(or ts!1109 #4333:(= #4256 #4159)) #4334:(or (not ts!1109) (not #4333)) #4335:(or (not ts!1109) ts!1105) #4336:(or ts!1110 #4337:(= #4165 #4072)) #4338:(or (not ts!1110) (not #4337)) #4339:(or (not ts!1110) ts!1105) #4340:(or ts!1111 #4341:(= #3550 #4174)) #4342:(or (not ts!1111) (not #4341)) #4343:(or (not ts!1111) ts!1105) #4344:(or ts!1112 #4345:(= #425 #4088)) #4346:(or (not ts!1112) (not #4345)) #4347:(or (not ts!1112) ts!1105) #4348:(or ts!1106 ts!1107 ts!1108 ts!1109 ts!1110 ts!1111 ts!1112 (not ts!1105)) #4349:(or ts!1104 ts!1105) #4350:(or (not ts!1104) (not ts!1105)) #4351:(or (not ts!1103) ts!1104) #4352:(or (not #248) (not ts!1104) ts!1103) #4353:(or (not ts!1103) ts!1102) #4354:(or ts!1114 #248) #4355:(or (not ts!1114) (not #248)) #4356:(or (not ts!1113) ts!1114) #4357:(or ts!1117 #4358:(= #4191 #4048)) #4359:(or (not ts!1117) (not #4358)) #4360:(or (not ts!1117) ts!1116) #4361:(or ts!1118 #4362:(= #4056 #4093)) #4363:(or (not ts!1118) (not #4362)) #4364:(or (not ts!1118) ts!1116) #4365:(or ts!1119 #4366:(= #4064 #4197)) #4367:(or (not ts!1119) (not #4366)) #4368:(or (not ts!1119) ts!1116) #4369:(or ts!1120 #4370:(= #4256 #4203)) #4371:(or (not ts!1120) (not #4370)) #4372:(or (not ts!1120) ts!1116) #4373:(or ts!1121 #4374:(= #4072 #4209)) #4375:(or (not ts!1121) (not #4374)) #4376:(or (not ts!1121) ts!1116) #4377:(or ts!1122 #4378:(= #3550 #4216)) #4379:(or (not ts!1122) (not #4378)) #4380:(or (not ts!1122) ts!1116) #4381:(or ts!1123 #4382:(= #4222 #4088)) #4383:(or (not ts!1123) (not #4382)) #4384:(or (not ts!1123) ts!1116) #4385:(or ts!1117 ts!1118 ts!1119 ts!1120 ts!1121 ts!1122 ts!1123 (not ts!1116)) #4386:(or ts!1115 ts!1116) #4387:(or (not ts!1115) (not ts!1116)) #4388:(or (not ts!1113) ts!1115) #4389:(or (not ts!1114) (not ts!1115) ts!1113) #4390:(or (not ts!1113) ts!1102) #4391:(or ts!1103 ts!1113 (not ts!1102)) #4392:(or (not ts!897) ts!1102) #4393:(or (not ts!897) #4394:(= PCci__copy_4 itev_fresh15)) #4395:(or (not ts!897) #4396:(= #4048 #4397:(MEMci___copy_4 lambda_copy_4))) #4398:(or (not ts!897) #4399:(= #4056 #4400:(MEMci___copy_4 read_fresh1))) #4401:(or (not ts!897) #4402:(= #4064 #4403:(MEMci___copy_4 read_fresh2))) #4404:(or (not ts!897) #4405:(= #4406:(MEMci___copy_4 read_copy_4) #4256)) #4407:(or (not ts!897) #4408:(= #4409:(MEMci___copy_4 read_fresh3_copy_4) #4072)) #4410:(or (not ts!897) #4411:(= #3550 #4412:(MEMci___copy_4 PCci__copy_4))) #4413:(or (not ts!897) #4414:(= #4088 #4415:(MEMci___copy_4 PC))) #4416:(or (not ts!897) #4417:(= PCci__copy_4 PCci___copy_4)) #4418:(or (not ts!1125) #387) #4419:(or ts!1128 #4420:(= #4097 #4145)) #4421:(or (not ts!1128) (not #4420)) #4422:(or (not ts!1128) ts!1127) #4423:(or ts!1129 #4424:(= #4105 #677)) #4425:(or (not ts!1129) (not #4424)) #4426:(or (not ts!1129) ts!1127) #4427:(or ts!1130 #4428:(= #4113 #725)) #4429:(or (not ts!1130) (not #4428)) #4430:(or (not ts!1130) ts!1127) #4431:(or ts!1131 #4432:(= #4120 #4159)) #4433:(or (not ts!1131) (not #4432)) #4434:(or (not ts!1131) ts!1127) #4435:(or ts!1132 #4436:(= #4437:(MEMsc__copy_4 read_fresh3_copy_4) #4165)) #4438:(or (not ts!1132) (not #4436)) #4439:(or (not ts!1132) ts!1127) #4440:(or ts!1133 #4441:(= #4174 #4129)) #4442:(or (not ts!1133) (not #4441)) #4443:(or (not ts!1133) ts!1127) #4444:(or ts!1134 #4445:(= #425 #4137)) #4446:(or (not ts!1134) (not #4445)) #4447:(or (not ts!1134) ts!1127) #4448:(or ts!1128 ts!1129 ts!1130 ts!1131 ts!1132 ts!1133 ts!1134 (not ts!1127)) #4449:(or ts!1126 ts!1127) #4450:(or (not ts!1126) (not ts!1127)) #4451:(or (not ts!1125) ts!1126) #4452:(or (not #387) (not ts!1126) ts!1125) #4453:(or (not ts!1125) ts!1124) #4454:(or ts!1136 #387) #4455:(or (not ts!1136) (not #387)) #4456:(or (not ts!1135) ts!1136) #4457:(or ts!1139 #4458:(= #4097 #4146)) #4459:(or (not ts!1139) (not #4458)) #4460:(or (not ts!1139) ts!1138) #4461:(or ts!1140 #4462:(= #4105 #4152)) #4463:(or (not ts!1140) (not #4462)) #4464:(or (not ts!1140) ts!1138) #4465:(or ts!1141 #4466:(= #4113 #4185)) #4467:(or (not ts!1141) (not #4466)) #4468:(or (not ts!1141) ts!1138) #4469:(or ts!1142 #4470:(= #4120 #4158)) #4471:(or (not ts!1142) (not #4470)) #4472:(or (not ts!1142) ts!1138) #4473:(or ts!1143 #4474:(= #4437 #4166)) #4475:(or (not ts!1143) (not #4474)) #4476:(or (not ts!1143) ts!1138) #4477:(or ts!1144 #4478:(= #4173 #4129)) #4479:(or (not ts!1144) (not #4478)) #4480:(or (not ts!1144) ts!1138) #4481:(or ts!1145 #4482:(= #4180 #4137)) #4483:(or (not ts!1145) (not #4482)) #4484:(or (not ts!1145) ts!1138) #4485:(or ts!1139 ts!1140 ts!1141 ts!1142 ts!1143 ts!1144 ts!1145 (not ts!1138)) #4486:(or ts!1137 ts!1138) #4487:(or (not ts!1137) (not ts!1138)) #4488:(or (not ts!1135) ts!1137) #4489:(or (not ts!1136) (not ts!1137) ts!1135) #4490:(or (not ts!1135) ts!1124) #4491:(or ts!1125 ts!1135 (not ts!1124)) #4492:(or (not ts!897) ts!1124) #4493:(or (not ts!897) #4494:(= itev_fresh23 PCsc__copy_4)) #4495:(or ts!1149 take_branch_regsc__copy_4) #4496:(or (not ts!1149) (not take_branch_regsc__copy_4)) #4497:(or (not ts!1149) ts!1148) #4498:(or (not ts!1152) #1028) #4499:(or ts!1152 (not #1028)) #4500:(or ts!1151 ts!1152) #4501:(or (not ts!1151) (not ts!1152)) #4502:(or (not ts!1151) ts!1150) #4503:(or ts!1153 #1035) #4504:(or (not ts!1153) (not #1035)) #4505:(or (not ts!1153) ts!1150) #4506:(or ts!1151 ts!1153 (not ts!1150)) #4507:(or (not ts!1150) ts!1148) #4508:(or ts!1149 ts!1150 (not ts!1148)) #4509:(or (not ts!1147) ts!1148) #4510:(or (not ts!1158) #1028) #4511:(or ts!1158 (not #1028)) #4512:(or ts!1157 ts!1158) #4513:(or (not ts!1157) (not ts!1158)) #4514:(or (not ts!1157) ts!1156) #4515:(or ts!1159 #1035) #4516:(or (not ts!1159) (not #1035)) #4517:(or (not ts!1159) ts!1156) #4518:(or ts!1157 ts!1159 (not ts!1156)) #4519:(or ts!1155 ts!1156) #4520:(or (not ts!1155) (not ts!1156)) #4521:(or (not ts!1155) ts!1154) #4522:(or (not take_branch_regsc__copy_4) ts!1154) #4523:(or ts!1155 take_branch_regsc__copy_4 (not ts!1154)) #4524:(or (not ts!1147) ts!1154) #4525:(or (not ts!1148) (not ts!1154) ts!1147) #4526:(or ts!1146 ts!1147) #4527:(or (not ts!1146) (not ts!1147)) #4528:(or (not ts!897) ts!1146) #4529:(or (not ts!897) #4530:(= alu_regsc__copy_4 #1064)) #4531:(or (not ts!897) #4532:(= itev_fresh34 addr_regsc__copy_4)) #4533:(or (not ts!1161) #3995) #4534:(or ts!1164 #4535:(= #4097 #4536:(MEMsc___copy_4 lambda_copy_4))) #4537:(or (not ts!1164) (not #4535)) #4538:(or (not ts!1164) ts!1163) #4539:(or ts!1165 #4540:(= #4105 #4541:(MEMsc___copy_4 read_fresh1))) #4542:(or (not ts!1165) (not #4540)) #4543:(or (not ts!1165) ts!1163) #4544:(or ts!1166 #4545:(= #4113 #4546:(MEMsc___copy_4 read_fresh2))) #4547:(or (not ts!1166) (not #4545)) #4548:(or (not ts!1166) ts!1163) #4549:(or ts!1167 #4550:(= #4120 #4551:(MEMsc___copy_4 read_copy_4))) #4552:(or (not ts!1167) (not #4550)) #4553:(or (not ts!1167) ts!1163) #4554:(or ts!1168 #4555:(= #4437 #4556:(MEMsc___copy_4 read_fresh3_copy_4))) #4557:(or (not ts!1168) (not #4555)) #4558:(or (not ts!1168) ts!1163) #4559:(or ts!1169 #4560:(= #4561:(MEMsc___copy_4 PCci__copy_4) #4129)) #4562:(or (not ts!1169) (not #4560)) #4563:(or (not ts!1169) ts!1163) #4564:(or ts!1170 #4565:(= #4137 #4566:(MEMsc___copy_4 PC))) #4567:(or (not ts!1170) (not #4565)) #4568:(or (not ts!1170) ts!1163) #4569:(or ts!1164 ts!1165 ts!1166 ts!1167 ts!1168 ts!1169 ts!1170 (not ts!1163)) #4570:(or ts!1162 ts!1163) #4571:(or (not ts!1162) (not ts!1163)) #4572:(or (not ts!1161) ts!1162) #4573:(or (not #3995) (not ts!1162) ts!1161) #4574:(or (not ts!1161) ts!1160) #4575:(or ts!1172 #3995) #4576:(or (not ts!1172) (not #3995)) #4577:(or (not ts!1171) ts!1172) #4578:(or ts!1175 #4579:(= #4536 #4098)) #4580:(or (not ts!1175) (not #4579)) #4581:(or (not ts!1175) ts!1174) #4582:(or ts!1176 #4583:(= #4541 #4106)) #4584:(or (not ts!1176) (not #4583)) #4585:(or (not ts!1176) ts!1174) #4586:(or ts!1177 #4587:(= #4114 #4546)) #4588:(or (not ts!1177) (not #4587)) #4589:(or (not ts!1177) ts!1174) #4590:(or ts!1178 #4591:(= #4121 #4551)) #4592:(or (not ts!1178) (not #4591)) #4593:(or (not ts!1178) ts!1174) #4594:(or ts!1179 #4595:(= #4234 #4556)) #4596:(or (not ts!1179) (not #4595)) #4597:(or (not ts!1179) ts!1174) #4598:(or ts!1180 #4599:(= #4561 #4128)) #4600:(or (not ts!1180) (not #4599)) #4601:(or (not ts!1180) ts!1174) #4602:(or ts!1181 #4603:(= #4136 #4566)) #4604:(or (not ts!1181) (not #4603)) #4605:(or (not ts!1181) ts!1174) #4606:(or ts!1175 ts!1176 ts!1177 ts!1178 ts!1179 ts!1180 ts!1181 (not ts!1174)) #4607:(or ts!1173 ts!1174) #4608:(or (not ts!1173) (not ts!1174)) #4609:(or (not ts!1171) ts!1173) #4610:(or (not ts!1172) (not ts!1173) ts!1171) #4611:(or (not ts!1171) ts!1160) #4612:(or ts!1161 ts!1171 (not ts!1160)) #4613:(or (not ts!897) ts!1160) #4614:(or (not ts!897) #4615:(= PCsc___copy_4 PCsc__copy_4)) #4616:(or ts!1183 #4617:(= #4397 #4536)) #4618:(or (not ts!1183) (not #4617)) #4619:(or (not ts!1183) ts!1182) #4620:(or ts!1184 #4621:(= #4541 #4400)) #4622:(or (not ts!1184) (not #4621)) #4623:(or (not ts!1184) ts!1182) #4624:(or ts!1185 #4625:(= #4403 #4546)) #4626:(or (not ts!1185) (not #4625)) #4627:(or (not ts!1185) ts!1182) #4628:(or ts!1186 #4629:(= #4406 #4551)) #4630:(or (not ts!1186) (not #4629)) #4631:(or (not ts!1186) ts!1182) #4632:(or ts!1187 #4633:(= #4556 #4409)) #4634:(or (not ts!1187) (not #4633)) #4635:(or (not ts!1187) ts!1182) #4636:(or ts!1188 #4637:(= #4561 #4412)) #4638:(or (not ts!1188) (not #4637)) #4639:(or (not ts!1188) ts!1182) #4640:(or ts!1189 #4641:(= #4415 #4566)) #4642:(or (not ts!1189) (not #4641)) #4643:(or (not ts!1189) ts!1182) #4644:(or (not #4645:(= PCsc___copy_4 PCci___copy_4)) ts!1191) #4646:(or ts!1194 #4647:(= PCci___copy_4 #4648:(incr PCsc___copy_4))) #4649:(or (not ts!1194) (not #4647)) #4650:(or (not ts!1194) ts!1193) #4651:(or ts!1195 take_branch_reg) #4652:(or (not ts!1195) (not take_branch_reg)) #4653:(or (not ts!1195) ts!1193) #4654:(or ts!1194 ts!1195 (not ts!1193)) #4655:(or ts!1192 ts!1193) #4656:(or (not ts!1192) (not ts!1193)) #4657:(or (not ts!1192) ts!1191) #4658:(or #4645 ts!1192 (not ts!1191)) #4659:(or ts!1190 ts!1191) #4660:(or (not ts!1190) (not ts!1191)) #4661:(or (not ts!1190) ts!1182) #4662:(or ts!1183 ts!1184 ts!1185 ts!1186 ts!1187 ts!1188 ts!1189 ts!1190 (not ts!1182)) #4663:(or (not ts!897) ts!1182) #4664:(or (not ts!898) (not ts!902) (not ts!906) (not ts!910) (not ts!914) (not ts!918) (not ts!930) (not ts!934) (not ts!938) (not ts!942) (not ts!946) (not ts!950) (not ts!954) (not ts!958) (not ts!970) (not ts!974) (not ts!978) (not ts!982) (not ts!986) (not ts!990) (not ts!994) (not ts!998) (not ts!1010) (not ts!1014) (not ts!1018) (not #1616) (not ts!1022) (not #1630) (not ts!1026) (not #1644) (not ts!1030) (not #1658) (not ts!1034) (not #1672) (not ts!1038) (not #1686) (not #2840) (not ts!1042) (not ts!1046) (not ts!1050) (not ts!1051) (not ts!1052) (not ts!1053) (not ts!1054) (not ts!1055) (not ts!1056) (not ts!1057) (not ts!1058) (not ts!1059) (not ts!1060) (not ts!1061) (not #4092) (not ts!1062) (not ts!1063) (not ts!1064) (not ts!1065) (not ts!1066) (not ts!1067) (not #663) (not #665) (not ts!1068) (not ts!1069) (not ts!1070) (not ts!1071) (not ts!1072) (not ts!1073) (not #4184) (not #4187) (not ts!1074) (not ts!1075) (not ts!1076) (not ts!1077) (not ts!1078) (not ts!1079) (not #4226) (not #4233) (not #4236) (not ts!1080) (not ts!1102) (not #4394) (not #4396) (not #4399) (not #4402) (not #4405) (not #4408) (not #4411) (not #4414) (not #4417) (not ts!1124) (not #4494) (not ts!1146) (not #4530) (not #4532) (not ts!1160) (not #4615) (not ts!1182) ts!897) #4665:(or ts!897)))))
(set .c1353 (trans_congr :conclusion (#75 (not #2566) (not #2539) (not #48))))
