
OCTO.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00005a18  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000078  20000000  00005a18  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000214  20000078  00005a90  00020078  2**2
                  ALLOC
  3 .stack        00002004  2000028c  00005ca4  00020078  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY
  6 .debug_info   0003d405  00000000  00000000  000200f9  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000059e0  00000000  00000000  0005d4fe  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00008633  00000000  00000000  00062ede  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000998  00000000  00000000  0006b511  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 000009b8  00000000  00000000  0006bea9  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0001da72  00000000  00000000  0006c861  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00016228  00000000  00000000  0008a2d3  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00088376  00000000  00000000  000a04fb  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00001c44  00000000  00000000  00128874  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <_sfixed>:
       0:	20002290 	.word	0x20002290
       4:	00002de1 	.word	0x00002de1
       8:	00002ddd 	.word	0x00002ddd
       c:	00002ddd 	.word	0x00002ddd
	...
      2c:	00002ddd 	.word	0x00002ddd
	...
      38:	00002ddd 	.word	0x00002ddd
      3c:	00002ddd 	.word	0x00002ddd
      40:	00002ddd 	.word	0x00002ddd
      44:	00002ddd 	.word	0x00002ddd
      48:	00002ddd 	.word	0x00002ddd
      4c:	000007d5 	.word	0x000007d5
      50:	00000115 	.word	0x00000115
      54:	00002ddd 	.word	0x00002ddd
      58:	00002ddd 	.word	0x00002ddd
      5c:	00002ddd 	.word	0x00002ddd
      60:	00002ddd 	.word	0x00002ddd
      64:	0000264d 	.word	0x0000264d
      68:	0000265d 	.word	0x0000265d
      6c:	0000266d 	.word	0x0000266d
      70:	0000267d 	.word	0x0000267d
	...
      7c:	00002ddd 	.word	0x00002ddd
      80:	00002ddd 	.word	0x00002ddd
      84:	00002ddd 	.word	0x00002ddd
      88:	00002ddd 	.word	0x00002ddd
      8c:	00002ddd 	.word	0x00002ddd
      90:	00002ddd 	.word	0x00002ddd
	...
      9c:	000010fd 	.word	0x000010fd
      a0:	00002ddd 	.word	0x00002ddd
      a4:	00001311 	.word	0x00001311
      a8:	00002ddd 	.word	0x00002ddd
      ac:	00002ddd 	.word	0x00002ddd
      b0:	00000000 	.word	0x00000000

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	20000078 	.word	0x20000078
      d4:	00000000 	.word	0x00000000
      d8:	00005a18 	.word	0x00005a18

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	2000007c 	.word	0x2000007c
     108:	00005a18 	.word	0x00005a18
     10c:	00005a18 	.word	0x00005a18
     110:	00000000 	.word	0x00000000

00000114 <EIC_Handler>:
	return _current_channel;
}

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
     114:	b570      	push	{r4, r5, r6, lr}
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     116:	2200      	movs	r2, #0
     118:	4b15      	ldr	r3, [pc, #84]	; (170 <EIC_Handler+0x5c>)
     11a:	701a      	strb	r2, [r3, #0]
     11c:	2300      	movs	r3, #0
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
     11e:	251f      	movs	r5, #31
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
     120:	4e14      	ldr	r6, [pc, #80]	; (174 <EIC_Handler+0x60>)

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     122:	4c13      	ldr	r4, [pc, #76]	; (170 <EIC_Handler+0x5c>)
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
     124:	2b1f      	cmp	r3, #31
     126:	d919      	bls.n	15c <EIC_Handler+0x48>
     128:	e00f      	b.n	14a <EIC_Handler+0x36>
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
     12a:	2100      	movs	r1, #0
     12c:	e000      	b.n	130 <EIC_Handler+0x1c>

	if (eic_index < EIC_INST_NUM) {
		/* Array of available EICs */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
     12e:	4912      	ldr	r1, [pc, #72]	; (178 <EIC_Handler+0x64>)
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));

	eic_module->INTFLAG.reg = eic_mask;
     130:	610a      	str	r2, [r1, #16]
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
     132:	009b      	lsls	r3, r3, #2
     134:	599b      	ldr	r3, [r3, r6]
     136:	2b00      	cmp	r3, #0
     138:	d000      	beq.n	13c <EIC_Handler+0x28>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
     13a:	4798      	blx	r3

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     13c:	7823      	ldrb	r3, [r4, #0]
     13e:	3301      	adds	r3, #1
     140:	b2db      	uxtb	r3, r3
     142:	7023      	strb	r3, [r4, #0]
     144:	2b0f      	cmp	r3, #15
     146:	d9ed      	bls.n	124 <EIC_Handler+0x10>
     148:	e011      	b.n	16e <EIC_Handler+0x5a>
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
     14a:	0029      	movs	r1, r5
     14c:	4019      	ands	r1, r3
     14e:	2201      	movs	r2, #1
     150:	408a      	lsls	r2, r1

	return (eic_module->INTFLAG.reg & eic_mask);
     152:	2100      	movs	r1, #0
     154:	6909      	ldr	r1, [r1, #16]
		if (extint_chan_is_detected(_current_channel)) {
     156:	4211      	tst	r1, r2
     158:	d1e7      	bne.n	12a <EIC_Handler+0x16>
     15a:	e7ef      	b.n	13c <EIC_Handler+0x28>
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
     15c:	0029      	movs	r1, r5
     15e:	4019      	ands	r1, r3
     160:	2201      	movs	r2, #1
     162:	408a      	lsls	r2, r1

	return (eic_module->INTFLAG.reg & eic_mask);
     164:	4904      	ldr	r1, [pc, #16]	; (178 <EIC_Handler+0x64>)
     166:	6909      	ldr	r1, [r1, #16]
     168:	4211      	tst	r1, r2
     16a:	d1e0      	bne.n	12e <EIC_Handler+0x1a>
     16c:	e7e6      	b.n	13c <EIC_Handler+0x28>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
			}
		}
	}
}
     16e:	bd70      	pop	{r4, r5, r6, pc}
     170:	200000e0 	.word	0x200000e0
     174:	200000e4 	.word	0x200000e4
     178:	40001800 	.word	0x40001800

0000017c <_extint_enable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRL.reg |= EIC_CTRL_ENABLE;
     17c:	4a04      	ldr	r2, [pc, #16]	; (190 <_extint_enable+0x14>)
     17e:	7811      	ldrb	r1, [r2, #0]
     180:	2302      	movs	r3, #2
     182:	430b      	orrs	r3, r1
     184:	7013      	strb	r3, [r2, #0]
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
     186:	7853      	ldrb	r3, [r2, #1]
     188:	b25b      	sxtb	r3, r3
     18a:	2b00      	cmp	r3, #0
     18c:	dbfb      	blt.n	186 <_extint_enable+0xa>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
     18e:	4770      	bx	lr
     190:	40001800 	.word	0x40001800

00000194 <_system_extint_init>:
 * \note When SYSTEM module is used, this function will be invoked by
 * \ref system_init() automatically if the module is included.
 */
void _system_extint_init(void);
void _system_extint_init(void)
{
     194:	b500      	push	{lr}
     196:	b083      	sub	sp, #12
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
     198:	4a12      	ldr	r2, [pc, #72]	; (1e4 <_system_extint_init+0x50>)
     19a:	6991      	ldr	r1, [r2, #24]
     19c:	2340      	movs	r3, #64	; 0x40
     19e:	430b      	orrs	r3, r1
     1a0:	6193      	str	r3, [r2, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
     1a2:	a901      	add	r1, sp, #4
     1a4:	2300      	movs	r3, #0
     1a6:	700b      	strb	r3, [r1, #0]

	/* Configure the generic clock for the module and enable it */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = EXTINT_CLOCK_SOURCE;
	system_gclk_chan_set_config(EIC_GCLK_ID, &gclk_chan_conf);
     1a8:	2005      	movs	r0, #5
     1aa:	4b0f      	ldr	r3, [pc, #60]	; (1e8 <_system_extint_init+0x54>)
     1ac:	4798      	blx	r3

	/* Enable the clock anyway, since when needed it will be requested
	 * by External Interrupt driver */
	system_gclk_chan_enable(EIC_GCLK_ID);
     1ae:	2005      	movs	r0, #5
     1b0:	4b0e      	ldr	r3, [pc, #56]	; (1ec <_system_extint_init+0x58>)
     1b2:	4798      	blx	r3

	/* Reset all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRL.reg |= EIC_CTRL_SWRST;
     1b4:	4a0e      	ldr	r2, [pc, #56]	; (1f0 <_system_extint_init+0x5c>)
     1b6:	7811      	ldrb	r1, [r2, #0]
     1b8:	2301      	movs	r3, #1
     1ba:	430b      	orrs	r3, r1
     1bc:	7013      	strb	r3, [r2, #0]
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
     1be:	7853      	ldrb	r3, [r2, #1]
     1c0:	b25b      	sxtb	r3, r3
     1c2:	2b00      	cmp	r3, #0
     1c4:	dbfb      	blt.n	1be <_system_extint_init+0x2a>
     1c6:	4b0b      	ldr	r3, [pc, #44]	; (1f4 <_system_extint_init+0x60>)
     1c8:	0019      	movs	r1, r3
     1ca:	3140      	adds	r1, #64	; 0x40

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
		_extint_dev.callbacks[j] = NULL;
     1cc:	2200      	movs	r2, #0
     1ce:	c304      	stmia	r3!, {r2}
	}

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
     1d0:	4299      	cmp	r1, r3
     1d2:	d1fc      	bne.n	1ce <_system_extint_init+0x3a>
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     1d4:	2210      	movs	r2, #16
     1d6:	4b08      	ldr	r3, [pc, #32]	; (1f8 <_system_extint_init+0x64>)
     1d8:	601a      	str	r2, [r3, #0]
	}
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_EIC);
#endif

	/* Enables the driver for further use */
	_extint_enable();
     1da:	4b08      	ldr	r3, [pc, #32]	; (1fc <_system_extint_init+0x68>)
     1dc:	4798      	blx	r3
}
     1de:	b003      	add	sp, #12
     1e0:	bd00      	pop	{pc}
     1e2:	46c0      	nop			; (mov r8, r8)
     1e4:	40000400 	.word	0x40000400
     1e8:	00002c85 	.word	0x00002c85
     1ec:	00002bf9 	.word	0x00002bf9
     1f0:	40001800 	.word	0x40001800
     1f4:	200000e4 	.word	0x200000e4
     1f8:	e000e100 	.word	0xe000e100
     1fc:	0000017d 	.word	0x0000017d

00000200 <clean_array>:
//=============================================================================
//! \brief Clean the "received array" of the BT USART.
//=============================================================================
void clean_array(int length)
{
    for (int i = 0; i < length; i++)
     200:	2800      	cmp	r0, #0
     202:	dd06      	ble.n	212 <clean_array+0x12>
     204:	4b03      	ldr	r3, [pc, #12]	; (214 <clean_array+0x14>)
     206:	18c0      	adds	r0, r0, r3
    {
        bt_message[i] = 0x00;
     208:	2200      	movs	r2, #0
     20a:	701a      	strb	r2, [r3, #0]
     20c:	3301      	adds	r3, #1
//=============================================================================
//! \brief Clean the "received array" of the BT USART.
//=============================================================================
void clean_array(int length)
{
    for (int i = 0; i < length; i++)
     20e:	4283      	cmp	r3, r0
     210:	d1fb      	bne.n	20a <clean_array+0xa>
    {
        bt_message[i] = 0x00;
    }
}
     212:	4770      	bx	lr
     214:	200001b8 	.word	0x200001b8

00000218 <usart_write_callback>:
//! \brief Callback Function for USART Write (BT).
//!
//! \param[in] usart_module - The USART module to receive the callback
//=============================================================================
void usart_write_callback(struct usart_module *const usart_module)
{
     218:	b510      	push	{r4, lr}
    clean_array(bt_counting);
     21a:	4c04      	ldr	r4, [pc, #16]	; (22c <usart_write_callback+0x14>)
     21c:	7820      	ldrb	r0, [r4, #0]
     21e:	4b04      	ldr	r3, [pc, #16]	; (230 <usart_write_callback+0x18>)
     220:	4798      	blx	r3
    bt_counting = 0;
     222:	2300      	movs	r3, #0
     224:	7023      	strb	r3, [r4, #0]
    bt_start_received = false;
     226:	4a03      	ldr	r2, [pc, #12]	; (234 <usart_write_callback+0x1c>)
     228:	7013      	strb	r3, [r2, #0]
}
     22a:	bd10      	pop	{r4, pc}
     22c:	20000095 	.word	0x20000095
     230:	00000201 	.word	0x00000201
     234:	20000094 	.word	0x20000094

00000238 <configure_usart>:

//=============================================================================
//! \brief Setup Function for USART (Debug and BT).
//=============================================================================
void configure_usart(void)
{
     238:	b530      	push	{r4, r5, lr}
     23a:	b091      	sub	sp, #68	; 0x44
// General
    bt_timer = 0;
     23c:	2300      	movs	r3, #0
     23e:	4a29      	ldr	r2, [pc, #164]	; (2e4 <configure_usart+0xac>)
     240:	6013      	str	r3, [r2, #0]
    bt_connected = false;
     242:	2200      	movs	r2, #0
     244:	4928      	ldr	r1, [pc, #160]	; (2e8 <configure_usart+0xb0>)
     246:	700b      	strb	r3, [r1, #0]
    poll_requested = false;
     248:	4928      	ldr	r1, [pc, #160]	; (2ec <configure_usart+0xb4>)
     24a:	700b      	strb	r3, [r1, #0]
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
     24c:	2180      	movs	r1, #128	; 0x80
     24e:	05c9      	lsls	r1, r1, #23
     250:	9100      	str	r1, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
     252:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
     254:	21ff      	movs	r1, #255	; 0xff
     256:	4668      	mov	r0, sp
     258:	8101      	strh	r1, [r0, #8]
	config->stopbits         = USART_STOPBITS_1;
     25a:	7283      	strb	r3, [r0, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
     25c:	72c3      	strb	r3, [r0, #11]
	config->baudrate         = 9600;
     25e:	2196      	movs	r1, #150	; 0x96
     260:	0189      	lsls	r1, r1, #6
     262:	9108      	str	r1, [sp, #32]
	config->receiver_enable  = true;
     264:	2101      	movs	r1, #1
     266:	2024      	movs	r0, #36	; 0x24
     268:	466c      	mov	r4, sp
     26a:	5421      	strb	r1, [r4, r0]
	config->transmitter_enable = true;
     26c:	3001      	adds	r0, #1
     26e:	5421      	strb	r1, [r4, r0]
	config->clock_polarity_inverted = false;
     270:	3125      	adds	r1, #37	; 0x25
     272:	5463      	strb	r3, [r4, r1]
	config->use_external_clock = false;
     274:	3101      	adds	r1, #1
     276:	5463      	strb	r3, [r4, r1]
	config->ext_clock_freq   = 0;
     278:	930a      	str	r3, [sp, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
	config->run_in_standby   = false;
     27a:	3105      	adds	r1, #5
     27c:	5463      	strb	r3, [r4, r1]
	config->generator_source = GCLK_GENERATOR_0;
     27e:	3101      	adds	r1, #1
     280:	5463      	strb	r3, [r4, r1]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->pinmux_pad2      = PINMUX_DEFAULT;
	config->pinmux_pad3      = PINMUX_DEFAULT;
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
     282:	9305      	str	r3, [sp, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
     284:	8223      	strh	r3, [r4, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
     286:	76e3      	strb	r3, [r4, #27]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
     288:	7622      	strb	r2, [r4, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
     28a:	7722      	strb	r2, [r4, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
     28c:	7662      	strb	r2, [r4, #25]
	config->receive_pulse_length                    = 19;
     28e:	2313      	movs	r3, #19
     290:	76a3      	strb	r3, [r4, #26]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
     292:	7762      	strb	r2, [r4, #29]
    stdio_serial_init(&dbg_usart_instance, EDBG_CDC_MODULE, &config_usart);
#endif

//BT USART
    config_usart.baudrate    = 9600;
    config_usart.mux_setting = BT_UART_SERCOM_MUX_SETTING;
     294:	2380      	movs	r3, #128	; 0x80
     296:	035b      	lsls	r3, r3, #13
     298:	9303      	str	r3, [sp, #12]
    config_usart.pinmux_pad0 = BT_UART_SERCOM_PINMUX_PAD0;
     29a:	4b15      	ldr	r3, [pc, #84]	; (2f0 <configure_usart+0xb8>)
     29c:	930c      	str	r3, [sp, #48]	; 0x30
    config_usart.pinmux_pad1 = BT_UART_SERCOM_PINMUX_PAD1;
     29e:	4b15      	ldr	r3, [pc, #84]	; (2f4 <configure_usart+0xbc>)
     2a0:	930d      	str	r3, [sp, #52]	; 0x34
    config_usart.pinmux_pad2 = BT_UART_SERCOM_PINMUX_PAD2;
     2a2:	2301      	movs	r3, #1
     2a4:	425b      	negs	r3, r3
     2a6:	930e      	str	r3, [sp, #56]	; 0x38
    config_usart.pinmux_pad3 = BT_UART_SERCOM_PINMUX_PAD3;
     2a8:	930f      	str	r3, [sp, #60]	; 0x3c

    while (usart_init(&bt_usart_instance, BT_UART_MODULE, &config_usart) != STATUS_OK) {}
     2aa:	4d13      	ldr	r5, [pc, #76]	; (2f8 <configure_usart+0xc0>)
     2ac:	4c13      	ldr	r4, [pc, #76]	; (2fc <configure_usart+0xc4>)
     2ae:	466a      	mov	r2, sp
     2b0:	4913      	ldr	r1, [pc, #76]	; (300 <configure_usart+0xc8>)
     2b2:	0028      	movs	r0, r5
     2b4:	47a0      	blx	r4
     2b6:	2800      	cmp	r0, #0
     2b8:	d1f9      	bne.n	2ae <configure_usart+0x76>
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
     2ba:	4d0f      	ldr	r5, [pc, #60]	; (2f8 <configure_usart+0xc0>)
     2bc:	682c      	ldr	r4, [r5, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
     2be:	0020      	movs	r0, r4
     2c0:	4b10      	ldr	r3, [pc, #64]	; (304 <configure_usart+0xcc>)
     2c2:	4798      	blx	r3
     2c4:	231f      	movs	r3, #31
     2c6:	4018      	ands	r0, r3
     2c8:	3b1e      	subs	r3, #30
     2ca:	4083      	lsls	r3, r0
     2cc:	4a0e      	ldr	r2, [pc, #56]	; (308 <configure_usart+0xd0>)
     2ce:	6013      	str	r3, [r2, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
     2d0:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     2d2:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
     2d4:	2b00      	cmp	r3, #0
     2d6:	d1fc      	bne.n	2d2 <configure_usart+0x9a>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
     2d8:	6822      	ldr	r2, [r4, #0]
     2da:	3302      	adds	r3, #2
     2dc:	4313      	orrs	r3, r2
     2de:	6023      	str	r3, [r4, #0]
   
    usart_enable(&bt_usart_instance);
}
     2e0:	b011      	add	sp, #68	; 0x44
     2e2:	bd30      	pop	{r4, r5, pc}
     2e4:	200001d8 	.word	0x200001d8
     2e8:	200001df 	.word	0x200001df
     2ec:	200001b4 	.word	0x200001b4
     2f0:	00100002 	.word	0x00100002
     2f4:	00110002 	.word	0x00110002
     2f8:	20000128 	.word	0x20000128
     2fc:	00002035 	.word	0x00002035
     300:	42000c00 	.word	0x42000c00
     304:	00002621 	.word	0x00002621
     308:	e000e100 	.word	0xe000e100

0000030c <configure_usart_callbacks>:

//=============================================================================
//! \brief Configure callback Function for USART (BT).
//=============================================================================
void configure_usart_callbacks(void)
{
     30c:	b570      	push	{r4, r5, r6, lr}
    //! [setup_register_callbacks]
    usart_register_callback(&bt_usart_instance, usart_write_callback, USART_CALLBACK_BUFFER_TRANSMITTED);
     30e:	4c08      	ldr	r4, [pc, #32]	; (330 <configure_usart_callbacks+0x24>)
     310:	2200      	movs	r2, #0
     312:	4908      	ldr	r1, [pc, #32]	; (334 <configure_usart_callbacks+0x28>)
     314:	0020      	movs	r0, r4
     316:	4d08      	ldr	r5, [pc, #32]	; (338 <configure_usart_callbacks+0x2c>)
     318:	47a8      	blx	r5
    usart_register_callback(&bt_usart_instance, usart_read_callback,  USART_CALLBACK_BUFFER_RECEIVED);
     31a:	2201      	movs	r2, #1
     31c:	4907      	ldr	r1, [pc, #28]	; (33c <configure_usart_callbacks+0x30>)
     31e:	0020      	movs	r0, r4
     320:	47a8      	blx	r5
{
	/* Sanity check arguments */
	Assert(module);

	/* Enable callback */
	module->callback_enable_mask |= (1 << callback_type);
     322:	2231      	movs	r2, #49	; 0x31
     324:	5ca1      	ldrb	r1, [r4, r2]
     326:	2303      	movs	r3, #3
     328:	430b      	orrs	r3, r1
     32a:	54a3      	strb	r3, [r4, r2]

    //! [setup_enable_callbacks]
    usart_enable_callback(&bt_usart_instance, USART_CALLBACK_BUFFER_TRANSMITTED);
    usart_enable_callback(&bt_usart_instance, USART_CALLBACK_BUFFER_RECEIVED);
    //! [setup_enable_callbacks]
}
     32c:	bd70      	pop	{r4, r5, r6, pc}
     32e:	46c0      	nop			; (mov r8, r8)
     330:	20000128 	.word	0x20000128
     334:	00000219 	.word	0x00000219
     338:	000023f9 	.word	0x000023f9
     33c:	0000048d 	.word	0x0000048d

00000340 <bt_usart_receive_job>:

//=============================================================================
//! \brief Check for received messages at the BT USART.
//=============================================================================
void bt_usart_receive_job(void)
{
     340:	b510      	push	{r4, lr}
    usart_read_buffer_job(&bt_usart_instance, (uint8_t *)rx_buffer, MIN_RX_BUFFER_LENGTH);
     342:	2201      	movs	r2, #1
     344:	4902      	ldr	r1, [pc, #8]	; (350 <bt_usart_receive_job+0x10>)
     346:	4803      	ldr	r0, [pc, #12]	; (354 <bt_usart_receive_job+0x14>)
     348:	4b03      	ldr	r3, [pc, #12]	; (358 <bt_usart_receive_job+0x18>)
     34a:	4798      	blx	r3
}
     34c:	bd10      	pop	{r4, pc}
     34e:	46c0      	nop			; (mov r8, r8)
     350:	200001a8 	.word	0x200001a8
     354:	20000128 	.word	0x20000128
     358:	00002431 	.word	0x00002431

0000035c <bt_start_setup>:

//=============================================================================
//! \brief Send the handshake to BT USART.
//=============================================================================
void bt_start_setup()
{
     35c:	b510      	push	{r4, lr}
    change_light_state(E_LIGHT_OFF, false);
     35e:	2100      	movs	r1, #0
     360:	2000      	movs	r0, #0
     362:	4b08      	ldr	r3, [pc, #32]	; (384 <bt_start_setup+0x28>)
     364:	4798      	blx	r3
    uint8_t* init_resp = "<BOARD>";
    usart_write_buffer_job(&bt_usart_instance, init_resp, 7);
     366:	2207      	movs	r2, #7
     368:	4907      	ldr	r1, [pc, #28]	; (388 <bt_start_setup+0x2c>)
     36a:	4808      	ldr	r0, [pc, #32]	; (38c <bt_start_setup+0x30>)
     36c:	4b08      	ldr	r3, [pc, #32]	; (390 <bt_start_setup+0x34>)
     36e:	4798      	blx	r3
    bt_timer = 0;
     370:	2300      	movs	r3, #0
     372:	4a08      	ldr	r2, [pc, #32]	; (394 <bt_start_setup+0x38>)
     374:	6013      	str	r3, [r2, #0]
    bt_connected = true;
     376:	2101      	movs	r1, #1
     378:	4a07      	ldr	r2, [pc, #28]	; (398 <bt_start_setup+0x3c>)
     37a:	7011      	strb	r1, [r2, #0]
    poll_requested = false;
     37c:	4a07      	ldr	r2, [pc, #28]	; (39c <bt_start_setup+0x40>)
     37e:	7013      	strb	r3, [r2, #0]
}
     380:	bd10      	pop	{r4, pc}
     382:	46c0      	nop			; (mov r8, r8)
     384:	00002fc1 	.word	0x00002fc1
     388:	00005714 	.word	0x00005714
     38c:	20000128 	.word	0x20000128
     390:	00002411 	.word	0x00002411
     394:	200001d8 	.word	0x200001d8
     398:	200001df 	.word	0x200001df
     39c:	200001b4 	.word	0x200001b4

000003a0 <bt_received>:

//=============================================================================
//! \brief Treat the received messages at the BT USART.
//=============================================================================
void bt_received(uint8_t* received_msg)
{
     3a0:	b570      	push	{r4, r5, r6, lr}
    if (!bt_connected)
     3a2:	4b2c      	ldr	r3, [pc, #176]	; (454 <bt_received+0xb4>)
     3a4:	781b      	ldrb	r3, [r3, #0]
     3a6:	2b00      	cmp	r3, #0
     3a8:	d107      	bne.n	3ba <bt_received+0x1a>
    {
        if (strcmp((const char*) received_msg, "OCTO") == 0)
     3aa:	492b      	ldr	r1, [pc, #172]	; (458 <bt_received+0xb8>)
     3ac:	4b2b      	ldr	r3, [pc, #172]	; (45c <bt_received+0xbc>)
     3ae:	4798      	blx	r3
     3b0:	2800      	cmp	r0, #0
     3b2:	d14e      	bne.n	452 <bt_received+0xb2>
        {
            bt_start_setup();
     3b4:	4b2a      	ldr	r3, [pc, #168]	; (460 <bt_received+0xc0>)
     3b6:	4798      	blx	r3
     3b8:	e04b      	b.n	452 <bt_received+0xb2>
        }
    }
    else
    {
        if (received_msg[0] == 'W')
     3ba:	7803      	ldrb	r3, [r0, #0]
     3bc:	2b57      	cmp	r3, #87	; 0x57
     3be:	d136      	bne.n	42e <bt_received+0x8e>
        {
            int nr_params = received_msg[2] - 0x30;
     3c0:	7886      	ldrb	r6, [r0, #2]
     3c2:	3e30      	subs	r6, #48	; 0x30
            int index = 4;
            for (int i = 0; i < nr_params; i++, index+=4)
     3c4:	2e00      	cmp	r6, #0
     3c6:	dd2c      	ble.n	422 <bt_received+0x82>
     3c8:	1d04      	adds	r4, r0, #4
     3ca:	2500      	movs	r5, #0
            {
                if (received_msg[index] == 'L')
     3cc:	7823      	ldrb	r3, [r4, #0]
     3ce:	2b4c      	cmp	r3, #76	; 0x4c
     3d0:	d106      	bne.n	3e0 <bt_received+0x40>
                {
                    int new_mode = (E_LIGHT_MODE) received_msg[index+2] - 0x30;
                    change_light_state(new_mode, false);
     3d2:	78a0      	ldrb	r0, [r4, #2]
     3d4:	3830      	subs	r0, #48	; 0x30
     3d6:	b2c0      	uxtb	r0, r0
     3d8:	2100      	movs	r1, #0
     3da:	4b22      	ldr	r3, [pc, #136]	; (464 <bt_received+0xc4>)
     3dc:	4798      	blx	r3
     3de:	e01c      	b.n	41a <bt_received+0x7a>
                }
                else if (received_msg[index] == 'F')
     3e0:	2b46      	cmp	r3, #70	; 0x46
     3e2:	d105      	bne.n	3f0 <bt_received+0x50>
                {
                    change_light_freq((E_LIGHT_FREQ) received_msg[index+2] - 0x30);
     3e4:	78a0      	ldrb	r0, [r4, #2]
     3e6:	3830      	subs	r0, #48	; 0x30
     3e8:	b2c0      	uxtb	r0, r0
     3ea:	4b1f      	ldr	r3, [pc, #124]	; (468 <bt_received+0xc8>)
     3ec:	4798      	blx	r3
     3ee:	e014      	b.n	41a <bt_received+0x7a>
                }
                else if (received_msg[index] == 'I')
     3f0:	2b49      	cmp	r3, #73	; 0x49
     3f2:	d112      	bne.n	41a <bt_received+0x7a>
                {
                    uint16_t light_perhundred = ((received_msg[index+2] - 0x30) * 10) + (received_msg[index+3] - 0x30);
                    uint16_t light_perthousand = ((light_perhundred * 850) / 100) + 100;
                    change_light_bright(light_perthousand);
     3f4:	78a3      	ldrb	r3, [r4, #2]
     3f6:	3b30      	subs	r3, #48	; 0x30
     3f8:	0018      	movs	r0, r3
     3fa:	009b      	lsls	r3, r3, #2
     3fc:	18c3      	adds	r3, r0, r3
     3fe:	005b      	lsls	r3, r3, #1
     400:	78e2      	ldrb	r2, [r4, #3]
     402:	3a30      	subs	r2, #48	; 0x30
     404:	189b      	adds	r3, r3, r2
     406:	b29b      	uxth	r3, r3
     408:	4818      	ldr	r0, [pc, #96]	; (46c <bt_received+0xcc>)
     40a:	4358      	muls	r0, r3
     40c:	2164      	movs	r1, #100	; 0x64
     40e:	4b18      	ldr	r3, [pc, #96]	; (470 <bt_received+0xd0>)
     410:	4798      	blx	r3
     412:	3064      	adds	r0, #100	; 0x64
     414:	b280      	uxth	r0, r0
     416:	4b17      	ldr	r3, [pc, #92]	; (474 <bt_received+0xd4>)
     418:	4798      	blx	r3
    {
        if (received_msg[0] == 'W')
        {
            int nr_params = received_msg[2] - 0x30;
            int index = 4;
            for (int i = 0; i < nr_params; i++, index+=4)
     41a:	3501      	adds	r5, #1
     41c:	3404      	adds	r4, #4
     41e:	42ae      	cmp	r6, r5
     420:	dcd4      	bgt.n	3cc <bt_received+0x2c>
                    change_light_bright(light_perthousand);
                }
            }
            
            uint8_t* init_resp = "<OK>";
            usart_write_buffer_job(&bt_usart_instance, init_resp, 4);
     422:	2204      	movs	r2, #4
     424:	4914      	ldr	r1, [pc, #80]	; (478 <bt_received+0xd8>)
     426:	4815      	ldr	r0, [pc, #84]	; (47c <bt_received+0xdc>)
     428:	4b15      	ldr	r3, [pc, #84]	; (480 <bt_received+0xe0>)
     42a:	4798      	blx	r3
     42c:	e011      	b.n	452 <bt_received+0xb2>
        }
        else if (received_msg[0] == 'D')
     42e:	2b44      	cmp	r3, #68	; 0x44
     430:	d107      	bne.n	442 <bt_received+0xa2>
        {
            change_light_state(E_LIGHT_ON, false);
     432:	2100      	movs	r1, #0
     434:	2001      	movs	r0, #1
     436:	4b0b      	ldr	r3, [pc, #44]	; (464 <bt_received+0xc4>)
     438:	4798      	blx	r3
            bt_connected = false;
     43a:	2200      	movs	r2, #0
     43c:	4b05      	ldr	r3, [pc, #20]	; (454 <bt_received+0xb4>)
     43e:	701a      	strb	r2, [r3, #0]
     440:	e007      	b.n	452 <bt_received+0xb2>
        }
        else if(strcmp((const char*) received_msg, "OK") == 0)
     442:	4910      	ldr	r1, [pc, #64]	; (484 <bt_received+0xe4>)
     444:	4b05      	ldr	r3, [pc, #20]	; (45c <bt_received+0xbc>)
     446:	4798      	blx	r3
     448:	2800      	cmp	r0, #0
     44a:	d102      	bne.n	452 <bt_received+0xb2>
        {
            poll_requested = false;
     44c:	2200      	movs	r2, #0
     44e:	4b0e      	ldr	r3, [pc, #56]	; (488 <bt_received+0xe8>)
     450:	701a      	strb	r2, [r3, #0]
        }
    }
}
     452:	bd70      	pop	{r4, r5, r6, pc}
     454:	200001df 	.word	0x200001df
     458:	0000571c 	.word	0x0000571c
     45c:	00004f21 	.word	0x00004f21
     460:	0000035d 	.word	0x0000035d
     464:	00002fc1 	.word	0x00002fc1
     468:	00002fd9 	.word	0x00002fd9
     46c:	00000352 	.word	0x00000352
     470:	00003315 	.word	0x00003315
     474:	00002fe5 	.word	0x00002fe5
     478:	00005724 	.word	0x00005724
     47c:	20000128 	.word	0x20000128
     480:	00002411 	.word	0x00002411
     484:	0000572c 	.word	0x0000572c
     488:	200001b4 	.word	0x200001b4

0000048c <usart_read_callback>:
//! \brief Callback Function for USART Read (BT).
//!
//! \param[in] usart_module - The USART module to receive the callback
//=============================================================================
void usart_read_callback(struct usart_module *const usart_module)
{    
     48c:	b510      	push	{r4, lr}
    if ((!bt_start_received) && (rx_buffer[0] == '<'))
     48e:	4b11      	ldr	r3, [pc, #68]	; (4d4 <usart_read_callback+0x48>)
     490:	781b      	ldrb	r3, [r3, #0]
     492:	2b00      	cmp	r3, #0
     494:	d107      	bne.n	4a6 <usart_read_callback+0x1a>
     496:	4b10      	ldr	r3, [pc, #64]	; (4d8 <usart_read_callback+0x4c>)
     498:	781b      	ldrb	r3, [r3, #0]
     49a:	2b3c      	cmp	r3, #60	; 0x3c
     49c:	d103      	bne.n	4a6 <usart_read_callback+0x1a>
    {
        bt_start_received = true;
     49e:	2201      	movs	r2, #1
     4a0:	4b0c      	ldr	r3, [pc, #48]	; (4d4 <usart_read_callback+0x48>)
     4a2:	701a      	strb	r2, [r3, #0]
     4a4:	e015      	b.n	4d2 <usart_read_callback+0x46>
    }
    else
    {
        if (rx_buffer[0] == '>')
     4a6:	4b0c      	ldr	r3, [pc, #48]	; (4d8 <usart_read_callback+0x4c>)
     4a8:	781a      	ldrb	r2, [r3, #0]
     4aa:	2a3e      	cmp	r2, #62	; 0x3e
     4ac:	d10b      	bne.n	4c6 <usart_read_callback+0x3a>
        {
            //port_pin_toggle_output_level(LED_GREEN_PIN);
            bt_received(bt_message);
     4ae:	480b      	ldr	r0, [pc, #44]	; (4dc <usart_read_callback+0x50>)
     4b0:	4b0b      	ldr	r3, [pc, #44]	; (4e0 <usart_read_callback+0x54>)
     4b2:	4798      	blx	r3
            clean_array(bt_counting);
     4b4:	4c0b      	ldr	r4, [pc, #44]	; (4e4 <usart_read_callback+0x58>)
     4b6:	7820      	ldrb	r0, [r4, #0]
     4b8:	4b0b      	ldr	r3, [pc, #44]	; (4e8 <usart_read_callback+0x5c>)
     4ba:	4798      	blx	r3
            bt_counting = 0;
     4bc:	2300      	movs	r3, #0
     4be:	7023      	strb	r3, [r4, #0]
            bt_start_received = false;
     4c0:	4a04      	ldr	r2, [pc, #16]	; (4d4 <usart_read_callback+0x48>)
     4c2:	7013      	strb	r3, [r2, #0]
     4c4:	e005      	b.n	4d2 <usart_read_callback+0x46>
        }
        else
        {
            bt_message[bt_counting] = rx_buffer[0];
     4c6:	4907      	ldr	r1, [pc, #28]	; (4e4 <usart_read_callback+0x58>)
     4c8:	780b      	ldrb	r3, [r1, #0]
     4ca:	4804      	ldr	r0, [pc, #16]	; (4dc <usart_read_callback+0x50>)
     4cc:	54c2      	strb	r2, [r0, r3]
            bt_counting++;
     4ce:	3301      	adds	r3, #1
     4d0:	700b      	strb	r3, [r1, #0]
        }
    }
}
     4d2:	bd10      	pop	{r4, pc}
     4d4:	20000094 	.word	0x20000094
     4d8:	200001a8 	.word	0x200001a8
     4dc:	200001b8 	.word	0x200001b8
     4e0:	000003a1 	.word	0x000003a1
     4e4:	20000095 	.word	0x20000095
     4e8:	00000201 	.word	0x00000201

000004ec <bt_send_light_update>:

//=============================================================================
//! \brief Send the handshake to BT USART.
//=============================================================================
void bt_send_light_update()
{
     4ec:	b500      	push	{lr}
     4ee:	b083      	sub	sp, #12
    uint8_t light_update[8];
    sprintf(light_update, "<U;L=%u;>", light_state.mode);
     4f0:	4b06      	ldr	r3, [pc, #24]	; (50c <bt_send_light_update+0x20>)
     4f2:	781a      	ldrb	r2, [r3, #0]
     4f4:	4906      	ldr	r1, [pc, #24]	; (510 <bt_send_light_update+0x24>)
     4f6:	4668      	mov	r0, sp
     4f8:	4b06      	ldr	r3, [pc, #24]	; (514 <bt_send_light_update+0x28>)
     4fa:	4798      	blx	r3
    usart_write_buffer_job(&bt_usart_instance, light_update, 8);
     4fc:	2208      	movs	r2, #8
     4fe:	4669      	mov	r1, sp
     500:	4805      	ldr	r0, [pc, #20]	; (518 <bt_send_light_update+0x2c>)
     502:	4b06      	ldr	r3, [pc, #24]	; (51c <bt_send_light_update+0x30>)
     504:	4798      	blx	r3
     506:	b003      	add	sp, #12
     508:	bd00      	pop	{pc}
     50a:	46c0      	nop			; (mov r8, r8)
     50c:	2000016c 	.word	0x2000016c
     510:	00005730 	.word	0x00005730
     514:	00004edd 	.word	0x00004edd
     518:	20000128 	.word	0x20000128
     51c:	00002411 	.word	0x00002411

00000520 <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
     520:	b570      	push	{r4, r5, r6, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
     522:	2000      	movs	r0, #0
     524:	4b08      	ldr	r3, [pc, #32]	; (548 <delay_init+0x28>)
     526:	4798      	blx	r3
     528:	0005      	movs	r5, r0
	cycles_per_ms /= 1000;
     52a:	4c08      	ldr	r4, [pc, #32]	; (54c <delay_init+0x2c>)
     52c:	21fa      	movs	r1, #250	; 0xfa
     52e:	0089      	lsls	r1, r1, #2
     530:	47a0      	blx	r4
     532:	4b07      	ldr	r3, [pc, #28]	; (550 <delay_init+0x30>)
     534:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
     536:	4907      	ldr	r1, [pc, #28]	; (554 <delay_init+0x34>)
     538:	0028      	movs	r0, r5
     53a:	47a0      	blx	r4
     53c:	4b06      	ldr	r3, [pc, #24]	; (558 <delay_init+0x38>)
     53e:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
     540:	2205      	movs	r2, #5
     542:	4b06      	ldr	r3, [pc, #24]	; (55c <delay_init+0x3c>)
     544:	601a      	str	r2, [r3, #0]
}
     546:	bd70      	pop	{r4, r5, r6, pc}
     548:	00002b6d 	.word	0x00002b6d
     54c:	00003201 	.word	0x00003201
     550:	20000004 	.word	0x20000004
     554:	000f4240 	.word	0x000f4240
     558:	20000000 	.word	0x20000000
     55c:	e000e010 	.word	0xe000e010

00000560 <delay_cycles_us>:
 *
 * \param n  Number of microseconds to wait
 */
void delay_cycles_us(
		uint32_t n)
{
     560:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 10u */
		delay_cycles(cycles_per_us);
     562:	4b08      	ldr	r3, [pc, #32]	; (584 <delay_cycles_us+0x24>)
     564:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
     566:	4a08      	ldr	r2, [pc, #32]	; (588 <delay_cycles_us+0x28>)
		SysTick->VAL = 0;
     568:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     56a:	2180      	movs	r1, #128	; 0x80
     56c:	0249      	lsls	r1, r1, #9
 * \param n  Number of microseconds to wait
 */
void delay_cycles_us(
		uint32_t n)
{
	while (n--) {
     56e:	e006      	b.n	57e <delay_cycles_us+0x1e>
 * \param n  Number of cycles to delay
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
     570:	2c00      	cmp	r4, #0
     572:	d004      	beq.n	57e <delay_cycles_us+0x1e>
		SysTick->LOAD = n;
     574:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
     576:	6095      	str	r5, [r2, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     578:	6813      	ldr	r3, [r2, #0]
     57a:	420b      	tst	r3, r1
     57c:	d0fc      	beq.n	578 <delay_cycles_us+0x18>
     57e:	3801      	subs	r0, #1
     580:	d2f6      	bcs.n	570 <delay_cycles_us+0x10>
		/* Devide up to blocks of 10u */
		delay_cycles(cycles_per_us);
	}
}
     582:	bd30      	pop	{r4, r5, pc}
     584:	20000000 	.word	0x20000000
     588:	e000e010 	.word	0xe000e010

0000058c <rtc_count_is_syncing>:
{
 	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     58c:	6803      	ldr	r3, [r0, #0]

        if (rtc_module->MODE0.STATUS.reg & RTC_STATUS_SYNCBUSY) {
     58e:	7a98      	ldrb	r0, [r3, #10]
     590:	09c0      	lsrs	r0, r0, #7
                return true;
        }

        return false;
}
     592:	4770      	bx	lr

00000594 <rtc_count_enable>:
 * module configuration parameters cannot be altered while the module is enabled.
 *
 * \param[in,out]  module  RTC hardware module
 */
void rtc_count_enable(struct rtc_module *const module)
{
     594:	b570      	push	{r4, r5, r6, lr}
     596:	0004      	movs	r4, r0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     598:	6806      	ldr	r6, [r0, #0]
     59a:	2208      	movs	r2, #8
     59c:	4b05      	ldr	r3, [pc, #20]	; (5b4 <rtc_count_enable+0x20>)
     59e:	601a      	str	r2, [r3, #0]

#if RTC_COUNT_ASYNC == true
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_RTC);
#endif

	while (rtc_count_is_syncing(module)) {
     5a0:	4d05      	ldr	r5, [pc, #20]	; (5b8 <rtc_count_enable+0x24>)
     5a2:	0020      	movs	r0, r4
     5a4:	47a8      	blx	r5
     5a6:	2800      	cmp	r0, #0
     5a8:	d1fb      	bne.n	5a2 <rtc_count_enable+0xe>
		/* Wait for synchronization */
	}

	/* Enable RTC module. */
	rtc_module->MODE0.CTRL.reg |= RTC_MODE0_CTRL_ENABLE;
     5aa:	8832      	ldrh	r2, [r6, #0]
     5ac:	2302      	movs	r3, #2
     5ae:	4313      	orrs	r3, r2
     5b0:	8033      	strh	r3, [r6, #0]
}
     5b2:	bd70      	pop	{r4, r5, r6, pc}
     5b4:	e000e100 	.word	0xe000e100
     5b8:	0000058d 	.word	0x0000058d

000005bc <rtc_count_disable>:
 * Disables the RTC module.
 *
 * \param[in,out]  module  RTC hardware module
 */
void rtc_count_disable(struct rtc_module *const module)
{
     5bc:	b570      	push	{r4, r5, r6, lr}
     5be:	0004      	movs	r4, r0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     5c0:	6806      	ldr	r6, [r0, #0]
 * \param[in] vector  Interrupt vector to disable
 */
static inline void system_interrupt_disable(
		const enum system_interrupt_vector vector)
{
	NVIC->ICER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     5c2:	2108      	movs	r1, #8
     5c4:	2380      	movs	r3, #128	; 0x80
     5c6:	4a06      	ldr	r2, [pc, #24]	; (5e0 <rtc_count_disable+0x24>)
     5c8:	50d1      	str	r1, [r2, r3]

#if RTC_COUNT_ASYNC == true
	system_interrupt_disable(SYSTEM_INTERRUPT_MODULE_RTC);
#endif

	while (rtc_count_is_syncing(module)) {
     5ca:	4d06      	ldr	r5, [pc, #24]	; (5e4 <rtc_count_disable+0x28>)
     5cc:	0020      	movs	r0, r4
     5ce:	47a8      	blx	r5
     5d0:	2800      	cmp	r0, #0
     5d2:	d1fb      	bne.n	5cc <rtc_count_disable+0x10>
		/* Wait for synchronization */
	}

	/* Disable RTC module. */
	rtc_module->MODE0.CTRL.reg &= ~RTC_MODE0_CTRL_ENABLE;
     5d4:	8833      	ldrh	r3, [r6, #0]
     5d6:	2202      	movs	r2, #2
     5d8:	4393      	bics	r3, r2
     5da:	8033      	strh	r3, [r6, #0]
}
     5dc:	bd70      	pop	{r4, r5, r6, pc}
     5de:	46c0      	nop			; (mov r8, r8)
     5e0:	e000e100 	.word	0xe000e100
     5e4:	0000058d 	.word	0x0000058d

000005e8 <rtc_count_reset>:
 * Resets the RTC to hardware defaults.
 *
 * \param[in,out]  module  Pointer to the software instance struct
 */
void rtc_count_reset(struct rtc_module *const module)
{
     5e8:	b570      	push	{r4, r5, r6, lr}
     5ea:	0004      	movs	r4, r0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     5ec:	6806      	ldr	r6, [r0, #0]

	/* Disable module before reset. */
	rtc_count_disable(module);
     5ee:	4b07      	ldr	r3, [pc, #28]	; (60c <rtc_count_reset+0x24>)
     5f0:	4798      	blx	r3

#if RTC_COUNT_ASYNC == true
	module->registered_callback = 0;
     5f2:	2300      	movs	r3, #0
     5f4:	82a3      	strh	r3, [r4, #20]
	module->enabled_callback    = 0;
     5f6:	82e3      	strh	r3, [r4, #22]
#endif

	while (rtc_count_is_syncing(module)) {
     5f8:	4d05      	ldr	r5, [pc, #20]	; (610 <rtc_count_reset+0x28>)
     5fa:	0020      	movs	r0, r4
     5fc:	47a8      	blx	r5
     5fe:	2800      	cmp	r0, #0
     600:	d1fb      	bne.n	5fa <rtc_count_reset+0x12>
		/* Wait for synchronization */
	}

	/* Initiate software reset. */
	rtc_module->MODE0.CTRL.reg |= RTC_MODE0_CTRL_SWRST;
     602:	8832      	ldrh	r2, [r6, #0]
     604:	2301      	movs	r3, #1
     606:	4313      	orrs	r3, r2
     608:	8033      	strh	r3, [r6, #0]
}
     60a:	bd70      	pop	{r4, r5, r6, pc}
     60c:	000005bd 	.word	0x000005bd
     610:	0000058d 	.word	0x0000058d

00000614 <rtc_count_set_compare>:
 */
enum status_code rtc_count_set_compare(
		struct rtc_module *const module,
		const uint32_t comp_value,
		const enum rtc_count_compare comp_index)
{
     614:	b5f0      	push	{r4, r5, r6, r7, lr}
     616:	b083      	sub	sp, #12
     618:	0004      	movs	r4, r0
     61a:	9101      	str	r1, [sp, #4]
     61c:	0015      	movs	r5, r2
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     61e:	6806      	ldr	r6, [r0, #0]

	while (rtc_count_is_syncing(module)) {
     620:	4f11      	ldr	r7, [pc, #68]	; (668 <rtc_count_set_compare+0x54>)
     622:	0020      	movs	r0, r4
     624:	47b8      	blx	r7
     626:	2800      	cmp	r0, #0
     628:	d1fb      	bne.n	622 <rtc_count_set_compare+0xe>
		/* Wait for synchronization */
	}

	/* Set compare values based on operation mode. */
	switch (module->mode) {
     62a:	7923      	ldrb	r3, [r4, #4]
     62c:	2b00      	cmp	r3, #0
     62e:	d00a      	beq.n	646 <rtc_count_set_compare+0x32>
     630:	2b01      	cmp	r3, #1
     632:	d116      	bne.n	662 <rtc_count_set_compare+0x4e>
		case RTC_COUNT_MODE_32BIT:
			/* Check sanity of comp_index. */
			if ((uint32_t)comp_index > RTC_NUM_OF_COMP32) {
				return STATUS_ERR_INVALID_ARG;
     634:	3017      	adds	r0, #23

	/* Set compare values based on operation mode. */
	switch (module->mode) {
		case RTC_COUNT_MODE_32BIT:
			/* Check sanity of comp_index. */
			if ((uint32_t)comp_index > RTC_NUM_OF_COMP32) {
     636:	2d01      	cmp	r5, #1
     638:	d814      	bhi.n	664 <rtc_count_set_compare+0x50>
				return STATUS_ERR_INVALID_ARG;
			}

			/* Set compare value for COMP. */
			rtc_module->MODE0.COMP[comp_index].reg = comp_value;
     63a:	3506      	adds	r5, #6
     63c:	00ad      	lsls	r5, r5, #2
     63e:	9b01      	ldr	r3, [sp, #4]
     640:	51ab      	str	r3, [r5, r6]
			Assert(false);
			return STATUS_ERR_BAD_FORMAT;
	}

	/* Return status if everything is OK. */
	return STATUS_OK;
     642:	2000      	movs	r0, #0
			}

			/* Set compare value for COMP. */
			rtc_module->MODE0.COMP[comp_index].reg = comp_value;

			break;
     644:	e00e      	b.n	664 <rtc_count_set_compare+0x50>

		case RTC_COUNT_MODE_16BIT:
			/* Check sanity of comp_index. */
			if ((uint32_t)comp_index > RTC_NUM_OF_COMP16) {
				return STATUS_ERR_INVALID_ARG;
     646:	2017      	movs	r0, #23

			break;

		case RTC_COUNT_MODE_16BIT:
			/* Check sanity of comp_index. */
			if ((uint32_t)comp_index > RTC_NUM_OF_COMP16) {
     648:	2d02      	cmp	r5, #2
     64a:	d80b      	bhi.n	664 <rtc_count_set_compare+0x50>
				return STATUS_ERR_INVALID_ARG;
			}

			/* Check that 16-bit value is provided. */
			if (comp_value > 0xffff) {
     64c:	4b07      	ldr	r3, [pc, #28]	; (66c <rtc_count_set_compare+0x58>)
     64e:	9a01      	ldr	r2, [sp, #4]
     650:	429a      	cmp	r2, r3
     652:	d807      	bhi.n	664 <rtc_count_set_compare+0x50>
				Assert(false);
				return STATUS_ERR_INVALID_ARG;
			}

			/* Set compare value for COMP. */
			rtc_module->MODE1.COMP[comp_index].reg = comp_value & 0xffff;
     654:	466b      	mov	r3, sp
     656:	889b      	ldrh	r3, [r3, #4]
     658:	350c      	adds	r5, #12
     65a:	006d      	lsls	r5, r5, #1
     65c:	53ab      	strh	r3, [r5, r6]
			Assert(false);
			return STATUS_ERR_BAD_FORMAT;
	}

	/* Return status if everything is OK. */
	return STATUS_OK;
     65e:	2000      	movs	r0, #0
			}

			/* Set compare value for COMP. */
			rtc_module->MODE1.COMP[comp_index].reg = comp_value & 0xffff;

			break;
     660:	e000      	b.n	664 <rtc_count_set_compare+0x50>

		default:
			Assert(false);
			return STATUS_ERR_BAD_FORMAT;
     662:	201a      	movs	r0, #26
	}

	/* Return status if everything is OK. */
	return STATUS_OK;
}
     664:	b003      	add	sp, #12
     666:	bdf0      	pop	{r4, r5, r6, r7, pc}
     668:	0000058d 	.word	0x0000058d
     66c:	0000ffff 	.word	0x0000ffff

00000670 <rtc_count_init>:
 */
enum status_code rtc_count_init(
		struct rtc_module *const module,
		Rtc *const hw,
		const struct rtc_count_config *const config)
{
     670:	b5f0      	push	{r4, r5, r6, r7, lr}
     672:	b083      	sub	sp, #12
     674:	0004      	movs	r4, r0
     676:	0016      	movs	r6, r2
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
     678:	6001      	str	r1, [r0, #0]
     67a:	4a2e      	ldr	r2, [pc, #184]	; (734 <rtc_count_init+0xc4>)
     67c:	6991      	ldr	r1, [r2, #24]
     67e:	2320      	movs	r3, #32
     680:	430b      	orrs	r3, r1
     682:	6193      	str	r3, [r2, #24]
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_RTC);

	/* Set up GCLK */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = GCLK_GENERATOR_2;
     684:	a901      	add	r1, sp, #4
     686:	2302      	movs	r3, #2
     688:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(RTC_GCLK_ID, &gclk_chan_conf);
     68a:	2004      	movs	r0, #4
     68c:	4b2a      	ldr	r3, [pc, #168]	; (738 <rtc_count_init+0xc8>)
     68e:	4798      	blx	r3
	system_gclk_chan_enable(RTC_GCLK_ID);
     690:	2004      	movs	r0, #4
     692:	4b2a      	ldr	r3, [pc, #168]	; (73c <rtc_count_init+0xcc>)
     694:	4798      	blx	r3

	/* Reset module to hardware defaults. */
	rtc_count_reset(module);
     696:	0020      	movs	r0, r4
     698:	4b29      	ldr	r3, [pc, #164]	; (740 <rtc_count_init+0xd0>)
     69a:	4798      	blx	r3

	/* Save conf_struct internally for continued use. */
	module->mode                = config->mode;
     69c:	78b3      	ldrb	r3, [r6, #2]
     69e:	7123      	strb	r3, [r4, #4]
	module->continuously_update = config->continuously_update;
     6a0:	7933      	ldrb	r3, [r6, #4]
     6a2:	7163      	strb	r3, [r4, #5]

#  if (RTC_INST_NUM == 1)
	_rtc_instance[0] = module;
     6a4:	4b27      	ldr	r3, [pc, #156]	; (744 <rtc_count_init+0xd4>)
     6a6:	601c      	str	r4, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     6a8:	6827      	ldr	r7, [r4, #0]

	rtc_module->MODE0.CTRL.reg = RTC_MODE0_CTRL_MODE(0) | config->prescaler;
     6aa:	8833      	ldrh	r3, [r6, #0]
     6ac:	803b      	strh	r3, [r7, #0]

	/* Set mode and clear on match if applicable. */
	switch (config->mode) {
     6ae:	78b3      	ldrb	r3, [r6, #2]
     6b0:	2b00      	cmp	r3, #0
     6b2:	d017      	beq.n	6e4 <rtc_count_init+0x74>
						(enum rtc_count_compare)i);
			}
			break;
		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
     6b4:	2017      	movs	r0, #23
	Rtc *const rtc_module = module->hw;

	rtc_module->MODE0.CTRL.reg = RTC_MODE0_CTRL_MODE(0) | config->prescaler;

	/* Set mode and clear on match if applicable. */
	switch (config->mode) {
     6b6:	2b01      	cmp	r3, #1
     6b8:	d13a      	bne.n	730 <rtc_count_init+0xc0>
		case RTC_COUNT_MODE_32BIT:
			/* Set 32bit mode and clear on match if applicable. */
			rtc_module->MODE0.CTRL.reg |= RTC_MODE0_CTRL_MODE(0);
     6ba:	883b      	ldrh	r3, [r7, #0]
     6bc:	b29b      	uxth	r3, r3
     6be:	803b      	strh	r3, [r7, #0]

			/* Check if clear on compare match should be set. */
			if (config->clear_on_match) {
     6c0:	78f3      	ldrb	r3, [r6, #3]
     6c2:	2b00      	cmp	r3, #0
     6c4:	d003      	beq.n	6ce <rtc_count_init+0x5e>
				/* Set clear on match. */
				rtc_module->MODE0.CTRL.reg |= RTC_MODE0_CTRL_MATCHCLR;
     6c6:	883a      	ldrh	r2, [r7, #0]
     6c8:	2380      	movs	r3, #128	; 0x80
     6ca:	4313      	orrs	r3, r2
     6cc:	803b      	strh	r3, [r7, #0]
			}
			/* Set compare values. */
			for (uint8_t i = 0; i < RTC_NUM_OF_COMP32; i++) {
				while (rtc_count_is_syncing(module)) {
     6ce:	4d1e      	ldr	r5, [pc, #120]	; (748 <rtc_count_init+0xd8>)
     6d0:	0020      	movs	r0, r4
     6d2:	47a8      	blx	r5
     6d4:	2800      	cmp	r0, #0
     6d6:	d1fb      	bne.n	6d0 <rtc_count_init+0x60>
					/* Wait for synchronization */
				}

				rtc_count_set_compare(module, config->compare_values[i],
     6d8:	2200      	movs	r2, #0
     6da:	68b1      	ldr	r1, [r6, #8]
     6dc:	0020      	movs	r0, r4
     6de:	4b1b      	ldr	r3, [pc, #108]	; (74c <rtc_count_init+0xdc>)
     6e0:	4798      	blx	r3
     6e2:	e01b      	b.n	71c <rtc_count_init+0xac>
			}
			break;

		case RTC_COUNT_MODE_16BIT:
			/* Set 16bit mode. */
			rtc_module->MODE1.CTRL.reg |= RTC_MODE1_CTRL_MODE(1);
     6e4:	883a      	ldrh	r2, [r7, #0]
     6e6:	2304      	movs	r3, #4
     6e8:	4313      	orrs	r3, r2
     6ea:	803b      	strh	r3, [r7, #0]

			/* Check if match on clear is set, and return invalid
			 * argument if set. */
			if (config->clear_on_match) {
     6ec:	78f3      	ldrb	r3, [r6, #3]
				Assert(false);
				return STATUS_ERR_INVALID_ARG;
     6ee:	2017      	movs	r0, #23
			/* Set 16bit mode. */
			rtc_module->MODE1.CTRL.reg |= RTC_MODE1_CTRL_MODE(1);

			/* Check if match on clear is set, and return invalid
			 * argument if set. */
			if (config->clear_on_match) {
     6f0:	2b00      	cmp	r3, #0
     6f2:	d11d      	bne.n	730 <rtc_count_init+0xc0>
				Assert(false);
				return STATUS_ERR_INVALID_ARG;
			}
			/* Set compare values. */
			for (uint8_t i = 0; i < RTC_NUM_OF_COMP16; i++) {
				while (rtc_count_is_syncing(module)) {
     6f4:	4d14      	ldr	r5, [pc, #80]	; (748 <rtc_count_init+0xd8>)
     6f6:	0020      	movs	r0, r4
     6f8:	47a8      	blx	r5
     6fa:	2800      	cmp	r0, #0
     6fc:	d1fb      	bne.n	6f6 <rtc_count_init+0x86>
					/* Wait for synchronization */
				}

				rtc_count_set_compare(module, config->compare_values[i],
     6fe:	2200      	movs	r2, #0
     700:	68b1      	ldr	r1, [r6, #8]
     702:	0020      	movs	r0, r4
     704:	4b11      	ldr	r3, [pc, #68]	; (74c <rtc_count_init+0xdc>)
     706:	4798      	blx	r3
				Assert(false);
				return STATUS_ERR_INVALID_ARG;
			}
			/* Set compare values. */
			for (uint8_t i = 0; i < RTC_NUM_OF_COMP16; i++) {
				while (rtc_count_is_syncing(module)) {
     708:	4d0f      	ldr	r5, [pc, #60]	; (748 <rtc_count_init+0xd8>)
     70a:	0020      	movs	r0, r4
     70c:	47a8      	blx	r5
     70e:	2800      	cmp	r0, #0
     710:	d1fb      	bne.n	70a <rtc_count_init+0x9a>
					/* Wait for synchronization */
				}

				rtc_count_set_compare(module, config->compare_values[i],
     712:	2201      	movs	r2, #1
     714:	68f1      	ldr	r1, [r6, #12]
     716:	0020      	movs	r0, r4
     718:	4b0c      	ldr	r3, [pc, #48]	; (74c <rtc_count_init+0xdc>)
     71a:	4798      	blx	r3
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
	}

	/* Check to set continuously clock read update mode. */
	if (config->continuously_update) {
     71c:	7933      	ldrb	r3, [r6, #4]
		/* Set continuously mode. */
		rtc_module->MODE0.READREQ.reg |= RTC_READREQ_RCONT;
	}

	/* Return status OK if everything was configured. */
	return STATUS_OK;
     71e:	2000      	movs	r0, #0
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
	}

	/* Check to set continuously clock read update mode. */
	if (config->continuously_update) {
     720:	2b00      	cmp	r3, #0
     722:	d005      	beq.n	730 <rtc_count_init+0xc0>
		/* Set continuously mode. */
		rtc_module->MODE0.READREQ.reg |= RTC_READREQ_RCONT;
     724:	887a      	ldrh	r2, [r7, #2]
     726:	2380      	movs	r3, #128	; 0x80
     728:	01db      	lsls	r3, r3, #7
     72a:	4313      	orrs	r3, r2
     72c:	807b      	strh	r3, [r7, #2]
     72e:	e7ff      	b.n	730 <rtc_count_init+0xc0>
	_rtc_instance[_rtc_get_inst_index(hw)] = module;
#  endif

	/* Set config and return status. */
	return _rtc_count_set_config(module, config);
}
     730:	b003      	add	sp, #12
     732:	bdf0      	pop	{r4, r5, r6, r7, pc}
     734:	40000400 	.word	0x40000400
     738:	00002c85 	.word	0x00002c85
     73c:	00002bf9 	.word	0x00002bf9
     740:	000005e9 	.word	0x000005e9
     744:	200001e4 	.word	0x200001e4
     748:	0000058d 	.word	0x0000058d
     74c:	00000615 	.word	0x00000615

00000750 <rtc_count_set_period>:
 * \retval STATUS_ERR_UNSUPPORTED_DEV  If module is not operated in 16-bit mode
 */
enum status_code rtc_count_set_period(
		struct rtc_module *const module,
		const uint16_t period_value)
{
     750:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     752:	0004      	movs	r4, r0
     754:	000e      	movs	r6, r1
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;

	/* Check that correct mode is set. */
	if (module->mode != RTC_COUNT_MODE_16BIT) {
     756:	7903      	ldrb	r3, [r0, #4]
		return STATUS_ERR_UNSUPPORTED_DEV;
     758:	2015      	movs	r0, #21
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;

	/* Check that correct mode is set. */
	if (module->mode != RTC_COUNT_MODE_16BIT) {
     75a:	2b00      	cmp	r3, #0
     75c:	d106      	bne.n	76c <rtc_count_set_period+0x1c>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     75e:	6827      	ldr	r7, [r4, #0]
	/* Check that correct mode is set. */
	if (module->mode != RTC_COUNT_MODE_16BIT) {
		return STATUS_ERR_UNSUPPORTED_DEV;
	}

	while (rtc_count_is_syncing(module)) {
     760:	4d03      	ldr	r5, [pc, #12]	; (770 <rtc_count_set_period+0x20>)
     762:	0020      	movs	r0, r4
     764:	47a8      	blx	r5
     766:	2800      	cmp	r0, #0
     768:	d1fb      	bne.n	762 <rtc_count_set_period+0x12>
		/* Wait for synchronization */
	}

	/* Write value to register. */
	rtc_module->MODE1.PER.reg = period_value;
     76a:	82be      	strh	r6, [r7, #20]

	return STATUS_OK;
}
     76c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     76e:	46c0      	nop			; (mov r8, r8)
     770:	0000058d 	.word	0x0000058d

00000774 <rtc_count_register_callback>:
{

	enum status_code status = STATUS_OK;

	/* Overflow callback */
	if (callback_type == RTC_COUNT_CALLBACK_OVERFLOW) {
     774:	2a02      	cmp	r2, #2
     776:	d00b      	beq.n	790 <rtc_count_register_callback+0x1c>
		status = STATUS_OK;
	} else {
		/* Make sure callback type can be registered */
		switch (module->mode) {
     778:	7903      	ldrb	r3, [r0, #4]
     77a:	2b00      	cmp	r3, #0
     77c:	d005      	beq.n	78a <rtc_count_register_callback+0x16>
     77e:	2b01      	cmp	r3, #1
     780:	d111      	bne.n	7a6 <rtc_count_register_callback+0x32>
     782:	3316      	adds	r3, #22
		case RTC_COUNT_MODE_32BIT:
			/* Check sanity for 32-bit mode. */
			if (callback_type > RTC_NUM_OF_COMP32) {
     784:	2a01      	cmp	r2, #1
     786:	d80f      	bhi.n	7a8 <rtc_count_register_callback+0x34>
     788:	e002      	b.n	790 <rtc_count_register_callback+0x1c>
     78a:	2317      	movs	r3, #23
			}

			break;
		case RTC_COUNT_MODE_16BIT:
			/* Check sanity for 16-bit mode. */
			if (callback_type > RTC_NUM_OF_COMP16) {
     78c:	2a02      	cmp	r2, #2
     78e:	d80b      	bhi.n	7a8 <rtc_count_register_callback+0x34>
		}
	}

	if (status == STATUS_OK) {
		/* Register callback */
		module->callbacks[callback_type] = callback;
     790:	1c93      	adds	r3, r2, #2
     792:	009b      	lsls	r3, r3, #2
     794:	5019      	str	r1, [r3, r0]
		/* Set corresponding bit to set callback as registered */
		module->registered_callback |= (1 << callback_type);
     796:	8a81      	ldrh	r1, [r0, #20]
     798:	2301      	movs	r3, #1
     79a:	4093      	lsls	r3, r2
     79c:	430b      	orrs	r3, r1
     79e:	b29b      	uxth	r3, r3
     7a0:	8283      	strh	r3, [r0, #20]
     7a2:	2300      	movs	r3, #0
     7a4:	e000      	b.n	7a8 <rtc_count_register_callback+0x34>
			if (callback_type > RTC_NUM_OF_COMP16) {
				status = STATUS_ERR_INVALID_ARG;
			}
			break;
		default:
			status = STATUS_ERR_INVALID_ARG;
     7a6:	2317      	movs	r3, #23
		/* Set corresponding bit to set callback as registered */
		module->registered_callback |= (1 << callback_type);
	}

	return status;
}
     7a8:	0018      	movs	r0, r3
     7aa:	4770      	bx	lr

000007ac <rtc_count_enable_callback>:
 * \param[in]     callback_type Callback type to enable
 */
void rtc_count_enable_callback(
		struct rtc_module *const module,
		enum rtc_count_callback callback_type)
{
     7ac:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     7ae:	6802      	ldr	r2, [r0, #0]

	if (callback_type == RTC_COUNT_CALLBACK_OVERFLOW) {
     7b0:	2902      	cmp	r1, #2
     7b2:	d102      	bne.n	7ba <rtc_count_enable_callback+0xe>
		rtc_module->MODE0.INTENSET.reg = RTC_MODE0_INTFLAG_OVF;
     7b4:	2380      	movs	r3, #128	; 0x80
     7b6:	71d3      	strb	r3, [r2, #7]
     7b8:	e004      	b.n	7c4 <rtc_count_enable_callback+0x18>
	} else {
		rtc_module->MODE0.INTENSET.reg = RTC_MODE1_INTFLAG_CMP(1 << callback_type);
     7ba:	2301      	movs	r3, #1
     7bc:	408b      	lsls	r3, r1
     7be:	2403      	movs	r4, #3
     7c0:	4023      	ands	r3, r4
     7c2:	71d3      	strb	r3, [r2, #7]
	}
	/* Mark callback as enabled. */
	module->enabled_callback |= (1 << callback_type);
     7c4:	8ac2      	ldrh	r2, [r0, #22]
     7c6:	2301      	movs	r3, #1
     7c8:	408b      	lsls	r3, r1
     7ca:	4313      	orrs	r3, r2
     7cc:	b29b      	uxth	r3, r3
     7ce:	82c3      	strh	r3, [r0, #22]
}
     7d0:	bd10      	pop	{r4, pc}
     7d2:	46c0      	nop			; (mov r8, r8)

000007d4 <RTC_Handler>:
/**
 * \internal ISR handler for RTC
 */
#if (RTC_INST_NUM == 1)
void RTC_Handler(void)
{
     7d4:	b510      	push	{r4, lr}
 *
 * \param [in] instance_index  Default value 0
 */
static void _rtc_interrupt_handler(const uint32_t instance_index)
{
	struct rtc_module *module = _rtc_instance[instance_index];
     7d6:	4b12      	ldr	r3, [pc, #72]	; (820 <RTC_Handler+0x4c>)
     7d8:	681a      	ldr	r2, [r3, #0]

	Rtc *const rtc_module = module->hw;
     7da:	6814      	ldr	r4, [r2, #0]

	/* Combine callback registered and enabled masks */
	uint16_t callback_mask = module->enabled_callback;
     7dc:	8ad3      	ldrh	r3, [r2, #22]
	callback_mask &= module->registered_callback;
     7de:	8a91      	ldrh	r1, [r2, #20]
     7e0:	4019      	ands	r1, r3

	/* Read and mask interrupt flag register */
	uint16_t interrupt_status = rtc_module->MODE0.INTFLAG.reg;
     7e2:	7a23      	ldrb	r3, [r4, #8]
	interrupt_status &= rtc_module->MODE0.INTENSET.reg;
     7e4:	79e0      	ldrb	r0, [r4, #7]
     7e6:	4003      	ands	r3, r0

	if (interrupt_status & RTC_MODE0_INTFLAG_OVF) {
     7e8:	09d8      	lsrs	r0, r3, #7
     7ea:	d006      	beq.n	7fa <RTC_Handler+0x26>
		/* Overflow interrupt */
		if (callback_mask & (1 << RTC_COUNT_CALLBACK_OVERFLOW)) {
     7ec:	074b      	lsls	r3, r1, #29
     7ee:	d501      	bpl.n	7f4 <RTC_Handler+0x20>
			module->callbacks[RTC_COUNT_CALLBACK_OVERFLOW]();
     7f0:	6913      	ldr	r3, [r2, #16]
     7f2:	4798      	blx	r3
		}

		/* Clear interrupt flag */
		rtc_module->MODE0.INTFLAG.reg = RTC_MODE0_INTFLAG_OVF;
     7f4:	2380      	movs	r3, #128	; 0x80
     7f6:	7223      	strb	r3, [r4, #8]
     7f8:	e010      	b.n	81c <RTC_Handler+0x48>

	} else if (interrupt_status & RTC_MODE1_INTFLAG_CMP(1 << 0)) {
     7fa:	07d8      	lsls	r0, r3, #31
     7fc:	d506      	bpl.n	80c <RTC_Handler+0x38>
		/* Compare 0 interrupt */
		if (callback_mask & (1 << RTC_COUNT_CALLBACK_COMPARE_0)) {
     7fe:	07cb      	lsls	r3, r1, #31
     800:	d501      	bpl.n	806 <RTC_Handler+0x32>
			module->callbacks[RTC_COUNT_CALLBACK_COMPARE_0]();
     802:	6893      	ldr	r3, [r2, #8]
     804:	4798      	blx	r3
		}
		/* Clear interrupt flag */
		rtc_module->MODE0.INTFLAG.reg = RTC_MODE1_INTFLAG_CMP(1 << 0);
     806:	2301      	movs	r3, #1
     808:	7223      	strb	r3, [r4, #8]
     80a:	e007      	b.n	81c <RTC_Handler+0x48>

	} else if (interrupt_status & RTC_MODE1_INTFLAG_CMP(1 << 1)) {
     80c:	079b      	lsls	r3, r3, #30
     80e:	d505      	bpl.n	81c <RTC_Handler+0x48>
		#if (RTC_NUM_OF_COMP16 > 1) || defined(__DOXYGEN__)
		/* Compare 1 interrupt */
		if (callback_mask & (1 << RTC_COUNT_CALLBACK_COMPARE_1)) {
     810:	078b      	lsls	r3, r1, #30
     812:	d501      	bpl.n	818 <RTC_Handler+0x44>
			module->callbacks[RTC_COUNT_CALLBACK_COMPARE_1]();
     814:	68d3      	ldr	r3, [r2, #12]
     816:	4798      	blx	r3
		}
		/* Clear interrupt flag */
		rtc_module->MODE0.INTFLAG.reg = RTC_MODE1_INTFLAG_CMP(1 << 1);
     818:	2302      	movs	r3, #2
     81a:	7223      	strb	r3, [r4, #8]
 */
#if (RTC_INST_NUM == 1)
void RTC_Handler(void)
{
	_rtc_interrupt_handler(0);
}
     81c:	bd10      	pop	{r4, pc}
     81e:	46c0      	nop			; (mov r8, r8)
     820:	200001e4 	.word	0x200001e4

00000824 <configure_adc_VMPPT>:
//=============================================================================
//! \brief Initialize ADC peripheral.
//! \return TRUE if that ADC was successfully configured.
//=============================================================================
bool configure_adc_VMPPT (void)
{
     824:	b510      	push	{r4, lr}
     826:	b08c      	sub	sp, #48	; 0x30
    struct adc_config conf_adc;

    adc_get_config_defaults(&conf_adc);
     828:	4668      	mov	r0, sp
     82a:	4b11      	ldr	r3, [pc, #68]	; (870 <configure_adc_VMPPT+0x4c>)
     82c:	4798      	blx	r3

    conf_adc.reference = ADC_REFERENCE_AREFA;
     82e:	2303      	movs	r3, #3
     830:	466a      	mov	r2, sp
     832:	7053      	strb	r3, [r2, #1]
    conf_adc.positive_input = VMPPT_ADC_0_PIN;
     834:	3301      	adds	r3, #1
     836:	7313      	strb	r3, [r2, #12]
    
    //system_voltage_reference_enable(ADC_REFERENCE_AREFA);

    adc_init(&adc_instance, ADC_MODULE, &conf_adc);
     838:	4c0e      	ldr	r4, [pc, #56]	; (874 <configure_adc_VMPPT+0x50>)
     83a:	490f      	ldr	r1, [pc, #60]	; (878 <configure_adc_VMPPT+0x54>)
     83c:	0020      	movs	r0, r4
     83e:	4b0f      	ldr	r3, [pc, #60]	; (87c <configure_adc_VMPPT+0x58>)
     840:	4798      	blx	r3
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
     842:	6822      	ldr	r2, [r4, #0]
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     844:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
     846:	b25b      	sxtb	r3, r3
     848:	2b00      	cmp	r3, #0
     84a:	dbfb      	blt.n	844 <configure_adc_VMPPT+0x20>
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     84c:	2180      	movs	r1, #128	; 0x80
     84e:	0409      	lsls	r1, r1, #16
     850:	4b0b      	ldr	r3, [pc, #44]	; (880 <configure_adc_VMPPT+0x5c>)
     852:	6019      	str	r1, [r3, #0]
#	else
		system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_ADC);
#   endif
#endif

	adc_module->CTRLA.reg |= ADC_CTRLA_ENABLE;
     854:	7811      	ldrb	r1, [r2, #0]
     856:	2302      	movs	r3, #2
     858:	430b      	orrs	r3, r1
     85a:	7013      	strb	r3, [r2, #0]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     85c:	4b05      	ldr	r3, [pc, #20]	; (874 <configure_adc_VMPPT+0x50>)
     85e:	681a      	ldr	r2, [r3, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     860:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
     862:	b25b      	sxtb	r3, r3
     864:	2b00      	cmp	r3, #0
     866:	dbfb      	blt.n	860 <configure_adc_VMPPT+0x3c>

    adc_enable(&adc_instance);

    return true;
}
     868:	2001      	movs	r0, #1
     86a:	b00c      	add	sp, #48	; 0x30
     86c:	bd10      	pop	{r4, pc}
     86e:	46c0      	nop			; (mov r8, r8)
     870:	00000c89 	.word	0x00000c89
     874:	200001e8 	.word	0x200001e8
     878:	42004000 	.word	0x42004000
     87c:	00000cd1 	.word	0x00000cd1
     880:	e000e100 	.word	0xe000e100

00000884 <configure_adc_TEMP>:

bool configure_adc_TEMP (void)
{
     884:	b510      	push	{r4, lr}
     886:	b08c      	sub	sp, #48	; 0x30
    struct adc_config conf_adc;

    adc_get_config_defaults(&conf_adc);
     888:	4668      	mov	r0, sp
     88a:	4b11      	ldr	r3, [pc, #68]	; (8d0 <configure_adc_TEMP+0x4c>)
     88c:	4798      	blx	r3

    conf_adc.reference = ADC_REFERENCE_AREFA;
     88e:	2303      	movs	r3, #3
     890:	466a      	mov	r2, sp
     892:	7053      	strb	r3, [r2, #1]
    conf_adc.positive_input = TEMP_ADC_1_PIN;
     894:	3304      	adds	r3, #4
     896:	7313      	strb	r3, [r2, #12]
    
    //system_voltage_reference_enable(ADC_REFERENCE_AREFA);

    adc_init(&adc_instance, ADC_MODULE, &conf_adc);
     898:	4c0e      	ldr	r4, [pc, #56]	; (8d4 <configure_adc_TEMP+0x50>)
     89a:	490f      	ldr	r1, [pc, #60]	; (8d8 <configure_adc_TEMP+0x54>)
     89c:	0020      	movs	r0, r4
     89e:	4b0f      	ldr	r3, [pc, #60]	; (8dc <configure_adc_TEMP+0x58>)
     8a0:	4798      	blx	r3
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
     8a2:	6822      	ldr	r2, [r4, #0]
     8a4:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
     8a6:	b25b      	sxtb	r3, r3
     8a8:	2b00      	cmp	r3, #0
     8aa:	dbfb      	blt.n	8a4 <configure_adc_TEMP+0x20>
     8ac:	2180      	movs	r1, #128	; 0x80
     8ae:	0409      	lsls	r1, r1, #16
     8b0:	4b0b      	ldr	r3, [pc, #44]	; (8e0 <configure_adc_TEMP+0x5c>)
     8b2:	6019      	str	r1, [r3, #0]
#	else
		system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_ADC);
#   endif
#endif

	adc_module->CTRLA.reg |= ADC_CTRLA_ENABLE;
     8b4:	7811      	ldrb	r1, [r2, #0]
     8b6:	2302      	movs	r3, #2
     8b8:	430b      	orrs	r3, r1
     8ba:	7013      	strb	r3, [r2, #0]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     8bc:	4b05      	ldr	r3, [pc, #20]	; (8d4 <configure_adc_TEMP+0x50>)
     8be:	681a      	ldr	r2, [r3, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     8c0:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
     8c2:	b25b      	sxtb	r3, r3
     8c4:	2b00      	cmp	r3, #0
     8c6:	dbfb      	blt.n	8c0 <configure_adc_TEMP+0x3c>

    adc_enable(&adc_instance);

    return true;
}
     8c8:	2001      	movs	r0, #1
     8ca:	b00c      	add	sp, #48	; 0x30
     8cc:	bd10      	pop	{r4, pc}
     8ce:	46c0      	nop			; (mov r8, r8)
     8d0:	00000c89 	.word	0x00000c89
     8d4:	200001e8 	.word	0x200001e8
     8d8:	42004000 	.word	0x42004000
     8dc:	00000cd1 	.word	0x00000cd1
     8e0:	e000e100 	.word	0xe000e100

000008e4 <turn_off_adc>:
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
     8e4:	4b0a      	ldr	r3, [pc, #40]	; (910 <turn_off_adc+0x2c>)
     8e6:	681a      	ldr	r2, [r3, #0]
 * \param[in] vector  Interrupt vector to disable
 */
static inline void system_interrupt_disable(
		const enum system_interrupt_vector vector)
{
	NVIC->ICER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     8e8:	2080      	movs	r0, #128	; 0x80
     8ea:	0400      	lsls	r0, r0, #16
     8ec:	2380      	movs	r3, #128	; 0x80
     8ee:	4909      	ldr	r1, [pc, #36]	; (914 <turn_off_adc+0x30>)
     8f0:	50c8      	str	r0, [r1, r3]
     8f2:	7e53      	ldrb	r3, [r2, #25]
#	else
		system_interrupt_disable(SYSTEM_INTERRUPT_MODULE_ADC);
#   endif
#endif

	while (adc_is_syncing(module_inst)) {
     8f4:	b25b      	sxtb	r3, r3
     8f6:	2b00      	cmp	r3, #0
     8f8:	dbfb      	blt.n	8f2 <turn_off_adc+0xe>
		/* Wait for synchronization */
	}

	adc_module->CTRLA.reg &= ~ADC_CTRLA_ENABLE;
     8fa:	7813      	ldrb	r3, [r2, #0]
     8fc:	2102      	movs	r1, #2
     8fe:	438b      	bics	r3, r1
     900:	7013      	strb	r3, [r2, #0]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     902:	4b03      	ldr	r3, [pc, #12]	; (910 <turn_off_adc+0x2c>)
     904:	681a      	ldr	r2, [r3, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     906:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
     908:	b25b      	sxtb	r3, r3
     90a:	2b00      	cmp	r3, #0
     90c:	dbfb      	blt.n	906 <turn_off_adc+0x22>


void turn_off_adc(void)
{
    adc_disable(&adc_instance);
}
     90e:	4770      	bx	lr
     910:	200001e8 	.word	0x200001e8
     914:	e000e100 	.word	0xe000e100

00000918 <get_value_VMPPT>:


void get_value_VMPPT (uint32_t *value, uint32_t *converted)
{
     918:	b5f0      	push	{r4, r5, r6, r7, lr}
     91a:	b083      	sub	sp, #12
     91c:	000f      	movs	r7, r1
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
     91e:	4b20      	ldr	r3, [pc, #128]	; (9a0 <get_value_VMPPT+0x88>)
     920:	6819      	ldr	r1, [r3, #0]
     922:	7e4b      	ldrb	r3, [r1, #25]

	while (adc_is_syncing(module_inst)) {
     924:	b25b      	sxtb	r3, r3
     926:	2b00      	cmp	r3, #0
     928:	dbfb      	blt.n	922 <get_value_VMPPT+0xa>
		/* Wait for synchronization */
	}

	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
     92a:	7b0a      	ldrb	r2, [r1, #12]
     92c:	2302      	movs	r3, #2
     92e:	4313      	orrs	r3, r2
     930:	730b      	strb	r3, [r1, #12]
     932:	7e4b      	ldrb	r3, [r1, #25]

	while (adc_is_syncing(module_inst)) {
     934:	b25b      	sxtb	r3, r3
     936:	2b00      	cmp	r3, #0
     938:	dbfb      	blt.n	932 <get_value_VMPPT+0x1a>

	Adc *const adc_module = module_inst->hw;

	uint32_t int_flags = adc_module->INTFLAG.reg;

	uint32_t status_flags = 0;
     93a:	2401      	movs	r4, #1
	if (int_flags & ADC_INTFLAG_RESRDY) {
		status_flags |= ADC_STATUS_RESULT_READY;
	}

	/* Check for ADC Window Match */
	if (int_flags & ADC_INTFLAG_WINMON) {
     93c:	2604      	movs	r6, #4
		status_flags |= ADC_STATUS_WINDOW;
     93e:	2502      	movs	r5, #2
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;

	uint32_t int_flags = adc_module->INTFLAG.reg;
     940:	7e0b      	ldrb	r3, [r1, #24]
     942:	b2db      	uxtb	r3, r3

	uint32_t status_flags = 0;
     944:	0022      	movs	r2, r4
     946:	401a      	ands	r2, r3
	if (int_flags & ADC_INTFLAG_RESRDY) {
		status_flags |= ADC_STATUS_RESULT_READY;
	}

	/* Check for ADC Window Match */
	if (int_flags & ADC_INTFLAG_WINMON) {
     948:	421e      	tst	r6, r3
     94a:	d000      	beq.n	94e <get_value_VMPPT+0x36>
		status_flags |= ADC_STATUS_WINDOW;
     94c:	432a      	orrs	r2, r5
	}

	/* Check for ADC Overrun */
	if (int_flags & ADC_INTFLAG_OVERRUN) {
     94e:	421d      	tst	r5, r3
     950:	d000      	beq.n	954 <get_value_VMPPT+0x3c>
		status_flags |= ADC_STATUS_OVERRUN;
     952:	4332      	orrs	r2, r6
{
	Assert(module_inst);
	Assert(module_inst->hw);
	Assert(result);

	if (!(adc_get_status(module_inst) & ADC_STATUS_RESULT_READY)) {
     954:	4214      	tst	r4, r2
     956:	d0f3      	beq.n	940 <get_value_VMPPT+0x28>
     958:	7e4b      	ldrb	r3, [r1, #25]
	}

	Adc *const adc_module = module_inst->hw;

#if (SAMD) || (SAMR21)
	while (adc_is_syncing(module_inst)) {
     95a:	b25b      	sxtb	r3, r3
     95c:	2b00      	cmp	r3, #0
     95e:	dbfb      	blt.n	958 <get_value_VMPPT+0x40>
		/* Wait for synchronization */
	}
#endif

	/* Get ADC result */
	*result = adc_module->RESULT.reg;
     960:	8b4a      	ldrh	r2, [r1, #26]
     962:	ab01      	add	r3, sp, #4
     964:	801a      	strh	r2, [r3, #0]
	if (status_flags & ADC_STATUS_OVERRUN) {
		int_flags |= ADC_INTFLAG_OVERRUN;
	}

	/* Clear interrupt flag */
	adc_module->INTFLAG.reg = int_flags;
     966:	2301      	movs	r3, #1
     968:	760b      	strb	r3, [r1, #24]
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;

	uint32_t int_flags = adc_module->INTFLAG.reg;
     96a:	7e0a      	ldrb	r2, [r1, #24]
     96c:	b2d2      	uxtb	r2, r2

	uint32_t status_flags = 0;
     96e:	4013      	ands	r3, r2
	if (int_flags & ADC_INTFLAG_RESRDY) {
		status_flags |= ADC_STATUS_RESULT_READY;
	}

	/* Check for ADC Window Match */
	if (int_flags & ADC_INTFLAG_WINMON) {
     970:	0754      	lsls	r4, r2, #29
     972:	d501      	bpl.n	978 <get_value_VMPPT+0x60>
		status_flags |= ADC_STATUS_WINDOW;
     974:	2402      	movs	r4, #2
     976:	4323      	orrs	r3, r4
	}

	/* Check for ADC Overrun */
	if (int_flags & ADC_INTFLAG_OVERRUN) {
     978:	0792      	lsls	r2, r2, #30
     97a:	d501      	bpl.n	980 <get_value_VMPPT+0x68>
		status_flags |= ADC_STATUS_OVERRUN;
     97c:	2204      	movs	r2, #4
     97e:	4313      	orrs	r3, r2
	*result = adc_module->RESULT.reg;

	/* Reset ready flag */
	adc_clear_status(module_inst, ADC_STATUS_RESULT_READY);

	if (adc_get_status(module_inst) & ADC_STATUS_OVERRUN) {
     980:	075b      	lsls	r3, r3, #29
     982:	d501      	bpl.n	988 <get_value_VMPPT+0x70>
	if (status_flags & ADC_STATUS_OVERRUN) {
		int_flags |= ADC_INTFLAG_OVERRUN;
	}

	/* Clear interrupt flag */
	adc_module->INTFLAG.reg = int_flags;
     984:	2302      	movs	r3, #2
     986:	760b      	strb	r3, [r1, #24]
    
    do {
        /* Wait for conversion to be done and read out result */
    } while (adc_read(&adc_instance, &adc_reading) == STATUS_BUSY);
    
    reading = ((VMPPT_PULL_UP + VMPPT_PULL_DOWN) * D_ADC_VREF * adc_reading / VMPPT_PULL_DOWN) / D_ADC_RESOLUTION;
     988:	9b01      	ldr	r3, [sp, #4]
    
    *value = adc_reading;
     98a:	6003      	str	r3, [r0, #0]
    *converted = reading;
     98c:	4805      	ldr	r0, [pc, #20]	; (9a4 <get_value_VMPPT+0x8c>)
     98e:	4358      	muls	r0, r3
     990:	21dc      	movs	r1, #220	; 0xdc
     992:	0309      	lsls	r1, r1, #12
     994:	4b04      	ldr	r3, [pc, #16]	; (9a8 <get_value_VMPPT+0x90>)
     996:	4798      	blx	r3
     998:	6038      	str	r0, [r7, #0]
    
    return;
}
     99a:	b003      	add	sp, #12
     99c:	bdf0      	pop	{r4, r5, r6, r7, pc}
     99e:	46c0      	nop			; (mov r8, r8)
     9a0:	200001e8 	.word	0x200001e8
     9a4:	00101d00 	.word	0x00101d00
     9a8:	00003201 	.word	0x00003201

000009ac <get_value_TEMP>:


void get_value_TEMP (uint32_t *value, uint32_t *converted)
{
     9ac:	b5f0      	push	{r4, r5, r6, r7, lr}
     9ae:	b083      	sub	sp, #12
     9b0:	000f      	movs	r7, r1
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
     9b2:	4b22      	ldr	r3, [pc, #136]	; (a3c <get_value_TEMP+0x90>)
     9b4:	6819      	ldr	r1, [r3, #0]
     9b6:	7e4b      	ldrb	r3, [r1, #25]

	while (adc_is_syncing(module_inst)) {
     9b8:	b25b      	sxtb	r3, r3
     9ba:	2b00      	cmp	r3, #0
     9bc:	dbfb      	blt.n	9b6 <get_value_TEMP+0xa>
		/* Wait for synchronization */
	}

	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
     9be:	7b0a      	ldrb	r2, [r1, #12]
     9c0:	2302      	movs	r3, #2
     9c2:	4313      	orrs	r3, r2
     9c4:	730b      	strb	r3, [r1, #12]
     9c6:	7e4b      	ldrb	r3, [r1, #25]

	while (adc_is_syncing(module_inst)) {
     9c8:	b25b      	sxtb	r3, r3
     9ca:	2b00      	cmp	r3, #0
     9cc:	dbfb      	blt.n	9c6 <get_value_TEMP+0x1a>

	Adc *const adc_module = module_inst->hw;

	uint32_t int_flags = adc_module->INTFLAG.reg;

	uint32_t status_flags = 0;
     9ce:	2401      	movs	r4, #1
	if (int_flags & ADC_INTFLAG_RESRDY) {
		status_flags |= ADC_STATUS_RESULT_READY;
	}

	/* Check for ADC Window Match */
	if (int_flags & ADC_INTFLAG_WINMON) {
     9d0:	2604      	movs	r6, #4
		status_flags |= ADC_STATUS_WINDOW;
     9d2:	2502      	movs	r5, #2
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;

	uint32_t int_flags = adc_module->INTFLAG.reg;
     9d4:	7e0b      	ldrb	r3, [r1, #24]
     9d6:	b2db      	uxtb	r3, r3

	uint32_t status_flags = 0;
     9d8:	0022      	movs	r2, r4
     9da:	401a      	ands	r2, r3
	if (int_flags & ADC_INTFLAG_RESRDY) {
		status_flags |= ADC_STATUS_RESULT_READY;
	}

	/* Check for ADC Window Match */
	if (int_flags & ADC_INTFLAG_WINMON) {
     9dc:	421e      	tst	r6, r3
     9de:	d000      	beq.n	9e2 <get_value_TEMP+0x36>
		status_flags |= ADC_STATUS_WINDOW;
     9e0:	432a      	orrs	r2, r5
	}

	/* Check for ADC Overrun */
	if (int_flags & ADC_INTFLAG_OVERRUN) {
     9e2:	421d      	tst	r5, r3
     9e4:	d000      	beq.n	9e8 <get_value_TEMP+0x3c>
		status_flags |= ADC_STATUS_OVERRUN;
     9e6:	4332      	orrs	r2, r6
{
	Assert(module_inst);
	Assert(module_inst->hw);
	Assert(result);

	if (!(adc_get_status(module_inst) & ADC_STATUS_RESULT_READY)) {
     9e8:	4214      	tst	r4, r2
     9ea:	d0f3      	beq.n	9d4 <get_value_TEMP+0x28>
     9ec:	7e4b      	ldrb	r3, [r1, #25]
	}

	Adc *const adc_module = module_inst->hw;

#if (SAMD) || (SAMR21)
	while (adc_is_syncing(module_inst)) {
     9ee:	b25b      	sxtb	r3, r3
     9f0:	2b00      	cmp	r3, #0
     9f2:	dbfb      	blt.n	9ec <get_value_TEMP+0x40>
		/* Wait for synchronization */
	}
#endif

	/* Get ADC result */
	*result = adc_module->RESULT.reg;
     9f4:	8b4a      	ldrh	r2, [r1, #26]
     9f6:	ab01      	add	r3, sp, #4
     9f8:	801a      	strh	r2, [r3, #0]
	if (status_flags & ADC_STATUS_OVERRUN) {
		int_flags |= ADC_INTFLAG_OVERRUN;
	}

	/* Clear interrupt flag */
	adc_module->INTFLAG.reg = int_flags;
     9fa:	2301      	movs	r3, #1
     9fc:	760b      	strb	r3, [r1, #24]
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;

	uint32_t int_flags = adc_module->INTFLAG.reg;
     9fe:	7e0a      	ldrb	r2, [r1, #24]
     a00:	b2d2      	uxtb	r2, r2

	uint32_t status_flags = 0;
     a02:	4013      	ands	r3, r2
	if (int_flags & ADC_INTFLAG_RESRDY) {
		status_flags |= ADC_STATUS_RESULT_READY;
	}

	/* Check for ADC Window Match */
	if (int_flags & ADC_INTFLAG_WINMON) {
     a04:	0754      	lsls	r4, r2, #29
     a06:	d501      	bpl.n	a0c <get_value_TEMP+0x60>
		status_flags |= ADC_STATUS_WINDOW;
     a08:	2402      	movs	r4, #2
     a0a:	4323      	orrs	r3, r4
	}

	/* Check for ADC Overrun */
	if (int_flags & ADC_INTFLAG_OVERRUN) {
     a0c:	0792      	lsls	r2, r2, #30
     a0e:	d501      	bpl.n	a14 <get_value_TEMP+0x68>
		status_flags |= ADC_STATUS_OVERRUN;
     a10:	2204      	movs	r2, #4
     a12:	4313      	orrs	r3, r2
	*result = adc_module->RESULT.reg;

	/* Reset ready flag */
	adc_clear_status(module_inst, ADC_STATUS_RESULT_READY);

	if (adc_get_status(module_inst) & ADC_STATUS_OVERRUN) {
     a14:	075b      	lsls	r3, r3, #29
     a16:	d501      	bpl.n	a1c <get_value_TEMP+0x70>
	if (status_flags & ADC_STATUS_OVERRUN) {
		int_flags |= ADC_INTFLAG_OVERRUN;
	}

	/* Clear interrupt flag */
	adc_module->INTFLAG.reg = int_flags;
     a18:	2302      	movs	r3, #2
     a1a:	760b      	strb	r3, [r1, #24]
    
    do {
        /* Wait for conversion to be done and read out result */
    } while (adc_read(&adc_instance, &adc_reading) == STATUS_BUSY);
    
    reading = D_ADC_VREF * adc_reading / D_ADC_RESOLUTION;
     a1c:	9a01      	ldr	r2, [sp, #4]
    
    uint32_t temp = (1858300 - 1000 * reading) / 1167; // + 2731; // Remove the earlier commentary for convertion to Kelvin
    
    *value = adc_reading;
     a1e:	6002      	str	r2, [r0, #0]
    *converted = temp;
     a20:	4b07      	ldr	r3, [pc, #28]	; (a40 <get_value_TEMP+0x94>)
     a22:	4353      	muls	r3, r2
     a24:	0b1b      	lsrs	r3, r3, #12
     a26:	20fa      	movs	r0, #250	; 0xfa
     a28:	0080      	lsls	r0, r0, #2
     a2a:	4343      	muls	r3, r0
     a2c:	4a05      	ldr	r2, [pc, #20]	; (a44 <get_value_TEMP+0x98>)
     a2e:	1ad0      	subs	r0, r2, r3
     a30:	4905      	ldr	r1, [pc, #20]	; (a48 <get_value_TEMP+0x9c>)
     a32:	4b06      	ldr	r3, [pc, #24]	; (a4c <get_value_TEMP+0xa0>)
     a34:	4798      	blx	r3
     a36:	6038      	str	r0, [r7, #0]
    
    return;
}
     a38:	b003      	add	sp, #12
     a3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
     a3c:	200001e8 	.word	0x200001e8
     a40:	00000ce4 	.word	0x00000ce4
     a44:	001c5afc 	.word	0x001c5afc
     a48:	0000048f 	.word	0x0000048f
     a4c:	00003201 	.word	0x00003201

00000a50 <configure_dac>:
//
struct dac_module dac_instance;

//
void configure_dac()
{
     a50:	b510      	push	{r4, lr}
     a52:	b082      	sub	sp, #8
    struct dac_config config_dac;
    dac_get_config_defaults(&config_dac);
     a54:	4668      	mov	r0, sp
     a56:	4b07      	ldr	r3, [pc, #28]	; (a74 <configure_dac+0x24>)
     a58:	4798      	blx	r3
    config_dac.reference = DAC_REFERENCE_INT1V;
     a5a:	2300      	movs	r3, #0
     a5c:	466a      	mov	r2, sp
     a5e:	7013      	strb	r3, [r2, #0]
    dac_init(&dac_instance, DAC, &config_dac);
     a60:	4c05      	ldr	r4, [pc, #20]	; (a78 <configure_dac+0x28>)
     a62:	4906      	ldr	r1, [pc, #24]	; (a7c <configure_dac+0x2c>)
     a64:	0020      	movs	r0, r4
     a66:	4b06      	ldr	r3, [pc, #24]	; (a80 <configure_dac+0x30>)
     a68:	4798      	blx	r3
    dac_enable(&dac_instance);
     a6a:	0020      	movs	r0, r4
     a6c:	4b05      	ldr	r3, [pc, #20]	; (a84 <configure_dac+0x34>)
     a6e:	4798      	blx	r3
}
     a70:	b002      	add	sp, #8
     a72:	bd10      	pop	{r4, pc}
     a74:	000011c1 	.word	0x000011c1
     a78:	2000020c 	.word	0x2000020c
     a7c:	42004800 	.word	0x42004800
     a80:	000011d5 	.word	0x000011d5
     a84:	000012ad 	.word	0x000012ad

00000a88 <set_led_bright_perthousand>:

//
void set_led_bright_perthousand(uint16_t perthousand)
{
     a88:	b510      	push	{r4, lr}
    bright_reference = perthousand;
     a8a:	4b07      	ldr	r3, [pc, #28]	; (aa8 <set_led_bright_perthousand+0x20>)
     a8c:	8018      	strh	r0, [r3, #0]
    
    uint16_t led_data = (perthousand*DAC_LED_FULL)/1000;
    
    dac_chan_write(&dac_instance, DAC_CHANNEL_0, led_data);
     a8e:	2356      	movs	r3, #86	; 0x56
     a90:	33ff      	adds	r3, #255	; 0xff
     a92:	4358      	muls	r0, r3
     a94:	21fa      	movs	r1, #250	; 0xfa
     a96:	0089      	lsls	r1, r1, #2
     a98:	4b04      	ldr	r3, [pc, #16]	; (aac <set_led_bright_perthousand+0x24>)
     a9a:	4798      	blx	r3
     a9c:	b282      	uxth	r2, r0
     a9e:	2100      	movs	r1, #0
     aa0:	4803      	ldr	r0, [pc, #12]	; (ab0 <set_led_bright_perthousand+0x28>)
     aa2:	4b04      	ldr	r3, [pc, #16]	; (ab4 <set_led_bright_perthousand+0x2c>)
     aa4:	4798      	blx	r3
     aa6:	bd10      	pop	{r4, pc}
     aa8:	20000208 	.word	0x20000208
     aac:	00003315 	.word	0x00003315
     ab0:	2000020c 	.word	0x2000020c
     ab4:	000012e9 	.word	0x000012e9

00000ab8 <gas_gauge_config_CC_registers>:
    
    gas_gauge_config_CC_registers();
}

void gas_gauge_config_CC_registers()
{
     ab8:	b530      	push	{r4, r5, lr}
     aba:	b085      	sub	sp, #20
    /* Init i2c packet. */
    struct i2c_master_packet packet = {
     abc:	aa01      	add	r2, sp, #4
     abe:	4b06      	ldr	r3, [pc, #24]	; (ad8 <gas_gauge_config_CC_registers+0x20>)
     ac0:	cb13      	ldmia	r3!, {r0, r1, r4}
     ac2:	c213      	stmia	r2!, {r0, r1, r4}
        .ten_bit_address = false,
        .high_speed = false,
        .hs_master_code = 0x0,
    };
    
    while (i2c_master_write_packet_wait(&gas_gauge_instance, &packet) != STATUS_OK);
     ac4:	4d05      	ldr	r5, [pc, #20]	; (adc <gas_gauge_config_CC_registers+0x24>)
     ac6:	4c06      	ldr	r4, [pc, #24]	; (ae0 <gas_gauge_config_CC_registers+0x28>)
     ac8:	a901      	add	r1, sp, #4
     aca:	0028      	movs	r0, r5
     acc:	47a0      	blx	r4
     ace:	2800      	cmp	r0, #0
     ad0:	d1fa      	bne.n	ac8 <gas_gauge_config_CC_registers+0x10>
}
     ad2:	b005      	add	sp, #20
     ad4:	bd30      	pop	{r4, r5, pc}
     ad6:	46c0      	nop			; (mov r8, r8)
     ad8:	0000573c 	.word	0x0000573c
     adc:	20000230 	.word	0x20000230
     ae0:	000019ed 	.word	0x000019ed

00000ae4 <configure_gas_gauge>:
//Workaround by now: Read all the bytes until you reach the one you want :) sorry
static uint8_t read_buffer[DATA_LENGTH];


void configure_gas_gauge()
{
     ae4:	b530      	push	{r4, r5, lr}
     ae6:	b08f      	sub	sp, #60	; 0x3c
static inline void i2c_master_get_config_defaults(
		struct i2c_master_config *const config)
{
	/*Sanity check argument */
	Assert(config);
	config->baud_rate        = I2C_MASTER_BAUD_RATE_100KHZ;
     ae8:	aa01      	add	r2, sp, #4
     aea:	2364      	movs	r3, #100	; 0x64
     aec:	9301      	str	r3, [sp, #4]
#ifdef FEATURE_I2C_FAST_MODE_PLUS_AND_HIGH_SPEED
	config->baud_rate_high_speed = I2C_MASTER_BAUD_RATE_3400KHZ;
     aee:	4b22      	ldr	r3, [pc, #136]	; (b78 <configure_gas_gauge+0x94>)
     af0:	6053      	str	r3, [r2, #4]
	config->transfer_speed       = I2C_MASTER_SPEED_STANDARD_AND_FAST;
     af2:	2300      	movs	r3, #0
     af4:	6093      	str	r3, [r2, #8]
#endif
	config->generator_source = GCLK_GENERATOR_0;
     af6:	7313      	strb	r3, [r2, #12]
	config->run_in_standby   = false;
     af8:	7613      	strb	r3, [r2, #24]
	config->start_hold_time  = I2C_MASTER_START_HOLD_TIME_300NS_600NS;
     afa:	2180      	movs	r1, #128	; 0x80
     afc:	0389      	lsls	r1, r1, #14
     afe:	6111      	str	r1, [r2, #16]
	config->buffer_timeout   = 65535;
     b00:	2101      	movs	r1, #1
     b02:	4249      	negs	r1, r1
     b04:	82d1      	strh	r1, [r2, #22]
	config->unknown_bus_state_timeout = 65535;
     b06:	8291      	strh	r1, [r2, #20]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->scl_low_timeout  = false;
     b08:	3125      	adds	r1, #37	; 0x25
     b0a:	5453      	strb	r3, [r2, r1]
	config->inactive_timeout = I2C_MASTER_INACTIVE_TIMEOUT_DISABLED;
     b0c:	6293      	str	r3, [r2, #40]	; 0x28
#ifdef FEATURE_I2C_SCL_STRETCH_MODE
	config->scl_stretch_only_after_ack_bit = false;
     b0e:	3108      	adds	r1, #8
     b10:	5453      	strb	r3, [r2, r1]
#endif
#ifdef FEATURE_I2C_SCL_EXTEND_TIMEOUT
	config->slave_scl_low_extend_timeout   = false;
     b12:	3101      	adds	r1, #1
     b14:	5453      	strb	r3, [r2, r1]
	config->master_scl_low_extend_timeout  = false;
     b16:	3101      	adds	r1, #1
     b18:	5453      	strb	r3, [r2, r1]
#endif
	/* The typical value is 215ns */
	config->sda_scl_rise_time_ns = 215;
     b1a:	33d7      	adds	r3, #215	; 0xd7
     b1c:	8613      	strh	r3, [r2, #48]	; 0x30
    struct i2c_master_config config_gas_gauge;
    
    i2c_master_get_config_defaults(&config_gas_gauge);
    
    config_gas_gauge.baud_rate   = I2C_MASTER_BAUD_RATE_100KHZ;
    config_gas_gauge.pinmux_pad0 = GAS_GAUGE_I2C_SERCOM_PINMUX_PAD0;
     b1e:	4b17      	ldr	r3, [pc, #92]	; (b7c <configure_gas_gauge+0x98>)
     b20:	61d3      	str	r3, [r2, #28]
    config_gas_gauge.pinmux_pad1 = GAS_GAUGE_I2C_SERCOM_PINMUX_PAD1;
     b22:	4b17      	ldr	r3, [pc, #92]	; (b80 <configure_gas_gauge+0x9c>)
     b24:	6213      	str	r3, [r2, #32]
    
    i2c_master_init(&gas_gauge_instance, GAS_GAUGE_I2C_MODULE, &config_gas_gauge);
     b26:	4c17      	ldr	r4, [pc, #92]	; (b84 <configure_gas_gauge+0xa0>)
     b28:	4917      	ldr	r1, [pc, #92]	; (b88 <configure_gas_gauge+0xa4>)
     b2a:	0020      	movs	r0, r4
     b2c:	4b17      	ldr	r3, [pc, #92]	; (b8c <configure_gas_gauge+0xa8>)
     b2e:	4798      	blx	r3
{
	/* Sanity check of arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     b30:	6824      	ldr	r4, [r4, #0]
		const struct i2c_master_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (i2c_master_is_syncing(module)) {
     b32:	2207      	movs	r2, #7
	SercomI2cm *const i2c_hw = &(module->hw->I2CM);

#if defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_1)
	return (i2c_hw->STATUS.reg & SERCOM_I2CM_STATUS_SYNCBUSY);
#elif defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_2)
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
     b34:	69e3      	ldr	r3, [r4, #28]
		const struct i2c_master_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (i2c_master_is_syncing(module)) {
     b36:	421a      	tst	r2, r3
     b38:	d1fc      	bne.n	b34 <configure_gas_gauge+0x50>

	/* Wait for module to sync */
	_i2c_master_wait_for_sync(module);

	/* Enable module */
	i2c_module->CTRLA.reg |= SERCOM_I2CM_CTRLA_ENABLE;
     b3a:	6822      	ldr	r2, [r4, #0]
     b3c:	2302      	movs	r3, #2
     b3e:	4313      	orrs	r3, r2
     b40:	6023      	str	r3, [r4, #0]

#if I2C_MASTER_CALLBACK_MODE == true
	/* Enable module interrupts */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
     b42:	4d10      	ldr	r5, [pc, #64]	; (b84 <configure_gas_gauge+0xa0>)
     b44:	6828      	ldr	r0, [r5, #0]
     b46:	4b12      	ldr	r3, [pc, #72]	; (b90 <configure_gas_gauge+0xac>)
     b48:	4798      	blx	r3
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     b4a:	231f      	movs	r3, #31
     b4c:	4018      	ands	r0, r3
     b4e:	3b1e      	subs	r3, #30
     b50:	4083      	lsls	r3, r0
     b52:	4a10      	ldr	r2, [pc, #64]	; (b94 <configure_gas_gauge+0xb0>)
     b54:	6013      	str	r3, [r2, #0]
#endif
	/* Start timeout if bus state is unknown */
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
		timeout_counter++;
		if(timeout_counter >= (module->unknown_bus_state_timeout)) {
     b56:	88e8      	ldrh	r0, [r5, #6]
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);

	/* Timeout counter used to force bus state */
	uint32_t timeout_counter = 0;
     b58:	2300      	movs	r3, #0
#if I2C_MASTER_CALLBACK_MODE == true
	/* Enable module interrupts */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
#endif
	/* Start timeout if bus state is unknown */
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
     b5a:	2110      	movs	r1, #16
     b5c:	e005      	b.n	b6a <configure_gas_gauge+0x86>
		timeout_counter++;
     b5e:	3301      	adds	r3, #1
		if(timeout_counter >= (module->unknown_bus_state_timeout)) {
     b60:	4283      	cmp	r3, r0
     b62:	d302      	bcc.n	b6a <configure_gas_gauge+0x86>
			/* Timeout, force bus state to idle */
			i2c_module->STATUS.reg = SERCOM_I2CM_STATUS_BUSSTATE(1);
     b64:	2310      	movs	r3, #16
     b66:	8363      	strh	r3, [r4, #26]
     b68:	e002      	b.n	b70 <configure_gas_gauge+0x8c>
#if I2C_MASTER_CALLBACK_MODE == true
	/* Enable module interrupts */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
#endif
	/* Start timeout if bus state is unknown */
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
     b6a:	8b62      	ldrh	r2, [r4, #26]
     b6c:	420a      	tst	r2, r1
     b6e:	d0f6      	beq.n	b5e <configure_gas_gauge+0x7a>
    
    i2c_master_enable(&gas_gauge_instance);
    
    gas_gauge_config_CC_registers();
     b70:	4b09      	ldr	r3, [pc, #36]	; (b98 <configure_gas_gauge+0xb4>)
     b72:	4798      	blx	r3
}
     b74:	b00f      	add	sp, #60	; 0x3c
     b76:	bd30      	pop	{r4, r5, pc}
     b78:	00000d48 	.word	0x00000d48
     b7c:	00080002 	.word	0x00080002
     b80:	00090002 	.word	0x00090002
     b84:	20000230 	.word	0x20000230
     b88:	42000800 	.word	0x42000800
     b8c:	000013e5 	.word	0x000013e5
     b90:	00002621 	.word	0x00002621
     b94:	e000e100 	.word	0xe000e100
     b98:	00000ab9 	.word	0x00000ab9

00000b9c <gas_gauge_read>:
    
    while (i2c_master_write_packet_wait(&gas_gauge_instance, &packet) != STATUS_OK);
}

bool gas_gauge_read(uint32_t *value, uint32_t *percent)
{
     b9c:	b5f0      	push	{r4, r5, r6, r7, lr}
     b9e:	b085      	sub	sp, #20
     ba0:	0005      	movs	r5, r0
     ba2:	000c      	movs	r4, r1
    bool ok = false;
    
    /* Init i2c packet. */
    struct i2c_master_packet packet = {
     ba4:	a901      	add	r1, sp, #4
     ba6:	4b0f      	ldr	r3, [pc, #60]	; (be4 <gas_gauge_read+0x48>)
     ba8:	3318      	adds	r3, #24
     baa:	000a      	movs	r2, r1
     bac:	cbc1      	ldmia	r3!, {r0, r6, r7}
     bae:	c2c1      	stmia	r2!, {r0, r6, r7}
        .high_speed = false,
        .hs_master_code = 0x0,
    };
    
    /* Read from slave until success. */
    packet.data = read_buffer;
     bb0:	4b0d      	ldr	r3, [pc, #52]	; (be8 <gas_gauge_read+0x4c>)
     bb2:	604b      	str	r3, [r1, #4]
    if (i2c_master_read_packet_wait(&gas_gauge_instance, &packet) == STATUS_OK) {
     bb4:	480d      	ldr	r0, [pc, #52]	; (bec <gas_gauge_read+0x50>)
     bb6:	4b0e      	ldr	r3, [pc, #56]	; (bf0 <gas_gauge_read+0x54>)
     bb8:	4798      	blx	r3
    while (i2c_master_write_packet_wait(&gas_gauge_instance, &packet) != STATUS_OK);
}

bool gas_gauge_read(uint32_t *value, uint32_t *percent)
{
    bool ok = false;
     bba:	2300      	movs	r3, #0
        .hs_master_code = 0x0,
    };
    
    /* Read from slave until success. */
    packet.data = read_buffer;
    if (i2c_master_read_packet_wait(&gas_gauge_instance, &packet) == STATUS_OK) {
     bbc:	2800      	cmp	r0, #0
     bbe:	d10e      	bne.n	bde <gas_gauge_read+0x42>
        
        uint16_t twi_reading = read_buffer[2] << 8 | read_buffer[3];
     bc0:	4b09      	ldr	r3, [pc, #36]	; (be8 <gas_gauge_read+0x4c>)
     bc2:	7898      	ldrb	r0, [r3, #2]
     bc4:	0200      	lsls	r0, r0, #8
     bc6:	78db      	ldrb	r3, [r3, #3]
     bc8:	4318      	orrs	r0, r3
        uint16_t twi_percent = ((twi_reading * 100) / FULL_SCALE_GAUGE);

        *value     = twi_reading;
     bca:	6028      	str	r0, [r5, #0]
        *percent   = twi_percent;
     bcc:	2364      	movs	r3, #100	; 0x64
     bce:	4358      	muls	r0, r3
     bd0:	4908      	ldr	r1, [pc, #32]	; (bf4 <gas_gauge_read+0x58>)
     bd2:	4b09      	ldr	r3, [pc, #36]	; (bf8 <gas_gauge_read+0x5c>)
     bd4:	4798      	blx	r3
     bd6:	0400      	lsls	r0, r0, #16
     bd8:	0c00      	lsrs	r0, r0, #16
     bda:	6020      	str	r0, [r4, #0]

        ok = true;
     bdc:	2301      	movs	r3, #1
    }
    
    return ok;
     bde:	0018      	movs	r0, r3
     be0:	b005      	add	sp, #20
     be2:	bdf0      	pop	{r4, r5, r6, r7, pc}
     be4:	0000573c 	.word	0x0000573c
     be8:	20000098 	.word	0x20000098
     bec:	20000230 	.word	0x20000230
     bf0:	000019cd 	.word	0x000019cd
     bf4:	0000ffff 	.word	0x0000ffff
     bf8:	00003315 	.word	0x00003315

00000bfc <rtc_overflow_callback>:
    rtc_count_set_period(&rtc_instance, 1);
}

void rtc_overflow_callback(void)
{
    tick_counter++;
     bfc:	4a02      	ldr	r2, [pc, #8]	; (c08 <rtc_overflow_callback+0xc>)
     bfe:	6813      	ldr	r3, [r2, #0]
     c00:	3301      	adds	r3, #1
     c02:	6013      	str	r3, [r2, #0]
}
     c04:	4770      	bx	lr
     c06:	46c0      	nop			; (mov r8, r8)
     c08:	2000009c 	.word	0x2000009c

00000c0c <configure_rtc_count>:

struct rtc_module rtc_instance;
uint32_t tick_counter = 0;

void configure_rtc_count()
{
     c0c:	b510      	push	{r4, lr}
     c0e:	b084      	sub	sp, #16
	Assert(config);

	/* Set default into configuration structure */
	config->prescaler           = RTC_COUNT_PRESCALER_DIV_1024;
	config->mode                = RTC_COUNT_MODE_32BIT;
	config->clear_on_match      = false;
     c10:	2300      	movs	r3, #0
     c12:	466a      	mov	r2, sp
     c14:	70d3      	strb	r3, [r2, #3]
#if (SAML21XXXB) || (SAML22) || (SAMC20) || (SAMC21)
	config->enable_read_sync    = true;
#endif

	for (uint8_t i = 0; i < RTC_NUM_OF_COMP16; i++) {
		config->compare_values[i] = 0;
     c16:	9302      	str	r3, [sp, #8]
     c18:	9303      	str	r3, [sp, #12]
    struct rtc_count_config config_rtc_count;
    
    rtc_count_get_config_defaults(&config_rtc_count);
    
    config_rtc_count.prescaler           = RTC_COUNT_PRESCALER_DIV_1;
     c1a:	8013      	strh	r3, [r2, #0]
    config_rtc_count.mode                = RTC_COUNT_MODE_16BIT;
     c1c:	7093      	strb	r3, [r2, #2]
    config_rtc_count.continuously_update = true;
     c1e:	2301      	movs	r3, #1
     c20:	7113      	strb	r3, [r2, #4]


    rtc_count_init(&rtc_instance, RTC, &config_rtc_count);
     c22:	4c0b      	ldr	r4, [pc, #44]	; (c50 <configure_rtc_count+0x44>)
     c24:	490b      	ldr	r1, [pc, #44]	; (c54 <configure_rtc_count+0x48>)
     c26:	0020      	movs	r0, r4
     c28:	4b0b      	ldr	r3, [pc, #44]	; (c58 <configure_rtc_count+0x4c>)
     c2a:	4798      	blx	r3
    rtc_count_enable(&rtc_instance);
     c2c:	0020      	movs	r0, r4
     c2e:	4b0b      	ldr	r3, [pc, #44]	; (c5c <configure_rtc_count+0x50>)
     c30:	4798      	blx	r3
    
    rtc_count_register_callback(&rtc_instance, rtc_overflow_callback, RTC_COUNT_CALLBACK_OVERFLOW);
     c32:	2202      	movs	r2, #2
     c34:	490a      	ldr	r1, [pc, #40]	; (c60 <configure_rtc_count+0x54>)
     c36:	0020      	movs	r0, r4
     c38:	4b0a      	ldr	r3, [pc, #40]	; (c64 <configure_rtc_count+0x58>)
     c3a:	4798      	blx	r3
    rtc_count_enable_callback(&rtc_instance, RTC_COUNT_CALLBACK_OVERFLOW);
     c3c:	2102      	movs	r1, #2
     c3e:	0020      	movs	r0, r4
     c40:	4b09      	ldr	r3, [pc, #36]	; (c68 <configure_rtc_count+0x5c>)
     c42:	4798      	blx	r3

    rtc_count_set_period(&rtc_instance, 1);
     c44:	2101      	movs	r1, #1
     c46:	0020      	movs	r0, r4
     c48:	4b08      	ldr	r3, [pc, #32]	; (c6c <configure_rtc_count+0x60>)
     c4a:	4798      	blx	r3
}
     c4c:	b004      	add	sp, #16
     c4e:	bd10      	pop	{r4, pc}
     c50:	20000258 	.word	0x20000258
     c54:	40001400 	.word	0x40001400
     c58:	00000671 	.word	0x00000671
     c5c:	00000595 	.word	0x00000595
     c60:	00000bfd 	.word	0x00000bfd
     c64:	00000775 	.word	0x00000775
     c68:	000007ad 	.word	0x000007ad
     c6c:	00000751 	.word	0x00000751

00000c70 <get_tick>:



uint32_t get_tick()
{
    return tick_counter;
     c70:	4b01      	ldr	r3, [pc, #4]	; (c78 <get_tick+0x8>)
     c72:	6818      	ldr	r0, [r3, #0]
}
     c74:	4770      	bx	lr
     c76:	46c0      	nop			; (mov r8, r8)
     c78:	2000009c 	.word	0x2000009c

00000c7c <tick_elapsed>:
//!
//! \return The number of milliseconds elapsed
//=============================================================================
uint32_t tick_elapsed(uint32_t reference)
{
    return  (tick_counter - reference);
     c7c:	4b01      	ldr	r3, [pc, #4]	; (c84 <tick_elapsed+0x8>)
     c7e:	681b      	ldr	r3, [r3, #0]
     c80:	1a18      	subs	r0, r3, r0
     c82:	4770      	bx	lr
     c84:	2000009c 	.word	0x2000009c

00000c88 <adc_get_config_defaults>:
 *
 * \param[out] config  Pointer to configuration struct to initialize to
 *                     default values
 */
void adc_get_config_defaults(struct adc_config *const config)
{
     c88:	b510      	push	{r4, lr}
	Assert(config);
	config->clock_source                  = GCLK_GENERATOR_0;
     c8a:	2200      	movs	r2, #0
     c8c:	2300      	movs	r3, #0
     c8e:	7002      	strb	r2, [r0, #0]
	config->reference                     = ADC_REFERENCE_INT1V;
     c90:	7042      	strb	r2, [r0, #1]
	config->clock_prescaler               = ADC_CLOCK_PRESCALER_DIV4;
     c92:	2100      	movs	r1, #0
     c94:	8042      	strh	r2, [r0, #2]
	config->resolution                    = ADC_RESOLUTION_12BIT;
     c96:	7101      	strb	r1, [r0, #4]
	config->window.window_mode            = ADC_WINDOW_MODE_DISABLE;
     c98:	7603      	strb	r3, [r0, #24]
	config->window.window_upper_value     = 0;
     c9a:	6202      	str	r2, [r0, #32]
	config->window.window_lower_value     = 0;
     c9c:	61c2      	str	r2, [r0, #28]
	config->gain_factor                   = ADC_GAIN_FACTOR_1X;
     c9e:	6082      	str	r2, [r0, #8]
#if SAMR21
	config->positive_input                = ADC_POSITIVE_INPUT_PIN6 ;
#else
 	config->positive_input                = ADC_POSITIVE_INPUT_PIN0 ;
     ca0:	7303      	strb	r3, [r0, #12]
#endif
	config->negative_input                = ADC_NEGATIVE_INPUT_GND ;
     ca2:	24c0      	movs	r4, #192	; 0xc0
     ca4:	0164      	lsls	r4, r4, #5
     ca6:	81c4      	strh	r4, [r0, #14]
	config->accumulate_samples            = ADC_ACCUMULATE_DISABLE;
     ca8:	7403      	strb	r3, [r0, #16]
	config->divide_result                 = ADC_DIVIDE_RESULT_DISABLE;
     caa:	7443      	strb	r3, [r0, #17]
	config->left_adjust                   = false;
     cac:	7483      	strb	r3, [r0, #18]
	config->differential_mode             = false;
     cae:	74c3      	strb	r3, [r0, #19]
	config->freerunning                   = false;
     cb0:	7503      	strb	r3, [r0, #20]
	config->event_action                  = ADC_EVENT_ACTION_DISABLED;
     cb2:	242a      	movs	r4, #42	; 0x2a
     cb4:	5503      	strb	r3, [r0, r4]
	config->run_in_standby                = false;
     cb6:	7543      	strb	r3, [r0, #21]
	config->reference_compensation_enable = false;
     cb8:	7583      	strb	r3, [r0, #22]
	config->correction.correction_enable  = false;
     cba:	3c06      	subs	r4, #6
     cbc:	5503      	strb	r3, [r0, r4]
	config->correction.gain_correction    = ADC_GAINCORR_RESETVALUE;
     cbe:	84c2      	strh	r2, [r0, #38]	; 0x26
	config->correction.offset_correction  = ADC_OFFSETCORR_RESETVALUE;
     cc0:	8502      	strh	r2, [r0, #40]	; 0x28
	config->sample_length                 = 0;
     cc2:	75c1      	strb	r1, [r0, #23]
	config->pin_scan.offset_start_scan    = 0;
     cc4:	232b      	movs	r3, #43	; 0x2b
     cc6:	54c1      	strb	r1, [r0, r3]
	config->pin_scan.inputs_to_scan       = 0;
     cc8:	3301      	adds	r3, #1
     cca:	54c1      	strb	r1, [r0, r3]
}
     ccc:	bd10      	pop	{r4, pc}
     cce:	46c0      	nop			; (mov r8, r8)

00000cd0 <adc_init>:
 */
enum status_code adc_init(
		struct adc_module *const module_inst,
		Adc *hw,
		struct adc_config *config)
{
     cd0:	b5f0      	push	{r4, r5, r6, r7, lr}
     cd2:	465f      	mov	r7, fp
     cd4:	4656      	mov	r6, sl
     cd6:	464d      	mov	r5, r9
     cd8:	4644      	mov	r4, r8
     cda:	b4f0      	push	{r4, r5, r6, r7}
     cdc:	b097      	sub	sp, #92	; 0x5c
     cde:	0007      	movs	r7, r0
     ce0:	0016      	movs	r6, r2
	Assert(module_inst);
	Assert(hw);
	Assert(config);

	/* Associate the software module instance with the hardware module */
	module_inst->hw = hw;
     ce2:	6001      	str	r1, [r0, #0]
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     ce4:	4ac2      	ldr	r2, [pc, #776]	; (ff0 <adc_init+0x320>)
     ce6:	6a13      	ldr	r3, [r2, #32]
     ce8:	2080      	movs	r0, #128	; 0x80
     cea:	0240      	lsls	r0, r0, #9
     cec:	4303      	orrs	r3, r0
     cee:	6213      	str	r3, [r2, #32]

	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, PM_APBCMASK_ADC);

	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
     cf0:	780b      	ldrb	r3, [r1, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
     cf2:	2005      	movs	r0, #5
	module_inst->hw = hw;

	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, PM_APBCMASK_ADC);

	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
     cf4:	07db      	lsls	r3, r3, #31
     cf6:	d500      	bpl.n	cfa <adc_init+0x2a>
     cf8:	e1f3      	b.n	10e2 <adc_init+0x412>
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
     cfa:	780b      	ldrb	r3, [r1, #0]
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
     cfc:	3017      	adds	r0, #23
	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
     cfe:	079b      	lsls	r3, r3, #30
     d00:	d500      	bpl.n	d04 <adc_init+0x34>
     d02:	e1ee      	b.n	10e2 <adc_init+0x412>
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
	}

	/* Store the selected reference for later use */
	module_inst->reference = config->reference;
     d04:	7873      	ldrb	r3, [r6, #1]
     d06:	713b      	strb	r3, [r7, #4]

	/* Make sure bandgap is enabled if requested by the config */
	if (module_inst->reference == ADC_REFERENCE_INT1V) {
     d08:	2b00      	cmp	r3, #0
     d0a:	d104      	bne.n	d16 <adc_init+0x46>
		case SYSTEM_VOLTAGE_REFERENCE_TEMPSENSE:
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_TSEN;
			break;

		case SYSTEM_VOLTAGE_REFERENCE_BANDGAP:
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_BGOUTEN;
     d0c:	4ab9      	ldr	r2, [pc, #740]	; (ff4 <adc_init+0x324>)
     d0e:	6c11      	ldr	r1, [r2, #64]	; 0x40
     d10:	3304      	adds	r3, #4
     d12:	430b      	orrs	r3, r1
     d14:	6413      	str	r3, [r2, #64]	; 0x40
		system_voltage_reference_enable(SYSTEM_VOLTAGE_REFERENCE_BANDGAP);
	}

#if ADC_CALLBACK_MODE == true
	for (uint8_t i = 0; i < ADC_CALLBACK_N; i++) {
		module_inst->callback[i] = NULL;
     d16:	2300      	movs	r3, #0
     d18:	60bb      	str	r3, [r7, #8]
     d1a:	60fb      	str	r3, [r7, #12]
     d1c:	613b      	str	r3, [r7, #16]
	};

	module_inst->registered_callback_mask = 0;
     d1e:	76bb      	strb	r3, [r7, #26]
	module_inst->enabled_callback_mask = 0;
     d20:	76fb      	strb	r3, [r7, #27]
	module_inst->remaining_conversions = 0;
     d22:	833b      	strh	r3, [r7, #24]
	module_inst->job_status = STATUS_OK;
     d24:	773b      	strb	r3, [r7, #28]

	_adc_instances[0] = module_inst;
     d26:	4bb4      	ldr	r3, [pc, #720]	; (ff8 <adc_init+0x328>)
     d28:	601f      	str	r7, [r3, #0]

	if (config->event_action == ADC_EVENT_ACTION_DISABLED &&
     d2a:	232a      	movs	r3, #42	; 0x2a
     d2c:	5cf3      	ldrb	r3, [r6, r3]
     d2e:	2b00      	cmp	r3, #0
     d30:	d105      	bne.n	d3e <adc_init+0x6e>
     d32:	7d33      	ldrb	r3, [r6, #20]
     d34:	2b00      	cmp	r3, #0
     d36:	d102      	bne.n	d3e <adc_init+0x6e>
			!config->freerunning) {
		module_inst->software_trigger = true;
     d38:	3301      	adds	r3, #1
     d3a:	777b      	strb	r3, [r7, #29]
     d3c:	e001      	b.n	d42 <adc_init+0x72>
	} else {
		module_inst->software_trigger = false;
     d3e:	2300      	movs	r3, #0
     d40:	777b      	strb	r3, [r7, #29]
#if SAMD20
	uint8_t revision_num = ((REG_DSU_DID & DSU_DID_DIE_Msk) >> DSU_DID_DIE_Pos);
#endif

	/* Get the hardware module pointer */
	Adc *const adc_module = module_inst->hw;
     d42:	683b      	ldr	r3, [r7, #0]
     d44:	469b      	mov	fp, r3

	/* Configure GCLK channel and enable clock */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->clock_source;
     d46:	7833      	ldrb	r3, [r6, #0]
     d48:	466a      	mov	r2, sp
     d4a:	7013      	strb	r3, [r2, #0]
	system_gclk_chan_set_config(ADC_GCLK_ID, &gclk_chan_conf);
     d4c:	4669      	mov	r1, sp
     d4e:	201e      	movs	r0, #30
     d50:	4baa      	ldr	r3, [pc, #680]	; (ffc <adc_init+0x32c>)
     d52:	4798      	blx	r3
	system_gclk_chan_enable(ADC_GCLK_ID);
     d54:	201e      	movs	r0, #30
     d56:	4baa      	ldr	r3, [pc, #680]	; (1000 <adc_init+0x330>)
     d58:	4798      	blx	r3

	/* Setup pinmuxing for analog inputs */
	if (config->pin_scan.inputs_to_scan != 0) {
     d5a:	232c      	movs	r3, #44	; 0x2c
     d5c:	5cf3      	ldrb	r3, [r6, r3]
     d5e:	2b00      	cmp	r3, #0
     d60:	d047      	beq.n	df2 <adc_init+0x122>
		uint8_t offset = config->pin_scan.offset_start_scan;
     d62:	222b      	movs	r2, #43	; 0x2b
     d64:	5cb5      	ldrb	r5, [r6, r2]
		uint8_t start_pin =
				offset +(uint8_t)config->positive_input;
     d66:	7b32      	ldrb	r2, [r6, #12]
     d68:	4691      	mov	r9, r2
	system_gclk_chan_enable(ADC_GCLK_ID);

	/* Setup pinmuxing for analog inputs */
	if (config->pin_scan.inputs_to_scan != 0) {
		uint8_t offset = config->pin_scan.offset_start_scan;
		uint8_t start_pin =
     d6a:	18aa      	adds	r2, r5, r2
     d6c:	b2d2      	uxtb	r2, r2
				offset +(uint8_t)config->positive_input;
		uint8_t end_pin =
     d6e:	189b      	adds	r3, r3, r2
     d70:	b2db      	uxtb	r3, r3
     d72:	4698      	mov	r8, r3
				start_pin + config->pin_scan.inputs_to_scan;

		while (start_pin < end_pin) {
     d74:	429a      	cmp	r2, r3
     d76:	d226      	bcs.n	dc6 <adc_init+0xf6>
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
     d78:	4ba2      	ldr	r3, [pc, #648]	; (1004 <adc_init+0x334>)
     d7a:	469a      	mov	sl, r3

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
		config.mux_position = 1;

		system_pinmux_pin_set_config(pin_map_result, &config);
     d7c:	0033      	movs	r3, r6
     d7e:	464e      	mov	r6, r9
     d80:	46b9      	mov	r9, r7
     d82:	4647      	mov	r7, r8
     d84:	4698      	mov	r8, r3
				offset +(uint8_t)config->positive_input;
		uint8_t end_pin =
				start_pin + config->pin_scan.inputs_to_scan;

		while (start_pin < end_pin) {
			_adc_configure_ain_pin((offset % 16)+(uint8_t)config->positive_input);
     d86:	240f      	movs	r4, #15
     d88:	402c      	ands	r4, r5
     d8a:	4643      	mov	r3, r8
     d8c:	7b1b      	ldrb	r3, [r3, #12]
     d8e:	18e4      	adds	r4, r4, r3
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
     d90:	2250      	movs	r2, #80	; 0x50
     d92:	499d      	ldr	r1, [pc, #628]	; (1008 <adc_init+0x338>)
     d94:	a802      	add	r0, sp, #8
     d96:	47d0      	blx	sl
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= ADC_EXTCHANNEL_MSB) {
     d98:	2c13      	cmp	r4, #19
     d9a:	d80c      	bhi.n	db6 <adc_init+0xe6>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     d9c:	00a4      	lsls	r4, r4, #2
     d9e:	ab02      	add	r3, sp, #8
     da0:	58e0      	ldr	r0, [r4, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     da2:	a901      	add	r1, sp, #4
     da4:	2300      	movs	r3, #0
     da6:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     da8:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     daa:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     dac:	3301      	adds	r3, #1
     dae:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
     db0:	b2c0      	uxtb	r0, r0
     db2:	4b96      	ldr	r3, [pc, #600]	; (100c <adc_init+0x33c>)
     db4:	4798      	blx	r3
				start_pin + config->pin_scan.inputs_to_scan;

		while (start_pin < end_pin) {
			_adc_configure_ain_pin((offset % 16)+(uint8_t)config->positive_input);
			start_pin++;
			offset++;
     db6:	3501      	adds	r5, #1
     db8:	b2ed      	uxtb	r5, r5
		uint8_t start_pin =
				offset +(uint8_t)config->positive_input;
		uint8_t end_pin =
				start_pin + config->pin_scan.inputs_to_scan;

		while (start_pin < end_pin) {
     dba:	1973      	adds	r3, r6, r5
     dbc:	b2db      	uxtb	r3, r3
     dbe:	42bb      	cmp	r3, r7
     dc0:	d3e1      	bcc.n	d86 <adc_init+0xb6>
     dc2:	464f      	mov	r7, r9
     dc4:	4646      	mov	r6, r8
			_adc_configure_ain_pin((offset % 16)+(uint8_t)config->positive_input);
			start_pin++;
			offset++;
		}
		_adc_configure_ain_pin(config->negative_input);
     dc6:	89f4      	ldrh	r4, [r6, #14]
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
     dc8:	2250      	movs	r2, #80	; 0x50
     dca:	498f      	ldr	r1, [pc, #572]	; (1008 <adc_init+0x338>)
     dcc:	a802      	add	r0, sp, #8
     dce:	4b8d      	ldr	r3, [pc, #564]	; (1004 <adc_init+0x334>)
     dd0:	4798      	blx	r3
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= ADC_EXTCHANNEL_MSB) {
     dd2:	2c13      	cmp	r4, #19
     dd4:	d837      	bhi.n	e46 <adc_init+0x176>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     dd6:	00a4      	lsls	r4, r4, #2
     dd8:	ab02      	add	r3, sp, #8
     dda:	58e0      	ldr	r0, [r4, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     ddc:	a901      	add	r1, sp, #4
     dde:	2300      	movs	r3, #0
     de0:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     de2:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     de4:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     de6:	3301      	adds	r3, #1
     de8:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
     dea:	b2c0      	uxtb	r0, r0
     dec:	4b87      	ldr	r3, [pc, #540]	; (100c <adc_init+0x33c>)
     dee:	4798      	blx	r3
     df0:	e029      	b.n	e46 <adc_init+0x176>
			start_pin++;
			offset++;
		}
		_adc_configure_ain_pin(config->negative_input);
	} else {
		_adc_configure_ain_pin(config->positive_input);
     df2:	7b34      	ldrb	r4, [r6, #12]
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
     df4:	2250      	movs	r2, #80	; 0x50
     df6:	4984      	ldr	r1, [pc, #528]	; (1008 <adc_init+0x338>)
     df8:	a802      	add	r0, sp, #8
     dfa:	4b82      	ldr	r3, [pc, #520]	; (1004 <adc_init+0x334>)
     dfc:	4798      	blx	r3
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= ADC_EXTCHANNEL_MSB) {
     dfe:	2c13      	cmp	r4, #19
     e00:	d80c      	bhi.n	e1c <adc_init+0x14c>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     e02:	00a4      	lsls	r4, r4, #2
     e04:	ab02      	add	r3, sp, #8
     e06:	58e0      	ldr	r0, [r4, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     e08:	a901      	add	r1, sp, #4
     e0a:	2300      	movs	r3, #0
     e0c:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     e0e:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     e10:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     e12:	3301      	adds	r3, #1
     e14:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
     e16:	b2c0      	uxtb	r0, r0
     e18:	4b7c      	ldr	r3, [pc, #496]	; (100c <adc_init+0x33c>)
     e1a:	4798      	blx	r3
			offset++;
		}
		_adc_configure_ain_pin(config->negative_input);
	} else {
		_adc_configure_ain_pin(config->positive_input);
		_adc_configure_ain_pin(config->negative_input);
     e1c:	89f4      	ldrh	r4, [r6, #14]
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
     e1e:	2250      	movs	r2, #80	; 0x50
     e20:	4979      	ldr	r1, [pc, #484]	; (1008 <adc_init+0x338>)
     e22:	a802      	add	r0, sp, #8
     e24:	4b77      	ldr	r3, [pc, #476]	; (1004 <adc_init+0x334>)
     e26:	4798      	blx	r3
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= ADC_EXTCHANNEL_MSB) {
     e28:	2c13      	cmp	r4, #19
     e2a:	d80c      	bhi.n	e46 <adc_init+0x176>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     e2c:	00a4      	lsls	r4, r4, #2
     e2e:	ab02      	add	r3, sp, #8
     e30:	58e0      	ldr	r0, [r4, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     e32:	a901      	add	r1, sp, #4
     e34:	2300      	movs	r3, #0
     e36:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     e38:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     e3a:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     e3c:	3301      	adds	r3, #1
     e3e:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
     e40:	b2c0      	uxtb	r0, r0
     e42:	4b72      	ldr	r3, [pc, #456]	; (100c <adc_init+0x33c>)
     e44:	4798      	blx	r3
		_adc_configure_ain_pin(config->positive_input);
		_adc_configure_ain_pin(config->negative_input);
	}

	/* Configure run in standby */
	adc_module->CTRLA.reg = (config->run_in_standby << ADC_CTRLA_RUNSTDBY_Pos);
     e46:	7d73      	ldrb	r3, [r6, #21]
     e48:	009b      	lsls	r3, r3, #2
     e4a:	b2db      	uxtb	r3, r3
     e4c:	465a      	mov	r2, fp
     e4e:	7013      	strb	r3, [r2, #0]

	/* Configure reference */
	adc_module->REFCTRL.reg =
     e50:	7db3      	ldrb	r3, [r6, #22]
     e52:	01db      	lsls	r3, r3, #7
     e54:	7872      	ldrb	r2, [r6, #1]
     e56:	4313      	orrs	r3, r2
     e58:	b2db      	uxtb	r3, r3
     e5a:	465a      	mov	r2, fp
     e5c:	7053      	strb	r3, [r2, #1]
			(config->reference_compensation_enable << ADC_REFCTRL_REFCOMP_Pos) |
			(config->reference);

	/* Set adjusting result and number of samples */
	switch (config->resolution) {
     e5e:	7933      	ldrb	r3, [r6, #4]
     e60:	2b34      	cmp	r3, #52	; 0x34
     e62:	d900      	bls.n	e66 <adc_init+0x196>
     e64:	e13c      	b.n	10e0 <adc_init+0x410>
     e66:	009b      	lsls	r3, r3, #2
     e68:	4a69      	ldr	r2, [pc, #420]	; (1010 <adc_init+0x340>)
     e6a:	58d3      	ldr	r3, [r2, r3]
     e6c:	469f      	mov	pc, r3
		break;

	case ADC_RESOLUTION_14BIT:
		/* Increase resolution by 2 bit */
		adjres = ADC_DIVIDE_RESULT_4;
		accumulate = ADC_ACCUMULATE_SAMPLES_16;
     e6e:	2104      	movs	r1, #4
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
     e70:	2410      	movs	r4, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;

	case ADC_RESOLUTION_14BIT:
		/* Increase resolution by 2 bit */
		adjres = ADC_DIVIDE_RESULT_4;
     e72:	2202      	movs	r2, #2
     e74:	e01a      	b.n	eac <adc_init+0x1dc>

	/* Set adjusting result and number of samples */
	switch (config->resolution) {

	case ADC_RESOLUTION_CUSTOM:
		adjres = config->divide_result;
     e76:	7c72      	ldrb	r2, [r6, #17]
		accumulate = config->accumulate_samples;
     e78:	7c31      	ldrb	r1, [r6, #16]
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
     e7a:	2410      	movs	r4, #16
     e7c:	e016      	b.n	eac <adc_init+0x1dc>
		break;
#else
	case ADC_RESOLUTION_15BIT:
		/* Increase resolution by 3 bit */
		adjres = ADC_DIVIDE_RESULT_2;
		accumulate = ADC_ACCUMULATE_SAMPLES_64;
     e7e:	2106      	movs	r1, #6
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
     e80:	2410      	movs	r4, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;
#else
	case ADC_RESOLUTION_15BIT:
		/* Increase resolution by 3 bit */
		adjres = ADC_DIVIDE_RESULT_2;
     e82:	2201      	movs	r2, #1
     e84:	e012      	b.n	eac <adc_init+0x1dc>
		break;

	case ADC_RESOLUTION_16BIT:
		/* Increase resolution by 4 bit */
		adjres = ADC_DIVIDE_RESULT_DISABLE;
		accumulate = ADC_ACCUMULATE_SAMPLES_256;
     e86:	2108      	movs	r1, #8
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
     e88:	2410      	movs	r4, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;

	case ADC_RESOLUTION_16BIT:
		/* Increase resolution by 4 bit */
		adjres = ADC_DIVIDE_RESULT_DISABLE;
     e8a:	2200      	movs	r2, #0
     e8c:	e00e      	b.n	eac <adc_init+0x1dc>
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
     e8e:	2100      	movs	r1, #0
		resolution = ADC_RESOLUTION_16BIT;
		break;
#endif
	case ADC_RESOLUTION_8BIT:
		/* 8-bit result register */
		resolution = ADC_RESOLUTION_8BIT;
     e90:	2430      	movs	r4, #48	; 0x30
 */
static enum status_code _adc_set_config(
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
     e92:	2200      	movs	r2, #0
     e94:	e00a      	b.n	eac <adc_init+0x1dc>
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
     e96:	2100      	movs	r1, #0
		/* 8-bit result register */
		resolution = ADC_RESOLUTION_8BIT;
		break;
	case ADC_RESOLUTION_10BIT:
		/* 10-bit result register */
		resolution = ADC_RESOLUTION_10BIT;
     e98:	2420      	movs	r4, #32
 */
static enum status_code _adc_set_config(
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
     e9a:	2200      	movs	r2, #0
     e9c:	e006      	b.n	eac <adc_init+0x1dc>
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
     e9e:	2100      	movs	r1, #0
		/* 10-bit result register */
		resolution = ADC_RESOLUTION_10BIT;
		break;
	case ADC_RESOLUTION_12BIT:
		/* 12-bit result register */
		resolution = ADC_RESOLUTION_12BIT;
     ea0:	2400      	movs	r4, #0
 */
static enum status_code _adc_set_config(
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
     ea2:	2200      	movs	r2, #0
     ea4:	e002      	b.n	eac <adc_init+0x1dc>
		break;

	case ADC_RESOLUTION_13BIT:
		/* Increase resolution by 1 bit */
		adjres = ADC_DIVIDE_RESULT_2;
		accumulate = ADC_ACCUMULATE_SAMPLES_4;
     ea6:	2102      	movs	r1, #2
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
     ea8:	2410      	movs	r4, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;

	case ADC_RESOLUTION_13BIT:
		/* Increase resolution by 1 bit */
		adjres = ADC_DIVIDE_RESULT_2;
     eaa:	2201      	movs	r2, #1
	default:
		/* Unknown. Abort. */
		return STATUS_ERR_INVALID_ARG;
	}

	adc_module->AVGCTRL.reg = ADC_AVGCTRL_ADJRES(adjres) | accumulate;
     eac:	0112      	lsls	r2, r2, #4
     eae:	2370      	movs	r3, #112	; 0x70
     eb0:	4013      	ands	r3, r2
     eb2:	430b      	orrs	r3, r1
     eb4:	465a      	mov	r2, fp
     eb6:	7093      	strb	r3, [r2, #2]

	/* Check validity of sample length value */
	if (config->sample_length > 63) {
     eb8:	7df3      	ldrb	r3, [r6, #23]
		return STATUS_ERR_INVALID_ARG;
     eba:	2017      	movs	r0, #23
	}

	adc_module->AVGCTRL.reg = ADC_AVGCTRL_ADJRES(adjres) | accumulate;

	/* Check validity of sample length value */
	if (config->sample_length > 63) {
     ebc:	2b3f      	cmp	r3, #63	; 0x3f
     ebe:	d900      	bls.n	ec2 <adc_init+0x1f2>
     ec0:	e10f      	b.n	10e2 <adc_init+0x412>
		return STATUS_ERR_INVALID_ARG;
	} else {
		/* Configure sample length */
		adc_module->SAMPCTRL.reg =
     ec2:	70d3      	strb	r3, [r2, #3]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     ec4:	683a      	ldr	r2, [r7, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     ec6:	7e53      	ldrb	r3, [r2, #25]
				(config->sample_length << ADC_SAMPCTRL_SAMPLEN_Pos);
	}

	while (adc_is_syncing(module_inst)) {
     ec8:	b25b      	sxtb	r3, r3
     eca:	2b00      	cmp	r3, #0
     ecc:	dbfb      	blt.n	ec6 <adc_init+0x1f6>
		/* Wait for synchronization */
	}

	/* Configure CTRLB */
	adc_module->CTRLB.reg =
     ece:	7cf2      	ldrb	r2, [r6, #19]
     ed0:	8873      	ldrh	r3, [r6, #2]
     ed2:	4313      	orrs	r3, r2
			config->clock_prescaler |
			resolution |
			(config->correction.correction_enable << ADC_CTRLB_CORREN_Pos) |
     ed4:	2224      	movs	r2, #36	; 0x24
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Configure CTRLB */
	adc_module->CTRLB.reg =
     ed6:	5cb2      	ldrb	r2, [r6, r2]
     ed8:	00d2      	lsls	r2, r2, #3
     eda:	4313      	orrs	r3, r2
     edc:	7d32      	ldrb	r2, [r6, #20]
     ede:	0092      	lsls	r2, r2, #2
     ee0:	4313      	orrs	r3, r2
     ee2:	7cb2      	ldrb	r2, [r6, #18]
     ee4:	0052      	lsls	r2, r2, #1
     ee6:	4313      	orrs	r3, r2
     ee8:	4323      	orrs	r3, r4
     eea:	465a      	mov	r2, fp
     eec:	8093      	strh	r3, [r2, #4]
			(config->freerunning << ADC_CTRLB_FREERUN_Pos) |
			(config->left_adjust << ADC_CTRLB_LEFTADJ_Pos) |
			(config->differential_mode << ADC_CTRLB_DIFFMODE_Pos);

	/* Check validity of window thresholds */
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
     eee:	7e33      	ldrb	r3, [r6, #24]
     ef0:	2b00      	cmp	r3, #0
     ef2:	d020      	beq.n	f36 <adc_init+0x266>
		switch (resolution) {
     ef4:	2c10      	cmp	r4, #16
     ef6:	d05c      	beq.n	fb2 <adc_init+0x2e2>
     ef8:	d802      	bhi.n	f00 <adc_init+0x230>
     efa:	2c00      	cmp	r4, #0
     efc:	d03b      	beq.n	f76 <adc_init+0x2a6>
     efe:	e01a      	b.n	f36 <adc_init+0x266>
     f00:	2c20      	cmp	r4, #32
     f02:	d01a      	beq.n	f3a <adc_init+0x26a>
     f04:	2c30      	cmp	r4, #48	; 0x30
     f06:	d116      	bne.n	f36 <adc_init+0x266>
		case ADC_RESOLUTION_8BIT:
			if (config->differential_mode &&
     f08:	7cf2      	ldrb	r2, [r6, #19]
     f0a:	2a00      	cmp	r2, #0
     f0c:	d00a      	beq.n	f24 <adc_init+0x254>
     f0e:	69f2      	ldr	r2, [r6, #28]
     f10:	3280      	adds	r2, #128	; 0x80
					(config->window.window_lower_value > 127 ||
					config->window.window_lower_value < -128 ||
					config->window.window_upper_value > 127 ||
					config->window.window_upper_value < -128)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     f12:	2017      	movs	r0, #23

	/* Check validity of window thresholds */
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
		switch (resolution) {
		case ADC_RESOLUTION_8BIT:
			if (config->differential_mode &&
     f14:	2aff      	cmp	r2, #255	; 0xff
     f16:	d900      	bls.n	f1a <adc_init+0x24a>
     f18:	e0e3      	b.n	10e2 <adc_init+0x412>
					(config->window.window_lower_value > 127 ||
					config->window.window_lower_value < -128 ||
     f1a:	6a32      	ldr	r2, [r6, #32]
     f1c:	3280      	adds	r2, #128	; 0x80
     f1e:	2aff      	cmp	r2, #255	; 0xff
     f20:	d900      	bls.n	f24 <adc_init+0x254>
     f22:	e0de      	b.n	10e2 <adc_init+0x412>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 255 ||
					config->window.window_upper_value > 255){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     f24:	2017      	movs	r0, #23
					config->window.window_lower_value < -128 ||
					config->window.window_upper_value > 127 ||
					config->window.window_upper_value < -128)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 255 ||
     f26:	69f2      	ldr	r2, [r6, #28]
     f28:	2aff      	cmp	r2, #255	; 0xff
     f2a:	dd00      	ble.n	f2e <adc_init+0x25e>
     f2c:	e0d9      	b.n	10e2 <adc_init+0x412>
     f2e:	6a32      	ldr	r2, [r6, #32]
     f30:	2aff      	cmp	r2, #255	; 0xff
     f32:	dd00      	ble.n	f36 <adc_init+0x266>
     f34:	e0d5      	b.n	10e2 <adc_init+0x412>
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     f36:	6839      	ldr	r1, [r7, #0]
     f38:	e072      	b.n	1020 <adc_init+0x350>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
     f3a:	7cf2      	ldrb	r2, [r6, #19]
     f3c:	2a00      	cmp	r2, #0
     f3e:	d00f      	beq.n	f60 <adc_init+0x290>
     f40:	69f2      	ldr	r2, [r6, #28]
     f42:	2180      	movs	r1, #128	; 0x80
     f44:	0089      	lsls	r1, r1, #2
     f46:	468c      	mov	ip, r1
     f48:	4462      	add	r2, ip
					(config->window.window_lower_value > 511 ||
					config->window.window_lower_value < -512 ||
					config->window.window_upper_value > 511 ||
					config->window.window_upper_value < -512)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     f4a:	2017      	movs	r0, #23
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
     f4c:	4931      	ldr	r1, [pc, #196]	; (1014 <adc_init+0x344>)
     f4e:	428a      	cmp	r2, r1
     f50:	d900      	bls.n	f54 <adc_init+0x284>
     f52:	e0c6      	b.n	10e2 <adc_init+0x412>
					(config->window.window_lower_value > 511 ||
					config->window.window_lower_value < -512 ||
     f54:	6a32      	ldr	r2, [r6, #32]
     f56:	4462      	add	r2, ip
     f58:	492e      	ldr	r1, [pc, #184]	; (1014 <adc_init+0x344>)
     f5a:	428a      	cmp	r2, r1
     f5c:	d900      	bls.n	f60 <adc_init+0x290>
     f5e:	e0c0      	b.n	10e2 <adc_init+0x412>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 1023 ||
					config->window.window_upper_value > 1023){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     f60:	2017      	movs	r0, #23
					config->window.window_lower_value < -512 ||
					config->window.window_upper_value > 511 ||
					config->window.window_upper_value < -512)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 1023 ||
     f62:	4a2c      	ldr	r2, [pc, #176]	; (1014 <adc_init+0x344>)
     f64:	69f1      	ldr	r1, [r6, #28]
     f66:	4291      	cmp	r1, r2
     f68:	dd00      	ble.n	f6c <adc_init+0x29c>
     f6a:	e0ba      	b.n	10e2 <adc_init+0x412>
     f6c:	6a31      	ldr	r1, [r6, #32]
     f6e:	4291      	cmp	r1, r2
     f70:	dd00      	ble.n	f74 <adc_init+0x2a4>
     f72:	e0b6      	b.n	10e2 <adc_init+0x412>
     f74:	e7df      	b.n	f36 <adc_init+0x266>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
     f76:	7cf2      	ldrb	r2, [r6, #19]
     f78:	2a00      	cmp	r2, #0
     f7a:	d00f      	beq.n	f9c <adc_init+0x2cc>
     f7c:	69f2      	ldr	r2, [r6, #28]
     f7e:	2180      	movs	r1, #128	; 0x80
     f80:	0109      	lsls	r1, r1, #4
     f82:	468c      	mov	ip, r1
     f84:	4462      	add	r2, ip
					(config->window.window_lower_value > 2047 ||
					config->window.window_lower_value < -2048 ||
					config->window.window_upper_value > 2047 ||
					config->window.window_upper_value < -2048)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     f86:	2017      	movs	r0, #23
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
     f88:	4923      	ldr	r1, [pc, #140]	; (1018 <adc_init+0x348>)
     f8a:	428a      	cmp	r2, r1
     f8c:	d900      	bls.n	f90 <adc_init+0x2c0>
     f8e:	e0a8      	b.n	10e2 <adc_init+0x412>
					(config->window.window_lower_value > 2047 ||
					config->window.window_lower_value < -2048 ||
     f90:	6a32      	ldr	r2, [r6, #32]
     f92:	4462      	add	r2, ip
     f94:	4920      	ldr	r1, [pc, #128]	; (1018 <adc_init+0x348>)
     f96:	428a      	cmp	r2, r1
     f98:	d900      	bls.n	f9c <adc_init+0x2cc>
     f9a:	e0a2      	b.n	10e2 <adc_init+0x412>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 4095 ||
					config->window.window_upper_value > 4095){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     f9c:	2017      	movs	r0, #23
					config->window.window_lower_value < -2048 ||
					config->window.window_upper_value > 2047 ||
					config->window.window_upper_value < -2048)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 4095 ||
     f9e:	4a1e      	ldr	r2, [pc, #120]	; (1018 <adc_init+0x348>)
     fa0:	69f1      	ldr	r1, [r6, #28]
     fa2:	4291      	cmp	r1, r2
     fa4:	dd00      	ble.n	fa8 <adc_init+0x2d8>
     fa6:	e09c      	b.n	10e2 <adc_init+0x412>
     fa8:	6a31      	ldr	r1, [r6, #32]
     faa:	4291      	cmp	r1, r2
     fac:	dd00      	ble.n	fb0 <adc_init+0x2e0>
     fae:	e098      	b.n	10e2 <adc_init+0x412>
     fb0:	e7c1      	b.n	f36 <adc_init+0x266>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
     fb2:	7cf2      	ldrb	r2, [r6, #19]
     fb4:	2a00      	cmp	r2, #0
     fb6:	d00f      	beq.n	fd8 <adc_init+0x308>
     fb8:	69f2      	ldr	r2, [r6, #28]
     fba:	2180      	movs	r1, #128	; 0x80
     fbc:	0209      	lsls	r1, r1, #8
     fbe:	468c      	mov	ip, r1
     fc0:	4462      	add	r2, ip
					(config->window.window_lower_value > 32767 ||
					config->window.window_lower_value < -32768 ||
					config->window.window_upper_value > 32767 ||
					config->window.window_upper_value < -32768)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     fc2:	2017      	movs	r0, #23
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
     fc4:	4915      	ldr	r1, [pc, #84]	; (101c <adc_init+0x34c>)
     fc6:	428a      	cmp	r2, r1
     fc8:	d900      	bls.n	fcc <adc_init+0x2fc>
     fca:	e08a      	b.n	10e2 <adc_init+0x412>
					(config->window.window_lower_value > 32767 ||
					config->window.window_lower_value < -32768 ||
     fcc:	6a32      	ldr	r2, [r6, #32]
     fce:	4462      	add	r2, ip
     fd0:	4912      	ldr	r1, [pc, #72]	; (101c <adc_init+0x34c>)
     fd2:	428a      	cmp	r2, r1
     fd4:	d900      	bls.n	fd8 <adc_init+0x308>
     fd6:	e084      	b.n	10e2 <adc_init+0x412>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 65535 ||
					config->window.window_upper_value > 65535){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     fd8:	2017      	movs	r0, #23
					config->window.window_lower_value < -32768 ||
					config->window.window_upper_value > 32767 ||
					config->window.window_upper_value < -32768)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 65535 ||
     fda:	4a10      	ldr	r2, [pc, #64]	; (101c <adc_init+0x34c>)
     fdc:	69f1      	ldr	r1, [r6, #28]
     fde:	4291      	cmp	r1, r2
     fe0:	dd00      	ble.n	fe4 <adc_init+0x314>
     fe2:	e07e      	b.n	10e2 <adc_init+0x412>
     fe4:	6a31      	ldr	r1, [r6, #32]
     fe6:	4291      	cmp	r1, r2
     fe8:	dd00      	ble.n	fec <adc_init+0x31c>
     fea:	e07a      	b.n	10e2 <adc_init+0x412>
     fec:	e7a3      	b.n	f36 <adc_init+0x266>
     fee:	46c0      	nop			; (mov r8, r8)
     ff0:	40000400 	.word	0x40000400
     ff4:	40000800 	.word	0x40000800
     ff8:	20000270 	.word	0x20000270
     ffc:	00002c85 	.word	0x00002c85
    1000:	00002bf9 	.word	0x00002bf9
    1004:	00004ec9 	.word	0x00004ec9
    1008:	00005834 	.word	0x00005834
    100c:	00002d7d 	.word	0x00002d7d
    1010:	00005760 	.word	0x00005760
    1014:	000003ff 	.word	0x000003ff
    1018:	00000fff 	.word	0x00000fff
    101c:	0000ffff 	.word	0x0000ffff

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    1020:	7e4a      	ldrb	r2, [r1, #25]
			}
			break;
		}
	}

	while (adc_is_syncing(module_inst)) {
    1022:	b252      	sxtb	r2, r2
    1024:	2a00      	cmp	r2, #0
    1026:	dbfb      	blt.n	1020 <adc_init+0x350>
		/* Wait for synchronization */
	}

	/* Configure window mode */
	adc_module->WINCTRL.reg = config->window.window_mode;
    1028:	465a      	mov	r2, fp
    102a:	7213      	strb	r3, [r2, #8]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    102c:	683a      	ldr	r2, [r7, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    102e:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
    1030:	b25b      	sxtb	r3, r3
    1032:	2b00      	cmp	r3, #0
    1034:	dbfb      	blt.n	102e <adc_init+0x35e>
		/* Wait for synchronization */
	}

	/* Configure lower threshold */
	adc_module->WINLT.reg =
    1036:	8bb3      	ldrh	r3, [r6, #28]
    1038:	465a      	mov	r2, fp
    103a:	8393      	strh	r3, [r2, #28]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    103c:	683a      	ldr	r2, [r7, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    103e:	7e53      	ldrb	r3, [r2, #25]
			config->window.window_lower_value << ADC_WINLT_WINLT_Pos;

	while (adc_is_syncing(module_inst)) {
    1040:	b25b      	sxtb	r3, r3
    1042:	2b00      	cmp	r3, #0
    1044:	dbfb      	blt.n	103e <adc_init+0x36e>
		/* Wait for synchronization */
	}

	/* Configure lower threshold */
	adc_module->WINUT.reg = config->window.window_upper_value <<
    1046:	8c33      	ldrh	r3, [r6, #32]
    1048:	465a      	mov	r2, fp
    104a:	8413      	strh	r3, [r2, #32]
			ADC_WINUT_WINUT_Pos;

	uint8_t inputs_to_scan = config->pin_scan.inputs_to_scan;
    104c:	232c      	movs	r3, #44	; 0x2c
    104e:	5cf3      	ldrb	r3, [r6, r3]
	if (inputs_to_scan > 0) {
    1050:	2b00      	cmp	r3, #0
    1052:	d004      	beq.n	105e <adc_init+0x38e>
		/*
		* Number of input sources included is the value written to INPUTSCAN
		* plus 1.
		*/
		inputs_to_scan--;
    1054:	3b01      	subs	r3, #1
    1056:	b2db      	uxtb	r3, r3
	}

	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
			config->pin_scan.offset_start_scan > (ADC_INPUTCTRL_INPUTOFFSET_Msk >> ADC_INPUTCTRL_INPUTOFFSET_Pos)) {
		/* Invalid number of input pins or input offset */
		return STATUS_ERR_INVALID_ARG;
    1058:	2017      	movs	r0, #23
		* plus 1.
		*/
		inputs_to_scan--;
	}

	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
    105a:	2b0f      	cmp	r3, #15
    105c:	d841      	bhi.n	10e2 <adc_init+0x412>
			config->pin_scan.offset_start_scan > (ADC_INPUTCTRL_INPUTOFFSET_Msk >> ADC_INPUTCTRL_INPUTOFFSET_Pos)) {
    105e:	222b      	movs	r2, #43	; 0x2b
    1060:	5cb2      	ldrb	r2, [r6, r2]
		/* Invalid number of input pins or input offset */
		return STATUS_ERR_INVALID_ARG;
    1062:	2017      	movs	r0, #23
		* plus 1.
		*/
		inputs_to_scan--;
	}

	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
    1064:	2a0f      	cmp	r2, #15
    1066:	d83c      	bhi.n	10e2 <adc_init+0x412>
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    1068:	6838      	ldr	r0, [r7, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    106a:	7e41      	ldrb	r1, [r0, #25]
			config->pin_scan.offset_start_scan > (ADC_INPUTCTRL_INPUTOFFSET_Msk >> ADC_INPUTCTRL_INPUTOFFSET_Pos)) {
		/* Invalid number of input pins or input offset */
		return STATUS_ERR_INVALID_ARG;
	}

	while (adc_is_syncing(module_inst)) {
    106c:	b249      	sxtb	r1, r1
    106e:	2900      	cmp	r1, #0
    1070:	dbfb      	blt.n	106a <adc_init+0x39a>
	adc_module->INPUTCTRL.reg =
			config->gain_factor |
			(config->pin_scan.offset_start_scan <<
			ADC_INPUTCTRL_INPUTOFFSET_Pos) |
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
			config->negative_input |
    1072:	89f0      	ldrh	r0, [r6, #14]
    1074:	7b31      	ldrb	r1, [r6, #12]
    1076:	4301      	orrs	r1, r0
    1078:	68b0      	ldr	r0, [r6, #8]
    107a:	4301      	orrs	r1, r0
    107c:	0512      	lsls	r2, r2, #20
    107e:	430a      	orrs	r2, r1
    1080:	041b      	lsls	r3, r3, #16
    1082:	4313      	orrs	r3, r2
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
    1084:	465a      	mov	r2, fp
    1086:	6113      	str	r3, [r2, #16]
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
			config->negative_input |
			config->positive_input;

	/* Configure events */
	adc_module->EVCTRL.reg = config->event_action;
    1088:	232a      	movs	r3, #42	; 0x2a
    108a:	5cf3      	ldrb	r3, [r6, r3]
    108c:	7513      	strb	r3, [r2, #20]

	/* Disable all interrupts */
	adc_module->INTENCLR.reg =
    108e:	230f      	movs	r3, #15
    1090:	7593      	strb	r3, [r2, #22]
			(1 << ADC_INTENCLR_SYNCRDY_Pos) | (1 << ADC_INTENCLR_WINMON_Pos) |
			(1 << ADC_INTENCLR_OVERRUN_Pos) | (1 << ADC_INTENCLR_RESRDY_Pos);

	if (config->correction.correction_enable){
    1092:	3315      	adds	r3, #21
    1094:	5cf3      	ldrb	r3, [r6, r3]
    1096:	2b00      	cmp	r3, #0
    1098:	d010      	beq.n	10bc <adc_init+0x3ec>
		/* Make sure gain_correction value is valid */
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
    109a:	8cf3      	ldrh	r3, [r6, #38]	; 0x26
			return STATUS_ERR_INVALID_ARG;
    109c:	2017      	movs	r0, #23
			(1 << ADC_INTENCLR_SYNCRDY_Pos) | (1 << ADC_INTENCLR_WINMON_Pos) |
			(1 << ADC_INTENCLR_OVERRUN_Pos) | (1 << ADC_INTENCLR_RESRDY_Pos);

	if (config->correction.correction_enable){
		/* Make sure gain_correction value is valid */
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
    109e:	4a14      	ldr	r2, [pc, #80]	; (10f0 <adc_init+0x420>)
    10a0:	4293      	cmp	r3, r2
    10a2:	d81e      	bhi.n	10e2 <adc_init+0x412>
			return STATUS_ERR_INVALID_ARG;
		} else {
			/* Set gain correction value */
			adc_module->GAINCORR.reg = config->correction.gain_correction <<
    10a4:	465a      	mov	r2, fp
    10a6:	8493      	strh	r3, [r2, #36]	; 0x24
					ADC_GAINCORR_GAINCORR_Pos;
		}

		/* Make sure offset correction value is valid */
		if (config->correction.offset_correction > 2047 ||
    10a8:	8d32      	ldrh	r2, [r6, #40]	; 0x28
    10aa:	2380      	movs	r3, #128	; 0x80
    10ac:	011b      	lsls	r3, r3, #4
    10ae:	18d3      	adds	r3, r2, r3
    10b0:	b29b      	uxth	r3, r3
    10b2:	490f      	ldr	r1, [pc, #60]	; (10f0 <adc_init+0x420>)
    10b4:	428b      	cmp	r3, r1
    10b6:	d814      	bhi.n	10e2 <adc_init+0x412>
				config->correction.offset_correction < -2048) {
			return STATUS_ERR_INVALID_ARG;
		} else {
			/* Set offset correction value */
			adc_module->OFFSETCORR.reg = config->correction.offset_correction <<
    10b8:	465b      	mov	r3, fp
    10ba:	84da      	strh	r2, [r3, #38]	; 0x26
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
			ADC_CALIB_BIAS_CAL(
    10bc:	4b0d      	ldr	r3, [pc, #52]	; (10f4 <adc_init+0x424>)
					ADC_OFFSETCORR_OFFSETCORR_Pos;
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
    10be:	6819      	ldr	r1, [r3, #0]
    10c0:	0149      	lsls	r1, r1, #5
    10c2:	23e0      	movs	r3, #224	; 0xe0
    10c4:	00db      	lsls	r3, r3, #3
    10c6:	4019      	ands	r1, r3
			ADC_CALIB_BIAS_CAL(
				(*(uint32_t *)ADC_FUSES_BIASCAL_ADDR >> ADC_FUSES_BIASCAL_Pos)
			) |
			ADC_CALIB_LINEARITY_CAL(
    10c8:	4b0b      	ldr	r3, [pc, #44]	; (10f8 <adc_init+0x428>)
					ADC_OFFSETCORR_OFFSETCORR_Pos;
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
    10ca:	685a      	ldr	r2, [r3, #4]
    10cc:	0150      	lsls	r0, r2, #5
    10ce:	681a      	ldr	r2, [r3, #0]
    10d0:	0ed3      	lsrs	r3, r2, #27
    10d2:	4303      	orrs	r3, r0
    10d4:	b2db      	uxtb	r3, r3
    10d6:	430b      	orrs	r3, r1
    10d8:	465a      	mov	r2, fp
    10da:	8513      	strh	r3, [r2, #40]	; 0x28
			) |
			ADC_CALIB_LINEARITY_CAL(
				(*(uint64_t *)ADC_FUSES_LINEARITY_0_ADDR >> ADC_FUSES_LINEARITY_0_Pos)
			);

	return STATUS_OK;
    10dc:	2000      	movs	r0, #0
    10de:	e000      	b.n	10e2 <adc_init+0x412>
		resolution = ADC_RESOLUTION_12BIT;
		break;

	default:
		/* Unknown. Abort. */
		return STATUS_ERR_INVALID_ARG;
    10e0:	2017      	movs	r0, #23
	}
#endif

	/* Write configuration to module */
	return _adc_set_config(module_inst, config);
}
    10e2:	b017      	add	sp, #92	; 0x5c
    10e4:	bc3c      	pop	{r2, r3, r4, r5}
    10e6:	4690      	mov	r8, r2
    10e8:	4699      	mov	r9, r3
    10ea:	46a2      	mov	sl, r4
    10ec:	46ab      	mov	fp, r5
    10ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
    10f0:	00000fff 	.word	0x00000fff
    10f4:	00806024 	.word	0x00806024
    10f8:	00806020 	.word	0x00806020

000010fc <ADC_Handler>:
	}
}

/** Interrupt handler for the ADC module. */
void ADC_Handler(void)
{
    10fc:	b570      	push	{r4, r5, r6, lr}

struct adc_module *_adc_instances[ADC_INST_NUM];

static void _adc_interrupt_handler(const uint8_t instance)
{
	struct adc_module *module = _adc_instances[instance];
    10fe:	4b2d      	ldr	r3, [pc, #180]	; (11b4 <ADC_Handler+0xb8>)
    1100:	681c      	ldr	r4, [r3, #0]

	/* get interrupt flags and mask out enabled callbacks */
	uint32_t flags = module->hw->INTFLAG.reg;
    1102:	6823      	ldr	r3, [r4, #0]
    1104:	7e1d      	ldrb	r5, [r3, #24]
    1106:	b2ed      	uxtb	r5, r5

	if (flags & ADC_INTFLAG_RESRDY) {
    1108:	07ea      	lsls	r2, r5, #31
    110a:	d535      	bpl.n	1178 <ADC_Handler+0x7c>
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_READ_BUFFER)) &&
    110c:	7ee2      	ldrb	r2, [r4, #27]
    110e:	07d2      	lsls	r2, r2, #31
    1110:	d532      	bpl.n	1178 <ADC_Handler+0x7c>
    1112:	7ea2      	ldrb	r2, [r4, #26]
    1114:	07d2      	lsls	r2, r2, #31
    1116:	d52f      	bpl.n	1178 <ADC_Handler+0x7c>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_READ_BUFFER))) {
			/* clear interrupt flag */
			module->hw->INTFLAG.reg = ADC_INTFLAG_RESRDY;
    1118:	2201      	movs	r2, #1
    111a:	761a      	strb	r2, [r3, #24]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    111c:	6822      	ldr	r2, [r4, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    111e:	7e53      	ldrb	r3, [r2, #25]

			while (adc_is_syncing(module)) {
    1120:	b25b      	sxtb	r3, r3
    1122:	2b00      	cmp	r3, #0
    1124:	dbfb      	blt.n	111e <ADC_Handler+0x22>
				/* Wait for synchronization */
			}

			/* store ADC result in job buffer */
			*(module->job_buffer++) = module->hw->RESULT.reg;
    1126:	6961      	ldr	r1, [r4, #20]
    1128:	1c8b      	adds	r3, r1, #2
    112a:	6163      	str	r3, [r4, #20]
    112c:	8b53      	ldrh	r3, [r2, #26]
    112e:	b29b      	uxth	r3, r3
    1130:	800b      	strh	r3, [r1, #0]

			if (--module->remaining_conversions > 0) {
    1132:	8b23      	ldrh	r3, [r4, #24]
    1134:	3b01      	subs	r3, #1
    1136:	b29b      	uxth	r3, r3
    1138:	8323      	strh	r3, [r4, #24]
    113a:	2b00      	cmp	r3, #0
    113c:	d011      	beq.n	1162 <ADC_Handler+0x66>
				if (module->software_trigger == true) {
    113e:	7f63      	ldrb	r3, [r4, #29]
    1140:	2b00      	cmp	r3, #0
    1142:	d019      	beq.n	1178 <ADC_Handler+0x7c>
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
    1144:	6822      	ldr	r2, [r4, #0]
    1146:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
    1148:	b25b      	sxtb	r3, r3
    114a:	2b00      	cmp	r3, #0
    114c:	dbfb      	blt.n	1146 <ADC_Handler+0x4a>
		/* Wait for synchronization */
	}

	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
    114e:	7b11      	ldrb	r1, [r2, #12]
    1150:	2302      	movs	r3, #2
    1152:	430b      	orrs	r3, r1
    1154:	7313      	strb	r3, [r2, #12]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    1156:	6822      	ldr	r2, [r4, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    1158:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
    115a:	b25b      	sxtb	r3, r3
    115c:	2b00      	cmp	r3, #0
    115e:	dbfb      	blt.n	1158 <ADC_Handler+0x5c>
    1160:	e00a      	b.n	1178 <ADC_Handler+0x7c>
					adc_start_conversion(module);
				}
			} else {
				if (module->job_status == STATUS_BUSY) {
    1162:	7f23      	ldrb	r3, [r4, #28]
    1164:	2b05      	cmp	r3, #5
    1166:	d107      	bne.n	1178 <ADC_Handler+0x7c>
					/* job is complete. update status,disable interrupt
					 *and call callback */
					module->job_status = STATUS_OK;
    1168:	2300      	movs	r3, #0
    116a:	7723      	strb	r3, [r4, #28]
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
	/* Enable interrupt */
	adc_module->INTENCLR.reg = interrupt;
    116c:	3301      	adds	r3, #1
    116e:	6822      	ldr	r2, [r4, #0]
    1170:	7593      	strb	r3, [r2, #22]
					adc_disable_interrupt(module, ADC_INTERRUPT_RESULT_READY);

					(module->callback[ADC_CALLBACK_READ_BUFFER])(module);
    1172:	0020      	movs	r0, r4
    1174:	68a3      	ldr	r3, [r4, #8]
    1176:	4798      	blx	r3
				}
			}
		}
	}

	if (flags & ADC_INTFLAG_WINMON) {
    1178:	076b      	lsls	r3, r5, #29
    117a:	d50b      	bpl.n	1194 <ADC_Handler+0x98>
		module->hw->INTFLAG.reg = ADC_INTFLAG_WINMON;
    117c:	2304      	movs	r3, #4
    117e:	6822      	ldr	r2, [r4, #0]
    1180:	7613      	strb	r3, [r2, #24]
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_WINDOW)) &&
    1182:	7ee3      	ldrb	r3, [r4, #27]
    1184:	079b      	lsls	r3, r3, #30
    1186:	d505      	bpl.n	1194 <ADC_Handler+0x98>
    1188:	7ea3      	ldrb	r3, [r4, #26]
    118a:	079b      	lsls	r3, r3, #30
    118c:	d502      	bpl.n	1194 <ADC_Handler+0x98>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_WINDOW))) {
			(module->callback[ADC_CALLBACK_WINDOW])(module);
    118e:	0020      	movs	r0, r4
    1190:	68e3      	ldr	r3, [r4, #12]
    1192:	4798      	blx	r3
		}

	}

	if (flags & ADC_INTFLAG_OVERRUN) {
    1194:	07ab      	lsls	r3, r5, #30
    1196:	d50b      	bpl.n	11b0 <ADC_Handler+0xb4>
		module->hw->INTFLAG.reg = ADC_INTFLAG_OVERRUN;
    1198:	2302      	movs	r3, #2
    119a:	6822      	ldr	r2, [r4, #0]
    119c:	7613      	strb	r3, [r2, #24]
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_ERROR)) &&
    119e:	7ee3      	ldrb	r3, [r4, #27]
    11a0:	075b      	lsls	r3, r3, #29
    11a2:	d505      	bpl.n	11b0 <ADC_Handler+0xb4>
    11a4:	7ea3      	ldrb	r3, [r4, #26]
    11a6:	075b      	lsls	r3, r3, #29
    11a8:	d502      	bpl.n	11b0 <ADC_Handler+0xb4>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_ERROR))) {
			(module->callback[ADC_CALLBACK_ERROR])(module);
    11aa:	6923      	ldr	r3, [r4, #16]
    11ac:	0020      	movs	r0, r4
    11ae:	4798      	blx	r3

/** Interrupt handler for the ADC module. */
void ADC_Handler(void)
{
	_adc_interrupt_handler(0);
}
    11b0:	bd70      	pop	{r4, r5, r6, pc}
    11b2:	46c0      	nop			; (mov r8, r8)
    11b4:	20000270 	.word	0x20000270

000011b8 <dac_is_syncing>:
		struct dac_module *const dev_inst)
{
	/* Sanity check arguments */
	Assert(dev_inst);

	Dac *const dac_module = dev_inst->hw;
    11b8:	6803      	ldr	r3, [r0, #0]

#if (SAMC21)
	if (dac_module->SYNCBUSY.reg) {
#else
	if (dac_module->STATUS.reg & DAC_STATUS_SYNCBUSY) {
    11ba:	79d8      	ldrb	r0, [r3, #7]
    11bc:	09c0      	lsrs	r0, r0, #7
#endif
		return true;
	}

	return false;
}
    11be:	4770      	bx	lr

000011c0 <dac_get_config_defaults>:
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->reference      = DAC_REFERENCE_INT1V;
    11c0:	2300      	movs	r3, #0
    11c2:	7003      	strb	r3, [r0, #0]
	config->output         = DAC_OUTPUT_EXTERNAL;
    11c4:	2201      	movs	r2, #1
    11c6:	7042      	strb	r2, [r0, #1]
	config->left_adjust    = false;
    11c8:	7083      	strb	r3, [r0, #2]
#ifdef FEATURE_DAC_DATABUF_WRITE_PROTECTION
	config->databuf_protection_bypass = false;
    11ca:	7103      	strb	r3, [r0, #4]
#endif
	config->voltage_pump_disable = false;
    11cc:	7143      	strb	r3, [r0, #5]
	config->clock_source   = GCLK_GENERATOR_0;
    11ce:	70c3      	strb	r3, [r0, #3]
	config->run_in_standby = false;
    11d0:	7183      	strb	r3, [r0, #6]
#if (SAMC21)
	config->dither_mode    = false;
#endif
}
    11d2:	4770      	bx	lr

000011d4 <dac_init>:
 */
enum status_code dac_init(
		struct dac_module *const module_inst,
		Dac *const module,
		struct dac_config *const config)
{
    11d4:	b5f0      	push	{r4, r5, r6, r7, lr}
    11d6:	4647      	mov	r7, r8
    11d8:	b480      	push	{r7}
    11da:	b084      	sub	sp, #16
    11dc:	0005      	movs	r5, r0
    11de:	0014      	movs	r4, r2
	Assert(module_inst);
	Assert(module);
	Assert(config);

	/* Initialize device instance */
	module_inst->hw = module;
    11e0:	6001      	str	r1, [r0, #0]
    11e2:	4a2c      	ldr	r2, [pc, #176]	; (1294 <dac_init+0xc0>)
    11e4:	6a13      	ldr	r3, [r2, #32]
    11e6:	2080      	movs	r0, #128	; 0x80
    11e8:	02c0      	lsls	r0, r0, #11
    11ea:	4303      	orrs	r3, r0
    11ec:	6213      	str	r3, [r2, #32]
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, PM_APBCMASK_DAC);
#endif

	/* Check if module is enabled. */
	if (module->CTRLA.reg & DAC_CTRLA_ENABLE) {
    11ee:	780b      	ldrb	r3, [r1, #0]
		return STATUS_ERR_DENIED;
    11f0:	201c      	movs	r0, #28
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, PM_APBCMASK_DAC);
#endif

	/* Check if module is enabled. */
	if (module->CTRLA.reg & DAC_CTRLA_ENABLE) {
    11f2:	079b      	lsls	r3, r3, #30
    11f4:	d44a      	bmi.n	128c <dac_init+0xb8>
		return STATUS_ERR_DENIED;
	}

	/* Check if reset is in progress. */
	if (module->CTRLA.reg & DAC_CTRLA_SWRST) {
    11f6:	780b      	ldrb	r3, [r1, #0]
		return STATUS_BUSY;
    11f8:	3817      	subs	r0, #23
	if (module->CTRLA.reg & DAC_CTRLA_ENABLE) {
		return STATUS_ERR_DENIED;
	}

	/* Check if reset is in progress. */
	if (module->CTRLA.reg & DAC_CTRLA_SWRST) {
    11fa:	07db      	lsls	r3, r3, #31
    11fc:	d446      	bmi.n	128c <dac_init+0xb8>
	}

	/* Configure GCLK channel and enable clock */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->clock_source;
    11fe:	a903      	add	r1, sp, #12
    1200:	78e3      	ldrb	r3, [r4, #3]
    1202:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(DAC_GCLK_ID, &gclk_chan_conf);
    1204:	301c      	adds	r0, #28
    1206:	4b24      	ldr	r3, [pc, #144]	; (1298 <dac_init+0xc4>)
    1208:	4798      	blx	r3
	system_gclk_chan_enable(DAC_GCLK_ID);
    120a:	2021      	movs	r0, #33	; 0x21
    120c:	4b23      	ldr	r3, [pc, #140]	; (129c <dac_init+0xc8>)
    120e:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    1210:	2600      	movs	r6, #0
    1212:	ab02      	add	r3, sp, #8
    1214:	705e      	strb	r6, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    1216:	70de      	strb	r6, [r3, #3]
	/* MUX the DAC VOUT pin */
	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);

	/* Set up the DAC VOUT pin */
	pin_conf.mux_position = MUX_PA02B_DAC_VOUT;
    1218:	2301      	movs	r3, #1
    121a:	aa02      	add	r2, sp, #8
    121c:	7013      	strb	r3, [r2, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pin_conf.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    121e:	7096      	strb	r6, [r2, #2]
	system_pinmux_pin_set_config(PIN_PA02B_DAC_VOUT, &pin_conf);
    1220:	0011      	movs	r1, r2
    1222:	2002      	movs	r0, #2
    1224:	4b1e      	ldr	r3, [pc, #120]	; (12a0 <dac_init+0xcc>)
    1226:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(config);
	Assert(module_inst->hw);

	Dac *const dac_module = module_inst->hw;
    1228:	682f      	ldr	r7, [r5, #0]

	/* Set selected DAC output to be enabled when enabling the module */
	module_inst->output = config->output;
    122a:	7863      	ldrb	r3, [r4, #1]
    122c:	712b      	strb	r3, [r5, #4]
	module_inst->start_on_event = false;
    122e:	71ae      	strb	r6, [r5, #6]

	uint32_t new_ctrla = 0;
	uint32_t new_ctrlb = 0;

	/* Enable DAC in standby sleep mode if configured */
	if (config->run_in_standby) {
    1230:	79a3      	ldrb	r3, [r4, #6]
		new_ctrla |= DAC_CTRLA_RUNSTDBY;
    1232:	1e5a      	subs	r2, r3, #1
    1234:	4193      	sbcs	r3, r2
    1236:	009b      	lsls	r3, r3, #2
	}

	/* Set reference voltage */
	new_ctrlb |= config->reference;
    1238:	7821      	ldrb	r1, [r4, #0]

	/* Left adjust data if configured */
	if (config->left_adjust) {
    123a:	78a2      	ldrb	r2, [r4, #2]
	if (config->run_in_standby) {
		new_ctrla |= DAC_CTRLA_RUNSTDBY;
	}

	/* Set reference voltage */
	new_ctrlb |= config->reference;
    123c:	4688      	mov	r8, r1

	/* Left adjust data if configured */
	if (config->left_adjust) {
    123e:	2a00      	cmp	r2, #0
    1240:	d002      	beq.n	1248 <dac_init+0x74>
		new_ctrlb |= DAC_CTRLB_LEFTADJ;
    1242:	2204      	movs	r2, #4
    1244:	4311      	orrs	r1, r2
    1246:	4688      	mov	r8, r1
	}

#ifdef FEATURE_DAC_DATABUF_WRITE_PROTECTION
	/* Bypass DATABUF write protection if configured */
	if (config->databuf_protection_bypass) {
    1248:	7922      	ldrb	r2, [r4, #4]
    124a:	2a00      	cmp	r2, #0
    124c:	d003      	beq.n	1256 <dac_init+0x82>
		new_ctrlb |= DAC_CTRLB_BDWP;
    124e:	2210      	movs	r2, #16
    1250:	4641      	mov	r1, r8
    1252:	4311      	orrs	r1, r2
    1254:	4688      	mov	r8, r1
	}
#endif

	/* Voltage pump disable if configured */
	if (config->voltage_pump_disable) {
    1256:	7962      	ldrb	r2, [r4, #5]
    1258:	2a00      	cmp	r2, #0
    125a:	d003      	beq.n	1264 <dac_init+0x90>
		new_ctrlb |= DAC_CTRLB_VPD;
    125c:	2208      	movs	r2, #8
    125e:	4641      	mov	r1, r8
    1260:	4311      	orrs	r1, r2
    1262:	4688      	mov	r8, r1
	}

	/* Apply the new configuration to the hardware module */
	dac_module->CTRLA.reg = new_ctrla;
    1264:	b2db      	uxtb	r3, r3
    1266:	703b      	strb	r3, [r7, #0]

	while (dac_is_syncing(module_inst)) {
    1268:	4e0e      	ldr	r6, [pc, #56]	; (12a4 <dac_init+0xd0>)
    126a:	0028      	movs	r0, r5
    126c:	47b0      	blx	r6
    126e:	2800      	cmp	r0, #0
    1270:	d1fb      	bne.n	126a <dac_init+0x96>
		/* Wait until the synchronization is complete */
	}

	dac_module->CTRLB.reg = new_ctrlb;
    1272:	4643      	mov	r3, r8
    1274:	466a      	mov	r2, sp
    1276:	71d3      	strb	r3, [r2, #7]
    1278:	79d3      	ldrb	r3, [r2, #7]
    127a:	707b      	strb	r3, [r7, #1]

	/* Write configuration to module */
	_dac_set_config(module_inst, config);

	/* Store reference selection for later use */
	module_inst->reference = config->reference;
    127c:	7823      	ldrb	r3, [r4, #0]
    127e:	716b      	strb	r3, [r5, #5]

#if DAC_CALLBACK_MODE == true
	for (uint8_t i = 0; i < DAC_CALLBACK_N; i++) {
		module_inst->callback[i] = NULL;
    1280:	2300      	movs	r3, #0
    1282:	616b      	str	r3, [r5, #20]
    1284:	61ab      	str	r3, [r5, #24]
    1286:	61eb      	str	r3, [r5, #28]
	};

	_dac_instances[0] = module_inst;
    1288:	4b07      	ldr	r3, [pc, #28]	; (12a8 <dac_init+0xd4>)
    128a:	601d      	str	r5, [r3, #0]
#endif

	return STATUS_OK;
}
    128c:	b004      	add	sp, #16
    128e:	bc04      	pop	{r2}
    1290:	4690      	mov	r8, r2
    1292:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1294:	40000400 	.word	0x40000400
    1298:	00002c85 	.word	0x00002c85
    129c:	00002bf9 	.word	0x00002bf9
    12a0:	00002d7d 	.word	0x00002d7d
    12a4:	000011b9 	.word	0x000011b9
    12a8:	20000274 	.word	0x20000274

000012ac <dac_enable>:
 * \param[in] module_inst  Pointer to the DAC software instance struct
 *
 */
void dac_enable(
		struct dac_module *const module_inst)
{
    12ac:	b570      	push	{r4, r5, r6, lr}
    12ae:	0004      	movs	r4, r0
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	Dac *const dac_module = module_inst->hw;
    12b0:	6806      	ldr	r6, [r0, #0]

	/* Enable selected output */
	dac_module->CTRLB.reg |= module_inst->output;
    12b2:	7872      	ldrb	r2, [r6, #1]
    12b4:	7903      	ldrb	r3, [r0, #4]
    12b6:	4313      	orrs	r3, r2
    12b8:	7073      	strb	r3, [r6, #1]

	while (dac_is_syncing(module_inst)) {
    12ba:	4d09      	ldr	r5, [pc, #36]	; (12e0 <dac_enable+0x34>)
    12bc:	0020      	movs	r0, r4
    12be:	47a8      	blx	r5
    12c0:	2800      	cmp	r0, #0
    12c2:	d1fb      	bne.n	12bc <dac_enable+0x10>
		/* Wait until the synchronization is complete */
	}

	/* Enable the module */
	dac_module->CTRLA.reg |= DAC_CTRLA_ENABLE;
    12c4:	7832      	ldrb	r2, [r6, #0]
    12c6:	2302      	movs	r3, #2
    12c8:	4313      	orrs	r3, r2
    12ca:	7033      	strb	r3, [r6, #0]

	/* Enable internal bandgap reference if selected in the configuration */
	if (module_inst->reference == DAC_REFERENCE_INT1V) {
    12cc:	7963      	ldrb	r3, [r4, #5]
    12ce:	2b00      	cmp	r3, #0
    12d0:	d104      	bne.n	12dc <dac_enable+0x30>
    12d2:	4a04      	ldr	r2, [pc, #16]	; (12e4 <dac_enable+0x38>)
    12d4:	6c11      	ldr	r1, [r2, #64]	; 0x40
    12d6:	3304      	adds	r3, #4
    12d8:	430b      	orrs	r3, r1
    12da:	6413      	str	r3, [r2, #64]	; 0x40
#else
		system_voltage_reference_enable(SYSTEM_VOLTAGE_REFERENCE_BANDGAP);
	}

#endif
}
    12dc:	bd70      	pop	{r4, r5, r6, pc}
    12de:	46c0      	nop			; (mov r8, r8)
    12e0:	000011b9 	.word	0x000011b9
    12e4:	40000800 	.word	0x40000800

000012e8 <dac_chan_write>:
 */
enum status_code dac_chan_write(
		struct dac_module *const module_inst,
		enum dac_channel channel,
		const uint16_t data)
{
    12e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    12ea:	0004      	movs	r4, r0
    12ec:	0017      	movs	r7, r2
	Assert(module_inst->hw);

	/* No channel support yet */
	UNUSED(channel);

	Dac *const dac_module = module_inst->hw;
    12ee:	6806      	ldr	r6, [r0, #0]

	/* Wait until the synchronization is complete */
	while (dac_is_syncing(module_inst)) {
    12f0:	4d06      	ldr	r5, [pc, #24]	; (130c <dac_chan_write+0x24>)
    12f2:	0020      	movs	r0, r4
    12f4:	47a8      	blx	r5
    12f6:	2800      	cmp	r0, #0
    12f8:	d1fb      	bne.n	12f2 <dac_chan_write+0xa>
	};

	if (module_inst->start_on_event) {
    12fa:	79a3      	ldrb	r3, [r4, #6]
    12fc:	2b00      	cmp	r3, #0
    12fe:	d001      	beq.n	1304 <dac_chan_write+0x1c>
		/* Write the new value to the buffered DAC data register */
		dac_module->DATABUF.reg = data;
    1300:	81b7      	strh	r7, [r6, #12]
    1302:	e000      	b.n	1306 <dac_chan_write+0x1e>
	} else {
		/* Write the new value to the DAC data register */
		dac_module->DATA.reg = data;
    1304:	8137      	strh	r7, [r6, #8]
	}

	return STATUS_OK;
}
    1306:	2000      	movs	r0, #0
    1308:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    130a:	46c0      	nop			; (mov r8, r8)
    130c:	000011b9 	.word	0x000011b9

00001310 <DAC_Handler>:
	}
}

/** Handler for the DAC hardware module interrupt. */
void DAC_Handler(void)
{
    1310:	b570      	push	{r4, r5, r6, lr}
 *
 * \param[in] instance  DAC instance number
 */
static void _dac_interrupt_handler(const uint8_t instance)
{
	struct dac_module *module = _dac_instances[instance];
    1312:	4b26      	ldr	r3, [pc, #152]	; (13ac <DAC_Handler+0x9c>)
    1314:	681c      	ldr	r4, [r3, #0]
	Dac *const dac_hw = module->hw;
    1316:	6825      	ldr	r5, [r4, #0]

	if (dac_hw->INTFLAG.reg & DAC_INTFLAG_UNDERRUN) {
    1318:	79ab      	ldrb	r3, [r5, #6]
    131a:	07db      	lsls	r3, r3, #31
    131c:	d50a      	bpl.n	1334 <DAC_Handler+0x24>
		dac_hw->INTFLAG.reg = DAC_INTFLAG_UNDERRUN;
    131e:	2301      	movs	r3, #1
    1320:	71ab      	strb	r3, [r5, #6]

		if ((module->callback) &&
    1322:	0023      	movs	r3, r4
    1324:	3314      	adds	r3, #20
    1326:	d005      	beq.n	1334 <DAC_Handler+0x24>
    1328:	7c63      	ldrb	r3, [r4, #17]
    132a:	2b00      	cmp	r3, #0
    132c:	d002      	beq.n	1334 <DAC_Handler+0x24>
			 (module->callback_enable[DAC_CALLBACK_DATA_UNDERRUN])){
			module->callback[DAC_CALLBACK_DATA_UNDERRUN](0);
    132e:	2000      	movs	r0, #0
    1330:	69a3      	ldr	r3, [r4, #24]
    1332:	4798      	blx	r3
		}
	}

	if (dac_hw->INTFLAG.reg & DAC_INTFLAG_EMPTY) {
    1334:	79ab      	ldrb	r3, [r5, #6]
    1336:	079b      	lsls	r3, r3, #30
    1338:	d537      	bpl.n	13aa <DAC_Handler+0x9a>
		dac_hw->INTFLAG.reg = DAC_INTFLAG_EMPTY;
    133a:	2302      	movs	r3, #2
    133c:	71ab      	strb	r3, [r5, #6]

		/* If in a write buffer job */
		if (module->remaining_conversions) {
    133e:	89a3      	ldrh	r3, [r4, #12]
    1340:	b29b      	uxth	r3, r3
    1342:	2b00      	cmp	r3, #0
    1344:	d028      	beq.n	1398 <DAC_Handler+0x88>

			/* Fill the data buffer with next data in write buffer */
			dac_hw->DATABUF.reg =
				module->job_buffer[module->transferred_conversions++];
    1346:	89e3      	ldrh	r3, [r4, #14]
    1348:	b29b      	uxth	r3, r3
    134a:	1c5a      	adds	r2, r3, #1
    134c:	b292      	uxth	r2, r2
    134e:	81e2      	strh	r2, [r4, #14]
    1350:	005b      	lsls	r3, r3, #1
    1352:	68a2      	ldr	r2, [r4, #8]
    1354:	4694      	mov	ip, r2
    1356:	4463      	add	r3, ip
    1358:	881b      	ldrh	r3, [r3, #0]
    135a:	b29b      	uxth	r3, r3

		/* If in a write buffer job */
		if (module->remaining_conversions) {

			/* Fill the data buffer with next data in write buffer */
			dac_hw->DATABUF.reg =
    135c:	81ab      	strh	r3, [r5, #12]
				module->job_buffer[module->transferred_conversions++];

			/* Write buffer size decrement */
			module->remaining_conversions --;
    135e:	89a3      	ldrh	r3, [r4, #12]
    1360:	3b01      	subs	r3, #1
    1362:	b29b      	uxth	r3, r3
    1364:	81a3      	strh	r3, [r4, #12]

			/* If in a write buffer job and all the data are converted */
			if (module->remaining_conversions == 0) {
    1366:	89a3      	ldrh	r3, [r4, #12]
    1368:	b29b      	uxth	r3, r3
    136a:	2b00      	cmp	r3, #0
    136c:	d114      	bne.n	1398 <DAC_Handler+0x88>
				module->job_status = STATUS_OK;
    136e:	2200      	movs	r2, #0
    1370:	3320      	adds	r3, #32
    1372:	54e2      	strb	r2, [r4, r3]

				/* Disable interrupt */
				dac_hw->INTENCLR.reg = DAC_INTENCLR_EMPTY;
    1374:	3b1e      	subs	r3, #30
    1376:	712b      	strb	r3, [r5, #4]
				dac_hw->INTFLAG.reg = DAC_INTFLAG_EMPTY;
    1378:	71ab      	strb	r3, [r5, #6]
 * \param[in] vector  Interrupt vector to disable
 */
static inline void system_interrupt_disable(
		const enum system_interrupt_vector vector)
{
	NVIC->ICER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    137a:	2180      	movs	r1, #128	; 0x80
    137c:	0489      	lsls	r1, r1, #18
    137e:	337e      	adds	r3, #126	; 0x7e
    1380:	4a0b      	ldr	r2, [pc, #44]	; (13b0 <DAC_Handler+0xa0>)
    1382:	50d1      	str	r1, [r2, r3]
				system_interrupt_disable(SYSTEM_INTERRUPT_MODULE_DAC);

				if ((module->callback) &&
    1384:	0023      	movs	r3, r4
    1386:	3314      	adds	r3, #20
    1388:	d00f      	beq.n	13aa <DAC_Handler+0x9a>
    138a:	7ca3      	ldrb	r3, [r4, #18]
    138c:	2b00      	cmp	r3, #0
    138e:	d006      	beq.n	139e <DAC_Handler+0x8e>
					 (module->callback_enable[DAC_CALLBACK_TRANSFER_COMPLETE])) {
					module->callback[DAC_CALLBACK_TRANSFER_COMPLETE](0);
    1390:	2000      	movs	r0, #0
    1392:	69e3      	ldr	r3, [r4, #28]
    1394:	4798      	blx	r3
    1396:	e002      	b.n	139e <DAC_Handler+0x8e>
				}
			}
		}

		if ((module->callback) &&
    1398:	0023      	movs	r3, r4
    139a:	3314      	adds	r3, #20
    139c:	d005      	beq.n	13aa <DAC_Handler+0x9a>
    139e:	7c23      	ldrb	r3, [r4, #16]
    13a0:	2b00      	cmp	r3, #0
    13a2:	d002      	beq.n	13aa <DAC_Handler+0x9a>
			 (module->callback_enable[DAC_CALLBACK_DATA_EMPTY])) {
			module->callback[DAC_CALLBACK_DATA_EMPTY](0);
    13a4:	6963      	ldr	r3, [r4, #20]
    13a6:	2000      	movs	r0, #0
    13a8:	4798      	blx	r3

/** Handler for the DAC hardware module interrupt. */
void DAC_Handler(void)
{
	_dac_interrupt_handler(0);
}
    13aa:	bd70      	pop	{r4, r5, r6, pc}
    13ac:	20000274 	.word	0x20000274
    13b0:	e000e100 	.word	0xe000e100

000013b4 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
    13b4:	b500      	push	{lr}
    13b6:	b083      	sub	sp, #12
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    13b8:	ab01      	add	r3, sp, #4
    13ba:	2280      	movs	r2, #128	; 0x80
    13bc:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
    13be:	780a      	ldrb	r2, [r1, #0]
    13c0:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
    13c2:	784a      	ldrb	r2, [r1, #1]
    13c4:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
    13c6:	788a      	ldrb	r2, [r1, #2]
    13c8:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
    13ca:	0019      	movs	r1, r3
    13cc:	4b01      	ldr	r3, [pc, #4]	; (13d4 <port_pin_set_config+0x20>)
    13ce:	4798      	blx	r3
}
    13d0:	b003      	add	sp, #12
    13d2:	bd00      	pop	{pc}
    13d4:	00002d7d 	.word	0x00002d7d

000013d8 <_i2c_master_wait_for_sync>:
{
	/* Sanity check */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_hw = &(module->hw->I2CM);
    13d8:	6801      	ldr	r1, [r0, #0]
		const struct i2c_master_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (i2c_master_is_syncing(module)) {
    13da:	2207      	movs	r2, #7
	SercomI2cm *const i2c_hw = &(module->hw->I2CM);

#if defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_1)
	return (i2c_hw->STATUS.reg & SERCOM_I2CM_STATUS_SYNCBUSY);
#elif defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_2)
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
    13dc:	69cb      	ldr	r3, [r1, #28]
		const struct i2c_master_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (i2c_master_is_syncing(module)) {
    13de:	421a      	tst	r2, r3
    13e0:	d1fc      	bne.n	13dc <_i2c_master_wait_for_sync+0x4>
		/* Wait for I2C module to sync. */
	}
}
    13e2:	4770      	bx	lr

000013e4 <i2c_master_init>:
 */
enum status_code i2c_master_init(
		struct i2c_master_module *const module,
		Sercom *const hw,
		const struct i2c_master_config *const config)
{
    13e4:	b5f0      	push	{r4, r5, r6, r7, lr}
    13e6:	465f      	mov	r7, fp
    13e8:	4656      	mov	r6, sl
    13ea:	464d      	mov	r5, r9
    13ec:	4644      	mov	r4, r8
    13ee:	b4f0      	push	{r4, r5, r6, r7}
    13f0:	b08b      	sub	sp, #44	; 0x2c
    13f2:	0007      	movs	r7, r0
    13f4:	000d      	movs	r5, r1
    13f6:	0016      	movs	r6, r2
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize software module */
	module->hw = hw;
    13f8:	6039      	str	r1, [r7, #0]

	SercomI2cm *const i2c_module = &(module->hw->I2CM);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    13fa:	0008      	movs	r0, r1
    13fc:	4b99      	ldr	r3, [pc, #612]	; (1664 <i2c_master_init+0x280>)
    13fe:	4798      	blx	r3
    1400:	4999      	ldr	r1, [pc, #612]	; (1668 <i2c_master_init+0x284>)
    1402:	6a0a      	ldr	r2, [r1, #32]
    1404:	1c84      	adds	r4, r0, #2
    1406:	2301      	movs	r3, #1
    1408:	40a3      	lsls	r3, r4
    140a:	4313      	orrs	r3, r2
    140c:	620b      	str	r3, [r1, #32]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
    140e:	a909      	add	r1, sp, #36	; 0x24
    1410:	7b33      	ldrb	r3, [r6, #12]
    1412:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    1414:	3014      	adds	r0, #20
    1416:	b2c4      	uxtb	r4, r0
    1418:	0020      	movs	r0, r4
    141a:	4b94      	ldr	r3, [pc, #592]	; (166c <i2c_master_init+0x288>)
    141c:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    141e:	0020      	movs	r0, r4
    1420:	4b93      	ldr	r3, [pc, #588]	; (1670 <i2c_master_init+0x28c>)
    1422:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    1424:	7b30      	ldrb	r0, [r6, #12]
    1426:	2100      	movs	r1, #0
    1428:	4b92      	ldr	r3, [pc, #584]	; (1674 <i2c_master_init+0x290>)
    142a:	4798      	blx	r3

	/* Check if module is enabled. */
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_ENABLE) {
    142c:	682b      	ldr	r3, [r5, #0]
		return STATUS_ERR_DENIED;
    142e:	201c      	movs	r0, #28
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
	system_gclk_chan_enable(gclk_index);
	sercom_set_gclk_generator(config->generator_source, false);

	/* Check if module is enabled. */
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_ENABLE) {
    1430:	079b      	lsls	r3, r3, #30
    1432:	d500      	bpl.n	1436 <i2c_master_init+0x52>
    1434:	e10f      	b.n	1656 <i2c_master_init+0x272>
		return STATUS_ERR_DENIED;
	}

	/* Check if reset is in progress. */
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_SWRST) {
    1436:	682b      	ldr	r3, [r5, #0]
		return STATUS_BUSY;
    1438:	3817      	subs	r0, #23
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_ENABLE) {
		return STATUS_ERR_DENIED;
	}

	/* Check if reset is in progress. */
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_SWRST) {
    143a:	07db      	lsls	r3, r3, #31
    143c:	d500      	bpl.n	1440 <i2c_master_init+0x5c>
    143e:	e10a      	b.n	1656 <i2c_master_init+0x272>
		return STATUS_BUSY;
	}

#if I2C_MASTER_CALLBACK_MODE == true
	/* Get sercom instance index and register callback. */
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    1440:	6838      	ldr	r0, [r7, #0]
    1442:	4b88      	ldr	r3, [pc, #544]	; (1664 <i2c_master_init+0x280>)
    1444:	4699      	mov	r9, r3
    1446:	4798      	blx	r3
    1448:	0004      	movs	r4, r0
	_sercom_set_handler(instance_index, _i2c_master_interrupt_handler);
    144a:	498b      	ldr	r1, [pc, #556]	; (1678 <i2c_master_init+0x294>)
    144c:	4b8b      	ldr	r3, [pc, #556]	; (167c <i2c_master_init+0x298>)
    144e:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    1450:	00a4      	lsls	r4, r4, #2
    1452:	4b8b      	ldr	r3, [pc, #556]	; (1680 <i2c_master_init+0x29c>)
    1454:	50e7      	str	r7, [r4, r3]

	/* Initialize values in module. */
	module->registered_callback = 0;
    1456:	2300      	movs	r3, #0
    1458:	763b      	strb	r3, [r7, #24]
	module->enabled_callback = 0;
    145a:	767b      	strb	r3, [r7, #25]
	module->buffer_length = 0;
    145c:	2400      	movs	r4, #0
    145e:	837b      	strh	r3, [r7, #26]
	module->buffer_remaining = 0;
    1460:	83bb      	strh	r3, [r7, #28]

	module->status = STATUS_OK;
    1462:	2225      	movs	r2, #37	; 0x25
    1464:	54bc      	strb	r4, [r7, r2]
	module->buffer = NULL;
    1466:	623b      	str	r3, [r7, #32]
#endif

	/* Set sercom module to operate in I2C master mode. */
	i2c_module->CTRLA.reg = SERCOM_I2CM_CTRLA_MODE(0x5);
    1468:	3314      	adds	r3, #20
    146a:	602b      	str	r3, [r5, #0]
	int32_t tmp_baud = 0;
	int32_t tmp_baud_hs = 0;
	int32_t tmp_baudlow_hs = 0;
	enum status_code tmp_status_code = STATUS_OK;

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    146c:	683b      	ldr	r3, [r7, #0]
    146e:	4698      	mov	r8, r3
	Sercom *const sercom_hw = module->hw;

	uint8_t sercom_index = _sercom_get_sercom_inst_index(sercom_hw);
    1470:	0018      	movs	r0, r3
    1472:	47c8      	blx	r9
    1474:	4681      	mov	r9, r0
    1476:	2380      	movs	r3, #128	; 0x80
    1478:	aa08      	add	r2, sp, #32
    147a:	7013      	strb	r3, [r2, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    147c:	7054      	strb	r4, [r2, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    147e:	2301      	movs	r3, #1
    1480:	7093      	strb	r3, [r2, #2]
	config->powersave    = false;
    1482:	70d4      	strb	r4, [r2, #3]

	/* Pin configuration */
	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);

	uint32_t pad0 = config->pinmux_pad0;
    1484:	69f0      	ldr	r0, [r6, #28]
	uint32_t pad1 = config->pinmux_pad1;
    1486:	6a35      	ldr	r5, [r6, #32]

	/* SERCOM PAD0 - SDA */
	if (pad0 == PINMUX_DEFAULT) {
    1488:	2800      	cmp	r0, #0
    148a:	d103      	bne.n	1494 <i2c_master_init+0xb0>
		pad0 = _sercom_get_default_pad(sercom_hw, 0);
    148c:	2100      	movs	r1, #0
    148e:	4640      	mov	r0, r8
    1490:	4b7c      	ldr	r3, [pc, #496]	; (1684 <i2c_master_init+0x2a0>)
    1492:	4798      	blx	r3
	}
	pin_conf.mux_position = pad0 & 0xFFFF;
    1494:	ab08      	add	r3, sp, #32
    1496:	7018      	strb	r0, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
    1498:	2302      	movs	r3, #2
    149a:	aa08      	add	r2, sp, #32
    149c:	7053      	strb	r3, [r2, #1]
	system_pinmux_pin_set_config(pad0 >> 16, &pin_conf);
    149e:	0c00      	lsrs	r0, r0, #16
    14a0:	b2c0      	uxtb	r0, r0
    14a2:	0011      	movs	r1, r2
    14a4:	4b78      	ldr	r3, [pc, #480]	; (1688 <i2c_master_init+0x2a4>)
    14a6:	4798      	blx	r3

	/* SERCOM PAD1 - SCL */
	if (pad1 == PINMUX_DEFAULT) {
    14a8:	2d00      	cmp	r5, #0
    14aa:	d104      	bne.n	14b6 <i2c_master_init+0xd2>
		pad1 = _sercom_get_default_pad(sercom_hw, 1);
    14ac:	2101      	movs	r1, #1
    14ae:	4640      	mov	r0, r8
    14b0:	4b74      	ldr	r3, [pc, #464]	; (1684 <i2c_master_init+0x2a0>)
    14b2:	4798      	blx	r3
    14b4:	0005      	movs	r5, r0
	}
	pin_conf.mux_position = pad1 & 0xFFFF;
    14b6:	ab08      	add	r3, sp, #32
    14b8:	701d      	strb	r5, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
    14ba:	2302      	movs	r3, #2
    14bc:	aa08      	add	r2, sp, #32
    14be:	7053      	strb	r3, [r2, #1]
	system_pinmux_pin_set_config(pad1 >> 16, &pin_conf);
    14c0:	0c28      	lsrs	r0, r5, #16
    14c2:	b2c0      	uxtb	r0, r0
    14c4:	0011      	movs	r1, r2
    14c6:	4b70      	ldr	r3, [pc, #448]	; (1688 <i2c_master_init+0x2a4>)
    14c8:	4798      	blx	r3

	/* Save timeout on unknown bus state in software module. */
	module->unknown_bus_state_timeout = config->unknown_bus_state_timeout;
    14ca:	8ab3      	ldrh	r3, [r6, #20]
    14cc:	80fb      	strh	r3, [r7, #6]

	/* Save timeout on buffer write. */
	module->buffer_timeout = config->buffer_timeout;
    14ce:	8af3      	ldrh	r3, [r6, #22]
    14d0:	813b      	strh	r3, [r7, #8]

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    14d2:	7e32      	ldrb	r2, [r6, #24]
		tmp_ctrla = SERCOM_I2CM_CTRLA_RUNSTDBY;
    14d4:	2380      	movs	r3, #128	; 0x80

	/* Save timeout on buffer write. */
	module->buffer_timeout = config->buffer_timeout;

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    14d6:	2a00      	cmp	r2, #0
    14d8:	d104      	bne.n	14e4 <i2c_master_init+0x100>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    14da:	4b6c      	ldr	r3, [pc, #432]	; (168c <i2c_master_init+0x2a8>)
    14dc:	789b      	ldrb	r3, [r3, #2]
    14de:	079b      	lsls	r3, r3, #30
		tmp_ctrla = SERCOM_I2CM_CTRLA_RUNSTDBY;
    14e0:	0fdb      	lsrs	r3, r3, #31
    14e2:	01db      	lsls	r3, r3, #7
	if (config->start_hold_time != I2C_MASTER_START_HOLD_TIME_DISABLED) {
		tmp_ctrla |= config->start_hold_time;
	}

	/* Check and set transfer speed */
	tmp_ctrla |= config->transfer_speed;
    14e4:	68b1      	ldr	r1, [r6, #8]
    14e6:	6932      	ldr	r2, [r6, #16]
    14e8:	430a      	orrs	r2, r1
    14ea:	4313      	orrs	r3, r2

	/* Check and set SCL low timeout. */
	if (config->scl_low_timeout) {
    14ec:	2224      	movs	r2, #36	; 0x24
    14ee:	5cb2      	ldrb	r2, [r6, r2]
    14f0:	2a00      	cmp	r2, #0
    14f2:	d002      	beq.n	14fa <i2c_master_init+0x116>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_LOWTOUTEN;
    14f4:	2280      	movs	r2, #128	; 0x80
    14f6:	05d2      	lsls	r2, r2, #23
    14f8:	4313      	orrs	r3, r2
	}

	/* Check and set inactive bus timeout. */
	if (config->inactive_timeout != I2C_MASTER_INACTIVE_TIMEOUT_DISABLED) {
		tmp_ctrla |= config->inactive_timeout;
    14fa:	6ab2      	ldr	r2, [r6, #40]	; 0x28
    14fc:	4313      	orrs	r3, r2
	}

	/* Check and set SCL clock stretch mode. */
	if (config->scl_stretch_only_after_ack_bit || (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED)) {
    14fe:	222c      	movs	r2, #44	; 0x2c
    1500:	5cb2      	ldrb	r2, [r6, r2]
    1502:	2a00      	cmp	r2, #0
    1504:	d103      	bne.n	150e <i2c_master_init+0x12a>
    1506:	2280      	movs	r2, #128	; 0x80
    1508:	0492      	lsls	r2, r2, #18
    150a:	4291      	cmp	r1, r2
    150c:	d102      	bne.n	1514 <i2c_master_init+0x130>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SCLSM;
    150e:	2280      	movs	r2, #128	; 0x80
    1510:	0512      	lsls	r2, r2, #20
    1512:	4313      	orrs	r3, r2
	}

	/* Check and set slave SCL low extend timeout. */
	if (config->slave_scl_low_extend_timeout) {
    1514:	222d      	movs	r2, #45	; 0x2d
    1516:	5cb2      	ldrb	r2, [r6, r2]
    1518:	2a00      	cmp	r2, #0
    151a:	d002      	beq.n	1522 <i2c_master_init+0x13e>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SEXTTOEN;
    151c:	2280      	movs	r2, #128	; 0x80
    151e:	0412      	lsls	r2, r2, #16
    1520:	4313      	orrs	r3, r2
	}

	/* Check and set master SCL low extend timeout. */
	if (config->master_scl_low_extend_timeout) {
    1522:	222e      	movs	r2, #46	; 0x2e
    1524:	5cb2      	ldrb	r2, [r6, r2]
    1526:	2a00      	cmp	r2, #0
    1528:	d002      	beq.n	1530 <i2c_master_init+0x14c>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_MEXTTOEN;
    152a:	2280      	movs	r2, #128	; 0x80
    152c:	03d2      	lsls	r2, r2, #15
    152e:	4313      	orrs	r3, r2
	}

	/* Write config to register CTRLA. */
	i2c_module->CTRLA.reg |= tmp_ctrla;
    1530:	4642      	mov	r2, r8
    1532:	6812      	ldr	r2, [r2, #0]
    1534:	4313      	orrs	r3, r2
    1536:	4642      	mov	r2, r8
    1538:	6013      	str	r3, [r2, #0]

	/* Set configurations in CTRLB. */
	i2c_module->CTRLB.reg = SERCOM_I2CM_CTRLB_SMEN;
    153a:	2380      	movs	r3, #128	; 0x80
    153c:	005b      	lsls	r3, r3, #1
    153e:	6053      	str	r3, [r2, #4]

	/* Find and set baudrate, considering sda/scl rise time */
	uint32_t fgclk       = system_gclk_chan_get_hz(SERCOM0_GCLK_ID_CORE + sercom_index);
    1540:	4648      	mov	r0, r9
    1542:	3014      	adds	r0, #20
    1544:	b2c0      	uxtb	r0, r0
    1546:	4b52      	ldr	r3, [pc, #328]	; (1690 <i2c_master_init+0x2ac>)
    1548:	4798      	blx	r3
    154a:	0005      	movs	r5, r0
    154c:	9007      	str	r0, [sp, #28]
	uint32_t fscl        = 1000 * config->baud_rate;
    154e:	27fa      	movs	r7, #250	; 0xfa
    1550:	00bf      	lsls	r7, r7, #2
    1552:	6833      	ldr	r3, [r6, #0]
    1554:	435f      	muls	r7, r3
	uint32_t fscl_hs     = 1000 * config->baud_rate_high_speed;
    1556:	6873      	ldr	r3, [r6, #4]
    1558:	469a      	mov	sl, r3
	uint32_t trise       = config->sda_scl_rise_time_ns;
	
	tmp_baud = (int32_t)(div_ceil(
    155a:	4c4e      	ldr	r4, [pc, #312]	; (1694 <i2c_master_init+0x2b0>)
    155c:	47a0      	blx	r4
    155e:	9002      	str	r0, [sp, #8]
    1560:	9103      	str	r1, [sp, #12]
    1562:	0078      	lsls	r0, r7, #1
    1564:	47a0      	blx	r4
    1566:	9000      	str	r0, [sp, #0]
    1568:	9101      	str	r1, [sp, #4]
    156a:	8e30      	ldrh	r0, [r6, #48]	; 0x30
    156c:	4368      	muls	r0, r5
    156e:	47a0      	blx	r4
    1570:	4b49      	ldr	r3, [pc, #292]	; (1698 <i2c_master_init+0x2b4>)
    1572:	469b      	mov	fp, r3
    1574:	4a49      	ldr	r2, [pc, #292]	; (169c <i2c_master_init+0x2b8>)
    1576:	4b4a      	ldr	r3, [pc, #296]	; (16a0 <i2c_master_init+0x2bc>)
    1578:	47d8      	blx	fp
    157a:	4d4a      	ldr	r5, [pc, #296]	; (16a4 <i2c_master_init+0x2c0>)
    157c:	2200      	movs	r2, #0
    157e:	4b4a      	ldr	r3, [pc, #296]	; (16a8 <i2c_master_init+0x2c4>)
    1580:	47a8      	blx	r5
    1582:	9004      	str	r0, [sp, #16]
    1584:	9105      	str	r1, [sp, #20]
    1586:	0038      	movs	r0, r7
    1588:	47a0      	blx	r4
    158a:	0002      	movs	r2, r0
    158c:	000b      	movs	r3, r1
    158e:	9804      	ldr	r0, [sp, #16]
    1590:	9905      	ldr	r1, [sp, #20]
    1592:	47d8      	blx	fp
    1594:	0002      	movs	r2, r0
    1596:	000b      	movs	r3, r1
    1598:	4c44      	ldr	r4, [pc, #272]	; (16ac <i2c_master_init+0x2c8>)
    159a:	9802      	ldr	r0, [sp, #8]
    159c:	9903      	ldr	r1, [sp, #12]
    159e:	47a0      	blx	r4
    15a0:	9a00      	ldr	r2, [sp, #0]
    15a2:	9b01      	ldr	r3, [sp, #4]
    15a4:	47a8      	blx	r5
    15a6:	2200      	movs	r2, #0
    15a8:	4b41      	ldr	r3, [pc, #260]	; (16b0 <i2c_master_init+0x2cc>)
    15aa:	47a0      	blx	r4
    15ac:	9a00      	ldr	r2, [sp, #0]
    15ae:	9b01      	ldr	r3, [sp, #4]
    15b0:	4c40      	ldr	r4, [pc, #256]	; (16b4 <i2c_master_init+0x2d0>)
    15b2:	47a0      	blx	r4
    15b4:	4b40      	ldr	r3, [pc, #256]	; (16b8 <i2c_master_init+0x2d4>)
    15b6:	4798      	blx	r3
    15b8:	0004      	movs	r4, r0
			fgclk - fscl * (10 + fgclk * trise * 0.000000001), 2 * fscl));
	
	/* For High speed mode, set the SCL ratio of high:low to 1:2. */
	if (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED) {
    15ba:	68b2      	ldr	r2, [r6, #8]
    15bc:	2380      	movs	r3, #128	; 0x80
    15be:	049b      	lsls	r3, r3, #18
    15c0:	429a      	cmp	r2, r3
    15c2:	d142      	bne.n	164a <i2c_master_init+0x266>
	i2c_module->CTRLB.reg = SERCOM_I2CM_CTRLB_SMEN;

	/* Find and set baudrate, considering sda/scl rise time */
	uint32_t fgclk       = system_gclk_chan_get_hz(SERCOM0_GCLK_ID_CORE + sercom_index);
	uint32_t fscl        = 1000 * config->baud_rate;
	uint32_t fscl_hs     = 1000 * config->baud_rate_high_speed;
    15c4:	21fa      	movs	r1, #250	; 0xfa
    15c6:	0089      	lsls	r1, r1, #2
    15c8:	4657      	mov	r7, sl
    15ca:	434f      	muls	r7, r1
	tmp_baud = (int32_t)(div_ceil(
			fgclk - fscl * (10 + fgclk * trise * 0.000000001), 2 * fscl));
	
	/* For High speed mode, set the SCL ratio of high:low to 1:2. */
	if (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED) {
		tmp_baudlow_hs = (int32_t)((fgclk * 2.0) / (3.0 * fscl_hs) - 1);
    15cc:	9802      	ldr	r0, [sp, #8]
    15ce:	9903      	ldr	r1, [sp, #12]
    15d0:	0002      	movs	r2, r0
    15d2:	000b      	movs	r3, r1
    15d4:	47a8      	blx	r5
    15d6:	9000      	str	r0, [sp, #0]
    15d8:	9101      	str	r1, [sp, #4]
    15da:	0038      	movs	r0, r7
    15dc:	4b2d      	ldr	r3, [pc, #180]	; (1694 <i2c_master_init+0x2b0>)
    15de:	4798      	blx	r3
    15e0:	2200      	movs	r2, #0
    15e2:	4b36      	ldr	r3, [pc, #216]	; (16bc <i2c_master_init+0x2d8>)
    15e4:	47d8      	blx	fp
    15e6:	0002      	movs	r2, r0
    15e8:	000b      	movs	r3, r1
    15ea:	9800      	ldr	r0, [sp, #0]
    15ec:	9901      	ldr	r1, [sp, #4]
    15ee:	4e31      	ldr	r6, [pc, #196]	; (16b4 <i2c_master_init+0x2d0>)
    15f0:	47b0      	blx	r6
    15f2:	2200      	movs	r2, #0
    15f4:	4b2e      	ldr	r3, [pc, #184]	; (16b0 <i2c_master_init+0x2cc>)
    15f6:	4e2d      	ldr	r6, [pc, #180]	; (16ac <i2c_master_init+0x2c8>)
    15f8:	47b0      	blx	r6
    15fa:	4b2f      	ldr	r3, [pc, #188]	; (16b8 <i2c_master_init+0x2d4>)
    15fc:	4798      	blx	r3
    15fe:	1e06      	subs	r6, r0, #0
		if (tmp_baudlow_hs) {
    1600:	d006      	beq.n	1610 <i2c_master_init+0x22c>
			tmp_baud_hs = (int32_t)(fgclk / fscl_hs) - 2 - tmp_baudlow_hs;
    1602:	0039      	movs	r1, r7
    1604:	9807      	ldr	r0, [sp, #28]
    1606:	4b2e      	ldr	r3, [pc, #184]	; (16c0 <i2c_master_init+0x2dc>)
    1608:	4798      	blx	r3
    160a:	3802      	subs	r0, #2
    160c:	1b83      	subs	r3, r0, r6
    160e:	e007      	b.n	1620 <i2c_master_init+0x23c>
		} else {
			tmp_baud_hs = (int32_t)(div_ceil(fgclk, 2 * fscl_hs)) - 1;
    1610:	0079      	lsls	r1, r7, #1
    1612:	1e48      	subs	r0, r1, #1
    1614:	9b07      	ldr	r3, [sp, #28]
    1616:	469c      	mov	ip, r3
    1618:	4460      	add	r0, ip
    161a:	4b29      	ldr	r3, [pc, #164]	; (16c0 <i2c_master_init+0x2dc>)
    161c:	4798      	blx	r3
    161e:	1e43      	subs	r3, r0, #1
		}
	}

	/* Check that baudrate is supported at current speed. */
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
    1620:	2cff      	cmp	r4, #255	; 0xff
    1622:	d803      	bhi.n	162c <i2c_master_init+0x248>
    1624:	2bff      	cmp	r3, #255	; 0xff
    1626:	d903      	bls.n	1630 <i2c_master_init+0x24c>
    1628:	2040      	movs	r0, #64	; 0x40
    162a:	e014      	b.n	1656 <i2c_master_init+0x272>
    162c:	2040      	movs	r0, #64	; 0x40

	/* Set sercom module to operate in I2C master mode. */
	i2c_module->CTRLA.reg = SERCOM_I2CM_CTRLA_MODE(0x5);

	/* Set config and return status. */
	return _i2c_master_set_config(module, config);
    162e:	e012      	b.n	1656 <i2c_master_init+0x272>
		tmp_status_code = STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}
	if (tmp_status_code != STATUS_ERR_BAUDRATE_UNAVAILABLE) {
		/* Baud rate acceptable. */
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
			SERCOM_I2CM_BAUD_HSBAUD(tmp_baud_hs) | SERCOM_I2CM_BAUD_HSBAUDLOW(tmp_baudlow_hs);
    1630:	22ff      	movs	r2, #255	; 0xff
    1632:	4014      	ands	r4, r2
    1634:	0636      	lsls	r6, r6, #24
    1636:	4334      	orrs	r4, r6
    1638:	041b      	lsls	r3, r3, #16
    163a:	22ff      	movs	r2, #255	; 0xff
    163c:	0412      	lsls	r2, r2, #16
    163e:	4013      	ands	r3, r2
    1640:	431c      	orrs	r4, r3
		/* Baud rate not supported. */
		tmp_status_code = STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}
	if (tmp_status_code != STATUS_ERR_BAUDRATE_UNAVAILABLE) {
		/* Baud rate acceptable. */
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
    1642:	4643      	mov	r3, r8
    1644:	60dc      	str	r4, [r3, #12]
	/* Temporary variables. */
	uint32_t tmp_ctrla;
	int32_t tmp_baud = 0;
	int32_t tmp_baud_hs = 0;
	int32_t tmp_baudlow_hs = 0;
	enum status_code tmp_status_code = STATUS_OK;
    1646:	2000      	movs	r0, #0
    1648:	e005      	b.n	1656 <i2c_master_init+0x272>
			tmp_baud_hs = (int32_t)(div_ceil(fgclk, 2 * fscl_hs)) - 1;
		}
	}

	/* Check that baudrate is supported at current speed. */
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
    164a:	2040      	movs	r0, #64	; 0x40
    164c:	2cff      	cmp	r4, #255	; 0xff
    164e:	d802      	bhi.n	1656 <i2c_master_init+0x272>

	/* Temporary variables. */
	uint32_t tmp_ctrla;
	int32_t tmp_baud = 0;
	int32_t tmp_baud_hs = 0;
	int32_t tmp_baudlow_hs = 0;
    1650:	2600      	movs	r6, #0
	Assert(config);

	/* Temporary variables. */
	uint32_t tmp_ctrla;
	int32_t tmp_baud = 0;
	int32_t tmp_baud_hs = 0;
    1652:	2300      	movs	r3, #0
    1654:	e7ec      	b.n	1630 <i2c_master_init+0x24c>
	/* Set sercom module to operate in I2C master mode. */
	i2c_module->CTRLA.reg = SERCOM_I2CM_CTRLA_MODE(0x5);

	/* Set config and return status. */
	return _i2c_master_set_config(module, config);
}
    1656:	b00b      	add	sp, #44	; 0x2c
    1658:	bc3c      	pop	{r2, r3, r4, r5}
    165a:	4690      	mov	r8, r2
    165c:	4699      	mov	r9, r3
    165e:	46a2      	mov	sl, r4
    1660:	46ab      	mov	fp, r5
    1662:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1664:	00001ff1 	.word	0x00001ff1
    1668:	40000400 	.word	0x40000400
    166c:	00002c85 	.word	0x00002c85
    1670:	00002bf9 	.word	0x00002bf9
    1674:	00001e9d 	.word	0x00001e9d
    1678:	00001ad9 	.word	0x00001ad9
    167c:	000025e1 	.word	0x000025e1
    1680:	20000278 	.word	0x20000278
    1684:	00001ee9 	.word	0x00001ee9
    1688:	00002d7d 	.word	0x00002d7d
    168c:	41002000 	.word	0x41002000
    1690:	00002ca1 	.word	0x00002ca1
    1694:	00004dd1 	.word	0x00004dd1
    1698:	000041c9 	.word	0x000041c9
    169c:	e826d695 	.word	0xe826d695
    16a0:	3e112e0b 	.word	0x3e112e0b
    16a4:	00003545 	.word	0x00003545
    16a8:	40240000 	.word	0x40240000
    16ac:	000046bd 	.word	0x000046bd
    16b0:	3ff00000 	.word	0x3ff00000
    16b4:	00003b9d 	.word	0x00003b9d
    16b8:	00004d65 	.word	0x00004d65
    16bc:	40080000 	.word	0x40080000
    16c0:	00003201 	.word	0x00003201

000016c4 <_i2c_master_address_response>:
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    16c4:	6803      	ldr	r3, [r0, #0]

	/* Check for error and ignore bus-error; workaround for BUSSTATE stuck in
	 * BUSY */
	if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB) {
    16c6:	7e1a      	ldrb	r2, [r3, #24]
    16c8:	0792      	lsls	r2, r2, #30
    16ca:	d507      	bpl.n	16dc <_i2c_master_address_response+0x18>

		/* Clear write interrupt flag */
		i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    16cc:	2202      	movs	r2, #2
    16ce:	761a      	strb	r2, [r3, #24]

		/* Check arbitration. */
		if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_ARBLOST) {
    16d0:	8b5b      	ldrh	r3, [r3, #26]
    16d2:	079b      	lsls	r3, r3, #30
			/* Return packet collision. */
			return STATUS_ERR_PACKET_COLLISION;
    16d4:	2041      	movs	r0, #65	; 0x41

		/* Return bad address value. */
		return STATUS_ERR_BAD_ADDRESS;
	}

	return STATUS_OK;
    16d6:	17db      	asrs	r3, r3, #31
    16d8:	4018      	ands	r0, r3
    16da:	e00a      	b.n	16f2 <_i2c_master_address_response+0x2e>
		if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_ARBLOST) {
			/* Return packet collision. */
			return STATUS_ERR_PACKET_COLLISION;
		}
	/* Check that slave responded with ack. */
	} else if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
    16dc:	8b5a      	ldrh	r2, [r3, #26]
    16de:	0752      	lsls	r2, r2, #29
    16e0:	d506      	bpl.n	16f0 <_i2c_master_address_response+0x2c>
		/* Slave busy. Issue ack and stop command. */
		i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    16e2:	685a      	ldr	r2, [r3, #4]
    16e4:	21c0      	movs	r1, #192	; 0xc0
    16e6:	0289      	lsls	r1, r1, #10
    16e8:	430a      	orrs	r2, r1
    16ea:	605a      	str	r2, [r3, #4]

		/* Return bad address value. */
		return STATUS_ERR_BAD_ADDRESS;
    16ec:	2018      	movs	r0, #24
    16ee:	e000      	b.n	16f2 <_i2c_master_address_response+0x2e>
	}

	return STATUS_OK;
    16f0:	2000      	movs	r0, #0
}
    16f2:	4770      	bx	lr

000016f4 <_i2c_master_wait_for_bus>:
 * \retval STATUS_ERR_TIMEOUT  If no response was given within specified timeout
 *                             period
 */
enum status_code _i2c_master_wait_for_bus(
		struct i2c_master_module *const module)
{
    16f4:	b530      	push	{r4, r5, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    16f6:	6802      	ldr	r2, [r0, #0]

	/* Wait for reply. */
	uint16_t timeout_counter = 0;
    16f8:	2300      	movs	r3, #0
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
    16fa:	2401      	movs	r4, #1
    16fc:	2502      	movs	r5, #2
    16fe:	e004      	b.n	170a <_i2c_master_wait_for_bus+0x16>
			!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB)) {

		/* Check timeout condition. */
		if (++timeout_counter >= module->buffer_timeout) {
    1700:	3301      	adds	r3, #1
    1702:	b29b      	uxth	r3, r3
    1704:	8901      	ldrh	r1, [r0, #8]
    1706:	4299      	cmp	r1, r3
    1708:	d907      	bls.n	171a <_i2c_master_wait_for_bus+0x26>

	SercomI2cm *const i2c_module = &(module->hw->I2CM);

	/* Wait for reply. */
	uint16_t timeout_counter = 0;
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
    170a:	7e11      	ldrb	r1, [r2, #24]
    170c:	4221      	tst	r1, r4
    170e:	d106      	bne.n	171e <_i2c_master_wait_for_bus+0x2a>
			!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB)) {
    1710:	7e11      	ldrb	r1, [r2, #24]

	SercomI2cm *const i2c_module = &(module->hw->I2CM);

	/* Wait for reply. */
	uint16_t timeout_counter = 0;
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
    1712:	4229      	tst	r1, r5
    1714:	d0f4      	beq.n	1700 <_i2c_master_wait_for_bus+0xc>
		/* Check timeout condition. */
		if (++timeout_counter >= module->buffer_timeout) {
			return STATUS_ERR_TIMEOUT;
		}
	}
	return STATUS_OK;
    1716:	2000      	movs	r0, #0
    1718:	e002      	b.n	1720 <_i2c_master_wait_for_bus+0x2c>
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
			!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB)) {

		/* Check timeout condition. */
		if (++timeout_counter >= module->buffer_timeout) {
			return STATUS_ERR_TIMEOUT;
    171a:	2012      	movs	r0, #18
    171c:	e000      	b.n	1720 <_i2c_master_wait_for_bus+0x2c>
		}
	}
	return STATUS_OK;
    171e:	2000      	movs	r0, #0
}
    1720:	bd30      	pop	{r4, r5, pc}
    1722:	46c0      	nop			; (mov r8, r8)

00001724 <_i2c_master_send_hs_master_code>:
 * \retval STATUS_OK           No error happen
 */
enum status_code _i2c_master_send_hs_master_code(
		struct i2c_master_module *const module,
		uint8_t hs_master_code)
{
    1724:	b510      	push	{r4, lr}
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    1726:	6804      	ldr	r4, [r0, #0]
	/* Return value. */
	enum status_code tmp_status;

	/* Set NACK for high speed code */
	i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    1728:	6863      	ldr	r3, [r4, #4]
    172a:	2280      	movs	r2, #128	; 0x80
    172c:	02d2      	lsls	r2, r2, #11
    172e:	4313      	orrs	r3, r2
    1730:	6063      	str	r3, [r4, #4]
	/* Send high speed code */
	i2c_module->ADDR.reg = hs_master_code;
    1732:	6261      	str	r1, [r4, #36]	; 0x24
	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
    1734:	4b02      	ldr	r3, [pc, #8]	; (1740 <_i2c_master_send_hs_master_code+0x1c>)
    1736:	4798      	blx	r3
	/* Clear write interrupt flag */
	i2c_module->INTFLAG.reg = SERCOM_I2CM_INTENCLR_MB;
    1738:	2301      	movs	r3, #1
    173a:	7623      	strb	r3, [r4, #24]

	return tmp_status;
}
    173c:	bd10      	pop	{r4, pc}
    173e:	46c0      	nop			; (mov r8, r8)
    1740:	000016f5 	.word	0x000016f5

00001744 <_i2c_master_read_packet>:
 *
 */
static enum status_code _i2c_master_read_packet(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
    1744:	b5f0      	push	{r4, r5, r6, r7, lr}
    1746:	465f      	mov	r7, fp
    1748:	4656      	mov	r6, sl
    174a:	464d      	mov	r5, r9
    174c:	4644      	mov	r4, r8
    174e:	b4f0      	push	{r4, r5, r6, r7}
    1750:	b083      	sub	sp, #12
    1752:	0006      	movs	r6, r0
    1754:	4689      	mov	r9, r1
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);
	Assert(packet);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    1756:	6805      	ldr	r5, [r0, #0]

	/* Return value. */
	enum status_code tmp_status;
	uint16_t tmp_data_length = packet->data_length;
    1758:	884c      	ldrh	r4, [r1, #2]

	/* Written buffer counter. */
	uint16_t counter = 0;

	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
    175a:	682b      	ldr	r3, [r5, #0]
    175c:	011b      	lsls	r3, r3, #4
    175e:	0fdb      	lsrs	r3, r3, #31
    1760:	469a      	mov	sl, r3

	/* Switch to high speed mode */
	if (packet->high_speed) {
    1762:	7a4b      	ldrb	r3, [r1, #9]
    1764:	2b00      	cmp	r3, #0
    1766:	d002      	beq.n	176e <_i2c_master_read_packet+0x2a>
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
    1768:	7a89      	ldrb	r1, [r1, #10]
    176a:	4b56      	ldr	r3, [pc, #344]	; (18c4 <_i2c_master_read_packet+0x180>)
    176c:	4798      	blx	r3
	}

	/* Set action to ACK. */
	i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
    176e:	686a      	ldr	r2, [r5, #4]
    1770:	4b55      	ldr	r3, [pc, #340]	; (18c8 <_i2c_master_read_packet+0x184>)
    1772:	4013      	ands	r3, r2
    1774:	606b      	str	r3, [r5, #4]

	/* Set address and direction bit. Will send start command on bus. */
	if (packet->ten_bit_address) {
    1776:	464b      	mov	r3, r9
    1778:	7a1b      	ldrb	r3, [r3, #8]
    177a:	2b00      	cmp	r3, #0
    177c:	d028      	beq.n	17d0 <_i2c_master_read_packet+0x8c>
		/*
		 * Write ADDR.ADDR[10:1] with the 10-bit address. ADDR.TENBITEN must
		 * be set and read/write bit (ADDR.ADDR[0]) equal to 0.
		 */
		i2c_module->ADDR.reg = (packet->address << 1) |
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
    177e:	464b      	mov	r3, r9
    1780:	881b      	ldrh	r3, [r3, #0]
    1782:	005a      	lsls	r2, r3, #1
    1784:	464b      	mov	r3, r9
    1786:	7a5b      	ldrb	r3, [r3, #9]
    1788:	039b      	lsls	r3, r3, #14
    178a:	4313      	orrs	r3, r2
    178c:	2280      	movs	r2, #128	; 0x80
    178e:	0212      	lsls	r2, r2, #8
    1790:	4313      	orrs	r3, r2
	if (packet->ten_bit_address) {
		/*
		 * Write ADDR.ADDR[10:1] with the 10-bit address. ADDR.TENBITEN must
		 * be set and read/write bit (ADDR.ADDR[0]) equal to 0.
		 */
		i2c_module->ADDR.reg = (packet->address << 1) |
    1792:	626b      	str	r3, [r5, #36]	; 0x24
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
			SERCOM_I2CM_ADDR_TENBITEN;

		/* Wait for response on bus. */
		tmp_status = _i2c_master_wait_for_bus(module);
    1794:	0030      	movs	r0, r6
    1796:	4b4d      	ldr	r3, [pc, #308]	; (18cc <_i2c_master_read_packet+0x188>)
    1798:	4798      	blx	r3

		/* Set action to ack. */
		i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
    179a:	6869      	ldr	r1, [r5, #4]
    179c:	4b4a      	ldr	r3, [pc, #296]	; (18c8 <_i2c_master_read_packet+0x184>)
    179e:	400b      	ands	r3, r1
    17a0:	606b      	str	r3, [r5, #4]

		/* Check for address response error unless previous error is
		 * detected. */
		if (tmp_status == STATUS_OK) {
    17a2:	2800      	cmp	r0, #0
    17a4:	d000      	beq.n	17a8 <_i2c_master_read_packet+0x64>
    17a6:	e086      	b.n	18b6 <_i2c_master_read_packet+0x172>
			tmp_status = _i2c_master_address_response(module);
    17a8:	0030      	movs	r0, r6
    17aa:	4b49      	ldr	r3, [pc, #292]	; (18d0 <_i2c_master_read_packet+0x18c>)
    17ac:	4798      	blx	r3
		}

		if (tmp_status == STATUS_OK) {
    17ae:	2800      	cmp	r0, #0
    17b0:	d000      	beq.n	17b4 <_i2c_master_read_packet+0x70>
    17b2:	e080      	b.n	18b6 <_i2c_master_read_packet+0x172>
			/*
			 * Write ADDR[7:0] register to "11110 address[9:8] 1"
			 * ADDR.TENBITEN must be cleared
			 */
			i2c_module->ADDR.reg = (((packet->address >> 8) | 0x78) << 1) |
    17b4:	464b      	mov	r3, r9
    17b6:	881b      	ldrh	r3, [r3, #0]
    17b8:	0a1b      	lsrs	r3, r3, #8
    17ba:	2278      	movs	r2, #120	; 0x78
    17bc:	4313      	orrs	r3, r2
    17be:	0059      	lsls	r1, r3, #1
    17c0:	464b      	mov	r3, r9
    17c2:	7a5b      	ldrb	r3, [r3, #9]
    17c4:	039b      	lsls	r3, r3, #14
    17c6:	3a77      	subs	r2, #119	; 0x77
    17c8:	4313      	orrs	r3, r2
    17ca:	430b      	orrs	r3, r1
    17cc:	626b      	str	r3, [r5, #36]	; 0x24
    17ce:	e009      	b.n	17e4 <_i2c_master_read_packet+0xa0>
				I2C_TRANSFER_READ;
		} else {
			return tmp_status;
		}
	} else {
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_READ |
    17d0:	464b      	mov	r3, r9
    17d2:	881b      	ldrh	r3, [r3, #0]
    17d4:	005a      	lsls	r2, r3, #1
    17d6:	464b      	mov	r3, r9
    17d8:	7a5b      	ldrb	r3, [r3, #9]
    17da:	039b      	lsls	r3, r3, #14
    17dc:	4313      	orrs	r3, r2
    17de:	2201      	movs	r2, #1
    17e0:	4313      	orrs	r3, r2
    17e2:	626b      	str	r3, [r5, #36]	; 0x24
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
	}

	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
    17e4:	0030      	movs	r0, r6
    17e6:	4b39      	ldr	r3, [pc, #228]	; (18cc <_i2c_master_read_packet+0x188>)
    17e8:	4798      	blx	r3
    17ea:	0002      	movs	r2, r0

	/* Set action to ack or nack. */
	if ((sclsm_flag) && (packet->data_length == 1)) {
    17ec:	4653      	mov	r3, sl
    17ee:	2b00      	cmp	r3, #0
    17f0:	d009      	beq.n	1806 <_i2c_master_read_packet+0xc2>
    17f2:	464b      	mov	r3, r9
    17f4:	885b      	ldrh	r3, [r3, #2]
    17f6:	2b01      	cmp	r3, #1
    17f8:	d105      	bne.n	1806 <_i2c_master_read_packet+0xc2>
		i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    17fa:	686b      	ldr	r3, [r5, #4]
    17fc:	2180      	movs	r1, #128	; 0x80
    17fe:	02c9      	lsls	r1, r1, #11
    1800:	430b      	orrs	r3, r1
    1802:	606b      	str	r3, [r5, #4]
    1804:	e003      	b.n	180e <_i2c_master_read_packet+0xca>
	} else {
		i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;	
    1806:	6869      	ldr	r1, [r5, #4]
    1808:	4b2f      	ldr	r3, [pc, #188]	; (18c8 <_i2c_master_read_packet+0x184>)
    180a:	400b      	ands	r3, r1
    180c:	606b      	str	r3, [r5, #4]
	}

	/* Check for address response error unless previous error is
	 * detected. */
	if (tmp_status == STATUS_OK) {
    180e:	2a00      	cmp	r2, #0
    1810:	d151      	bne.n	18b6 <_i2c_master_read_packet+0x172>
		tmp_status = _i2c_master_address_response(module);
    1812:	0030      	movs	r0, r6
    1814:	4b2e      	ldr	r3, [pc, #184]	; (18d0 <_i2c_master_read_packet+0x18c>)
    1816:	4798      	blx	r3
    1818:	9001      	str	r0, [sp, #4]
	}

	/* Check that no error has occurred. */
	if (tmp_status == STATUS_OK) {
    181a:	2800      	cmp	r0, #0
    181c:	d14b      	bne.n	18b6 <_i2c_master_read_packet+0x172>
    181e:	3c01      	subs	r4, #1
    1820:	b2a4      	uxth	r4, r4
    1822:	4680      	mov	r8, r0
		/* Read data buffer. */
		while (tmp_data_length--) {
    1824:	4b2b      	ldr	r3, [pc, #172]	; (18d4 <_i2c_master_read_packet+0x190>)
    1826:	469b      	mov	fp, r3
    1828:	e029      	b.n	187e <_i2c_master_read_packet+0x13a>
			/* Check that bus ownership is not lost. */
			if (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) {
    182a:	8b6b      	ldrh	r3, [r5, #26]
    182c:	069b      	lsls	r3, r3, #26
    182e:	d541      	bpl.n	18b4 <_i2c_master_read_packet+0x170>
				return STATUS_ERR_PACKET_COLLISION;
			}

			if (module->send_nack && (((!sclsm_flag) && (tmp_data_length == 0)) ||
    1830:	7af3      	ldrb	r3, [r6, #11]
    1832:	2b00      	cmp	r3, #0
    1834:	d00f      	beq.n	1856 <_i2c_master_read_packet+0x112>
    1836:	4653      	mov	r3, sl
    1838:	2b00      	cmp	r3, #0
    183a:	d102      	bne.n	1842 <_i2c_master_read_packet+0xfe>
    183c:	2c00      	cmp	r4, #0
    183e:	d002      	beq.n	1846 <_i2c_master_read_packet+0x102>
    1840:	e009      	b.n	1856 <_i2c_master_read_packet+0x112>
					((sclsm_flag) && (tmp_data_length == 1)))) {
    1842:	2c01      	cmp	r4, #1
    1844:	d107      	bne.n	1856 <_i2c_master_read_packet+0x112>
				/* Set action to NACK */
				i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    1846:	686b      	ldr	r3, [r5, #4]
    1848:	2280      	movs	r2, #128	; 0x80
    184a:	02d2      	lsls	r2, r2, #11
    184c:	4313      	orrs	r3, r2
    184e:	606b      	str	r3, [r5, #4]
    1850:	3c01      	subs	r4, #1
    1852:	b2a4      	uxth	r4, r4
    1854:	e013      	b.n	187e <_i2c_master_read_packet+0x13a>
			} else {
				/* Save data to buffer. */
				_i2c_master_wait_for_sync(module);
    1856:	0030      	movs	r0, r6
    1858:	4b1f      	ldr	r3, [pc, #124]	; (18d8 <_i2c_master_read_packet+0x194>)
    185a:	4798      	blx	r3
				packet->data[counter++] = i2c_module->DATA.reg;
    185c:	4643      	mov	r3, r8
    185e:	1c5f      	adds	r7, r3, #1
    1860:	b2bf      	uxth	r7, r7
    1862:	2328      	movs	r3, #40	; 0x28
    1864:	5ceb      	ldrb	r3, [r5, r3]
    1866:	464a      	mov	r2, r9
    1868:	6852      	ldr	r2, [r2, #4]
    186a:	4641      	mov	r1, r8
    186c:	5453      	strb	r3, [r2, r1]
				/* Wait for response. */
				tmp_status = _i2c_master_wait_for_bus(module);
    186e:	0030      	movs	r0, r6
    1870:	4b16      	ldr	r3, [pc, #88]	; (18cc <_i2c_master_read_packet+0x188>)
    1872:	4798      	blx	r3
    1874:	3c01      	subs	r4, #1
    1876:	b2a4      	uxth	r4, r4
			}

			/* Check for error. */
			if (tmp_status != STATUS_OK) {
    1878:	2800      	cmp	r0, #0
    187a:	d103      	bne.n	1884 <_i2c_master_read_packet+0x140>
				/* Set action to NACK */
				i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
			} else {
				/* Save data to buffer. */
				_i2c_master_wait_for_sync(module);
				packet->data[counter++] = i2c_module->DATA.reg;
    187c:	46b8      	mov	r8, r7
	}

	/* Check that no error has occurred. */
	if (tmp_status == STATUS_OK) {
		/* Read data buffer. */
		while (tmp_data_length--) {
    187e:	455c      	cmp	r4, fp
    1880:	d1d3      	bne.n	182a <_i2c_master_read_packet+0xe6>
    1882:	e001      	b.n	1888 <_i2c_master_read_packet+0x144>
				/* Set action to NACK */
				i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
			} else {
				/* Save data to buffer. */
				_i2c_master_wait_for_sync(module);
				packet->data[counter++] = i2c_module->DATA.reg;
    1884:	46b8      	mov	r8, r7
				/* Wait for response. */
				tmp_status = _i2c_master_wait_for_bus(module);
    1886:	9001      	str	r0, [sp, #4]
			if (tmp_status != STATUS_OK) {
				break;
			}
		}

		if (module->send_stop) {
    1888:	7ab3      	ldrb	r3, [r6, #10]
    188a:	2b00      	cmp	r3, #0
    188c:	d007      	beq.n	189e <_i2c_master_read_packet+0x15a>
			/* Send stop command unless arbitration is lost. */
			_i2c_master_wait_for_sync(module);
    188e:	0030      	movs	r0, r6
    1890:	4b11      	ldr	r3, [pc, #68]	; (18d8 <_i2c_master_read_packet+0x194>)
    1892:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    1894:	686b      	ldr	r3, [r5, #4]
    1896:	22c0      	movs	r2, #192	; 0xc0
    1898:	0292      	lsls	r2, r2, #10
    189a:	4313      	orrs	r3, r2
    189c:	606b      	str	r3, [r5, #4]
		}

		/* Save last data to buffer. */
		_i2c_master_wait_for_sync(module);
    189e:	0030      	movs	r0, r6
    18a0:	4b0d      	ldr	r3, [pc, #52]	; (18d8 <_i2c_master_read_packet+0x194>)
    18a2:	4798      	blx	r3
		packet->data[counter] = i2c_module->DATA.reg;
    18a4:	2328      	movs	r3, #40	; 0x28
    18a6:	5cea      	ldrb	r2, [r5, r3]
    18a8:	464b      	mov	r3, r9
    18aa:	685b      	ldr	r3, [r3, #4]
    18ac:	4641      	mov	r1, r8
    18ae:	545a      	strb	r2, [r3, r1]
    18b0:	9801      	ldr	r0, [sp, #4]
    18b2:	e000      	b.n	18b6 <_i2c_master_read_packet+0x172>
	if (tmp_status == STATUS_OK) {
		/* Read data buffer. */
		while (tmp_data_length--) {
			/* Check that bus ownership is not lost. */
			if (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) {
				return STATUS_ERR_PACKET_COLLISION;
    18b4:	2041      	movs	r0, #65	; 0x41
		_i2c_master_wait_for_sync(module);
		packet->data[counter] = i2c_module->DATA.reg;
	}

	return tmp_status;
}
    18b6:	b003      	add	sp, #12
    18b8:	bc3c      	pop	{r2, r3, r4, r5}
    18ba:	4690      	mov	r8, r2
    18bc:	4699      	mov	r9, r3
    18be:	46a2      	mov	sl, r4
    18c0:	46ab      	mov	fp, r5
    18c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    18c4:	00001725 	.word	0x00001725
    18c8:	fffbffff 	.word	0xfffbffff
    18cc:	000016f5 	.word	0x000016f5
    18d0:	000016c5 	.word	0x000016c5
    18d4:	0000ffff 	.word	0x0000ffff
    18d8:	000013d9 	.word	0x000013d9

000018dc <_i2c_master_write_packet>:
 *                                      acknowledged the address
 */
static enum status_code _i2c_master_write_packet(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
    18dc:	b5f0      	push	{r4, r5, r6, r7, lr}
    18de:	465f      	mov	r7, fp
    18e0:	4656      	mov	r6, sl
    18e2:	464d      	mov	r5, r9
    18e4:	4644      	mov	r4, r8
    18e6:	b4f0      	push	{r4, r5, r6, r7}
    18e8:	b083      	sub	sp, #12
    18ea:	0006      	movs	r6, r0
    18ec:	000f      	movs	r7, r1
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    18ee:	6805      	ldr	r5, [r0, #0]

	/* Return value. */
	enum status_code tmp_status;
	uint16_t tmp_data_length = packet->data_length;
    18f0:	884c      	ldrh	r4, [r1, #2]

	_i2c_master_wait_for_sync(module);
    18f2:	4b31      	ldr	r3, [pc, #196]	; (19b8 <_i2c_master_write_packet+0xdc>)
    18f4:	4798      	blx	r3

	/* Switch to high speed mode */
	if (packet->high_speed) {
    18f6:	7a7b      	ldrb	r3, [r7, #9]
    18f8:	2b00      	cmp	r3, #0
    18fa:	d003      	beq.n	1904 <_i2c_master_write_packet+0x28>
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
    18fc:	7ab9      	ldrb	r1, [r7, #10]
    18fe:	0030      	movs	r0, r6
    1900:	4b2e      	ldr	r3, [pc, #184]	; (19bc <_i2c_master_write_packet+0xe0>)
    1902:	4798      	blx	r3
	}

	/* Set action to ACK. */
	i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
    1904:	686a      	ldr	r2, [r5, #4]
    1906:	4b2e      	ldr	r3, [pc, #184]	; (19c0 <_i2c_master_write_packet+0xe4>)
    1908:	4013      	ands	r3, r2
    190a:	606b      	str	r3, [r5, #4]

	/* Set address and direction bit. Will send start command on bus. */
	if (packet->ten_bit_address) {
    190c:	7a3b      	ldrb	r3, [r7, #8]
    190e:	2b00      	cmp	r3, #0
    1910:	d009      	beq.n	1926 <_i2c_master_write_packet+0x4a>
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
    1912:	883b      	ldrh	r3, [r7, #0]
    1914:	005a      	lsls	r2, r3, #1
    1916:	7a7b      	ldrb	r3, [r7, #9]
    1918:	039b      	lsls	r3, r3, #14
    191a:	4313      	orrs	r3, r2
    191c:	2280      	movs	r2, #128	; 0x80
    191e:	0212      	lsls	r2, r2, #8
    1920:	4313      	orrs	r3, r2
	/* Set action to ACK. */
	i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;

	/* Set address and direction bit. Will send start command on bus. */
	if (packet->ten_bit_address) {
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
    1922:	626b      	str	r3, [r5, #36]	; 0x24
    1924:	e005      	b.n	1932 <_i2c_master_write_packet+0x56>
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
			SERCOM_I2CM_ADDR_TENBITEN;
	} else {
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
    1926:	883b      	ldrh	r3, [r7, #0]
    1928:	005a      	lsls	r2, r3, #1
    192a:	7a7b      	ldrb	r3, [r7, #9]
    192c:	039b      	lsls	r3, r3, #14
    192e:	4313      	orrs	r3, r2
    1930:	626b      	str	r3, [r5, #36]	; 0x24
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
	}
	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
    1932:	0030      	movs	r0, r6
    1934:	4b23      	ldr	r3, [pc, #140]	; (19c4 <_i2c_master_write_packet+0xe8>)
    1936:	4798      	blx	r3

	/* Check for address response error unless previous error is
	 * detected. */
	if (tmp_status == STATUS_OK) {
    1938:	2800      	cmp	r0, #0
    193a:	d136      	bne.n	19aa <_i2c_master_write_packet+0xce>
		tmp_status = _i2c_master_address_response(module);
    193c:	0030      	movs	r0, r6
    193e:	4b22      	ldr	r3, [pc, #136]	; (19c8 <_i2c_master_write_packet+0xec>)
    1940:	4798      	blx	r3
    1942:	1e03      	subs	r3, r0, #0
    1944:	9001      	str	r0, [sp, #4]
	}

	/* Check that no error has occurred. */
	if (tmp_status == STATUS_OK) {
    1946:	d130      	bne.n	19aa <_i2c_master_write_packet+0xce>
    1948:	46a0      	mov	r8, r4
    194a:	2400      	movs	r4, #0
		uint16_t buffer_counter = 0;

		/* Write data buffer. */
		while (tmp_data_length--) {
			/* Check that bus ownership is not lost. */
			if (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) {
    194c:	3320      	adds	r3, #32
    194e:	4699      	mov	r9, r3
				return STATUS_ERR_PACKET_COLLISION;
			}

			/* Write byte to slave. */
			_i2c_master_wait_for_sync(module);
    1950:	4b19      	ldr	r3, [pc, #100]	; (19b8 <_i2c_master_write_packet+0xdc>)
    1952:	469b      	mov	fp, r3
			i2c_module->DATA.reg = packet->data[buffer_counter++];

			/* Wait for response. */
			tmp_status = _i2c_master_wait_for_bus(module);
    1954:	4b1b      	ldr	r3, [pc, #108]	; (19c4 <_i2c_master_write_packet+0xe8>)
    1956:	469a      	mov	sl, r3
    1958:	e011      	b.n	197e <_i2c_master_write_packet+0xa2>
		uint16_t buffer_counter = 0;

		/* Write data buffer. */
		while (tmp_data_length--) {
			/* Check that bus ownership is not lost. */
			if (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) {
    195a:	8b6b      	ldrh	r3, [r5, #26]
    195c:	464a      	mov	r2, r9
    195e:	4213      	tst	r3, r2
    1960:	d022      	beq.n	19a8 <_i2c_master_write_packet+0xcc>
				return STATUS_ERR_PACKET_COLLISION;
			}

			/* Write byte to slave. */
			_i2c_master_wait_for_sync(module);
    1962:	0030      	movs	r0, r6
    1964:	47d8      	blx	fp
			i2c_module->DATA.reg = packet->data[buffer_counter++];
    1966:	687b      	ldr	r3, [r7, #4]
    1968:	5d1a      	ldrb	r2, [r3, r4]
    196a:	2328      	movs	r3, #40	; 0x28
    196c:	54ea      	strb	r2, [r5, r3]

			/* Wait for response. */
			tmp_status = _i2c_master_wait_for_bus(module);
    196e:	0030      	movs	r0, r6
    1970:	47d0      	blx	sl

			/* Check for error. */
			if (tmp_status != STATUS_OK) {
    1972:	2800      	cmp	r0, #0
    1974:	d106      	bne.n	1984 <_i2c_master_write_packet+0xa8>
				break;
			}

			/* Check for NACK from slave. */
			if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
    1976:	8b6b      	ldrh	r3, [r5, #26]
    1978:	3401      	adds	r4, #1
    197a:	075b      	lsls	r3, r3, #29
    197c:	d404      	bmi.n	1988 <_i2c_master_write_packet+0xac>
	if (tmp_status == STATUS_OK) {
		/* Buffer counter. */
		uint16_t buffer_counter = 0;

		/* Write data buffer. */
		while (tmp_data_length--) {
    197e:	45a0      	cmp	r8, r4
    1980:	d1eb      	bne.n	195a <_i2c_master_write_packet+0x7e>
    1982:	e003      	b.n	198c <_i2c_master_write_packet+0xb0>
			/* Write byte to slave. */
			_i2c_master_wait_for_sync(module);
			i2c_module->DATA.reg = packet->data[buffer_counter++];

			/* Wait for response. */
			tmp_status = _i2c_master_wait_for_bus(module);
    1984:	9001      	str	r0, [sp, #4]
    1986:	e001      	b.n	198c <_i2c_master_write_packet+0xb0>
			}

			/* Check for NACK from slave. */
			if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
				/* Return bad data value. */
				tmp_status = STATUS_ERR_OVERFLOW;
    1988:	231e      	movs	r3, #30
    198a:	9301      	str	r3, [sp, #4]
				break;
			}
		}

		if (module->send_stop) {
    198c:	7ab3      	ldrb	r3, [r6, #10]
    198e:	9801      	ldr	r0, [sp, #4]
    1990:	2b00      	cmp	r3, #0
    1992:	d00a      	beq.n	19aa <_i2c_master_write_packet+0xce>
			/* Stop command */
			_i2c_master_wait_for_sync(module);
    1994:	0030      	movs	r0, r6
    1996:	4b08      	ldr	r3, [pc, #32]	; (19b8 <_i2c_master_write_packet+0xdc>)
    1998:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    199a:	686b      	ldr	r3, [r5, #4]
    199c:	22c0      	movs	r2, #192	; 0xc0
    199e:	0292      	lsls	r2, r2, #10
    19a0:	4313      	orrs	r3, r2
    19a2:	606b      	str	r3, [r5, #4]
    19a4:	9801      	ldr	r0, [sp, #4]
    19a6:	e000      	b.n	19aa <_i2c_master_write_packet+0xce>

		/* Write data buffer. */
		while (tmp_data_length--) {
			/* Check that bus ownership is not lost. */
			if (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) {
				return STATUS_ERR_PACKET_COLLISION;
    19a8:	2041      	movs	r0, #65	; 0x41
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
		}
	}

	return tmp_status;
}
    19aa:	b003      	add	sp, #12
    19ac:	bc3c      	pop	{r2, r3, r4, r5}
    19ae:	4690      	mov	r8, r2
    19b0:	4699      	mov	r9, r3
    19b2:	46a2      	mov	sl, r4
    19b4:	46ab      	mov	fp, r5
    19b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    19b8:	000013d9 	.word	0x000013d9
    19bc:	00001725 	.word	0x00001725
    19c0:	fffbffff 	.word	0xfffbffff
    19c4:	000016f5 	.word	0x000016f5
    19c8:	000016c5 	.word	0x000016c5

000019cc <i2c_master_read_packet_wait>:
 *                                      acknowledged the address
 */
enum status_code i2c_master_read_packet_wait(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
    19cc:	b510      	push	{r4, lr}
	Assert(module->hw);
	Assert(packet);

#if I2C_MASTER_CALLBACK_MODE == true
	/* Check if the I2C module is busy with a job. */
	if (module->buffer_remaining > 0) {
    19ce:	8b83      	ldrh	r3, [r0, #28]
    19d0:	b29b      	uxth	r3, r3
		return STATUS_BUSY;
    19d2:	2205      	movs	r2, #5
	Assert(module->hw);
	Assert(packet);

#if I2C_MASTER_CALLBACK_MODE == true
	/* Check if the I2C module is busy with a job. */
	if (module->buffer_remaining > 0) {
    19d4:	2b00      	cmp	r3, #0
    19d6:	d105      	bne.n	19e4 <i2c_master_read_packet_wait+0x18>
		return STATUS_BUSY;
	}
#endif

	module->send_stop = true;
    19d8:	3301      	adds	r3, #1
    19da:	7283      	strb	r3, [r0, #10]
	module->send_nack = true;
    19dc:	72c3      	strb	r3, [r0, #11]

	return _i2c_master_read_packet(module, packet);
    19de:	4b02      	ldr	r3, [pc, #8]	; (19e8 <i2c_master_read_packet_wait+0x1c>)
    19e0:	4798      	blx	r3
    19e2:	0002      	movs	r2, r0
}
    19e4:	0010      	movs	r0, r2
    19e6:	bd10      	pop	{r4, pc}
    19e8:	00001745 	.word	0x00001745

000019ec <i2c_master_write_packet_wait>:
 *                                      last data sent
 */
enum status_code i2c_master_write_packet_wait(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
    19ec:	b510      	push	{r4, lr}
	Assert(module->hw);
	Assert(packet);

#if I2C_MASTER_CALLBACK_MODE == true
	/* Check if the I2C module is busy with a job */
	if (module->buffer_remaining > 0) {
    19ee:	8b83      	ldrh	r3, [r0, #28]
    19f0:	b29b      	uxth	r3, r3
		return STATUS_BUSY;
    19f2:	2205      	movs	r2, #5
	Assert(module->hw);
	Assert(packet);

#if I2C_MASTER_CALLBACK_MODE == true
	/* Check if the I2C module is busy with a job */
	if (module->buffer_remaining > 0) {
    19f4:	2b00      	cmp	r3, #0
    19f6:	d105      	bne.n	1a04 <i2c_master_write_packet_wait+0x18>
		return STATUS_BUSY;
	}
#endif

	module->send_stop = true;
    19f8:	3301      	adds	r3, #1
    19fa:	7283      	strb	r3, [r0, #10]
	module->send_nack = true;
    19fc:	72c3      	strb	r3, [r0, #11]

	return _i2c_master_write_packet(module, packet);
    19fe:	4b02      	ldr	r3, [pc, #8]	; (1a08 <i2c_master_write_packet_wait+0x1c>)
    1a00:	4798      	blx	r3
    1a02:	0002      	movs	r2, r0
}
    1a04:	0010      	movs	r0, r2
    1a06:	bd10      	pop	{r4, pc}
    1a08:	000018dd 	.word	0x000018dd

00001a0c <_i2c_master_wait_for_sync>:
{
	/* Sanity check */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_hw = &(module->hw->I2CM);
    1a0c:	6801      	ldr	r1, [r0, #0]
		const struct i2c_master_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (i2c_master_is_syncing(module)) {
    1a0e:	2207      	movs	r2, #7
	SercomI2cm *const i2c_hw = &(module->hw->I2CM);

#if defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_1)
	return (i2c_hw->STATUS.reg & SERCOM_I2CM_STATUS_SYNCBUSY);
#elif defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_2)
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
    1a10:	69cb      	ldr	r3, [r1, #28]
		const struct i2c_master_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (i2c_master_is_syncing(module)) {
    1a12:	421a      	tst	r2, r3
    1a14:	d1fc      	bne.n	1a10 <_i2c_master_wait_for_sync+0x4>
		/* Wait for I2C module to sync. */
	}
}
    1a16:	4770      	bx	lr

00001a18 <_i2c_master_read>:
 *
 * \param[in,out] module  Pointer to software module structure
 */
static void _i2c_master_read(
		struct i2c_master_module *const module)
{
    1a18:	b570      	push	{r4, r5, r6, lr}
    1a1a:	0004      	movs	r4, r0
	/* Sanity check arguments. */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    1a1c:	6806      	ldr	r6, [r0, #0]
	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
    1a1e:	6832      	ldr	r2, [r6, #0]

	/* Find index to save next value in buffer */
	uint16_t buffer_index = module->buffer_length;
    1a20:	8b43      	ldrh	r3, [r0, #26]
	buffer_index -= module->buffer_remaining;
    1a22:	8b85      	ldrh	r5, [r0, #28]
    1a24:	1b5d      	subs	r5, r3, r5
    1a26:	b2ad      	uxth	r5, r5

	module->buffer_remaining--;
    1a28:	8b83      	ldrh	r3, [r0, #28]
    1a2a:	3b01      	subs	r3, #1
    1a2c:	b29b      	uxth	r3, r3
    1a2e:	8383      	strh	r3, [r0, #28]

	if (sclsm_flag) {
    1a30:	0113      	lsls	r3, r2, #4
    1a32:	d50c      	bpl.n	1a4e <_i2c_master_read+0x36>
		if (module->send_nack && module->buffer_remaining == 1) {
    1a34:	7ac3      	ldrb	r3, [r0, #11]
    1a36:	2b00      	cmp	r3, #0
    1a38:	d015      	beq.n	1a66 <_i2c_master_read+0x4e>
    1a3a:	8b83      	ldrh	r3, [r0, #28]
    1a3c:	b29b      	uxth	r3, r3
    1a3e:	2b01      	cmp	r3, #1
    1a40:	d111      	bne.n	1a66 <_i2c_master_read+0x4e>
			/* Set action to NACK. */
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    1a42:	6873      	ldr	r3, [r6, #4]
    1a44:	2280      	movs	r2, #128	; 0x80
    1a46:	02d2      	lsls	r2, r2, #11
    1a48:	4313      	orrs	r3, r2
    1a4a:	6073      	str	r3, [r6, #4]
    1a4c:	e00b      	b.n	1a66 <_i2c_master_read+0x4e>
		}
	} else {
		if (module->send_nack && module->buffer_remaining == 0) {
    1a4e:	7ac3      	ldrb	r3, [r0, #11]
    1a50:	2b00      	cmp	r3, #0
    1a52:	d008      	beq.n	1a66 <_i2c_master_read+0x4e>
    1a54:	8b83      	ldrh	r3, [r0, #28]
    1a56:	b29b      	uxth	r3, r3
    1a58:	2b00      	cmp	r3, #0
    1a5a:	d104      	bne.n	1a66 <_i2c_master_read+0x4e>
			/* Set action to NACK. */
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    1a5c:	6873      	ldr	r3, [r6, #4]
    1a5e:	2280      	movs	r2, #128	; 0x80
    1a60:	02d2      	lsls	r2, r2, #11
    1a62:	4313      	orrs	r3, r2
    1a64:	6073      	str	r3, [r6, #4]
		}
	}

	if (module->buffer_remaining == 0) {
    1a66:	8ba3      	ldrh	r3, [r4, #28]
    1a68:	b29b      	uxth	r3, r3
    1a6a:	2b00      	cmp	r3, #0
    1a6c:	d10a      	bne.n	1a84 <_i2c_master_read+0x6c>
		if (module->send_stop) {
    1a6e:	7aa3      	ldrb	r3, [r4, #10]
    1a70:	2b00      	cmp	r3, #0
    1a72:	d007      	beq.n	1a84 <_i2c_master_read+0x6c>
			/* Send stop condition */
			_i2c_master_wait_for_sync(module);
    1a74:	0020      	movs	r0, r4
    1a76:	4b08      	ldr	r3, [pc, #32]	; (1a98 <_i2c_master_read+0x80>)
    1a78:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    1a7a:	6873      	ldr	r3, [r6, #4]
    1a7c:	22c0      	movs	r2, #192	; 0xc0
    1a7e:	0292      	lsls	r2, r2, #10
    1a80:	4313      	orrs	r3, r2
    1a82:	6073      	str	r3, [r6, #4]
		}
	}
	
	/* Read byte from slave and put in buffer */
	_i2c_master_wait_for_sync(module);
    1a84:	0020      	movs	r0, r4
    1a86:	4b04      	ldr	r3, [pc, #16]	; (1a98 <_i2c_master_read+0x80>)
    1a88:	4798      	blx	r3
	module->buffer[buffer_index] = i2c_module->DATA.reg;
    1a8a:	6a23      	ldr	r3, [r4, #32]
    1a8c:	195d      	adds	r5, r3, r5
    1a8e:	2328      	movs	r3, #40	; 0x28
    1a90:	5cf3      	ldrb	r3, [r6, r3]
    1a92:	b2db      	uxtb	r3, r3
    1a94:	702b      	strb	r3, [r5, #0]
}
    1a96:	bd70      	pop	{r4, r5, r6, pc}
    1a98:	00001a0d 	.word	0x00001a0d

00001a9c <_i2c_master_write>:
 * Write next data. Used by interrupt handler to send next data byte to slave.
 *
 * \param[in,out] module  Pointer to software module structure
 */
static void _i2c_master_write(struct i2c_master_module *const module)
{
    1a9c:	b570      	push	{r4, r5, r6, lr}
    1a9e:	0004      	movs	r4, r0
	/* Sanity check arguments. */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    1aa0:	6806      	ldr	r6, [r0, #0]

	/* Check for ack from slave */
	if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK)
    1aa2:	8b73      	ldrh	r3, [r6, #26]
    1aa4:	075b      	lsls	r3, r3, #29
    1aa6:	d503      	bpl.n	1ab0 <_i2c_master_write+0x14>
	{
		/* Set status */
		module->status = STATUS_ERR_OVERFLOW;
    1aa8:	221e      	movs	r2, #30
    1aaa:	2325      	movs	r3, #37	; 0x25
    1aac:	54c2      	strb	r2, [r0, r3]
		/* Do not write more data */
		return;
    1aae:	e00f      	b.n	1ad0 <_i2c_master_write+0x34>
	}

	/* Find index to get next byte in buffer */
	uint16_t buffer_index = module->buffer_length;
    1ab0:	8b43      	ldrh	r3, [r0, #26]
	buffer_index -= module->buffer_remaining;
    1ab2:	8b85      	ldrh	r5, [r0, #28]
    1ab4:	1b5d      	subs	r5, r3, r5
    1ab6:	b2ad      	uxth	r5, r5

	module->buffer_remaining--;
    1ab8:	8b83      	ldrh	r3, [r0, #28]
    1aba:	3b01      	subs	r3, #1
    1abc:	b29b      	uxth	r3, r3
    1abe:	8383      	strh	r3, [r0, #28]

	/* Write byte from buffer to slave */
	_i2c_master_wait_for_sync(module);
    1ac0:	4b04      	ldr	r3, [pc, #16]	; (1ad4 <_i2c_master_write+0x38>)
    1ac2:	4798      	blx	r3
	i2c_module->DATA.reg = module->buffer[buffer_index];
    1ac4:	6a23      	ldr	r3, [r4, #32]
    1ac6:	195d      	adds	r5, r3, r5
    1ac8:	782b      	ldrb	r3, [r5, #0]
    1aca:	b2db      	uxtb	r3, r3
    1acc:	2228      	movs	r2, #40	; 0x28
    1ace:	54b3      	strb	r3, [r6, r2]
}
    1ad0:	bd70      	pop	{r4, r5, r6, pc}
    1ad2:	46c0      	nop			; (mov r8, r8)
    1ad4:	00001a0d 	.word	0x00001a0d

00001ad8 <_i2c_master_interrupt_handler>:
 *
 * \param[in] instance  SERCOM instance that triggered the interrupt
 */
void _i2c_master_interrupt_handler(
		uint8_t instance)
{
    1ad8:	b570      	push	{r4, r5, r6, lr}
	/* Get software module for callback handling */
	struct i2c_master_module *module =
    1ada:	0080      	lsls	r0, r0, #2
    1adc:	4b6f      	ldr	r3, [pc, #444]	; (1c9c <_i2c_master_interrupt_handler+0x1c4>)
    1ade:	58c4      	ldr	r4, [r0, r3]
			(struct i2c_master_module*)_sercom_instances[instance];

	Assert(module);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    1ae0:	6825      	ldr	r5, [r4, #0]
	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
    1ae2:	682b      	ldr	r3, [r5, #0]
    1ae4:	011b      	lsls	r3, r3, #4
    1ae6:	0fda      	lsrs	r2, r3, #31

	/* Combine callback registered and enabled masks */
	uint8_t callback_mask = module->enabled_callback;
    1ae8:	7e63      	ldrb	r3, [r4, #25]
	callback_mask &= module->registered_callback;
    1aea:	7e26      	ldrb	r6, [r4, #24]
    1aec:	401e      	ands	r6, r3

	/* Check if the module should respond to address ack */
	if ((module->buffer_length <= 0) && (module->buffer_remaining > 0)) {
    1aee:	8b63      	ldrh	r3, [r4, #26]
    1af0:	b29b      	uxth	r3, r3
    1af2:	2b00      	cmp	r3, #0
    1af4:	d135      	bne.n	1b62 <_i2c_master_interrupt_handler+0x8a>
    1af6:	8ba3      	ldrh	r3, [r4, #28]
    1af8:	b29b      	uxth	r3, r3
    1afa:	2b00      	cmp	r3, #0
    1afc:	d031      	beq.n	1b62 <_i2c_master_interrupt_handler+0x8a>
	SercomI2cm *const i2c_module = &(module->hw->I2CM);

	/* Check for error. Ignore bus-error; workaround for bus state stuck in
	 * BUSY.
	 */
	if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB)
    1afe:	7e2b      	ldrb	r3, [r5, #24]
    1b00:	07db      	lsls	r3, r3, #31
    1b02:	d51b      	bpl.n	1b3c <_i2c_master_interrupt_handler+0x64>
	{
		/* Clear write interrupt flag */
		i2c_module->INTFLAG.reg = SERCOM_I2CM_INTENCLR_MB;
    1b04:	2301      	movs	r3, #1
    1b06:	762b      	strb	r3, [r5, #24]

		/* Check arbitration */
		if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_ARBLOST) {
    1b08:	8b6b      	ldrh	r3, [r5, #26]
    1b0a:	079b      	lsls	r3, r3, #30
    1b0c:	d503      	bpl.n	1b16 <_i2c_master_interrupt_handler+0x3e>
			/* Return busy */
			module->status = STATUS_ERR_PACKET_COLLISION;
    1b0e:	2241      	movs	r2, #65	; 0x41
    1b10:	2325      	movs	r3, #37	; 0x25
    1b12:	54e2      	strb	r2, [r4, r3]
    1b14:	e012      	b.n	1b3c <_i2c_master_interrupt_handler+0x64>
		}
		/* No slave responds */
		else if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
    1b16:	8b6b      	ldrh	r3, [r5, #26]
    1b18:	075b      	lsls	r3, r3, #29
    1b1a:	d50f      	bpl.n	1b3c <_i2c_master_interrupt_handler+0x64>
			module->status           = STATUS_ERR_BAD_ADDRESS;
    1b1c:	2218      	movs	r2, #24
    1b1e:	2325      	movs	r3, #37	; 0x25
    1b20:	54e2      	strb	r2, [r4, r3]
			module->buffer_remaining = 0;
    1b22:	2300      	movs	r3, #0
    1b24:	83a3      	strh	r3, [r4, #28]

			if (module->send_stop) {
    1b26:	7aa3      	ldrb	r3, [r4, #10]
    1b28:	2b00      	cmp	r3, #0
    1b2a:	d007      	beq.n	1b3c <_i2c_master_interrupt_handler+0x64>
				/* Send stop condition */
				_i2c_master_wait_for_sync(module);
    1b2c:	0020      	movs	r0, r4
    1b2e:	4b5c      	ldr	r3, [pc, #368]	; (1ca0 <_i2c_master_interrupt_handler+0x1c8>)
    1b30:	4798      	blx	r3
				i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    1b32:	686b      	ldr	r3, [r5, #4]
    1b34:	22c0      	movs	r2, #192	; 0xc0
    1b36:	0292      	lsls	r2, r2, #10
    1b38:	4313      	orrs	r3, r2
    1b3a:	606b      	str	r3, [r5, #4]
			}
		}
	}

	module->buffer_length = module->buffer_remaining;
    1b3c:	8ba3      	ldrh	r3, [r4, #28]
    1b3e:	b29b      	uxth	r3, r3
    1b40:	8363      	strh	r3, [r4, #26]

	/* Check for status OK. */
	if (module->status == STATUS_BUSY) {
    1b42:	2325      	movs	r3, #37	; 0x25
    1b44:	5ce3      	ldrb	r3, [r4, r3]
    1b46:	2b05      	cmp	r3, #5
    1b48:	d156      	bne.n	1bf8 <_i2c_master_interrupt_handler+0x120>
		/* Call function based on transfer direction. */
		if (module->transfer_direction == I2C_TRANSFER_WRITE) {
    1b4a:	331f      	adds	r3, #31
    1b4c:	5ce3      	ldrb	r3, [r4, r3]
    1b4e:	2b00      	cmp	r3, #0
    1b50:	d103      	bne.n	1b5a <_i2c_master_interrupt_handler+0x82>
			_i2c_master_write(module);
    1b52:	0020      	movs	r0, r4
    1b54:	4b53      	ldr	r3, [pc, #332]	; (1ca4 <_i2c_master_interrupt_handler+0x1cc>)
    1b56:	4798      	blx	r3
    1b58:	e04e      	b.n	1bf8 <_i2c_master_interrupt_handler+0x120>
		} else {
			_i2c_master_read(module);
    1b5a:	0020      	movs	r0, r4
    1b5c:	4b52      	ldr	r3, [pc, #328]	; (1ca8 <_i2c_master_interrupt_handler+0x1d0>)
    1b5e:	4798      	blx	r3
    1b60:	e04a      	b.n	1bf8 <_i2c_master_interrupt_handler+0x120>
	if ((module->buffer_length <= 0) && (module->buffer_remaining > 0)) {
		/* Call function for address response */
		_i2c_master_async_address_response(module);

	/* Check if buffer write is done */
	} else if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
    1b62:	8b63      	ldrh	r3, [r4, #26]
    1b64:	b29b      	uxth	r3, r3
    1b66:	2b00      	cmp	r3, #0
    1b68:	d026      	beq.n	1bb8 <_i2c_master_interrupt_handler+0xe0>
    1b6a:	8ba3      	ldrh	r3, [r4, #28]
    1b6c:	b29b      	uxth	r3, r3
    1b6e:	2b00      	cmp	r3, #0
    1b70:	d122      	bne.n	1bb8 <_i2c_master_interrupt_handler+0xe0>
			(module->status == STATUS_BUSY) &&
    1b72:	3325      	adds	r3, #37	; 0x25
    1b74:	5ce3      	ldrb	r3, [r4, r3]
	if ((module->buffer_length <= 0) && (module->buffer_remaining > 0)) {
		/* Call function for address response */
		_i2c_master_async_address_response(module);

	/* Check if buffer write is done */
	} else if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
    1b76:	2b05      	cmp	r3, #5
    1b78:	d11e      	bne.n	1bb8 <_i2c_master_interrupt_handler+0xe0>
			(module->status == STATUS_BUSY) &&
			(module->transfer_direction == I2C_TRANSFER_WRITE)) {
    1b7a:	331f      	adds	r3, #31
    1b7c:	5ce3      	ldrb	r3, [r4, r3]
		/* Call function for address response */
		_i2c_master_async_address_response(module);

	/* Check if buffer write is done */
	} else if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
			(module->status == STATUS_BUSY) &&
    1b7e:	2b00      	cmp	r3, #0
    1b80:	d11a      	bne.n	1bb8 <_i2c_master_interrupt_handler+0xe0>
			(module->transfer_direction == I2C_TRANSFER_WRITE)) {
		/* Stop packet operation */
		i2c_module->INTENCLR.reg =
    1b82:	3303      	adds	r3, #3
    1b84:	752b      	strb	r3, [r5, #20]
				SERCOM_I2CM_INTENCLR_MB | SERCOM_I2CM_INTENCLR_SB;

		module->buffer_length = 0;
    1b86:	2300      	movs	r3, #0
    1b88:	8363      	strh	r3, [r4, #26]
		module->status        = STATUS_OK;
    1b8a:	3325      	adds	r3, #37	; 0x25
    1b8c:	2200      	movs	r2, #0
    1b8e:	54e2      	strb	r2, [r4, r3]

		if (module->send_stop) {
    1b90:	7aa3      	ldrb	r3, [r4, #10]
    1b92:	2b00      	cmp	r3, #0
    1b94:	d008      	beq.n	1ba8 <_i2c_master_interrupt_handler+0xd0>
			/* Send stop condition */
			_i2c_master_wait_for_sync(module);
    1b96:	0020      	movs	r0, r4
    1b98:	4b41      	ldr	r3, [pc, #260]	; (1ca0 <_i2c_master_interrupt_handler+0x1c8>)
    1b9a:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    1b9c:	686b      	ldr	r3, [r5, #4]
    1b9e:	22c0      	movs	r2, #192	; 0xc0
    1ba0:	0292      	lsls	r2, r2, #10
    1ba2:	4313      	orrs	r3, r2
    1ba4:	606b      	str	r3, [r5, #4]
    1ba6:	e001      	b.n	1bac <_i2c_master_interrupt_handler+0xd4>
		} else {
			/* Clear write interrupt flag */
			i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_MB;
    1ba8:	2301      	movs	r3, #1
    1baa:	762b      	strb	r3, [r5, #24]
		}
		
		if (callback_mask & (1 << I2C_MASTER_CALLBACK_WRITE_COMPLETE)) {
    1bac:	07f3      	lsls	r3, r6, #31
    1bae:	d523      	bpl.n	1bf8 <_i2c_master_interrupt_handler+0x120>
			module->callbacks[I2C_MASTER_CALLBACK_WRITE_COMPLETE](module);
    1bb0:	68e3      	ldr	r3, [r4, #12]
    1bb2:	0020      	movs	r0, r4
    1bb4:	4798      	blx	r3
    1bb6:	e01f      	b.n	1bf8 <_i2c_master_interrupt_handler+0x120>
		}

	/* Continue buffer write/read */
	} else if ((module->buffer_length > 0) && (module->buffer_remaining > 0)){
    1bb8:	8b63      	ldrh	r3, [r4, #26]
    1bba:	b29b      	uxth	r3, r3
    1bbc:	2b00      	cmp	r3, #0
    1bbe:	d01b      	beq.n	1bf8 <_i2c_master_interrupt_handler+0x120>
    1bc0:	8ba3      	ldrh	r3, [r4, #28]
    1bc2:	b29b      	uxth	r3, r3
    1bc4:	2b00      	cmp	r3, #0
    1bc6:	d017      	beq.n	1bf8 <_i2c_master_interrupt_handler+0x120>
		/* Check that bus ownership is not lost */
		if ((!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) &&
    1bc8:	8b6b      	ldrh	r3, [r5, #26]
    1bca:	069b      	lsls	r3, r3, #26
    1bcc:	d409      	bmi.n	1be2 <_i2c_master_interrupt_handler+0x10a>
    1bce:	2a00      	cmp	r2, #0
    1bd0:	d003      	beq.n	1bda <_i2c_master_interrupt_handler+0x102>
				(!(sclsm_flag && (module->buffer_remaining == 1))))	{
    1bd2:	8ba3      	ldrh	r3, [r4, #28]
    1bd4:	b29b      	uxth	r3, r3
    1bd6:	2b01      	cmp	r3, #1
    1bd8:	d003      	beq.n	1be2 <_i2c_master_interrupt_handler+0x10a>
			module->status = STATUS_ERR_PACKET_COLLISION;
    1bda:	2241      	movs	r2, #65	; 0x41
    1bdc:	2325      	movs	r3, #37	; 0x25
    1bde:	54e2      	strb	r2, [r4, r3]
    1be0:	e00a      	b.n	1bf8 <_i2c_master_interrupt_handler+0x120>
		} else if (module->transfer_direction == I2C_TRANSFER_WRITE) {
    1be2:	2324      	movs	r3, #36	; 0x24
    1be4:	5ce3      	ldrb	r3, [r4, r3]
    1be6:	2b00      	cmp	r3, #0
    1be8:	d103      	bne.n	1bf2 <_i2c_master_interrupt_handler+0x11a>
			_i2c_master_write(module);
    1bea:	0020      	movs	r0, r4
    1bec:	4b2d      	ldr	r3, [pc, #180]	; (1ca4 <_i2c_master_interrupt_handler+0x1cc>)
    1bee:	4798      	blx	r3
    1bf0:	e002      	b.n	1bf8 <_i2c_master_interrupt_handler+0x120>
		} else {
			_i2c_master_read(module);
    1bf2:	0020      	movs	r0, r4
    1bf4:	4b2c      	ldr	r3, [pc, #176]	; (1ca8 <_i2c_master_interrupt_handler+0x1d0>)
    1bf6:	4798      	blx	r3
		}
	}

	/* Check if read buffer transfer is complete */
	if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
    1bf8:	8b63      	ldrh	r3, [r4, #26]
    1bfa:	b29b      	uxth	r3, r3
    1bfc:	2b00      	cmp	r3, #0
    1bfe:	d02a      	beq.n	1c56 <_i2c_master_interrupt_handler+0x17e>
    1c00:	8ba3      	ldrh	r3, [r4, #28]
    1c02:	b29b      	uxth	r3, r3
    1c04:	2b00      	cmp	r3, #0
    1c06:	d126      	bne.n	1c56 <_i2c_master_interrupt_handler+0x17e>
			(module->status == STATUS_BUSY) &&
    1c08:	3325      	adds	r3, #37	; 0x25
    1c0a:	5ce3      	ldrb	r3, [r4, r3]
			_i2c_master_read(module);
		}
	}

	/* Check if read buffer transfer is complete */
	if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
    1c0c:	2b05      	cmp	r3, #5
    1c0e:	d122      	bne.n	1c56 <_i2c_master_interrupt_handler+0x17e>
			(module->status == STATUS_BUSY) &&
			(module->transfer_direction == I2C_TRANSFER_READ)) {
    1c10:	331f      	adds	r3, #31
    1c12:	5ce3      	ldrb	r3, [r4, r3]
		}
	}

	/* Check if read buffer transfer is complete */
	if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
			(module->status == STATUS_BUSY) &&
    1c14:	2b01      	cmp	r3, #1
    1c16:	d11e      	bne.n	1c56 <_i2c_master_interrupt_handler+0x17e>
			(module->transfer_direction == I2C_TRANSFER_READ)) {
		
		/* Clear read interrupt flag */
		if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB) {
    1c18:	7e2b      	ldrb	r3, [r5, #24]
    1c1a:	079b      	lsls	r3, r3, #30
    1c1c:	d501      	bpl.n	1c22 <_i2c_master_interrupt_handler+0x14a>
			i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    1c1e:	2302      	movs	r3, #2
    1c20:	762b      	strb	r3, [r5, #24]
		}
		/* Stop packet operation */
		i2c_module->INTENCLR.reg =
    1c22:	2303      	movs	r3, #3
    1c24:	752b      	strb	r3, [r5, #20]
				SERCOM_I2CM_INTENCLR_MB | SERCOM_I2CM_INTENCLR_SB;
		module->buffer_length = 0;
    1c26:	2300      	movs	r3, #0
    1c28:	8363      	strh	r3, [r4, #26]
		module->status        = STATUS_OK;
    1c2a:	3325      	adds	r3, #37	; 0x25
    1c2c:	2200      	movs	r2, #0
    1c2e:	54e2      	strb	r2, [r4, r3]

		/* Call appropriate callback if enabled and registered */
		if ((callback_mask & (1 << I2C_MASTER_CALLBACK_READ_COMPLETE))
    1c30:	07b3      	lsls	r3, r6, #30
    1c32:	d507      	bpl.n	1c44 <_i2c_master_interrupt_handler+0x16c>
				&& (module->transfer_direction == I2C_TRANSFER_READ)) {
    1c34:	2324      	movs	r3, #36	; 0x24
    1c36:	5ce3      	ldrb	r3, [r4, r3]
    1c38:	2b01      	cmp	r3, #1
    1c3a:	d103      	bne.n	1c44 <_i2c_master_interrupt_handler+0x16c>
			module->callbacks[I2C_MASTER_CALLBACK_READ_COMPLETE](module);
    1c3c:	6923      	ldr	r3, [r4, #16]
    1c3e:	0020      	movs	r0, r4
    1c40:	4798      	blx	r3
    1c42:	e008      	b.n	1c56 <_i2c_master_interrupt_handler+0x17e>
		} else if ((callback_mask & (1 << I2C_MASTER_CALLBACK_WRITE_COMPLETE))
    1c44:	07f3      	lsls	r3, r6, #31
    1c46:	d506      	bpl.n	1c56 <_i2c_master_interrupt_handler+0x17e>
				&& (module->transfer_direction == I2C_TRANSFER_WRITE)) {
    1c48:	2324      	movs	r3, #36	; 0x24
    1c4a:	5ce3      	ldrb	r3, [r4, r3]
    1c4c:	2b00      	cmp	r3, #0
    1c4e:	d102      	bne.n	1c56 <_i2c_master_interrupt_handler+0x17e>
			module->callbacks[I2C_MASTER_CALLBACK_WRITE_COMPLETE](module);
    1c50:	68e3      	ldr	r3, [r4, #12]
    1c52:	0020      	movs	r0, r4
    1c54:	4798      	blx	r3
		}
	}

	/* Check for error */
	if ((module->status != STATUS_BUSY) && (module->status != STATUS_OK)) {
    1c56:	2325      	movs	r3, #37	; 0x25
    1c58:	5ce3      	ldrb	r3, [r4, r3]
    1c5a:	2b05      	cmp	r3, #5
    1c5c:	d01c      	beq.n	1c98 <_i2c_master_interrupt_handler+0x1c0>
    1c5e:	2325      	movs	r3, #37	; 0x25
    1c60:	5ce3      	ldrb	r3, [r4, r3]
    1c62:	2b00      	cmp	r3, #0
    1c64:	d018      	beq.n	1c98 <_i2c_master_interrupt_handler+0x1c0>
		/* Stop packet operation */
		i2c_module->INTENCLR.reg = SERCOM_I2CM_INTENCLR_MB |
    1c66:	2303      	movs	r3, #3
    1c68:	752b      	strb	r3, [r5, #20]
				SERCOM_I2CM_INTENCLR_SB;

		module->buffer_length = 0;
    1c6a:	2300      	movs	r3, #0
    1c6c:	8363      	strh	r3, [r4, #26]
		module->buffer_remaining = 0;
    1c6e:	83a3      	strh	r3, [r4, #28]

		/* Send nack and stop command unless arbitration is lost */
		if ((module->status != STATUS_ERR_PACKET_COLLISION) &&
    1c70:	3325      	adds	r3, #37	; 0x25
    1c72:	5ce3      	ldrb	r3, [r4, r3]
    1c74:	2b41      	cmp	r3, #65	; 0x41
    1c76:	d00a      	beq.n	1c8e <_i2c_master_interrupt_handler+0x1b6>
    1c78:	7aa3      	ldrb	r3, [r4, #10]
    1c7a:	2b00      	cmp	r3, #0
    1c7c:	d007      	beq.n	1c8e <_i2c_master_interrupt_handler+0x1b6>
				module->send_stop) {
			_i2c_master_wait_for_sync(module);
    1c7e:	0020      	movs	r0, r4
    1c80:	4b07      	ldr	r3, [pc, #28]	; (1ca0 <_i2c_master_interrupt_handler+0x1c8>)
    1c82:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT |
    1c84:	686b      	ldr	r3, [r5, #4]
    1c86:	22e0      	movs	r2, #224	; 0xe0
    1c88:	02d2      	lsls	r2, r2, #11
    1c8a:	4313      	orrs	r3, r2
    1c8c:	606b      	str	r3, [r5, #4]
					SERCOM_I2CM_CTRLB_CMD(3);
		}

		/* Call error callback if enabled and registered */
		if (callback_mask & (1 << I2C_MASTER_CALLBACK_ERROR)) {
    1c8e:	0773      	lsls	r3, r6, #29
    1c90:	d502      	bpl.n	1c98 <_i2c_master_interrupt_handler+0x1c0>
			module->callbacks[I2C_MASTER_CALLBACK_ERROR](module);
    1c92:	6963      	ldr	r3, [r4, #20]
    1c94:	0020      	movs	r0, r4
    1c96:	4798      	blx	r3
		}
	}
}
    1c98:	bd70      	pop	{r4, r5, r6, pc}
    1c9a:	46c0      	nop			; (mov r8, r8)
    1c9c:	20000278 	.word	0x20000278
    1ca0:	00001a0d 	.word	0x00001a0d
    1ca4:	00001a9d 	.word	0x00001a9d
    1ca8:	00001a19 	.word	0x00001a19

00001cac <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
    1cac:	b510      	push	{r4, lr}
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    1cae:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    1cb0:	2340      	movs	r3, #64	; 0x40
    1cb2:	2400      	movs	r4, #0
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    1cb4:	4281      	cmp	r1, r0
    1cb6:	d201      	bcs.n	1cbc <_sercom_get_sync_baud_val+0x10>
    1cb8:	e00a      	b.n	1cd0 <_sercom_get_sync_baud_val+0x24>

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
		clock_value = clock_value - baudrate;
		baud_calculated++;
    1cba:	001c      	movs	r4, r3
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
		clock_value = clock_value - baudrate;
    1cbc:	1a09      	subs	r1, r1, r0
		baud_calculated++;
    1cbe:	1c63      	adds	r3, r4, #1
    1cc0:	b29b      	uxth	r3, r3
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
    1cc2:	4288      	cmp	r0, r1
    1cc4:	d9f9      	bls.n	1cba <_sercom_get_sync_baud_val+0xe>

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    1cc6:	2340      	movs	r3, #64	; 0x40
	}
	baud_calculated = baud_calculated - 1;

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
    1cc8:	2cff      	cmp	r4, #255	; 0xff
    1cca:	d801      	bhi.n	1cd0 <_sercom_get_sync_baud_val+0x24>
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
    1ccc:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
    1cce:	2300      	movs	r3, #0
	}
}
    1cd0:	0018      	movs	r0, r3
    1cd2:	bd10      	pop	{r4, pc}

00001cd4 <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
    1cd4:	b5f0      	push	{r4, r5, r6, r7, lr}
    1cd6:	465f      	mov	r7, fp
    1cd8:	4656      	mov	r6, sl
    1cda:	464d      	mov	r5, r9
    1cdc:	4644      	mov	r4, r8
    1cde:	b4f0      	push	{r4, r5, r6, r7}
    1ce0:	b089      	sub	sp, #36	; 0x24
    1ce2:	000c      	movs	r4, r1
    1ce4:	9205      	str	r2, [sp, #20]
    1ce6:	aa12      	add	r2, sp, #72	; 0x48
    1ce8:	7811      	ldrb	r1, [r2, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    1cea:	0002      	movs	r2, r0
    1cec:	434a      	muls	r2, r1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    1cee:	2540      	movs	r5, #64	; 0x40
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    1cf0:	42a2      	cmp	r2, r4
    1cf2:	d900      	bls.n	1cf6 <_sercom_get_async_baud_val+0x22>
    1cf4:	e0c6      	b.n	1e84 <_sercom_get_async_baud_val+0x1b0>
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
    1cf6:	2b00      	cmp	r3, #0
    1cf8:	d151      	bne.n	1d9e <_sercom_get_async_baud_val+0xca>
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
    1cfa:	0002      	movs	r2, r0
    1cfc:	0008      	movs	r0, r1
    1cfe:	2100      	movs	r1, #0
    1d00:	4d64      	ldr	r5, [pc, #400]	; (1e94 <_sercom_get_async_baud_val+0x1c0>)
    1d02:	47a8      	blx	r5
    1d04:	4683      	mov	fp, r0
		ratio = long_division(temp1, peripheral_clock);
    1d06:	0026      	movs	r6, r4
    1d08:	2700      	movs	r7, #0
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
    1d0a:	2300      	movs	r3, #0
    1d0c:	2400      	movs	r4, #0
    1d0e:	9300      	str	r3, [sp, #0]
    1d10:	9401      	str	r4, [sp, #4]
    1d12:	2200      	movs	r2, #0
    1d14:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
    1d16:	203f      	movs	r0, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
    1d18:	2120      	movs	r1, #32
    1d1a:	468c      	mov	ip, r1
    1d1c:	391f      	subs	r1, #31
    1d1e:	9602      	str	r6, [sp, #8]
    1d20:	9703      	str	r7, [sp, #12]
    1d22:	2420      	movs	r4, #32
    1d24:	4264      	negs	r4, r4
    1d26:	1904      	adds	r4, r0, r4
    1d28:	d403      	bmi.n	1d32 <_sercom_get_async_baud_val+0x5e>
    1d2a:	000d      	movs	r5, r1
    1d2c:	40a5      	lsls	r5, r4
    1d2e:	46a8      	mov	r8, r5
    1d30:	e004      	b.n	1d3c <_sercom_get_async_baud_val+0x68>
    1d32:	4664      	mov	r4, ip
    1d34:	1a24      	subs	r4, r4, r0
    1d36:	000d      	movs	r5, r1
    1d38:	40e5      	lsrs	r5, r4
    1d3a:	46a8      	mov	r8, r5
    1d3c:	000c      	movs	r4, r1
    1d3e:	4084      	lsls	r4, r0
    1d40:	46a1      	mov	r9, r4

		r = r << 1;
    1d42:	0014      	movs	r4, r2
    1d44:	001d      	movs	r5, r3
    1d46:	18a4      	adds	r4, r4, r2
    1d48:	415d      	adcs	r5, r3
    1d4a:	0022      	movs	r2, r4
    1d4c:	002b      	movs	r3, r5

		if (n & bit_shift) {
    1d4e:	4646      	mov	r6, r8
    1d50:	465f      	mov	r7, fp
    1d52:	423e      	tst	r6, r7
    1d54:	d003      	beq.n	1d5e <_sercom_get_async_baud_val+0x8a>
			r |= 0x01;
    1d56:	000e      	movs	r6, r1
    1d58:	4326      	orrs	r6, r4
    1d5a:	0032      	movs	r2, r6
    1d5c:	002b      	movs	r3, r5
		}

		if (r >= d) {
    1d5e:	9c02      	ldr	r4, [sp, #8]
    1d60:	9d03      	ldr	r5, [sp, #12]
    1d62:	429d      	cmp	r5, r3
    1d64:	d80f      	bhi.n	1d86 <_sercom_get_async_baud_val+0xb2>
    1d66:	d101      	bne.n	1d6c <_sercom_get_async_baud_val+0x98>
    1d68:	4294      	cmp	r4, r2
    1d6a:	d80c      	bhi.n	1d86 <_sercom_get_async_baud_val+0xb2>
			r = r - d;
    1d6c:	9c02      	ldr	r4, [sp, #8]
    1d6e:	9d03      	ldr	r5, [sp, #12]
    1d70:	1b12      	subs	r2, r2, r4
    1d72:	41ab      	sbcs	r3, r5
			q |= bit_shift;
    1d74:	464d      	mov	r5, r9
    1d76:	9e00      	ldr	r6, [sp, #0]
    1d78:	9f01      	ldr	r7, [sp, #4]
    1d7a:	4335      	orrs	r5, r6
    1d7c:	003c      	movs	r4, r7
    1d7e:	4646      	mov	r6, r8
    1d80:	4334      	orrs	r4, r6
    1d82:	9500      	str	r5, [sp, #0]
    1d84:	9401      	str	r4, [sp, #4]
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
    1d86:	3801      	subs	r0, #1
    1d88:	d2cb      	bcs.n	1d22 <_sercom_get_async_baud_val+0x4e>
	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
    1d8a:	2200      	movs	r2, #0
    1d8c:	2301      	movs	r3, #1
    1d8e:	9800      	ldr	r0, [sp, #0]
    1d90:	9901      	ldr	r1, [sp, #4]
    1d92:	1a12      	subs	r2, r2, r0
    1d94:	418b      	sbcs	r3, r1
    1d96:	0c12      	lsrs	r2, r2, #16
    1d98:	041b      	lsls	r3, r3, #16
    1d9a:	431a      	orrs	r2, r3
    1d9c:	e06f      	b.n	1e7e <_sercom_get_async_baud_val+0x1aa>
		enum sercom_asynchronous_sample_num sample_num)
{
	/* Temporary variables  */
	uint64_t ratio = 0;
	uint64_t scale = 0;
	uint64_t baud_calculated = 0;
    1d9e:	2200      	movs	r2, #0
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
    1da0:	2b01      	cmp	r3, #1
    1da2:	d16c      	bne.n	1e7e <_sercom_get_async_baud_val+0x1aa>
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
    1da4:	0f63      	lsrs	r3, r4, #29
    1da6:	9304      	str	r3, [sp, #16]
    1da8:	00e3      	lsls	r3, r4, #3
    1daa:	4698      	mov	r8, r3
			temp2 = ((uint64_t)baudrate * sample_num);
    1dac:	000a      	movs	r2, r1
    1dae:	2300      	movs	r3, #0
    1db0:	2100      	movs	r1, #0
    1db2:	4c38      	ldr	r4, [pc, #224]	; (1e94 <_sercom_get_async_baud_val+0x1c0>)
    1db4:	47a0      	blx	r4
    1db6:	0004      	movs	r4, r0
    1db8:	000d      	movs	r5, r1
    1dba:	2300      	movs	r3, #0
    1dbc:	469c      	mov	ip, r3
    1dbe:	9306      	str	r3, [sp, #24]
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
		bit_shift = (uint64_t)1 << i;
    1dc0:	3320      	adds	r3, #32
    1dc2:	469b      	mov	fp, r3
    1dc4:	2601      	movs	r6, #1
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
			temp2 = ((uint64_t)baudrate * sample_num);
			baud_int = long_division(temp1, temp2);
			baud_int -= baud_fp;
			baud_int = baud_int / BAUD_FP_MAX;
			if(baud_int < BAUD_INT_MAX) {
    1dc6:	4663      	mov	r3, ip
    1dc8:	9307      	str	r3, [sp, #28]
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
    1dca:	2300      	movs	r3, #0
    1dcc:	9302      	str	r3, [sp, #8]
    1dce:	2200      	movs	r2, #0
    1dd0:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
    1dd2:	213f      	movs	r1, #63	; 0x3f
    1dd4:	9400      	str	r4, [sp, #0]
    1dd6:	9501      	str	r5, [sp, #4]
    1dd8:	000f      	movs	r7, r1
		bit_shift = (uint64_t)1 << i;
    1dda:	2120      	movs	r1, #32
    1ddc:	4249      	negs	r1, r1
    1dde:	1879      	adds	r1, r7, r1
    1de0:	d403      	bmi.n	1dea <_sercom_get_async_baud_val+0x116>
    1de2:	0030      	movs	r0, r6
    1de4:	4088      	lsls	r0, r1
    1de6:	4684      	mov	ip, r0
    1de8:	e004      	b.n	1df4 <_sercom_get_async_baud_val+0x120>
    1dea:	4659      	mov	r1, fp
    1dec:	1bc9      	subs	r1, r1, r7
    1dee:	0030      	movs	r0, r6
    1df0:	40c8      	lsrs	r0, r1
    1df2:	4684      	mov	ip, r0
    1df4:	0031      	movs	r1, r6
    1df6:	40b9      	lsls	r1, r7
    1df8:	4689      	mov	r9, r1

		r = r << 1;
    1dfa:	0010      	movs	r0, r2
    1dfc:	0019      	movs	r1, r3
    1dfe:	1880      	adds	r0, r0, r2
    1e00:	4159      	adcs	r1, r3
    1e02:	0002      	movs	r2, r0
    1e04:	000b      	movs	r3, r1

		if (n & bit_shift) {
    1e06:	4644      	mov	r4, r8
    1e08:	464d      	mov	r5, r9
    1e0a:	402c      	ands	r4, r5
    1e0c:	46a2      	mov	sl, r4
    1e0e:	4664      	mov	r4, ip
    1e10:	9d04      	ldr	r5, [sp, #16]
    1e12:	402c      	ands	r4, r5
    1e14:	46a4      	mov	ip, r4
    1e16:	4654      	mov	r4, sl
    1e18:	4665      	mov	r5, ip
    1e1a:	432c      	orrs	r4, r5
    1e1c:	d003      	beq.n	1e26 <_sercom_get_async_baud_val+0x152>
			r |= 0x01;
    1e1e:	0034      	movs	r4, r6
    1e20:	4304      	orrs	r4, r0
    1e22:	0022      	movs	r2, r4
    1e24:	000b      	movs	r3, r1
		}

		if (r >= d) {
    1e26:	9800      	ldr	r0, [sp, #0]
    1e28:	9901      	ldr	r1, [sp, #4]
    1e2a:	4299      	cmp	r1, r3
    1e2c:	d80a      	bhi.n	1e44 <_sercom_get_async_baud_val+0x170>
    1e2e:	d101      	bne.n	1e34 <_sercom_get_async_baud_val+0x160>
    1e30:	4290      	cmp	r0, r2
    1e32:	d807      	bhi.n	1e44 <_sercom_get_async_baud_val+0x170>
			r = r - d;
    1e34:	9800      	ldr	r0, [sp, #0]
    1e36:	9901      	ldr	r1, [sp, #4]
    1e38:	1a12      	subs	r2, r2, r0
    1e3a:	418b      	sbcs	r3, r1
			q |= bit_shift;
    1e3c:	9902      	ldr	r1, [sp, #8]
    1e3e:	4648      	mov	r0, r9
    1e40:	4301      	orrs	r1, r0
    1e42:	9102      	str	r1, [sp, #8]
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
    1e44:	3f01      	subs	r7, #1
    1e46:	d2c8      	bcs.n	1dda <_sercom_get_async_baud_val+0x106>
    1e48:	9c00      	ldr	r4, [sp, #0]
    1e4a:	9d01      	ldr	r5, [sp, #4]
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
			temp2 = ((uint64_t)baudrate * sample_num);
			baud_int = long_division(temp1, temp2);
			baud_int -= baud_fp;
    1e4c:	9902      	ldr	r1, [sp, #8]
    1e4e:	9a07      	ldr	r2, [sp, #28]
    1e50:	1a8b      	subs	r3, r1, r2
			baud_int = baud_int / BAUD_FP_MAX;
    1e52:	08db      	lsrs	r3, r3, #3
			if(baud_int < BAUD_INT_MAX) {
    1e54:	4910      	ldr	r1, [pc, #64]	; (1e98 <_sercom_get_async_baud_val+0x1c4>)
    1e56:	428b      	cmp	r3, r1
    1e58:	d90b      	bls.n	1e72 <_sercom_get_async_baud_val+0x19e>
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
    1e5a:	9b06      	ldr	r3, [sp, #24]
    1e5c:	3301      	adds	r3, #1
    1e5e:	b2db      	uxtb	r3, r3
    1e60:	0019      	movs	r1, r3
    1e62:	9306      	str	r3, [sp, #24]
    1e64:	0013      	movs	r3, r2
    1e66:	3301      	adds	r3, #1
    1e68:	9307      	str	r3, [sp, #28]
    1e6a:	2908      	cmp	r1, #8
    1e6c:	d1ad      	bne.n	1dca <_sercom_get_async_baud_val+0xf6>
			if(baud_int < BAUD_INT_MAX) {
				break;
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    1e6e:	2540      	movs	r5, #64	; 0x40
    1e70:	e008      	b.n	1e84 <_sercom_get_async_baud_val+0x1b0>
    1e72:	2540      	movs	r5, #64	; 0x40
			baud_int = baud_int / BAUD_FP_MAX;
			if(baud_int < BAUD_INT_MAX) {
				break;
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
    1e74:	9a06      	ldr	r2, [sp, #24]
    1e76:	2a08      	cmp	r2, #8
    1e78:	d004      	beq.n	1e84 <_sercom_get_async_baud_val+0x1b0>
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
		}
		baud_calculated = baud_int | (baud_fp << 13);
    1e7a:	0352      	lsls	r2, r2, #13
    1e7c:	431a      	orrs	r2, r3
	}

	*baudval = baud_calculated;
    1e7e:	9b05      	ldr	r3, [sp, #20]
    1e80:	801a      	strh	r2, [r3, #0]
	return STATUS_OK;
    1e82:	2500      	movs	r5, #0
}
    1e84:	0028      	movs	r0, r5
    1e86:	b009      	add	sp, #36	; 0x24
    1e88:	bc3c      	pop	{r2, r3, r4, r5}
    1e8a:	4690      	mov	r8, r2
    1e8c:	4699      	mov	r9, r3
    1e8e:	46a2      	mov	sl, r4
    1e90:	46ab      	mov	fp, r5
    1e92:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1e94:	000034ed 	.word	0x000034ed
    1e98:	00001fff 	.word	0x00001fff

00001e9c <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
    1e9c:	b510      	push	{r4, lr}
    1e9e:	b082      	sub	sp, #8
    1ea0:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
    1ea2:	4b0e      	ldr	r3, [pc, #56]	; (1edc <sercom_set_gclk_generator+0x40>)
    1ea4:	781b      	ldrb	r3, [r3, #0]
    1ea6:	2b00      	cmp	r3, #0
    1ea8:	d001      	beq.n	1eae <sercom_set_gclk_generator+0x12>
    1eaa:	2900      	cmp	r1, #0
    1eac:	d00d      	beq.n	1eca <sercom_set_gclk_generator+0x2e>
		/* Create and fill a GCLK configuration structure for the new config */
		struct system_gclk_chan_config gclk_chan_conf;
		system_gclk_chan_get_config_defaults(&gclk_chan_conf);
		gclk_chan_conf.source_generator = generator_source;
    1eae:	a901      	add	r1, sp, #4
    1eb0:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
    1eb2:	2013      	movs	r0, #19
    1eb4:	4b0a      	ldr	r3, [pc, #40]	; (1ee0 <sercom_set_gclk_generator+0x44>)
    1eb6:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
    1eb8:	2013      	movs	r0, #19
    1eba:	4b0a      	ldr	r3, [pc, #40]	; (1ee4 <sercom_set_gclk_generator+0x48>)
    1ebc:	4798      	blx	r3

		/* Save config */
		_sercom_config.generator_source = generator_source;
    1ebe:	4b07      	ldr	r3, [pc, #28]	; (1edc <sercom_set_gclk_generator+0x40>)
    1ec0:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
    1ec2:	2201      	movs	r2, #1
    1ec4:	701a      	strb	r2, [r3, #0]

		return STATUS_OK;
    1ec6:	2000      	movs	r0, #0
    1ec8:	e006      	b.n	1ed8 <sercom_set_gclk_generator+0x3c>
	} else if (generator_source == _sercom_config.generator_source) {
    1eca:	4b04      	ldr	r3, [pc, #16]	; (1edc <sercom_set_gclk_generator+0x40>)
    1ecc:	785b      	ldrb	r3, [r3, #1]
    1ece:	4283      	cmp	r3, r0
    1ed0:	d001      	beq.n	1ed6 <sercom_set_gclk_generator+0x3a>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
    1ed2:	201d      	movs	r0, #29
    1ed4:	e000      	b.n	1ed8 <sercom_set_gclk_generator+0x3c>
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
		/* Return status OK if same config */
		return STATUS_OK;
    1ed6:	2000      	movs	r0, #0
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
}
    1ed8:	b002      	add	sp, #8
    1eda:	bd10      	pop	{r4, pc}
    1edc:	200000a0 	.word	0x200000a0
    1ee0:	00002c85 	.word	0x00002c85
    1ee4:	00002bf9 	.word	0x00002bf9

00001ee8 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
    1ee8:	4b2e      	ldr	r3, [pc, #184]	; (1fa4 <_sercom_get_default_pad+0xbc>)
    1eea:	4298      	cmp	r0, r3
    1eec:	d01c      	beq.n	1f28 <_sercom_get_default_pad+0x40>
    1eee:	d803      	bhi.n	1ef8 <_sercom_get_default_pad+0x10>
    1ef0:	4b2d      	ldr	r3, [pc, #180]	; (1fa8 <_sercom_get_default_pad+0xc0>)
    1ef2:	4298      	cmp	r0, r3
    1ef4:	d007      	beq.n	1f06 <_sercom_get_default_pad+0x1e>
    1ef6:	e04a      	b.n	1f8e <_sercom_get_default_pad+0xa6>
    1ef8:	4b2c      	ldr	r3, [pc, #176]	; (1fac <_sercom_get_default_pad+0xc4>)
    1efa:	4298      	cmp	r0, r3
    1efc:	d025      	beq.n	1f4a <_sercom_get_default_pad+0x62>
    1efe:	4b2c      	ldr	r3, [pc, #176]	; (1fb0 <_sercom_get_default_pad+0xc8>)
    1f00:	4298      	cmp	r0, r3
    1f02:	d033      	beq.n	1f6c <_sercom_get_default_pad+0x84>
    1f04:	e043      	b.n	1f8e <_sercom_get_default_pad+0xa6>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1f06:	2901      	cmp	r1, #1
    1f08:	d006      	beq.n	1f18 <_sercom_get_default_pad+0x30>
    1f0a:	2900      	cmp	r1, #0
    1f0c:	d041      	beq.n	1f92 <_sercom_get_default_pad+0xaa>
    1f0e:	2902      	cmp	r1, #2
    1f10:	d006      	beq.n	1f20 <_sercom_get_default_pad+0x38>
    1f12:	2903      	cmp	r1, #3
    1f14:	d006      	beq.n	1f24 <_sercom_get_default_pad+0x3c>
    1f16:	e001      	b.n	1f1c <_sercom_get_default_pad+0x34>
    1f18:	4826      	ldr	r0, [pc, #152]	; (1fb4 <_sercom_get_default_pad+0xcc>)
    1f1a:	e041      	b.n	1fa0 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    1f1c:	2000      	movs	r0, #0
    1f1e:	e03f      	b.n	1fa0 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1f20:	4825      	ldr	r0, [pc, #148]	; (1fb8 <_sercom_get_default_pad+0xd0>)
    1f22:	e03d      	b.n	1fa0 <_sercom_get_default_pad+0xb8>
    1f24:	4825      	ldr	r0, [pc, #148]	; (1fbc <_sercom_get_default_pad+0xd4>)
    1f26:	e03b      	b.n	1fa0 <_sercom_get_default_pad+0xb8>
    1f28:	2901      	cmp	r1, #1
    1f2a:	d006      	beq.n	1f3a <_sercom_get_default_pad+0x52>
    1f2c:	2900      	cmp	r1, #0
    1f2e:	d032      	beq.n	1f96 <_sercom_get_default_pad+0xae>
    1f30:	2902      	cmp	r1, #2
    1f32:	d006      	beq.n	1f42 <_sercom_get_default_pad+0x5a>
    1f34:	2903      	cmp	r1, #3
    1f36:	d006      	beq.n	1f46 <_sercom_get_default_pad+0x5e>
    1f38:	e001      	b.n	1f3e <_sercom_get_default_pad+0x56>
    1f3a:	4821      	ldr	r0, [pc, #132]	; (1fc0 <_sercom_get_default_pad+0xd8>)
    1f3c:	e030      	b.n	1fa0 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    1f3e:	2000      	movs	r0, #0
    1f40:	e02e      	b.n	1fa0 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1f42:	4820      	ldr	r0, [pc, #128]	; (1fc4 <_sercom_get_default_pad+0xdc>)
    1f44:	e02c      	b.n	1fa0 <_sercom_get_default_pad+0xb8>
    1f46:	4820      	ldr	r0, [pc, #128]	; (1fc8 <_sercom_get_default_pad+0xe0>)
    1f48:	e02a      	b.n	1fa0 <_sercom_get_default_pad+0xb8>
    1f4a:	2901      	cmp	r1, #1
    1f4c:	d006      	beq.n	1f5c <_sercom_get_default_pad+0x74>
    1f4e:	2900      	cmp	r1, #0
    1f50:	d023      	beq.n	1f9a <_sercom_get_default_pad+0xb2>
    1f52:	2902      	cmp	r1, #2
    1f54:	d006      	beq.n	1f64 <_sercom_get_default_pad+0x7c>
    1f56:	2903      	cmp	r1, #3
    1f58:	d006      	beq.n	1f68 <_sercom_get_default_pad+0x80>
    1f5a:	e001      	b.n	1f60 <_sercom_get_default_pad+0x78>
    1f5c:	481b      	ldr	r0, [pc, #108]	; (1fcc <_sercom_get_default_pad+0xe4>)
    1f5e:	e01f      	b.n	1fa0 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    1f60:	2000      	movs	r0, #0
    1f62:	e01d      	b.n	1fa0 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1f64:	481a      	ldr	r0, [pc, #104]	; (1fd0 <_sercom_get_default_pad+0xe8>)
    1f66:	e01b      	b.n	1fa0 <_sercom_get_default_pad+0xb8>
    1f68:	481a      	ldr	r0, [pc, #104]	; (1fd4 <_sercom_get_default_pad+0xec>)
    1f6a:	e019      	b.n	1fa0 <_sercom_get_default_pad+0xb8>
    1f6c:	2901      	cmp	r1, #1
    1f6e:	d006      	beq.n	1f7e <_sercom_get_default_pad+0x96>
    1f70:	2900      	cmp	r1, #0
    1f72:	d014      	beq.n	1f9e <_sercom_get_default_pad+0xb6>
    1f74:	2902      	cmp	r1, #2
    1f76:	d006      	beq.n	1f86 <_sercom_get_default_pad+0x9e>
    1f78:	2903      	cmp	r1, #3
    1f7a:	d006      	beq.n	1f8a <_sercom_get_default_pad+0xa2>
    1f7c:	e001      	b.n	1f82 <_sercom_get_default_pad+0x9a>
    1f7e:	4816      	ldr	r0, [pc, #88]	; (1fd8 <_sercom_get_default_pad+0xf0>)
    1f80:	e00e      	b.n	1fa0 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    1f82:	2000      	movs	r0, #0
    1f84:	e00c      	b.n	1fa0 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1f86:	4815      	ldr	r0, [pc, #84]	; (1fdc <_sercom_get_default_pad+0xf4>)
    1f88:	e00a      	b.n	1fa0 <_sercom_get_default_pad+0xb8>
    1f8a:	4815      	ldr	r0, [pc, #84]	; (1fe0 <_sercom_get_default_pad+0xf8>)
    1f8c:	e008      	b.n	1fa0 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    1f8e:	2000      	movs	r0, #0
    1f90:	e006      	b.n	1fa0 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1f92:	4814      	ldr	r0, [pc, #80]	; (1fe4 <_sercom_get_default_pad+0xfc>)
    1f94:	e004      	b.n	1fa0 <_sercom_get_default_pad+0xb8>
    1f96:	2003      	movs	r0, #3
    1f98:	e002      	b.n	1fa0 <_sercom_get_default_pad+0xb8>
    1f9a:	4813      	ldr	r0, [pc, #76]	; (1fe8 <_sercom_get_default_pad+0x100>)
    1f9c:	e000      	b.n	1fa0 <_sercom_get_default_pad+0xb8>
    1f9e:	4813      	ldr	r0, [pc, #76]	; (1fec <_sercom_get_default_pad+0x104>)
	}

	Assert(false);
	return 0;
}
    1fa0:	4770      	bx	lr
    1fa2:	46c0      	nop			; (mov r8, r8)
    1fa4:	42000c00 	.word	0x42000c00
    1fa8:	42000800 	.word	0x42000800
    1fac:	42001000 	.word	0x42001000
    1fb0:	42001400 	.word	0x42001400
    1fb4:	00050003 	.word	0x00050003
    1fb8:	00060003 	.word	0x00060003
    1fbc:	00070003 	.word	0x00070003
    1fc0:	00010003 	.word	0x00010003
    1fc4:	001e0003 	.word	0x001e0003
    1fc8:	001f0003 	.word	0x001f0003
    1fcc:	00090003 	.word	0x00090003
    1fd0:	000a0003 	.word	0x000a0003
    1fd4:	000b0003 	.word	0x000b0003
    1fd8:	00110003 	.word	0x00110003
    1fdc:	00120003 	.word	0x00120003
    1fe0:	00130003 	.word	0x00130003
    1fe4:	00040003 	.word	0x00040003
    1fe8:	00080003 	.word	0x00080003
    1fec:	00100003 	.word	0x00100003

00001ff0 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    1ff0:	b530      	push	{r4, r5, lr}
    1ff2:	b085      	sub	sp, #20
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    1ff4:	466a      	mov	r2, sp
    1ff6:	4b0e      	ldr	r3, [pc, #56]	; (2030 <STACK_SIZE+0x30>)
    1ff8:	cb32      	ldmia	r3!, {r1, r4, r5}
    1ffa:	c232      	stmia	r2!, {r1, r4, r5}
    1ffc:	681b      	ldr	r3, [r3, #0]
    1ffe:	6013      	str	r3, [r2, #0]

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    2000:	0003      	movs	r3, r0
    2002:	9a00      	ldr	r2, [sp, #0]
    2004:	4282      	cmp	r2, r0
    2006:	d00f      	beq.n	2028 <STACK_SIZE+0x28>
    2008:	9a01      	ldr	r2, [sp, #4]
    200a:	4282      	cmp	r2, r0
    200c:	d008      	beq.n	2020 <STACK_SIZE+0x20>
    200e:	9a02      	ldr	r2, [sp, #8]
    2010:	4282      	cmp	r2, r0
    2012:	d007      	beq.n	2024 <STACK_SIZE+0x24>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
    2014:	2000      	movs	r0, #0
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    2016:	9a03      	ldr	r2, [sp, #12]
    2018:	429a      	cmp	r2, r3
    201a:	d107      	bne.n	202c <STACK_SIZE+0x2c>
{
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    201c:	3003      	adds	r0, #3
    201e:	e004      	b.n	202a <STACK_SIZE+0x2a>
    2020:	2001      	movs	r0, #1
    2022:	e002      	b.n	202a <STACK_SIZE+0x2a>
    2024:	2002      	movs	r0, #2
    2026:	e000      	b.n	202a <STACK_SIZE+0x2a>
    2028:	2000      	movs	r0, #0
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
			return i;
    202a:	b2c0      	uxtb	r0, r0
	}

	/* Invalid data given */
	Assert(false);
	return 0;
}
    202c:	b005      	add	sp, #20
    202e:	bd30      	pop	{r4, r5, pc}
    2030:	00005884 	.word	0x00005884

00002034 <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
    2034:	b5f0      	push	{r4, r5, r6, r7, lr}
    2036:	465f      	mov	r7, fp
    2038:	4656      	mov	r6, sl
    203a:	464d      	mov	r5, r9
    203c:	4644      	mov	r4, r8
    203e:	b4f0      	push	{r4, r5, r6, r7}
    2040:	b091      	sub	sp, #68	; 0x44
    2042:	0005      	movs	r5, r0
    2044:	000c      	movs	r4, r1
    2046:	0016      	movs	r6, r2
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
    2048:	6029      	str	r1, [r5, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    204a:	0008      	movs	r0, r1
    204c:	4bb9      	ldr	r3, [pc, #740]	; (2334 <usart_init+0x300>)
    204e:	4798      	blx	r3
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    2050:	6822      	ldr	r2, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
    2052:	2305      	movs	r3, #5
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    2054:	07d2      	lsls	r2, r2, #31
    2056:	d500      	bpl.n	205a <usart_init+0x26>
    2058:	e164      	b.n	2324 <usart_init+0x2f0>
		/* The module is busy resetting itself */
		return STATUS_BUSY;
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    205a:	6822      	ldr	r2, [r4, #0]
		/* Check the module is enabled */
		return STATUS_ERR_DENIED;
    205c:	3317      	adds	r3, #23
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
		/* The module is busy resetting itself */
		return STATUS_BUSY;
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    205e:	0792      	lsls	r2, r2, #30
    2060:	d500      	bpl.n	2064 <usart_init+0x30>
    2062:	e15f      	b.n	2324 <usart_init+0x2f0>
    2064:	49b4      	ldr	r1, [pc, #720]	; (2338 <usart_init+0x304>)
    2066:	6a0a      	ldr	r2, [r1, #32]
    2068:	1c87      	adds	r7, r0, #2
    206a:	3b1b      	subs	r3, #27
    206c:	40bb      	lsls	r3, r7
    206e:	4313      	orrs	r3, r2
    2070:	620b      	str	r3, [r1, #32]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
    2072:	a90f      	add	r1, sp, #60	; 0x3c
    2074:	272d      	movs	r7, #45	; 0x2d
    2076:	5df3      	ldrb	r3, [r6, r7]
    2078:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    207a:	3014      	adds	r0, #20
    207c:	b2c3      	uxtb	r3, r0
    207e:	9302      	str	r3, [sp, #8]
    2080:	0018      	movs	r0, r3
    2082:	4bae      	ldr	r3, [pc, #696]	; (233c <usart_init+0x308>)
    2084:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    2086:	9802      	ldr	r0, [sp, #8]
    2088:	4bad      	ldr	r3, [pc, #692]	; (2340 <usart_init+0x30c>)
    208a:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    208c:	5df0      	ldrb	r0, [r6, r7]
    208e:	2100      	movs	r1, #0
    2090:	4bac      	ldr	r3, [pc, #688]	; (2344 <usart_init+0x310>)
    2092:	4798      	blx	r3

	/* Set character size */
	module->character_size = config->character_size;
    2094:	7af3      	ldrb	r3, [r6, #11]
    2096:	716b      	strb	r3, [r5, #5]

	/* Set transmitter and receiver status */
	module->receiver_enabled = config->receiver_enable;
    2098:	2324      	movs	r3, #36	; 0x24
    209a:	5cf3      	ldrb	r3, [r6, r3]
    209c:	71ab      	strb	r3, [r5, #6]
	module->transmitter_enabled = config->transmitter_enable;
    209e:	2325      	movs	r3, #37	; 0x25
    20a0:	5cf3      	ldrb	r3, [r6, r3]
    20a2:	71eb      	strb	r3, [r5, #7]

#ifdef FEATURE_USART_LIN_SLAVE
	module->lin_slave_enabled = config->lin_slave_enable;
    20a4:	7ef3      	ldrb	r3, [r6, #27]
    20a6:	722b      	strb	r3, [r5, #8]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
    20a8:	7f33      	ldrb	r3, [r6, #28]
    20aa:	726b      	strb	r3, [r5, #9]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    20ac:	682b      	ldr	r3, [r5, #0]
    20ae:	4699      	mov	r9, r3

	/* Index for generic clock */
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    20b0:	0018      	movs	r0, r3
    20b2:	4ba0      	ldr	r3, [pc, #640]	; (2334 <usart_init+0x300>)
    20b4:	4798      	blx	r3
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    20b6:	3014      	adds	r0, #20
	uint32_t ctrla = 0;
	uint32_t ctrlb = 0;
#ifdef FEATURE_USART_ISO7816
	uint32_t ctrlc = 0;
#endif
	uint16_t baud  = 0;
    20b8:	2200      	movs	r2, #0
    20ba:	230e      	movs	r3, #14
    20bc:	a906      	add	r1, sp, #24
    20be:	468c      	mov	ip, r1
    20c0:	4463      	add	r3, ip
    20c2:	801a      	strh	r2, [r3, #0]

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;

#ifdef FEATURE_USART_OVER_SAMPLE
	switch (config->sample_rate) {
    20c4:	8a32      	ldrh	r2, [r6, #16]
    20c6:	9202      	str	r2, [sp, #8]
    20c8:	2380      	movs	r3, #128	; 0x80
    20ca:	01db      	lsls	r3, r3, #7
    20cc:	429a      	cmp	r2, r3
    20ce:	d01a      	beq.n	2106 <usart_init+0xd2>
    20d0:	d804      	bhi.n	20dc <usart_init+0xa8>
    20d2:	2380      	movs	r3, #128	; 0x80
    20d4:	019b      	lsls	r3, r3, #6
    20d6:	429a      	cmp	r2, r3
    20d8:	d00b      	beq.n	20f2 <usart_init+0xbe>
    20da:	e104      	b.n	22e6 <usart_init+0x2b2>
    20dc:	23c0      	movs	r3, #192	; 0xc0
    20de:	01db      	lsls	r3, r3, #7
    20e0:	9a02      	ldr	r2, [sp, #8]
    20e2:	429a      	cmp	r2, r3
    20e4:	d00a      	beq.n	20fc <usart_init+0xc8>
    20e6:	2380      	movs	r3, #128	; 0x80
    20e8:	021b      	lsls	r3, r3, #8
    20ea:	429a      	cmp	r2, r3
    20ec:	d100      	bne.n	20f0 <usart_init+0xbc>
    20ee:	e0ff      	b.n	22f0 <usart_init+0x2bc>
    20f0:	e0f9      	b.n	22e6 <usart_init+0x2b2>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
			break;
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    20f2:	2310      	movs	r3, #16
    20f4:	9306      	str	r3, [sp, #24]
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
			break;
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    20f6:	3b0f      	subs	r3, #15
    20f8:	9307      	str	r3, [sp, #28]
    20fa:	e0fd      	b.n	22f8 <usart_init+0x2c4>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    20fc:	2308      	movs	r3, #8
    20fe:	9306      	str	r3, [sp, #24]
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    2100:	3b07      	subs	r3, #7
    2102:	9307      	str	r3, [sp, #28]
    2104:	e0f8      	b.n	22f8 <usart_init+0x2c4>
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    2106:	6833      	ldr	r3, [r6, #0]
    2108:	9304      	str	r3, [sp, #16]
		(uint32_t)config->mux_setting |
    210a:	68f3      	ldr	r3, [r6, #12]
    210c:	469b      	mov	fp, r3
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
    210e:	6973      	ldr	r3, [r6, #20]
    2110:	9303      	str	r3, [sp, #12]
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    2112:	7e33      	ldrb	r3, [r6, #24]
    2114:	4698      	mov	r8, r3
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    2116:	2326      	movs	r3, #38	; 0x26
    2118:	5cf3      	ldrb	r3, [r6, r3]
    211a:	9305      	str	r3, [sp, #20]

	enum status_code status_code = STATUS_OK;

	transfer_mode = (uint32_t)config->transfer_mode;
    211c:	6873      	ldr	r3, [r6, #4]
    211e:	469a      	mov	sl, r3
#ifdef FEATURE_USART_ISO7816
	if(config->iso7816_config.enabled) {
		baud = config->baudrate;
	} else {
#endif
	switch (transfer_mode)
    2120:	2b00      	cmp	r3, #0
    2122:	d015      	beq.n	2150 <usart_init+0x11c>
    2124:	2380      	movs	r3, #128	; 0x80
    2126:	055b      	lsls	r3, r3, #21
    2128:	459a      	cmp	sl, r3
    212a:	d136      	bne.n	219a <usart_init+0x166>
	{
		case USART_TRANSFER_SYNCHRONOUSLY:
			if (!config->use_external_clock) {
    212c:	2327      	movs	r3, #39	; 0x27
    212e:	5cf3      	ldrb	r3, [r6, r3]
    2130:	2b00      	cmp	r3, #0
    2132:	d136      	bne.n	21a2 <usart_init+0x16e>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
    2134:	6a33      	ldr	r3, [r6, #32]
    2136:	001f      	movs	r7, r3
    2138:	b2c0      	uxtb	r0, r0
    213a:	4b83      	ldr	r3, [pc, #524]	; (2348 <usart_init+0x314>)
    213c:	4798      	blx	r3
    213e:	0001      	movs	r1, r0
    2140:	220e      	movs	r2, #14
    2142:	ab06      	add	r3, sp, #24
    2144:	469c      	mov	ip, r3
    2146:	4462      	add	r2, ip
    2148:	0038      	movs	r0, r7
    214a:	4b80      	ldr	r3, [pc, #512]	; (234c <usart_init+0x318>)
    214c:	4798      	blx	r3
    214e:	e025      	b.n	219c <usart_init+0x168>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    2150:	2308      	movs	r3, #8
    2152:	9306      	str	r3, [sp, #24]
		case USART_SAMPLE_RATE_16X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    2154:	2300      	movs	r3, #0
    2156:	9307      	str	r3, [sp, #28]
			}

			break;

		case USART_TRANSFER_ASYNCHRONOUSLY:
			if (config->use_external_clock) {
    2158:	2327      	movs	r3, #39	; 0x27
    215a:	5cf3      	ldrb	r3, [r6, r3]
    215c:	2b00      	cmp	r3, #0
    215e:	d00b      	beq.n	2178 <usart_init+0x144>
				status_code =
    2160:	9b06      	ldr	r3, [sp, #24]
    2162:	9300      	str	r3, [sp, #0]
    2164:	9b07      	ldr	r3, [sp, #28]
    2166:	220e      	movs	r2, #14
    2168:	a906      	add	r1, sp, #24
    216a:	468c      	mov	ip, r1
    216c:	4462      	add	r2, ip
    216e:	6ab1      	ldr	r1, [r6, #40]	; 0x28
    2170:	6a30      	ldr	r0, [r6, #32]
    2172:	4f77      	ldr	r7, [pc, #476]	; (2350 <usart_init+0x31c>)
    2174:	47b8      	blx	r7
    2176:	e011      	b.n	219c <usart_init+0x168>
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
    2178:	6a33      	ldr	r3, [r6, #32]
    217a:	001f      	movs	r7, r3
    217c:	b2c0      	uxtb	r0, r0
    217e:	4b72      	ldr	r3, [pc, #456]	; (2348 <usart_init+0x314>)
    2180:	4798      	blx	r3
    2182:	0001      	movs	r1, r0
			if (config->use_external_clock) {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
    2184:	9b06      	ldr	r3, [sp, #24]
    2186:	9300      	str	r3, [sp, #0]
    2188:	9b07      	ldr	r3, [sp, #28]
    218a:	220e      	movs	r2, #14
    218c:	a806      	add	r0, sp, #24
    218e:	4684      	mov	ip, r0
    2190:	4462      	add	r2, ip
    2192:	0038      	movs	r0, r7
    2194:	4f6e      	ldr	r7, [pc, #440]	; (2350 <usart_init+0x31c>)
    2196:	47b8      	blx	r7
    2198:	e000      	b.n	219c <usart_init+0x168>
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);

	enum status_code status_code = STATUS_OK;
    219a:	2000      	movs	r0, #0
    219c:	1e03      	subs	r3, r0, #0

			break;
	}

	/* Check if calculating the baudrate failed */
	if (status_code != STATUS_OK) {
    219e:	d000      	beq.n	21a2 <usart_init+0x16e>
    21a0:	e0c0      	b.n	2324 <usart_init+0x2f0>
#ifdef FEATURE_USART_ISO7816
	}
#endif

#ifdef FEATURE_USART_IRDA
	if(config->encoding_format_enable) {
    21a2:	7e73      	ldrb	r3, [r6, #25]
    21a4:	2b00      	cmp	r3, #0
    21a6:	d002      	beq.n	21ae <usart_init+0x17a>
		usart_hw->RXPL.reg = config->receive_pulse_length;
    21a8:	7eb3      	ldrb	r3, [r6, #26]
    21aa:	464a      	mov	r2, r9
    21ac:	7393      	strb	r3, [r2, #14]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    21ae:	682a      	ldr	r2, [r5, #0]
    21b0:	9f02      	ldr	r7, [sp, #8]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    21b2:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    21b4:	2b00      	cmp	r3, #0
    21b6:	d1fc      	bne.n	21b2 <usart_init+0x17e>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/*Set baud val */
	usart_hw->BAUD.reg = baud;
    21b8:	330e      	adds	r3, #14
    21ba:	aa06      	add	r2, sp, #24
    21bc:	4694      	mov	ip, r2
    21be:	4463      	add	r3, ip
    21c0:	881b      	ldrh	r3, [r3, #0]
    21c2:	464a      	mov	r2, r9
    21c4:	8193      	strh	r3, [r2, #12]

	/* Set sample mode */
	ctrla |= transfer_mode;
    21c6:	9b04      	ldr	r3, [sp, #16]
    21c8:	465a      	mov	r2, fp
    21ca:	4313      	orrs	r3, r2
    21cc:	9a03      	ldr	r2, [sp, #12]
    21ce:	4313      	orrs	r3, r2
    21d0:	4652      	mov	r2, sl
    21d2:	4313      	orrs	r3, r2
    21d4:	433b      	orrs	r3, r7
    21d6:	4642      	mov	r2, r8
    21d8:	0212      	lsls	r2, r2, #8
    21da:	4313      	orrs	r3, r2
    21dc:	9a05      	ldr	r2, [sp, #20]
    21de:	0757      	lsls	r7, r2, #29
    21e0:	431f      	orrs	r7, r3

	if (config->use_external_clock == false) {
    21e2:	2327      	movs	r3, #39	; 0x27
    21e4:	5cf3      	ldrb	r3, [r6, r3]
    21e6:	2b00      	cmp	r3, #0
    21e8:	d101      	bne.n	21ee <usart_init+0x1ba>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
    21ea:	3304      	adds	r3, #4
    21ec:	431f      	orrs	r7, r3
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE(0x0);
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
    21ee:	7e71      	ldrb	r1, [r6, #25]
    21f0:	0289      	lsls	r1, r1, #10
    21f2:	7f33      	ldrb	r3, [r6, #28]
    21f4:	025b      	lsls	r3, r3, #9
    21f6:	4319      	orrs	r1, r3
    21f8:	7f73      	ldrb	r3, [r6, #29]
    21fa:	021b      	lsls	r3, r3, #8
    21fc:	4319      	orrs	r1, r3
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    21fe:	2324      	movs	r3, #36	; 0x24
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE(0x0);
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
    2200:	5cf3      	ldrb	r3, [r6, r3]
    2202:	045b      	lsls	r3, r3, #17
    2204:	4319      	orrs	r1, r3
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
    2206:	2325      	movs	r3, #37	; 0x25
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE(0x0);
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
    2208:	5cf2      	ldrb	r2, [r6, r3]
    220a:	0412      	lsls	r2, r2, #16
    220c:	4311      	orrs	r1, r2
				ctrlb |= USART_STOPBITS_1;
				break;		
		}
	} else {
#endif
	ctrlb |= (uint32_t)config->character_size;
    220e:	7af3      	ldrb	r3, [r6, #11]
    2210:	4319      	orrs	r1, r3
	/* Check parity mode bits */
	if (config->parity != USART_PARITY_NONE) {
    2212:	8933      	ldrh	r3, [r6, #8]
    2214:	2bff      	cmp	r3, #255	; 0xff
    2216:	d004      	beq.n	2222 <usart_init+0x1ee>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
    2218:	2280      	movs	r2, #128	; 0x80
    221a:	0452      	lsls	r2, r2, #17
    221c:	4317      	orrs	r7, r2
		ctrlb |= config->parity;
    221e:	4319      	orrs	r1, r3
    2220:	e005      	b.n	222e <usart_init+0x1fa>
	} else {
#ifdef FEATURE_USART_LIN_SLAVE
		if(config->lin_slave_enable) {
    2222:	7ef3      	ldrb	r3, [r6, #27]
    2224:	2b00      	cmp	r3, #0
    2226:	d002      	beq.n	222e <usart_init+0x1fa>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
    2228:	2380      	movs	r3, #128	; 0x80
    222a:	04db      	lsls	r3, r3, #19
    222c:	431f      	orrs	r7, r3
		ctrla |= config->lin_node;
	}
#endif

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    222e:	232c      	movs	r3, #44	; 0x2c
    2230:	5cf3      	ldrb	r3, [r6, r3]
    2232:	2b00      	cmp	r3, #0
    2234:	d103      	bne.n	223e <usart_init+0x20a>
    2236:	4b47      	ldr	r3, [pc, #284]	; (2354 <usart_init+0x320>)
    2238:	789b      	ldrb	r3, [r3, #2]
    223a:	079b      	lsls	r3, r3, #30
    223c:	d501      	bpl.n	2242 <usart_init+0x20e>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
    223e:	2380      	movs	r3, #128	; 0x80
    2240:	431f      	orrs	r7, r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    2242:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    2244:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    2246:	2b00      	cmp	r3, #0
    2248:	d1fc      	bne.n	2244 <usart_init+0x210>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLB */
	usart_hw->CTRLB.reg = ctrlb;
    224a:	464b      	mov	r3, r9
    224c:	6059      	str	r1, [r3, #4]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    224e:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    2250:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    2252:	2b00      	cmp	r3, #0
    2254:	d1fc      	bne.n	2250 <usart_init+0x21c>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLA */
	usart_hw->CTRLA.reg = ctrla;
    2256:	464b      	mov	r3, r9
    2258:	601f      	str	r7, [r3, #0]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    225a:	ab0e      	add	r3, sp, #56	; 0x38
    225c:	2280      	movs	r2, #128	; 0x80
    225e:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    2260:	2200      	movs	r2, #0
    2262:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    2264:	70da      	strb	r2, [r3, #3]
	}

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    2266:	709a      	strb	r2, [r3, #2]

	uint32_t pad_pinmuxes[] = {
    2268:	6b33      	ldr	r3, [r6, #48]	; 0x30
    226a:	930a      	str	r3, [sp, #40]	; 0x28
    226c:	6b73      	ldr	r3, [r6, #52]	; 0x34
    226e:	930b      	str	r3, [sp, #44]	; 0x2c
    2270:	6bb3      	ldr	r3, [r6, #56]	; 0x38
    2272:	930c      	str	r3, [sp, #48]	; 0x30
    2274:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
    2276:	9302      	str	r3, [sp, #8]
    2278:	930d      	str	r3, [sp, #52]	; 0x34
    227a:	2700      	movs	r7, #0
		if (current_pinmux == PINMUX_DEFAULT) {
			current_pinmux = _sercom_get_default_pad(hw, pad);
		}

		if (current_pinmux != PINMUX_UNUSED) {
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    227c:	ae0e      	add	r6, sp, #56	; 0x38
    227e:	b2f9      	uxtb	r1, r7
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
    2280:	00bb      	lsls	r3, r7, #2
    2282:	aa0a      	add	r2, sp, #40	; 0x28
    2284:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
    2286:	2800      	cmp	r0, #0
    2288:	d102      	bne.n	2290 <usart_init+0x25c>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    228a:	0020      	movs	r0, r4
    228c:	4b32      	ldr	r3, [pc, #200]	; (2358 <usart_init+0x324>)
    228e:	4798      	blx	r3
		}

		if (current_pinmux != PINMUX_UNUSED) {
    2290:	1c43      	adds	r3, r0, #1
    2292:	d005      	beq.n	22a0 <usart_init+0x26c>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    2294:	7030      	strb	r0, [r6, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    2296:	0c00      	lsrs	r0, r0, #16
    2298:	b2c0      	uxtb	r0, r0
    229a:	0031      	movs	r1, r6
    229c:	4b2f      	ldr	r3, [pc, #188]	; (235c <usart_init+0x328>)
    229e:	4798      	blx	r3
    22a0:	3701      	adds	r7, #1
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    22a2:	2f04      	cmp	r7, #4
    22a4:	d1eb      	bne.n	227e <usart_init+0x24a>
	}

#if USART_CALLBACK_MODE == true
	/* Initialize parameters */
	for (uint32_t i = 0; i < USART_CALLBACK_N; i++) {
		module->callback[i]            = NULL;
    22a6:	2300      	movs	r3, #0
    22a8:	60eb      	str	r3, [r5, #12]
    22aa:	612b      	str	r3, [r5, #16]
    22ac:	616b      	str	r3, [r5, #20]
    22ae:	61ab      	str	r3, [r5, #24]
    22b0:	61eb      	str	r3, [r5, #28]
    22b2:	622b      	str	r3, [r5, #32]
	}

	module->tx_buffer_ptr              = NULL;
    22b4:	62ab      	str	r3, [r5, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
    22b6:	626b      	str	r3, [r5, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
    22b8:	2200      	movs	r2, #0
    22ba:	85eb      	strh	r3, [r5, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
    22bc:	85ab      	strh	r3, [r5, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
    22be:	3330      	adds	r3, #48	; 0x30
    22c0:	54ea      	strb	r2, [r5, r3]
	module->callback_enable_mask       = 0x00;
    22c2:	3301      	adds	r3, #1
    22c4:	54ea      	strb	r2, [r5, r3]
	module->rx_status                  = STATUS_OK;
    22c6:	3301      	adds	r3, #1
    22c8:	54ea      	strb	r2, [r5, r3]
	module->tx_status                  = STATUS_OK;
    22ca:	3301      	adds	r3, #1
    22cc:	54ea      	strb	r2, [r5, r3]

	/* Set interrupt handler and register USART software module struct in
	 * look-up table */
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    22ce:	6828      	ldr	r0, [r5, #0]
    22d0:	4b18      	ldr	r3, [pc, #96]	; (2334 <usart_init+0x300>)
    22d2:	4798      	blx	r3
    22d4:	0004      	movs	r4, r0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
    22d6:	4922      	ldr	r1, [pc, #136]	; (2360 <usart_init+0x32c>)
    22d8:	4b22      	ldr	r3, [pc, #136]	; (2364 <usart_init+0x330>)
    22da:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    22dc:	00a4      	lsls	r4, r4, #2
    22de:	4b22      	ldr	r3, [pc, #136]	; (2368 <usart_init+0x334>)
    22e0:	50e5      	str	r5, [r4, r3]
#endif

	return status_code;
    22e2:	2300      	movs	r3, #0
    22e4:	e01e      	b.n	2324 <usart_init+0x2f0>
#endif
	uint16_t baud  = 0;
	uint32_t transfer_mode;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    22e6:	2310      	movs	r3, #16
    22e8:	9306      	str	r3, [sp, #24]
	uint32_t ctrlc = 0;
#endif
	uint16_t baud  = 0;
	uint32_t transfer_mode;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    22ea:	2300      	movs	r3, #0
    22ec:	9307      	str	r3, [sp, #28]
    22ee:	e003      	b.n	22f8 <usart_init+0x2c4>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
			break;
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
    22f0:	2303      	movs	r3, #3
    22f2:	9306      	str	r3, [sp, #24]
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
			break;
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    22f4:	2300      	movs	r3, #0
    22f6:	9307      	str	r3, [sp, #28]
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    22f8:	6833      	ldr	r3, [r6, #0]
    22fa:	9304      	str	r3, [sp, #16]
		(uint32_t)config->mux_setting |
    22fc:	68f3      	ldr	r3, [r6, #12]
    22fe:	469b      	mov	fp, r3
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
    2300:	6973      	ldr	r3, [r6, #20]
    2302:	9303      	str	r3, [sp, #12]
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    2304:	7e33      	ldrb	r3, [r6, #24]
    2306:	4698      	mov	r8, r3
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    2308:	2326      	movs	r3, #38	; 0x26
    230a:	5cf3      	ldrb	r3, [r6, r3]
    230c:	9305      	str	r3, [sp, #20]

	enum status_code status_code = STATUS_OK;

	transfer_mode = (uint32_t)config->transfer_mode;
    230e:	6873      	ldr	r3, [r6, #4]
    2310:	469a      	mov	sl, r3
#ifdef FEATURE_USART_ISO7816
	if(config->iso7816_config.enabled) {
		baud = config->baudrate;
	} else {
#endif
	switch (transfer_mode)
    2312:	2b00      	cmp	r3, #0
    2314:	d100      	bne.n	2318 <usart_init+0x2e4>
    2316:	e71f      	b.n	2158 <usart_init+0x124>
    2318:	2380      	movs	r3, #128	; 0x80
    231a:	055b      	lsls	r3, r3, #21
    231c:	459a      	cmp	sl, r3
    231e:	d100      	bne.n	2322 <usart_init+0x2ee>
    2320:	e704      	b.n	212c <usart_init+0xf8>
    2322:	e73e      	b.n	21a2 <usart_init+0x16e>
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
	_sercom_instances[instance_index] = module;
#endif

	return status_code;
}
    2324:	0018      	movs	r0, r3
    2326:	b011      	add	sp, #68	; 0x44
    2328:	bc3c      	pop	{r2, r3, r4, r5}
    232a:	4690      	mov	r8, r2
    232c:	4699      	mov	r9, r3
    232e:	46a2      	mov	sl, r4
    2330:	46ab      	mov	fp, r5
    2332:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2334:	00001ff1 	.word	0x00001ff1
    2338:	40000400 	.word	0x40000400
    233c:	00002c85 	.word	0x00002c85
    2340:	00002bf9 	.word	0x00002bf9
    2344:	00001e9d 	.word	0x00001e9d
    2348:	00002ca1 	.word	0x00002ca1
    234c:	00001cad 	.word	0x00001cad
    2350:	00001cd5 	.word	0x00001cd5
    2354:	41002000 	.word	0x41002000
    2358:	00001ee9 	.word	0x00001ee9
    235c:	00002d7d 	.word	0x00002d7d
    2360:	00002451 	.word	0x00002451
    2364:	000025e1 	.word	0x000025e1
    2368:	20000278 	.word	0x20000278

0000236c <_usart_write_buffer>:
 */
enum status_code _usart_write_buffer(
		struct usart_module *const module,
		uint8_t *tx_data,
		uint16_t length)
{
    236c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    236e:	0006      	movs	r6, r0
    2370:	000c      	movs	r4, r1
    2372:	0015      	movs	r5, r2
	Assert(module);
	Assert(module->hw);
	Assert(tx_data);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    2374:	6807      	ldr	r7, [r0, #0]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    2376:	4b0a      	ldr	r3, [pc, #40]	; (23a0 <_usart_write_buffer+0x34>)
    2378:	4798      	blx	r3

	system_interrupt_enter_critical_section();

	/* Check if the USART transmitter is busy */
	if (module->remaining_tx_buffer_length > 0) {
    237a:	8df3      	ldrh	r3, [r6, #46]	; 0x2e
    237c:	b29b      	uxth	r3, r3
    237e:	2b00      	cmp	r3, #0
    2380:	d003      	beq.n	238a <_usart_write_buffer+0x1e>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    2382:	4b08      	ldr	r3, [pc, #32]	; (23a4 <_usart_write_buffer+0x38>)
    2384:	4798      	blx	r3
		system_interrupt_leave_critical_section();
		return STATUS_BUSY;
    2386:	2005      	movs	r0, #5
    2388:	e009      	b.n	239e <_usart_write_buffer+0x32>
	}

	/* Write parameters to the device instance */
	module->remaining_tx_buffer_length = length;
    238a:	85f5      	strh	r5, [r6, #46]	; 0x2e
    238c:	4b05      	ldr	r3, [pc, #20]	; (23a4 <_usart_write_buffer+0x38>)
    238e:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	module->tx_buffer_ptr              = tx_data;
    2390:	62b4      	str	r4, [r6, #40]	; 0x28
	module->tx_status                  = STATUS_BUSY;
    2392:	2205      	movs	r2, #5
    2394:	2333      	movs	r3, #51	; 0x33
    2396:	54f2      	strb	r2, [r6, r3]

	/* Enable the Data Register Empty Interrupt */
	usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_DRE;
    2398:	3b32      	subs	r3, #50	; 0x32
    239a:	75bb      	strb	r3, [r7, #22]

	return STATUS_OK;
    239c:	2000      	movs	r0, #0
}
    239e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    23a0:	000026f5 	.word	0x000026f5
    23a4:	00002735 	.word	0x00002735

000023a8 <_usart_read_buffer>:
 */
enum status_code _usart_read_buffer(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    23a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    23aa:	0004      	movs	r4, r0
    23ac:	000d      	movs	r5, r1
    23ae:	0016      	movs	r6, r2
	Assert(module);
	Assert(module->hw);
	Assert(rx_data);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    23b0:	6807      	ldr	r7, [r0, #0]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    23b2:	4b0f      	ldr	r3, [pc, #60]	; (23f0 <_usart_read_buffer+0x48>)
    23b4:	4798      	blx	r3

	system_interrupt_enter_critical_section();

	/* Check if the USART receiver is busy */
	if (module->remaining_rx_buffer_length > 0) {
    23b6:	8da3      	ldrh	r3, [r4, #44]	; 0x2c
    23b8:	b29b      	uxth	r3, r3
    23ba:	2b00      	cmp	r3, #0
    23bc:	d003      	beq.n	23c6 <_usart_read_buffer+0x1e>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    23be:	4b0d      	ldr	r3, [pc, #52]	; (23f4 <_usart_read_buffer+0x4c>)
    23c0:	4798      	blx	r3
		system_interrupt_leave_critical_section();
		return STATUS_BUSY;
    23c2:	2005      	movs	r0, #5
    23c4:	e013      	b.n	23ee <_usart_read_buffer+0x46>
	}

	/* Set length for the buffer and the pointer, and let
	 * the interrupt handler do the rest */
	module->remaining_rx_buffer_length = length;
    23c6:	85a6      	strh	r6, [r4, #44]	; 0x2c
    23c8:	4b0a      	ldr	r3, [pc, #40]	; (23f4 <_usart_read_buffer+0x4c>)
    23ca:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	module->rx_buffer_ptr              = rx_data;
    23cc:	6265      	str	r5, [r4, #36]	; 0x24
	module->rx_status                  = STATUS_BUSY;
    23ce:	2205      	movs	r2, #5
    23d0:	2332      	movs	r3, #50	; 0x32
    23d2:	54e2      	strb	r2, [r4, r3]

	/* Enable the RX Complete Interrupt */
	usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXC;
    23d4:	3b2e      	subs	r3, #46	; 0x2e
    23d6:	75bb      	strb	r3, [r7, #22]

#ifdef FEATURE_USART_LIN_SLAVE
	/* Enable the break character is received Interrupt */
	if(module->lin_slave_enabled) {
    23d8:	7a23      	ldrb	r3, [r4, #8]
    23da:	2b00      	cmp	r3, #0
    23dc:	d001      	beq.n	23e2 <_usart_read_buffer+0x3a>
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXBRK;
    23de:	2320      	movs	r3, #32
    23e0:	75bb      	strb	r3, [r7, #22]
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	/* Enable a start condition is detected Interrupt */
	if(module->start_frame_detection_enabled) {
    23e2:	7a63      	ldrb	r3, [r4, #9]
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXS;
	}
#endif

	return STATUS_OK;
    23e4:	2000      	movs	r0, #0
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	/* Enable a start condition is detected Interrupt */
	if(module->start_frame_detection_enabled) {
    23e6:	2b00      	cmp	r3, #0
    23e8:	d001      	beq.n	23ee <_usart_read_buffer+0x46>
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXS;
    23ea:	2308      	movs	r3, #8
    23ec:	75bb      	strb	r3, [r7, #22]
	}
#endif

	return STATUS_OK;
}
    23ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    23f0:	000026f5 	.word	0x000026f5
    23f4:	00002735 	.word	0x00002735

000023f8 <usart_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    23f8:	1c93      	adds	r3, r2, #2
    23fa:	009b      	lsls	r3, r3, #2
    23fc:	18c3      	adds	r3, r0, r3
    23fe:	6059      	str	r1, [r3, #4]

	/* Set the bit corresponding to the callback_type */
	module->callback_reg_mask |= (1 << callback_type);
    2400:	2130      	movs	r1, #48	; 0x30
    2402:	2301      	movs	r3, #1
    2404:	4093      	lsls	r3, r2
    2406:	5c42      	ldrb	r2, [r0, r1]
    2408:	4313      	orrs	r3, r2
    240a:	5443      	strb	r3, [r0, r1]
}
    240c:	4770      	bx	lr
    240e:	46c0      	nop			; (mov r8, r8)

00002410 <usart_write_buffer_job>:
 */
enum status_code usart_write_buffer_job(
		struct usart_module *const module,
		uint8_t *tx_data,
		uint16_t length)
{
    2410:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(tx_data);

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    2412:	2317      	movs	r3, #23
{
	/* Sanity check arguments */
	Assert(module);
	Assert(tx_data);

	if (length == 0) {
    2414:	2a00      	cmp	r2, #0
    2416:	d006      	beq.n	2426 <usart_write_buffer_job+0x16>
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the receiver is enabled */
	if (!(module->transmitter_enabled)) {
    2418:	79c4      	ldrb	r4, [r0, #7]
		return STATUS_ERR_DENIED;
    241a:	3305      	adds	r3, #5
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the receiver is enabled */
	if (!(module->transmitter_enabled)) {
    241c:	2c00      	cmp	r4, #0
    241e:	d002      	beq.n	2426 <usart_write_buffer_job+0x16>
		return STATUS_ERR_DENIED;
	}

	/* Issue internal asynchronous write */
	return _usart_write_buffer(module, tx_data, length);
    2420:	4b02      	ldr	r3, [pc, #8]	; (242c <usart_write_buffer_job+0x1c>)
    2422:	4798      	blx	r3
    2424:	0003      	movs	r3, r0
}
    2426:	0018      	movs	r0, r3
    2428:	bd10      	pop	{r4, pc}
    242a:	46c0      	nop			; (mov r8, r8)
    242c:	0000236d 	.word	0x0000236d

00002430 <usart_read_buffer_job>:
 */
enum status_code usart_read_buffer_job(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    2430:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(rx_data);

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    2432:	2317      	movs	r3, #23
{
	/* Sanity check arguments */
	Assert(module);
	Assert(rx_data);

	if (length == 0) {
    2434:	2a00      	cmp	r2, #0
    2436:	d006      	beq.n	2446 <usart_read_buffer_job+0x16>
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    2438:	7984      	ldrb	r4, [r0, #6]
		return STATUS_ERR_DENIED;
    243a:	3305      	adds	r3, #5
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    243c:	2c00      	cmp	r4, #0
    243e:	d002      	beq.n	2446 <usart_read_buffer_job+0x16>
		return STATUS_ERR_DENIED;
	}

	/* Issue internal asynchronous read */
	return _usart_read_buffer(module, rx_data, length);
    2440:	4b02      	ldr	r3, [pc, #8]	; (244c <usart_read_buffer_job+0x1c>)
    2442:	4798      	blx	r3
    2444:	0003      	movs	r3, r0
}
    2446:	0018      	movs	r0, r3
    2448:	bd10      	pop	{r4, pc}
    244a:	46c0      	nop			; (mov r8, r8)
    244c:	000023a9 	.word	0x000023a9

00002450 <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
    2450:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
    2452:	0080      	lsls	r0, r0, #2
    2454:	4b60      	ldr	r3, [pc, #384]	; (25d8 <_usart_interrupt_handler+0x188>)
    2456:	58c5      	ldr	r5, [r0, r3]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
    2458:	682c      	ldr	r4, [r5, #0]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    245a:	69e3      	ldr	r3, [r4, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    245c:	2b00      	cmp	r3, #0
    245e:	d1fc      	bne.n	245a <_usart_interrupt_handler+0xa>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
    2460:	7e23      	ldrb	r3, [r4, #24]
	interrupt_status &= usart_hw->INTENSET.reg;
    2462:	7da6      	ldrb	r6, [r4, #22]
    2464:	401e      	ands	r6, r3
	callback_status = module->callback_reg_mask &
    2466:	2330      	movs	r3, #48	; 0x30
    2468:	5ceb      	ldrb	r3, [r5, r3]
    246a:	2231      	movs	r2, #49	; 0x31
    246c:	5caf      	ldrb	r7, [r5, r2]
    246e:	401f      	ands	r7, r3
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
    2470:	07f3      	lsls	r3, r6, #31
    2472:	d522      	bpl.n	24ba <_usart_interrupt_handler+0x6a>
		if (module->remaining_tx_buffer_length) {
    2474:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    2476:	b29b      	uxth	r3, r3
    2478:	2b00      	cmp	r3, #0
    247a:	d01c      	beq.n	24b6 <_usart_interrupt_handler+0x66>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    247c:	6aaa      	ldr	r2, [r5, #40]	; 0x28
    247e:	7813      	ldrb	r3, [r2, #0]
    2480:	b2db      	uxtb	r3, r3
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
    2482:	1c51      	adds	r1, r2, #1
    2484:	62a9      	str	r1, [r5, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    2486:	7969      	ldrb	r1, [r5, #5]
    2488:	2901      	cmp	r1, #1
    248a:	d001      	beq.n	2490 <_usart_interrupt_handler+0x40>
	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
		if (module->remaining_tx_buffer_length) {
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    248c:	b29b      	uxth	r3, r3
    248e:	e004      	b.n	249a <_usart_interrupt_handler+0x4a>
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
    2490:	7851      	ldrb	r1, [r2, #1]
    2492:	0209      	lsls	r1, r1, #8
    2494:	430b      	orrs	r3, r1
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
    2496:	3202      	adds	r2, #2
    2498:	62aa      	str	r2, [r5, #40]	; 0x28
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
    249a:	05db      	lsls	r3, r3, #23
    249c:	0ddb      	lsrs	r3, r3, #23
    249e:	8523      	strh	r3, [r4, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
    24a0:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    24a2:	3b01      	subs	r3, #1
    24a4:	b29b      	uxth	r3, r3
    24a6:	85eb      	strh	r3, [r5, #46]	; 0x2e
    24a8:	2b00      	cmp	r3, #0
    24aa:	d106      	bne.n	24ba <_usart_interrupt_handler+0x6a>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    24ac:	3301      	adds	r3, #1
    24ae:	7523      	strb	r3, [r4, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
    24b0:	3301      	adds	r3, #1
    24b2:	75a3      	strb	r3, [r4, #22]
    24b4:	e001      	b.n	24ba <_usart_interrupt_handler+0x6a>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    24b6:	2301      	movs	r3, #1
    24b8:	7523      	strb	r3, [r4, #20]

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
    24ba:	07b3      	lsls	r3, r6, #30
    24bc:	d509      	bpl.n	24d2 <_usart_interrupt_handler+0x82>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
    24be:	2302      	movs	r3, #2
    24c0:	7523      	strb	r3, [r4, #20]
		module->tx_status = STATUS_OK;
    24c2:	2200      	movs	r2, #0
    24c4:	3331      	adds	r3, #49	; 0x31
    24c6:	54ea      	strb	r2, [r5, r3]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
    24c8:	07fb      	lsls	r3, r7, #31
    24ca:	d502      	bpl.n	24d2 <_usart_interrupt_handler+0x82>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
    24cc:	0028      	movs	r0, r5
    24ce:	68eb      	ldr	r3, [r5, #12]
    24d0:	4798      	blx	r3

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
    24d2:	0773      	lsls	r3, r6, #29
    24d4:	d560      	bpl.n	2598 <_usart_interrupt_handler+0x148>

		if (module->remaining_rx_buffer_length) {
    24d6:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    24d8:	b29b      	uxth	r3, r3
    24da:	2b00      	cmp	r3, #0
    24dc:	d05a      	beq.n	2594 <_usart_interrupt_handler+0x144>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    24de:	8b63      	ldrh	r3, [r4, #26]
    24e0:	b2db      	uxtb	r3, r3
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
    24e2:	071a      	lsls	r2, r3, #28
    24e4:	d402      	bmi.n	24ec <_usart_interrupt_handler+0x9c>

	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {

		if (module->remaining_rx_buffer_length) {
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    24e6:	223f      	movs	r2, #63	; 0x3f
    24e8:	4013      	ands	r3, r2
    24ea:	e001      	b.n	24f0 <_usart_interrupt_handler+0xa0>
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
				error_code &= ~SERCOM_USART_STATUS_CTS;
    24ec:	2237      	movs	r2, #55	; 0x37
    24ee:	4013      	ands	r3, r2
			if(error_code & SERCOM_USART_STATUS_TXE) {
				error_code &= ~SERCOM_USART_STATUS_TXE;
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
    24f0:	2b00      	cmp	r3, #0
    24f2:	d02d      	beq.n	2550 <_usart_interrupt_handler+0x100>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
    24f4:	079a      	lsls	r2, r3, #30
    24f6:	d505      	bpl.n	2504 <_usart_interrupt_handler+0xb4>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
    24f8:	221a      	movs	r2, #26
    24fa:	2332      	movs	r3, #50	; 0x32
    24fc:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    24fe:	3b30      	subs	r3, #48	; 0x30
    2500:	8363      	strh	r3, [r4, #26]
    2502:	e01f      	b.n	2544 <_usart_interrupt_handler+0xf4>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    2504:	075a      	lsls	r2, r3, #29
    2506:	d505      	bpl.n	2514 <_usart_interrupt_handler+0xc4>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_OVERFLOW;
    2508:	221e      	movs	r2, #30
    250a:	2332      	movs	r3, #50	; 0x32
    250c:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    250e:	3b2e      	subs	r3, #46	; 0x2e
    2510:	8363      	strh	r3, [r4, #26]
    2512:	e017      	b.n	2544 <_usart_interrupt_handler+0xf4>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
    2514:	07da      	lsls	r2, r3, #31
    2516:	d505      	bpl.n	2524 <_usart_interrupt_handler+0xd4>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_DATA;
    2518:	2213      	movs	r2, #19
    251a:	2332      	movs	r3, #50	; 0x32
    251c:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    251e:	3b31      	subs	r3, #49	; 0x31
    2520:	8363      	strh	r3, [r4, #26]
    2522:	e00f      	b.n	2544 <_usart_interrupt_handler+0xf4>
				}
#ifdef FEATURE_USART_LIN_SLAVE
				else if (error_code & SERCOM_USART_STATUS_ISF) {
    2524:	06da      	lsls	r2, r3, #27
    2526:	d505      	bpl.n	2534 <_usart_interrupt_handler+0xe4>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PROTOCOL;
    2528:	2242      	movs	r2, #66	; 0x42
    252a:	2332      	movs	r3, #50	; 0x32
    252c:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    252e:	3b22      	subs	r3, #34	; 0x22
    2530:	8363      	strh	r3, [r4, #26]
    2532:	e007      	b.n	2544 <_usart_interrupt_handler+0xf4>
				}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
				else if (error_code & SERCOM_USART_STATUS_COLL) {
    2534:	2220      	movs	r2, #32
    2536:	421a      	tst	r2, r3
    2538:	d004      	beq.n	2544 <_usart_interrupt_handler+0xf4>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
    253a:	3221      	adds	r2, #33	; 0x21
    253c:	2332      	movs	r3, #50	; 0x32
    253e:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    2540:	3b12      	subs	r3, #18
    2542:	8363      	strh	r3, [r4, #26]
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
    2544:	077b      	lsls	r3, r7, #29
    2546:	d527      	bpl.n	2598 <_usart_interrupt_handler+0x148>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
    2548:	0028      	movs	r0, r5
    254a:	696b      	ldr	r3, [r5, #20]
    254c:	4798      	blx	r3
    254e:	e023      	b.n	2598 <_usart_interrupt_handler+0x148>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
    2550:	8d23      	ldrh	r3, [r4, #40]	; 0x28
    2552:	05db      	lsls	r3, r3, #23
    2554:	0ddb      	lsrs	r3, r3, #23

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
    2556:	b2da      	uxtb	r2, r3
    2558:	6a69      	ldr	r1, [r5, #36]	; 0x24
    255a:	700a      	strb	r2, [r1, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
    255c:	6a6a      	ldr	r2, [r5, #36]	; 0x24
    255e:	1c51      	adds	r1, r2, #1
    2560:	6269      	str	r1, [r5, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    2562:	7969      	ldrb	r1, [r5, #5]
    2564:	2901      	cmp	r1, #1
    2566:	d104      	bne.n	2572 <_usart_interrupt_handler+0x122>
					/* 9-bit data, write next received byte to the buffer */
					*(module->rx_buffer_ptr) = (received_data >> 8);
    2568:	0a1b      	lsrs	r3, r3, #8
    256a:	7053      	strb	r3, [r2, #1]
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
    256c:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    256e:	3301      	adds	r3, #1
    2570:	626b      	str	r3, [r5, #36]	; 0x24
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
    2572:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    2574:	3b01      	subs	r3, #1
    2576:	b29b      	uxth	r3, r3
    2578:	85ab      	strh	r3, [r5, #44]	; 0x2c
    257a:	2b00      	cmp	r3, #0
    257c:	d10c      	bne.n	2598 <_usart_interrupt_handler+0x148>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    257e:	3304      	adds	r3, #4
    2580:	7523      	strb	r3, [r4, #20]
					module->rx_status = STATUS_OK;
    2582:	2200      	movs	r2, #0
    2584:	332e      	adds	r3, #46	; 0x2e
    2586:	54ea      	strb	r2, [r5, r3]

					/* Run callback if registered and enabled */
					if (callback_status
    2588:	07bb      	lsls	r3, r7, #30
    258a:	d505      	bpl.n	2598 <_usart_interrupt_handler+0x148>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
    258c:	0028      	movs	r0, r5
    258e:	692b      	ldr	r3, [r5, #16]
    2590:	4798      	blx	r3
    2592:	e001      	b.n	2598 <_usart_interrupt_handler+0x148>
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    2594:	2304      	movs	r3, #4
    2596:	7523      	strb	r3, [r4, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
    2598:	06f3      	lsls	r3, r6, #27
    259a:	d507      	bpl.n	25ac <_usart_interrupt_handler+0x15c>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
    259c:	2310      	movs	r3, #16
    259e:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
    25a0:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
    25a2:	06fb      	lsls	r3, r7, #27
    25a4:	d502      	bpl.n	25ac <_usart_interrupt_handler+0x15c>
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
    25a6:	0028      	movs	r0, r5
    25a8:	69eb      	ldr	r3, [r5, #28]
    25aa:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
    25ac:	06b3      	lsls	r3, r6, #26
    25ae:	d507      	bpl.n	25c0 <_usart_interrupt_handler+0x170>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
    25b0:	2320      	movs	r3, #32
    25b2:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
    25b4:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
    25b6:	073b      	lsls	r3, r7, #28
    25b8:	d502      	bpl.n	25c0 <_usart_interrupt_handler+0x170>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
    25ba:	0028      	movs	r0, r5
    25bc:	69ab      	ldr	r3, [r5, #24]
    25be:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
    25c0:	0733      	lsls	r3, r6, #28
    25c2:	d507      	bpl.n	25d4 <_usart_interrupt_handler+0x184>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
    25c4:	2308      	movs	r3, #8
    25c6:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
    25c8:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
    25ca:	06bb      	lsls	r3, r7, #26
    25cc:	d502      	bpl.n	25d4 <_usart_interrupt_handler+0x184>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
    25ce:	6a2b      	ldr	r3, [r5, #32]
    25d0:	0028      	movs	r0, r5
    25d2:	4798      	blx	r3
		}
	}
#endif
}
    25d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    25d6:	46c0      	nop			; (mov r8, r8)
    25d8:	20000278 	.word	0x20000278

000025dc <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
    25dc:	4770      	bx	lr
    25de:	46c0      	nop			; (mov r8, r8)

000025e0 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    25e0:	b530      	push	{r4, r5, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
    25e2:	4b0b      	ldr	r3, [pc, #44]	; (2610 <_sercom_set_handler+0x30>)
    25e4:	781b      	ldrb	r3, [r3, #0]
    25e6:	2b00      	cmp	r3, #0
    25e8:	d10e      	bne.n	2608 <_sercom_set_handler+0x28>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    25ea:	4c0a      	ldr	r4, [pc, #40]	; (2614 <_sercom_set_handler+0x34>)
    25ec:	4d0a      	ldr	r5, [pc, #40]	; (2618 <_sercom_set_handler+0x38>)
    25ee:	6025      	str	r5, [r4, #0]
			_sercom_instances[i] = NULL;
    25f0:	4b0a      	ldr	r3, [pc, #40]	; (261c <_sercom_set_handler+0x3c>)
    25f2:	2200      	movs	r2, #0
    25f4:	601a      	str	r2, [r3, #0]
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    25f6:	6065      	str	r5, [r4, #4]
			_sercom_instances[i] = NULL;
    25f8:	605a      	str	r2, [r3, #4]
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    25fa:	60a5      	str	r5, [r4, #8]
			_sercom_instances[i] = NULL;
    25fc:	609a      	str	r2, [r3, #8]
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    25fe:	60e5      	str	r5, [r4, #12]
			_sercom_instances[i] = NULL;
    2600:	60da      	str	r2, [r3, #12]
		}

		_handler_table_initialized = true;
    2602:	3201      	adds	r2, #1
    2604:	4b02      	ldr	r3, [pc, #8]	; (2610 <_sercom_set_handler+0x30>)
    2606:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    2608:	0080      	lsls	r0, r0, #2
    260a:	4b02      	ldr	r3, [pc, #8]	; (2614 <_sercom_set_handler+0x34>)
    260c:	50c1      	str	r1, [r0, r3]
}
    260e:	bd30      	pop	{r4, r5, pc}
    2610:	200000a2 	.word	0x200000a2
    2614:	200000a4 	.word	0x200000a4
    2618:	000025dd 	.word	0x000025dd
    261c:	20000278 	.word	0x20000278

00002620 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    2620:	b530      	push	{r4, r5, lr}
    2622:	b083      	sub	sp, #12
    2624:	0005      	movs	r5, r0
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    2626:	ac01      	add	r4, sp, #4
    2628:	2204      	movs	r2, #4
    262a:	4905      	ldr	r1, [pc, #20]	; (2640 <_sercom_get_interrupt_vector+0x20>)
    262c:	0020      	movs	r0, r4
    262e:	4b05      	ldr	r3, [pc, #20]	; (2644 <_sercom_get_interrupt_vector+0x24>)
    2630:	4798      	blx	r3
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    2632:	0028      	movs	r0, r5
    2634:	4b04      	ldr	r3, [pc, #16]	; (2648 <_sercom_get_interrupt_vector+0x28>)
    2636:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    2638:	5620      	ldrsb	r0, [r4, r0]
}
    263a:	b003      	add	sp, #12
    263c:	bd30      	pop	{r4, r5, pc}
    263e:	46c0      	nop			; (mov r8, r8)
    2640:	00005894 	.word	0x00005894
    2644:	00004ec9 	.word	0x00004ec9
    2648:	00001ff1 	.word	0x00001ff1

0000264c <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    264c:	b510      	push	{r4, lr}
    264e:	4b02      	ldr	r3, [pc, #8]	; (2658 <SERCOM0_Handler+0xc>)
    2650:	681b      	ldr	r3, [r3, #0]
    2652:	2000      	movs	r0, #0
    2654:	4798      	blx	r3
    2656:	bd10      	pop	{r4, pc}
    2658:	200000a4 	.word	0x200000a4

0000265c <SERCOM1_Handler>:
    265c:	b510      	push	{r4, lr}
    265e:	4b02      	ldr	r3, [pc, #8]	; (2668 <SERCOM1_Handler+0xc>)
    2660:	685b      	ldr	r3, [r3, #4]
    2662:	2001      	movs	r0, #1
    2664:	4798      	blx	r3
    2666:	bd10      	pop	{r4, pc}
    2668:	200000a4 	.word	0x200000a4

0000266c <SERCOM2_Handler>:
    266c:	b510      	push	{r4, lr}
    266e:	4b02      	ldr	r3, [pc, #8]	; (2678 <SERCOM2_Handler+0xc>)
    2670:	689b      	ldr	r3, [r3, #8]
    2672:	2002      	movs	r0, #2
    2674:	4798      	blx	r3
    2676:	bd10      	pop	{r4, pc}
    2678:	200000a4 	.word	0x200000a4

0000267c <SERCOM3_Handler>:
    267c:	b510      	push	{r4, lr}
    267e:	4b02      	ldr	r3, [pc, #8]	; (2688 <SERCOM3_Handler+0xc>)
    2680:	68db      	ldr	r3, [r3, #12]
    2682:	2003      	movs	r0, #3
    2684:	4798      	blx	r3
    2686:	bd10      	pop	{r4, pc}
    2688:	200000a4 	.word	0x200000a4

0000268c <system_board_init>:
void board_init(void);
#  pragma weak board_init=system_board_init
#endif

void system_board_init(void)
{
    268c:	b5f0      	push	{r4, r5, r6, r7, lr}
    268e:	b083      	sub	sp, #12
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    2690:	ac01      	add	r4, sp, #4
    2692:	2301      	movs	r3, #1
    2694:	7063      	strb	r3, [r4, #1]
	config->powersave  = false;
    2696:	2700      	movs	r7, #0
    2698:	70a7      	strb	r7, [r4, #2]
    
    struct port_config pin_conf;
    port_get_config_defaults(&pin_conf);

    // Configure LEDs as outputs, turn them off 
    pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    269a:	7023      	strb	r3, [r4, #0]
    port_pin_set_config(LED_RED_PIN, &pin_conf);
    269c:	0021      	movs	r1, r4
    269e:	200e      	movs	r0, #14
    26a0:	4d12      	ldr	r5, [pc, #72]	; (26ec <system_board_init+0x60>)
    26a2:	47a8      	blx	r5

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    26a4:	4e12      	ldr	r6, [pc, #72]	; (26f0 <system_board_init+0x64>)
    26a6:	2380      	movs	r3, #128	; 0x80
    26a8:	01db      	lsls	r3, r3, #7
    26aa:	6173      	str	r3, [r6, #20]
    port_pin_set_output_level(LED_RED_PIN, LED_RED_INACTIVE);
    
    port_pin_set_config(LED_GREEN_PIN, &pin_conf);
    26ac:	0021      	movs	r1, r4
    26ae:	200f      	movs	r0, #15
    26b0:	47a8      	blx	r5
    26b2:	2380      	movs	r3, #128	; 0x80
    26b4:	021b      	lsls	r3, r3, #8
    26b6:	6173      	str	r3, [r6, #20]
    port_pin_set_output_level(LED_GREEN_PIN, LED_GREEN_INACTIVE);

    // Configure the Enable of LED Stripe as output, turn it on 
    port_pin_set_config(LED_DRIVER_PIN, &pin_conf);
    26b8:	0021      	movs	r1, r4
    26ba:	2001      	movs	r0, #1
    26bc:	47a8      	blx	r5
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    26be:	2302      	movs	r3, #2
    26c0:	61b3      	str	r3, [r6, #24]
    port_pin_set_output_level(LED_DRIVER_PIN, LED_DRIVER_ACTIVE);
    
    // Configure the Enable of BT Module as output, turn it on
    port_pin_set_config(BT_ENABLE_PIN, &pin_conf);
    26c2:	0021      	movs	r1, r4
    26c4:	2003      	movs	r0, #3
    26c6:	47a8      	blx	r5
    26c8:	2308      	movs	r3, #8
    26ca:	61b3      	str	r3, [r6, #24]
    port_pin_set_output_level(BT_ENABLE_PIN, BT_ENABLE_ACTIVE);
    
    // Configure the Capacitive Button Pins as output, turn it off
    port_pin_set_config(BCAP_ENABLE_PIN, &pin_conf);
    26cc:	0021      	movs	r1, r4
    26ce:	2013      	movs	r0, #19
    26d0:	47a8      	blx	r5
	} else {
		port_base->OUTCLR.reg = pin_mask;
    26d2:	2380      	movs	r3, #128	; 0x80
    26d4:	031b      	lsls	r3, r3, #12
    26d6:	6173      	str	r3, [r6, #20]
    //port_pin_set_config(GAUGE_CC_ENABLE_PIN, &pin_conf);
    //port_pin_set_output_level(GAUGE_CC_ENABLE_PIN, GAUGE_CC_ENABLE_INACTIVE);


/* Set buttons as inputs */
pin_conf.direction  = PORT_PIN_DIR_INPUT;
    26d8:	7027      	strb	r7, [r4, #0]
pin_conf.input_pull = PORT_PIN_PULL_NONE;
    26da:	7067      	strb	r7, [r4, #1]
port_pin_set_config(INPUT_BCAP_PIN, &pin_conf);
    26dc:	0021      	movs	r1, r4
    26de:	2018      	movs	r0, #24
    26e0:	47a8      	blx	r5

//TEST WITH GAS GAUGE
port_pin_set_config(GAUGE_CC_ENABLE_PIN, &pin_conf);
    26e2:	0021      	movs	r1, r4
    26e4:	200a      	movs	r0, #10
    26e6:	47a8      	blx	r5

    /* Set buttons as inputs */
    //pin_conf.direction  = PORT_PIN_DIR_INPUT;
    //pin_conf.input_pull = PORT_PIN_PULL_NONE;
    //port_pin_set_config(BCAP_RX_PIN, &pin_conf);
    26e8:	b003      	add	sp, #12
    26ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
    26ec:	000013b5 	.word	0x000013b5
    26f0:	41004400 	.word	0x41004400

000026f4 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
    26f4:	4b0c      	ldr	r3, [pc, #48]	; (2728 <cpu_irq_enter_critical+0x34>)
    26f6:	681b      	ldr	r3, [r3, #0]
    26f8:	2b00      	cmp	r3, #0
    26fa:	d110      	bne.n	271e <cpu_irq_enter_critical+0x2a>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    26fc:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
    2700:	2b00      	cmp	r3, #0
    2702:	d109      	bne.n	2718 <cpu_irq_enter_critical+0x24>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    2704:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    2706:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    270a:	2200      	movs	r2, #0
    270c:	4b07      	ldr	r3, [pc, #28]	; (272c <cpu_irq_enter_critical+0x38>)
    270e:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    2710:	3201      	adds	r2, #1
    2712:	4b07      	ldr	r3, [pc, #28]	; (2730 <cpu_irq_enter_critical+0x3c>)
    2714:	701a      	strb	r2, [r3, #0]
    2716:	e002      	b.n	271e <cpu_irq_enter_critical+0x2a>
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    2718:	2200      	movs	r2, #0
    271a:	4b05      	ldr	r3, [pc, #20]	; (2730 <cpu_irq_enter_critical+0x3c>)
    271c:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    271e:	4a02      	ldr	r2, [pc, #8]	; (2728 <cpu_irq_enter_critical+0x34>)
    2720:	6813      	ldr	r3, [r2, #0]
    2722:	3301      	adds	r3, #1
    2724:	6013      	str	r3, [r2, #0]
}
    2726:	4770      	bx	lr
    2728:	200000b4 	.word	0x200000b4
    272c:	20000010 	.word	0x20000010
    2730:	200000b8 	.word	0x200000b8

00002734 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    2734:	4b08      	ldr	r3, [pc, #32]	; (2758 <cpu_irq_leave_critical+0x24>)
    2736:	681a      	ldr	r2, [r3, #0]
    2738:	3a01      	subs	r2, #1
    273a:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    273c:	681b      	ldr	r3, [r3, #0]
    273e:	2b00      	cmp	r3, #0
    2740:	d109      	bne.n	2756 <cpu_irq_leave_critical+0x22>
    2742:	4b06      	ldr	r3, [pc, #24]	; (275c <cpu_irq_leave_critical+0x28>)
    2744:	781b      	ldrb	r3, [r3, #0]
    2746:	2b00      	cmp	r3, #0
    2748:	d005      	beq.n	2756 <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
    274a:	2201      	movs	r2, #1
    274c:	4b04      	ldr	r3, [pc, #16]	; (2760 <cpu_irq_leave_critical+0x2c>)
    274e:	701a      	strb	r2, [r3, #0]
    2750:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    2754:	b662      	cpsie	i
	}
}
    2756:	4770      	bx	lr
    2758:	200000b4 	.word	0x200000b4
    275c:	200000b8 	.word	0x200000b8
    2760:	20000010 	.word	0x20000010

00002764 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    2764:	b510      	push	{r4, lr}
	switch (clock_source) {
    2766:	2808      	cmp	r0, #8
    2768:	d803      	bhi.n	2772 <system_clock_source_get_hz+0xe>
    276a:	0080      	lsls	r0, r0, #2
    276c:	4b1b      	ldr	r3, [pc, #108]	; (27dc <system_clock_source_get_hz+0x78>)
    276e:	581b      	ldr	r3, [r3, r0]
    2770:	469f      	mov	pc, r3

		return _system_clock_inst.dpll.frequency;
#endif

	default:
		return 0;
    2772:	2000      	movs	r0, #0
    2774:	e030      	b.n	27d8 <system_clock_source_get_hz+0x74>
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_XOSC:
		return _system_clock_inst.xosc.frequency;
    2776:	4b1a      	ldr	r3, [pc, #104]	; (27e0 <system_clock_source_get_hz+0x7c>)
    2778:	6918      	ldr	r0, [r3, #16]
    277a:	e02d      	b.n	27d8 <system_clock_source_get_hz+0x74>

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    277c:	4b19      	ldr	r3, [pc, #100]	; (27e4 <system_clock_source_get_hz+0x80>)
    277e:	6a1b      	ldr	r3, [r3, #32]
    2780:	059b      	lsls	r3, r3, #22
    2782:	0f9b      	lsrs	r3, r3, #30
    2784:	4818      	ldr	r0, [pc, #96]	; (27e8 <system_clock_source_get_hz+0x84>)
    2786:	40d8      	lsrs	r0, r3
    2788:	e026      	b.n	27d8 <system_clock_source_get_hz+0x74>

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		return 32768UL;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;
    278a:	4b15      	ldr	r3, [pc, #84]	; (27e0 <system_clock_source_get_hz+0x7c>)
    278c:	6958      	ldr	r0, [r3, #20]
    278e:	e023      	b.n	27d8 <system_clock_source_get_hz+0x74>

	case SYSTEM_CLOCK_SOURCE_DFLL:

		/* Check if the DFLL has been configured */
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    2790:	4b13      	ldr	r3, [pc, #76]	; (27e0 <system_clock_source_get_hz+0x7c>)
    2792:	681b      	ldr	r3, [r3, #0]
    2794:	2002      	movs	r0, #2
    2796:	4018      	ands	r0, r3
    2798:	d01e      	beq.n	27d8 <system_clock_source_get_hz+0x74>
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    279a:	4912      	ldr	r1, [pc, #72]	; (27e4 <system_clock_source_get_hz+0x80>)
    279c:	2210      	movs	r2, #16
    279e:	68cb      	ldr	r3, [r1, #12]
    27a0:	421a      	tst	r2, r3
    27a2:	d0fc      	beq.n	279e <system_clock_source_get_hz+0x3a>

		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
    27a4:	4b0e      	ldr	r3, [pc, #56]	; (27e0 <system_clock_source_get_hz+0x7c>)
    27a6:	681b      	ldr	r3, [r3, #0]
    27a8:	075b      	lsls	r3, r3, #29
    27aa:	d514      	bpl.n	27d6 <system_clock_source_get_hz+0x72>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    27ac:	2000      	movs	r0, #0
    27ae:	4b0f      	ldr	r3, [pc, #60]	; (27ec <system_clock_source_get_hz+0x88>)
    27b0:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    27b2:	4b0b      	ldr	r3, [pc, #44]	; (27e0 <system_clock_source_get_hz+0x7c>)
    27b4:	689b      	ldr	r3, [r3, #8]
		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    27b6:	041b      	lsls	r3, r3, #16
    27b8:	0c1b      	lsrs	r3, r3, #16
    27ba:	4358      	muls	r0, r3
    27bc:	e00c      	b.n	27d8 <system_clock_source_get_hz+0x74>

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    27be:	2350      	movs	r3, #80	; 0x50
    27c0:	4a08      	ldr	r2, [pc, #32]	; (27e4 <system_clock_source_get_hz+0x80>)
    27c2:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    27c4:	2000      	movs	r0, #0

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    27c6:	075b      	lsls	r3, r3, #29
    27c8:	d506      	bpl.n	27d8 <system_clock_source_get_hz+0x74>
			return 0;
		}

		return _system_clock_inst.dpll.frequency;
    27ca:	4b05      	ldr	r3, [pc, #20]	; (27e0 <system_clock_source_get_hz+0x7c>)
    27cc:	68d8      	ldr	r0, [r3, #12]
    27ce:	e003      	b.n	27d8 <system_clock_source_get_hz+0x74>

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		return 32768UL;
    27d0:	2080      	movs	r0, #128	; 0x80
    27d2:	0200      	lsls	r0, r0, #8
    27d4:	e000      	b.n	27d8 <system_clock_source_get_hz+0x74>
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
					(_system_clock_inst.dfll.mul & 0xffff);
		}

		return 48000000UL;
    27d6:	4806      	ldr	r0, [pc, #24]	; (27f0 <system_clock_source_get_hz+0x8c>)
#endif

	default:
		return 0;
	}
}
    27d8:	bd10      	pop	{r4, pc}
    27da:	46c0      	nop			; (mov r8, r8)
    27dc:	00005898 	.word	0x00005898
    27e0:	200000bc 	.word	0x200000bc
    27e4:	40000800 	.word	0x40000800
    27e8:	007a1200 	.word	0x007a1200
    27ec:	00002ca1 	.word	0x00002ca1
    27f0:	02dc6c00 	.word	0x02dc6c00

000027f4 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    27f4:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    27f6:	4c0c      	ldr	r4, [pc, #48]	; (2828 <system_clock_source_osc8m_set_config+0x34>)
    27f8:	6a23      	ldr	r3, [r4, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    27fa:	7801      	ldrb	r1, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    27fc:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
    27fe:	7842      	ldrb	r2, [r0, #1]
    2800:	2001      	movs	r0, #1
    2802:	4002      	ands	r2, r0
    2804:	0192      	lsls	r2, r2, #6
    2806:	2640      	movs	r6, #64	; 0x40
    2808:	43b3      	bics	r3, r6
    280a:	4313      	orrs	r3, r2
    280c:	0002      	movs	r2, r0
    280e:	402a      	ands	r2, r5
    2810:	01d2      	lsls	r2, r2, #7
    2812:	307f      	adds	r0, #127	; 0x7f
    2814:	4383      	bics	r3, r0
    2816:	4313      	orrs	r3, r2
    2818:	2203      	movs	r2, #3
    281a:	400a      	ands	r2, r1
    281c:	0212      	lsls	r2, r2, #8
    281e:	4903      	ldr	r1, [pc, #12]	; (282c <system_clock_source_osc8m_set_config+0x38>)
    2820:	400b      	ands	r3, r1
    2822:	4313      	orrs	r3, r2
    2824:	6223      	str	r3, [r4, #32]
}
    2826:	bd70      	pop	{r4, r5, r6, pc}
    2828:	40000800 	.word	0x40000800
    282c:	fffffcff 	.word	0xfffffcff

00002830 <system_clock_source_osc32k_set_config>:
 *
 * \param[in] config  OSC32K configuration structure containing the new config
 */
void system_clock_source_osc32k_set_config(
		struct system_clock_source_osc32k_config *const config)
{
    2830:	b5f0      	push	{r4, r5, r6, r7, lr}
    2832:	4657      	mov	r7, sl
    2834:	464e      	mov	r6, r9
    2836:	4645      	mov	r5, r8
    2838:	b4e0      	push	{r5, r6, r7}
	SYSCTRL_OSC32K_Type temp = SYSCTRL->OSC32K;
    283a:	4e1c      	ldr	r6, [pc, #112]	; (28ac <system_clock_source_osc32k_set_config+0x7c>)
    283c:	69b3      	ldr	r3, [r6, #24]
    283e:	469c      	mov	ip, r3

	/* Update settings via a temporary struct to reduce register access */
	temp.bit.EN1K     = config->enable_1khz_output;
    2840:	7841      	ldrb	r1, [r0, #1]
	temp.bit.EN32K    = config->enable_32khz_output;
	temp.bit.STARTUP  = config->startup_time;
    2842:	7805      	ldrb	r5, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    2844:	7907      	ldrb	r7, [r0, #4]
	temp.bit.RUNSTDBY = config->run_in_standby;
    2846:	78c3      	ldrb	r3, [r0, #3]
    2848:	4699      	mov	r9, r3
	temp.bit.WRTLOCK  = config->write_once;
    284a:	7944      	ldrb	r4, [r0, #5]

	SYSCTRL->OSC32K  = temp;
    284c:	7883      	ldrb	r3, [r0, #2]
    284e:	2001      	movs	r0, #1
    2850:	4003      	ands	r3, r0
    2852:	009b      	lsls	r3, r3, #2
    2854:	469a      	mov	sl, r3
    2856:	2204      	movs	r2, #4
    2858:	4690      	mov	r8, r2
    285a:	4662      	mov	r2, ip
    285c:	4643      	mov	r3, r8
    285e:	439a      	bics	r2, r3
    2860:	0013      	movs	r3, r2
    2862:	4652      	mov	r2, sl
    2864:	431a      	orrs	r2, r3
    2866:	0013      	movs	r3, r2
    2868:	4001      	ands	r1, r0
    286a:	00c9      	lsls	r1, r1, #3
    286c:	2208      	movs	r2, #8
    286e:	4393      	bics	r3, r2
    2870:	430b      	orrs	r3, r1
    2872:	464a      	mov	r2, r9
    2874:	4002      	ands	r2, r0
    2876:	0192      	lsls	r2, r2, #6
    2878:	2140      	movs	r1, #64	; 0x40
    287a:	438b      	bics	r3, r1
    287c:	4313      	orrs	r3, r2
    287e:	4007      	ands	r7, r0
    2880:	01ff      	lsls	r7, r7, #7
    2882:	2280      	movs	r2, #128	; 0x80
    2884:	4393      	bics	r3, r2
    2886:	433b      	orrs	r3, r7
    2888:	3a79      	subs	r2, #121	; 0x79
    288a:	4015      	ands	r5, r2
    288c:	022d      	lsls	r5, r5, #8
    288e:	4f08      	ldr	r7, [pc, #32]	; (28b0 <system_clock_source_osc32k_set_config+0x80>)
    2890:	403b      	ands	r3, r7
    2892:	432b      	orrs	r3, r5
    2894:	4004      	ands	r4, r0
    2896:	0320      	lsls	r0, r4, #12
    2898:	4c06      	ldr	r4, [pc, #24]	; (28b4 <system_clock_source_osc32k_set_config+0x84>)
    289a:	401c      	ands	r4, r3
    289c:	4304      	orrs	r4, r0
    289e:	61b4      	str	r4, [r6, #24]
}
    28a0:	bc1c      	pop	{r2, r3, r4}
    28a2:	4690      	mov	r8, r2
    28a4:	4699      	mov	r9, r3
    28a6:	46a2      	mov	sl, r4
    28a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    28aa:	46c0      	nop			; (mov r8, r8)
    28ac:	40000800 	.word	0x40000800
    28b0:	fffff8ff 	.word	0xfffff8ff
    28b4:	ffffefff 	.word	0xffffefff

000028b8 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    28b8:	2808      	cmp	r0, #8
    28ba:	d803      	bhi.n	28c4 <system_clock_source_enable+0xc>
    28bc:	0080      	lsls	r0, r0, #2
    28be:	4b25      	ldr	r3, [pc, #148]	; (2954 <system_clock_source_enable+0x9c>)
    28c0:	581b      	ldr	r3, [r3, r0]
    28c2:	469f      	mov	pc, r3
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    28c4:	2017      	movs	r0, #23
    28c6:	e044      	b.n	2952 <system_clock_source_enable+0x9a>
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_OSC8M:
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    28c8:	4a23      	ldr	r2, [pc, #140]	; (2958 <system_clock_source_enable+0xa0>)
    28ca:	6a11      	ldr	r1, [r2, #32]
    28cc:	2302      	movs	r3, #2
    28ce:	430b      	orrs	r3, r1
    28d0:	6213      	str	r3, [r2, #32]
		return STATUS_OK;
    28d2:	2000      	movs	r0, #0
    28d4:	e03d      	b.n	2952 <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    28d6:	4a20      	ldr	r2, [pc, #128]	; (2958 <system_clock_source_enable+0xa0>)
    28d8:	6991      	ldr	r1, [r2, #24]
    28da:	2302      	movs	r3, #2
    28dc:	430b      	orrs	r3, r1
    28de:	6193      	str	r3, [r2, #24]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    28e0:	2000      	movs	r0, #0
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
		return STATUS_OK;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;
    28e2:	e036      	b.n	2952 <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    28e4:	4a1c      	ldr	r2, [pc, #112]	; (2958 <system_clock_source_enable+0xa0>)
    28e6:	8a11      	ldrh	r1, [r2, #16]
    28e8:	2302      	movs	r3, #2
    28ea:	430b      	orrs	r3, r1
    28ec:	8213      	strh	r3, [r2, #16]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    28ee:	2000      	movs	r0, #0
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;
    28f0:	e02f      	b.n	2952 <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    28f2:	4a19      	ldr	r2, [pc, #100]	; (2958 <system_clock_source_enable+0xa0>)
    28f4:	8a91      	ldrh	r1, [r2, #20]
    28f6:	2302      	movs	r3, #2
    28f8:	430b      	orrs	r3, r1
    28fa:	8293      	strh	r3, [r2, #20]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    28fc:	2000      	movs	r0, #0
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
		break;
    28fe:	e028      	b.n	2952 <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_DFLL:
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    2900:	4916      	ldr	r1, [pc, #88]	; (295c <system_clock_source_enable+0xa4>)
    2902:	680b      	ldr	r3, [r1, #0]
    2904:	2202      	movs	r2, #2
    2906:	4313      	orrs	r3, r2
    2908:	600b      	str	r3, [r1, #0]

static inline void _system_clock_source_dfll_set_config_errata_9905(void)
{

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    290a:	4b13      	ldr	r3, [pc, #76]	; (2958 <system_clock_source_enable+0xa0>)
    290c:	849a      	strh	r2, [r3, #36]	; 0x24
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    290e:	0019      	movs	r1, r3
    2910:	320e      	adds	r2, #14
    2912:	68cb      	ldr	r3, [r1, #12]
    2914:	421a      	tst	r2, r3
    2916:	d0fc      	beq.n	2912 <system_clock_source_enable+0x5a>

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
	_system_dfll_wait_for_sync();

	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    2918:	4a10      	ldr	r2, [pc, #64]	; (295c <system_clock_source_enable+0xa4>)
    291a:	6891      	ldr	r1, [r2, #8]
    291c:	4b0e      	ldr	r3, [pc, #56]	; (2958 <system_clock_source_enable+0xa0>)
    291e:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    2920:	6852      	ldr	r2, [r2, #4]
    2922:	629a      	str	r2, [r3, #40]	; 0x28

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = 0;
    2924:	2200      	movs	r2, #0
    2926:	849a      	strh	r2, [r3, #36]	; 0x24
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    2928:	0019      	movs	r1, r3
    292a:	3210      	adds	r2, #16
    292c:	68cb      	ldr	r3, [r1, #12]
    292e:	421a      	tst	r2, r3
    2930:	d0fc      	beq.n	292c <system_clock_source_enable+0x74>
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = 0;
	_system_dfll_wait_for_sync();
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    2932:	4b0a      	ldr	r3, [pc, #40]	; (295c <system_clock_source_enable+0xa4>)
    2934:	681b      	ldr	r3, [r3, #0]
    2936:	b29b      	uxth	r3, r3
    2938:	4a07      	ldr	r2, [pc, #28]	; (2958 <system_clock_source_enable+0xa0>)
    293a:	8493      	strh	r3, [r2, #36]	; 0x24
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    293c:	2000      	movs	r0, #0
    293e:	e008      	b.n	2952 <system_clock_source_enable+0x9a>
		_system_clock_source_dfll_set_config_errata_9905();
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    2940:	4905      	ldr	r1, [pc, #20]	; (2958 <system_clock_source_enable+0xa0>)
    2942:	2244      	movs	r2, #68	; 0x44
    2944:	5c88      	ldrb	r0, [r1, r2]
    2946:	2302      	movs	r3, #2
    2948:	4303      	orrs	r3, r0
    294a:	548b      	strb	r3, [r1, r2]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    294c:	2000      	movs	r0, #0
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
		break;
    294e:	e000      	b.n	2952 <system_clock_source_enable+0x9a>
#endif

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		/* Always enabled */
		return STATUS_OK;
    2950:	2000      	movs	r0, #0
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
}
    2952:	4770      	bx	lr
    2954:	000058bc 	.word	0x000058bc
    2958:	40000800 	.word	0x40000800
    295c:	200000bc 	.word	0x200000bc

00002960 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    2960:	b5f0      	push	{r4, r5, r6, r7, lr}
    2962:	b087      	sub	sp, #28
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    2964:	22c2      	movs	r2, #194	; 0xc2
    2966:	00d2      	lsls	r2, r2, #3
    2968:	4b2c      	ldr	r3, [pc, #176]	; (2a1c <system_clock_init+0xbc>)
    296a:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    296c:	4a2c      	ldr	r2, [pc, #176]	; (2a20 <system_clock_init+0xc0>)
    296e:	6853      	ldr	r3, [r2, #4]
    2970:	211e      	movs	r1, #30
    2972:	438b      	bics	r3, r1
    2974:	6053      	str	r3, [r2, #4]
{
	uint32_t gclk_id;
	struct system_gclk_chan_config gclk_conf;

#if CONF_CLOCK_GCLK_1_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_1;
    2976:	2301      	movs	r3, #1
    2978:	466a      	mov	r2, sp
    297a:	7013      	strb	r3, [r2, #0]
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    297c:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    297e:	4d29      	ldr	r5, [pc, #164]	; (2a24 <system_clock_init+0xc4>)
    2980:	b2e0      	uxtb	r0, r4
    2982:	4669      	mov	r1, sp
    2984:	47a8      	blx	r5
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    2986:	3401      	adds	r4, #1
    2988:	2c25      	cmp	r4, #37	; 0x25
    298a:	d1f9      	bne.n	2980 <system_clock_init+0x20>


	/* OSCK32K */
#if CONF_CLOCK_OSC32K_ENABLE == true
	SYSCTRL->OSC32K.bit.CALIB =
			((*(uint32_t *)SYSCTRL_FUSES_OSC32K_ADDR >> 
    298c:	4b26      	ldr	r3, [pc, #152]	; (2a28 <system_clock_init+0xc8>)
#endif


	/* OSCK32K */
#if CONF_CLOCK_OSC32K_ENABLE == true
	SYSCTRL->OSC32K.bit.CALIB =
    298e:	681a      	ldr	r2, [r3, #0]
    2990:	04d2      	lsls	r2, r2, #19
    2992:	4922      	ldr	r1, [pc, #136]	; (2a1c <system_clock_init+0xbc>)
    2994:	6988      	ldr	r0, [r1, #24]
    2996:	0e52      	lsrs	r2, r2, #25
    2998:	0412      	lsls	r2, r2, #16
    299a:	4b24      	ldr	r3, [pc, #144]	; (2a2c <system_clock_init+0xcc>)
    299c:	4003      	ands	r3, r0
    299e:	4313      	orrs	r3, r2
    29a0:	618b      	str	r3, [r1, #24]
static inline void system_clock_source_osc32k_get_config_defaults(
		struct system_clock_source_osc32k_config *const config)
{
	Assert(config);

	config->enable_1khz_output  = true;
    29a2:	a804      	add	r0, sp, #16
    29a4:	2501      	movs	r5, #1
    29a6:	7045      	strb	r5, [r0, #1]
	config->enable_32khz_output = true;
    29a8:	7085      	strb	r5, [r0, #2]
	config->run_in_standby      = false;
    29aa:	2400      	movs	r4, #0
    29ac:	70c4      	strb	r4, [r0, #3]
	config->on_demand           = true;
    29ae:	7105      	strb	r5, [r0, #4]
	config->startup_time        = SYSTEM_OSC32K_STARTUP_130;
    29b0:	2307      	movs	r3, #7
    29b2:	7003      	strb	r3, [r0, #0]
	config->write_once          = false;
    29b4:	7144      	strb	r4, [r0, #5]
	osc32k_conf.enable_1khz_output  = CONF_CLOCK_OSC32K_ENABLE_1KHZ_OUTPUT;
	osc32k_conf.enable_32khz_output = CONF_CLOCK_OSC32K_ENABLE_32KHZ_OUTPUT;
	osc32k_conf.on_demand           = CONF_CLOCK_OSC32K_ON_DEMAND;
	osc32k_conf.run_in_standby      = CONF_CLOCK_OSC32K_RUN_IN_STANDBY;

	system_clock_source_osc32k_set_config(&osc32k_conf);
    29b6:	4b1e      	ldr	r3, [pc, #120]	; (2a30 <system_clock_init+0xd0>)
    29b8:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC32K);
    29ba:	2004      	movs	r0, #4
    29bc:	4e1d      	ldr	r6, [pc, #116]	; (2a34 <system_clock_init+0xd4>)
    29be:	47b0      	blx	r6
		struct system_clock_source_osc8m_config *const config)
{
	Assert(config);

	config->prescaler       = SYSTEM_OSC8M_DIV_8;
	config->run_in_standby  = false;
    29c0:	a803      	add	r0, sp, #12
    29c2:	7044      	strb	r4, [r0, #1]
	config->on_demand       = true;
    29c4:	7085      	strb	r5, [r0, #2]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    29c6:	7004      	strb	r4, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    29c8:	4b1b      	ldr	r3, [pc, #108]	; (2a38 <system_clock_init+0xd8>)
    29ca:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    29cc:	2006      	movs	r0, #6
    29ce:	47b0      	blx	r6


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    29d0:	4b1a      	ldr	r3, [pc, #104]	; (2a3c <system_clock_init+0xdc>)
    29d2:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
	config->high_when_disabled = false;
    29d4:	466b      	mov	r3, sp
    29d6:	705c      	strb	r4, [r3, #1]
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
    29d8:	721c      	strb	r4, [r3, #8]
	config->output_enable      = false;
    29da:	725c      	strb	r4, [r3, #9]

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    29dc:	2304      	movs	r3, #4
    29de:	466a      	mov	r2, sp
    29e0:	7013      	strb	r3, [r2, #0]
    29e2:	331c      	adds	r3, #28
    29e4:	9301      	str	r3, [sp, #4]
    29e6:	4669      	mov	r1, sp
    29e8:	2002      	movs	r0, #2
    29ea:	4f15      	ldr	r7, [pc, #84]	; (2a40 <system_clock_init+0xe0>)
    29ec:	47b8      	blx	r7
    29ee:	2002      	movs	r0, #2
    29f0:	4e14      	ldr	r6, [pc, #80]	; (2a44 <system_clock_init+0xe4>)
    29f2:	47b0      	blx	r6
 */
static inline void system_cpu_clock_set_divider(
		const enum system_main_clock_div divider)
{
	Assert(((uint32_t)divider & PM_CPUSEL_CPUDIV_Msk) == divider);
	PM->CPUSEL.reg = (uint32_t)divider;
    29f4:	4b14      	ldr	r3, [pc, #80]	; (2a48 <system_clock_init+0xe8>)
    29f6:	721c      	strb	r4, [r3, #8]
		const enum system_clock_apb_bus bus,
		const enum system_main_clock_div divider)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBASEL.reg = (uint32_t)divider;
    29f8:	725c      	strb	r4, [r3, #9]
			break;
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBSEL.reg = (uint32_t)divider;
    29fa:	729c      	strb	r4, [r3, #10]
			break;
		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCSEL.reg = (uint32_t)divider;
    29fc:	72dc      	strb	r4, [r3, #11]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    29fe:	9501      	str	r5, [sp, #4]
	config->high_when_disabled = false;
    2a00:	466b      	mov	r3, sp
    2a02:	705c      	strb	r4, [r3, #1]
#if SAML21 || SAML22
	config->source_clock       = GCLK_SOURCE_OSC16M;
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
    2a04:	2306      	movs	r3, #6
    2a06:	466a      	mov	r2, sp
    2a08:	7013      	strb	r3, [r2, #0]
#endif
	config->run_in_standby     = false;
    2a0a:	7214      	strb	r4, [r2, #8]
	config->output_enable      = false;
    2a0c:	7254      	strb	r4, [r2, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    2a0e:	4669      	mov	r1, sp
    2a10:	2000      	movs	r0, #0
    2a12:	47b8      	blx	r7
    2a14:	2000      	movs	r0, #0
    2a16:	47b0      	blx	r6
#endif
}
    2a18:	b007      	add	sp, #28
    2a1a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2a1c:	40000800 	.word	0x40000800
    2a20:	41004000 	.word	0x41004000
    2a24:	00002c85 	.word	0x00002c85
    2a28:	00806024 	.word	0x00806024
    2a2c:	ff80ffff 	.word	0xff80ffff
    2a30:	00002831 	.word	0x00002831
    2a34:	000028b9 	.word	0x000028b9
    2a38:	000027f5 	.word	0x000027f5
    2a3c:	00002a4d 	.word	0x00002a4d
    2a40:	00002a71 	.word	0x00002a71
    2a44:	00002b29 	.word	0x00002b29
    2a48:	40000400 	.word	0x40000400

00002a4c <system_gclk_init>:
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
    2a4c:	4a06      	ldr	r2, [pc, #24]	; (2a68 <system_gclk_init+0x1c>)
    2a4e:	6991      	ldr	r1, [r2, #24]
    2a50:	2308      	movs	r3, #8
    2a52:	430b      	orrs	r3, r1
    2a54:	6193      	str	r3, [r2, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    2a56:	2201      	movs	r2, #1
    2a58:	4b04      	ldr	r3, [pc, #16]	; (2a6c <system_gclk_init+0x20>)
    2a5a:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    2a5c:	0019      	movs	r1, r3
    2a5e:	780b      	ldrb	r3, [r1, #0]
    2a60:	4213      	tst	r3, r2
    2a62:	d1fc      	bne.n	2a5e <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    2a64:	4770      	bx	lr
    2a66:	46c0      	nop			; (mov r8, r8)
    2a68:	40000400 	.word	0x40000400
    2a6c:	40000c00 	.word	0x40000c00

00002a70 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    2a70:	b570      	push	{r4, r5, r6, lr}
    2a72:	0006      	movs	r6, r0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    2a74:	0005      	movs	r5, r0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    2a76:	780c      	ldrb	r4, [r1, #0]
    2a78:	0224      	lsls	r4, r4, #8
    2a7a:	4304      	orrs	r4, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    2a7c:	784b      	ldrb	r3, [r1, #1]
    2a7e:	2b00      	cmp	r3, #0
    2a80:	d002      	beq.n	2a88 <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    2a82:	2380      	movs	r3, #128	; 0x80
    2a84:	02db      	lsls	r3, r3, #11
    2a86:	431c      	orrs	r4, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    2a88:	7a4b      	ldrb	r3, [r1, #9]
    2a8a:	2b00      	cmp	r3, #0
    2a8c:	d002      	beq.n	2a94 <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    2a8e:	2380      	movs	r3, #128	; 0x80
    2a90:	031b      	lsls	r3, r3, #12
    2a92:	431c      	orrs	r4, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    2a94:	6848      	ldr	r0, [r1, #4]
    2a96:	2801      	cmp	r0, #1
    2a98:	d918      	bls.n	2acc <system_gclk_gen_set_config+0x5c>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    2a9a:	1e43      	subs	r3, r0, #1
    2a9c:	4218      	tst	r0, r3
    2a9e:	d110      	bne.n	2ac2 <system_gclk_gen_set_config+0x52>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    2aa0:	2802      	cmp	r0, #2
    2aa2:	d906      	bls.n	2ab2 <system_gclk_gen_set_config+0x42>
    2aa4:	2302      	movs	r3, #2
    2aa6:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    2aa8:	3201      	adds	r2, #1

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
						mask <<= 1) {
    2aaa:	005b      	lsls	r3, r3, #1
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    2aac:	4298      	cmp	r0, r3
    2aae:	d8fb      	bhi.n	2aa8 <system_gclk_gen_set_config+0x38>
    2ab0:	e000      	b.n	2ab4 <system_gclk_gen_set_config+0x44>
    2ab2:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    2ab4:	0212      	lsls	r2, r2, #8
    2ab6:	4332      	orrs	r2, r6
    2ab8:	0015      	movs	r5, r2
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    2aba:	2380      	movs	r3, #128	; 0x80
    2abc:	035b      	lsls	r3, r3, #13
    2abe:	431c      	orrs	r4, r3
    2ac0:	e004      	b.n	2acc <system_gclk_gen_set_config+0x5c>
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
    2ac2:	0205      	lsls	r5, r0, #8
    2ac4:	4335      	orrs	r5, r6
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;

			/* Enable non-binary division with increased duty cycle accuracy */
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    2ac6:	2380      	movs	r3, #128	; 0x80
    2ac8:	029b      	lsls	r3, r3, #10
    2aca:	431c      	orrs	r4, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    2acc:	7a0b      	ldrb	r3, [r1, #8]
    2ace:	2b00      	cmp	r3, #0
    2ad0:	d002      	beq.n	2ad8 <system_gclk_gen_set_config+0x68>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    2ad2:	2380      	movs	r3, #128	; 0x80
    2ad4:	039b      	lsls	r3, r3, #14
    2ad6:	431c      	orrs	r4, r3
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2ad8:	4a0f      	ldr	r2, [pc, #60]	; (2b18 <system_gclk_gen_set_config+0xa8>)
    2ada:	7853      	ldrb	r3, [r2, #1]
	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
	}

	while (system_gclk_is_syncing()) {
    2adc:	b25b      	sxtb	r3, r3
    2ade:	2b00      	cmp	r3, #0
    2ae0:	dbfb      	blt.n	2ada <system_gclk_gen_set_config+0x6a>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    2ae2:	4b0e      	ldr	r3, [pc, #56]	; (2b1c <system_gclk_gen_set_config+0xac>)
    2ae4:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    2ae6:	4b0e      	ldr	r3, [pc, #56]	; (2b20 <system_gclk_gen_set_config+0xb0>)
    2ae8:	701e      	strb	r6, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2aea:	4a0b      	ldr	r2, [pc, #44]	; (2b18 <system_gclk_gen_set_config+0xa8>)
    2aec:	7853      	ldrb	r3, [r2, #1]

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    2aee:	b25b      	sxtb	r3, r3
    2af0:	2b00      	cmp	r3, #0
    2af2:	dbfb      	blt.n	2aec <system_gclk_gen_set_config+0x7c>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    2af4:	4b08      	ldr	r3, [pc, #32]	; (2b18 <system_gclk_gen_set_config+0xa8>)
    2af6:	609d      	str	r5, [r3, #8]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2af8:	001a      	movs	r2, r3
    2afa:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;

	while (system_gclk_is_syncing()) {
    2afc:	b25b      	sxtb	r3, r3
    2afe:	2b00      	cmp	r3, #0
    2b00:	dbfb      	blt.n	2afa <system_gclk_gen_set_config+0x8a>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    2b02:	4a05      	ldr	r2, [pc, #20]	; (2b18 <system_gclk_gen_set_config+0xa8>)
    2b04:	6851      	ldr	r1, [r2, #4]
    2b06:	2380      	movs	r3, #128	; 0x80
    2b08:	025b      	lsls	r3, r3, #9
    2b0a:	400b      	ands	r3, r1
    2b0c:	431c      	orrs	r4, r3
    2b0e:	6054      	str	r4, [r2, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    2b10:	4b04      	ldr	r3, [pc, #16]	; (2b24 <system_gclk_gen_set_config+0xb4>)
    2b12:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2b14:	bd70      	pop	{r4, r5, r6, pc}
    2b16:	46c0      	nop			; (mov r8, r8)
    2b18:	40000c00 	.word	0x40000c00
    2b1c:	000026f5 	.word	0x000026f5
    2b20:	40000c08 	.word	0x40000c08
    2b24:	00002735 	.word	0x00002735

00002b28 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    2b28:	b510      	push	{r4, lr}
    2b2a:	0004      	movs	r4, r0
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2b2c:	4a0b      	ldr	r2, [pc, #44]	; (2b5c <system_gclk_gen_enable+0x34>)
    2b2e:	7853      	ldrb	r3, [r2, #1]
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
	while (system_gclk_is_syncing()) {
    2b30:	b25b      	sxtb	r3, r3
    2b32:	2b00      	cmp	r3, #0
    2b34:	dbfb      	blt.n	2b2e <system_gclk_gen_enable+0x6>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    2b36:	4b0a      	ldr	r3, [pc, #40]	; (2b60 <system_gclk_gen_enable+0x38>)
    2b38:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    2b3a:	4b0a      	ldr	r3, [pc, #40]	; (2b64 <system_gclk_gen_enable+0x3c>)
    2b3c:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2b3e:	4a07      	ldr	r2, [pc, #28]	; (2b5c <system_gclk_gen_enable+0x34>)
    2b40:	7853      	ldrb	r3, [r2, #1]

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
	while (system_gclk_is_syncing()) {
    2b42:	b25b      	sxtb	r3, r3
    2b44:	2b00      	cmp	r3, #0
    2b46:	dbfb      	blt.n	2b40 <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    2b48:	4a04      	ldr	r2, [pc, #16]	; (2b5c <system_gclk_gen_enable+0x34>)
    2b4a:	6853      	ldr	r3, [r2, #4]
    2b4c:	2180      	movs	r1, #128	; 0x80
    2b4e:	0249      	lsls	r1, r1, #9
    2b50:	430b      	orrs	r3, r1
    2b52:	6053      	str	r3, [r2, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    2b54:	4b04      	ldr	r3, [pc, #16]	; (2b68 <system_gclk_gen_enable+0x40>)
    2b56:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2b58:	bd10      	pop	{r4, pc}
    2b5a:	46c0      	nop			; (mov r8, r8)
    2b5c:	40000c00 	.word	0x40000c00
    2b60:	000026f5 	.word	0x000026f5
    2b64:	40000c04 	.word	0x40000c04
    2b68:	00002735 	.word	0x00002735

00002b6c <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    2b6c:	b570      	push	{r4, r5, r6, lr}
    2b6e:	0004      	movs	r4, r0
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2b70:	4a1a      	ldr	r2, [pc, #104]	; (2bdc <system_gclk_gen_get_hz+0x70>)
    2b72:	7853      	ldrb	r3, [r2, #1]
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
	while (system_gclk_is_syncing()) {
    2b74:	b25b      	sxtb	r3, r3
    2b76:	2b00      	cmp	r3, #0
    2b78:	dbfb      	blt.n	2b72 <system_gclk_gen_get_hz+0x6>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    2b7a:	4b19      	ldr	r3, [pc, #100]	; (2be0 <system_gclk_gen_get_hz+0x74>)
    2b7c:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    2b7e:	4b19      	ldr	r3, [pc, #100]	; (2be4 <system_gclk_gen_get_hz+0x78>)
    2b80:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2b82:	4a16      	ldr	r2, [pc, #88]	; (2bdc <system_gclk_gen_get_hz+0x70>)
    2b84:	7853      	ldrb	r3, [r2, #1]

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
	while (system_gclk_is_syncing()) {
    2b86:	b25b      	sxtb	r3, r3
    2b88:	2b00      	cmp	r3, #0
    2b8a:	dbfb      	blt.n	2b84 <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    2b8c:	4e13      	ldr	r6, [pc, #76]	; (2bdc <system_gclk_gen_get_hz+0x70>)
    2b8e:	6870      	ldr	r0, [r6, #4]
    2b90:	04c0      	lsls	r0, r0, #19
    2b92:	0ec0      	lsrs	r0, r0, #27
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
    2b94:	4b14      	ldr	r3, [pc, #80]	; (2be8 <system_gclk_gen_get_hz+0x7c>)
    2b96:	4798      	blx	r3
    2b98:	0005      	movs	r5, r0
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    2b9a:	4b12      	ldr	r3, [pc, #72]	; (2be4 <system_gclk_gen_get_hz+0x78>)
    2b9c:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    2b9e:	6876      	ldr	r6, [r6, #4]
    2ba0:	02f6      	lsls	r6, r6, #11
    2ba2:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    2ba4:	4b11      	ldr	r3, [pc, #68]	; (2bec <system_gclk_gen_get_hz+0x80>)
    2ba6:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2ba8:	4a0c      	ldr	r2, [pc, #48]	; (2bdc <system_gclk_gen_get_hz+0x70>)
    2baa:	7853      	ldrb	r3, [r2, #1]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
	while (system_gclk_is_syncing()) {
    2bac:	b25b      	sxtb	r3, r3
    2bae:	2b00      	cmp	r3, #0
    2bb0:	dbfb      	blt.n	2baa <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    2bb2:	4b0a      	ldr	r3, [pc, #40]	; (2bdc <system_gclk_gen_get_hz+0x70>)
    2bb4:	689c      	ldr	r4, [r3, #8]
    2bb6:	0224      	lsls	r4, r4, #8
    2bb8:	0c24      	lsrs	r4, r4, #16
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    2bba:	4b0d      	ldr	r3, [pc, #52]	; (2bf0 <system_gclk_gen_get_hz+0x84>)
    2bbc:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    2bbe:	2e00      	cmp	r6, #0
    2bc0:	d107      	bne.n	2bd2 <system_gclk_gen_get_hz+0x66>
    2bc2:	2c01      	cmp	r4, #1
    2bc4:	d907      	bls.n	2bd6 <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    2bc6:	0021      	movs	r1, r4
    2bc8:	0028      	movs	r0, r5
    2bca:	4b0a      	ldr	r3, [pc, #40]	; (2bf4 <system_gclk_gen_get_hz+0x88>)
    2bcc:	4798      	blx	r3
    2bce:	0005      	movs	r5, r0
    2bd0:	e001      	b.n	2bd6 <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    2bd2:	3401      	adds	r4, #1
    2bd4:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    2bd6:	0028      	movs	r0, r5
    2bd8:	bd70      	pop	{r4, r5, r6, pc}
    2bda:	46c0      	nop			; (mov r8, r8)
    2bdc:	40000c00 	.word	0x40000c00
    2be0:	000026f5 	.word	0x000026f5
    2be4:	40000c04 	.word	0x40000c04
    2be8:	00002765 	.word	0x00002765
    2bec:	40000c08 	.word	0x40000c08
    2bf0:	00002735 	.word	0x00002735
    2bf4:	00003201 	.word	0x00003201

00002bf8 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    2bf8:	b510      	push	{r4, lr}
    2bfa:	0004      	movs	r4, r0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    2bfc:	4b06      	ldr	r3, [pc, #24]	; (2c18 <system_gclk_chan_enable+0x20>)
    2bfe:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    2c00:	4b06      	ldr	r3, [pc, #24]	; (2c1c <system_gclk_chan_enable+0x24>)
    2c02:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    2c04:	4a06      	ldr	r2, [pc, #24]	; (2c20 <system_gclk_chan_enable+0x28>)
    2c06:	8851      	ldrh	r1, [r2, #2]
    2c08:	2380      	movs	r3, #128	; 0x80
    2c0a:	01db      	lsls	r3, r3, #7
    2c0c:	430b      	orrs	r3, r1
    2c0e:	8053      	strh	r3, [r2, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    2c10:	4b04      	ldr	r3, [pc, #16]	; (2c24 <system_gclk_chan_enable+0x2c>)
    2c12:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2c14:	bd10      	pop	{r4, pc}
    2c16:	46c0      	nop			; (mov r8, r8)
    2c18:	000026f5 	.word	0x000026f5
    2c1c:	40000c02 	.word	0x40000c02
    2c20:	40000c00 	.word	0x40000c00
    2c24:	00002735 	.word	0x00002735

00002c28 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    2c28:	b510      	push	{r4, lr}
    2c2a:	0004      	movs	r4, r0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    2c2c:	4b0f      	ldr	r3, [pc, #60]	; (2c6c <system_gclk_chan_disable+0x44>)
    2c2e:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    2c30:	4b0f      	ldr	r3, [pc, #60]	; (2c70 <system_gclk_chan_disable+0x48>)
    2c32:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    2c34:	4b0f      	ldr	r3, [pc, #60]	; (2c74 <system_gclk_chan_disable+0x4c>)
    2c36:	885a      	ldrh	r2, [r3, #2]
    2c38:	0512      	lsls	r2, r2, #20
    2c3a:	0f10      	lsrs	r0, r2, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    2c3c:	8859      	ldrh	r1, [r3, #2]
    2c3e:	4a0e      	ldr	r2, [pc, #56]	; (2c78 <system_gclk_chan_disable+0x50>)
    2c40:	400a      	ands	r2, r1
    2c42:	805a      	strh	r2, [r3, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    2c44:	8859      	ldrh	r1, [r3, #2]
    2c46:	4a0d      	ldr	r2, [pc, #52]	; (2c7c <system_gclk_chan_disable+0x54>)
    2c48:	400a      	ands	r2, r1
    2c4a:	805a      	strh	r2, [r3, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    2c4c:	0019      	movs	r1, r3
    2c4e:	2280      	movs	r2, #128	; 0x80
    2c50:	01d2      	lsls	r2, r2, #7
    2c52:	884b      	ldrh	r3, [r1, #2]
    2c54:	4213      	tst	r3, r2
    2c56:	d1fc      	bne.n	2c52 <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    2c58:	4906      	ldr	r1, [pc, #24]	; (2c74 <system_gclk_chan_disable+0x4c>)
    2c5a:	884c      	ldrh	r4, [r1, #2]
    2c5c:	0202      	lsls	r2, r0, #8
    2c5e:	4b06      	ldr	r3, [pc, #24]	; (2c78 <system_gclk_chan_disable+0x50>)
    2c60:	4023      	ands	r3, r4
    2c62:	4313      	orrs	r3, r2
    2c64:	804b      	strh	r3, [r1, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    2c66:	4b06      	ldr	r3, [pc, #24]	; (2c80 <system_gclk_chan_disable+0x58>)
    2c68:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2c6a:	bd10      	pop	{r4, pc}
    2c6c:	000026f5 	.word	0x000026f5
    2c70:	40000c02 	.word	0x40000c02
    2c74:	40000c00 	.word	0x40000c00
    2c78:	fffff0ff 	.word	0xfffff0ff
    2c7c:	ffffbfff 	.word	0xffffbfff
    2c80:	00002735 	.word	0x00002735

00002c84 <system_gclk_chan_set_config>:
 *
 */
void system_gclk_chan_set_config(
		const uint8_t channel,
		struct system_gclk_chan_config *const config)
{
    2c84:	b510      	push	{r4, lr}

	/* Cache the new config to reduce sync requirements */
	uint32_t new_clkctrl_config = (channel << GCLK_CLKCTRL_ID_Pos);

	/* Select the desired generic clock generator */
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    2c86:	780c      	ldrb	r4, [r1, #0]
    2c88:	0224      	lsls	r4, r4, #8
    2c8a:	4304      	orrs	r4, r0

	/* Disable generic clock channel */
	system_gclk_chan_disable(channel);
    2c8c:	4b02      	ldr	r3, [pc, #8]	; (2c98 <system_gclk_chan_set_config+0x14>)
    2c8e:	4798      	blx	r3

	/* Write the new configuration */
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    2c90:	b2a4      	uxth	r4, r4
    2c92:	4b02      	ldr	r3, [pc, #8]	; (2c9c <system_gclk_chan_set_config+0x18>)
    2c94:	805c      	strh	r4, [r3, #2]
}
    2c96:	bd10      	pop	{r4, pc}
    2c98:	00002c29 	.word	0x00002c29
    2c9c:	40000c00 	.word	0x40000c00

00002ca0 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    2ca0:	b510      	push	{r4, lr}
    2ca2:	0004      	movs	r4, r0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    2ca4:	4b06      	ldr	r3, [pc, #24]	; (2cc0 <system_gclk_chan_get_hz+0x20>)
    2ca6:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    2ca8:	4b06      	ldr	r3, [pc, #24]	; (2cc4 <system_gclk_chan_get_hz+0x24>)
    2caa:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    2cac:	4b06      	ldr	r3, [pc, #24]	; (2cc8 <system_gclk_chan_get_hz+0x28>)
    2cae:	885c      	ldrh	r4, [r3, #2]
    2cb0:	0524      	lsls	r4, r4, #20
    2cb2:	0f24      	lsrs	r4, r4, #28
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    2cb4:	4b05      	ldr	r3, [pc, #20]	; (2ccc <system_gclk_chan_get_hz+0x2c>)
    2cb6:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    2cb8:	0020      	movs	r0, r4
    2cba:	4b05      	ldr	r3, [pc, #20]	; (2cd0 <system_gclk_chan_get_hz+0x30>)
    2cbc:	4798      	blx	r3
}
    2cbe:	bd10      	pop	{r4, pc}
    2cc0:	000026f5 	.word	0x000026f5
    2cc4:	40000c02 	.word	0x40000c02
    2cc8:	40000c00 	.word	0x40000c00
    2ccc:	00002735 	.word	0x00002735
    2cd0:	00002b6d 	.word	0x00002b6d

00002cd4 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    2cd4:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    2cd6:	78d3      	ldrb	r3, [r2, #3]
    2cd8:	2b00      	cmp	r3, #0
    2cda:	d11e      	bne.n	2d1a <_system_pinmux_config+0x46>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    2cdc:	7813      	ldrb	r3, [r2, #0]
    2cde:	2b80      	cmp	r3, #128	; 0x80
    2ce0:	d004      	beq.n	2cec <_system_pinmux_config+0x18>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    2ce2:	061b      	lsls	r3, r3, #24
    2ce4:	2480      	movs	r4, #128	; 0x80
    2ce6:	0264      	lsls	r4, r4, #9
    2ce8:	4323      	orrs	r3, r4
    2cea:	e000      	b.n	2cee <_system_pinmux_config+0x1a>
{
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    2cec:	2300      	movs	r3, #0
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    2cee:	7854      	ldrb	r4, [r2, #1]
    2cf0:	2502      	movs	r5, #2
    2cf2:	43ac      	bics	r4, r5
    2cf4:	d10a      	bne.n	2d0c <_system_pinmux_config+0x38>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    2cf6:	7894      	ldrb	r4, [r2, #2]
    2cf8:	2c00      	cmp	r4, #0
    2cfa:	d103      	bne.n	2d04 <_system_pinmux_config+0x30>

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;
    2cfc:	2480      	movs	r4, #128	; 0x80
    2cfe:	02a4      	lsls	r4, r4, #10
    2d00:	4323      	orrs	r3, r4
    2d02:	e002      	b.n	2d0a <_system_pinmux_config+0x36>

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    2d04:	24c0      	movs	r4, #192	; 0xc0
    2d06:	02e4      	lsls	r4, r4, #11
    2d08:	4323      	orrs	r3, r4
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    2d0a:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    2d0c:	7854      	ldrb	r4, [r2, #1]
    2d0e:	3c01      	subs	r4, #1
    2d10:	2c01      	cmp	r4, #1
    2d12:	d812      	bhi.n	2d3a <_system_pinmux_config+0x66>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Cannot use a pull-up if the output driver is enabled,
			 * if requested the input buffer can only sample the current
			 * output state */
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    2d14:	4c18      	ldr	r4, [pc, #96]	; (2d78 <_system_pinmux_config+0xa4>)
    2d16:	4023      	ands	r3, r4
    2d18:	e00f      	b.n	2d3a <_system_pinmux_config+0x66>
		}
	} else {
		port->DIRCLR.reg = pin_mask;
    2d1a:	6041      	str	r1, [r0, #4]

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    2d1c:	040b      	lsls	r3, r1, #16
    2d1e:	0c1b      	lsrs	r3, r3, #16
    2d20:	24a0      	movs	r4, #160	; 0xa0
    2d22:	05e4      	lsls	r4, r4, #23
    2d24:	4323      	orrs	r3, r4
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2d26:	6283      	str	r3, [r0, #40]	; 0x28

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    2d28:	0c0b      	lsrs	r3, r1, #16
    2d2a:	24d0      	movs	r4, #208	; 0xd0
    2d2c:	0624      	lsls	r4, r4, #24
    2d2e:	4323      	orrs	r3, r4
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2d30:	6283      	str	r3, [r0, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    2d32:	78d3      	ldrb	r3, [r2, #3]
    2d34:	2b00      	cmp	r3, #0
    2d36:	d018      	beq.n	2d6a <_system_pinmux_config+0x96>
    2d38:	e01c      	b.n	2d74 <_system_pinmux_config+0xa0>

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    2d3a:	040c      	lsls	r4, r1, #16
    2d3c:	0c24      	lsrs	r4, r4, #16
    2d3e:	25a0      	movs	r5, #160	; 0xa0
    2d40:	05ed      	lsls	r5, r5, #23
    2d42:	432c      	orrs	r4, r5
    2d44:	431c      	orrs	r4, r3
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2d46:	6284      	str	r4, [r0, #40]	; 0x28

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    2d48:	0c0c      	lsrs	r4, r1, #16
    2d4a:	25d0      	movs	r5, #208	; 0xd0
    2d4c:	062d      	lsls	r5, r5, #24
    2d4e:	432c      	orrs	r4, r5
    2d50:	431c      	orrs	r4, r3
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2d52:	6284      	str	r4, [r0, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    2d54:	78d4      	ldrb	r4, [r2, #3]
    2d56:	2c00      	cmp	r4, #0
    2d58:	d10c      	bne.n	2d74 <_system_pinmux_config+0xa0>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    2d5a:	035b      	lsls	r3, r3, #13
    2d5c:	d505      	bpl.n	2d6a <_system_pinmux_config+0x96>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    2d5e:	7893      	ldrb	r3, [r2, #2]
    2d60:	2b01      	cmp	r3, #1
    2d62:	d101      	bne.n	2d68 <_system_pinmux_config+0x94>
				port->OUTSET.reg = pin_mask;
    2d64:	6181      	str	r1, [r0, #24]
    2d66:	e000      	b.n	2d6a <_system_pinmux_config+0x96>
			} else {
				port->OUTCLR.reg = pin_mask;
    2d68:	6141      	str	r1, [r0, #20]
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    2d6a:	7853      	ldrb	r3, [r2, #1]
    2d6c:	3b01      	subs	r3, #1
    2d6e:	2b01      	cmp	r3, #1
    2d70:	d800      	bhi.n	2d74 <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
    2d72:	6081      	str	r1, [r0, #8]
		}
	}
}
    2d74:	bd30      	pop	{r4, r5, pc}
    2d76:	46c0      	nop			; (mov r8, r8)
    2d78:	fffbffff 	.word	0xfffbffff

00002d7c <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    2d7c:	b510      	push	{r4, lr}
    2d7e:	0003      	movs	r3, r0
    2d80:	000a      	movs	r2, r1
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    2d82:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    2d84:	2000      	movs	r0, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    2d86:	2900      	cmp	r1, #0
    2d88:	d104      	bne.n	2d94 <system_pinmux_pin_set_config+0x18>
		return &(ports[port_index]->Group[group_index]);
    2d8a:	0958      	lsrs	r0, r3, #5
    2d8c:	01c0      	lsls	r0, r0, #7
    2d8e:	4905      	ldr	r1, [pc, #20]	; (2da4 <system_pinmux_pin_set_config+0x28>)
    2d90:	468c      	mov	ip, r1
    2d92:	4460      	add	r0, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));

	_system_pinmux_config(port, pin_mask, config);
    2d94:	211f      	movs	r1, #31
    2d96:	400b      	ands	r3, r1
    2d98:	391e      	subs	r1, #30
    2d9a:	4099      	lsls	r1, r3
    2d9c:	4b02      	ldr	r3, [pc, #8]	; (2da8 <system_pinmux_pin_set_config+0x2c>)
    2d9e:	4798      	blx	r3
}
    2da0:	bd10      	pop	{r4, pc}
    2da2:	46c0      	nop			; (mov r8, r8)
    2da4:	41004400 	.word	0x41004400
    2da8:	00002cd5 	.word	0x00002cd5

00002dac <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    2dac:	4770      	bx	lr
    2dae:	46c0      	nop			; (mov r8, r8)

00002db0 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    2db0:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    2db2:	4b05      	ldr	r3, [pc, #20]	; (2dc8 <system_init+0x18>)
    2db4:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    2db6:	4b05      	ldr	r3, [pc, #20]	; (2dcc <system_init+0x1c>)
    2db8:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    2dba:	4b05      	ldr	r3, [pc, #20]	; (2dd0 <system_init+0x20>)
    2dbc:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    2dbe:	4b05      	ldr	r3, [pc, #20]	; (2dd4 <system_init+0x24>)
    2dc0:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    2dc2:	4b05      	ldr	r3, [pc, #20]	; (2dd8 <system_init+0x28>)
    2dc4:	4798      	blx	r3
}
    2dc6:	bd10      	pop	{r4, pc}
    2dc8:	00002961 	.word	0x00002961
    2dcc:	0000268d 	.word	0x0000268d
    2dd0:	00002dad 	.word	0x00002dad
    2dd4:	00000195 	.word	0x00000195
    2dd8:	00002dad 	.word	0x00002dad

00002ddc <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    2ddc:	e7fe      	b.n	2ddc <Dummy_Handler>
    2dde:	46c0      	nop			; (mov r8, r8)

00002de0 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
    2de0:	b570      	push	{r4, r5, r6, lr}

        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
    2de2:	4b2e      	ldr	r3, [pc, #184]	; (2e9c <Reset_Handler+0xbc>)
    2de4:	4a2e      	ldr	r2, [pc, #184]	; (2ea0 <Reset_Handler+0xc0>)
    2de6:	429a      	cmp	r2, r3
    2de8:	d003      	beq.n	2df2 <Reset_Handler+0x12>
                for (; pDest < &_erelocate;) {
    2dea:	4b2e      	ldr	r3, [pc, #184]	; (2ea4 <Reset_Handler+0xc4>)
    2dec:	4a2b      	ldr	r2, [pc, #172]	; (2e9c <Reset_Handler+0xbc>)
    2dee:	429a      	cmp	r2, r3
    2df0:	d304      	bcc.n	2dfc <Reset_Handler+0x1c>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    2df2:	4b2d      	ldr	r3, [pc, #180]	; (2ea8 <Reset_Handler+0xc8>)
    2df4:	4a2d      	ldr	r2, [pc, #180]	; (2eac <Reset_Handler+0xcc>)
    2df6:	429a      	cmp	r2, r3
    2df8:	d310      	bcc.n	2e1c <Reset_Handler+0x3c>
    2dfa:	e01e      	b.n	2e3a <Reset_Handler+0x5a>
    2dfc:	4a2c      	ldr	r2, [pc, #176]	; (2eb0 <Reset_Handler+0xd0>)
    2dfe:	4b29      	ldr	r3, [pc, #164]	; (2ea4 <Reset_Handler+0xc4>)
    2e00:	3303      	adds	r3, #3
    2e02:	1a9b      	subs	r3, r3, r2
    2e04:	089b      	lsrs	r3, r3, #2
    2e06:	3301      	adds	r3, #1
    2e08:	009b      	lsls	r3, r3, #2
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    2e0a:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
    2e0c:	4823      	ldr	r0, [pc, #140]	; (2e9c <Reset_Handler+0xbc>)
    2e0e:	4924      	ldr	r1, [pc, #144]	; (2ea0 <Reset_Handler+0xc0>)
    2e10:	588c      	ldr	r4, [r1, r2]
    2e12:	5084      	str	r4, [r0, r2]
    2e14:	3204      	adds	r2, #4
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    2e16:	429a      	cmp	r2, r3
    2e18:	d1fa      	bne.n	2e10 <Reset_Handler+0x30>
    2e1a:	e7ea      	b.n	2df2 <Reset_Handler+0x12>
    2e1c:	4a25      	ldr	r2, [pc, #148]	; (2eb4 <Reset_Handler+0xd4>)
    2e1e:	4b22      	ldr	r3, [pc, #136]	; (2ea8 <Reset_Handler+0xc8>)
    2e20:	3303      	adds	r3, #3
    2e22:	1a9b      	subs	r3, r3, r2
    2e24:	089b      	lsrs	r3, r3, #2
    2e26:	3301      	adds	r3, #1
    2e28:	009b      	lsls	r3, r3, #2
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    2e2a:	2200      	movs	r2, #0
                *pDest++ = 0;
    2e2c:	481f      	ldr	r0, [pc, #124]	; (2eac <Reset_Handler+0xcc>)
    2e2e:	2100      	movs	r1, #0
    2e30:	1814      	adds	r4, r2, r0
    2e32:	6021      	str	r1, [r4, #0]
    2e34:	3204      	adds	r2, #4
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    2e36:	429a      	cmp	r2, r3
    2e38:	d1fa      	bne.n	2e30 <Reset_Handler+0x50>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    2e3a:	4a1f      	ldr	r2, [pc, #124]	; (2eb8 <Reset_Handler+0xd8>)
    2e3c:	21ff      	movs	r1, #255	; 0xff
    2e3e:	4b1f      	ldr	r3, [pc, #124]	; (2ebc <Reset_Handler+0xdc>)
    2e40:	438b      	bics	r3, r1
    2e42:	6093      	str	r3, [r2, #8]

        /* Change default QOS values to have the best performance and correct USB behaviour */
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    2e44:	39fd      	subs	r1, #253	; 0xfd
    2e46:	2390      	movs	r3, #144	; 0x90
    2e48:	005b      	lsls	r3, r3, #1
    2e4a:	4a1d      	ldr	r2, [pc, #116]	; (2ec0 <Reset_Handler+0xe0>)
    2e4c:	50d1      	str	r1, [r2, r3]
#if defined(ID_USB)
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    2e4e:	481d      	ldr	r0, [pc, #116]	; (2ec4 <Reset_Handler+0xe4>)
    2e50:	78c3      	ldrb	r3, [r0, #3]
    2e52:	2403      	movs	r4, #3
    2e54:	43a3      	bics	r3, r4
    2e56:	2202      	movs	r2, #2
    2e58:	4313      	orrs	r3, r2
    2e5a:	70c3      	strb	r3, [r0, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    2e5c:	78c3      	ldrb	r3, [r0, #3]
    2e5e:	260c      	movs	r6, #12
    2e60:	43b3      	bics	r3, r6
    2e62:	2108      	movs	r1, #8
    2e64:	430b      	orrs	r3, r1
    2e66:	70c3      	strb	r3, [r0, #3]
#endif
        DMAC->QOSCTRL.bit.DQOS = 2;
    2e68:	4b17      	ldr	r3, [pc, #92]	; (2ec8 <Reset_Handler+0xe8>)
    2e6a:	7b98      	ldrb	r0, [r3, #14]
    2e6c:	2530      	movs	r5, #48	; 0x30
    2e6e:	43a8      	bics	r0, r5
    2e70:	0005      	movs	r5, r0
    2e72:	2020      	movs	r0, #32
    2e74:	4328      	orrs	r0, r5
    2e76:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    2e78:	7b98      	ldrb	r0, [r3, #14]
    2e7a:	43b0      	bics	r0, r6
    2e7c:	4301      	orrs	r1, r0
    2e7e:	7399      	strb	r1, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    2e80:	7b99      	ldrb	r1, [r3, #14]
    2e82:	43a1      	bics	r1, r4
    2e84:	430a      	orrs	r2, r1
    2e86:	739a      	strb	r2, [r3, #14]

        /* Overwriting the default value of the NVMCTRL.CTRLB.MANW bit (errata reference 13134) */
        NVMCTRL->CTRLB.bit.MANW = 1;
    2e88:	4a10      	ldr	r2, [pc, #64]	; (2ecc <Reset_Handler+0xec>)
    2e8a:	6851      	ldr	r1, [r2, #4]
    2e8c:	2380      	movs	r3, #128	; 0x80
    2e8e:	430b      	orrs	r3, r1
    2e90:	6053      	str	r3, [r2, #4]

        /* Initialize the C library */
        __libc_init_array();
    2e92:	4b0f      	ldr	r3, [pc, #60]	; (2ed0 <Reset_Handler+0xf0>)
    2e94:	4798      	blx	r3

        /* Branch to main function */
        main();
    2e96:	4b0f      	ldr	r3, [pc, #60]	; (2ed4 <Reset_Handler+0xf4>)
    2e98:	4798      	blx	r3
    2e9a:	e7fe      	b.n	2e9a <Reset_Handler+0xba>
    2e9c:	20000000 	.word	0x20000000
    2ea0:	00005a18 	.word	0x00005a18
    2ea4:	20000078 	.word	0x20000078
    2ea8:	2000028c 	.word	0x2000028c
    2eac:	20000078 	.word	0x20000078
    2eb0:	20000004 	.word	0x20000004
    2eb4:	2000007c 	.word	0x2000007c
    2eb8:	e000ed00 	.word	0xe000ed00
    2ebc:	00000000 	.word	0x00000000
    2ec0:	41007000 	.word	0x41007000
    2ec4:	41005000 	.word	0x41005000
    2ec8:	41004800 	.word	0x41004800
    2ecc:	41004000 	.word	0x41004000
    2ed0:	00004e7d 	.word	0x00004e7d
    2ed4:	000030d5 	.word	0x000030d5

00002ed8 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
    2ed8:	0003      	movs	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    2eda:	4a06      	ldr	r2, [pc, #24]	; (2ef4 <_sbrk+0x1c>)
    2edc:	6812      	ldr	r2, [r2, #0]
    2ede:	2a00      	cmp	r2, #0
    2ee0:	d102      	bne.n	2ee8 <_sbrk+0x10>
		heap = (unsigned char *)&_end;
    2ee2:	4905      	ldr	r1, [pc, #20]	; (2ef8 <_sbrk+0x20>)
    2ee4:	4a03      	ldr	r2, [pc, #12]	; (2ef4 <_sbrk+0x1c>)
    2ee6:	6011      	str	r1, [r2, #0]
	}
	prev_heap = heap;
    2ee8:	4a02      	ldr	r2, [pc, #8]	; (2ef4 <_sbrk+0x1c>)
    2eea:	6810      	ldr	r0, [r2, #0]

	heap += incr;
    2eec:	18c3      	adds	r3, r0, r3
    2eee:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
}
    2ef0:	4770      	bx	lr
    2ef2:	46c0      	nop			; (mov r8, r8)
    2ef4:	200000d4 	.word	0x200000d4
    2ef8:	20002290 	.word	0x20002290

00002efc <configure_OCTO_peripheral>:

//=============================================================================
//! \brief OCTO Peripheral's configuration
//=============================================================================
void configure_OCTO_peripheral()
{
    2efc:	b530      	push	{r4, r5, lr}
    2efe:	b083      	sub	sp, #12
    delay_init();
    2f00:	4b1d      	ldr	r3, [pc, #116]	; (2f78 <configure_OCTO_peripheral+0x7c>)
    2f02:	4798      	blx	r3
 *
 * Enables global interrupts in the device to fire any enabled interrupt handlers.
 */
static inline void system_interrupt_enable_global(void)
{
	cpu_irq_enable();
    2f04:	2501      	movs	r5, #1
    2f06:	4b1d      	ldr	r3, [pc, #116]	; (2f7c <configure_OCTO_peripheral+0x80>)
    2f08:	701d      	strb	r5, [r3, #0]
    2f0a:	f3bf 8f5f 	dmb	sy
    2f0e:	b662      	cpsie	i
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Toggle pin output level */
	port_base->OUTTGL.reg = pin_mask;
    2f10:	2280      	movs	r2, #128	; 0x80
    2f12:	0212      	lsls	r2, r2, #8
    2f14:	4b1a      	ldr	r3, [pc, #104]	; (2f80 <configure_OCTO_peripheral+0x84>)
    2f16:	61da      	str	r2, [r3, #28]
    
    port_pin_toggle_output_level(LED_GREEN_PIN);
    
// USART
    // Configuration
    configure_usart();
    2f18:	4b1a      	ldr	r3, [pc, #104]	; (2f84 <configure_OCTO_peripheral+0x88>)
    2f1a:	4798      	blx	r3
    configure_usart_callbacks();
    2f1c:	4b1a      	ldr	r3, [pc, #104]	; (2f88 <configure_OCTO_peripheral+0x8c>)
    2f1e:	4798      	blx	r3
#ifdef DBG_MODE
printf("\n\nOCTO Board - %s, %s\n\n", __DATE__, __TIME__);
#endif

// DAC - LED stripe
    configure_dac();
    2f20:	4b1a      	ldr	r3, [pc, #104]	; (2f8c <configure_OCTO_peripheral+0x90>)
    2f22:	4798      	blx	r3
    previous_bt_mode = E_LIGHT_ON;
    2f24:	4b1a      	ldr	r3, [pc, #104]	; (2f90 <configure_OCTO_peripheral+0x94>)
    2f26:	701d      	strb	r5, [r3, #0]
    light_state.mode = E_LIGHT_FADE;
    2f28:	4b1a      	ldr	r3, [pc, #104]	; (2f94 <configure_OCTO_peripheral+0x98>)
    2f2a:	2202      	movs	r2, #2
    2f2c:	701a      	strb	r2, [r3, #0]
    light_state.freq = E_LIGHT_MEDIUM;
    2f2e:	3201      	adds	r2, #1
    2f30:	705a      	strb	r2, [r3, #1]
    light_state.led_rising = false;
    2f32:	2400      	movs	r4, #0
    2f34:	719c      	strb	r4, [r3, #6]
    light_state.led_bright = LIGHT_MAX;
    2f36:	4a18      	ldr	r2, [pc, #96]	; (2f98 <configure_OCTO_peripheral+0x9c>)
    2f38:	805a      	strh	r2, [r3, #2]
    light_state.led_max_bright = LIGHT_MAX;
    2f3a:	809a      	strh	r2, [r3, #4]
    change_light_state(light_state.mode, false);
    
// RTC - Tick (1ms)
    configure_rtc_count();
    2f3c:	4b17      	ldr	r3, [pc, #92]	; (2f9c <configure_OCTO_peripheral+0xa0>)
    2f3e:	4798      	blx	r3
    
//ADC - VMPPT & TEMP
    // Initial configuration and read of the Internal ADC - Copy and paste this code into the function of reading
    uint32_t adc_reading = 0, reading = 0;
    2f40:	9401      	str	r4, [sp, #4]
    2f42:	9400      	str	r4, [sp, #0]

    configure_adc_VMPPT();
    2f44:	4b16      	ldr	r3, [pc, #88]	; (2fa0 <configure_OCTO_peripheral+0xa4>)
    2f46:	4798      	blx	r3
    
    get_value_VMPPT(&adc_reading, &reading);
    2f48:	4669      	mov	r1, sp
    2f4a:	a801      	add	r0, sp, #4
    2f4c:	4b15      	ldr	r3, [pc, #84]	; (2fa4 <configure_OCTO_peripheral+0xa8>)
    2f4e:	4798      	blx	r3
#ifdef DBG_MODE
printf("VMPPT ADC Read: %d \t|\t converted: %d mV\n", adc_reading, reading);
#endif
    
    turn_off_adc();
    2f50:	4b15      	ldr	r3, [pc, #84]	; (2fa8 <configure_OCTO_peripheral+0xac>)
    2f52:	4798      	blx	r3
    configure_adc_TEMP();
    2f54:	4b15      	ldr	r3, [pc, #84]	; (2fac <configure_OCTO_peripheral+0xb0>)
    2f56:	4798      	blx	r3
    
    get_value_TEMP(&adc_reading, &reading);
    2f58:	4669      	mov	r1, sp
    2f5a:	a801      	add	r0, sp, #4
    2f5c:	4b14      	ldr	r3, [pc, #80]	; (2fb0 <configure_OCTO_peripheral+0xb4>)
    2f5e:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
    2f60:	4b14      	ldr	r3, [pc, #80]	; (2fb4 <configure_OCTO_peripheral+0xb8>)
    2f62:	701c      	strb	r4, [r3, #0]
	config->input_pull = PORT_PIN_PULL_UP;
    2f64:	705d      	strb	r5, [r3, #1]
	config->powersave  = false;
    2f66:	709c      	strb	r4, [r3, #2]

// Port pins - Capacitive Button
    port_get_config_defaults(&pin_conf);
    
// IC - Gas Gaue
    configure_gas_gauge();
    2f68:	4b13      	ldr	r3, [pc, #76]	; (2fb8 <configure_OCTO_peripheral+0xbc>)
    2f6a:	4798      	blx	r3
    if (gas_gauge_read(&adc_reading, &reading))
    2f6c:	4669      	mov	r1, sp
    2f6e:	a801      	add	r0, sp, #4
    2f70:	4b12      	ldr	r3, [pc, #72]	; (2fbc <configure_OCTO_peripheral+0xc0>)
    2f72:	4798      	blx	r3
    {
#ifdef DBG_MODE
        printf("Gas gauge read: %d \t|\t percent: %d\n", adc_reading, reading);
#endif
    }
}
    2f74:	b003      	add	sp, #12
    2f76:	bd30      	pop	{r4, r5, pc}
    2f78:	00000521 	.word	0x00000521
    2f7c:	20000010 	.word	0x20000010
    2f80:	41004400 	.word	0x41004400
    2f84:	00000239 	.word	0x00000239
    2f88:	0000030d 	.word	0x0000030d
    2f8c:	00000a51 	.word	0x00000a51
    2f90:	200001b5 	.word	0x200001b5
    2f94:	2000016c 	.word	0x2000016c
    2f98:	000003b6 	.word	0x000003b6
    2f9c:	00000c0d 	.word	0x00000c0d
    2fa0:	00000825 	.word	0x00000825
    2fa4:	00000919 	.word	0x00000919
    2fa8:	000008e5 	.word	0x000008e5
    2fac:	00000885 	.word	0x00000885
    2fb0:	000009ad 	.word	0x000009ad
    2fb4:	200001dc 	.word	0x200001dc
    2fb8:	00000ae5 	.word	0x00000ae5
    2fbc:	00000b9d 	.word	0x00000b9d

00002fc0 <change_light_state>:

//=============================================================================
//! \brief  Update the light struct
//=============================================================================
void change_light_state(E_LIGHT_MODE new_mode, bool update_app)
{
    2fc0:	b510      	push	{r4, lr}
    light_state.mode = new_mode;
    2fc2:	4b03      	ldr	r3, [pc, #12]	; (2fd0 <change_light_state+0x10>)
    2fc4:	7018      	strb	r0, [r3, #0]
    if (update_app) 
    2fc6:	2900      	cmp	r1, #0
    2fc8:	d001      	beq.n	2fce <change_light_state+0xe>
    {
        bt_send_light_update();
    2fca:	4b02      	ldr	r3, [pc, #8]	; (2fd4 <change_light_state+0x14>)
    2fcc:	4798      	blx	r3
    }
}
    2fce:	bd10      	pop	{r4, pc}
    2fd0:	2000016c 	.word	0x2000016c
    2fd4:	000004ed 	.word	0x000004ed

00002fd8 <change_light_freq>:

void change_light_freq(E_LIGHT_FREQ new_freq)
{
    light_state.freq = new_freq;
    2fd8:	4b01      	ldr	r3, [pc, #4]	; (2fe0 <change_light_freq+0x8>)
    2fda:	7058      	strb	r0, [r3, #1]
}
    2fdc:	4770      	bx	lr
    2fde:	46c0      	nop			; (mov r8, r8)
    2fe0:	2000016c 	.word	0x2000016c

00002fe4 <change_light_bright>:

void change_light_bright(uint16_t perthousand)
{
    light_state.led_max_bright = perthousand;
    2fe4:	4b01      	ldr	r3, [pc, #4]	; (2fec <change_light_bright+0x8>)
    2fe6:	8098      	strh	r0, [r3, #4]
}
    2fe8:	4770      	bx	lr
    2fea:	46c0      	nop			; (mov r8, r8)
    2fec:	2000016c 	.word	0x2000016c

00002ff0 <update_bright>:
//=============================================================================
bool update_bright()
{   
    bool cycle_complete = false;
         
    if (light_state.led_rising)
    2ff0:	4b0f      	ldr	r3, [pc, #60]	; (3030 <update_bright+0x40>)
    2ff2:	799b      	ldrb	r3, [r3, #6]
    2ff4:	2b00      	cmp	r3, #0
    2ff6:	d00e      	beq.n	3016 <update_bright+0x26>
    {
        light_state.led_bright++;
    2ff8:	4a0d      	ldr	r2, [pc, #52]	; (3030 <update_bright+0x40>)
    2ffa:	8853      	ldrh	r3, [r2, #2]
    2ffc:	3301      	adds	r3, #1
    2ffe:	b29b      	uxth	r3, r3
    3000:	8053      	strh	r3, [r2, #2]
        
        if (light_state.led_bright >= light_state.led_max_bright-1)
    3002:	8892      	ldrh	r2, [r2, #4]
    3004:	3a01      	subs	r2, #1
//=============================================================================
//! \brief Update the level of the brightness
//=============================================================================
bool update_bright()
{   
    bool cycle_complete = false;
    3006:	2000      	movs	r0, #0
         
    if (light_state.led_rising)
    {
        light_state.led_bright++;
        
        if (light_state.led_bright >= light_state.led_max_bright-1)
    3008:	4293      	cmp	r3, r2
    300a:	db10      	blt.n	302e <update_bright+0x3e>
        {
            light_state.led_rising = false;
    300c:	2200      	movs	r2, #0
    300e:	4b08      	ldr	r3, [pc, #32]	; (3030 <update_bright+0x40>)
    3010:	719a      	strb	r2, [r3, #6]
            cycle_complete = true;
    3012:	3001      	adds	r0, #1
    3014:	e00b      	b.n	302e <update_bright+0x3e>
        }
    }
    else
    {
        light_state.led_bright--;
    3016:	4a06      	ldr	r2, [pc, #24]	; (3030 <update_bright+0x40>)
    3018:	8853      	ldrh	r3, [r2, #2]
    301a:	3b01      	subs	r3, #1
    301c:	b29b      	uxth	r3, r3
    301e:	8053      	strh	r3, [r2, #2]
//=============================================================================
//! \brief Update the level of the brightness
//=============================================================================
bool update_bright()
{   
    bool cycle_complete = false;
    3020:	2000      	movs	r0, #0
    }
    else
    {
        light_state.led_bright--;
        
        if (light_state.led_bright <= LIGHT_MIN-1)
    3022:	2b63      	cmp	r3, #99	; 0x63
    3024:	d803      	bhi.n	302e <update_bright+0x3e>
        {
            light_state.led_rising = true;
    3026:	2201      	movs	r2, #1
    3028:	4b01      	ldr	r3, [pc, #4]	; (3030 <update_bright+0x40>)
    302a:	719a      	strb	r2, [r3, #6]
            cycle_complete = true;
    302c:	3001      	adds	r0, #1
        }
    }
    
    return cycle_complete;
}
    302e:	4770      	bx	lr
    3030:	2000016c 	.word	0x2000016c

00003034 <turn_lights>:
//=============================================================================
//! \brief Turn ON/OFF the LED Stripe
//! \param[in] bool on The on/off - TRUE = ON | FALSE = OFF
//=============================================================================
void turn_lights(bool on)
{
    3034:	b510      	push	{r4, lr}
    if (on)
    3036:	2800      	cmp	r0, #0
    3038:	d004      	beq.n	3044 <turn_lights+0x10>
    {
        set_led_bright_perthousand(light_state.led_max_bright);
    303a:	4b04      	ldr	r3, [pc, #16]	; (304c <turn_lights+0x18>)
    303c:	8898      	ldrh	r0, [r3, #4]
    303e:	4b04      	ldr	r3, [pc, #16]	; (3050 <turn_lights+0x1c>)
    3040:	4798      	blx	r3
    3042:	e002      	b.n	304a <turn_lights+0x16>
    }
    else
    {
        set_led_bright_perthousand(0);
    3044:	2000      	movs	r0, #0
    3046:	4b02      	ldr	r3, [pc, #8]	; (3050 <turn_lights+0x1c>)
    3048:	4798      	blx	r3
    }
}
    304a:	bd10      	pop	{r4, pc}
    304c:	2000016c 	.word	0x2000016c
    3050:	00000a89 	.word	0x00000a89

00003054 <drive_light>:

//=============================================================================
//! \brief  "Drive" the LED Stripe
//=============================================================================
void drive_light()
{
    3054:	b510      	push	{r4, lr}
    if (light_state.mode > E_LIGHT_ON)
    3056:	4b17      	ldr	r3, [pc, #92]	; (30b4 <drive_light+0x60>)
    3058:	781b      	ldrb	r3, [r3, #0]
    305a:	2b01      	cmp	r3, #1
    305c:	d920      	bls.n	30a0 <drive_light+0x4c>
    {
        if (tick_elapsed(led_timer) % (light_state.freq*5) == 0)
    305e:	4b16      	ldr	r3, [pc, #88]	; (30b8 <drive_light+0x64>)
    3060:	6818      	ldr	r0, [r3, #0]
    3062:	4b16      	ldr	r3, [pc, #88]	; (30bc <drive_light+0x68>)
    3064:	4798      	blx	r3
    3066:	4b13      	ldr	r3, [pc, #76]	; (30b4 <drive_light+0x60>)
    3068:	7859      	ldrb	r1, [r3, #1]
    306a:	008b      	lsls	r3, r1, #2
    306c:	1859      	adds	r1, r3, r1
    306e:	4b14      	ldr	r3, [pc, #80]	; (30c0 <drive_light+0x6c>)
    3070:	4798      	blx	r3
    3072:	2900      	cmp	r1, #0
    3074:	d11d      	bne.n	30b2 <drive_light+0x5e>
        {
            led_timer = get_tick();
    3076:	4b13      	ldr	r3, [pc, #76]	; (30c4 <drive_light+0x70>)
    3078:	4798      	blx	r3
    307a:	4b0f      	ldr	r3, [pc, #60]	; (30b8 <drive_light+0x64>)
    307c:	6018      	str	r0, [r3, #0]
            
            if (light_state.mode == E_LIGHT_FADE)
    307e:	4b0d      	ldr	r3, [pc, #52]	; (30b4 <drive_light+0x60>)
    3080:	781b      	ldrb	r3, [r3, #0]
    3082:	2b02      	cmp	r3, #2
    3084:	d103      	bne.n	308e <drive_light+0x3a>
            {
                set_led_bright_perthousand(light_state.led_bright);
    3086:	4b0b      	ldr	r3, [pc, #44]	; (30b4 <drive_light+0x60>)
    3088:	8858      	ldrh	r0, [r3, #2]
    308a:	4b0f      	ldr	r3, [pc, #60]	; (30c8 <drive_light+0x74>)
    308c:	4798      	blx	r3
            }
            if (update_bright())
    308e:	4b0f      	ldr	r3, [pc, #60]	; (30cc <drive_light+0x78>)
    3090:	4798      	blx	r3
    3092:	2800      	cmp	r0, #0
    3094:	d00d      	beq.n	30b2 <drive_light+0x5e>
            {
                turn_lights(light_state.led_rising);
    3096:	4b07      	ldr	r3, [pc, #28]	; (30b4 <drive_light+0x60>)
    3098:	7998      	ldrb	r0, [r3, #6]
    309a:	4b0d      	ldr	r3, [pc, #52]	; (30d0 <drive_light+0x7c>)
    309c:	4798      	blx	r3
    309e:	e008      	b.n	30b2 <drive_light+0x5e>
            }
        }
    }
    else if (light_state.mode == E_LIGHT_ON)
    30a0:	2b01      	cmp	r3, #1
    30a2:	d103      	bne.n	30ac <drive_light+0x58>
    {
        turn_lights(true);
    30a4:	2001      	movs	r0, #1
    30a6:	4b0a      	ldr	r3, [pc, #40]	; (30d0 <drive_light+0x7c>)
    30a8:	4798      	blx	r3
    30aa:	e002      	b.n	30b2 <drive_light+0x5e>
    }
    else
    {
        turn_lights(false);
    30ac:	2000      	movs	r0, #0
    30ae:	4b08      	ldr	r3, [pc, #32]	; (30d0 <drive_light+0x7c>)
    30b0:	4798      	blx	r3
    }
}
    30b2:	bd10      	pop	{r4, pc}
    30b4:	2000016c 	.word	0x2000016c
    30b8:	200001ac 	.word	0x200001ac
    30bc:	00000c7d 	.word	0x00000c7d
    30c0:	0000330d 	.word	0x0000330d
    30c4:	00000c71 	.word	0x00000c71
    30c8:	00000a89 	.word	0x00000a89
    30cc:	00002ff1 	.word	0x00002ff1
    30d0:	00003035 	.word	0x00003035

000030d4 <main>:

//=============================================================================
//! \brief Main Function.
//=============================================================================
int main (void)
{
    30d4:	b570      	push	{r4, r5, r6, lr}
    system_init();
    30d6:	4b34      	ldr	r3, [pc, #208]	; (31a8 <main+0xd4>)
    30d8:	4798      	blx	r3
    
    // Configure all the peripherals for the OCTO Board
    configure_OCTO_peripheral();
    30da:	4b34      	ldr	r3, [pc, #208]	; (31ac <main+0xd8>)
    30dc:	4798      	blx	r3
    
    //bcap_timer = get_tick();                              //TODO verify if works without this and remove
    bcap_touch_counter = 0;
    30de:	2300      	movs	r3, #0
    30e0:	4a33      	ldr	r2, [pc, #204]	; (31b0 <main+0xdc>)
    30e2:	6013      	str	r3, [r2, #0]
    bcap_notouch_counter = 0;
    30e4:	4a33      	ldr	r2, [pc, #204]	; (31b4 <main+0xe0>)
    30e6:	6013      	str	r3, [r2, #0]
    bcap_low = 0;
    30e8:	4a33      	ldr	r2, [pc, #204]	; (31b8 <main+0xe4>)
    30ea:	6013      	str	r3, [r2, #0]
    bcap_high = 0x000FFFFF;
    30ec:	4933      	ldr	r1, [pc, #204]	; (31bc <main+0xe8>)
    30ee:	4a34      	ldr	r2, [pc, #208]	; (31c0 <main+0xec>)
    30f0:	6011      	str	r1, [r2, #0]
    bcap_limit_temp = 0;
    30f2:	4a34      	ldr	r2, [pc, #208]	; (31c4 <main+0xf0>)
    30f4:	6013      	str	r3, [r2, #0]
    bcap_calibrate_counter = 0;
    30f6:	4a34      	ldr	r2, [pc, #208]	; (31c8 <main+0xf4>)
    30f8:	6013      	str	r3, [r2, #0]
    sos_mode = false;
    30fa:	4a34      	ldr	r2, [pc, #208]	; (31cc <main+0xf8>)
    30fc:	7013      	strb	r3, [r2, #0]
    activated = false;
    30fe:	4a34      	ldr	r2, [pc, #208]	; (31d0 <main+0xfc>)
    3100:	7013      	strb	r3, [r2, #0]
    batt_reached_max = false;
    3102:	4a34      	ldr	r2, [pc, #208]	; (31d4 <main+0x100>)
    3104:	7013      	strb	r3, [r2, #0]
    
    while (true)
    {         
        drive_light();
    3106:	4e34      	ldr	r6, [pc, #208]	; (31d8 <main+0x104>)
        bt_usart_receive_job();
    3108:	4d34      	ldr	r5, [pc, #208]	; (31dc <main+0x108>)
            //
                //bt_usart_write_job(buf, 8); //13 //20
            //}
        //}
        
        if (tick_elapsed(bcap_timer) % 500 == 0)
    310a:	4c35      	ldr	r4, [pc, #212]	; (31e0 <main+0x10c>)
    activated = false;
    batt_reached_max = false;
    
    while (true)
    {         
        drive_light();
    310c:	47b0      	blx	r6
        bt_usart_receive_job();
    310e:	47a8      	blx	r5
            //
                //bt_usart_write_job(buf, 8); //13 //20
            //}
        //}
        
        if (tick_elapsed(bcap_timer) % 500 == 0)
    3110:	6820      	ldr	r0, [r4, #0]
    3112:	4b34      	ldr	r3, [pc, #208]	; (31e4 <main+0x110>)
    3114:	4798      	blx	r3
    3116:	21fa      	movs	r1, #250	; 0xfa
    3118:	0049      	lsls	r1, r1, #1
    311a:	4b33      	ldr	r3, [pc, #204]	; (31e8 <main+0x114>)
    311c:	4798      	blx	r3
    311e:	2900      	cmp	r1, #0
    3120:	d1f4      	bne.n	310c <main+0x38>
        {
            delay_us(250);
    3122:	20fa      	movs	r0, #250	; 0xfa
    3124:	4b31      	ldr	r3, [pc, #196]	; (31ec <main+0x118>)
    3126:	4798      	blx	r3
	base->OUTCLR.reg = mask & ~level;
}

inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->IN.reg & arch_ioport_pin_to_mask(pin);
    3128:	4b31      	ldr	r3, [pc, #196]	; (31f0 <main+0x11c>)
    312a:	6a1b      	ldr	r3, [r3, #32]
            if (ioport_get_pin_level(INPUT_BCAP_PIN) == INPUT_BCAP_ACTIVE)
    312c:	01db      	lsls	r3, r3, #7
    312e:	d51c      	bpl.n	316a <main+0x96>
            {
                bcap_notouch_counter = 0;
    3130:	2200      	movs	r2, #0
    3132:	4b20      	ldr	r3, [pc, #128]	; (31b4 <main+0xe0>)
    3134:	601a      	str	r2, [r3, #0]
                bcap_touch_counter++;
    3136:	4a1e      	ldr	r2, [pc, #120]	; (31b0 <main+0xdc>)
    3138:	6813      	ldr	r3, [r2, #0]
    313a:	3301      	adds	r3, #1
    313c:	6013      	str	r3, [r2, #0]
                
                if (bcap_touch_counter == 2)
    313e:	2b02      	cmp	r3, #2
    3140:	d1e4      	bne.n	310c <main+0x38>
                {
                    if (activated)
    3142:	4b23      	ldr	r3, [pc, #140]	; (31d0 <main+0xfc>)
    3144:	781b      	ldrb	r3, [r3, #0]
    3146:	2b00      	cmp	r3, #0
    3148:	d008      	beq.n	315c <main+0x88>
                    {
                        previous_bt_mode = light_state.mode;
    314a:	4b2a      	ldr	r3, [pc, #168]	; (31f4 <main+0x120>)
    314c:	7819      	ldrb	r1, [r3, #0]
    314e:	4a2a      	ldr	r2, [pc, #168]	; (31f8 <main+0x124>)
    3150:	7011      	strb	r1, [r2, #0]
//=============================================================================
//! \brief  Update the light struct
//=============================================================================
void change_light_state(E_LIGHT_MODE new_mode, bool update_app)
{
    light_state.mode = new_mode;
    3152:	2200      	movs	r2, #0
    3154:	701a      	strb	r2, [r3, #0]
    if (update_app) 
    {
        bt_send_light_update();
    3156:	4b29      	ldr	r3, [pc, #164]	; (31fc <main+0x128>)
    3158:	4798      	blx	r3
    315a:	e7d7      	b.n	310c <main+0x38>
                        previous_bt_mode = light_state.mode;
                        change_light_state(E_LIGHT_OFF, true);
                    }
                    else
                    {
                        change_light_state(previous_bt_mode, true);
    315c:	4b26      	ldr	r3, [pc, #152]	; (31f8 <main+0x124>)
//=============================================================================
//! \brief  Update the light struct
//=============================================================================
void change_light_state(E_LIGHT_MODE new_mode, bool update_app)
{
    light_state.mode = new_mode;
    315e:	781a      	ldrb	r2, [r3, #0]
    3160:	4b24      	ldr	r3, [pc, #144]	; (31f4 <main+0x120>)
    3162:	701a      	strb	r2, [r3, #0]
    if (update_app) 
    {
        bt_send_light_update();
    3164:	4b25      	ldr	r3, [pc, #148]	; (31fc <main+0x128>)
    3166:	4798      	blx	r3
    3168:	e7d0      	b.n	310c <main+0x38>
                    {
                        change_light_state(previous_bt_mode, true);
                    }
                }
            }
            else if(bcap_touch_counter > 0)
    316a:	4b11      	ldr	r3, [pc, #68]	; (31b0 <main+0xdc>)
    316c:	681b      	ldr	r3, [r3, #0]
    316e:	2b00      	cmp	r3, #0
    3170:	d0cc      	beq.n	310c <main+0x38>
            {
                if (bcap_notouch_counter < 3)
    3172:	4a10      	ldr	r2, [pc, #64]	; (31b4 <main+0xe0>)
    3174:	6812      	ldr	r2, [r2, #0]
    3176:	2a02      	cmp	r2, #2
    3178:	d8c8      	bhi.n	310c <main+0x38>
                {
                    bcap_notouch_counter++;
    317a:	3201      	adds	r2, #1
    317c:	490d      	ldr	r1, [pc, #52]	; (31b4 <main+0xe0>)
    317e:	600a      	str	r2, [r1, #0]
                    
                    if (bcap_notouch_counter > 1)
    3180:	2a01      	cmp	r2, #1
    3182:	d9c3      	bls.n	310c <main+0x38>
                    {
                        if (bcap_touch_counter >= 2)
    3184:	2b01      	cmp	r3, #1
    3186:	d90a      	bls.n	319e <main+0xca>
                        {
                            if (activated)
    3188:	4b11      	ldr	r3, [pc, #68]	; (31d0 <main+0xfc>)
    318a:	781b      	ldrb	r3, [r3, #0]
    318c:	2b00      	cmp	r3, #0
    318e:	d003      	beq.n	3198 <main+0xc4>
                            {
                                activated = false;
    3190:	2200      	movs	r2, #0
    3192:	4b0f      	ldr	r3, [pc, #60]	; (31d0 <main+0xfc>)
    3194:	701a      	strb	r2, [r3, #0]
    3196:	e002      	b.n	319e <main+0xca>
                            }
                            else
                            {
                                activated = true;
    3198:	2201      	movs	r2, #1
    319a:	4b0d      	ldr	r3, [pc, #52]	; (31d0 <main+0xfc>)
    319c:	701a      	strb	r2, [r3, #0]
                            }
                        }
                        
                        bcap_touch_counter = 0;
    319e:	2200      	movs	r2, #0
    31a0:	4b03      	ldr	r3, [pc, #12]	; (31b0 <main+0xdc>)
    31a2:	601a      	str	r2, [r3, #0]
    31a4:	e7b2      	b.n	310c <main+0x38>
    31a6:	46c0      	nop			; (mov r8, r8)
    31a8:	00002db1 	.word	0x00002db1
    31ac:	00002efd 	.word	0x00002efd
    31b0:	20000124 	.word	0x20000124
    31b4:	200001d4 	.word	0x200001d4
    31b8:	200001e0 	.word	0x200001e0
    31bc:	000fffff 	.word	0x000fffff
    31c0:	2000015c 	.word	0x2000015c
    31c4:	20000164 	.word	0x20000164
    31c8:	200001b0 	.word	0x200001b0
    31cc:	200001a9 	.word	0x200001a9
    31d0:	20000160 	.word	0x20000160
    31d4:	20000168 	.word	0x20000168
    31d8:	00003055 	.word	0x00003055
    31dc:	00000341 	.word	0x00000341
    31e0:	200001cc 	.word	0x200001cc
    31e4:	00000c7d 	.word	0x00000c7d
    31e8:	0000330d 	.word	0x0000330d
    31ec:	00000561 	.word	0x00000561
    31f0:	41004400 	.word	0x41004400
    31f4:	2000016c 	.word	0x2000016c
    31f8:	200001b5 	.word	0x200001b5
    31fc:	000004ed 	.word	0x000004ed

00003200 <__aeabi_uidiv>:
    3200:	2200      	movs	r2, #0
    3202:	0843      	lsrs	r3, r0, #1
    3204:	428b      	cmp	r3, r1
    3206:	d374      	bcc.n	32f2 <__aeabi_uidiv+0xf2>
    3208:	0903      	lsrs	r3, r0, #4
    320a:	428b      	cmp	r3, r1
    320c:	d35f      	bcc.n	32ce <__aeabi_uidiv+0xce>
    320e:	0a03      	lsrs	r3, r0, #8
    3210:	428b      	cmp	r3, r1
    3212:	d344      	bcc.n	329e <__aeabi_uidiv+0x9e>
    3214:	0b03      	lsrs	r3, r0, #12
    3216:	428b      	cmp	r3, r1
    3218:	d328      	bcc.n	326c <__aeabi_uidiv+0x6c>
    321a:	0c03      	lsrs	r3, r0, #16
    321c:	428b      	cmp	r3, r1
    321e:	d30d      	bcc.n	323c <__aeabi_uidiv+0x3c>
    3220:	22ff      	movs	r2, #255	; 0xff
    3222:	0209      	lsls	r1, r1, #8
    3224:	ba12      	rev	r2, r2
    3226:	0c03      	lsrs	r3, r0, #16
    3228:	428b      	cmp	r3, r1
    322a:	d302      	bcc.n	3232 <__aeabi_uidiv+0x32>
    322c:	1212      	asrs	r2, r2, #8
    322e:	0209      	lsls	r1, r1, #8
    3230:	d065      	beq.n	32fe <__aeabi_uidiv+0xfe>
    3232:	0b03      	lsrs	r3, r0, #12
    3234:	428b      	cmp	r3, r1
    3236:	d319      	bcc.n	326c <__aeabi_uidiv+0x6c>
    3238:	e000      	b.n	323c <__aeabi_uidiv+0x3c>
    323a:	0a09      	lsrs	r1, r1, #8
    323c:	0bc3      	lsrs	r3, r0, #15
    323e:	428b      	cmp	r3, r1
    3240:	d301      	bcc.n	3246 <__aeabi_uidiv+0x46>
    3242:	03cb      	lsls	r3, r1, #15
    3244:	1ac0      	subs	r0, r0, r3
    3246:	4152      	adcs	r2, r2
    3248:	0b83      	lsrs	r3, r0, #14
    324a:	428b      	cmp	r3, r1
    324c:	d301      	bcc.n	3252 <__aeabi_uidiv+0x52>
    324e:	038b      	lsls	r3, r1, #14
    3250:	1ac0      	subs	r0, r0, r3
    3252:	4152      	adcs	r2, r2
    3254:	0b43      	lsrs	r3, r0, #13
    3256:	428b      	cmp	r3, r1
    3258:	d301      	bcc.n	325e <__aeabi_uidiv+0x5e>
    325a:	034b      	lsls	r3, r1, #13
    325c:	1ac0      	subs	r0, r0, r3
    325e:	4152      	adcs	r2, r2
    3260:	0b03      	lsrs	r3, r0, #12
    3262:	428b      	cmp	r3, r1
    3264:	d301      	bcc.n	326a <__aeabi_uidiv+0x6a>
    3266:	030b      	lsls	r3, r1, #12
    3268:	1ac0      	subs	r0, r0, r3
    326a:	4152      	adcs	r2, r2
    326c:	0ac3      	lsrs	r3, r0, #11
    326e:	428b      	cmp	r3, r1
    3270:	d301      	bcc.n	3276 <__aeabi_uidiv+0x76>
    3272:	02cb      	lsls	r3, r1, #11
    3274:	1ac0      	subs	r0, r0, r3
    3276:	4152      	adcs	r2, r2
    3278:	0a83      	lsrs	r3, r0, #10
    327a:	428b      	cmp	r3, r1
    327c:	d301      	bcc.n	3282 <__aeabi_uidiv+0x82>
    327e:	028b      	lsls	r3, r1, #10
    3280:	1ac0      	subs	r0, r0, r3
    3282:	4152      	adcs	r2, r2
    3284:	0a43      	lsrs	r3, r0, #9
    3286:	428b      	cmp	r3, r1
    3288:	d301      	bcc.n	328e <__aeabi_uidiv+0x8e>
    328a:	024b      	lsls	r3, r1, #9
    328c:	1ac0      	subs	r0, r0, r3
    328e:	4152      	adcs	r2, r2
    3290:	0a03      	lsrs	r3, r0, #8
    3292:	428b      	cmp	r3, r1
    3294:	d301      	bcc.n	329a <__aeabi_uidiv+0x9a>
    3296:	020b      	lsls	r3, r1, #8
    3298:	1ac0      	subs	r0, r0, r3
    329a:	4152      	adcs	r2, r2
    329c:	d2cd      	bcs.n	323a <__aeabi_uidiv+0x3a>
    329e:	09c3      	lsrs	r3, r0, #7
    32a0:	428b      	cmp	r3, r1
    32a2:	d301      	bcc.n	32a8 <__aeabi_uidiv+0xa8>
    32a4:	01cb      	lsls	r3, r1, #7
    32a6:	1ac0      	subs	r0, r0, r3
    32a8:	4152      	adcs	r2, r2
    32aa:	0983      	lsrs	r3, r0, #6
    32ac:	428b      	cmp	r3, r1
    32ae:	d301      	bcc.n	32b4 <__aeabi_uidiv+0xb4>
    32b0:	018b      	lsls	r3, r1, #6
    32b2:	1ac0      	subs	r0, r0, r3
    32b4:	4152      	adcs	r2, r2
    32b6:	0943      	lsrs	r3, r0, #5
    32b8:	428b      	cmp	r3, r1
    32ba:	d301      	bcc.n	32c0 <__aeabi_uidiv+0xc0>
    32bc:	014b      	lsls	r3, r1, #5
    32be:	1ac0      	subs	r0, r0, r3
    32c0:	4152      	adcs	r2, r2
    32c2:	0903      	lsrs	r3, r0, #4
    32c4:	428b      	cmp	r3, r1
    32c6:	d301      	bcc.n	32cc <__aeabi_uidiv+0xcc>
    32c8:	010b      	lsls	r3, r1, #4
    32ca:	1ac0      	subs	r0, r0, r3
    32cc:	4152      	adcs	r2, r2
    32ce:	08c3      	lsrs	r3, r0, #3
    32d0:	428b      	cmp	r3, r1
    32d2:	d301      	bcc.n	32d8 <__aeabi_uidiv+0xd8>
    32d4:	00cb      	lsls	r3, r1, #3
    32d6:	1ac0      	subs	r0, r0, r3
    32d8:	4152      	adcs	r2, r2
    32da:	0883      	lsrs	r3, r0, #2
    32dc:	428b      	cmp	r3, r1
    32de:	d301      	bcc.n	32e4 <__aeabi_uidiv+0xe4>
    32e0:	008b      	lsls	r3, r1, #2
    32e2:	1ac0      	subs	r0, r0, r3
    32e4:	4152      	adcs	r2, r2
    32e6:	0843      	lsrs	r3, r0, #1
    32e8:	428b      	cmp	r3, r1
    32ea:	d301      	bcc.n	32f0 <__aeabi_uidiv+0xf0>
    32ec:	004b      	lsls	r3, r1, #1
    32ee:	1ac0      	subs	r0, r0, r3
    32f0:	4152      	adcs	r2, r2
    32f2:	1a41      	subs	r1, r0, r1
    32f4:	d200      	bcs.n	32f8 <__aeabi_uidiv+0xf8>
    32f6:	4601      	mov	r1, r0
    32f8:	4152      	adcs	r2, r2
    32fa:	4610      	mov	r0, r2
    32fc:	4770      	bx	lr
    32fe:	e7ff      	b.n	3300 <__aeabi_uidiv+0x100>
    3300:	b501      	push	{r0, lr}
    3302:	2000      	movs	r0, #0
    3304:	f000 f8f0 	bl	34e8 <__aeabi_idiv0>
    3308:	bd02      	pop	{r1, pc}
    330a:	46c0      	nop			; (mov r8, r8)

0000330c <__aeabi_uidivmod>:
    330c:	2900      	cmp	r1, #0
    330e:	d0f7      	beq.n	3300 <__aeabi_uidiv+0x100>
    3310:	e776      	b.n	3200 <__aeabi_uidiv>
    3312:	4770      	bx	lr

00003314 <__aeabi_idiv>:
    3314:	4603      	mov	r3, r0
    3316:	430b      	orrs	r3, r1
    3318:	d47f      	bmi.n	341a <__aeabi_idiv+0x106>
    331a:	2200      	movs	r2, #0
    331c:	0843      	lsrs	r3, r0, #1
    331e:	428b      	cmp	r3, r1
    3320:	d374      	bcc.n	340c <__aeabi_idiv+0xf8>
    3322:	0903      	lsrs	r3, r0, #4
    3324:	428b      	cmp	r3, r1
    3326:	d35f      	bcc.n	33e8 <__aeabi_idiv+0xd4>
    3328:	0a03      	lsrs	r3, r0, #8
    332a:	428b      	cmp	r3, r1
    332c:	d344      	bcc.n	33b8 <__aeabi_idiv+0xa4>
    332e:	0b03      	lsrs	r3, r0, #12
    3330:	428b      	cmp	r3, r1
    3332:	d328      	bcc.n	3386 <__aeabi_idiv+0x72>
    3334:	0c03      	lsrs	r3, r0, #16
    3336:	428b      	cmp	r3, r1
    3338:	d30d      	bcc.n	3356 <__aeabi_idiv+0x42>
    333a:	22ff      	movs	r2, #255	; 0xff
    333c:	0209      	lsls	r1, r1, #8
    333e:	ba12      	rev	r2, r2
    3340:	0c03      	lsrs	r3, r0, #16
    3342:	428b      	cmp	r3, r1
    3344:	d302      	bcc.n	334c <__aeabi_idiv+0x38>
    3346:	1212      	asrs	r2, r2, #8
    3348:	0209      	lsls	r1, r1, #8
    334a:	d065      	beq.n	3418 <__aeabi_idiv+0x104>
    334c:	0b03      	lsrs	r3, r0, #12
    334e:	428b      	cmp	r3, r1
    3350:	d319      	bcc.n	3386 <__aeabi_idiv+0x72>
    3352:	e000      	b.n	3356 <__aeabi_idiv+0x42>
    3354:	0a09      	lsrs	r1, r1, #8
    3356:	0bc3      	lsrs	r3, r0, #15
    3358:	428b      	cmp	r3, r1
    335a:	d301      	bcc.n	3360 <__aeabi_idiv+0x4c>
    335c:	03cb      	lsls	r3, r1, #15
    335e:	1ac0      	subs	r0, r0, r3
    3360:	4152      	adcs	r2, r2
    3362:	0b83      	lsrs	r3, r0, #14
    3364:	428b      	cmp	r3, r1
    3366:	d301      	bcc.n	336c <__aeabi_idiv+0x58>
    3368:	038b      	lsls	r3, r1, #14
    336a:	1ac0      	subs	r0, r0, r3
    336c:	4152      	adcs	r2, r2
    336e:	0b43      	lsrs	r3, r0, #13
    3370:	428b      	cmp	r3, r1
    3372:	d301      	bcc.n	3378 <__aeabi_idiv+0x64>
    3374:	034b      	lsls	r3, r1, #13
    3376:	1ac0      	subs	r0, r0, r3
    3378:	4152      	adcs	r2, r2
    337a:	0b03      	lsrs	r3, r0, #12
    337c:	428b      	cmp	r3, r1
    337e:	d301      	bcc.n	3384 <__aeabi_idiv+0x70>
    3380:	030b      	lsls	r3, r1, #12
    3382:	1ac0      	subs	r0, r0, r3
    3384:	4152      	adcs	r2, r2
    3386:	0ac3      	lsrs	r3, r0, #11
    3388:	428b      	cmp	r3, r1
    338a:	d301      	bcc.n	3390 <__aeabi_idiv+0x7c>
    338c:	02cb      	lsls	r3, r1, #11
    338e:	1ac0      	subs	r0, r0, r3
    3390:	4152      	adcs	r2, r2
    3392:	0a83      	lsrs	r3, r0, #10
    3394:	428b      	cmp	r3, r1
    3396:	d301      	bcc.n	339c <__aeabi_idiv+0x88>
    3398:	028b      	lsls	r3, r1, #10
    339a:	1ac0      	subs	r0, r0, r3
    339c:	4152      	adcs	r2, r2
    339e:	0a43      	lsrs	r3, r0, #9
    33a0:	428b      	cmp	r3, r1
    33a2:	d301      	bcc.n	33a8 <__aeabi_idiv+0x94>
    33a4:	024b      	lsls	r3, r1, #9
    33a6:	1ac0      	subs	r0, r0, r3
    33a8:	4152      	adcs	r2, r2
    33aa:	0a03      	lsrs	r3, r0, #8
    33ac:	428b      	cmp	r3, r1
    33ae:	d301      	bcc.n	33b4 <__aeabi_idiv+0xa0>
    33b0:	020b      	lsls	r3, r1, #8
    33b2:	1ac0      	subs	r0, r0, r3
    33b4:	4152      	adcs	r2, r2
    33b6:	d2cd      	bcs.n	3354 <__aeabi_idiv+0x40>
    33b8:	09c3      	lsrs	r3, r0, #7
    33ba:	428b      	cmp	r3, r1
    33bc:	d301      	bcc.n	33c2 <__aeabi_idiv+0xae>
    33be:	01cb      	lsls	r3, r1, #7
    33c0:	1ac0      	subs	r0, r0, r3
    33c2:	4152      	adcs	r2, r2
    33c4:	0983      	lsrs	r3, r0, #6
    33c6:	428b      	cmp	r3, r1
    33c8:	d301      	bcc.n	33ce <__aeabi_idiv+0xba>
    33ca:	018b      	lsls	r3, r1, #6
    33cc:	1ac0      	subs	r0, r0, r3
    33ce:	4152      	adcs	r2, r2
    33d0:	0943      	lsrs	r3, r0, #5
    33d2:	428b      	cmp	r3, r1
    33d4:	d301      	bcc.n	33da <__aeabi_idiv+0xc6>
    33d6:	014b      	lsls	r3, r1, #5
    33d8:	1ac0      	subs	r0, r0, r3
    33da:	4152      	adcs	r2, r2
    33dc:	0903      	lsrs	r3, r0, #4
    33de:	428b      	cmp	r3, r1
    33e0:	d301      	bcc.n	33e6 <__aeabi_idiv+0xd2>
    33e2:	010b      	lsls	r3, r1, #4
    33e4:	1ac0      	subs	r0, r0, r3
    33e6:	4152      	adcs	r2, r2
    33e8:	08c3      	lsrs	r3, r0, #3
    33ea:	428b      	cmp	r3, r1
    33ec:	d301      	bcc.n	33f2 <__aeabi_idiv+0xde>
    33ee:	00cb      	lsls	r3, r1, #3
    33f0:	1ac0      	subs	r0, r0, r3
    33f2:	4152      	adcs	r2, r2
    33f4:	0883      	lsrs	r3, r0, #2
    33f6:	428b      	cmp	r3, r1
    33f8:	d301      	bcc.n	33fe <__aeabi_idiv+0xea>
    33fa:	008b      	lsls	r3, r1, #2
    33fc:	1ac0      	subs	r0, r0, r3
    33fe:	4152      	adcs	r2, r2
    3400:	0843      	lsrs	r3, r0, #1
    3402:	428b      	cmp	r3, r1
    3404:	d301      	bcc.n	340a <__aeabi_idiv+0xf6>
    3406:	004b      	lsls	r3, r1, #1
    3408:	1ac0      	subs	r0, r0, r3
    340a:	4152      	adcs	r2, r2
    340c:	1a41      	subs	r1, r0, r1
    340e:	d200      	bcs.n	3412 <__aeabi_idiv+0xfe>
    3410:	4601      	mov	r1, r0
    3412:	4152      	adcs	r2, r2
    3414:	4610      	mov	r0, r2
    3416:	4770      	bx	lr
    3418:	e05d      	b.n	34d6 <__aeabi_idiv+0x1c2>
    341a:	0fca      	lsrs	r2, r1, #31
    341c:	d000      	beq.n	3420 <__aeabi_idiv+0x10c>
    341e:	4249      	negs	r1, r1
    3420:	1003      	asrs	r3, r0, #32
    3422:	d300      	bcc.n	3426 <__aeabi_idiv+0x112>
    3424:	4240      	negs	r0, r0
    3426:	4053      	eors	r3, r2
    3428:	2200      	movs	r2, #0
    342a:	469c      	mov	ip, r3
    342c:	0903      	lsrs	r3, r0, #4
    342e:	428b      	cmp	r3, r1
    3430:	d32d      	bcc.n	348e <__aeabi_idiv+0x17a>
    3432:	0a03      	lsrs	r3, r0, #8
    3434:	428b      	cmp	r3, r1
    3436:	d312      	bcc.n	345e <__aeabi_idiv+0x14a>
    3438:	22fc      	movs	r2, #252	; 0xfc
    343a:	0189      	lsls	r1, r1, #6
    343c:	ba12      	rev	r2, r2
    343e:	0a03      	lsrs	r3, r0, #8
    3440:	428b      	cmp	r3, r1
    3442:	d30c      	bcc.n	345e <__aeabi_idiv+0x14a>
    3444:	0189      	lsls	r1, r1, #6
    3446:	1192      	asrs	r2, r2, #6
    3448:	428b      	cmp	r3, r1
    344a:	d308      	bcc.n	345e <__aeabi_idiv+0x14a>
    344c:	0189      	lsls	r1, r1, #6
    344e:	1192      	asrs	r2, r2, #6
    3450:	428b      	cmp	r3, r1
    3452:	d304      	bcc.n	345e <__aeabi_idiv+0x14a>
    3454:	0189      	lsls	r1, r1, #6
    3456:	d03a      	beq.n	34ce <__aeabi_idiv+0x1ba>
    3458:	1192      	asrs	r2, r2, #6
    345a:	e000      	b.n	345e <__aeabi_idiv+0x14a>
    345c:	0989      	lsrs	r1, r1, #6
    345e:	09c3      	lsrs	r3, r0, #7
    3460:	428b      	cmp	r3, r1
    3462:	d301      	bcc.n	3468 <__aeabi_idiv+0x154>
    3464:	01cb      	lsls	r3, r1, #7
    3466:	1ac0      	subs	r0, r0, r3
    3468:	4152      	adcs	r2, r2
    346a:	0983      	lsrs	r3, r0, #6
    346c:	428b      	cmp	r3, r1
    346e:	d301      	bcc.n	3474 <__aeabi_idiv+0x160>
    3470:	018b      	lsls	r3, r1, #6
    3472:	1ac0      	subs	r0, r0, r3
    3474:	4152      	adcs	r2, r2
    3476:	0943      	lsrs	r3, r0, #5
    3478:	428b      	cmp	r3, r1
    347a:	d301      	bcc.n	3480 <__aeabi_idiv+0x16c>
    347c:	014b      	lsls	r3, r1, #5
    347e:	1ac0      	subs	r0, r0, r3
    3480:	4152      	adcs	r2, r2
    3482:	0903      	lsrs	r3, r0, #4
    3484:	428b      	cmp	r3, r1
    3486:	d301      	bcc.n	348c <__aeabi_idiv+0x178>
    3488:	010b      	lsls	r3, r1, #4
    348a:	1ac0      	subs	r0, r0, r3
    348c:	4152      	adcs	r2, r2
    348e:	08c3      	lsrs	r3, r0, #3
    3490:	428b      	cmp	r3, r1
    3492:	d301      	bcc.n	3498 <__aeabi_idiv+0x184>
    3494:	00cb      	lsls	r3, r1, #3
    3496:	1ac0      	subs	r0, r0, r3
    3498:	4152      	adcs	r2, r2
    349a:	0883      	lsrs	r3, r0, #2
    349c:	428b      	cmp	r3, r1
    349e:	d301      	bcc.n	34a4 <__aeabi_idiv+0x190>
    34a0:	008b      	lsls	r3, r1, #2
    34a2:	1ac0      	subs	r0, r0, r3
    34a4:	4152      	adcs	r2, r2
    34a6:	d2d9      	bcs.n	345c <__aeabi_idiv+0x148>
    34a8:	0843      	lsrs	r3, r0, #1
    34aa:	428b      	cmp	r3, r1
    34ac:	d301      	bcc.n	34b2 <__aeabi_idiv+0x19e>
    34ae:	004b      	lsls	r3, r1, #1
    34b0:	1ac0      	subs	r0, r0, r3
    34b2:	4152      	adcs	r2, r2
    34b4:	1a41      	subs	r1, r0, r1
    34b6:	d200      	bcs.n	34ba <__aeabi_idiv+0x1a6>
    34b8:	4601      	mov	r1, r0
    34ba:	4663      	mov	r3, ip
    34bc:	4152      	adcs	r2, r2
    34be:	105b      	asrs	r3, r3, #1
    34c0:	4610      	mov	r0, r2
    34c2:	d301      	bcc.n	34c8 <__aeabi_idiv+0x1b4>
    34c4:	4240      	negs	r0, r0
    34c6:	2b00      	cmp	r3, #0
    34c8:	d500      	bpl.n	34cc <__aeabi_idiv+0x1b8>
    34ca:	4249      	negs	r1, r1
    34cc:	4770      	bx	lr
    34ce:	4663      	mov	r3, ip
    34d0:	105b      	asrs	r3, r3, #1
    34d2:	d300      	bcc.n	34d6 <__aeabi_idiv+0x1c2>
    34d4:	4240      	negs	r0, r0
    34d6:	b501      	push	{r0, lr}
    34d8:	2000      	movs	r0, #0
    34da:	f000 f805 	bl	34e8 <__aeabi_idiv0>
    34de:	bd02      	pop	{r1, pc}

000034e0 <__aeabi_idivmod>:
    34e0:	2900      	cmp	r1, #0
    34e2:	d0f8      	beq.n	34d6 <__aeabi_idiv+0x1c2>
    34e4:	e716      	b.n	3314 <__aeabi_idiv>
    34e6:	4770      	bx	lr

000034e8 <__aeabi_idiv0>:
    34e8:	4770      	bx	lr
    34ea:	46c0      	nop			; (mov r8, r8)

000034ec <__aeabi_lmul>:
    34ec:	b5f0      	push	{r4, r5, r6, r7, lr}
    34ee:	464f      	mov	r7, r9
    34f0:	4646      	mov	r6, r8
    34f2:	b4c0      	push	{r6, r7}
    34f4:	0416      	lsls	r6, r2, #16
    34f6:	0c36      	lsrs	r6, r6, #16
    34f8:	4699      	mov	r9, r3
    34fa:	0033      	movs	r3, r6
    34fc:	0405      	lsls	r5, r0, #16
    34fe:	0c2c      	lsrs	r4, r5, #16
    3500:	0c07      	lsrs	r7, r0, #16
    3502:	0c15      	lsrs	r5, r2, #16
    3504:	4363      	muls	r3, r4
    3506:	437e      	muls	r6, r7
    3508:	436f      	muls	r7, r5
    350a:	4365      	muls	r5, r4
    350c:	0c1c      	lsrs	r4, r3, #16
    350e:	19ad      	adds	r5, r5, r6
    3510:	1964      	adds	r4, r4, r5
    3512:	469c      	mov	ip, r3
    3514:	42a6      	cmp	r6, r4
    3516:	d903      	bls.n	3520 <__aeabi_lmul+0x34>
    3518:	2380      	movs	r3, #128	; 0x80
    351a:	025b      	lsls	r3, r3, #9
    351c:	4698      	mov	r8, r3
    351e:	4447      	add	r7, r8
    3520:	4663      	mov	r3, ip
    3522:	0c25      	lsrs	r5, r4, #16
    3524:	19ef      	adds	r7, r5, r7
    3526:	041d      	lsls	r5, r3, #16
    3528:	464b      	mov	r3, r9
    352a:	434a      	muls	r2, r1
    352c:	4343      	muls	r3, r0
    352e:	0c2d      	lsrs	r5, r5, #16
    3530:	0424      	lsls	r4, r4, #16
    3532:	1964      	adds	r4, r4, r5
    3534:	1899      	adds	r1, r3, r2
    3536:	19c9      	adds	r1, r1, r7
    3538:	0020      	movs	r0, r4
    353a:	bc0c      	pop	{r2, r3}
    353c:	4690      	mov	r8, r2
    353e:	4699      	mov	r9, r3
    3540:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3542:	46c0      	nop			; (mov r8, r8)

00003544 <__aeabi_dadd>:
    3544:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3546:	4656      	mov	r6, sl
    3548:	465f      	mov	r7, fp
    354a:	464d      	mov	r5, r9
    354c:	4644      	mov	r4, r8
    354e:	b4f0      	push	{r4, r5, r6, r7}
    3550:	000f      	movs	r7, r1
    3552:	0ffd      	lsrs	r5, r7, #31
    3554:	46aa      	mov	sl, r5
    3556:	0309      	lsls	r1, r1, #12
    3558:	007c      	lsls	r4, r7, #1
    355a:	002e      	movs	r6, r5
    355c:	005f      	lsls	r7, r3, #1
    355e:	0f45      	lsrs	r5, r0, #29
    3560:	0a49      	lsrs	r1, r1, #9
    3562:	0d7f      	lsrs	r7, r7, #21
    3564:	4329      	orrs	r1, r5
    3566:	00c5      	lsls	r5, r0, #3
    3568:	0318      	lsls	r0, r3, #12
    356a:	46bc      	mov	ip, r7
    356c:	0a40      	lsrs	r0, r0, #9
    356e:	0f57      	lsrs	r7, r2, #29
    3570:	0d64      	lsrs	r4, r4, #21
    3572:	0fdb      	lsrs	r3, r3, #31
    3574:	4338      	orrs	r0, r7
    3576:	00d2      	lsls	r2, r2, #3
    3578:	459a      	cmp	sl, r3
    357a:	d100      	bne.n	357e <__aeabi_dadd+0x3a>
    357c:	e0aa      	b.n	36d4 <__aeabi_dadd+0x190>
    357e:	4666      	mov	r6, ip
    3580:	1ba6      	subs	r6, r4, r6
    3582:	2e00      	cmp	r6, #0
    3584:	dc00      	bgt.n	3588 <__aeabi_dadd+0x44>
    3586:	e0ff      	b.n	3788 <__aeabi_dadd+0x244>
    3588:	4663      	mov	r3, ip
    358a:	2b00      	cmp	r3, #0
    358c:	d139      	bne.n	3602 <__aeabi_dadd+0xbe>
    358e:	0003      	movs	r3, r0
    3590:	4313      	orrs	r3, r2
    3592:	d000      	beq.n	3596 <__aeabi_dadd+0x52>
    3594:	e0d9      	b.n	374a <__aeabi_dadd+0x206>
    3596:	076b      	lsls	r3, r5, #29
    3598:	d009      	beq.n	35ae <__aeabi_dadd+0x6a>
    359a:	230f      	movs	r3, #15
    359c:	402b      	ands	r3, r5
    359e:	2b04      	cmp	r3, #4
    35a0:	d005      	beq.n	35ae <__aeabi_dadd+0x6a>
    35a2:	1d2b      	adds	r3, r5, #4
    35a4:	42ab      	cmp	r3, r5
    35a6:	41ad      	sbcs	r5, r5
    35a8:	426d      	negs	r5, r5
    35aa:	1949      	adds	r1, r1, r5
    35ac:	001d      	movs	r5, r3
    35ae:	020b      	lsls	r3, r1, #8
    35b0:	d400      	bmi.n	35b4 <__aeabi_dadd+0x70>
    35b2:	e082      	b.n	36ba <__aeabi_dadd+0x176>
    35b4:	4bca      	ldr	r3, [pc, #808]	; (38e0 <__aeabi_dadd+0x39c>)
    35b6:	3401      	adds	r4, #1
    35b8:	429c      	cmp	r4, r3
    35ba:	d100      	bne.n	35be <__aeabi_dadd+0x7a>
    35bc:	e0fe      	b.n	37bc <__aeabi_dadd+0x278>
    35be:	000a      	movs	r2, r1
    35c0:	4656      	mov	r6, sl
    35c2:	4bc8      	ldr	r3, [pc, #800]	; (38e4 <__aeabi_dadd+0x3a0>)
    35c4:	08ed      	lsrs	r5, r5, #3
    35c6:	401a      	ands	r2, r3
    35c8:	0750      	lsls	r0, r2, #29
    35ca:	0564      	lsls	r4, r4, #21
    35cc:	0252      	lsls	r2, r2, #9
    35ce:	4305      	orrs	r5, r0
    35d0:	0b12      	lsrs	r2, r2, #12
    35d2:	0d64      	lsrs	r4, r4, #21
    35d4:	2100      	movs	r1, #0
    35d6:	0312      	lsls	r2, r2, #12
    35d8:	0d0b      	lsrs	r3, r1, #20
    35da:	051b      	lsls	r3, r3, #20
    35dc:	0564      	lsls	r4, r4, #21
    35de:	0b12      	lsrs	r2, r2, #12
    35e0:	431a      	orrs	r2, r3
    35e2:	0863      	lsrs	r3, r4, #1
    35e4:	4cc0      	ldr	r4, [pc, #768]	; (38e8 <__aeabi_dadd+0x3a4>)
    35e6:	07f6      	lsls	r6, r6, #31
    35e8:	4014      	ands	r4, r2
    35ea:	431c      	orrs	r4, r3
    35ec:	0064      	lsls	r4, r4, #1
    35ee:	0864      	lsrs	r4, r4, #1
    35f0:	4334      	orrs	r4, r6
    35f2:	0028      	movs	r0, r5
    35f4:	0021      	movs	r1, r4
    35f6:	bc3c      	pop	{r2, r3, r4, r5}
    35f8:	4690      	mov	r8, r2
    35fa:	4699      	mov	r9, r3
    35fc:	46a2      	mov	sl, r4
    35fe:	46ab      	mov	fp, r5
    3600:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    3602:	4bb7      	ldr	r3, [pc, #732]	; (38e0 <__aeabi_dadd+0x39c>)
    3604:	429c      	cmp	r4, r3
    3606:	d0c6      	beq.n	3596 <__aeabi_dadd+0x52>
    3608:	2380      	movs	r3, #128	; 0x80
    360a:	041b      	lsls	r3, r3, #16
    360c:	4318      	orrs	r0, r3
    360e:	2e38      	cmp	r6, #56	; 0x38
    3610:	dd00      	ble.n	3614 <__aeabi_dadd+0xd0>
    3612:	e0eb      	b.n	37ec <__aeabi_dadd+0x2a8>
    3614:	2e1f      	cmp	r6, #31
    3616:	dd00      	ble.n	361a <__aeabi_dadd+0xd6>
    3618:	e11e      	b.n	3858 <__aeabi_dadd+0x314>
    361a:	2320      	movs	r3, #32
    361c:	1b9b      	subs	r3, r3, r6
    361e:	469c      	mov	ip, r3
    3620:	0003      	movs	r3, r0
    3622:	4667      	mov	r7, ip
    3624:	40bb      	lsls	r3, r7
    3626:	4698      	mov	r8, r3
    3628:	0013      	movs	r3, r2
    362a:	4647      	mov	r7, r8
    362c:	40f3      	lsrs	r3, r6
    362e:	433b      	orrs	r3, r7
    3630:	4667      	mov	r7, ip
    3632:	40ba      	lsls	r2, r7
    3634:	1e57      	subs	r7, r2, #1
    3636:	41ba      	sbcs	r2, r7
    3638:	4313      	orrs	r3, r2
    363a:	0002      	movs	r2, r0
    363c:	40f2      	lsrs	r2, r6
    363e:	1aeb      	subs	r3, r5, r3
    3640:	429d      	cmp	r5, r3
    3642:	41b6      	sbcs	r6, r6
    3644:	001d      	movs	r5, r3
    3646:	1a8a      	subs	r2, r1, r2
    3648:	4276      	negs	r6, r6
    364a:	1b91      	subs	r1, r2, r6
    364c:	020b      	lsls	r3, r1, #8
    364e:	d531      	bpl.n	36b4 <__aeabi_dadd+0x170>
    3650:	024a      	lsls	r2, r1, #9
    3652:	0a56      	lsrs	r6, r2, #9
    3654:	2e00      	cmp	r6, #0
    3656:	d100      	bne.n	365a <__aeabi_dadd+0x116>
    3658:	e0b4      	b.n	37c4 <__aeabi_dadd+0x280>
    365a:	0030      	movs	r0, r6
    365c:	f001 fbf0 	bl	4e40 <__clzsi2>
    3660:	0003      	movs	r3, r0
    3662:	3b08      	subs	r3, #8
    3664:	2b1f      	cmp	r3, #31
    3666:	dd00      	ble.n	366a <__aeabi_dadd+0x126>
    3668:	e0b5      	b.n	37d6 <__aeabi_dadd+0x292>
    366a:	2220      	movs	r2, #32
    366c:	0029      	movs	r1, r5
    366e:	1ad2      	subs	r2, r2, r3
    3670:	40d1      	lsrs	r1, r2
    3672:	409e      	lsls	r6, r3
    3674:	000a      	movs	r2, r1
    3676:	409d      	lsls	r5, r3
    3678:	4332      	orrs	r2, r6
    367a:	429c      	cmp	r4, r3
    367c:	dd00      	ble.n	3680 <__aeabi_dadd+0x13c>
    367e:	e0b1      	b.n	37e4 <__aeabi_dadd+0x2a0>
    3680:	1b1c      	subs	r4, r3, r4
    3682:	1c63      	adds	r3, r4, #1
    3684:	2b1f      	cmp	r3, #31
    3686:	dd00      	ble.n	368a <__aeabi_dadd+0x146>
    3688:	e0d5      	b.n	3836 <__aeabi_dadd+0x2f2>
    368a:	2120      	movs	r1, #32
    368c:	0014      	movs	r4, r2
    368e:	0028      	movs	r0, r5
    3690:	1ac9      	subs	r1, r1, r3
    3692:	408c      	lsls	r4, r1
    3694:	40d8      	lsrs	r0, r3
    3696:	408d      	lsls	r5, r1
    3698:	4304      	orrs	r4, r0
    369a:	40da      	lsrs	r2, r3
    369c:	1e68      	subs	r0, r5, #1
    369e:	4185      	sbcs	r5, r0
    36a0:	0011      	movs	r1, r2
    36a2:	4325      	orrs	r5, r4
    36a4:	2400      	movs	r4, #0
    36a6:	e776      	b.n	3596 <__aeabi_dadd+0x52>
    36a8:	4641      	mov	r1, r8
    36aa:	4331      	orrs	r1, r6
    36ac:	d100      	bne.n	36b0 <__aeabi_dadd+0x16c>
    36ae:	e234      	b.n	3b1a <__aeabi_dadd+0x5d6>
    36b0:	0031      	movs	r1, r6
    36b2:	4645      	mov	r5, r8
    36b4:	076b      	lsls	r3, r5, #29
    36b6:	d000      	beq.n	36ba <__aeabi_dadd+0x176>
    36b8:	e76f      	b.n	359a <__aeabi_dadd+0x56>
    36ba:	4656      	mov	r6, sl
    36bc:	0748      	lsls	r0, r1, #29
    36be:	08ed      	lsrs	r5, r5, #3
    36c0:	08c9      	lsrs	r1, r1, #3
    36c2:	4305      	orrs	r5, r0
    36c4:	4b86      	ldr	r3, [pc, #536]	; (38e0 <__aeabi_dadd+0x39c>)
    36c6:	429c      	cmp	r4, r3
    36c8:	d035      	beq.n	3736 <__aeabi_dadd+0x1f2>
    36ca:	030a      	lsls	r2, r1, #12
    36cc:	0564      	lsls	r4, r4, #21
    36ce:	0b12      	lsrs	r2, r2, #12
    36d0:	0d64      	lsrs	r4, r4, #21
    36d2:	e77f      	b.n	35d4 <__aeabi_dadd+0x90>
    36d4:	4663      	mov	r3, ip
    36d6:	1ae3      	subs	r3, r4, r3
    36d8:	469b      	mov	fp, r3
    36da:	2b00      	cmp	r3, #0
    36dc:	dc00      	bgt.n	36e0 <__aeabi_dadd+0x19c>
    36de:	e08b      	b.n	37f8 <__aeabi_dadd+0x2b4>
    36e0:	4667      	mov	r7, ip
    36e2:	2f00      	cmp	r7, #0
    36e4:	d03c      	beq.n	3760 <__aeabi_dadd+0x21c>
    36e6:	4f7e      	ldr	r7, [pc, #504]	; (38e0 <__aeabi_dadd+0x39c>)
    36e8:	42bc      	cmp	r4, r7
    36ea:	d100      	bne.n	36ee <__aeabi_dadd+0x1aa>
    36ec:	e753      	b.n	3596 <__aeabi_dadd+0x52>
    36ee:	2780      	movs	r7, #128	; 0x80
    36f0:	043f      	lsls	r7, r7, #16
    36f2:	4338      	orrs	r0, r7
    36f4:	465b      	mov	r3, fp
    36f6:	2b38      	cmp	r3, #56	; 0x38
    36f8:	dc00      	bgt.n	36fc <__aeabi_dadd+0x1b8>
    36fa:	e0f7      	b.n	38ec <__aeabi_dadd+0x3a8>
    36fc:	4302      	orrs	r2, r0
    36fe:	1e50      	subs	r0, r2, #1
    3700:	4182      	sbcs	r2, r0
    3702:	2000      	movs	r0, #0
    3704:	b2d2      	uxtb	r2, r2
    3706:	1953      	adds	r3, r2, r5
    3708:	1842      	adds	r2, r0, r1
    370a:	42ab      	cmp	r3, r5
    370c:	4189      	sbcs	r1, r1
    370e:	001d      	movs	r5, r3
    3710:	4249      	negs	r1, r1
    3712:	1889      	adds	r1, r1, r2
    3714:	020b      	lsls	r3, r1, #8
    3716:	d5cd      	bpl.n	36b4 <__aeabi_dadd+0x170>
    3718:	4b71      	ldr	r3, [pc, #452]	; (38e0 <__aeabi_dadd+0x39c>)
    371a:	3401      	adds	r4, #1
    371c:	429c      	cmp	r4, r3
    371e:	d100      	bne.n	3722 <__aeabi_dadd+0x1de>
    3720:	e13d      	b.n	399e <__aeabi_dadd+0x45a>
    3722:	2001      	movs	r0, #1
    3724:	4a6f      	ldr	r2, [pc, #444]	; (38e4 <__aeabi_dadd+0x3a0>)
    3726:	086b      	lsrs	r3, r5, #1
    3728:	400a      	ands	r2, r1
    372a:	4028      	ands	r0, r5
    372c:	4318      	orrs	r0, r3
    372e:	07d5      	lsls	r5, r2, #31
    3730:	4305      	orrs	r5, r0
    3732:	0851      	lsrs	r1, r2, #1
    3734:	e72f      	b.n	3596 <__aeabi_dadd+0x52>
    3736:	002b      	movs	r3, r5
    3738:	430b      	orrs	r3, r1
    373a:	d100      	bne.n	373e <__aeabi_dadd+0x1fa>
    373c:	e1cb      	b.n	3ad6 <__aeabi_dadd+0x592>
    373e:	2380      	movs	r3, #128	; 0x80
    3740:	031b      	lsls	r3, r3, #12
    3742:	430b      	orrs	r3, r1
    3744:	031a      	lsls	r2, r3, #12
    3746:	0b12      	lsrs	r2, r2, #12
    3748:	e744      	b.n	35d4 <__aeabi_dadd+0x90>
    374a:	3e01      	subs	r6, #1
    374c:	2e00      	cmp	r6, #0
    374e:	d16d      	bne.n	382c <__aeabi_dadd+0x2e8>
    3750:	1aae      	subs	r6, r5, r2
    3752:	42b5      	cmp	r5, r6
    3754:	419b      	sbcs	r3, r3
    3756:	1a09      	subs	r1, r1, r0
    3758:	425b      	negs	r3, r3
    375a:	1ac9      	subs	r1, r1, r3
    375c:	0035      	movs	r5, r6
    375e:	e775      	b.n	364c <__aeabi_dadd+0x108>
    3760:	0007      	movs	r7, r0
    3762:	4317      	orrs	r7, r2
    3764:	d100      	bne.n	3768 <__aeabi_dadd+0x224>
    3766:	e716      	b.n	3596 <__aeabi_dadd+0x52>
    3768:	2301      	movs	r3, #1
    376a:	425b      	negs	r3, r3
    376c:	469c      	mov	ip, r3
    376e:	44e3      	add	fp, ip
    3770:	465b      	mov	r3, fp
    3772:	2b00      	cmp	r3, #0
    3774:	d000      	beq.n	3778 <__aeabi_dadd+0x234>
    3776:	e0e0      	b.n	393a <__aeabi_dadd+0x3f6>
    3778:	18aa      	adds	r2, r5, r2
    377a:	42aa      	cmp	r2, r5
    377c:	419b      	sbcs	r3, r3
    377e:	1809      	adds	r1, r1, r0
    3780:	425b      	negs	r3, r3
    3782:	1859      	adds	r1, r3, r1
    3784:	0015      	movs	r5, r2
    3786:	e7c5      	b.n	3714 <__aeabi_dadd+0x1d0>
    3788:	2e00      	cmp	r6, #0
    378a:	d175      	bne.n	3878 <__aeabi_dadd+0x334>
    378c:	1c66      	adds	r6, r4, #1
    378e:	0576      	lsls	r6, r6, #21
    3790:	0d76      	lsrs	r6, r6, #21
    3792:	2e01      	cmp	r6, #1
    3794:	dc00      	bgt.n	3798 <__aeabi_dadd+0x254>
    3796:	e0f3      	b.n	3980 <__aeabi_dadd+0x43c>
    3798:	1aae      	subs	r6, r5, r2
    379a:	46b0      	mov	r8, r6
    379c:	4545      	cmp	r5, r8
    379e:	41bf      	sbcs	r7, r7
    37a0:	1a0e      	subs	r6, r1, r0
    37a2:	427f      	negs	r7, r7
    37a4:	1bf6      	subs	r6, r6, r7
    37a6:	0237      	lsls	r7, r6, #8
    37a8:	d400      	bmi.n	37ac <__aeabi_dadd+0x268>
    37aa:	e08f      	b.n	38cc <__aeabi_dadd+0x388>
    37ac:	1b55      	subs	r5, r2, r5
    37ae:	42aa      	cmp	r2, r5
    37b0:	41b6      	sbcs	r6, r6
    37b2:	1a41      	subs	r1, r0, r1
    37b4:	4276      	negs	r6, r6
    37b6:	1b8e      	subs	r6, r1, r6
    37b8:	469a      	mov	sl, r3
    37ba:	e74b      	b.n	3654 <__aeabi_dadd+0x110>
    37bc:	4656      	mov	r6, sl
    37be:	2200      	movs	r2, #0
    37c0:	2500      	movs	r5, #0
    37c2:	e707      	b.n	35d4 <__aeabi_dadd+0x90>
    37c4:	0028      	movs	r0, r5
    37c6:	f001 fb3b 	bl	4e40 <__clzsi2>
    37ca:	3020      	adds	r0, #32
    37cc:	0003      	movs	r3, r0
    37ce:	3b08      	subs	r3, #8
    37d0:	2b1f      	cmp	r3, #31
    37d2:	dc00      	bgt.n	37d6 <__aeabi_dadd+0x292>
    37d4:	e749      	b.n	366a <__aeabi_dadd+0x126>
    37d6:	002a      	movs	r2, r5
    37d8:	3828      	subs	r0, #40	; 0x28
    37da:	4082      	lsls	r2, r0
    37dc:	2500      	movs	r5, #0
    37de:	429c      	cmp	r4, r3
    37e0:	dc00      	bgt.n	37e4 <__aeabi_dadd+0x2a0>
    37e2:	e74d      	b.n	3680 <__aeabi_dadd+0x13c>
    37e4:	493f      	ldr	r1, [pc, #252]	; (38e4 <__aeabi_dadd+0x3a0>)
    37e6:	1ae4      	subs	r4, r4, r3
    37e8:	4011      	ands	r1, r2
    37ea:	e6d4      	b.n	3596 <__aeabi_dadd+0x52>
    37ec:	4302      	orrs	r2, r0
    37ee:	1e50      	subs	r0, r2, #1
    37f0:	4182      	sbcs	r2, r0
    37f2:	b2d3      	uxtb	r3, r2
    37f4:	2200      	movs	r2, #0
    37f6:	e722      	b.n	363e <__aeabi_dadd+0xfa>
    37f8:	2b00      	cmp	r3, #0
    37fa:	d000      	beq.n	37fe <__aeabi_dadd+0x2ba>
    37fc:	e0f3      	b.n	39e6 <__aeabi_dadd+0x4a2>
    37fe:	1c63      	adds	r3, r4, #1
    3800:	469c      	mov	ip, r3
    3802:	055b      	lsls	r3, r3, #21
    3804:	0d5b      	lsrs	r3, r3, #21
    3806:	2b01      	cmp	r3, #1
    3808:	dc00      	bgt.n	380c <__aeabi_dadd+0x2c8>
    380a:	e09f      	b.n	394c <__aeabi_dadd+0x408>
    380c:	4b34      	ldr	r3, [pc, #208]	; (38e0 <__aeabi_dadd+0x39c>)
    380e:	459c      	cmp	ip, r3
    3810:	d100      	bne.n	3814 <__aeabi_dadd+0x2d0>
    3812:	e0c3      	b.n	399c <__aeabi_dadd+0x458>
    3814:	18aa      	adds	r2, r5, r2
    3816:	1809      	adds	r1, r1, r0
    3818:	42aa      	cmp	r2, r5
    381a:	4180      	sbcs	r0, r0
    381c:	4240      	negs	r0, r0
    381e:	1841      	adds	r1, r0, r1
    3820:	07cd      	lsls	r5, r1, #31
    3822:	0852      	lsrs	r2, r2, #1
    3824:	4315      	orrs	r5, r2
    3826:	0849      	lsrs	r1, r1, #1
    3828:	4664      	mov	r4, ip
    382a:	e6b4      	b.n	3596 <__aeabi_dadd+0x52>
    382c:	4b2c      	ldr	r3, [pc, #176]	; (38e0 <__aeabi_dadd+0x39c>)
    382e:	429c      	cmp	r4, r3
    3830:	d000      	beq.n	3834 <__aeabi_dadd+0x2f0>
    3832:	e6ec      	b.n	360e <__aeabi_dadd+0xca>
    3834:	e6af      	b.n	3596 <__aeabi_dadd+0x52>
    3836:	0011      	movs	r1, r2
    3838:	3c1f      	subs	r4, #31
    383a:	40e1      	lsrs	r1, r4
    383c:	000c      	movs	r4, r1
    383e:	2b20      	cmp	r3, #32
    3840:	d100      	bne.n	3844 <__aeabi_dadd+0x300>
    3842:	e07f      	b.n	3944 <__aeabi_dadd+0x400>
    3844:	2140      	movs	r1, #64	; 0x40
    3846:	1acb      	subs	r3, r1, r3
    3848:	409a      	lsls	r2, r3
    384a:	4315      	orrs	r5, r2
    384c:	1e6a      	subs	r2, r5, #1
    384e:	4195      	sbcs	r5, r2
    3850:	2100      	movs	r1, #0
    3852:	4325      	orrs	r5, r4
    3854:	2400      	movs	r4, #0
    3856:	e72d      	b.n	36b4 <__aeabi_dadd+0x170>
    3858:	0033      	movs	r3, r6
    385a:	0007      	movs	r7, r0
    385c:	3b20      	subs	r3, #32
    385e:	40df      	lsrs	r7, r3
    3860:	003b      	movs	r3, r7
    3862:	2e20      	cmp	r6, #32
    3864:	d070      	beq.n	3948 <__aeabi_dadd+0x404>
    3866:	2740      	movs	r7, #64	; 0x40
    3868:	1bbe      	subs	r6, r7, r6
    386a:	40b0      	lsls	r0, r6
    386c:	4302      	orrs	r2, r0
    386e:	1e50      	subs	r0, r2, #1
    3870:	4182      	sbcs	r2, r0
    3872:	4313      	orrs	r3, r2
    3874:	2200      	movs	r2, #0
    3876:	e6e2      	b.n	363e <__aeabi_dadd+0xfa>
    3878:	2c00      	cmp	r4, #0
    387a:	d04f      	beq.n	391c <__aeabi_dadd+0x3d8>
    387c:	4c18      	ldr	r4, [pc, #96]	; (38e0 <__aeabi_dadd+0x39c>)
    387e:	45a4      	cmp	ip, r4
    3880:	d100      	bne.n	3884 <__aeabi_dadd+0x340>
    3882:	e0ab      	b.n	39dc <__aeabi_dadd+0x498>
    3884:	2480      	movs	r4, #128	; 0x80
    3886:	0424      	lsls	r4, r4, #16
    3888:	4276      	negs	r6, r6
    388a:	4321      	orrs	r1, r4
    388c:	2e38      	cmp	r6, #56	; 0x38
    388e:	dd00      	ble.n	3892 <__aeabi_dadd+0x34e>
    3890:	e0df      	b.n	3a52 <__aeabi_dadd+0x50e>
    3892:	2e1f      	cmp	r6, #31
    3894:	dd00      	ble.n	3898 <__aeabi_dadd+0x354>
    3896:	e143      	b.n	3b20 <__aeabi_dadd+0x5dc>
    3898:	2720      	movs	r7, #32
    389a:	1bbc      	subs	r4, r7, r6
    389c:	46a1      	mov	r9, r4
    389e:	000c      	movs	r4, r1
    38a0:	464f      	mov	r7, r9
    38a2:	40bc      	lsls	r4, r7
    38a4:	46a0      	mov	r8, r4
    38a6:	002c      	movs	r4, r5
    38a8:	4647      	mov	r7, r8
    38aa:	40f4      	lsrs	r4, r6
    38ac:	433c      	orrs	r4, r7
    38ae:	464f      	mov	r7, r9
    38b0:	40bd      	lsls	r5, r7
    38b2:	1e6f      	subs	r7, r5, #1
    38b4:	41bd      	sbcs	r5, r7
    38b6:	40f1      	lsrs	r1, r6
    38b8:	432c      	orrs	r4, r5
    38ba:	1b15      	subs	r5, r2, r4
    38bc:	42aa      	cmp	r2, r5
    38be:	4192      	sbcs	r2, r2
    38c0:	1a41      	subs	r1, r0, r1
    38c2:	4252      	negs	r2, r2
    38c4:	1a89      	subs	r1, r1, r2
    38c6:	4664      	mov	r4, ip
    38c8:	469a      	mov	sl, r3
    38ca:	e6bf      	b.n	364c <__aeabi_dadd+0x108>
    38cc:	4641      	mov	r1, r8
    38ce:	4645      	mov	r5, r8
    38d0:	4331      	orrs	r1, r6
    38d2:	d000      	beq.n	38d6 <__aeabi_dadd+0x392>
    38d4:	e6be      	b.n	3654 <__aeabi_dadd+0x110>
    38d6:	2600      	movs	r6, #0
    38d8:	2400      	movs	r4, #0
    38da:	2500      	movs	r5, #0
    38dc:	e6f2      	b.n	36c4 <__aeabi_dadd+0x180>
    38de:	46c0      	nop			; (mov r8, r8)
    38e0:	000007ff 	.word	0x000007ff
    38e4:	ff7fffff 	.word	0xff7fffff
    38e8:	800fffff 	.word	0x800fffff
    38ec:	2b1f      	cmp	r3, #31
    38ee:	dc59      	bgt.n	39a4 <__aeabi_dadd+0x460>
    38f0:	2720      	movs	r7, #32
    38f2:	1aff      	subs	r7, r7, r3
    38f4:	46bc      	mov	ip, r7
    38f6:	0007      	movs	r7, r0
    38f8:	4663      	mov	r3, ip
    38fa:	409f      	lsls	r7, r3
    38fc:	465b      	mov	r3, fp
    38fe:	46b9      	mov	r9, r7
    3900:	0017      	movs	r7, r2
    3902:	40df      	lsrs	r7, r3
    3904:	46b8      	mov	r8, r7
    3906:	464f      	mov	r7, r9
    3908:	4643      	mov	r3, r8
    390a:	431f      	orrs	r7, r3
    390c:	4663      	mov	r3, ip
    390e:	409a      	lsls	r2, r3
    3910:	1e53      	subs	r3, r2, #1
    3912:	419a      	sbcs	r2, r3
    3914:	465b      	mov	r3, fp
    3916:	433a      	orrs	r2, r7
    3918:	40d8      	lsrs	r0, r3
    391a:	e6f4      	b.n	3706 <__aeabi_dadd+0x1c2>
    391c:	000c      	movs	r4, r1
    391e:	432c      	orrs	r4, r5
    3920:	d05c      	beq.n	39dc <__aeabi_dadd+0x498>
    3922:	43f6      	mvns	r6, r6
    3924:	2e00      	cmp	r6, #0
    3926:	d155      	bne.n	39d4 <__aeabi_dadd+0x490>
    3928:	1b55      	subs	r5, r2, r5
    392a:	42aa      	cmp	r2, r5
    392c:	41a4      	sbcs	r4, r4
    392e:	1a41      	subs	r1, r0, r1
    3930:	4264      	negs	r4, r4
    3932:	1b09      	subs	r1, r1, r4
    3934:	469a      	mov	sl, r3
    3936:	4664      	mov	r4, ip
    3938:	e688      	b.n	364c <__aeabi_dadd+0x108>
    393a:	4f96      	ldr	r7, [pc, #600]	; (3b94 <__aeabi_dadd+0x650>)
    393c:	42bc      	cmp	r4, r7
    393e:	d000      	beq.n	3942 <__aeabi_dadd+0x3fe>
    3940:	e6d8      	b.n	36f4 <__aeabi_dadd+0x1b0>
    3942:	e628      	b.n	3596 <__aeabi_dadd+0x52>
    3944:	2200      	movs	r2, #0
    3946:	e780      	b.n	384a <__aeabi_dadd+0x306>
    3948:	2000      	movs	r0, #0
    394a:	e78f      	b.n	386c <__aeabi_dadd+0x328>
    394c:	000b      	movs	r3, r1
    394e:	432b      	orrs	r3, r5
    3950:	2c00      	cmp	r4, #0
    3952:	d000      	beq.n	3956 <__aeabi_dadd+0x412>
    3954:	e0c2      	b.n	3adc <__aeabi_dadd+0x598>
    3956:	2b00      	cmp	r3, #0
    3958:	d100      	bne.n	395c <__aeabi_dadd+0x418>
    395a:	e101      	b.n	3b60 <__aeabi_dadd+0x61c>
    395c:	0003      	movs	r3, r0
    395e:	4313      	orrs	r3, r2
    3960:	d100      	bne.n	3964 <__aeabi_dadd+0x420>
    3962:	e618      	b.n	3596 <__aeabi_dadd+0x52>
    3964:	18ab      	adds	r3, r5, r2
    3966:	42ab      	cmp	r3, r5
    3968:	41b6      	sbcs	r6, r6
    396a:	1809      	adds	r1, r1, r0
    396c:	4276      	negs	r6, r6
    396e:	1871      	adds	r1, r6, r1
    3970:	020a      	lsls	r2, r1, #8
    3972:	d400      	bmi.n	3976 <__aeabi_dadd+0x432>
    3974:	e109      	b.n	3b8a <__aeabi_dadd+0x646>
    3976:	4a88      	ldr	r2, [pc, #544]	; (3b98 <__aeabi_dadd+0x654>)
    3978:	001d      	movs	r5, r3
    397a:	4011      	ands	r1, r2
    397c:	4664      	mov	r4, ip
    397e:	e60a      	b.n	3596 <__aeabi_dadd+0x52>
    3980:	2c00      	cmp	r4, #0
    3982:	d15b      	bne.n	3a3c <__aeabi_dadd+0x4f8>
    3984:	000e      	movs	r6, r1
    3986:	432e      	orrs	r6, r5
    3988:	d000      	beq.n	398c <__aeabi_dadd+0x448>
    398a:	e08a      	b.n	3aa2 <__aeabi_dadd+0x55e>
    398c:	0001      	movs	r1, r0
    398e:	4311      	orrs	r1, r2
    3990:	d100      	bne.n	3994 <__aeabi_dadd+0x450>
    3992:	e0c2      	b.n	3b1a <__aeabi_dadd+0x5d6>
    3994:	0001      	movs	r1, r0
    3996:	0015      	movs	r5, r2
    3998:	469a      	mov	sl, r3
    399a:	e5fc      	b.n	3596 <__aeabi_dadd+0x52>
    399c:	4664      	mov	r4, ip
    399e:	2100      	movs	r1, #0
    39a0:	2500      	movs	r5, #0
    39a2:	e68f      	b.n	36c4 <__aeabi_dadd+0x180>
    39a4:	2320      	movs	r3, #32
    39a6:	425b      	negs	r3, r3
    39a8:	469c      	mov	ip, r3
    39aa:	44dc      	add	ip, fp
    39ac:	4663      	mov	r3, ip
    39ae:	0007      	movs	r7, r0
    39b0:	40df      	lsrs	r7, r3
    39b2:	465b      	mov	r3, fp
    39b4:	46bc      	mov	ip, r7
    39b6:	2b20      	cmp	r3, #32
    39b8:	d100      	bne.n	39bc <__aeabi_dadd+0x478>
    39ba:	e0ac      	b.n	3b16 <__aeabi_dadd+0x5d2>
    39bc:	2340      	movs	r3, #64	; 0x40
    39be:	465f      	mov	r7, fp
    39c0:	1bdb      	subs	r3, r3, r7
    39c2:	4098      	lsls	r0, r3
    39c4:	4302      	orrs	r2, r0
    39c6:	1e50      	subs	r0, r2, #1
    39c8:	4182      	sbcs	r2, r0
    39ca:	4663      	mov	r3, ip
    39cc:	4313      	orrs	r3, r2
    39ce:	001a      	movs	r2, r3
    39d0:	2000      	movs	r0, #0
    39d2:	e698      	b.n	3706 <__aeabi_dadd+0x1c2>
    39d4:	4c6f      	ldr	r4, [pc, #444]	; (3b94 <__aeabi_dadd+0x650>)
    39d6:	45a4      	cmp	ip, r4
    39d8:	d000      	beq.n	39dc <__aeabi_dadd+0x498>
    39da:	e757      	b.n	388c <__aeabi_dadd+0x348>
    39dc:	0001      	movs	r1, r0
    39de:	0015      	movs	r5, r2
    39e0:	4664      	mov	r4, ip
    39e2:	469a      	mov	sl, r3
    39e4:	e5d7      	b.n	3596 <__aeabi_dadd+0x52>
    39e6:	2c00      	cmp	r4, #0
    39e8:	d139      	bne.n	3a5e <__aeabi_dadd+0x51a>
    39ea:	000c      	movs	r4, r1
    39ec:	432c      	orrs	r4, r5
    39ee:	d06e      	beq.n	3ace <__aeabi_dadd+0x58a>
    39f0:	43db      	mvns	r3, r3
    39f2:	2b00      	cmp	r3, #0
    39f4:	d01a      	beq.n	3a2c <__aeabi_dadd+0x4e8>
    39f6:	4c67      	ldr	r4, [pc, #412]	; (3b94 <__aeabi_dadd+0x650>)
    39f8:	45a4      	cmp	ip, r4
    39fa:	d068      	beq.n	3ace <__aeabi_dadd+0x58a>
    39fc:	2b38      	cmp	r3, #56	; 0x38
    39fe:	dd00      	ble.n	3a02 <__aeabi_dadd+0x4be>
    3a00:	e0a4      	b.n	3b4c <__aeabi_dadd+0x608>
    3a02:	2b1f      	cmp	r3, #31
    3a04:	dd00      	ble.n	3a08 <__aeabi_dadd+0x4c4>
    3a06:	e0ae      	b.n	3b66 <__aeabi_dadd+0x622>
    3a08:	2420      	movs	r4, #32
    3a0a:	000f      	movs	r7, r1
    3a0c:	1ae4      	subs	r4, r4, r3
    3a0e:	40a7      	lsls	r7, r4
    3a10:	46b9      	mov	r9, r7
    3a12:	002f      	movs	r7, r5
    3a14:	40df      	lsrs	r7, r3
    3a16:	46b8      	mov	r8, r7
    3a18:	46a3      	mov	fp, r4
    3a1a:	464f      	mov	r7, r9
    3a1c:	4644      	mov	r4, r8
    3a1e:	4327      	orrs	r7, r4
    3a20:	465c      	mov	r4, fp
    3a22:	40a5      	lsls	r5, r4
    3a24:	1e6c      	subs	r4, r5, #1
    3a26:	41a5      	sbcs	r5, r4
    3a28:	40d9      	lsrs	r1, r3
    3a2a:	433d      	orrs	r5, r7
    3a2c:	18ad      	adds	r5, r5, r2
    3a2e:	4295      	cmp	r5, r2
    3a30:	419b      	sbcs	r3, r3
    3a32:	1809      	adds	r1, r1, r0
    3a34:	425b      	negs	r3, r3
    3a36:	1859      	adds	r1, r3, r1
    3a38:	4664      	mov	r4, ip
    3a3a:	e66b      	b.n	3714 <__aeabi_dadd+0x1d0>
    3a3c:	000c      	movs	r4, r1
    3a3e:	432c      	orrs	r4, r5
    3a40:	d115      	bne.n	3a6e <__aeabi_dadd+0x52a>
    3a42:	0001      	movs	r1, r0
    3a44:	4311      	orrs	r1, r2
    3a46:	d07b      	beq.n	3b40 <__aeabi_dadd+0x5fc>
    3a48:	0001      	movs	r1, r0
    3a4a:	0015      	movs	r5, r2
    3a4c:	469a      	mov	sl, r3
    3a4e:	4c51      	ldr	r4, [pc, #324]	; (3b94 <__aeabi_dadd+0x650>)
    3a50:	e5a1      	b.n	3596 <__aeabi_dadd+0x52>
    3a52:	430d      	orrs	r5, r1
    3a54:	1e69      	subs	r1, r5, #1
    3a56:	418d      	sbcs	r5, r1
    3a58:	2100      	movs	r1, #0
    3a5a:	b2ec      	uxtb	r4, r5
    3a5c:	e72d      	b.n	38ba <__aeabi_dadd+0x376>
    3a5e:	4c4d      	ldr	r4, [pc, #308]	; (3b94 <__aeabi_dadd+0x650>)
    3a60:	45a4      	cmp	ip, r4
    3a62:	d034      	beq.n	3ace <__aeabi_dadd+0x58a>
    3a64:	2480      	movs	r4, #128	; 0x80
    3a66:	0424      	lsls	r4, r4, #16
    3a68:	425b      	negs	r3, r3
    3a6a:	4321      	orrs	r1, r4
    3a6c:	e7c6      	b.n	39fc <__aeabi_dadd+0x4b8>
    3a6e:	0004      	movs	r4, r0
    3a70:	4314      	orrs	r4, r2
    3a72:	d04e      	beq.n	3b12 <__aeabi_dadd+0x5ce>
    3a74:	08ed      	lsrs	r5, r5, #3
    3a76:	074c      	lsls	r4, r1, #29
    3a78:	432c      	orrs	r4, r5
    3a7a:	2580      	movs	r5, #128	; 0x80
    3a7c:	08c9      	lsrs	r1, r1, #3
    3a7e:	032d      	lsls	r5, r5, #12
    3a80:	4229      	tst	r1, r5
    3a82:	d008      	beq.n	3a96 <__aeabi_dadd+0x552>
    3a84:	08c6      	lsrs	r6, r0, #3
    3a86:	422e      	tst	r6, r5
    3a88:	d105      	bne.n	3a96 <__aeabi_dadd+0x552>
    3a8a:	08d2      	lsrs	r2, r2, #3
    3a8c:	0741      	lsls	r1, r0, #29
    3a8e:	4311      	orrs	r1, r2
    3a90:	000c      	movs	r4, r1
    3a92:	469a      	mov	sl, r3
    3a94:	0031      	movs	r1, r6
    3a96:	0f62      	lsrs	r2, r4, #29
    3a98:	00c9      	lsls	r1, r1, #3
    3a9a:	00e5      	lsls	r5, r4, #3
    3a9c:	4311      	orrs	r1, r2
    3a9e:	4c3d      	ldr	r4, [pc, #244]	; (3b94 <__aeabi_dadd+0x650>)
    3aa0:	e579      	b.n	3596 <__aeabi_dadd+0x52>
    3aa2:	0006      	movs	r6, r0
    3aa4:	4316      	orrs	r6, r2
    3aa6:	d100      	bne.n	3aaa <__aeabi_dadd+0x566>
    3aa8:	e575      	b.n	3596 <__aeabi_dadd+0x52>
    3aaa:	1aae      	subs	r6, r5, r2
    3aac:	46b0      	mov	r8, r6
    3aae:	4545      	cmp	r5, r8
    3ab0:	41bf      	sbcs	r7, r7
    3ab2:	1a0e      	subs	r6, r1, r0
    3ab4:	427f      	negs	r7, r7
    3ab6:	1bf6      	subs	r6, r6, r7
    3ab8:	0237      	lsls	r7, r6, #8
    3aba:	d400      	bmi.n	3abe <__aeabi_dadd+0x57a>
    3abc:	e5f4      	b.n	36a8 <__aeabi_dadd+0x164>
    3abe:	1b55      	subs	r5, r2, r5
    3ac0:	42aa      	cmp	r2, r5
    3ac2:	41b6      	sbcs	r6, r6
    3ac4:	1a41      	subs	r1, r0, r1
    3ac6:	4276      	negs	r6, r6
    3ac8:	1b89      	subs	r1, r1, r6
    3aca:	469a      	mov	sl, r3
    3acc:	e563      	b.n	3596 <__aeabi_dadd+0x52>
    3ace:	0001      	movs	r1, r0
    3ad0:	0015      	movs	r5, r2
    3ad2:	4664      	mov	r4, ip
    3ad4:	e55f      	b.n	3596 <__aeabi_dadd+0x52>
    3ad6:	2200      	movs	r2, #0
    3ad8:	2500      	movs	r5, #0
    3ada:	e57b      	b.n	35d4 <__aeabi_dadd+0x90>
    3adc:	2b00      	cmp	r3, #0
    3ade:	d03b      	beq.n	3b58 <__aeabi_dadd+0x614>
    3ae0:	0003      	movs	r3, r0
    3ae2:	4313      	orrs	r3, r2
    3ae4:	d015      	beq.n	3b12 <__aeabi_dadd+0x5ce>
    3ae6:	08ed      	lsrs	r5, r5, #3
    3ae8:	074b      	lsls	r3, r1, #29
    3aea:	432b      	orrs	r3, r5
    3aec:	2580      	movs	r5, #128	; 0x80
    3aee:	08c9      	lsrs	r1, r1, #3
    3af0:	032d      	lsls	r5, r5, #12
    3af2:	4229      	tst	r1, r5
    3af4:	d007      	beq.n	3b06 <__aeabi_dadd+0x5c2>
    3af6:	08c4      	lsrs	r4, r0, #3
    3af8:	422c      	tst	r4, r5
    3afa:	d104      	bne.n	3b06 <__aeabi_dadd+0x5c2>
    3afc:	0741      	lsls	r1, r0, #29
    3afe:	000b      	movs	r3, r1
    3b00:	0021      	movs	r1, r4
    3b02:	08d2      	lsrs	r2, r2, #3
    3b04:	4313      	orrs	r3, r2
    3b06:	00c9      	lsls	r1, r1, #3
    3b08:	0f5a      	lsrs	r2, r3, #29
    3b0a:	4311      	orrs	r1, r2
    3b0c:	00dd      	lsls	r5, r3, #3
    3b0e:	4c21      	ldr	r4, [pc, #132]	; (3b94 <__aeabi_dadd+0x650>)
    3b10:	e541      	b.n	3596 <__aeabi_dadd+0x52>
    3b12:	4c20      	ldr	r4, [pc, #128]	; (3b94 <__aeabi_dadd+0x650>)
    3b14:	e53f      	b.n	3596 <__aeabi_dadd+0x52>
    3b16:	2000      	movs	r0, #0
    3b18:	e754      	b.n	39c4 <__aeabi_dadd+0x480>
    3b1a:	2600      	movs	r6, #0
    3b1c:	2500      	movs	r5, #0
    3b1e:	e5d1      	b.n	36c4 <__aeabi_dadd+0x180>
    3b20:	0034      	movs	r4, r6
    3b22:	000f      	movs	r7, r1
    3b24:	3c20      	subs	r4, #32
    3b26:	40e7      	lsrs	r7, r4
    3b28:	003c      	movs	r4, r7
    3b2a:	2e20      	cmp	r6, #32
    3b2c:	d02b      	beq.n	3b86 <__aeabi_dadd+0x642>
    3b2e:	2740      	movs	r7, #64	; 0x40
    3b30:	1bbe      	subs	r6, r7, r6
    3b32:	40b1      	lsls	r1, r6
    3b34:	430d      	orrs	r5, r1
    3b36:	1e69      	subs	r1, r5, #1
    3b38:	418d      	sbcs	r5, r1
    3b3a:	2100      	movs	r1, #0
    3b3c:	432c      	orrs	r4, r5
    3b3e:	e6bc      	b.n	38ba <__aeabi_dadd+0x376>
    3b40:	2180      	movs	r1, #128	; 0x80
    3b42:	2600      	movs	r6, #0
    3b44:	0309      	lsls	r1, r1, #12
    3b46:	4c13      	ldr	r4, [pc, #76]	; (3b94 <__aeabi_dadd+0x650>)
    3b48:	2500      	movs	r5, #0
    3b4a:	e5bb      	b.n	36c4 <__aeabi_dadd+0x180>
    3b4c:	430d      	orrs	r5, r1
    3b4e:	1e69      	subs	r1, r5, #1
    3b50:	418d      	sbcs	r5, r1
    3b52:	2100      	movs	r1, #0
    3b54:	b2ed      	uxtb	r5, r5
    3b56:	e769      	b.n	3a2c <__aeabi_dadd+0x4e8>
    3b58:	0001      	movs	r1, r0
    3b5a:	0015      	movs	r5, r2
    3b5c:	4c0d      	ldr	r4, [pc, #52]	; (3b94 <__aeabi_dadd+0x650>)
    3b5e:	e51a      	b.n	3596 <__aeabi_dadd+0x52>
    3b60:	0001      	movs	r1, r0
    3b62:	0015      	movs	r5, r2
    3b64:	e517      	b.n	3596 <__aeabi_dadd+0x52>
    3b66:	001c      	movs	r4, r3
    3b68:	000f      	movs	r7, r1
    3b6a:	3c20      	subs	r4, #32
    3b6c:	40e7      	lsrs	r7, r4
    3b6e:	003c      	movs	r4, r7
    3b70:	2b20      	cmp	r3, #32
    3b72:	d00c      	beq.n	3b8e <__aeabi_dadd+0x64a>
    3b74:	2740      	movs	r7, #64	; 0x40
    3b76:	1afb      	subs	r3, r7, r3
    3b78:	4099      	lsls	r1, r3
    3b7a:	430d      	orrs	r5, r1
    3b7c:	1e69      	subs	r1, r5, #1
    3b7e:	418d      	sbcs	r5, r1
    3b80:	2100      	movs	r1, #0
    3b82:	4325      	orrs	r5, r4
    3b84:	e752      	b.n	3a2c <__aeabi_dadd+0x4e8>
    3b86:	2100      	movs	r1, #0
    3b88:	e7d4      	b.n	3b34 <__aeabi_dadd+0x5f0>
    3b8a:	001d      	movs	r5, r3
    3b8c:	e592      	b.n	36b4 <__aeabi_dadd+0x170>
    3b8e:	2100      	movs	r1, #0
    3b90:	e7f3      	b.n	3b7a <__aeabi_dadd+0x636>
    3b92:	46c0      	nop			; (mov r8, r8)
    3b94:	000007ff 	.word	0x000007ff
    3b98:	ff7fffff 	.word	0xff7fffff

00003b9c <__aeabi_ddiv>:
    3b9c:	b5f0      	push	{r4, r5, r6, r7, lr}
    3b9e:	4656      	mov	r6, sl
    3ba0:	464d      	mov	r5, r9
    3ba2:	4644      	mov	r4, r8
    3ba4:	465f      	mov	r7, fp
    3ba6:	b4f0      	push	{r4, r5, r6, r7}
    3ba8:	001d      	movs	r5, r3
    3baa:	030e      	lsls	r6, r1, #12
    3bac:	004c      	lsls	r4, r1, #1
    3bae:	0fcb      	lsrs	r3, r1, #31
    3bb0:	b087      	sub	sp, #28
    3bb2:	0007      	movs	r7, r0
    3bb4:	4692      	mov	sl, r2
    3bb6:	4681      	mov	r9, r0
    3bb8:	0b36      	lsrs	r6, r6, #12
    3bba:	0d64      	lsrs	r4, r4, #21
    3bbc:	4698      	mov	r8, r3
    3bbe:	d06a      	beq.n	3c96 <__aeabi_ddiv+0xfa>
    3bc0:	4b6d      	ldr	r3, [pc, #436]	; (3d78 <__aeabi_ddiv+0x1dc>)
    3bc2:	429c      	cmp	r4, r3
    3bc4:	d035      	beq.n	3c32 <__aeabi_ddiv+0x96>
    3bc6:	2280      	movs	r2, #128	; 0x80
    3bc8:	0f43      	lsrs	r3, r0, #29
    3bca:	0412      	lsls	r2, r2, #16
    3bcc:	4313      	orrs	r3, r2
    3bce:	00f6      	lsls	r6, r6, #3
    3bd0:	431e      	orrs	r6, r3
    3bd2:	00c3      	lsls	r3, r0, #3
    3bd4:	4699      	mov	r9, r3
    3bd6:	4b69      	ldr	r3, [pc, #420]	; (3d7c <__aeabi_ddiv+0x1e0>)
    3bd8:	2700      	movs	r7, #0
    3bda:	469c      	mov	ip, r3
    3bdc:	2300      	movs	r3, #0
    3bde:	4464      	add	r4, ip
    3be0:	9302      	str	r3, [sp, #8]
    3be2:	032b      	lsls	r3, r5, #12
    3be4:	0068      	lsls	r0, r5, #1
    3be6:	0b1b      	lsrs	r3, r3, #12
    3be8:	0fed      	lsrs	r5, r5, #31
    3bea:	4651      	mov	r1, sl
    3bec:	469b      	mov	fp, r3
    3bee:	0d40      	lsrs	r0, r0, #21
    3bf0:	9500      	str	r5, [sp, #0]
    3bf2:	d100      	bne.n	3bf6 <__aeabi_ddiv+0x5a>
    3bf4:	e078      	b.n	3ce8 <__aeabi_ddiv+0x14c>
    3bf6:	4b60      	ldr	r3, [pc, #384]	; (3d78 <__aeabi_ddiv+0x1dc>)
    3bf8:	4298      	cmp	r0, r3
    3bfa:	d06c      	beq.n	3cd6 <__aeabi_ddiv+0x13a>
    3bfc:	465b      	mov	r3, fp
    3bfe:	00da      	lsls	r2, r3, #3
    3c00:	0f4b      	lsrs	r3, r1, #29
    3c02:	2180      	movs	r1, #128	; 0x80
    3c04:	0409      	lsls	r1, r1, #16
    3c06:	430b      	orrs	r3, r1
    3c08:	4313      	orrs	r3, r2
    3c0a:	469b      	mov	fp, r3
    3c0c:	4653      	mov	r3, sl
    3c0e:	00d9      	lsls	r1, r3, #3
    3c10:	4b5a      	ldr	r3, [pc, #360]	; (3d7c <__aeabi_ddiv+0x1e0>)
    3c12:	469c      	mov	ip, r3
    3c14:	2300      	movs	r3, #0
    3c16:	4460      	add	r0, ip
    3c18:	4642      	mov	r2, r8
    3c1a:	1a20      	subs	r0, r4, r0
    3c1c:	406a      	eors	r2, r5
    3c1e:	4692      	mov	sl, r2
    3c20:	9001      	str	r0, [sp, #4]
    3c22:	431f      	orrs	r7, r3
    3c24:	2f0f      	cmp	r7, #15
    3c26:	d900      	bls.n	3c2a <__aeabi_ddiv+0x8e>
    3c28:	e0b0      	b.n	3d8c <__aeabi_ddiv+0x1f0>
    3c2a:	4855      	ldr	r0, [pc, #340]	; (3d80 <__aeabi_ddiv+0x1e4>)
    3c2c:	00bf      	lsls	r7, r7, #2
    3c2e:	59c0      	ldr	r0, [r0, r7]
    3c30:	4687      	mov	pc, r0
    3c32:	4337      	orrs	r7, r6
    3c34:	d000      	beq.n	3c38 <__aeabi_ddiv+0x9c>
    3c36:	e088      	b.n	3d4a <__aeabi_ddiv+0x1ae>
    3c38:	2300      	movs	r3, #0
    3c3a:	4699      	mov	r9, r3
    3c3c:	3302      	adds	r3, #2
    3c3e:	2708      	movs	r7, #8
    3c40:	2600      	movs	r6, #0
    3c42:	9302      	str	r3, [sp, #8]
    3c44:	e7cd      	b.n	3be2 <__aeabi_ddiv+0x46>
    3c46:	4643      	mov	r3, r8
    3c48:	46b3      	mov	fp, r6
    3c4a:	4649      	mov	r1, r9
    3c4c:	9300      	str	r3, [sp, #0]
    3c4e:	9b02      	ldr	r3, [sp, #8]
    3c50:	9a00      	ldr	r2, [sp, #0]
    3c52:	4692      	mov	sl, r2
    3c54:	2b02      	cmp	r3, #2
    3c56:	d000      	beq.n	3c5a <__aeabi_ddiv+0xbe>
    3c58:	e1bf      	b.n	3fda <__aeabi_ddiv+0x43e>
    3c5a:	2100      	movs	r1, #0
    3c5c:	4653      	mov	r3, sl
    3c5e:	2201      	movs	r2, #1
    3c60:	2600      	movs	r6, #0
    3c62:	4689      	mov	r9, r1
    3c64:	401a      	ands	r2, r3
    3c66:	4b44      	ldr	r3, [pc, #272]	; (3d78 <__aeabi_ddiv+0x1dc>)
    3c68:	2100      	movs	r1, #0
    3c6a:	0336      	lsls	r6, r6, #12
    3c6c:	0d0c      	lsrs	r4, r1, #20
    3c6e:	0524      	lsls	r4, r4, #20
    3c70:	0b36      	lsrs	r6, r6, #12
    3c72:	4326      	orrs	r6, r4
    3c74:	4c43      	ldr	r4, [pc, #268]	; (3d84 <__aeabi_ddiv+0x1e8>)
    3c76:	051b      	lsls	r3, r3, #20
    3c78:	4026      	ands	r6, r4
    3c7a:	431e      	orrs	r6, r3
    3c7c:	0076      	lsls	r6, r6, #1
    3c7e:	07d2      	lsls	r2, r2, #31
    3c80:	0876      	lsrs	r6, r6, #1
    3c82:	4316      	orrs	r6, r2
    3c84:	4648      	mov	r0, r9
    3c86:	0031      	movs	r1, r6
    3c88:	b007      	add	sp, #28
    3c8a:	bc3c      	pop	{r2, r3, r4, r5}
    3c8c:	4690      	mov	r8, r2
    3c8e:	4699      	mov	r9, r3
    3c90:	46a2      	mov	sl, r4
    3c92:	46ab      	mov	fp, r5
    3c94:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3c96:	0033      	movs	r3, r6
    3c98:	4303      	orrs	r3, r0
    3c9a:	d04f      	beq.n	3d3c <__aeabi_ddiv+0x1a0>
    3c9c:	2e00      	cmp	r6, #0
    3c9e:	d100      	bne.n	3ca2 <__aeabi_ddiv+0x106>
    3ca0:	e1bc      	b.n	401c <__aeabi_ddiv+0x480>
    3ca2:	0030      	movs	r0, r6
    3ca4:	f001 f8cc 	bl	4e40 <__clzsi2>
    3ca8:	0003      	movs	r3, r0
    3caa:	3b0b      	subs	r3, #11
    3cac:	2b1c      	cmp	r3, #28
    3cae:	dd00      	ble.n	3cb2 <__aeabi_ddiv+0x116>
    3cb0:	e1ad      	b.n	400e <__aeabi_ddiv+0x472>
    3cb2:	221d      	movs	r2, #29
    3cb4:	0001      	movs	r1, r0
    3cb6:	1ad3      	subs	r3, r2, r3
    3cb8:	3908      	subs	r1, #8
    3cba:	003a      	movs	r2, r7
    3cbc:	408f      	lsls	r7, r1
    3cbe:	408e      	lsls	r6, r1
    3cc0:	40da      	lsrs	r2, r3
    3cc2:	46b9      	mov	r9, r7
    3cc4:	4316      	orrs	r6, r2
    3cc6:	4b30      	ldr	r3, [pc, #192]	; (3d88 <__aeabi_ddiv+0x1ec>)
    3cc8:	2700      	movs	r7, #0
    3cca:	469c      	mov	ip, r3
    3ccc:	2300      	movs	r3, #0
    3cce:	4460      	add	r0, ip
    3cd0:	4244      	negs	r4, r0
    3cd2:	9302      	str	r3, [sp, #8]
    3cd4:	e785      	b.n	3be2 <__aeabi_ddiv+0x46>
    3cd6:	4653      	mov	r3, sl
    3cd8:	465a      	mov	r2, fp
    3cda:	4313      	orrs	r3, r2
    3cdc:	d12c      	bne.n	3d38 <__aeabi_ddiv+0x19c>
    3cde:	2300      	movs	r3, #0
    3ce0:	2100      	movs	r1, #0
    3ce2:	469b      	mov	fp, r3
    3ce4:	3302      	adds	r3, #2
    3ce6:	e797      	b.n	3c18 <__aeabi_ddiv+0x7c>
    3ce8:	430b      	orrs	r3, r1
    3cea:	d020      	beq.n	3d2e <__aeabi_ddiv+0x192>
    3cec:	465b      	mov	r3, fp
    3cee:	2b00      	cmp	r3, #0
    3cf0:	d100      	bne.n	3cf4 <__aeabi_ddiv+0x158>
    3cf2:	e19e      	b.n	4032 <__aeabi_ddiv+0x496>
    3cf4:	4658      	mov	r0, fp
    3cf6:	f001 f8a3 	bl	4e40 <__clzsi2>
    3cfa:	0003      	movs	r3, r0
    3cfc:	3b0b      	subs	r3, #11
    3cfe:	2b1c      	cmp	r3, #28
    3d00:	dd00      	ble.n	3d04 <__aeabi_ddiv+0x168>
    3d02:	e18f      	b.n	4024 <__aeabi_ddiv+0x488>
    3d04:	0002      	movs	r2, r0
    3d06:	4659      	mov	r1, fp
    3d08:	3a08      	subs	r2, #8
    3d0a:	4091      	lsls	r1, r2
    3d0c:	468b      	mov	fp, r1
    3d0e:	211d      	movs	r1, #29
    3d10:	1acb      	subs	r3, r1, r3
    3d12:	4651      	mov	r1, sl
    3d14:	40d9      	lsrs	r1, r3
    3d16:	000b      	movs	r3, r1
    3d18:	4659      	mov	r1, fp
    3d1a:	430b      	orrs	r3, r1
    3d1c:	4651      	mov	r1, sl
    3d1e:	469b      	mov	fp, r3
    3d20:	4091      	lsls	r1, r2
    3d22:	4b19      	ldr	r3, [pc, #100]	; (3d88 <__aeabi_ddiv+0x1ec>)
    3d24:	469c      	mov	ip, r3
    3d26:	4460      	add	r0, ip
    3d28:	4240      	negs	r0, r0
    3d2a:	2300      	movs	r3, #0
    3d2c:	e774      	b.n	3c18 <__aeabi_ddiv+0x7c>
    3d2e:	2300      	movs	r3, #0
    3d30:	2100      	movs	r1, #0
    3d32:	469b      	mov	fp, r3
    3d34:	3301      	adds	r3, #1
    3d36:	e76f      	b.n	3c18 <__aeabi_ddiv+0x7c>
    3d38:	2303      	movs	r3, #3
    3d3a:	e76d      	b.n	3c18 <__aeabi_ddiv+0x7c>
    3d3c:	2300      	movs	r3, #0
    3d3e:	4699      	mov	r9, r3
    3d40:	3301      	adds	r3, #1
    3d42:	2704      	movs	r7, #4
    3d44:	2600      	movs	r6, #0
    3d46:	9302      	str	r3, [sp, #8]
    3d48:	e74b      	b.n	3be2 <__aeabi_ddiv+0x46>
    3d4a:	2303      	movs	r3, #3
    3d4c:	270c      	movs	r7, #12
    3d4e:	9302      	str	r3, [sp, #8]
    3d50:	e747      	b.n	3be2 <__aeabi_ddiv+0x46>
    3d52:	2201      	movs	r2, #1
    3d54:	1ad5      	subs	r5, r2, r3
    3d56:	2d38      	cmp	r5, #56	; 0x38
    3d58:	dc00      	bgt.n	3d5c <__aeabi_ddiv+0x1c0>
    3d5a:	e1b0      	b.n	40be <__aeabi_ddiv+0x522>
    3d5c:	4653      	mov	r3, sl
    3d5e:	401a      	ands	r2, r3
    3d60:	2100      	movs	r1, #0
    3d62:	2300      	movs	r3, #0
    3d64:	2600      	movs	r6, #0
    3d66:	4689      	mov	r9, r1
    3d68:	e77e      	b.n	3c68 <__aeabi_ddiv+0xcc>
    3d6a:	2300      	movs	r3, #0
    3d6c:	2680      	movs	r6, #128	; 0x80
    3d6e:	4699      	mov	r9, r3
    3d70:	2200      	movs	r2, #0
    3d72:	0336      	lsls	r6, r6, #12
    3d74:	4b00      	ldr	r3, [pc, #0]	; (3d78 <__aeabi_ddiv+0x1dc>)
    3d76:	e777      	b.n	3c68 <__aeabi_ddiv+0xcc>
    3d78:	000007ff 	.word	0x000007ff
    3d7c:	fffffc01 	.word	0xfffffc01
    3d80:	000058e0 	.word	0x000058e0
    3d84:	800fffff 	.word	0x800fffff
    3d88:	000003f3 	.word	0x000003f3
    3d8c:	455e      	cmp	r6, fp
    3d8e:	d900      	bls.n	3d92 <__aeabi_ddiv+0x1f6>
    3d90:	e172      	b.n	4078 <__aeabi_ddiv+0x4dc>
    3d92:	d100      	bne.n	3d96 <__aeabi_ddiv+0x1fa>
    3d94:	e16d      	b.n	4072 <__aeabi_ddiv+0x4d6>
    3d96:	9b01      	ldr	r3, [sp, #4]
    3d98:	464d      	mov	r5, r9
    3d9a:	3b01      	subs	r3, #1
    3d9c:	9301      	str	r3, [sp, #4]
    3d9e:	2300      	movs	r3, #0
    3da0:	0034      	movs	r4, r6
    3da2:	9302      	str	r3, [sp, #8]
    3da4:	465b      	mov	r3, fp
    3da6:	021e      	lsls	r6, r3, #8
    3da8:	0e0b      	lsrs	r3, r1, #24
    3daa:	431e      	orrs	r6, r3
    3dac:	020b      	lsls	r3, r1, #8
    3dae:	9303      	str	r3, [sp, #12]
    3db0:	0c33      	lsrs	r3, r6, #16
    3db2:	4699      	mov	r9, r3
    3db4:	0433      	lsls	r3, r6, #16
    3db6:	0c1b      	lsrs	r3, r3, #16
    3db8:	4649      	mov	r1, r9
    3dba:	0020      	movs	r0, r4
    3dbc:	9300      	str	r3, [sp, #0]
    3dbe:	f7ff fa1f 	bl	3200 <__aeabi_uidiv>
    3dc2:	9b00      	ldr	r3, [sp, #0]
    3dc4:	0037      	movs	r7, r6
    3dc6:	4343      	muls	r3, r0
    3dc8:	0006      	movs	r6, r0
    3dca:	4649      	mov	r1, r9
    3dcc:	0020      	movs	r0, r4
    3dce:	4698      	mov	r8, r3
    3dd0:	f7ff fa9c 	bl	330c <__aeabi_uidivmod>
    3dd4:	0c2c      	lsrs	r4, r5, #16
    3dd6:	0409      	lsls	r1, r1, #16
    3dd8:	430c      	orrs	r4, r1
    3dda:	45a0      	cmp	r8, r4
    3ddc:	d909      	bls.n	3df2 <__aeabi_ddiv+0x256>
    3dde:	19e4      	adds	r4, r4, r7
    3de0:	1e73      	subs	r3, r6, #1
    3de2:	42a7      	cmp	r7, r4
    3de4:	d900      	bls.n	3de8 <__aeabi_ddiv+0x24c>
    3de6:	e15c      	b.n	40a2 <__aeabi_ddiv+0x506>
    3de8:	45a0      	cmp	r8, r4
    3dea:	d800      	bhi.n	3dee <__aeabi_ddiv+0x252>
    3dec:	e159      	b.n	40a2 <__aeabi_ddiv+0x506>
    3dee:	3e02      	subs	r6, #2
    3df0:	19e4      	adds	r4, r4, r7
    3df2:	4643      	mov	r3, r8
    3df4:	1ae4      	subs	r4, r4, r3
    3df6:	4649      	mov	r1, r9
    3df8:	0020      	movs	r0, r4
    3dfa:	f7ff fa01 	bl	3200 <__aeabi_uidiv>
    3dfe:	0003      	movs	r3, r0
    3e00:	9a00      	ldr	r2, [sp, #0]
    3e02:	4680      	mov	r8, r0
    3e04:	4353      	muls	r3, r2
    3e06:	4649      	mov	r1, r9
    3e08:	0020      	movs	r0, r4
    3e0a:	469b      	mov	fp, r3
    3e0c:	f7ff fa7e 	bl	330c <__aeabi_uidivmod>
    3e10:	042a      	lsls	r2, r5, #16
    3e12:	0409      	lsls	r1, r1, #16
    3e14:	0c12      	lsrs	r2, r2, #16
    3e16:	430a      	orrs	r2, r1
    3e18:	4593      	cmp	fp, r2
    3e1a:	d90d      	bls.n	3e38 <__aeabi_ddiv+0x29c>
    3e1c:	4643      	mov	r3, r8
    3e1e:	19d2      	adds	r2, r2, r7
    3e20:	3b01      	subs	r3, #1
    3e22:	4297      	cmp	r7, r2
    3e24:	d900      	bls.n	3e28 <__aeabi_ddiv+0x28c>
    3e26:	e13a      	b.n	409e <__aeabi_ddiv+0x502>
    3e28:	4593      	cmp	fp, r2
    3e2a:	d800      	bhi.n	3e2e <__aeabi_ddiv+0x292>
    3e2c:	e137      	b.n	409e <__aeabi_ddiv+0x502>
    3e2e:	2302      	movs	r3, #2
    3e30:	425b      	negs	r3, r3
    3e32:	469c      	mov	ip, r3
    3e34:	19d2      	adds	r2, r2, r7
    3e36:	44e0      	add	r8, ip
    3e38:	465b      	mov	r3, fp
    3e3a:	1ad2      	subs	r2, r2, r3
    3e3c:	4643      	mov	r3, r8
    3e3e:	0436      	lsls	r6, r6, #16
    3e40:	4333      	orrs	r3, r6
    3e42:	469b      	mov	fp, r3
    3e44:	9903      	ldr	r1, [sp, #12]
    3e46:	0c18      	lsrs	r0, r3, #16
    3e48:	0c0b      	lsrs	r3, r1, #16
    3e4a:	001d      	movs	r5, r3
    3e4c:	9305      	str	r3, [sp, #20]
    3e4e:	0409      	lsls	r1, r1, #16
    3e50:	465b      	mov	r3, fp
    3e52:	0c09      	lsrs	r1, r1, #16
    3e54:	000c      	movs	r4, r1
    3e56:	041b      	lsls	r3, r3, #16
    3e58:	0c1b      	lsrs	r3, r3, #16
    3e5a:	4344      	muls	r4, r0
    3e5c:	9104      	str	r1, [sp, #16]
    3e5e:	4359      	muls	r1, r3
    3e60:	436b      	muls	r3, r5
    3e62:	4368      	muls	r0, r5
    3e64:	191b      	adds	r3, r3, r4
    3e66:	0c0d      	lsrs	r5, r1, #16
    3e68:	18eb      	adds	r3, r5, r3
    3e6a:	429c      	cmp	r4, r3
    3e6c:	d903      	bls.n	3e76 <__aeabi_ddiv+0x2da>
    3e6e:	2480      	movs	r4, #128	; 0x80
    3e70:	0264      	lsls	r4, r4, #9
    3e72:	46a4      	mov	ip, r4
    3e74:	4460      	add	r0, ip
    3e76:	0c1c      	lsrs	r4, r3, #16
    3e78:	0409      	lsls	r1, r1, #16
    3e7a:	041b      	lsls	r3, r3, #16
    3e7c:	0c09      	lsrs	r1, r1, #16
    3e7e:	1820      	adds	r0, r4, r0
    3e80:	185d      	adds	r5, r3, r1
    3e82:	4282      	cmp	r2, r0
    3e84:	d200      	bcs.n	3e88 <__aeabi_ddiv+0x2ec>
    3e86:	e0de      	b.n	4046 <__aeabi_ddiv+0x4aa>
    3e88:	d100      	bne.n	3e8c <__aeabi_ddiv+0x2f0>
    3e8a:	e0d7      	b.n	403c <__aeabi_ddiv+0x4a0>
    3e8c:	1a16      	subs	r6, r2, r0
    3e8e:	9b02      	ldr	r3, [sp, #8]
    3e90:	469c      	mov	ip, r3
    3e92:	1b5d      	subs	r5, r3, r5
    3e94:	45ac      	cmp	ip, r5
    3e96:	419b      	sbcs	r3, r3
    3e98:	425b      	negs	r3, r3
    3e9a:	1af6      	subs	r6, r6, r3
    3e9c:	42b7      	cmp	r7, r6
    3e9e:	d100      	bne.n	3ea2 <__aeabi_ddiv+0x306>
    3ea0:	e106      	b.n	40b0 <__aeabi_ddiv+0x514>
    3ea2:	4649      	mov	r1, r9
    3ea4:	0030      	movs	r0, r6
    3ea6:	f7ff f9ab 	bl	3200 <__aeabi_uidiv>
    3eaa:	9b00      	ldr	r3, [sp, #0]
    3eac:	0004      	movs	r4, r0
    3eae:	4343      	muls	r3, r0
    3eb0:	4649      	mov	r1, r9
    3eb2:	0030      	movs	r0, r6
    3eb4:	4698      	mov	r8, r3
    3eb6:	f7ff fa29 	bl	330c <__aeabi_uidivmod>
    3eba:	0c2e      	lsrs	r6, r5, #16
    3ebc:	0409      	lsls	r1, r1, #16
    3ebe:	430e      	orrs	r6, r1
    3ec0:	45b0      	cmp	r8, r6
    3ec2:	d909      	bls.n	3ed8 <__aeabi_ddiv+0x33c>
    3ec4:	19f6      	adds	r6, r6, r7
    3ec6:	1e63      	subs	r3, r4, #1
    3ec8:	42b7      	cmp	r7, r6
    3eca:	d900      	bls.n	3ece <__aeabi_ddiv+0x332>
    3ecc:	e0f3      	b.n	40b6 <__aeabi_ddiv+0x51a>
    3ece:	45b0      	cmp	r8, r6
    3ed0:	d800      	bhi.n	3ed4 <__aeabi_ddiv+0x338>
    3ed2:	e0f0      	b.n	40b6 <__aeabi_ddiv+0x51a>
    3ed4:	3c02      	subs	r4, #2
    3ed6:	19f6      	adds	r6, r6, r7
    3ed8:	4643      	mov	r3, r8
    3eda:	1af3      	subs	r3, r6, r3
    3edc:	4649      	mov	r1, r9
    3ede:	0018      	movs	r0, r3
    3ee0:	9302      	str	r3, [sp, #8]
    3ee2:	f7ff f98d 	bl	3200 <__aeabi_uidiv>
    3ee6:	9b00      	ldr	r3, [sp, #0]
    3ee8:	0006      	movs	r6, r0
    3eea:	4343      	muls	r3, r0
    3eec:	4649      	mov	r1, r9
    3eee:	9802      	ldr	r0, [sp, #8]
    3ef0:	4698      	mov	r8, r3
    3ef2:	f7ff fa0b 	bl	330c <__aeabi_uidivmod>
    3ef6:	042d      	lsls	r5, r5, #16
    3ef8:	0409      	lsls	r1, r1, #16
    3efa:	0c2d      	lsrs	r5, r5, #16
    3efc:	430d      	orrs	r5, r1
    3efe:	45a8      	cmp	r8, r5
    3f00:	d909      	bls.n	3f16 <__aeabi_ddiv+0x37a>
    3f02:	19ed      	adds	r5, r5, r7
    3f04:	1e73      	subs	r3, r6, #1
    3f06:	42af      	cmp	r7, r5
    3f08:	d900      	bls.n	3f0c <__aeabi_ddiv+0x370>
    3f0a:	e0d6      	b.n	40ba <__aeabi_ddiv+0x51e>
    3f0c:	45a8      	cmp	r8, r5
    3f0e:	d800      	bhi.n	3f12 <__aeabi_ddiv+0x376>
    3f10:	e0d3      	b.n	40ba <__aeabi_ddiv+0x51e>
    3f12:	3e02      	subs	r6, #2
    3f14:	19ed      	adds	r5, r5, r7
    3f16:	0424      	lsls	r4, r4, #16
    3f18:	0021      	movs	r1, r4
    3f1a:	4643      	mov	r3, r8
    3f1c:	4331      	orrs	r1, r6
    3f1e:	9e04      	ldr	r6, [sp, #16]
    3f20:	9a05      	ldr	r2, [sp, #20]
    3f22:	0030      	movs	r0, r6
    3f24:	1aed      	subs	r5, r5, r3
    3f26:	040b      	lsls	r3, r1, #16
    3f28:	0c0c      	lsrs	r4, r1, #16
    3f2a:	0c1b      	lsrs	r3, r3, #16
    3f2c:	4358      	muls	r0, r3
    3f2e:	4366      	muls	r6, r4
    3f30:	4353      	muls	r3, r2
    3f32:	4354      	muls	r4, r2
    3f34:	199a      	adds	r2, r3, r6
    3f36:	0c03      	lsrs	r3, r0, #16
    3f38:	189b      	adds	r3, r3, r2
    3f3a:	429e      	cmp	r6, r3
    3f3c:	d903      	bls.n	3f46 <__aeabi_ddiv+0x3aa>
    3f3e:	2280      	movs	r2, #128	; 0x80
    3f40:	0252      	lsls	r2, r2, #9
    3f42:	4694      	mov	ip, r2
    3f44:	4464      	add	r4, ip
    3f46:	0c1a      	lsrs	r2, r3, #16
    3f48:	0400      	lsls	r0, r0, #16
    3f4a:	041b      	lsls	r3, r3, #16
    3f4c:	0c00      	lsrs	r0, r0, #16
    3f4e:	1914      	adds	r4, r2, r4
    3f50:	181b      	adds	r3, r3, r0
    3f52:	42a5      	cmp	r5, r4
    3f54:	d350      	bcc.n	3ff8 <__aeabi_ddiv+0x45c>
    3f56:	d04d      	beq.n	3ff4 <__aeabi_ddiv+0x458>
    3f58:	2301      	movs	r3, #1
    3f5a:	4319      	orrs	r1, r3
    3f5c:	4a96      	ldr	r2, [pc, #600]	; (41b8 <__aeabi_ddiv+0x61c>)
    3f5e:	9b01      	ldr	r3, [sp, #4]
    3f60:	4694      	mov	ip, r2
    3f62:	4463      	add	r3, ip
    3f64:	2b00      	cmp	r3, #0
    3f66:	dc00      	bgt.n	3f6a <__aeabi_ddiv+0x3ce>
    3f68:	e6f3      	b.n	3d52 <__aeabi_ddiv+0x1b6>
    3f6a:	074a      	lsls	r2, r1, #29
    3f6c:	d009      	beq.n	3f82 <__aeabi_ddiv+0x3e6>
    3f6e:	220f      	movs	r2, #15
    3f70:	400a      	ands	r2, r1
    3f72:	2a04      	cmp	r2, #4
    3f74:	d005      	beq.n	3f82 <__aeabi_ddiv+0x3e6>
    3f76:	1d0a      	adds	r2, r1, #4
    3f78:	428a      	cmp	r2, r1
    3f7a:	4189      	sbcs	r1, r1
    3f7c:	4249      	negs	r1, r1
    3f7e:	448b      	add	fp, r1
    3f80:	0011      	movs	r1, r2
    3f82:	465a      	mov	r2, fp
    3f84:	01d2      	lsls	r2, r2, #7
    3f86:	d508      	bpl.n	3f9a <__aeabi_ddiv+0x3fe>
    3f88:	465a      	mov	r2, fp
    3f8a:	4b8c      	ldr	r3, [pc, #560]	; (41bc <__aeabi_ddiv+0x620>)
    3f8c:	401a      	ands	r2, r3
    3f8e:	4693      	mov	fp, r2
    3f90:	2280      	movs	r2, #128	; 0x80
    3f92:	00d2      	lsls	r2, r2, #3
    3f94:	4694      	mov	ip, r2
    3f96:	9b01      	ldr	r3, [sp, #4]
    3f98:	4463      	add	r3, ip
    3f9a:	4a89      	ldr	r2, [pc, #548]	; (41c0 <__aeabi_ddiv+0x624>)
    3f9c:	4293      	cmp	r3, r2
    3f9e:	dd00      	ble.n	3fa2 <__aeabi_ddiv+0x406>
    3fa0:	e65b      	b.n	3c5a <__aeabi_ddiv+0xbe>
    3fa2:	465a      	mov	r2, fp
    3fa4:	08c9      	lsrs	r1, r1, #3
    3fa6:	0750      	lsls	r0, r2, #29
    3fa8:	4308      	orrs	r0, r1
    3faa:	0256      	lsls	r6, r2, #9
    3fac:	4651      	mov	r1, sl
    3fae:	2201      	movs	r2, #1
    3fb0:	055b      	lsls	r3, r3, #21
    3fb2:	4681      	mov	r9, r0
    3fb4:	0b36      	lsrs	r6, r6, #12
    3fb6:	0d5b      	lsrs	r3, r3, #21
    3fb8:	400a      	ands	r2, r1
    3fba:	e655      	b.n	3c68 <__aeabi_ddiv+0xcc>
    3fbc:	2380      	movs	r3, #128	; 0x80
    3fbe:	031b      	lsls	r3, r3, #12
    3fc0:	421e      	tst	r6, r3
    3fc2:	d011      	beq.n	3fe8 <__aeabi_ddiv+0x44c>
    3fc4:	465a      	mov	r2, fp
    3fc6:	421a      	tst	r2, r3
    3fc8:	d10e      	bne.n	3fe8 <__aeabi_ddiv+0x44c>
    3fca:	465e      	mov	r6, fp
    3fcc:	431e      	orrs	r6, r3
    3fce:	0336      	lsls	r6, r6, #12
    3fd0:	0b36      	lsrs	r6, r6, #12
    3fd2:	002a      	movs	r2, r5
    3fd4:	4689      	mov	r9, r1
    3fd6:	4b7b      	ldr	r3, [pc, #492]	; (41c4 <__aeabi_ddiv+0x628>)
    3fd8:	e646      	b.n	3c68 <__aeabi_ddiv+0xcc>
    3fda:	2b03      	cmp	r3, #3
    3fdc:	d100      	bne.n	3fe0 <__aeabi_ddiv+0x444>
    3fde:	e0e1      	b.n	41a4 <__aeabi_ddiv+0x608>
    3fe0:	2b01      	cmp	r3, #1
    3fe2:	d1bb      	bne.n	3f5c <__aeabi_ddiv+0x3c0>
    3fe4:	401a      	ands	r2, r3
    3fe6:	e6bb      	b.n	3d60 <__aeabi_ddiv+0x1c4>
    3fe8:	431e      	orrs	r6, r3
    3fea:	0336      	lsls	r6, r6, #12
    3fec:	0b36      	lsrs	r6, r6, #12
    3fee:	4642      	mov	r2, r8
    3ff0:	4b74      	ldr	r3, [pc, #464]	; (41c4 <__aeabi_ddiv+0x628>)
    3ff2:	e639      	b.n	3c68 <__aeabi_ddiv+0xcc>
    3ff4:	2b00      	cmp	r3, #0
    3ff6:	d0b1      	beq.n	3f5c <__aeabi_ddiv+0x3c0>
    3ff8:	197d      	adds	r5, r7, r5
    3ffa:	1e4a      	subs	r2, r1, #1
    3ffc:	42af      	cmp	r7, r5
    3ffe:	d952      	bls.n	40a6 <__aeabi_ddiv+0x50a>
    4000:	0011      	movs	r1, r2
    4002:	42a5      	cmp	r5, r4
    4004:	d1a8      	bne.n	3f58 <__aeabi_ddiv+0x3bc>
    4006:	9a03      	ldr	r2, [sp, #12]
    4008:	429a      	cmp	r2, r3
    400a:	d1a5      	bne.n	3f58 <__aeabi_ddiv+0x3bc>
    400c:	e7a6      	b.n	3f5c <__aeabi_ddiv+0x3c0>
    400e:	0003      	movs	r3, r0
    4010:	003e      	movs	r6, r7
    4012:	3b28      	subs	r3, #40	; 0x28
    4014:	409e      	lsls	r6, r3
    4016:	2300      	movs	r3, #0
    4018:	4699      	mov	r9, r3
    401a:	e654      	b.n	3cc6 <__aeabi_ddiv+0x12a>
    401c:	f000 ff10 	bl	4e40 <__clzsi2>
    4020:	3020      	adds	r0, #32
    4022:	e641      	b.n	3ca8 <__aeabi_ddiv+0x10c>
    4024:	0003      	movs	r3, r0
    4026:	4652      	mov	r2, sl
    4028:	3b28      	subs	r3, #40	; 0x28
    402a:	409a      	lsls	r2, r3
    402c:	2100      	movs	r1, #0
    402e:	4693      	mov	fp, r2
    4030:	e677      	b.n	3d22 <__aeabi_ddiv+0x186>
    4032:	4650      	mov	r0, sl
    4034:	f000 ff04 	bl	4e40 <__clzsi2>
    4038:	3020      	adds	r0, #32
    403a:	e65e      	b.n	3cfa <__aeabi_ddiv+0x15e>
    403c:	9b02      	ldr	r3, [sp, #8]
    403e:	2600      	movs	r6, #0
    4040:	42ab      	cmp	r3, r5
    4042:	d300      	bcc.n	4046 <__aeabi_ddiv+0x4aa>
    4044:	e723      	b.n	3e8e <__aeabi_ddiv+0x2f2>
    4046:	9e03      	ldr	r6, [sp, #12]
    4048:	9902      	ldr	r1, [sp, #8]
    404a:	46b4      	mov	ip, r6
    404c:	4461      	add	r1, ip
    404e:	4688      	mov	r8, r1
    4050:	45b0      	cmp	r8, r6
    4052:	41b6      	sbcs	r6, r6
    4054:	465b      	mov	r3, fp
    4056:	4276      	negs	r6, r6
    4058:	19f6      	adds	r6, r6, r7
    405a:	18b2      	adds	r2, r6, r2
    405c:	3b01      	subs	r3, #1
    405e:	9102      	str	r1, [sp, #8]
    4060:	4297      	cmp	r7, r2
    4062:	d213      	bcs.n	408c <__aeabi_ddiv+0x4f0>
    4064:	4290      	cmp	r0, r2
    4066:	d84f      	bhi.n	4108 <__aeabi_ddiv+0x56c>
    4068:	d100      	bne.n	406c <__aeabi_ddiv+0x4d0>
    406a:	e08e      	b.n	418a <__aeabi_ddiv+0x5ee>
    406c:	1a16      	subs	r6, r2, r0
    406e:	469b      	mov	fp, r3
    4070:	e70d      	b.n	3e8e <__aeabi_ddiv+0x2f2>
    4072:	4589      	cmp	r9, r1
    4074:	d200      	bcs.n	4078 <__aeabi_ddiv+0x4dc>
    4076:	e68e      	b.n	3d96 <__aeabi_ddiv+0x1fa>
    4078:	0874      	lsrs	r4, r6, #1
    407a:	464b      	mov	r3, r9
    407c:	07f6      	lsls	r6, r6, #31
    407e:	0035      	movs	r5, r6
    4080:	085b      	lsrs	r3, r3, #1
    4082:	431d      	orrs	r5, r3
    4084:	464b      	mov	r3, r9
    4086:	07db      	lsls	r3, r3, #31
    4088:	9302      	str	r3, [sp, #8]
    408a:	e68b      	b.n	3da4 <__aeabi_ddiv+0x208>
    408c:	4297      	cmp	r7, r2
    408e:	d1ed      	bne.n	406c <__aeabi_ddiv+0x4d0>
    4090:	9903      	ldr	r1, [sp, #12]
    4092:	9c02      	ldr	r4, [sp, #8]
    4094:	42a1      	cmp	r1, r4
    4096:	d9e5      	bls.n	4064 <__aeabi_ddiv+0x4c8>
    4098:	1a3e      	subs	r6, r7, r0
    409a:	469b      	mov	fp, r3
    409c:	e6f7      	b.n	3e8e <__aeabi_ddiv+0x2f2>
    409e:	4698      	mov	r8, r3
    40a0:	e6ca      	b.n	3e38 <__aeabi_ddiv+0x29c>
    40a2:	001e      	movs	r6, r3
    40a4:	e6a5      	b.n	3df2 <__aeabi_ddiv+0x256>
    40a6:	42ac      	cmp	r4, r5
    40a8:	d83e      	bhi.n	4128 <__aeabi_ddiv+0x58c>
    40aa:	d074      	beq.n	4196 <__aeabi_ddiv+0x5fa>
    40ac:	0011      	movs	r1, r2
    40ae:	e753      	b.n	3f58 <__aeabi_ddiv+0x3bc>
    40b0:	2101      	movs	r1, #1
    40b2:	4249      	negs	r1, r1
    40b4:	e752      	b.n	3f5c <__aeabi_ddiv+0x3c0>
    40b6:	001c      	movs	r4, r3
    40b8:	e70e      	b.n	3ed8 <__aeabi_ddiv+0x33c>
    40ba:	001e      	movs	r6, r3
    40bc:	e72b      	b.n	3f16 <__aeabi_ddiv+0x37a>
    40be:	2d1f      	cmp	r5, #31
    40c0:	dc3c      	bgt.n	413c <__aeabi_ddiv+0x5a0>
    40c2:	2320      	movs	r3, #32
    40c4:	000a      	movs	r2, r1
    40c6:	4658      	mov	r0, fp
    40c8:	1b5b      	subs	r3, r3, r5
    40ca:	4098      	lsls	r0, r3
    40cc:	40ea      	lsrs	r2, r5
    40ce:	4099      	lsls	r1, r3
    40d0:	4302      	orrs	r2, r0
    40d2:	1e48      	subs	r0, r1, #1
    40d4:	4181      	sbcs	r1, r0
    40d6:	465e      	mov	r6, fp
    40d8:	4311      	orrs	r1, r2
    40da:	40ee      	lsrs	r6, r5
    40dc:	074b      	lsls	r3, r1, #29
    40de:	d009      	beq.n	40f4 <__aeabi_ddiv+0x558>
    40e0:	230f      	movs	r3, #15
    40e2:	400b      	ands	r3, r1
    40e4:	2b04      	cmp	r3, #4
    40e6:	d005      	beq.n	40f4 <__aeabi_ddiv+0x558>
    40e8:	000b      	movs	r3, r1
    40ea:	1d19      	adds	r1, r3, #4
    40ec:	4299      	cmp	r1, r3
    40ee:	419b      	sbcs	r3, r3
    40f0:	425b      	negs	r3, r3
    40f2:	18f6      	adds	r6, r6, r3
    40f4:	0233      	lsls	r3, r6, #8
    40f6:	d53c      	bpl.n	4172 <__aeabi_ddiv+0x5d6>
    40f8:	4653      	mov	r3, sl
    40fa:	2201      	movs	r2, #1
    40fc:	2100      	movs	r1, #0
    40fe:	401a      	ands	r2, r3
    4100:	2600      	movs	r6, #0
    4102:	2301      	movs	r3, #1
    4104:	4689      	mov	r9, r1
    4106:	e5af      	b.n	3c68 <__aeabi_ddiv+0xcc>
    4108:	2302      	movs	r3, #2
    410a:	425b      	negs	r3, r3
    410c:	469c      	mov	ip, r3
    410e:	9c03      	ldr	r4, [sp, #12]
    4110:	44e3      	add	fp, ip
    4112:	46a4      	mov	ip, r4
    4114:	9b02      	ldr	r3, [sp, #8]
    4116:	4463      	add	r3, ip
    4118:	4698      	mov	r8, r3
    411a:	45a0      	cmp	r8, r4
    411c:	41b6      	sbcs	r6, r6
    411e:	4276      	negs	r6, r6
    4120:	19f6      	adds	r6, r6, r7
    4122:	9302      	str	r3, [sp, #8]
    4124:	18b2      	adds	r2, r6, r2
    4126:	e6b1      	b.n	3e8c <__aeabi_ddiv+0x2f0>
    4128:	9803      	ldr	r0, [sp, #12]
    412a:	1e8a      	subs	r2, r1, #2
    412c:	0041      	lsls	r1, r0, #1
    412e:	4281      	cmp	r1, r0
    4130:	41b6      	sbcs	r6, r6
    4132:	4276      	negs	r6, r6
    4134:	19f6      	adds	r6, r6, r7
    4136:	19ad      	adds	r5, r5, r6
    4138:	9103      	str	r1, [sp, #12]
    413a:	e761      	b.n	4000 <__aeabi_ddiv+0x464>
    413c:	221f      	movs	r2, #31
    413e:	4252      	negs	r2, r2
    4140:	1ad3      	subs	r3, r2, r3
    4142:	465a      	mov	r2, fp
    4144:	40da      	lsrs	r2, r3
    4146:	0013      	movs	r3, r2
    4148:	2d20      	cmp	r5, #32
    414a:	d029      	beq.n	41a0 <__aeabi_ddiv+0x604>
    414c:	2240      	movs	r2, #64	; 0x40
    414e:	4658      	mov	r0, fp
    4150:	1b55      	subs	r5, r2, r5
    4152:	40a8      	lsls	r0, r5
    4154:	4301      	orrs	r1, r0
    4156:	1e48      	subs	r0, r1, #1
    4158:	4181      	sbcs	r1, r0
    415a:	2007      	movs	r0, #7
    415c:	430b      	orrs	r3, r1
    415e:	4018      	ands	r0, r3
    4160:	2600      	movs	r6, #0
    4162:	2800      	cmp	r0, #0
    4164:	d009      	beq.n	417a <__aeabi_ddiv+0x5de>
    4166:	220f      	movs	r2, #15
    4168:	2600      	movs	r6, #0
    416a:	401a      	ands	r2, r3
    416c:	0019      	movs	r1, r3
    416e:	2a04      	cmp	r2, #4
    4170:	d1bb      	bne.n	40ea <__aeabi_ddiv+0x54e>
    4172:	000b      	movs	r3, r1
    4174:	0770      	lsls	r0, r6, #29
    4176:	0276      	lsls	r6, r6, #9
    4178:	0b36      	lsrs	r6, r6, #12
    417a:	08db      	lsrs	r3, r3, #3
    417c:	4303      	orrs	r3, r0
    417e:	4699      	mov	r9, r3
    4180:	2201      	movs	r2, #1
    4182:	4653      	mov	r3, sl
    4184:	401a      	ands	r2, r3
    4186:	2300      	movs	r3, #0
    4188:	e56e      	b.n	3c68 <__aeabi_ddiv+0xcc>
    418a:	9902      	ldr	r1, [sp, #8]
    418c:	428d      	cmp	r5, r1
    418e:	d8bb      	bhi.n	4108 <__aeabi_ddiv+0x56c>
    4190:	469b      	mov	fp, r3
    4192:	2600      	movs	r6, #0
    4194:	e67b      	b.n	3e8e <__aeabi_ddiv+0x2f2>
    4196:	9803      	ldr	r0, [sp, #12]
    4198:	4298      	cmp	r0, r3
    419a:	d3c5      	bcc.n	4128 <__aeabi_ddiv+0x58c>
    419c:	0011      	movs	r1, r2
    419e:	e732      	b.n	4006 <__aeabi_ddiv+0x46a>
    41a0:	2000      	movs	r0, #0
    41a2:	e7d7      	b.n	4154 <__aeabi_ddiv+0x5b8>
    41a4:	2680      	movs	r6, #128	; 0x80
    41a6:	465b      	mov	r3, fp
    41a8:	0336      	lsls	r6, r6, #12
    41aa:	431e      	orrs	r6, r3
    41ac:	0336      	lsls	r6, r6, #12
    41ae:	0b36      	lsrs	r6, r6, #12
    41b0:	9a00      	ldr	r2, [sp, #0]
    41b2:	4689      	mov	r9, r1
    41b4:	4b03      	ldr	r3, [pc, #12]	; (41c4 <__aeabi_ddiv+0x628>)
    41b6:	e557      	b.n	3c68 <__aeabi_ddiv+0xcc>
    41b8:	000003ff 	.word	0x000003ff
    41bc:	feffffff 	.word	0xfeffffff
    41c0:	000007fe 	.word	0x000007fe
    41c4:	000007ff 	.word	0x000007ff

000041c8 <__aeabi_dmul>:
    41c8:	b5f0      	push	{r4, r5, r6, r7, lr}
    41ca:	465f      	mov	r7, fp
    41cc:	4656      	mov	r6, sl
    41ce:	464d      	mov	r5, r9
    41d0:	4644      	mov	r4, r8
    41d2:	b4f0      	push	{r4, r5, r6, r7}
    41d4:	030d      	lsls	r5, r1, #12
    41d6:	4699      	mov	r9, r3
    41d8:	004e      	lsls	r6, r1, #1
    41da:	0b2b      	lsrs	r3, r5, #12
    41dc:	b087      	sub	sp, #28
    41de:	0007      	movs	r7, r0
    41e0:	4692      	mov	sl, r2
    41e2:	4680      	mov	r8, r0
    41e4:	469b      	mov	fp, r3
    41e6:	0d76      	lsrs	r6, r6, #21
    41e8:	0fcc      	lsrs	r4, r1, #31
    41ea:	2e00      	cmp	r6, #0
    41ec:	d069      	beq.n	42c2 <__aeabi_dmul+0xfa>
    41ee:	4b6d      	ldr	r3, [pc, #436]	; (43a4 <__aeabi_dmul+0x1dc>)
    41f0:	429e      	cmp	r6, r3
    41f2:	d035      	beq.n	4260 <__aeabi_dmul+0x98>
    41f4:	465b      	mov	r3, fp
    41f6:	2280      	movs	r2, #128	; 0x80
    41f8:	00dd      	lsls	r5, r3, #3
    41fa:	0412      	lsls	r2, r2, #16
    41fc:	0f43      	lsrs	r3, r0, #29
    41fe:	4313      	orrs	r3, r2
    4200:	432b      	orrs	r3, r5
    4202:	469b      	mov	fp, r3
    4204:	00c3      	lsls	r3, r0, #3
    4206:	4698      	mov	r8, r3
    4208:	4b67      	ldr	r3, [pc, #412]	; (43a8 <__aeabi_dmul+0x1e0>)
    420a:	2700      	movs	r7, #0
    420c:	469c      	mov	ip, r3
    420e:	2300      	movs	r3, #0
    4210:	4466      	add	r6, ip
    4212:	9301      	str	r3, [sp, #4]
    4214:	464a      	mov	r2, r9
    4216:	0315      	lsls	r5, r2, #12
    4218:	0050      	lsls	r0, r2, #1
    421a:	0fd2      	lsrs	r2, r2, #31
    421c:	4653      	mov	r3, sl
    421e:	0b2d      	lsrs	r5, r5, #12
    4220:	0d40      	lsrs	r0, r0, #21
    4222:	4691      	mov	r9, r2
    4224:	d100      	bne.n	4228 <__aeabi_dmul+0x60>
    4226:	e076      	b.n	4316 <__aeabi_dmul+0x14e>
    4228:	4a5e      	ldr	r2, [pc, #376]	; (43a4 <__aeabi_dmul+0x1dc>)
    422a:	4290      	cmp	r0, r2
    422c:	d06c      	beq.n	4308 <__aeabi_dmul+0x140>
    422e:	2280      	movs	r2, #128	; 0x80
    4230:	0f5b      	lsrs	r3, r3, #29
    4232:	0412      	lsls	r2, r2, #16
    4234:	4313      	orrs	r3, r2
    4236:	4a5c      	ldr	r2, [pc, #368]	; (43a8 <__aeabi_dmul+0x1e0>)
    4238:	00ed      	lsls	r5, r5, #3
    423a:	4694      	mov	ip, r2
    423c:	431d      	orrs	r5, r3
    423e:	4653      	mov	r3, sl
    4240:	2200      	movs	r2, #0
    4242:	00db      	lsls	r3, r3, #3
    4244:	4460      	add	r0, ip
    4246:	4649      	mov	r1, r9
    4248:	1836      	adds	r6, r6, r0
    424a:	1c70      	adds	r0, r6, #1
    424c:	4061      	eors	r1, r4
    424e:	9002      	str	r0, [sp, #8]
    4250:	4317      	orrs	r7, r2
    4252:	2f0f      	cmp	r7, #15
    4254:	d900      	bls.n	4258 <__aeabi_dmul+0x90>
    4256:	e0af      	b.n	43b8 <__aeabi_dmul+0x1f0>
    4258:	4854      	ldr	r0, [pc, #336]	; (43ac <__aeabi_dmul+0x1e4>)
    425a:	00bf      	lsls	r7, r7, #2
    425c:	59c7      	ldr	r7, [r0, r7]
    425e:	46bf      	mov	pc, r7
    4260:	465b      	mov	r3, fp
    4262:	431f      	orrs	r7, r3
    4264:	d000      	beq.n	4268 <__aeabi_dmul+0xa0>
    4266:	e088      	b.n	437a <__aeabi_dmul+0x1b2>
    4268:	2300      	movs	r3, #0
    426a:	469b      	mov	fp, r3
    426c:	4698      	mov	r8, r3
    426e:	3302      	adds	r3, #2
    4270:	2708      	movs	r7, #8
    4272:	9301      	str	r3, [sp, #4]
    4274:	e7ce      	b.n	4214 <__aeabi_dmul+0x4c>
    4276:	4649      	mov	r1, r9
    4278:	2a02      	cmp	r2, #2
    427a:	d06a      	beq.n	4352 <__aeabi_dmul+0x18a>
    427c:	2a03      	cmp	r2, #3
    427e:	d100      	bne.n	4282 <__aeabi_dmul+0xba>
    4280:	e209      	b.n	4696 <__aeabi_dmul+0x4ce>
    4282:	2a01      	cmp	r2, #1
    4284:	d000      	beq.n	4288 <__aeabi_dmul+0xc0>
    4286:	e1bb      	b.n	4600 <__aeabi_dmul+0x438>
    4288:	4011      	ands	r1, r2
    428a:	2200      	movs	r2, #0
    428c:	2300      	movs	r3, #0
    428e:	2500      	movs	r5, #0
    4290:	4690      	mov	r8, r2
    4292:	b2cc      	uxtb	r4, r1
    4294:	2100      	movs	r1, #0
    4296:	032d      	lsls	r5, r5, #12
    4298:	0d0a      	lsrs	r2, r1, #20
    429a:	0512      	lsls	r2, r2, #20
    429c:	0b2d      	lsrs	r5, r5, #12
    429e:	4315      	orrs	r5, r2
    42a0:	4a43      	ldr	r2, [pc, #268]	; (43b0 <__aeabi_dmul+0x1e8>)
    42a2:	051b      	lsls	r3, r3, #20
    42a4:	4015      	ands	r5, r2
    42a6:	431d      	orrs	r5, r3
    42a8:	006d      	lsls	r5, r5, #1
    42aa:	07e4      	lsls	r4, r4, #31
    42ac:	086d      	lsrs	r5, r5, #1
    42ae:	4325      	orrs	r5, r4
    42b0:	4640      	mov	r0, r8
    42b2:	0029      	movs	r1, r5
    42b4:	b007      	add	sp, #28
    42b6:	bc3c      	pop	{r2, r3, r4, r5}
    42b8:	4690      	mov	r8, r2
    42ba:	4699      	mov	r9, r3
    42bc:	46a2      	mov	sl, r4
    42be:	46ab      	mov	fp, r5
    42c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    42c2:	4303      	orrs	r3, r0
    42c4:	d052      	beq.n	436c <__aeabi_dmul+0x1a4>
    42c6:	465b      	mov	r3, fp
    42c8:	2b00      	cmp	r3, #0
    42ca:	d100      	bne.n	42ce <__aeabi_dmul+0x106>
    42cc:	e18a      	b.n	45e4 <__aeabi_dmul+0x41c>
    42ce:	4658      	mov	r0, fp
    42d0:	f000 fdb6 	bl	4e40 <__clzsi2>
    42d4:	0003      	movs	r3, r0
    42d6:	3b0b      	subs	r3, #11
    42d8:	2b1c      	cmp	r3, #28
    42da:	dd00      	ble.n	42de <__aeabi_dmul+0x116>
    42dc:	e17b      	b.n	45d6 <__aeabi_dmul+0x40e>
    42de:	221d      	movs	r2, #29
    42e0:	1ad3      	subs	r3, r2, r3
    42e2:	003a      	movs	r2, r7
    42e4:	0001      	movs	r1, r0
    42e6:	465d      	mov	r5, fp
    42e8:	40da      	lsrs	r2, r3
    42ea:	3908      	subs	r1, #8
    42ec:	408d      	lsls	r5, r1
    42ee:	0013      	movs	r3, r2
    42f0:	408f      	lsls	r7, r1
    42f2:	432b      	orrs	r3, r5
    42f4:	469b      	mov	fp, r3
    42f6:	46b8      	mov	r8, r7
    42f8:	4b2e      	ldr	r3, [pc, #184]	; (43b4 <__aeabi_dmul+0x1ec>)
    42fa:	2700      	movs	r7, #0
    42fc:	469c      	mov	ip, r3
    42fe:	2300      	movs	r3, #0
    4300:	4460      	add	r0, ip
    4302:	4246      	negs	r6, r0
    4304:	9301      	str	r3, [sp, #4]
    4306:	e785      	b.n	4214 <__aeabi_dmul+0x4c>
    4308:	4652      	mov	r2, sl
    430a:	432a      	orrs	r2, r5
    430c:	d12c      	bne.n	4368 <__aeabi_dmul+0x1a0>
    430e:	2500      	movs	r5, #0
    4310:	2300      	movs	r3, #0
    4312:	2202      	movs	r2, #2
    4314:	e797      	b.n	4246 <__aeabi_dmul+0x7e>
    4316:	4652      	mov	r2, sl
    4318:	432a      	orrs	r2, r5
    431a:	d021      	beq.n	4360 <__aeabi_dmul+0x198>
    431c:	2d00      	cmp	r5, #0
    431e:	d100      	bne.n	4322 <__aeabi_dmul+0x15a>
    4320:	e154      	b.n	45cc <__aeabi_dmul+0x404>
    4322:	0028      	movs	r0, r5
    4324:	f000 fd8c 	bl	4e40 <__clzsi2>
    4328:	0003      	movs	r3, r0
    432a:	3b0b      	subs	r3, #11
    432c:	2b1c      	cmp	r3, #28
    432e:	dd00      	ble.n	4332 <__aeabi_dmul+0x16a>
    4330:	e146      	b.n	45c0 <__aeabi_dmul+0x3f8>
    4332:	211d      	movs	r1, #29
    4334:	1acb      	subs	r3, r1, r3
    4336:	4651      	mov	r1, sl
    4338:	0002      	movs	r2, r0
    433a:	40d9      	lsrs	r1, r3
    433c:	4653      	mov	r3, sl
    433e:	3a08      	subs	r2, #8
    4340:	4095      	lsls	r5, r2
    4342:	4093      	lsls	r3, r2
    4344:	430d      	orrs	r5, r1
    4346:	4a1b      	ldr	r2, [pc, #108]	; (43b4 <__aeabi_dmul+0x1ec>)
    4348:	4694      	mov	ip, r2
    434a:	4460      	add	r0, ip
    434c:	4240      	negs	r0, r0
    434e:	2200      	movs	r2, #0
    4350:	e779      	b.n	4246 <__aeabi_dmul+0x7e>
    4352:	2401      	movs	r4, #1
    4354:	2200      	movs	r2, #0
    4356:	400c      	ands	r4, r1
    4358:	4b12      	ldr	r3, [pc, #72]	; (43a4 <__aeabi_dmul+0x1dc>)
    435a:	2500      	movs	r5, #0
    435c:	4690      	mov	r8, r2
    435e:	e799      	b.n	4294 <__aeabi_dmul+0xcc>
    4360:	2500      	movs	r5, #0
    4362:	2300      	movs	r3, #0
    4364:	2201      	movs	r2, #1
    4366:	e76e      	b.n	4246 <__aeabi_dmul+0x7e>
    4368:	2203      	movs	r2, #3
    436a:	e76c      	b.n	4246 <__aeabi_dmul+0x7e>
    436c:	2300      	movs	r3, #0
    436e:	469b      	mov	fp, r3
    4370:	4698      	mov	r8, r3
    4372:	3301      	adds	r3, #1
    4374:	2704      	movs	r7, #4
    4376:	9301      	str	r3, [sp, #4]
    4378:	e74c      	b.n	4214 <__aeabi_dmul+0x4c>
    437a:	2303      	movs	r3, #3
    437c:	270c      	movs	r7, #12
    437e:	9301      	str	r3, [sp, #4]
    4380:	e748      	b.n	4214 <__aeabi_dmul+0x4c>
    4382:	2300      	movs	r3, #0
    4384:	2580      	movs	r5, #128	; 0x80
    4386:	4698      	mov	r8, r3
    4388:	2400      	movs	r4, #0
    438a:	032d      	lsls	r5, r5, #12
    438c:	4b05      	ldr	r3, [pc, #20]	; (43a4 <__aeabi_dmul+0x1dc>)
    438e:	e781      	b.n	4294 <__aeabi_dmul+0xcc>
    4390:	465d      	mov	r5, fp
    4392:	4643      	mov	r3, r8
    4394:	9a01      	ldr	r2, [sp, #4]
    4396:	e76f      	b.n	4278 <__aeabi_dmul+0xb0>
    4398:	465d      	mov	r5, fp
    439a:	4643      	mov	r3, r8
    439c:	0021      	movs	r1, r4
    439e:	9a01      	ldr	r2, [sp, #4]
    43a0:	e76a      	b.n	4278 <__aeabi_dmul+0xb0>
    43a2:	46c0      	nop			; (mov r8, r8)
    43a4:	000007ff 	.word	0x000007ff
    43a8:	fffffc01 	.word	0xfffffc01
    43ac:	00005920 	.word	0x00005920
    43b0:	800fffff 	.word	0x800fffff
    43b4:	000003f3 	.word	0x000003f3
    43b8:	4642      	mov	r2, r8
    43ba:	0c12      	lsrs	r2, r2, #16
    43bc:	4691      	mov	r9, r2
    43be:	0c1a      	lsrs	r2, r3, #16
    43c0:	4694      	mov	ip, r2
    43c2:	4642      	mov	r2, r8
    43c4:	0417      	lsls	r7, r2, #16
    43c6:	464a      	mov	r2, r9
    43c8:	041b      	lsls	r3, r3, #16
    43ca:	0c1b      	lsrs	r3, r3, #16
    43cc:	435a      	muls	r2, r3
    43ce:	4660      	mov	r0, ip
    43d0:	4690      	mov	r8, r2
    43d2:	464a      	mov	r2, r9
    43d4:	4342      	muls	r2, r0
    43d6:	0010      	movs	r0, r2
    43d8:	9203      	str	r2, [sp, #12]
    43da:	4662      	mov	r2, ip
    43dc:	001c      	movs	r4, r3
    43de:	0c3f      	lsrs	r7, r7, #16
    43e0:	437a      	muls	r2, r7
    43e2:	437c      	muls	r4, r7
    43e4:	4442      	add	r2, r8
    43e6:	9201      	str	r2, [sp, #4]
    43e8:	0c22      	lsrs	r2, r4, #16
    43ea:	4692      	mov	sl, r2
    43ec:	9a01      	ldr	r2, [sp, #4]
    43ee:	4452      	add	r2, sl
    43f0:	4590      	cmp	r8, r2
    43f2:	d906      	bls.n	4402 <__aeabi_dmul+0x23a>
    43f4:	4682      	mov	sl, r0
    43f6:	2080      	movs	r0, #128	; 0x80
    43f8:	0240      	lsls	r0, r0, #9
    43fa:	4680      	mov	r8, r0
    43fc:	44c2      	add	sl, r8
    43fe:	4650      	mov	r0, sl
    4400:	9003      	str	r0, [sp, #12]
    4402:	0c10      	lsrs	r0, r2, #16
    4404:	9004      	str	r0, [sp, #16]
    4406:	4648      	mov	r0, r9
    4408:	0424      	lsls	r4, r4, #16
    440a:	0c24      	lsrs	r4, r4, #16
    440c:	0412      	lsls	r2, r2, #16
    440e:	1912      	adds	r2, r2, r4
    4410:	9205      	str	r2, [sp, #20]
    4412:	0c2a      	lsrs	r2, r5, #16
    4414:	042d      	lsls	r5, r5, #16
    4416:	0c2d      	lsrs	r5, r5, #16
    4418:	4368      	muls	r0, r5
    441a:	002c      	movs	r4, r5
    441c:	4682      	mov	sl, r0
    441e:	4648      	mov	r0, r9
    4420:	437c      	muls	r4, r7
    4422:	4350      	muls	r0, r2
    4424:	4681      	mov	r9, r0
    4426:	0c20      	lsrs	r0, r4, #16
    4428:	4680      	mov	r8, r0
    442a:	4357      	muls	r7, r2
    442c:	4457      	add	r7, sl
    442e:	4447      	add	r7, r8
    4430:	45ba      	cmp	sl, r7
    4432:	d903      	bls.n	443c <__aeabi_dmul+0x274>
    4434:	2080      	movs	r0, #128	; 0x80
    4436:	0240      	lsls	r0, r0, #9
    4438:	4680      	mov	r8, r0
    443a:	44c1      	add	r9, r8
    443c:	0c38      	lsrs	r0, r7, #16
    443e:	043f      	lsls	r7, r7, #16
    4440:	46b8      	mov	r8, r7
    4442:	4448      	add	r0, r9
    4444:	0424      	lsls	r4, r4, #16
    4446:	0c24      	lsrs	r4, r4, #16
    4448:	9001      	str	r0, [sp, #4]
    444a:	9804      	ldr	r0, [sp, #16]
    444c:	44a0      	add	r8, r4
    444e:	4440      	add	r0, r8
    4450:	9004      	str	r0, [sp, #16]
    4452:	4658      	mov	r0, fp
    4454:	0c00      	lsrs	r0, r0, #16
    4456:	4681      	mov	r9, r0
    4458:	4658      	mov	r0, fp
    445a:	0404      	lsls	r4, r0, #16
    445c:	0c20      	lsrs	r0, r4, #16
    445e:	4682      	mov	sl, r0
    4460:	0007      	movs	r7, r0
    4462:	4648      	mov	r0, r9
    4464:	435f      	muls	r7, r3
    4466:	464c      	mov	r4, r9
    4468:	4343      	muls	r3, r0
    446a:	4660      	mov	r0, ip
    446c:	4360      	muls	r0, r4
    446e:	4664      	mov	r4, ip
    4470:	4683      	mov	fp, r0
    4472:	4650      	mov	r0, sl
    4474:	4344      	muls	r4, r0
    4476:	0c38      	lsrs	r0, r7, #16
    4478:	4684      	mov	ip, r0
    447a:	18e4      	adds	r4, r4, r3
    447c:	4464      	add	r4, ip
    447e:	42a3      	cmp	r3, r4
    4480:	d903      	bls.n	448a <__aeabi_dmul+0x2c2>
    4482:	2380      	movs	r3, #128	; 0x80
    4484:	025b      	lsls	r3, r3, #9
    4486:	469c      	mov	ip, r3
    4488:	44e3      	add	fp, ip
    448a:	4648      	mov	r0, r9
    448c:	043f      	lsls	r7, r7, #16
    448e:	0c23      	lsrs	r3, r4, #16
    4490:	0c3f      	lsrs	r7, r7, #16
    4492:	0424      	lsls	r4, r4, #16
    4494:	19e4      	adds	r4, r4, r7
    4496:	4657      	mov	r7, sl
    4498:	4368      	muls	r0, r5
    449a:	436f      	muls	r7, r5
    449c:	4684      	mov	ip, r0
    449e:	464d      	mov	r5, r9
    44a0:	4650      	mov	r0, sl
    44a2:	4355      	muls	r5, r2
    44a4:	4342      	muls	r2, r0
    44a6:	0c38      	lsrs	r0, r7, #16
    44a8:	4681      	mov	r9, r0
    44aa:	4462      	add	r2, ip
    44ac:	444a      	add	r2, r9
    44ae:	445b      	add	r3, fp
    44b0:	4594      	cmp	ip, r2
    44b2:	d903      	bls.n	44bc <__aeabi_dmul+0x2f4>
    44b4:	2080      	movs	r0, #128	; 0x80
    44b6:	0240      	lsls	r0, r0, #9
    44b8:	4684      	mov	ip, r0
    44ba:	4465      	add	r5, ip
    44bc:	9803      	ldr	r0, [sp, #12]
    44be:	043f      	lsls	r7, r7, #16
    44c0:	4683      	mov	fp, r0
    44c2:	9804      	ldr	r0, [sp, #16]
    44c4:	0c3f      	lsrs	r7, r7, #16
    44c6:	4684      	mov	ip, r0
    44c8:	44e3      	add	fp, ip
    44ca:	45c3      	cmp	fp, r8
    44cc:	4180      	sbcs	r0, r0
    44ce:	4240      	negs	r0, r0
    44d0:	4682      	mov	sl, r0
    44d2:	0410      	lsls	r0, r2, #16
    44d4:	4684      	mov	ip, r0
    44d6:	9801      	ldr	r0, [sp, #4]
    44d8:	4467      	add	r7, ip
    44da:	4684      	mov	ip, r0
    44dc:	4467      	add	r7, ip
    44de:	44a3      	add	fp, r4
    44e0:	46bc      	mov	ip, r7
    44e2:	45a3      	cmp	fp, r4
    44e4:	41a4      	sbcs	r4, r4
    44e6:	4699      	mov	r9, r3
    44e8:	44d4      	add	ip, sl
    44ea:	4264      	negs	r4, r4
    44ec:	4287      	cmp	r7, r0
    44ee:	41bf      	sbcs	r7, r7
    44f0:	45d4      	cmp	ip, sl
    44f2:	4180      	sbcs	r0, r0
    44f4:	44e1      	add	r9, ip
    44f6:	46a0      	mov	r8, r4
    44f8:	4599      	cmp	r9, r3
    44fa:	419b      	sbcs	r3, r3
    44fc:	427f      	negs	r7, r7
    44fe:	4240      	negs	r0, r0
    4500:	44c8      	add	r8, r9
    4502:	4307      	orrs	r7, r0
    4504:	0c12      	lsrs	r2, r2, #16
    4506:	18ba      	adds	r2, r7, r2
    4508:	45a0      	cmp	r8, r4
    450a:	41a4      	sbcs	r4, r4
    450c:	425f      	negs	r7, r3
    450e:	003b      	movs	r3, r7
    4510:	4264      	negs	r4, r4
    4512:	4323      	orrs	r3, r4
    4514:	18d7      	adds	r7, r2, r3
    4516:	4643      	mov	r3, r8
    4518:	197d      	adds	r5, r7, r5
    451a:	0ddb      	lsrs	r3, r3, #23
    451c:	026d      	lsls	r5, r5, #9
    451e:	431d      	orrs	r5, r3
    4520:	465b      	mov	r3, fp
    4522:	025a      	lsls	r2, r3, #9
    4524:	9b05      	ldr	r3, [sp, #20]
    4526:	431a      	orrs	r2, r3
    4528:	1e53      	subs	r3, r2, #1
    452a:	419a      	sbcs	r2, r3
    452c:	465b      	mov	r3, fp
    452e:	0ddb      	lsrs	r3, r3, #23
    4530:	431a      	orrs	r2, r3
    4532:	4643      	mov	r3, r8
    4534:	025b      	lsls	r3, r3, #9
    4536:	4313      	orrs	r3, r2
    4538:	01ea      	lsls	r2, r5, #7
    453a:	d507      	bpl.n	454c <__aeabi_dmul+0x384>
    453c:	2201      	movs	r2, #1
    453e:	085c      	lsrs	r4, r3, #1
    4540:	4013      	ands	r3, r2
    4542:	4323      	orrs	r3, r4
    4544:	07ea      	lsls	r2, r5, #31
    4546:	9e02      	ldr	r6, [sp, #8]
    4548:	4313      	orrs	r3, r2
    454a:	086d      	lsrs	r5, r5, #1
    454c:	4a57      	ldr	r2, [pc, #348]	; (46ac <__aeabi_dmul+0x4e4>)
    454e:	18b2      	adds	r2, r6, r2
    4550:	2a00      	cmp	r2, #0
    4552:	dd4b      	ble.n	45ec <__aeabi_dmul+0x424>
    4554:	0758      	lsls	r0, r3, #29
    4556:	d009      	beq.n	456c <__aeabi_dmul+0x3a4>
    4558:	200f      	movs	r0, #15
    455a:	4018      	ands	r0, r3
    455c:	2804      	cmp	r0, #4
    455e:	d005      	beq.n	456c <__aeabi_dmul+0x3a4>
    4560:	1d18      	adds	r0, r3, #4
    4562:	4298      	cmp	r0, r3
    4564:	419b      	sbcs	r3, r3
    4566:	425b      	negs	r3, r3
    4568:	18ed      	adds	r5, r5, r3
    456a:	0003      	movs	r3, r0
    456c:	01e8      	lsls	r0, r5, #7
    456e:	d504      	bpl.n	457a <__aeabi_dmul+0x3b2>
    4570:	4a4f      	ldr	r2, [pc, #316]	; (46b0 <__aeabi_dmul+0x4e8>)
    4572:	4015      	ands	r5, r2
    4574:	2280      	movs	r2, #128	; 0x80
    4576:	00d2      	lsls	r2, r2, #3
    4578:	18b2      	adds	r2, r6, r2
    457a:	484e      	ldr	r0, [pc, #312]	; (46b4 <__aeabi_dmul+0x4ec>)
    457c:	4282      	cmp	r2, r0
    457e:	dd00      	ble.n	4582 <__aeabi_dmul+0x3ba>
    4580:	e6e7      	b.n	4352 <__aeabi_dmul+0x18a>
    4582:	2401      	movs	r4, #1
    4584:	08db      	lsrs	r3, r3, #3
    4586:	0768      	lsls	r0, r5, #29
    4588:	4318      	orrs	r0, r3
    458a:	026d      	lsls	r5, r5, #9
    458c:	0553      	lsls	r3, r2, #21
    458e:	4680      	mov	r8, r0
    4590:	0b2d      	lsrs	r5, r5, #12
    4592:	0d5b      	lsrs	r3, r3, #21
    4594:	400c      	ands	r4, r1
    4596:	e67d      	b.n	4294 <__aeabi_dmul+0xcc>
    4598:	2280      	movs	r2, #128	; 0x80
    459a:	4659      	mov	r1, fp
    459c:	0312      	lsls	r2, r2, #12
    459e:	4211      	tst	r1, r2
    45a0:	d008      	beq.n	45b4 <__aeabi_dmul+0x3ec>
    45a2:	4215      	tst	r5, r2
    45a4:	d106      	bne.n	45b4 <__aeabi_dmul+0x3ec>
    45a6:	4315      	orrs	r5, r2
    45a8:	032d      	lsls	r5, r5, #12
    45aa:	4698      	mov	r8, r3
    45ac:	0b2d      	lsrs	r5, r5, #12
    45ae:	464c      	mov	r4, r9
    45b0:	4b41      	ldr	r3, [pc, #260]	; (46b8 <__aeabi_dmul+0x4f0>)
    45b2:	e66f      	b.n	4294 <__aeabi_dmul+0xcc>
    45b4:	465d      	mov	r5, fp
    45b6:	4315      	orrs	r5, r2
    45b8:	032d      	lsls	r5, r5, #12
    45ba:	0b2d      	lsrs	r5, r5, #12
    45bc:	4b3e      	ldr	r3, [pc, #248]	; (46b8 <__aeabi_dmul+0x4f0>)
    45be:	e669      	b.n	4294 <__aeabi_dmul+0xcc>
    45c0:	0003      	movs	r3, r0
    45c2:	4655      	mov	r5, sl
    45c4:	3b28      	subs	r3, #40	; 0x28
    45c6:	409d      	lsls	r5, r3
    45c8:	2300      	movs	r3, #0
    45ca:	e6bc      	b.n	4346 <__aeabi_dmul+0x17e>
    45cc:	4650      	mov	r0, sl
    45ce:	f000 fc37 	bl	4e40 <__clzsi2>
    45d2:	3020      	adds	r0, #32
    45d4:	e6a8      	b.n	4328 <__aeabi_dmul+0x160>
    45d6:	0003      	movs	r3, r0
    45d8:	3b28      	subs	r3, #40	; 0x28
    45da:	409f      	lsls	r7, r3
    45dc:	2300      	movs	r3, #0
    45de:	46bb      	mov	fp, r7
    45e0:	4698      	mov	r8, r3
    45e2:	e689      	b.n	42f8 <__aeabi_dmul+0x130>
    45e4:	f000 fc2c 	bl	4e40 <__clzsi2>
    45e8:	3020      	adds	r0, #32
    45ea:	e673      	b.n	42d4 <__aeabi_dmul+0x10c>
    45ec:	2401      	movs	r4, #1
    45ee:	1aa6      	subs	r6, r4, r2
    45f0:	2e38      	cmp	r6, #56	; 0x38
    45f2:	dd07      	ble.n	4604 <__aeabi_dmul+0x43c>
    45f4:	2200      	movs	r2, #0
    45f6:	400c      	ands	r4, r1
    45f8:	2300      	movs	r3, #0
    45fa:	2500      	movs	r5, #0
    45fc:	4690      	mov	r8, r2
    45fe:	e649      	b.n	4294 <__aeabi_dmul+0xcc>
    4600:	9e02      	ldr	r6, [sp, #8]
    4602:	e7a3      	b.n	454c <__aeabi_dmul+0x384>
    4604:	2e1f      	cmp	r6, #31
    4606:	dc20      	bgt.n	464a <__aeabi_dmul+0x482>
    4608:	2220      	movs	r2, #32
    460a:	002c      	movs	r4, r5
    460c:	0018      	movs	r0, r3
    460e:	1b92      	subs	r2, r2, r6
    4610:	40f0      	lsrs	r0, r6
    4612:	4094      	lsls	r4, r2
    4614:	4093      	lsls	r3, r2
    4616:	4304      	orrs	r4, r0
    4618:	1e58      	subs	r0, r3, #1
    461a:	4183      	sbcs	r3, r0
    461c:	431c      	orrs	r4, r3
    461e:	40f5      	lsrs	r5, r6
    4620:	0763      	lsls	r3, r4, #29
    4622:	d009      	beq.n	4638 <__aeabi_dmul+0x470>
    4624:	230f      	movs	r3, #15
    4626:	4023      	ands	r3, r4
    4628:	2b04      	cmp	r3, #4
    462a:	d005      	beq.n	4638 <__aeabi_dmul+0x470>
    462c:	0023      	movs	r3, r4
    462e:	1d1c      	adds	r4, r3, #4
    4630:	429c      	cmp	r4, r3
    4632:	4192      	sbcs	r2, r2
    4634:	4252      	negs	r2, r2
    4636:	18ad      	adds	r5, r5, r2
    4638:	022b      	lsls	r3, r5, #8
    463a:	d51f      	bpl.n	467c <__aeabi_dmul+0x4b4>
    463c:	2401      	movs	r4, #1
    463e:	2200      	movs	r2, #0
    4640:	400c      	ands	r4, r1
    4642:	2301      	movs	r3, #1
    4644:	2500      	movs	r5, #0
    4646:	4690      	mov	r8, r2
    4648:	e624      	b.n	4294 <__aeabi_dmul+0xcc>
    464a:	201f      	movs	r0, #31
    464c:	002c      	movs	r4, r5
    464e:	4240      	negs	r0, r0
    4650:	1a82      	subs	r2, r0, r2
    4652:	40d4      	lsrs	r4, r2
    4654:	2e20      	cmp	r6, #32
    4656:	d01c      	beq.n	4692 <__aeabi_dmul+0x4ca>
    4658:	2240      	movs	r2, #64	; 0x40
    465a:	1b96      	subs	r6, r2, r6
    465c:	40b5      	lsls	r5, r6
    465e:	432b      	orrs	r3, r5
    4660:	1e58      	subs	r0, r3, #1
    4662:	4183      	sbcs	r3, r0
    4664:	2007      	movs	r0, #7
    4666:	4323      	orrs	r3, r4
    4668:	4018      	ands	r0, r3
    466a:	2500      	movs	r5, #0
    466c:	2800      	cmp	r0, #0
    466e:	d009      	beq.n	4684 <__aeabi_dmul+0x4bc>
    4670:	220f      	movs	r2, #15
    4672:	2500      	movs	r5, #0
    4674:	401a      	ands	r2, r3
    4676:	001c      	movs	r4, r3
    4678:	2a04      	cmp	r2, #4
    467a:	d1d8      	bne.n	462e <__aeabi_dmul+0x466>
    467c:	0023      	movs	r3, r4
    467e:	0768      	lsls	r0, r5, #29
    4680:	026d      	lsls	r5, r5, #9
    4682:	0b2d      	lsrs	r5, r5, #12
    4684:	2401      	movs	r4, #1
    4686:	08db      	lsrs	r3, r3, #3
    4688:	4303      	orrs	r3, r0
    468a:	4698      	mov	r8, r3
    468c:	400c      	ands	r4, r1
    468e:	2300      	movs	r3, #0
    4690:	e600      	b.n	4294 <__aeabi_dmul+0xcc>
    4692:	2500      	movs	r5, #0
    4694:	e7e3      	b.n	465e <__aeabi_dmul+0x496>
    4696:	2280      	movs	r2, #128	; 0x80
    4698:	2401      	movs	r4, #1
    469a:	0312      	lsls	r2, r2, #12
    469c:	4315      	orrs	r5, r2
    469e:	032d      	lsls	r5, r5, #12
    46a0:	4698      	mov	r8, r3
    46a2:	0b2d      	lsrs	r5, r5, #12
    46a4:	400c      	ands	r4, r1
    46a6:	4b04      	ldr	r3, [pc, #16]	; (46b8 <__aeabi_dmul+0x4f0>)
    46a8:	e5f4      	b.n	4294 <__aeabi_dmul+0xcc>
    46aa:	46c0      	nop			; (mov r8, r8)
    46ac:	000003ff 	.word	0x000003ff
    46b0:	feffffff 	.word	0xfeffffff
    46b4:	000007fe 	.word	0x000007fe
    46b8:	000007ff 	.word	0x000007ff

000046bc <__aeabi_dsub>:
    46bc:	b5f0      	push	{r4, r5, r6, r7, lr}
    46be:	4657      	mov	r7, sl
    46c0:	464e      	mov	r6, r9
    46c2:	4645      	mov	r5, r8
    46c4:	b4e0      	push	{r5, r6, r7}
    46c6:	000e      	movs	r6, r1
    46c8:	0011      	movs	r1, r2
    46ca:	0ff2      	lsrs	r2, r6, #31
    46cc:	4692      	mov	sl, r2
    46ce:	00c5      	lsls	r5, r0, #3
    46d0:	0f42      	lsrs	r2, r0, #29
    46d2:	0318      	lsls	r0, r3, #12
    46d4:	0337      	lsls	r7, r6, #12
    46d6:	0074      	lsls	r4, r6, #1
    46d8:	0a40      	lsrs	r0, r0, #9
    46da:	0f4e      	lsrs	r6, r1, #29
    46dc:	0a7f      	lsrs	r7, r7, #9
    46de:	4330      	orrs	r0, r6
    46e0:	4ecf      	ldr	r6, [pc, #828]	; (4a20 <__aeabi_dsub+0x364>)
    46e2:	4317      	orrs	r7, r2
    46e4:	005a      	lsls	r2, r3, #1
    46e6:	0d64      	lsrs	r4, r4, #21
    46e8:	0d52      	lsrs	r2, r2, #21
    46ea:	0fdb      	lsrs	r3, r3, #31
    46ec:	00c9      	lsls	r1, r1, #3
    46ee:	42b2      	cmp	r2, r6
    46f0:	d100      	bne.n	46f4 <__aeabi_dsub+0x38>
    46f2:	e0e5      	b.n	48c0 <__aeabi_dsub+0x204>
    46f4:	2601      	movs	r6, #1
    46f6:	4073      	eors	r3, r6
    46f8:	1aa6      	subs	r6, r4, r2
    46fa:	46b4      	mov	ip, r6
    46fc:	4553      	cmp	r3, sl
    46fe:	d100      	bne.n	4702 <__aeabi_dsub+0x46>
    4700:	e0af      	b.n	4862 <__aeabi_dsub+0x1a6>
    4702:	2e00      	cmp	r6, #0
    4704:	dc00      	bgt.n	4708 <__aeabi_dsub+0x4c>
    4706:	e10d      	b.n	4924 <__aeabi_dsub+0x268>
    4708:	2a00      	cmp	r2, #0
    470a:	d13a      	bne.n	4782 <__aeabi_dsub+0xc6>
    470c:	0003      	movs	r3, r0
    470e:	430b      	orrs	r3, r1
    4710:	d000      	beq.n	4714 <__aeabi_dsub+0x58>
    4712:	e0e4      	b.n	48de <__aeabi_dsub+0x222>
    4714:	076b      	lsls	r3, r5, #29
    4716:	d009      	beq.n	472c <__aeabi_dsub+0x70>
    4718:	230f      	movs	r3, #15
    471a:	402b      	ands	r3, r5
    471c:	2b04      	cmp	r3, #4
    471e:	d005      	beq.n	472c <__aeabi_dsub+0x70>
    4720:	1d2b      	adds	r3, r5, #4
    4722:	42ab      	cmp	r3, r5
    4724:	41ad      	sbcs	r5, r5
    4726:	426d      	negs	r5, r5
    4728:	197f      	adds	r7, r7, r5
    472a:	001d      	movs	r5, r3
    472c:	023b      	lsls	r3, r7, #8
    472e:	d400      	bmi.n	4732 <__aeabi_dsub+0x76>
    4730:	e088      	b.n	4844 <__aeabi_dsub+0x188>
    4732:	4bbb      	ldr	r3, [pc, #748]	; (4a20 <__aeabi_dsub+0x364>)
    4734:	3401      	adds	r4, #1
    4736:	429c      	cmp	r4, r3
    4738:	d100      	bne.n	473c <__aeabi_dsub+0x80>
    473a:	e110      	b.n	495e <__aeabi_dsub+0x2a2>
    473c:	003a      	movs	r2, r7
    473e:	4bb9      	ldr	r3, [pc, #740]	; (4a24 <__aeabi_dsub+0x368>)
    4740:	4651      	mov	r1, sl
    4742:	401a      	ands	r2, r3
    4744:	2301      	movs	r3, #1
    4746:	0750      	lsls	r0, r2, #29
    4748:	08ed      	lsrs	r5, r5, #3
    474a:	0252      	lsls	r2, r2, #9
    474c:	0564      	lsls	r4, r4, #21
    474e:	4305      	orrs	r5, r0
    4750:	0b12      	lsrs	r2, r2, #12
    4752:	0d64      	lsrs	r4, r4, #21
    4754:	400b      	ands	r3, r1
    4756:	2100      	movs	r1, #0
    4758:	0028      	movs	r0, r5
    475a:	0312      	lsls	r2, r2, #12
    475c:	0d0d      	lsrs	r5, r1, #20
    475e:	0b12      	lsrs	r2, r2, #12
    4760:	0564      	lsls	r4, r4, #21
    4762:	052d      	lsls	r5, r5, #20
    4764:	4315      	orrs	r5, r2
    4766:	0862      	lsrs	r2, r4, #1
    4768:	4caf      	ldr	r4, [pc, #700]	; (4a28 <__aeabi_dsub+0x36c>)
    476a:	07db      	lsls	r3, r3, #31
    476c:	402c      	ands	r4, r5
    476e:	4314      	orrs	r4, r2
    4770:	0064      	lsls	r4, r4, #1
    4772:	0864      	lsrs	r4, r4, #1
    4774:	431c      	orrs	r4, r3
    4776:	0021      	movs	r1, r4
    4778:	bc1c      	pop	{r2, r3, r4}
    477a:	4690      	mov	r8, r2
    477c:	4699      	mov	r9, r3
    477e:	46a2      	mov	sl, r4
    4780:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4782:	4ba7      	ldr	r3, [pc, #668]	; (4a20 <__aeabi_dsub+0x364>)
    4784:	429c      	cmp	r4, r3
    4786:	d0c5      	beq.n	4714 <__aeabi_dsub+0x58>
    4788:	2380      	movs	r3, #128	; 0x80
    478a:	041b      	lsls	r3, r3, #16
    478c:	4318      	orrs	r0, r3
    478e:	4663      	mov	r3, ip
    4790:	2b38      	cmp	r3, #56	; 0x38
    4792:	dd00      	ble.n	4796 <__aeabi_dsub+0xda>
    4794:	e0fd      	b.n	4992 <__aeabi_dsub+0x2d6>
    4796:	2b1f      	cmp	r3, #31
    4798:	dd00      	ble.n	479c <__aeabi_dsub+0xe0>
    479a:	e130      	b.n	49fe <__aeabi_dsub+0x342>
    479c:	4662      	mov	r2, ip
    479e:	2320      	movs	r3, #32
    47a0:	1a9b      	subs	r3, r3, r2
    47a2:	0002      	movs	r2, r0
    47a4:	409a      	lsls	r2, r3
    47a6:	4666      	mov	r6, ip
    47a8:	4690      	mov	r8, r2
    47aa:	000a      	movs	r2, r1
    47ac:	4099      	lsls	r1, r3
    47ae:	40f2      	lsrs	r2, r6
    47b0:	4646      	mov	r6, r8
    47b2:	1e4b      	subs	r3, r1, #1
    47b4:	4199      	sbcs	r1, r3
    47b6:	4332      	orrs	r2, r6
    47b8:	4311      	orrs	r1, r2
    47ba:	4663      	mov	r3, ip
    47bc:	0002      	movs	r2, r0
    47be:	40da      	lsrs	r2, r3
    47c0:	1a69      	subs	r1, r5, r1
    47c2:	428d      	cmp	r5, r1
    47c4:	419b      	sbcs	r3, r3
    47c6:	000d      	movs	r5, r1
    47c8:	1aba      	subs	r2, r7, r2
    47ca:	425b      	negs	r3, r3
    47cc:	1ad7      	subs	r7, r2, r3
    47ce:	023b      	lsls	r3, r7, #8
    47d0:	d535      	bpl.n	483e <__aeabi_dsub+0x182>
    47d2:	027a      	lsls	r2, r7, #9
    47d4:	0a53      	lsrs	r3, r2, #9
    47d6:	4698      	mov	r8, r3
    47d8:	4643      	mov	r3, r8
    47da:	2b00      	cmp	r3, #0
    47dc:	d100      	bne.n	47e0 <__aeabi_dsub+0x124>
    47de:	e0c4      	b.n	496a <__aeabi_dsub+0x2ae>
    47e0:	4640      	mov	r0, r8
    47e2:	f000 fb2d 	bl	4e40 <__clzsi2>
    47e6:	0003      	movs	r3, r0
    47e8:	3b08      	subs	r3, #8
    47ea:	2b1f      	cmp	r3, #31
    47ec:	dd00      	ble.n	47f0 <__aeabi_dsub+0x134>
    47ee:	e0c5      	b.n	497c <__aeabi_dsub+0x2c0>
    47f0:	2220      	movs	r2, #32
    47f2:	0029      	movs	r1, r5
    47f4:	1ad2      	subs	r2, r2, r3
    47f6:	4647      	mov	r7, r8
    47f8:	40d1      	lsrs	r1, r2
    47fa:	409f      	lsls	r7, r3
    47fc:	000a      	movs	r2, r1
    47fe:	409d      	lsls	r5, r3
    4800:	433a      	orrs	r2, r7
    4802:	429c      	cmp	r4, r3
    4804:	dd00      	ble.n	4808 <__aeabi_dsub+0x14c>
    4806:	e0c0      	b.n	498a <__aeabi_dsub+0x2ce>
    4808:	1b1c      	subs	r4, r3, r4
    480a:	1c63      	adds	r3, r4, #1
    480c:	2b1f      	cmp	r3, #31
    480e:	dd00      	ble.n	4812 <__aeabi_dsub+0x156>
    4810:	e0e4      	b.n	49dc <__aeabi_dsub+0x320>
    4812:	2120      	movs	r1, #32
    4814:	0014      	movs	r4, r2
    4816:	0028      	movs	r0, r5
    4818:	1ac9      	subs	r1, r1, r3
    481a:	40d8      	lsrs	r0, r3
    481c:	408c      	lsls	r4, r1
    481e:	408d      	lsls	r5, r1
    4820:	4304      	orrs	r4, r0
    4822:	40da      	lsrs	r2, r3
    4824:	1e68      	subs	r0, r5, #1
    4826:	4185      	sbcs	r5, r0
    4828:	0017      	movs	r7, r2
    482a:	4325      	orrs	r5, r4
    482c:	2400      	movs	r4, #0
    482e:	e771      	b.n	4714 <__aeabi_dsub+0x58>
    4830:	4642      	mov	r2, r8
    4832:	4663      	mov	r3, ip
    4834:	431a      	orrs	r2, r3
    4836:	d100      	bne.n	483a <__aeabi_dsub+0x17e>
    4838:	e24c      	b.n	4cd4 <__aeabi_dsub+0x618>
    483a:	4667      	mov	r7, ip
    483c:	4645      	mov	r5, r8
    483e:	076b      	lsls	r3, r5, #29
    4840:	d000      	beq.n	4844 <__aeabi_dsub+0x188>
    4842:	e769      	b.n	4718 <__aeabi_dsub+0x5c>
    4844:	2301      	movs	r3, #1
    4846:	4651      	mov	r1, sl
    4848:	0778      	lsls	r0, r7, #29
    484a:	08ed      	lsrs	r5, r5, #3
    484c:	08fa      	lsrs	r2, r7, #3
    484e:	400b      	ands	r3, r1
    4850:	4305      	orrs	r5, r0
    4852:	4973      	ldr	r1, [pc, #460]	; (4a20 <__aeabi_dsub+0x364>)
    4854:	428c      	cmp	r4, r1
    4856:	d038      	beq.n	48ca <__aeabi_dsub+0x20e>
    4858:	0312      	lsls	r2, r2, #12
    485a:	0564      	lsls	r4, r4, #21
    485c:	0b12      	lsrs	r2, r2, #12
    485e:	0d64      	lsrs	r4, r4, #21
    4860:	e779      	b.n	4756 <__aeabi_dsub+0x9a>
    4862:	2e00      	cmp	r6, #0
    4864:	dc00      	bgt.n	4868 <__aeabi_dsub+0x1ac>
    4866:	e09a      	b.n	499e <__aeabi_dsub+0x2e2>
    4868:	2a00      	cmp	r2, #0
    486a:	d047      	beq.n	48fc <__aeabi_dsub+0x240>
    486c:	4a6c      	ldr	r2, [pc, #432]	; (4a20 <__aeabi_dsub+0x364>)
    486e:	4294      	cmp	r4, r2
    4870:	d100      	bne.n	4874 <__aeabi_dsub+0x1b8>
    4872:	e74f      	b.n	4714 <__aeabi_dsub+0x58>
    4874:	2280      	movs	r2, #128	; 0x80
    4876:	0412      	lsls	r2, r2, #16
    4878:	4310      	orrs	r0, r2
    487a:	4662      	mov	r2, ip
    487c:	2a38      	cmp	r2, #56	; 0x38
    487e:	dc00      	bgt.n	4882 <__aeabi_dsub+0x1c6>
    4880:	e108      	b.n	4a94 <__aeabi_dsub+0x3d8>
    4882:	4301      	orrs	r1, r0
    4884:	1e48      	subs	r0, r1, #1
    4886:	4181      	sbcs	r1, r0
    4888:	2200      	movs	r2, #0
    488a:	b2c9      	uxtb	r1, r1
    488c:	1949      	adds	r1, r1, r5
    488e:	19d2      	adds	r2, r2, r7
    4890:	42a9      	cmp	r1, r5
    4892:	41bf      	sbcs	r7, r7
    4894:	000d      	movs	r5, r1
    4896:	427f      	negs	r7, r7
    4898:	18bf      	adds	r7, r7, r2
    489a:	023a      	lsls	r2, r7, #8
    489c:	d400      	bmi.n	48a0 <__aeabi_dsub+0x1e4>
    489e:	e142      	b.n	4b26 <__aeabi_dsub+0x46a>
    48a0:	4a5f      	ldr	r2, [pc, #380]	; (4a20 <__aeabi_dsub+0x364>)
    48a2:	3401      	adds	r4, #1
    48a4:	4294      	cmp	r4, r2
    48a6:	d100      	bne.n	48aa <__aeabi_dsub+0x1ee>
    48a8:	e14e      	b.n	4b48 <__aeabi_dsub+0x48c>
    48aa:	2001      	movs	r0, #1
    48ac:	4a5d      	ldr	r2, [pc, #372]	; (4a24 <__aeabi_dsub+0x368>)
    48ae:	0869      	lsrs	r1, r5, #1
    48b0:	403a      	ands	r2, r7
    48b2:	4028      	ands	r0, r5
    48b4:	4308      	orrs	r0, r1
    48b6:	07d5      	lsls	r5, r2, #31
    48b8:	4305      	orrs	r5, r0
    48ba:	0857      	lsrs	r7, r2, #1
    48bc:	469a      	mov	sl, r3
    48be:	e729      	b.n	4714 <__aeabi_dsub+0x58>
    48c0:	0006      	movs	r6, r0
    48c2:	430e      	orrs	r6, r1
    48c4:	d000      	beq.n	48c8 <__aeabi_dsub+0x20c>
    48c6:	e717      	b.n	46f8 <__aeabi_dsub+0x3c>
    48c8:	e714      	b.n	46f4 <__aeabi_dsub+0x38>
    48ca:	0029      	movs	r1, r5
    48cc:	4311      	orrs	r1, r2
    48ce:	d100      	bne.n	48d2 <__aeabi_dsub+0x216>
    48d0:	e1f9      	b.n	4cc6 <__aeabi_dsub+0x60a>
    48d2:	2180      	movs	r1, #128	; 0x80
    48d4:	0309      	lsls	r1, r1, #12
    48d6:	430a      	orrs	r2, r1
    48d8:	0312      	lsls	r2, r2, #12
    48da:	0b12      	lsrs	r2, r2, #12
    48dc:	e73b      	b.n	4756 <__aeabi_dsub+0x9a>
    48de:	2301      	movs	r3, #1
    48e0:	425b      	negs	r3, r3
    48e2:	4698      	mov	r8, r3
    48e4:	44c4      	add	ip, r8
    48e6:	4663      	mov	r3, ip
    48e8:	2b00      	cmp	r3, #0
    48ea:	d172      	bne.n	49d2 <__aeabi_dsub+0x316>
    48ec:	1a69      	subs	r1, r5, r1
    48ee:	428d      	cmp	r5, r1
    48f0:	419b      	sbcs	r3, r3
    48f2:	1a3f      	subs	r7, r7, r0
    48f4:	425b      	negs	r3, r3
    48f6:	1aff      	subs	r7, r7, r3
    48f8:	000d      	movs	r5, r1
    48fa:	e768      	b.n	47ce <__aeabi_dsub+0x112>
    48fc:	0002      	movs	r2, r0
    48fe:	430a      	orrs	r2, r1
    4900:	d100      	bne.n	4904 <__aeabi_dsub+0x248>
    4902:	e707      	b.n	4714 <__aeabi_dsub+0x58>
    4904:	2201      	movs	r2, #1
    4906:	4252      	negs	r2, r2
    4908:	4690      	mov	r8, r2
    490a:	44c4      	add	ip, r8
    490c:	4662      	mov	r2, ip
    490e:	2a00      	cmp	r2, #0
    4910:	d000      	beq.n	4914 <__aeabi_dsub+0x258>
    4912:	e0e6      	b.n	4ae2 <__aeabi_dsub+0x426>
    4914:	1869      	adds	r1, r5, r1
    4916:	42a9      	cmp	r1, r5
    4918:	41b6      	sbcs	r6, r6
    491a:	183f      	adds	r7, r7, r0
    491c:	4276      	negs	r6, r6
    491e:	19f7      	adds	r7, r6, r7
    4920:	000d      	movs	r5, r1
    4922:	e7ba      	b.n	489a <__aeabi_dsub+0x1de>
    4924:	2e00      	cmp	r6, #0
    4926:	d000      	beq.n	492a <__aeabi_dsub+0x26e>
    4928:	e080      	b.n	4a2c <__aeabi_dsub+0x370>
    492a:	1c62      	adds	r2, r4, #1
    492c:	0552      	lsls	r2, r2, #21
    492e:	0d52      	lsrs	r2, r2, #21
    4930:	2a01      	cmp	r2, #1
    4932:	dc00      	bgt.n	4936 <__aeabi_dsub+0x27a>
    4934:	e0f9      	b.n	4b2a <__aeabi_dsub+0x46e>
    4936:	1a6a      	subs	r2, r5, r1
    4938:	4691      	mov	r9, r2
    493a:	454d      	cmp	r5, r9
    493c:	41b6      	sbcs	r6, r6
    493e:	1a3a      	subs	r2, r7, r0
    4940:	4276      	negs	r6, r6
    4942:	1b92      	subs	r2, r2, r6
    4944:	4690      	mov	r8, r2
    4946:	0212      	lsls	r2, r2, #8
    4948:	d400      	bmi.n	494c <__aeabi_dsub+0x290>
    494a:	e099      	b.n	4a80 <__aeabi_dsub+0x3c4>
    494c:	1b4d      	subs	r5, r1, r5
    494e:	42a9      	cmp	r1, r5
    4950:	4189      	sbcs	r1, r1
    4952:	1bc7      	subs	r7, r0, r7
    4954:	4249      	negs	r1, r1
    4956:	1a7a      	subs	r2, r7, r1
    4958:	4690      	mov	r8, r2
    495a:	469a      	mov	sl, r3
    495c:	e73c      	b.n	47d8 <__aeabi_dsub+0x11c>
    495e:	4652      	mov	r2, sl
    4960:	2301      	movs	r3, #1
    4962:	2500      	movs	r5, #0
    4964:	4013      	ands	r3, r2
    4966:	2200      	movs	r2, #0
    4968:	e6f5      	b.n	4756 <__aeabi_dsub+0x9a>
    496a:	0028      	movs	r0, r5
    496c:	f000 fa68 	bl	4e40 <__clzsi2>
    4970:	3020      	adds	r0, #32
    4972:	0003      	movs	r3, r0
    4974:	3b08      	subs	r3, #8
    4976:	2b1f      	cmp	r3, #31
    4978:	dc00      	bgt.n	497c <__aeabi_dsub+0x2c0>
    497a:	e739      	b.n	47f0 <__aeabi_dsub+0x134>
    497c:	002a      	movs	r2, r5
    497e:	3828      	subs	r0, #40	; 0x28
    4980:	4082      	lsls	r2, r0
    4982:	2500      	movs	r5, #0
    4984:	429c      	cmp	r4, r3
    4986:	dc00      	bgt.n	498a <__aeabi_dsub+0x2ce>
    4988:	e73e      	b.n	4808 <__aeabi_dsub+0x14c>
    498a:	4f26      	ldr	r7, [pc, #152]	; (4a24 <__aeabi_dsub+0x368>)
    498c:	1ae4      	subs	r4, r4, r3
    498e:	4017      	ands	r7, r2
    4990:	e6c0      	b.n	4714 <__aeabi_dsub+0x58>
    4992:	4301      	orrs	r1, r0
    4994:	1e48      	subs	r0, r1, #1
    4996:	4181      	sbcs	r1, r0
    4998:	2200      	movs	r2, #0
    499a:	b2c9      	uxtb	r1, r1
    499c:	e710      	b.n	47c0 <__aeabi_dsub+0x104>
    499e:	2e00      	cmp	r6, #0
    49a0:	d000      	beq.n	49a4 <__aeabi_dsub+0x2e8>
    49a2:	e0f1      	b.n	4b88 <__aeabi_dsub+0x4cc>
    49a4:	1c62      	adds	r2, r4, #1
    49a6:	4694      	mov	ip, r2
    49a8:	0552      	lsls	r2, r2, #21
    49aa:	0d52      	lsrs	r2, r2, #21
    49ac:	2a01      	cmp	r2, #1
    49ae:	dc00      	bgt.n	49b2 <__aeabi_dsub+0x2f6>
    49b0:	e0a0      	b.n	4af4 <__aeabi_dsub+0x438>
    49b2:	4a1b      	ldr	r2, [pc, #108]	; (4a20 <__aeabi_dsub+0x364>)
    49b4:	4594      	cmp	ip, r2
    49b6:	d100      	bne.n	49ba <__aeabi_dsub+0x2fe>
    49b8:	e0c5      	b.n	4b46 <__aeabi_dsub+0x48a>
    49ba:	1869      	adds	r1, r5, r1
    49bc:	42a9      	cmp	r1, r5
    49be:	4192      	sbcs	r2, r2
    49c0:	183f      	adds	r7, r7, r0
    49c2:	4252      	negs	r2, r2
    49c4:	19d2      	adds	r2, r2, r7
    49c6:	0849      	lsrs	r1, r1, #1
    49c8:	07d5      	lsls	r5, r2, #31
    49ca:	430d      	orrs	r5, r1
    49cc:	0857      	lsrs	r7, r2, #1
    49ce:	4664      	mov	r4, ip
    49d0:	e6a0      	b.n	4714 <__aeabi_dsub+0x58>
    49d2:	4b13      	ldr	r3, [pc, #76]	; (4a20 <__aeabi_dsub+0x364>)
    49d4:	429c      	cmp	r4, r3
    49d6:	d000      	beq.n	49da <__aeabi_dsub+0x31e>
    49d8:	e6d9      	b.n	478e <__aeabi_dsub+0xd2>
    49da:	e69b      	b.n	4714 <__aeabi_dsub+0x58>
    49dc:	0011      	movs	r1, r2
    49de:	3c1f      	subs	r4, #31
    49e0:	40e1      	lsrs	r1, r4
    49e2:	000c      	movs	r4, r1
    49e4:	2b20      	cmp	r3, #32
    49e6:	d100      	bne.n	49ea <__aeabi_dsub+0x32e>
    49e8:	e080      	b.n	4aec <__aeabi_dsub+0x430>
    49ea:	2140      	movs	r1, #64	; 0x40
    49ec:	1acb      	subs	r3, r1, r3
    49ee:	409a      	lsls	r2, r3
    49f0:	4315      	orrs	r5, r2
    49f2:	1e6a      	subs	r2, r5, #1
    49f4:	4195      	sbcs	r5, r2
    49f6:	2700      	movs	r7, #0
    49f8:	4325      	orrs	r5, r4
    49fa:	2400      	movs	r4, #0
    49fc:	e71f      	b.n	483e <__aeabi_dsub+0x182>
    49fe:	4663      	mov	r3, ip
    4a00:	0002      	movs	r2, r0
    4a02:	3b20      	subs	r3, #32
    4a04:	40da      	lsrs	r2, r3
    4a06:	4663      	mov	r3, ip
    4a08:	2b20      	cmp	r3, #32
    4a0a:	d071      	beq.n	4af0 <__aeabi_dsub+0x434>
    4a0c:	2340      	movs	r3, #64	; 0x40
    4a0e:	4666      	mov	r6, ip
    4a10:	1b9b      	subs	r3, r3, r6
    4a12:	4098      	lsls	r0, r3
    4a14:	4301      	orrs	r1, r0
    4a16:	1e48      	subs	r0, r1, #1
    4a18:	4181      	sbcs	r1, r0
    4a1a:	4311      	orrs	r1, r2
    4a1c:	2200      	movs	r2, #0
    4a1e:	e6cf      	b.n	47c0 <__aeabi_dsub+0x104>
    4a20:	000007ff 	.word	0x000007ff
    4a24:	ff7fffff 	.word	0xff7fffff
    4a28:	800fffff 	.word	0x800fffff
    4a2c:	2c00      	cmp	r4, #0
    4a2e:	d048      	beq.n	4ac2 <__aeabi_dsub+0x406>
    4a30:	4cca      	ldr	r4, [pc, #808]	; (4d5c <__aeabi_dsub+0x6a0>)
    4a32:	42a2      	cmp	r2, r4
    4a34:	d100      	bne.n	4a38 <__aeabi_dsub+0x37c>
    4a36:	e0a2      	b.n	4b7e <__aeabi_dsub+0x4c2>
    4a38:	4274      	negs	r4, r6
    4a3a:	46a1      	mov	r9, r4
    4a3c:	2480      	movs	r4, #128	; 0x80
    4a3e:	0424      	lsls	r4, r4, #16
    4a40:	4327      	orrs	r7, r4
    4a42:	464c      	mov	r4, r9
    4a44:	2c38      	cmp	r4, #56	; 0x38
    4a46:	dd00      	ble.n	4a4a <__aeabi_dsub+0x38e>
    4a48:	e0db      	b.n	4c02 <__aeabi_dsub+0x546>
    4a4a:	2c1f      	cmp	r4, #31
    4a4c:	dd00      	ble.n	4a50 <__aeabi_dsub+0x394>
    4a4e:	e144      	b.n	4cda <__aeabi_dsub+0x61e>
    4a50:	464e      	mov	r6, r9
    4a52:	2420      	movs	r4, #32
    4a54:	1ba4      	subs	r4, r4, r6
    4a56:	003e      	movs	r6, r7
    4a58:	40a6      	lsls	r6, r4
    4a5a:	46a2      	mov	sl, r4
    4a5c:	46b0      	mov	r8, r6
    4a5e:	464c      	mov	r4, r9
    4a60:	002e      	movs	r6, r5
    4a62:	40e6      	lsrs	r6, r4
    4a64:	46b4      	mov	ip, r6
    4a66:	4646      	mov	r6, r8
    4a68:	4664      	mov	r4, ip
    4a6a:	4326      	orrs	r6, r4
    4a6c:	4654      	mov	r4, sl
    4a6e:	40a5      	lsls	r5, r4
    4a70:	1e6c      	subs	r4, r5, #1
    4a72:	41a5      	sbcs	r5, r4
    4a74:	0034      	movs	r4, r6
    4a76:	432c      	orrs	r4, r5
    4a78:	464d      	mov	r5, r9
    4a7a:	40ef      	lsrs	r7, r5
    4a7c:	1b0d      	subs	r5, r1, r4
    4a7e:	e028      	b.n	4ad2 <__aeabi_dsub+0x416>
    4a80:	464a      	mov	r2, r9
    4a82:	4643      	mov	r3, r8
    4a84:	464d      	mov	r5, r9
    4a86:	431a      	orrs	r2, r3
    4a88:	d000      	beq.n	4a8c <__aeabi_dsub+0x3d0>
    4a8a:	e6a5      	b.n	47d8 <__aeabi_dsub+0x11c>
    4a8c:	2300      	movs	r3, #0
    4a8e:	2400      	movs	r4, #0
    4a90:	2500      	movs	r5, #0
    4a92:	e6de      	b.n	4852 <__aeabi_dsub+0x196>
    4a94:	2a1f      	cmp	r2, #31
    4a96:	dc5a      	bgt.n	4b4e <__aeabi_dsub+0x492>
    4a98:	4666      	mov	r6, ip
    4a9a:	2220      	movs	r2, #32
    4a9c:	1b92      	subs	r2, r2, r6
    4a9e:	0006      	movs	r6, r0
    4aa0:	4096      	lsls	r6, r2
    4aa2:	4691      	mov	r9, r2
    4aa4:	46b0      	mov	r8, r6
    4aa6:	4662      	mov	r2, ip
    4aa8:	000e      	movs	r6, r1
    4aaa:	40d6      	lsrs	r6, r2
    4aac:	4642      	mov	r2, r8
    4aae:	4316      	orrs	r6, r2
    4ab0:	464a      	mov	r2, r9
    4ab2:	4091      	lsls	r1, r2
    4ab4:	1e4a      	subs	r2, r1, #1
    4ab6:	4191      	sbcs	r1, r2
    4ab8:	0002      	movs	r2, r0
    4aba:	4660      	mov	r0, ip
    4abc:	4331      	orrs	r1, r6
    4abe:	40c2      	lsrs	r2, r0
    4ac0:	e6e4      	b.n	488c <__aeabi_dsub+0x1d0>
    4ac2:	003c      	movs	r4, r7
    4ac4:	432c      	orrs	r4, r5
    4ac6:	d05a      	beq.n	4b7e <__aeabi_dsub+0x4c2>
    4ac8:	43f4      	mvns	r4, r6
    4aca:	46a1      	mov	r9, r4
    4acc:	2c00      	cmp	r4, #0
    4ace:	d152      	bne.n	4b76 <__aeabi_dsub+0x4ba>
    4ad0:	1b4d      	subs	r5, r1, r5
    4ad2:	42a9      	cmp	r1, r5
    4ad4:	4189      	sbcs	r1, r1
    4ad6:	1bc7      	subs	r7, r0, r7
    4ad8:	4249      	negs	r1, r1
    4ada:	1a7f      	subs	r7, r7, r1
    4adc:	0014      	movs	r4, r2
    4ade:	469a      	mov	sl, r3
    4ae0:	e675      	b.n	47ce <__aeabi_dsub+0x112>
    4ae2:	4a9e      	ldr	r2, [pc, #632]	; (4d5c <__aeabi_dsub+0x6a0>)
    4ae4:	4294      	cmp	r4, r2
    4ae6:	d000      	beq.n	4aea <__aeabi_dsub+0x42e>
    4ae8:	e6c7      	b.n	487a <__aeabi_dsub+0x1be>
    4aea:	e613      	b.n	4714 <__aeabi_dsub+0x58>
    4aec:	2200      	movs	r2, #0
    4aee:	e77f      	b.n	49f0 <__aeabi_dsub+0x334>
    4af0:	2000      	movs	r0, #0
    4af2:	e78f      	b.n	4a14 <__aeabi_dsub+0x358>
    4af4:	2c00      	cmp	r4, #0
    4af6:	d000      	beq.n	4afa <__aeabi_dsub+0x43e>
    4af8:	e0c8      	b.n	4c8c <__aeabi_dsub+0x5d0>
    4afa:	003b      	movs	r3, r7
    4afc:	432b      	orrs	r3, r5
    4afe:	d100      	bne.n	4b02 <__aeabi_dsub+0x446>
    4b00:	e10f      	b.n	4d22 <__aeabi_dsub+0x666>
    4b02:	0003      	movs	r3, r0
    4b04:	430b      	orrs	r3, r1
    4b06:	d100      	bne.n	4b0a <__aeabi_dsub+0x44e>
    4b08:	e604      	b.n	4714 <__aeabi_dsub+0x58>
    4b0a:	1869      	adds	r1, r5, r1
    4b0c:	42a9      	cmp	r1, r5
    4b0e:	419b      	sbcs	r3, r3
    4b10:	183f      	adds	r7, r7, r0
    4b12:	425b      	negs	r3, r3
    4b14:	19df      	adds	r7, r3, r7
    4b16:	023b      	lsls	r3, r7, #8
    4b18:	d400      	bmi.n	4b1c <__aeabi_dsub+0x460>
    4b1a:	e11a      	b.n	4d52 <__aeabi_dsub+0x696>
    4b1c:	4b90      	ldr	r3, [pc, #576]	; (4d60 <__aeabi_dsub+0x6a4>)
    4b1e:	000d      	movs	r5, r1
    4b20:	401f      	ands	r7, r3
    4b22:	4664      	mov	r4, ip
    4b24:	e5f6      	b.n	4714 <__aeabi_dsub+0x58>
    4b26:	469a      	mov	sl, r3
    4b28:	e689      	b.n	483e <__aeabi_dsub+0x182>
    4b2a:	003a      	movs	r2, r7
    4b2c:	432a      	orrs	r2, r5
    4b2e:	2c00      	cmp	r4, #0
    4b30:	d15c      	bne.n	4bec <__aeabi_dsub+0x530>
    4b32:	2a00      	cmp	r2, #0
    4b34:	d175      	bne.n	4c22 <__aeabi_dsub+0x566>
    4b36:	0002      	movs	r2, r0
    4b38:	430a      	orrs	r2, r1
    4b3a:	d100      	bne.n	4b3e <__aeabi_dsub+0x482>
    4b3c:	e0ca      	b.n	4cd4 <__aeabi_dsub+0x618>
    4b3e:	0007      	movs	r7, r0
    4b40:	000d      	movs	r5, r1
    4b42:	469a      	mov	sl, r3
    4b44:	e5e6      	b.n	4714 <__aeabi_dsub+0x58>
    4b46:	4664      	mov	r4, ip
    4b48:	2200      	movs	r2, #0
    4b4a:	2500      	movs	r5, #0
    4b4c:	e681      	b.n	4852 <__aeabi_dsub+0x196>
    4b4e:	4662      	mov	r2, ip
    4b50:	0006      	movs	r6, r0
    4b52:	3a20      	subs	r2, #32
    4b54:	40d6      	lsrs	r6, r2
    4b56:	4662      	mov	r2, ip
    4b58:	46b0      	mov	r8, r6
    4b5a:	2a20      	cmp	r2, #32
    4b5c:	d100      	bne.n	4b60 <__aeabi_dsub+0x4a4>
    4b5e:	e0b7      	b.n	4cd0 <__aeabi_dsub+0x614>
    4b60:	2240      	movs	r2, #64	; 0x40
    4b62:	4666      	mov	r6, ip
    4b64:	1b92      	subs	r2, r2, r6
    4b66:	4090      	lsls	r0, r2
    4b68:	4301      	orrs	r1, r0
    4b6a:	4642      	mov	r2, r8
    4b6c:	1e48      	subs	r0, r1, #1
    4b6e:	4181      	sbcs	r1, r0
    4b70:	4311      	orrs	r1, r2
    4b72:	2200      	movs	r2, #0
    4b74:	e68a      	b.n	488c <__aeabi_dsub+0x1d0>
    4b76:	4c79      	ldr	r4, [pc, #484]	; (4d5c <__aeabi_dsub+0x6a0>)
    4b78:	42a2      	cmp	r2, r4
    4b7a:	d000      	beq.n	4b7e <__aeabi_dsub+0x4c2>
    4b7c:	e761      	b.n	4a42 <__aeabi_dsub+0x386>
    4b7e:	0007      	movs	r7, r0
    4b80:	000d      	movs	r5, r1
    4b82:	0014      	movs	r4, r2
    4b84:	469a      	mov	sl, r3
    4b86:	e5c5      	b.n	4714 <__aeabi_dsub+0x58>
    4b88:	2c00      	cmp	r4, #0
    4b8a:	d141      	bne.n	4c10 <__aeabi_dsub+0x554>
    4b8c:	003c      	movs	r4, r7
    4b8e:	432c      	orrs	r4, r5
    4b90:	d078      	beq.n	4c84 <__aeabi_dsub+0x5c8>
    4b92:	43f4      	mvns	r4, r6
    4b94:	46a1      	mov	r9, r4
    4b96:	2c00      	cmp	r4, #0
    4b98:	d020      	beq.n	4bdc <__aeabi_dsub+0x520>
    4b9a:	4c70      	ldr	r4, [pc, #448]	; (4d5c <__aeabi_dsub+0x6a0>)
    4b9c:	42a2      	cmp	r2, r4
    4b9e:	d071      	beq.n	4c84 <__aeabi_dsub+0x5c8>
    4ba0:	464c      	mov	r4, r9
    4ba2:	2c38      	cmp	r4, #56	; 0x38
    4ba4:	dd00      	ble.n	4ba8 <__aeabi_dsub+0x4ec>
    4ba6:	e0b2      	b.n	4d0e <__aeabi_dsub+0x652>
    4ba8:	2c1f      	cmp	r4, #31
    4baa:	dd00      	ble.n	4bae <__aeabi_dsub+0x4f2>
    4bac:	e0bc      	b.n	4d28 <__aeabi_dsub+0x66c>
    4bae:	2620      	movs	r6, #32
    4bb0:	1b34      	subs	r4, r6, r4
    4bb2:	46a2      	mov	sl, r4
    4bb4:	003c      	movs	r4, r7
    4bb6:	4656      	mov	r6, sl
    4bb8:	40b4      	lsls	r4, r6
    4bba:	464e      	mov	r6, r9
    4bbc:	46a0      	mov	r8, r4
    4bbe:	002c      	movs	r4, r5
    4bc0:	40f4      	lsrs	r4, r6
    4bc2:	46a4      	mov	ip, r4
    4bc4:	4644      	mov	r4, r8
    4bc6:	4666      	mov	r6, ip
    4bc8:	4334      	orrs	r4, r6
    4bca:	46a4      	mov	ip, r4
    4bcc:	4654      	mov	r4, sl
    4bce:	40a5      	lsls	r5, r4
    4bd0:	4664      	mov	r4, ip
    4bd2:	1e6e      	subs	r6, r5, #1
    4bd4:	41b5      	sbcs	r5, r6
    4bd6:	4325      	orrs	r5, r4
    4bd8:	464c      	mov	r4, r9
    4bda:	40e7      	lsrs	r7, r4
    4bdc:	186d      	adds	r5, r5, r1
    4bde:	428d      	cmp	r5, r1
    4be0:	4189      	sbcs	r1, r1
    4be2:	183f      	adds	r7, r7, r0
    4be4:	4249      	negs	r1, r1
    4be6:	19cf      	adds	r7, r1, r7
    4be8:	0014      	movs	r4, r2
    4bea:	e656      	b.n	489a <__aeabi_dsub+0x1de>
    4bec:	2a00      	cmp	r2, #0
    4bee:	d12f      	bne.n	4c50 <__aeabi_dsub+0x594>
    4bf0:	0002      	movs	r2, r0
    4bf2:	430a      	orrs	r2, r1
    4bf4:	d100      	bne.n	4bf8 <__aeabi_dsub+0x53c>
    4bf6:	e084      	b.n	4d02 <__aeabi_dsub+0x646>
    4bf8:	0007      	movs	r7, r0
    4bfa:	000d      	movs	r5, r1
    4bfc:	469a      	mov	sl, r3
    4bfe:	4c57      	ldr	r4, [pc, #348]	; (4d5c <__aeabi_dsub+0x6a0>)
    4c00:	e588      	b.n	4714 <__aeabi_dsub+0x58>
    4c02:	433d      	orrs	r5, r7
    4c04:	1e6f      	subs	r7, r5, #1
    4c06:	41bd      	sbcs	r5, r7
    4c08:	b2ec      	uxtb	r4, r5
    4c0a:	2700      	movs	r7, #0
    4c0c:	1b0d      	subs	r5, r1, r4
    4c0e:	e760      	b.n	4ad2 <__aeabi_dsub+0x416>
    4c10:	4c52      	ldr	r4, [pc, #328]	; (4d5c <__aeabi_dsub+0x6a0>)
    4c12:	42a2      	cmp	r2, r4
    4c14:	d036      	beq.n	4c84 <__aeabi_dsub+0x5c8>
    4c16:	4274      	negs	r4, r6
    4c18:	2680      	movs	r6, #128	; 0x80
    4c1a:	0436      	lsls	r6, r6, #16
    4c1c:	46a1      	mov	r9, r4
    4c1e:	4337      	orrs	r7, r6
    4c20:	e7be      	b.n	4ba0 <__aeabi_dsub+0x4e4>
    4c22:	0002      	movs	r2, r0
    4c24:	430a      	orrs	r2, r1
    4c26:	d100      	bne.n	4c2a <__aeabi_dsub+0x56e>
    4c28:	e574      	b.n	4714 <__aeabi_dsub+0x58>
    4c2a:	1a6a      	subs	r2, r5, r1
    4c2c:	4690      	mov	r8, r2
    4c2e:	4545      	cmp	r5, r8
    4c30:	41b6      	sbcs	r6, r6
    4c32:	1a3a      	subs	r2, r7, r0
    4c34:	4276      	negs	r6, r6
    4c36:	1b92      	subs	r2, r2, r6
    4c38:	4694      	mov	ip, r2
    4c3a:	0212      	lsls	r2, r2, #8
    4c3c:	d400      	bmi.n	4c40 <__aeabi_dsub+0x584>
    4c3e:	e5f7      	b.n	4830 <__aeabi_dsub+0x174>
    4c40:	1b4d      	subs	r5, r1, r5
    4c42:	42a9      	cmp	r1, r5
    4c44:	4189      	sbcs	r1, r1
    4c46:	1bc7      	subs	r7, r0, r7
    4c48:	4249      	negs	r1, r1
    4c4a:	1a7f      	subs	r7, r7, r1
    4c4c:	469a      	mov	sl, r3
    4c4e:	e561      	b.n	4714 <__aeabi_dsub+0x58>
    4c50:	0002      	movs	r2, r0
    4c52:	430a      	orrs	r2, r1
    4c54:	d03a      	beq.n	4ccc <__aeabi_dsub+0x610>
    4c56:	08ed      	lsrs	r5, r5, #3
    4c58:	077c      	lsls	r4, r7, #29
    4c5a:	432c      	orrs	r4, r5
    4c5c:	2580      	movs	r5, #128	; 0x80
    4c5e:	08fa      	lsrs	r2, r7, #3
    4c60:	032d      	lsls	r5, r5, #12
    4c62:	422a      	tst	r2, r5
    4c64:	d008      	beq.n	4c78 <__aeabi_dsub+0x5bc>
    4c66:	08c7      	lsrs	r7, r0, #3
    4c68:	422f      	tst	r7, r5
    4c6a:	d105      	bne.n	4c78 <__aeabi_dsub+0x5bc>
    4c6c:	0745      	lsls	r5, r0, #29
    4c6e:	002c      	movs	r4, r5
    4c70:	003a      	movs	r2, r7
    4c72:	469a      	mov	sl, r3
    4c74:	08c9      	lsrs	r1, r1, #3
    4c76:	430c      	orrs	r4, r1
    4c78:	0f67      	lsrs	r7, r4, #29
    4c7a:	00d2      	lsls	r2, r2, #3
    4c7c:	00e5      	lsls	r5, r4, #3
    4c7e:	4317      	orrs	r7, r2
    4c80:	4c36      	ldr	r4, [pc, #216]	; (4d5c <__aeabi_dsub+0x6a0>)
    4c82:	e547      	b.n	4714 <__aeabi_dsub+0x58>
    4c84:	0007      	movs	r7, r0
    4c86:	000d      	movs	r5, r1
    4c88:	0014      	movs	r4, r2
    4c8a:	e543      	b.n	4714 <__aeabi_dsub+0x58>
    4c8c:	003a      	movs	r2, r7
    4c8e:	432a      	orrs	r2, r5
    4c90:	d043      	beq.n	4d1a <__aeabi_dsub+0x65e>
    4c92:	0002      	movs	r2, r0
    4c94:	430a      	orrs	r2, r1
    4c96:	d019      	beq.n	4ccc <__aeabi_dsub+0x610>
    4c98:	08ed      	lsrs	r5, r5, #3
    4c9a:	077c      	lsls	r4, r7, #29
    4c9c:	432c      	orrs	r4, r5
    4c9e:	2580      	movs	r5, #128	; 0x80
    4ca0:	08fa      	lsrs	r2, r7, #3
    4ca2:	032d      	lsls	r5, r5, #12
    4ca4:	422a      	tst	r2, r5
    4ca6:	d007      	beq.n	4cb8 <__aeabi_dsub+0x5fc>
    4ca8:	08c6      	lsrs	r6, r0, #3
    4caa:	422e      	tst	r6, r5
    4cac:	d104      	bne.n	4cb8 <__aeabi_dsub+0x5fc>
    4cae:	0747      	lsls	r7, r0, #29
    4cb0:	003c      	movs	r4, r7
    4cb2:	0032      	movs	r2, r6
    4cb4:	08c9      	lsrs	r1, r1, #3
    4cb6:	430c      	orrs	r4, r1
    4cb8:	00d7      	lsls	r7, r2, #3
    4cba:	0f62      	lsrs	r2, r4, #29
    4cbc:	00e5      	lsls	r5, r4, #3
    4cbe:	4317      	orrs	r7, r2
    4cc0:	469a      	mov	sl, r3
    4cc2:	4c26      	ldr	r4, [pc, #152]	; (4d5c <__aeabi_dsub+0x6a0>)
    4cc4:	e526      	b.n	4714 <__aeabi_dsub+0x58>
    4cc6:	2200      	movs	r2, #0
    4cc8:	2500      	movs	r5, #0
    4cca:	e544      	b.n	4756 <__aeabi_dsub+0x9a>
    4ccc:	4c23      	ldr	r4, [pc, #140]	; (4d5c <__aeabi_dsub+0x6a0>)
    4cce:	e521      	b.n	4714 <__aeabi_dsub+0x58>
    4cd0:	2000      	movs	r0, #0
    4cd2:	e749      	b.n	4b68 <__aeabi_dsub+0x4ac>
    4cd4:	2300      	movs	r3, #0
    4cd6:	2500      	movs	r5, #0
    4cd8:	e5bb      	b.n	4852 <__aeabi_dsub+0x196>
    4cda:	464c      	mov	r4, r9
    4cdc:	003e      	movs	r6, r7
    4cde:	3c20      	subs	r4, #32
    4ce0:	40e6      	lsrs	r6, r4
    4ce2:	464c      	mov	r4, r9
    4ce4:	46b4      	mov	ip, r6
    4ce6:	2c20      	cmp	r4, #32
    4ce8:	d031      	beq.n	4d4e <__aeabi_dsub+0x692>
    4cea:	2440      	movs	r4, #64	; 0x40
    4cec:	464e      	mov	r6, r9
    4cee:	1ba6      	subs	r6, r4, r6
    4cf0:	40b7      	lsls	r7, r6
    4cf2:	433d      	orrs	r5, r7
    4cf4:	1e6c      	subs	r4, r5, #1
    4cf6:	41a5      	sbcs	r5, r4
    4cf8:	4664      	mov	r4, ip
    4cfa:	432c      	orrs	r4, r5
    4cfc:	2700      	movs	r7, #0
    4cfe:	1b0d      	subs	r5, r1, r4
    4d00:	e6e7      	b.n	4ad2 <__aeabi_dsub+0x416>
    4d02:	2280      	movs	r2, #128	; 0x80
    4d04:	2300      	movs	r3, #0
    4d06:	0312      	lsls	r2, r2, #12
    4d08:	4c14      	ldr	r4, [pc, #80]	; (4d5c <__aeabi_dsub+0x6a0>)
    4d0a:	2500      	movs	r5, #0
    4d0c:	e5a1      	b.n	4852 <__aeabi_dsub+0x196>
    4d0e:	433d      	orrs	r5, r7
    4d10:	1e6f      	subs	r7, r5, #1
    4d12:	41bd      	sbcs	r5, r7
    4d14:	2700      	movs	r7, #0
    4d16:	b2ed      	uxtb	r5, r5
    4d18:	e760      	b.n	4bdc <__aeabi_dsub+0x520>
    4d1a:	0007      	movs	r7, r0
    4d1c:	000d      	movs	r5, r1
    4d1e:	4c0f      	ldr	r4, [pc, #60]	; (4d5c <__aeabi_dsub+0x6a0>)
    4d20:	e4f8      	b.n	4714 <__aeabi_dsub+0x58>
    4d22:	0007      	movs	r7, r0
    4d24:	000d      	movs	r5, r1
    4d26:	e4f5      	b.n	4714 <__aeabi_dsub+0x58>
    4d28:	464e      	mov	r6, r9
    4d2a:	003c      	movs	r4, r7
    4d2c:	3e20      	subs	r6, #32
    4d2e:	40f4      	lsrs	r4, r6
    4d30:	46a0      	mov	r8, r4
    4d32:	464c      	mov	r4, r9
    4d34:	2c20      	cmp	r4, #32
    4d36:	d00e      	beq.n	4d56 <__aeabi_dsub+0x69a>
    4d38:	2440      	movs	r4, #64	; 0x40
    4d3a:	464e      	mov	r6, r9
    4d3c:	1ba4      	subs	r4, r4, r6
    4d3e:	40a7      	lsls	r7, r4
    4d40:	433d      	orrs	r5, r7
    4d42:	1e6f      	subs	r7, r5, #1
    4d44:	41bd      	sbcs	r5, r7
    4d46:	4644      	mov	r4, r8
    4d48:	2700      	movs	r7, #0
    4d4a:	4325      	orrs	r5, r4
    4d4c:	e746      	b.n	4bdc <__aeabi_dsub+0x520>
    4d4e:	2700      	movs	r7, #0
    4d50:	e7cf      	b.n	4cf2 <__aeabi_dsub+0x636>
    4d52:	000d      	movs	r5, r1
    4d54:	e573      	b.n	483e <__aeabi_dsub+0x182>
    4d56:	2700      	movs	r7, #0
    4d58:	e7f2      	b.n	4d40 <__aeabi_dsub+0x684>
    4d5a:	46c0      	nop			; (mov r8, r8)
    4d5c:	000007ff 	.word	0x000007ff
    4d60:	ff7fffff 	.word	0xff7fffff

00004d64 <__aeabi_d2iz>:
    4d64:	030b      	lsls	r3, r1, #12
    4d66:	b530      	push	{r4, r5, lr}
    4d68:	4d13      	ldr	r5, [pc, #76]	; (4db8 <__aeabi_d2iz+0x54>)
    4d6a:	0b1a      	lsrs	r2, r3, #12
    4d6c:	004b      	lsls	r3, r1, #1
    4d6e:	0d5b      	lsrs	r3, r3, #21
    4d70:	0fc9      	lsrs	r1, r1, #31
    4d72:	2400      	movs	r4, #0
    4d74:	42ab      	cmp	r3, r5
    4d76:	dd11      	ble.n	4d9c <__aeabi_d2iz+0x38>
    4d78:	4c10      	ldr	r4, [pc, #64]	; (4dbc <__aeabi_d2iz+0x58>)
    4d7a:	42a3      	cmp	r3, r4
    4d7c:	dc10      	bgt.n	4da0 <__aeabi_d2iz+0x3c>
    4d7e:	2480      	movs	r4, #128	; 0x80
    4d80:	0364      	lsls	r4, r4, #13
    4d82:	4322      	orrs	r2, r4
    4d84:	4c0e      	ldr	r4, [pc, #56]	; (4dc0 <__aeabi_d2iz+0x5c>)
    4d86:	1ae4      	subs	r4, r4, r3
    4d88:	2c1f      	cmp	r4, #31
    4d8a:	dd0c      	ble.n	4da6 <__aeabi_d2iz+0x42>
    4d8c:	480d      	ldr	r0, [pc, #52]	; (4dc4 <__aeabi_d2iz+0x60>)
    4d8e:	1ac3      	subs	r3, r0, r3
    4d90:	40da      	lsrs	r2, r3
    4d92:	0013      	movs	r3, r2
    4d94:	425c      	negs	r4, r3
    4d96:	2900      	cmp	r1, #0
    4d98:	d100      	bne.n	4d9c <__aeabi_d2iz+0x38>
    4d9a:	001c      	movs	r4, r3
    4d9c:	0020      	movs	r0, r4
    4d9e:	bd30      	pop	{r4, r5, pc}
    4da0:	4b09      	ldr	r3, [pc, #36]	; (4dc8 <__aeabi_d2iz+0x64>)
    4da2:	18cc      	adds	r4, r1, r3
    4da4:	e7fa      	b.n	4d9c <__aeabi_d2iz+0x38>
    4da6:	40e0      	lsrs	r0, r4
    4da8:	4c08      	ldr	r4, [pc, #32]	; (4dcc <__aeabi_d2iz+0x68>)
    4daa:	46a4      	mov	ip, r4
    4dac:	4463      	add	r3, ip
    4dae:	409a      	lsls	r2, r3
    4db0:	0013      	movs	r3, r2
    4db2:	4303      	orrs	r3, r0
    4db4:	e7ee      	b.n	4d94 <__aeabi_d2iz+0x30>
    4db6:	46c0      	nop			; (mov r8, r8)
    4db8:	000003fe 	.word	0x000003fe
    4dbc:	0000041d 	.word	0x0000041d
    4dc0:	00000433 	.word	0x00000433
    4dc4:	00000413 	.word	0x00000413
    4dc8:	7fffffff 	.word	0x7fffffff
    4dcc:	fffffbed 	.word	0xfffffbed

00004dd0 <__aeabi_ui2d>:
    4dd0:	b570      	push	{r4, r5, r6, lr}
    4dd2:	1e05      	subs	r5, r0, #0
    4dd4:	d028      	beq.n	4e28 <__aeabi_ui2d+0x58>
    4dd6:	f000 f833 	bl	4e40 <__clzsi2>
    4dda:	4b15      	ldr	r3, [pc, #84]	; (4e30 <__aeabi_ui2d+0x60>)
    4ddc:	4a15      	ldr	r2, [pc, #84]	; (4e34 <__aeabi_ui2d+0x64>)
    4dde:	1a1b      	subs	r3, r3, r0
    4de0:	1ad2      	subs	r2, r2, r3
    4de2:	2a1f      	cmp	r2, #31
    4de4:	dd16      	ble.n	4e14 <__aeabi_ui2d+0x44>
    4de6:	002c      	movs	r4, r5
    4de8:	4a13      	ldr	r2, [pc, #76]	; (4e38 <__aeabi_ui2d+0x68>)
    4dea:	2500      	movs	r5, #0
    4dec:	1ad2      	subs	r2, r2, r3
    4dee:	4094      	lsls	r4, r2
    4df0:	055a      	lsls	r2, r3, #21
    4df2:	0324      	lsls	r4, r4, #12
    4df4:	0b24      	lsrs	r4, r4, #12
    4df6:	0d52      	lsrs	r2, r2, #21
    4df8:	2100      	movs	r1, #0
    4dfa:	0324      	lsls	r4, r4, #12
    4dfc:	0d0b      	lsrs	r3, r1, #20
    4dfe:	0b24      	lsrs	r4, r4, #12
    4e00:	051b      	lsls	r3, r3, #20
    4e02:	4323      	orrs	r3, r4
    4e04:	4c0d      	ldr	r4, [pc, #52]	; (4e3c <__aeabi_ui2d+0x6c>)
    4e06:	0512      	lsls	r2, r2, #20
    4e08:	4023      	ands	r3, r4
    4e0a:	4313      	orrs	r3, r2
    4e0c:	005b      	lsls	r3, r3, #1
    4e0e:	0028      	movs	r0, r5
    4e10:	0859      	lsrs	r1, r3, #1
    4e12:	bd70      	pop	{r4, r5, r6, pc}
    4e14:	210b      	movs	r1, #11
    4e16:	002c      	movs	r4, r5
    4e18:	1a08      	subs	r0, r1, r0
    4e1a:	40c4      	lsrs	r4, r0
    4e1c:	4095      	lsls	r5, r2
    4e1e:	0324      	lsls	r4, r4, #12
    4e20:	055a      	lsls	r2, r3, #21
    4e22:	0b24      	lsrs	r4, r4, #12
    4e24:	0d52      	lsrs	r2, r2, #21
    4e26:	e7e7      	b.n	4df8 <__aeabi_ui2d+0x28>
    4e28:	2200      	movs	r2, #0
    4e2a:	2400      	movs	r4, #0
    4e2c:	e7e4      	b.n	4df8 <__aeabi_ui2d+0x28>
    4e2e:	46c0      	nop			; (mov r8, r8)
    4e30:	0000041e 	.word	0x0000041e
    4e34:	00000433 	.word	0x00000433
    4e38:	00000413 	.word	0x00000413
    4e3c:	800fffff 	.word	0x800fffff

00004e40 <__clzsi2>:
    4e40:	211c      	movs	r1, #28
    4e42:	2301      	movs	r3, #1
    4e44:	041b      	lsls	r3, r3, #16
    4e46:	4298      	cmp	r0, r3
    4e48:	d301      	bcc.n	4e4e <__clzsi2+0xe>
    4e4a:	0c00      	lsrs	r0, r0, #16
    4e4c:	3910      	subs	r1, #16
    4e4e:	0a1b      	lsrs	r3, r3, #8
    4e50:	4298      	cmp	r0, r3
    4e52:	d301      	bcc.n	4e58 <__clzsi2+0x18>
    4e54:	0a00      	lsrs	r0, r0, #8
    4e56:	3908      	subs	r1, #8
    4e58:	091b      	lsrs	r3, r3, #4
    4e5a:	4298      	cmp	r0, r3
    4e5c:	d301      	bcc.n	4e62 <__clzsi2+0x22>
    4e5e:	0900      	lsrs	r0, r0, #4
    4e60:	3904      	subs	r1, #4
    4e62:	a202      	add	r2, pc, #8	; (adr r2, 4e6c <__clzsi2+0x2c>)
    4e64:	5c10      	ldrb	r0, [r2, r0]
    4e66:	1840      	adds	r0, r0, r1
    4e68:	4770      	bx	lr
    4e6a:	46c0      	nop			; (mov r8, r8)
    4e6c:	02020304 	.word	0x02020304
    4e70:	01010101 	.word	0x01010101
	...

00004e7c <__libc_init_array>:
    4e7c:	4b0e      	ldr	r3, [pc, #56]	; (4eb8 <__libc_init_array+0x3c>)
    4e7e:	b570      	push	{r4, r5, r6, lr}
    4e80:	2500      	movs	r5, #0
    4e82:	001e      	movs	r6, r3
    4e84:	4c0d      	ldr	r4, [pc, #52]	; (4ebc <__libc_init_array+0x40>)
    4e86:	1ae4      	subs	r4, r4, r3
    4e88:	10a4      	asrs	r4, r4, #2
    4e8a:	42a5      	cmp	r5, r4
    4e8c:	d004      	beq.n	4e98 <__libc_init_array+0x1c>
    4e8e:	00ab      	lsls	r3, r5, #2
    4e90:	58f3      	ldr	r3, [r6, r3]
    4e92:	4798      	blx	r3
    4e94:	3501      	adds	r5, #1
    4e96:	e7f8      	b.n	4e8a <__libc_init_array+0xe>
    4e98:	f000 fdae 	bl	59f8 <_init>
    4e9c:	4b08      	ldr	r3, [pc, #32]	; (4ec0 <__libc_init_array+0x44>)
    4e9e:	2500      	movs	r5, #0
    4ea0:	001e      	movs	r6, r3
    4ea2:	4c08      	ldr	r4, [pc, #32]	; (4ec4 <__libc_init_array+0x48>)
    4ea4:	1ae4      	subs	r4, r4, r3
    4ea6:	10a4      	asrs	r4, r4, #2
    4ea8:	42a5      	cmp	r5, r4
    4eaa:	d004      	beq.n	4eb6 <__libc_init_array+0x3a>
    4eac:	00ab      	lsls	r3, r5, #2
    4eae:	58f3      	ldr	r3, [r6, r3]
    4eb0:	4798      	blx	r3
    4eb2:	3501      	adds	r5, #1
    4eb4:	e7f8      	b.n	4ea8 <__libc_init_array+0x2c>
    4eb6:	bd70      	pop	{r4, r5, r6, pc}
    4eb8:	00005a04 	.word	0x00005a04
    4ebc:	00005a04 	.word	0x00005a04
    4ec0:	00005a04 	.word	0x00005a04
    4ec4:	00005a08 	.word	0x00005a08

00004ec8 <memcpy>:
    4ec8:	2300      	movs	r3, #0
    4eca:	b510      	push	{r4, lr}
    4ecc:	429a      	cmp	r2, r3
    4ece:	d003      	beq.n	4ed8 <memcpy+0x10>
    4ed0:	5ccc      	ldrb	r4, [r1, r3]
    4ed2:	54c4      	strb	r4, [r0, r3]
    4ed4:	3301      	adds	r3, #1
    4ed6:	e7f9      	b.n	4ecc <memcpy+0x4>
    4ed8:	bd10      	pop	{r4, pc}
	...

00004edc <siprintf>:
    4edc:	b40e      	push	{r1, r2, r3}
    4ede:	b510      	push	{r4, lr}
    4ee0:	b09d      	sub	sp, #116	; 0x74
    4ee2:	a902      	add	r1, sp, #8
    4ee4:	9002      	str	r0, [sp, #8]
    4ee6:	6108      	str	r0, [r1, #16]
    4ee8:	480b      	ldr	r0, [pc, #44]	; (4f18 <siprintf+0x3c>)
    4eea:	2482      	movs	r4, #130	; 0x82
    4eec:	6088      	str	r0, [r1, #8]
    4eee:	6148      	str	r0, [r1, #20]
    4ef0:	2001      	movs	r0, #1
    4ef2:	4240      	negs	r0, r0
    4ef4:	ab1f      	add	r3, sp, #124	; 0x7c
    4ef6:	81c8      	strh	r0, [r1, #14]
    4ef8:	4808      	ldr	r0, [pc, #32]	; (4f1c <siprintf+0x40>)
    4efa:	cb04      	ldmia	r3!, {r2}
    4efc:	00a4      	lsls	r4, r4, #2
    4efe:	6800      	ldr	r0, [r0, #0]
    4f00:	9301      	str	r3, [sp, #4]
    4f02:	818c      	strh	r4, [r1, #12]
    4f04:	f000 f8ce 	bl	50a4 <_svfiprintf_r>
    4f08:	2300      	movs	r3, #0
    4f0a:	9a02      	ldr	r2, [sp, #8]
    4f0c:	7013      	strb	r3, [r2, #0]
    4f0e:	b01d      	add	sp, #116	; 0x74
    4f10:	bc10      	pop	{r4}
    4f12:	bc08      	pop	{r3}
    4f14:	b003      	add	sp, #12
    4f16:	4718      	bx	r3
    4f18:	7fffffff 	.word	0x7fffffff
    4f1c:	20000074 	.word	0x20000074

00004f20 <strcmp>:
    4f20:	7802      	ldrb	r2, [r0, #0]
    4f22:	780b      	ldrb	r3, [r1, #0]
    4f24:	2a00      	cmp	r2, #0
    4f26:	d003      	beq.n	4f30 <strcmp+0x10>
    4f28:	3001      	adds	r0, #1
    4f2a:	3101      	adds	r1, #1
    4f2c:	429a      	cmp	r2, r3
    4f2e:	d0f7      	beq.n	4f20 <strcmp>
    4f30:	1ad0      	subs	r0, r2, r3
    4f32:	4770      	bx	lr

00004f34 <_malloc_r>:
    4f34:	2303      	movs	r3, #3
    4f36:	b570      	push	{r4, r5, r6, lr}
    4f38:	1ccd      	adds	r5, r1, #3
    4f3a:	439d      	bics	r5, r3
    4f3c:	3508      	adds	r5, #8
    4f3e:	0006      	movs	r6, r0
    4f40:	2d0c      	cmp	r5, #12
    4f42:	d201      	bcs.n	4f48 <_malloc_r+0x14>
    4f44:	250c      	movs	r5, #12
    4f46:	e005      	b.n	4f54 <_malloc_r+0x20>
    4f48:	2d00      	cmp	r5, #0
    4f4a:	da03      	bge.n	4f54 <_malloc_r+0x20>
    4f4c:	230c      	movs	r3, #12
    4f4e:	2000      	movs	r0, #0
    4f50:	6033      	str	r3, [r6, #0]
    4f52:	e040      	b.n	4fd6 <_malloc_r+0xa2>
    4f54:	42a9      	cmp	r1, r5
    4f56:	d8f9      	bhi.n	4f4c <_malloc_r+0x18>
    4f58:	4b1f      	ldr	r3, [pc, #124]	; (4fd8 <_malloc_r+0xa4>)
    4f5a:	681c      	ldr	r4, [r3, #0]
    4f5c:	001a      	movs	r2, r3
    4f5e:	0021      	movs	r1, r4
    4f60:	2900      	cmp	r1, #0
    4f62:	d013      	beq.n	4f8c <_malloc_r+0x58>
    4f64:	680b      	ldr	r3, [r1, #0]
    4f66:	1b5b      	subs	r3, r3, r5
    4f68:	d40d      	bmi.n	4f86 <_malloc_r+0x52>
    4f6a:	2b0b      	cmp	r3, #11
    4f6c:	d902      	bls.n	4f74 <_malloc_r+0x40>
    4f6e:	600b      	str	r3, [r1, #0]
    4f70:	18cc      	adds	r4, r1, r3
    4f72:	e01e      	b.n	4fb2 <_malloc_r+0x7e>
    4f74:	428c      	cmp	r4, r1
    4f76:	d102      	bne.n	4f7e <_malloc_r+0x4a>
    4f78:	6863      	ldr	r3, [r4, #4]
    4f7a:	6013      	str	r3, [r2, #0]
    4f7c:	e01a      	b.n	4fb4 <_malloc_r+0x80>
    4f7e:	684b      	ldr	r3, [r1, #4]
    4f80:	6063      	str	r3, [r4, #4]
    4f82:	000c      	movs	r4, r1
    4f84:	e016      	b.n	4fb4 <_malloc_r+0x80>
    4f86:	000c      	movs	r4, r1
    4f88:	6849      	ldr	r1, [r1, #4]
    4f8a:	e7e9      	b.n	4f60 <_malloc_r+0x2c>
    4f8c:	4c13      	ldr	r4, [pc, #76]	; (4fdc <_malloc_r+0xa8>)
    4f8e:	6823      	ldr	r3, [r4, #0]
    4f90:	2b00      	cmp	r3, #0
    4f92:	d103      	bne.n	4f9c <_malloc_r+0x68>
    4f94:	0030      	movs	r0, r6
    4f96:	f000 fb13 	bl	55c0 <_sbrk_r>
    4f9a:	6020      	str	r0, [r4, #0]
    4f9c:	0029      	movs	r1, r5
    4f9e:	0030      	movs	r0, r6
    4fa0:	f000 fb0e 	bl	55c0 <_sbrk_r>
    4fa4:	1c43      	adds	r3, r0, #1
    4fa6:	d0d1      	beq.n	4f4c <_malloc_r+0x18>
    4fa8:	2303      	movs	r3, #3
    4faa:	1cc4      	adds	r4, r0, #3
    4fac:	439c      	bics	r4, r3
    4fae:	42a0      	cmp	r0, r4
    4fb0:	d10a      	bne.n	4fc8 <_malloc_r+0x94>
    4fb2:	6025      	str	r5, [r4, #0]
    4fb4:	0020      	movs	r0, r4
    4fb6:	2207      	movs	r2, #7
    4fb8:	300b      	adds	r0, #11
    4fba:	1d23      	adds	r3, r4, #4
    4fbc:	4390      	bics	r0, r2
    4fbe:	1ac3      	subs	r3, r0, r3
    4fc0:	d009      	beq.n	4fd6 <_malloc_r+0xa2>
    4fc2:	425a      	negs	r2, r3
    4fc4:	50e2      	str	r2, [r4, r3]
    4fc6:	e006      	b.n	4fd6 <_malloc_r+0xa2>
    4fc8:	1a21      	subs	r1, r4, r0
    4fca:	0030      	movs	r0, r6
    4fcc:	f000 faf8 	bl	55c0 <_sbrk_r>
    4fd0:	1c43      	adds	r3, r0, #1
    4fd2:	d1ee      	bne.n	4fb2 <_malloc_r+0x7e>
    4fd4:	e7ba      	b.n	4f4c <_malloc_r+0x18>
    4fd6:	bd70      	pop	{r4, r5, r6, pc}
    4fd8:	200000dc 	.word	0x200000dc
    4fdc:	200000d8 	.word	0x200000d8

00004fe0 <__ssputs_r>:
    4fe0:	b5f0      	push	{r4, r5, r6, r7, lr}
    4fe2:	688e      	ldr	r6, [r1, #8]
    4fe4:	b085      	sub	sp, #20
    4fe6:	0007      	movs	r7, r0
    4fe8:	000c      	movs	r4, r1
    4fea:	9203      	str	r2, [sp, #12]
    4fec:	9301      	str	r3, [sp, #4]
    4fee:	429e      	cmp	r6, r3
    4ff0:	d843      	bhi.n	507a <__ssputs_r+0x9a>
    4ff2:	2390      	movs	r3, #144	; 0x90
    4ff4:	898a      	ldrh	r2, [r1, #12]
    4ff6:	00db      	lsls	r3, r3, #3
    4ff8:	421a      	tst	r2, r3
    4ffa:	d03e      	beq.n	507a <__ssputs_r+0x9a>
    4ffc:	2503      	movs	r5, #3
    4ffe:	6909      	ldr	r1, [r1, #16]
    5000:	6823      	ldr	r3, [r4, #0]
    5002:	9801      	ldr	r0, [sp, #4]
    5004:	1a5b      	subs	r3, r3, r1
    5006:	9302      	str	r3, [sp, #8]
    5008:	6963      	ldr	r3, [r4, #20]
    500a:	435d      	muls	r5, r3
    500c:	0feb      	lsrs	r3, r5, #31
    500e:	195d      	adds	r5, r3, r5
    5010:	9b02      	ldr	r3, [sp, #8]
    5012:	106d      	asrs	r5, r5, #1
    5014:	3301      	adds	r3, #1
    5016:	181b      	adds	r3, r3, r0
    5018:	42ab      	cmp	r3, r5
    501a:	d900      	bls.n	501e <__ssputs_r+0x3e>
    501c:	001d      	movs	r5, r3
    501e:	0553      	lsls	r3, r2, #21
    5020:	d510      	bpl.n	5044 <__ssputs_r+0x64>
    5022:	0029      	movs	r1, r5
    5024:	0038      	movs	r0, r7
    5026:	f7ff ff85 	bl	4f34 <_malloc_r>
    502a:	1e06      	subs	r6, r0, #0
    502c:	d014      	beq.n	5058 <__ssputs_r+0x78>
    502e:	9a02      	ldr	r2, [sp, #8]
    5030:	6921      	ldr	r1, [r4, #16]
    5032:	f7ff ff49 	bl	4ec8 <memcpy>
    5036:	89a2      	ldrh	r2, [r4, #12]
    5038:	4b19      	ldr	r3, [pc, #100]	; (50a0 <__ssputs_r+0xc0>)
    503a:	4013      	ands	r3, r2
    503c:	2280      	movs	r2, #128	; 0x80
    503e:	4313      	orrs	r3, r2
    5040:	81a3      	strh	r3, [r4, #12]
    5042:	e012      	b.n	506a <__ssputs_r+0x8a>
    5044:	002a      	movs	r2, r5
    5046:	0038      	movs	r0, r7
    5048:	f000 fb32 	bl	56b0 <_realloc_r>
    504c:	1e06      	subs	r6, r0, #0
    504e:	d10c      	bne.n	506a <__ssputs_r+0x8a>
    5050:	6921      	ldr	r1, [r4, #16]
    5052:	0038      	movs	r0, r7
    5054:	f000 fae6 	bl	5624 <_free_r>
    5058:	230c      	movs	r3, #12
    505a:	2240      	movs	r2, #64	; 0x40
    505c:	2001      	movs	r0, #1
    505e:	603b      	str	r3, [r7, #0]
    5060:	89a3      	ldrh	r3, [r4, #12]
    5062:	4240      	negs	r0, r0
    5064:	4313      	orrs	r3, r2
    5066:	81a3      	strh	r3, [r4, #12]
    5068:	e017      	b.n	509a <__ssputs_r+0xba>
    506a:	9b02      	ldr	r3, [sp, #8]
    506c:	6126      	str	r6, [r4, #16]
    506e:	18f6      	adds	r6, r6, r3
    5070:	6026      	str	r6, [r4, #0]
    5072:	6165      	str	r5, [r4, #20]
    5074:	9e01      	ldr	r6, [sp, #4]
    5076:	1aed      	subs	r5, r5, r3
    5078:	60a5      	str	r5, [r4, #8]
    507a:	9b01      	ldr	r3, [sp, #4]
    507c:	42b3      	cmp	r3, r6
    507e:	d200      	bcs.n	5082 <__ssputs_r+0xa2>
    5080:	001e      	movs	r6, r3
    5082:	0032      	movs	r2, r6
    5084:	9903      	ldr	r1, [sp, #12]
    5086:	6820      	ldr	r0, [r4, #0]
    5088:	f000 fab7 	bl	55fa <memmove>
    508c:	2000      	movs	r0, #0
    508e:	68a3      	ldr	r3, [r4, #8]
    5090:	1b9b      	subs	r3, r3, r6
    5092:	60a3      	str	r3, [r4, #8]
    5094:	6823      	ldr	r3, [r4, #0]
    5096:	199e      	adds	r6, r3, r6
    5098:	6026      	str	r6, [r4, #0]
    509a:	b005      	add	sp, #20
    509c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    509e:	46c0      	nop			; (mov r8, r8)
    50a0:	fffffb7f 	.word	0xfffffb7f

000050a4 <_svfiprintf_r>:
    50a4:	b5f0      	push	{r4, r5, r6, r7, lr}
    50a6:	b09f      	sub	sp, #124	; 0x7c
    50a8:	9002      	str	r0, [sp, #8]
    50aa:	9305      	str	r3, [sp, #20]
    50ac:	898b      	ldrh	r3, [r1, #12]
    50ae:	000f      	movs	r7, r1
    50b0:	0016      	movs	r6, r2
    50b2:	061b      	lsls	r3, r3, #24
    50b4:	d510      	bpl.n	50d8 <_svfiprintf_r+0x34>
    50b6:	690b      	ldr	r3, [r1, #16]
    50b8:	2b00      	cmp	r3, #0
    50ba:	d10d      	bne.n	50d8 <_svfiprintf_r+0x34>
    50bc:	2140      	movs	r1, #64	; 0x40
    50be:	f7ff ff39 	bl	4f34 <_malloc_r>
    50c2:	6038      	str	r0, [r7, #0]
    50c4:	6138      	str	r0, [r7, #16]
    50c6:	2800      	cmp	r0, #0
    50c8:	d104      	bne.n	50d4 <_svfiprintf_r+0x30>
    50ca:	230c      	movs	r3, #12
    50cc:	9a02      	ldr	r2, [sp, #8]
    50ce:	3801      	subs	r0, #1
    50d0:	6013      	str	r3, [r2, #0]
    50d2:	e0d8      	b.n	5286 <_svfiprintf_r+0x1e2>
    50d4:	2340      	movs	r3, #64	; 0x40
    50d6:	617b      	str	r3, [r7, #20]
    50d8:	2300      	movs	r3, #0
    50da:	ad06      	add	r5, sp, #24
    50dc:	616b      	str	r3, [r5, #20]
    50de:	3320      	adds	r3, #32
    50e0:	766b      	strb	r3, [r5, #25]
    50e2:	3310      	adds	r3, #16
    50e4:	76ab      	strb	r3, [r5, #26]
    50e6:	0034      	movs	r4, r6
    50e8:	7823      	ldrb	r3, [r4, #0]
    50ea:	2b00      	cmp	r3, #0
    50ec:	d103      	bne.n	50f6 <_svfiprintf_r+0x52>
    50ee:	1ba3      	subs	r3, r4, r6
    50f0:	9304      	str	r3, [sp, #16]
    50f2:	d012      	beq.n	511a <_svfiprintf_r+0x76>
    50f4:	e003      	b.n	50fe <_svfiprintf_r+0x5a>
    50f6:	2b25      	cmp	r3, #37	; 0x25
    50f8:	d0f9      	beq.n	50ee <_svfiprintf_r+0x4a>
    50fa:	3401      	adds	r4, #1
    50fc:	e7f4      	b.n	50e8 <_svfiprintf_r+0x44>
    50fe:	1ba3      	subs	r3, r4, r6
    5100:	0032      	movs	r2, r6
    5102:	0039      	movs	r1, r7
    5104:	9802      	ldr	r0, [sp, #8]
    5106:	f7ff ff6b 	bl	4fe0 <__ssputs_r>
    510a:	1c43      	adds	r3, r0, #1
    510c:	d100      	bne.n	5110 <_svfiprintf_r+0x6c>
    510e:	e0b4      	b.n	527a <_svfiprintf_r+0x1d6>
    5110:	696a      	ldr	r2, [r5, #20]
    5112:	9b04      	ldr	r3, [sp, #16]
    5114:	4694      	mov	ip, r2
    5116:	4463      	add	r3, ip
    5118:	616b      	str	r3, [r5, #20]
    511a:	7823      	ldrb	r3, [r4, #0]
    511c:	2b00      	cmp	r3, #0
    511e:	d100      	bne.n	5122 <_svfiprintf_r+0x7e>
    5120:	e0ab      	b.n	527a <_svfiprintf_r+0x1d6>
    5122:	2201      	movs	r2, #1
    5124:	2300      	movs	r3, #0
    5126:	4252      	negs	r2, r2
    5128:	606a      	str	r2, [r5, #4]
    512a:	a902      	add	r1, sp, #8
    512c:	3254      	adds	r2, #84	; 0x54
    512e:	1852      	adds	r2, r2, r1
    5130:	3401      	adds	r4, #1
    5132:	602b      	str	r3, [r5, #0]
    5134:	60eb      	str	r3, [r5, #12]
    5136:	60ab      	str	r3, [r5, #8]
    5138:	7013      	strb	r3, [r2, #0]
    513a:	65ab      	str	r3, [r5, #88]	; 0x58
    513c:	4e53      	ldr	r6, [pc, #332]	; (528c <_svfiprintf_r+0x1e8>)
    513e:	7821      	ldrb	r1, [r4, #0]
    5140:	2205      	movs	r2, #5
    5142:	0030      	movs	r0, r6
    5144:	f000 fa4e 	bl	55e4 <memchr>
    5148:	2800      	cmp	r0, #0
    514a:	d007      	beq.n	515c <_svfiprintf_r+0xb8>
    514c:	2301      	movs	r3, #1
    514e:	1b80      	subs	r0, r0, r6
    5150:	4083      	lsls	r3, r0
    5152:	682a      	ldr	r2, [r5, #0]
    5154:	3401      	adds	r4, #1
    5156:	4313      	orrs	r3, r2
    5158:	602b      	str	r3, [r5, #0]
    515a:	e7ef      	b.n	513c <_svfiprintf_r+0x98>
    515c:	682b      	ldr	r3, [r5, #0]
    515e:	06da      	lsls	r2, r3, #27
    5160:	d504      	bpl.n	516c <_svfiprintf_r+0xc8>
    5162:	2253      	movs	r2, #83	; 0x53
    5164:	2120      	movs	r1, #32
    5166:	a802      	add	r0, sp, #8
    5168:	1812      	adds	r2, r2, r0
    516a:	7011      	strb	r1, [r2, #0]
    516c:	071a      	lsls	r2, r3, #28
    516e:	d504      	bpl.n	517a <_svfiprintf_r+0xd6>
    5170:	2253      	movs	r2, #83	; 0x53
    5172:	212b      	movs	r1, #43	; 0x2b
    5174:	a802      	add	r0, sp, #8
    5176:	1812      	adds	r2, r2, r0
    5178:	7011      	strb	r1, [r2, #0]
    517a:	7822      	ldrb	r2, [r4, #0]
    517c:	2a2a      	cmp	r2, #42	; 0x2a
    517e:	d003      	beq.n	5188 <_svfiprintf_r+0xe4>
    5180:	9b09      	ldr	r3, [sp, #36]	; 0x24
    5182:	2000      	movs	r0, #0
    5184:	210a      	movs	r1, #10
    5186:	e00e      	b.n	51a6 <_svfiprintf_r+0x102>
    5188:	9a05      	ldr	r2, [sp, #20]
    518a:	1d11      	adds	r1, r2, #4
    518c:	6812      	ldr	r2, [r2, #0]
    518e:	9105      	str	r1, [sp, #20]
    5190:	2a00      	cmp	r2, #0
    5192:	db01      	blt.n	5198 <_svfiprintf_r+0xf4>
    5194:	9209      	str	r2, [sp, #36]	; 0x24
    5196:	e004      	b.n	51a2 <_svfiprintf_r+0xfe>
    5198:	4252      	negs	r2, r2
    519a:	60ea      	str	r2, [r5, #12]
    519c:	2202      	movs	r2, #2
    519e:	4313      	orrs	r3, r2
    51a0:	602b      	str	r3, [r5, #0]
    51a2:	3401      	adds	r4, #1
    51a4:	e00b      	b.n	51be <_svfiprintf_r+0x11a>
    51a6:	7822      	ldrb	r2, [r4, #0]
    51a8:	3a30      	subs	r2, #48	; 0x30
    51aa:	2a09      	cmp	r2, #9
    51ac:	d804      	bhi.n	51b8 <_svfiprintf_r+0x114>
    51ae:	434b      	muls	r3, r1
    51b0:	3401      	adds	r4, #1
    51b2:	189b      	adds	r3, r3, r2
    51b4:	2001      	movs	r0, #1
    51b6:	e7f6      	b.n	51a6 <_svfiprintf_r+0x102>
    51b8:	2800      	cmp	r0, #0
    51ba:	d000      	beq.n	51be <_svfiprintf_r+0x11a>
    51bc:	9309      	str	r3, [sp, #36]	; 0x24
    51be:	7823      	ldrb	r3, [r4, #0]
    51c0:	2b2e      	cmp	r3, #46	; 0x2e
    51c2:	d11e      	bne.n	5202 <_svfiprintf_r+0x15e>
    51c4:	7863      	ldrb	r3, [r4, #1]
    51c6:	2b2a      	cmp	r3, #42	; 0x2a
    51c8:	d10a      	bne.n	51e0 <_svfiprintf_r+0x13c>
    51ca:	9b05      	ldr	r3, [sp, #20]
    51cc:	3402      	adds	r4, #2
    51ce:	1d1a      	adds	r2, r3, #4
    51d0:	681b      	ldr	r3, [r3, #0]
    51d2:	9205      	str	r2, [sp, #20]
    51d4:	2b00      	cmp	r3, #0
    51d6:	da01      	bge.n	51dc <_svfiprintf_r+0x138>
    51d8:	2301      	movs	r3, #1
    51da:	425b      	negs	r3, r3
    51dc:	9307      	str	r3, [sp, #28]
    51de:	e010      	b.n	5202 <_svfiprintf_r+0x15e>
    51e0:	2300      	movs	r3, #0
    51e2:	200a      	movs	r0, #10
    51e4:	001a      	movs	r2, r3
    51e6:	3401      	adds	r4, #1
    51e8:	606b      	str	r3, [r5, #4]
    51ea:	7821      	ldrb	r1, [r4, #0]
    51ec:	3930      	subs	r1, #48	; 0x30
    51ee:	2909      	cmp	r1, #9
    51f0:	d804      	bhi.n	51fc <_svfiprintf_r+0x158>
    51f2:	4342      	muls	r2, r0
    51f4:	3401      	adds	r4, #1
    51f6:	1852      	adds	r2, r2, r1
    51f8:	2301      	movs	r3, #1
    51fa:	e7f6      	b.n	51ea <_svfiprintf_r+0x146>
    51fc:	2b00      	cmp	r3, #0
    51fe:	d000      	beq.n	5202 <_svfiprintf_r+0x15e>
    5200:	9207      	str	r2, [sp, #28]
    5202:	4e23      	ldr	r6, [pc, #140]	; (5290 <_svfiprintf_r+0x1ec>)
    5204:	7821      	ldrb	r1, [r4, #0]
    5206:	2203      	movs	r2, #3
    5208:	0030      	movs	r0, r6
    520a:	f000 f9eb 	bl	55e4 <memchr>
    520e:	2800      	cmp	r0, #0
    5210:	d006      	beq.n	5220 <_svfiprintf_r+0x17c>
    5212:	2340      	movs	r3, #64	; 0x40
    5214:	1b80      	subs	r0, r0, r6
    5216:	4083      	lsls	r3, r0
    5218:	682a      	ldr	r2, [r5, #0]
    521a:	3401      	adds	r4, #1
    521c:	4313      	orrs	r3, r2
    521e:	602b      	str	r3, [r5, #0]
    5220:	7821      	ldrb	r1, [r4, #0]
    5222:	2206      	movs	r2, #6
    5224:	481b      	ldr	r0, [pc, #108]	; (5294 <_svfiprintf_r+0x1f0>)
    5226:	1c66      	adds	r6, r4, #1
    5228:	7629      	strb	r1, [r5, #24]
    522a:	f000 f9db 	bl	55e4 <memchr>
    522e:	2800      	cmp	r0, #0
    5230:	d012      	beq.n	5258 <_svfiprintf_r+0x1b4>
    5232:	4b19      	ldr	r3, [pc, #100]	; (5298 <_svfiprintf_r+0x1f4>)
    5234:	2b00      	cmp	r3, #0
    5236:	d106      	bne.n	5246 <_svfiprintf_r+0x1a2>
    5238:	2207      	movs	r2, #7
    523a:	9b05      	ldr	r3, [sp, #20]
    523c:	3307      	adds	r3, #7
    523e:	4393      	bics	r3, r2
    5240:	3308      	adds	r3, #8
    5242:	9305      	str	r3, [sp, #20]
    5244:	e014      	b.n	5270 <_svfiprintf_r+0x1cc>
    5246:	ab05      	add	r3, sp, #20
    5248:	9300      	str	r3, [sp, #0]
    524a:	003a      	movs	r2, r7
    524c:	4b13      	ldr	r3, [pc, #76]	; (529c <_svfiprintf_r+0x1f8>)
    524e:	0029      	movs	r1, r5
    5250:	9802      	ldr	r0, [sp, #8]
    5252:	e000      	b.n	5256 <_svfiprintf_r+0x1b2>
    5254:	bf00      	nop
    5256:	e007      	b.n	5268 <_svfiprintf_r+0x1c4>
    5258:	ab05      	add	r3, sp, #20
    525a:	9300      	str	r3, [sp, #0]
    525c:	003a      	movs	r2, r7
    525e:	4b0f      	ldr	r3, [pc, #60]	; (529c <_svfiprintf_r+0x1f8>)
    5260:	0029      	movs	r1, r5
    5262:	9802      	ldr	r0, [sp, #8]
    5264:	f000 f88a 	bl	537c <_printf_i>
    5268:	9003      	str	r0, [sp, #12]
    526a:	9b03      	ldr	r3, [sp, #12]
    526c:	3301      	adds	r3, #1
    526e:	d004      	beq.n	527a <_svfiprintf_r+0x1d6>
    5270:	696b      	ldr	r3, [r5, #20]
    5272:	9a03      	ldr	r2, [sp, #12]
    5274:	189b      	adds	r3, r3, r2
    5276:	616b      	str	r3, [r5, #20]
    5278:	e735      	b.n	50e6 <_svfiprintf_r+0x42>
    527a:	89bb      	ldrh	r3, [r7, #12]
    527c:	980b      	ldr	r0, [sp, #44]	; 0x2c
    527e:	065b      	lsls	r3, r3, #25
    5280:	d501      	bpl.n	5286 <_svfiprintf_r+0x1e2>
    5282:	2001      	movs	r0, #1
    5284:	4240      	negs	r0, r0
    5286:	b01f      	add	sp, #124	; 0x7c
    5288:	bdf0      	pop	{r4, r5, r6, r7, pc}
    528a:	46c0      	nop			; (mov r8, r8)
    528c:	000059c4 	.word	0x000059c4
    5290:	000059ca 	.word	0x000059ca
    5294:	000059ce 	.word	0x000059ce
    5298:	00000000 	.word	0x00000000
    529c:	00004fe1 	.word	0x00004fe1

000052a0 <_printf_common>:
    52a0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    52a2:	0017      	movs	r7, r2
    52a4:	9301      	str	r3, [sp, #4]
    52a6:	688a      	ldr	r2, [r1, #8]
    52a8:	690b      	ldr	r3, [r1, #16]
    52aa:	9000      	str	r0, [sp, #0]
    52ac:	000c      	movs	r4, r1
    52ae:	4293      	cmp	r3, r2
    52b0:	da00      	bge.n	52b4 <_printf_common+0x14>
    52b2:	0013      	movs	r3, r2
    52b4:	0022      	movs	r2, r4
    52b6:	603b      	str	r3, [r7, #0]
    52b8:	3243      	adds	r2, #67	; 0x43
    52ba:	7812      	ldrb	r2, [r2, #0]
    52bc:	2a00      	cmp	r2, #0
    52be:	d001      	beq.n	52c4 <_printf_common+0x24>
    52c0:	3301      	adds	r3, #1
    52c2:	603b      	str	r3, [r7, #0]
    52c4:	6823      	ldr	r3, [r4, #0]
    52c6:	069b      	lsls	r3, r3, #26
    52c8:	d502      	bpl.n	52d0 <_printf_common+0x30>
    52ca:	683b      	ldr	r3, [r7, #0]
    52cc:	3302      	adds	r3, #2
    52ce:	603b      	str	r3, [r7, #0]
    52d0:	2506      	movs	r5, #6
    52d2:	6823      	ldr	r3, [r4, #0]
    52d4:	401d      	ands	r5, r3
    52d6:	d01e      	beq.n	5316 <_printf_common+0x76>
    52d8:	0023      	movs	r3, r4
    52da:	3343      	adds	r3, #67	; 0x43
    52dc:	781b      	ldrb	r3, [r3, #0]
    52de:	1e5a      	subs	r2, r3, #1
    52e0:	4193      	sbcs	r3, r2
    52e2:	6822      	ldr	r2, [r4, #0]
    52e4:	0692      	lsls	r2, r2, #26
    52e6:	d51c      	bpl.n	5322 <_printf_common+0x82>
    52e8:	2030      	movs	r0, #48	; 0x30
    52ea:	18e1      	adds	r1, r4, r3
    52ec:	3143      	adds	r1, #67	; 0x43
    52ee:	7008      	strb	r0, [r1, #0]
    52f0:	0021      	movs	r1, r4
    52f2:	1c5a      	adds	r2, r3, #1
    52f4:	3145      	adds	r1, #69	; 0x45
    52f6:	7809      	ldrb	r1, [r1, #0]
    52f8:	18a2      	adds	r2, r4, r2
    52fa:	3243      	adds	r2, #67	; 0x43
    52fc:	3302      	adds	r3, #2
    52fe:	7011      	strb	r1, [r2, #0]
    5300:	e00f      	b.n	5322 <_printf_common+0x82>
    5302:	0022      	movs	r2, r4
    5304:	2301      	movs	r3, #1
    5306:	3219      	adds	r2, #25
    5308:	9901      	ldr	r1, [sp, #4]
    530a:	9800      	ldr	r0, [sp, #0]
    530c:	9e08      	ldr	r6, [sp, #32]
    530e:	47b0      	blx	r6
    5310:	1c43      	adds	r3, r0, #1
    5312:	d00e      	beq.n	5332 <_printf_common+0x92>
    5314:	3501      	adds	r5, #1
    5316:	68e3      	ldr	r3, [r4, #12]
    5318:	683a      	ldr	r2, [r7, #0]
    531a:	1a9b      	subs	r3, r3, r2
    531c:	429d      	cmp	r5, r3
    531e:	dbf0      	blt.n	5302 <_printf_common+0x62>
    5320:	e7da      	b.n	52d8 <_printf_common+0x38>
    5322:	0022      	movs	r2, r4
    5324:	9901      	ldr	r1, [sp, #4]
    5326:	3243      	adds	r2, #67	; 0x43
    5328:	9800      	ldr	r0, [sp, #0]
    532a:	9d08      	ldr	r5, [sp, #32]
    532c:	47a8      	blx	r5
    532e:	1c43      	adds	r3, r0, #1
    5330:	d102      	bne.n	5338 <_printf_common+0x98>
    5332:	2001      	movs	r0, #1
    5334:	4240      	negs	r0, r0
    5336:	e020      	b.n	537a <_printf_common+0xda>
    5338:	2306      	movs	r3, #6
    533a:	6820      	ldr	r0, [r4, #0]
    533c:	68e1      	ldr	r1, [r4, #12]
    533e:	683a      	ldr	r2, [r7, #0]
    5340:	4003      	ands	r3, r0
    5342:	2500      	movs	r5, #0
    5344:	2b04      	cmp	r3, #4
    5346:	d103      	bne.n	5350 <_printf_common+0xb0>
    5348:	1a8d      	subs	r5, r1, r2
    534a:	43eb      	mvns	r3, r5
    534c:	17db      	asrs	r3, r3, #31
    534e:	401d      	ands	r5, r3
    5350:	68a3      	ldr	r3, [r4, #8]
    5352:	6922      	ldr	r2, [r4, #16]
    5354:	4293      	cmp	r3, r2
    5356:	dd01      	ble.n	535c <_printf_common+0xbc>
    5358:	1a9b      	subs	r3, r3, r2
    535a:	18ed      	adds	r5, r5, r3
    535c:	2700      	movs	r7, #0
    535e:	42bd      	cmp	r5, r7
    5360:	d00a      	beq.n	5378 <_printf_common+0xd8>
    5362:	0022      	movs	r2, r4
    5364:	2301      	movs	r3, #1
    5366:	321a      	adds	r2, #26
    5368:	9901      	ldr	r1, [sp, #4]
    536a:	9800      	ldr	r0, [sp, #0]
    536c:	9e08      	ldr	r6, [sp, #32]
    536e:	47b0      	blx	r6
    5370:	1c43      	adds	r3, r0, #1
    5372:	d0de      	beq.n	5332 <_printf_common+0x92>
    5374:	3701      	adds	r7, #1
    5376:	e7f2      	b.n	535e <_printf_common+0xbe>
    5378:	2000      	movs	r0, #0
    537a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

0000537c <_printf_i>:
    537c:	b5f0      	push	{r4, r5, r6, r7, lr}
    537e:	b08b      	sub	sp, #44	; 0x2c
    5380:	9206      	str	r2, [sp, #24]
    5382:	000a      	movs	r2, r1
    5384:	3243      	adds	r2, #67	; 0x43
    5386:	9307      	str	r3, [sp, #28]
    5388:	9005      	str	r0, [sp, #20]
    538a:	9204      	str	r2, [sp, #16]
    538c:	7e0a      	ldrb	r2, [r1, #24]
    538e:	000c      	movs	r4, r1
    5390:	9b10      	ldr	r3, [sp, #64]	; 0x40
    5392:	2a6e      	cmp	r2, #110	; 0x6e
    5394:	d100      	bne.n	5398 <_printf_i+0x1c>
    5396:	e0ab      	b.n	54f0 <_printf_i+0x174>
    5398:	d811      	bhi.n	53be <_printf_i+0x42>
    539a:	2a63      	cmp	r2, #99	; 0x63
    539c:	d022      	beq.n	53e4 <_printf_i+0x68>
    539e:	d809      	bhi.n	53b4 <_printf_i+0x38>
    53a0:	2a00      	cmp	r2, #0
    53a2:	d100      	bne.n	53a6 <_printf_i+0x2a>
    53a4:	e0b5      	b.n	5512 <_printf_i+0x196>
    53a6:	2a58      	cmp	r2, #88	; 0x58
    53a8:	d000      	beq.n	53ac <_printf_i+0x30>
    53aa:	e0c5      	b.n	5538 <_printf_i+0x1bc>
    53ac:	3145      	adds	r1, #69	; 0x45
    53ae:	700a      	strb	r2, [r1, #0]
    53b0:	4a81      	ldr	r2, [pc, #516]	; (55b8 <_printf_i+0x23c>)
    53b2:	e04f      	b.n	5454 <_printf_i+0xd8>
    53b4:	2a64      	cmp	r2, #100	; 0x64
    53b6:	d01d      	beq.n	53f4 <_printf_i+0x78>
    53b8:	2a69      	cmp	r2, #105	; 0x69
    53ba:	d01b      	beq.n	53f4 <_printf_i+0x78>
    53bc:	e0bc      	b.n	5538 <_printf_i+0x1bc>
    53be:	2a73      	cmp	r2, #115	; 0x73
    53c0:	d100      	bne.n	53c4 <_printf_i+0x48>
    53c2:	e0aa      	b.n	551a <_printf_i+0x19e>
    53c4:	d809      	bhi.n	53da <_printf_i+0x5e>
    53c6:	2a6f      	cmp	r2, #111	; 0x6f
    53c8:	d029      	beq.n	541e <_printf_i+0xa2>
    53ca:	2a70      	cmp	r2, #112	; 0x70
    53cc:	d000      	beq.n	53d0 <_printf_i+0x54>
    53ce:	e0b3      	b.n	5538 <_printf_i+0x1bc>
    53d0:	2220      	movs	r2, #32
    53d2:	6809      	ldr	r1, [r1, #0]
    53d4:	430a      	orrs	r2, r1
    53d6:	6022      	str	r2, [r4, #0]
    53d8:	e037      	b.n	544a <_printf_i+0xce>
    53da:	2a75      	cmp	r2, #117	; 0x75
    53dc:	d01f      	beq.n	541e <_printf_i+0xa2>
    53de:	2a78      	cmp	r2, #120	; 0x78
    53e0:	d033      	beq.n	544a <_printf_i+0xce>
    53e2:	e0a9      	b.n	5538 <_printf_i+0x1bc>
    53e4:	000e      	movs	r6, r1
    53e6:	681a      	ldr	r2, [r3, #0]
    53e8:	3642      	adds	r6, #66	; 0x42
    53ea:	1d11      	adds	r1, r2, #4
    53ec:	6019      	str	r1, [r3, #0]
    53ee:	6813      	ldr	r3, [r2, #0]
    53f0:	7033      	strb	r3, [r6, #0]
    53f2:	e0a4      	b.n	553e <_printf_i+0x1c2>
    53f4:	6821      	ldr	r1, [r4, #0]
    53f6:	681a      	ldr	r2, [r3, #0]
    53f8:	0608      	lsls	r0, r1, #24
    53fa:	d406      	bmi.n	540a <_printf_i+0x8e>
    53fc:	0649      	lsls	r1, r1, #25
    53fe:	d504      	bpl.n	540a <_printf_i+0x8e>
    5400:	1d11      	adds	r1, r2, #4
    5402:	6019      	str	r1, [r3, #0]
    5404:	2300      	movs	r3, #0
    5406:	5ed5      	ldrsh	r5, [r2, r3]
    5408:	e002      	b.n	5410 <_printf_i+0x94>
    540a:	1d11      	adds	r1, r2, #4
    540c:	6019      	str	r1, [r3, #0]
    540e:	6815      	ldr	r5, [r2, #0]
    5410:	2d00      	cmp	r5, #0
    5412:	da3b      	bge.n	548c <_printf_i+0x110>
    5414:	232d      	movs	r3, #45	; 0x2d
    5416:	9a04      	ldr	r2, [sp, #16]
    5418:	426d      	negs	r5, r5
    541a:	7013      	strb	r3, [r2, #0]
    541c:	e036      	b.n	548c <_printf_i+0x110>
    541e:	6821      	ldr	r1, [r4, #0]
    5420:	681a      	ldr	r2, [r3, #0]
    5422:	0608      	lsls	r0, r1, #24
    5424:	d406      	bmi.n	5434 <_printf_i+0xb8>
    5426:	0649      	lsls	r1, r1, #25
    5428:	d504      	bpl.n	5434 <_printf_i+0xb8>
    542a:	6815      	ldr	r5, [r2, #0]
    542c:	1d11      	adds	r1, r2, #4
    542e:	6019      	str	r1, [r3, #0]
    5430:	b2ad      	uxth	r5, r5
    5432:	e002      	b.n	543a <_printf_i+0xbe>
    5434:	1d11      	adds	r1, r2, #4
    5436:	6019      	str	r1, [r3, #0]
    5438:	6815      	ldr	r5, [r2, #0]
    543a:	4b5f      	ldr	r3, [pc, #380]	; (55b8 <_printf_i+0x23c>)
    543c:	7e22      	ldrb	r2, [r4, #24]
    543e:	9303      	str	r3, [sp, #12]
    5440:	2708      	movs	r7, #8
    5442:	2a6f      	cmp	r2, #111	; 0x6f
    5444:	d01d      	beq.n	5482 <_printf_i+0x106>
    5446:	270a      	movs	r7, #10
    5448:	e01b      	b.n	5482 <_printf_i+0x106>
    544a:	0022      	movs	r2, r4
    544c:	2178      	movs	r1, #120	; 0x78
    544e:	3245      	adds	r2, #69	; 0x45
    5450:	7011      	strb	r1, [r2, #0]
    5452:	4a5a      	ldr	r2, [pc, #360]	; (55bc <_printf_i+0x240>)
    5454:	6819      	ldr	r1, [r3, #0]
    5456:	9203      	str	r2, [sp, #12]
    5458:	1d08      	adds	r0, r1, #4
    545a:	6822      	ldr	r2, [r4, #0]
    545c:	6018      	str	r0, [r3, #0]
    545e:	680d      	ldr	r5, [r1, #0]
    5460:	0610      	lsls	r0, r2, #24
    5462:	d402      	bmi.n	546a <_printf_i+0xee>
    5464:	0650      	lsls	r0, r2, #25
    5466:	d500      	bpl.n	546a <_printf_i+0xee>
    5468:	b2ad      	uxth	r5, r5
    546a:	07d3      	lsls	r3, r2, #31
    546c:	d502      	bpl.n	5474 <_printf_i+0xf8>
    546e:	2320      	movs	r3, #32
    5470:	431a      	orrs	r2, r3
    5472:	6022      	str	r2, [r4, #0]
    5474:	2710      	movs	r7, #16
    5476:	2d00      	cmp	r5, #0
    5478:	d103      	bne.n	5482 <_printf_i+0x106>
    547a:	2320      	movs	r3, #32
    547c:	6822      	ldr	r2, [r4, #0]
    547e:	439a      	bics	r2, r3
    5480:	6022      	str	r2, [r4, #0]
    5482:	0023      	movs	r3, r4
    5484:	2200      	movs	r2, #0
    5486:	3343      	adds	r3, #67	; 0x43
    5488:	701a      	strb	r2, [r3, #0]
    548a:	e002      	b.n	5492 <_printf_i+0x116>
    548c:	270a      	movs	r7, #10
    548e:	4b4a      	ldr	r3, [pc, #296]	; (55b8 <_printf_i+0x23c>)
    5490:	9303      	str	r3, [sp, #12]
    5492:	6863      	ldr	r3, [r4, #4]
    5494:	60a3      	str	r3, [r4, #8]
    5496:	2b00      	cmp	r3, #0
    5498:	db09      	blt.n	54ae <_printf_i+0x132>
    549a:	2204      	movs	r2, #4
    549c:	6821      	ldr	r1, [r4, #0]
    549e:	4391      	bics	r1, r2
    54a0:	6021      	str	r1, [r4, #0]
    54a2:	2d00      	cmp	r5, #0
    54a4:	d105      	bne.n	54b2 <_printf_i+0x136>
    54a6:	9e04      	ldr	r6, [sp, #16]
    54a8:	2b00      	cmp	r3, #0
    54aa:	d011      	beq.n	54d0 <_printf_i+0x154>
    54ac:	e07b      	b.n	55a6 <_printf_i+0x22a>
    54ae:	2d00      	cmp	r5, #0
    54b0:	d079      	beq.n	55a6 <_printf_i+0x22a>
    54b2:	9e04      	ldr	r6, [sp, #16]
    54b4:	0028      	movs	r0, r5
    54b6:	0039      	movs	r1, r7
    54b8:	f7fd ff28 	bl	330c <__aeabi_uidivmod>
    54bc:	9b03      	ldr	r3, [sp, #12]
    54be:	3e01      	subs	r6, #1
    54c0:	5c5b      	ldrb	r3, [r3, r1]
    54c2:	0028      	movs	r0, r5
    54c4:	7033      	strb	r3, [r6, #0]
    54c6:	0039      	movs	r1, r7
    54c8:	f7fd fe9a 	bl	3200 <__aeabi_uidiv>
    54cc:	1e05      	subs	r5, r0, #0
    54ce:	d1f1      	bne.n	54b4 <_printf_i+0x138>
    54d0:	2f08      	cmp	r7, #8
    54d2:	d109      	bne.n	54e8 <_printf_i+0x16c>
    54d4:	6823      	ldr	r3, [r4, #0]
    54d6:	07db      	lsls	r3, r3, #31
    54d8:	d506      	bpl.n	54e8 <_printf_i+0x16c>
    54da:	6863      	ldr	r3, [r4, #4]
    54dc:	6922      	ldr	r2, [r4, #16]
    54de:	4293      	cmp	r3, r2
    54e0:	dc02      	bgt.n	54e8 <_printf_i+0x16c>
    54e2:	2330      	movs	r3, #48	; 0x30
    54e4:	3e01      	subs	r6, #1
    54e6:	7033      	strb	r3, [r6, #0]
    54e8:	9b04      	ldr	r3, [sp, #16]
    54ea:	1b9b      	subs	r3, r3, r6
    54ec:	6123      	str	r3, [r4, #16]
    54ee:	e02b      	b.n	5548 <_printf_i+0x1cc>
    54f0:	6809      	ldr	r1, [r1, #0]
    54f2:	681a      	ldr	r2, [r3, #0]
    54f4:	0608      	lsls	r0, r1, #24
    54f6:	d407      	bmi.n	5508 <_printf_i+0x18c>
    54f8:	0649      	lsls	r1, r1, #25
    54fa:	d505      	bpl.n	5508 <_printf_i+0x18c>
    54fc:	1d11      	adds	r1, r2, #4
    54fe:	6019      	str	r1, [r3, #0]
    5500:	6813      	ldr	r3, [r2, #0]
    5502:	8aa2      	ldrh	r2, [r4, #20]
    5504:	801a      	strh	r2, [r3, #0]
    5506:	e004      	b.n	5512 <_printf_i+0x196>
    5508:	1d11      	adds	r1, r2, #4
    550a:	6019      	str	r1, [r3, #0]
    550c:	6813      	ldr	r3, [r2, #0]
    550e:	6962      	ldr	r2, [r4, #20]
    5510:	601a      	str	r2, [r3, #0]
    5512:	2300      	movs	r3, #0
    5514:	9e04      	ldr	r6, [sp, #16]
    5516:	6123      	str	r3, [r4, #16]
    5518:	e016      	b.n	5548 <_printf_i+0x1cc>
    551a:	681a      	ldr	r2, [r3, #0]
    551c:	1d11      	adds	r1, r2, #4
    551e:	6019      	str	r1, [r3, #0]
    5520:	6816      	ldr	r6, [r2, #0]
    5522:	2100      	movs	r1, #0
    5524:	6862      	ldr	r2, [r4, #4]
    5526:	0030      	movs	r0, r6
    5528:	f000 f85c 	bl	55e4 <memchr>
    552c:	2800      	cmp	r0, #0
    552e:	d001      	beq.n	5534 <_printf_i+0x1b8>
    5530:	1b80      	subs	r0, r0, r6
    5532:	6060      	str	r0, [r4, #4]
    5534:	6863      	ldr	r3, [r4, #4]
    5536:	e003      	b.n	5540 <_printf_i+0x1c4>
    5538:	0026      	movs	r6, r4
    553a:	3642      	adds	r6, #66	; 0x42
    553c:	7032      	strb	r2, [r6, #0]
    553e:	2301      	movs	r3, #1
    5540:	6123      	str	r3, [r4, #16]
    5542:	2300      	movs	r3, #0
    5544:	9a04      	ldr	r2, [sp, #16]
    5546:	7013      	strb	r3, [r2, #0]
    5548:	9b07      	ldr	r3, [sp, #28]
    554a:	aa09      	add	r2, sp, #36	; 0x24
    554c:	9300      	str	r3, [sp, #0]
    554e:	0021      	movs	r1, r4
    5550:	9b06      	ldr	r3, [sp, #24]
    5552:	9805      	ldr	r0, [sp, #20]
    5554:	f7ff fea4 	bl	52a0 <_printf_common>
    5558:	1c43      	adds	r3, r0, #1
    555a:	d102      	bne.n	5562 <_printf_i+0x1e6>
    555c:	2001      	movs	r0, #1
    555e:	4240      	negs	r0, r0
    5560:	e027      	b.n	55b2 <_printf_i+0x236>
    5562:	6923      	ldr	r3, [r4, #16]
    5564:	0032      	movs	r2, r6
    5566:	9906      	ldr	r1, [sp, #24]
    5568:	9805      	ldr	r0, [sp, #20]
    556a:	9d07      	ldr	r5, [sp, #28]
    556c:	47a8      	blx	r5
    556e:	1c43      	adds	r3, r0, #1
    5570:	d0f4      	beq.n	555c <_printf_i+0x1e0>
    5572:	6823      	ldr	r3, [r4, #0]
    5574:	2500      	movs	r5, #0
    5576:	079b      	lsls	r3, r3, #30
    5578:	d40f      	bmi.n	559a <_printf_i+0x21e>
    557a:	9b09      	ldr	r3, [sp, #36]	; 0x24
    557c:	68e0      	ldr	r0, [r4, #12]
    557e:	4298      	cmp	r0, r3
    5580:	da17      	bge.n	55b2 <_printf_i+0x236>
    5582:	0018      	movs	r0, r3
    5584:	e015      	b.n	55b2 <_printf_i+0x236>
    5586:	0022      	movs	r2, r4
    5588:	2301      	movs	r3, #1
    558a:	3219      	adds	r2, #25
    558c:	9906      	ldr	r1, [sp, #24]
    558e:	9805      	ldr	r0, [sp, #20]
    5590:	9e07      	ldr	r6, [sp, #28]
    5592:	47b0      	blx	r6
    5594:	1c43      	adds	r3, r0, #1
    5596:	d0e1      	beq.n	555c <_printf_i+0x1e0>
    5598:	3501      	adds	r5, #1
    559a:	68e3      	ldr	r3, [r4, #12]
    559c:	9a09      	ldr	r2, [sp, #36]	; 0x24
    559e:	1a9b      	subs	r3, r3, r2
    55a0:	429d      	cmp	r5, r3
    55a2:	dbf0      	blt.n	5586 <_printf_i+0x20a>
    55a4:	e7e9      	b.n	557a <_printf_i+0x1fe>
    55a6:	0026      	movs	r6, r4
    55a8:	9b03      	ldr	r3, [sp, #12]
    55aa:	3642      	adds	r6, #66	; 0x42
    55ac:	781b      	ldrb	r3, [r3, #0]
    55ae:	7033      	strb	r3, [r6, #0]
    55b0:	e78e      	b.n	54d0 <_printf_i+0x154>
    55b2:	b00b      	add	sp, #44	; 0x2c
    55b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    55b6:	46c0      	nop			; (mov r8, r8)
    55b8:	000059d5 	.word	0x000059d5
    55bc:	000059e6 	.word	0x000059e6

000055c0 <_sbrk_r>:
    55c0:	2300      	movs	r3, #0
    55c2:	b570      	push	{r4, r5, r6, lr}
    55c4:	4c06      	ldr	r4, [pc, #24]	; (55e0 <_sbrk_r+0x20>)
    55c6:	0005      	movs	r5, r0
    55c8:	0008      	movs	r0, r1
    55ca:	6023      	str	r3, [r4, #0]
    55cc:	f7fd fc84 	bl	2ed8 <_sbrk>
    55d0:	1c43      	adds	r3, r0, #1
    55d2:	d103      	bne.n	55dc <_sbrk_r+0x1c>
    55d4:	6823      	ldr	r3, [r4, #0]
    55d6:	2b00      	cmp	r3, #0
    55d8:	d000      	beq.n	55dc <_sbrk_r+0x1c>
    55da:	602b      	str	r3, [r5, #0]
    55dc:	bd70      	pop	{r4, r5, r6, pc}
    55de:	46c0      	nop			; (mov r8, r8)
    55e0:	20000288 	.word	0x20000288

000055e4 <memchr>:
    55e4:	b2c9      	uxtb	r1, r1
    55e6:	1882      	adds	r2, r0, r2
    55e8:	4290      	cmp	r0, r2
    55ea:	d004      	beq.n	55f6 <memchr+0x12>
    55ec:	7803      	ldrb	r3, [r0, #0]
    55ee:	428b      	cmp	r3, r1
    55f0:	d002      	beq.n	55f8 <memchr+0x14>
    55f2:	3001      	adds	r0, #1
    55f4:	e7f8      	b.n	55e8 <memchr+0x4>
    55f6:	2000      	movs	r0, #0
    55f8:	4770      	bx	lr

000055fa <memmove>:
    55fa:	b510      	push	{r4, lr}
    55fc:	4288      	cmp	r0, r1
    55fe:	d902      	bls.n	5606 <memmove+0xc>
    5600:	188b      	adds	r3, r1, r2
    5602:	4298      	cmp	r0, r3
    5604:	d301      	bcc.n	560a <memmove+0x10>
    5606:	2300      	movs	r3, #0
    5608:	e005      	b.n	5616 <memmove+0x1c>
    560a:	1a9b      	subs	r3, r3, r2
    560c:	3a01      	subs	r2, #1
    560e:	d308      	bcc.n	5622 <memmove+0x28>
    5610:	5c99      	ldrb	r1, [r3, r2]
    5612:	5481      	strb	r1, [r0, r2]
    5614:	e7fa      	b.n	560c <memmove+0x12>
    5616:	4293      	cmp	r3, r2
    5618:	d003      	beq.n	5622 <memmove+0x28>
    561a:	5ccc      	ldrb	r4, [r1, r3]
    561c:	54c4      	strb	r4, [r0, r3]
    561e:	3301      	adds	r3, #1
    5620:	e7f9      	b.n	5616 <memmove+0x1c>
    5622:	bd10      	pop	{r4, pc}

00005624 <_free_r>:
    5624:	b530      	push	{r4, r5, lr}
    5626:	2900      	cmp	r1, #0
    5628:	d03e      	beq.n	56a8 <_free_r+0x84>
    562a:	3904      	subs	r1, #4
    562c:	680b      	ldr	r3, [r1, #0]
    562e:	2b00      	cmp	r3, #0
    5630:	da00      	bge.n	5634 <_free_r+0x10>
    5632:	18c9      	adds	r1, r1, r3
    5634:	4a1d      	ldr	r2, [pc, #116]	; (56ac <_free_r+0x88>)
    5636:	6813      	ldr	r3, [r2, #0]
    5638:	0014      	movs	r4, r2
    563a:	2b00      	cmp	r3, #0
    563c:	d102      	bne.n	5644 <_free_r+0x20>
    563e:	604b      	str	r3, [r1, #4]
    5640:	6011      	str	r1, [r2, #0]
    5642:	e031      	b.n	56a8 <_free_r+0x84>
    5644:	428b      	cmp	r3, r1
    5646:	d90d      	bls.n	5664 <_free_r+0x40>
    5648:	680a      	ldr	r2, [r1, #0]
    564a:	1888      	adds	r0, r1, r2
    564c:	4283      	cmp	r3, r0
    564e:	d103      	bne.n	5658 <_free_r+0x34>
    5650:	6818      	ldr	r0, [r3, #0]
    5652:	685b      	ldr	r3, [r3, #4]
    5654:	1882      	adds	r2, r0, r2
    5656:	600a      	str	r2, [r1, #0]
    5658:	604b      	str	r3, [r1, #4]
    565a:	6021      	str	r1, [r4, #0]
    565c:	e024      	b.n	56a8 <_free_r+0x84>
    565e:	428a      	cmp	r2, r1
    5660:	d803      	bhi.n	566a <_free_r+0x46>
    5662:	0013      	movs	r3, r2
    5664:	685a      	ldr	r2, [r3, #4]
    5666:	2a00      	cmp	r2, #0
    5668:	d1f9      	bne.n	565e <_free_r+0x3a>
    566a:	681d      	ldr	r5, [r3, #0]
    566c:	195c      	adds	r4, r3, r5
    566e:	428c      	cmp	r4, r1
    5670:	d10b      	bne.n	568a <_free_r+0x66>
    5672:	6809      	ldr	r1, [r1, #0]
    5674:	1869      	adds	r1, r5, r1
    5676:	1858      	adds	r0, r3, r1
    5678:	6019      	str	r1, [r3, #0]
    567a:	4282      	cmp	r2, r0
    567c:	d114      	bne.n	56a8 <_free_r+0x84>
    567e:	6810      	ldr	r0, [r2, #0]
    5680:	6852      	ldr	r2, [r2, #4]
    5682:	1841      	adds	r1, r0, r1
    5684:	6019      	str	r1, [r3, #0]
    5686:	605a      	str	r2, [r3, #4]
    5688:	e00e      	b.n	56a8 <_free_r+0x84>
    568a:	428c      	cmp	r4, r1
    568c:	d902      	bls.n	5694 <_free_r+0x70>
    568e:	230c      	movs	r3, #12
    5690:	6003      	str	r3, [r0, #0]
    5692:	e009      	b.n	56a8 <_free_r+0x84>
    5694:	6808      	ldr	r0, [r1, #0]
    5696:	180c      	adds	r4, r1, r0
    5698:	42a2      	cmp	r2, r4
    569a:	d103      	bne.n	56a4 <_free_r+0x80>
    569c:	6814      	ldr	r4, [r2, #0]
    569e:	6852      	ldr	r2, [r2, #4]
    56a0:	1820      	adds	r0, r4, r0
    56a2:	6008      	str	r0, [r1, #0]
    56a4:	604a      	str	r2, [r1, #4]
    56a6:	6059      	str	r1, [r3, #4]
    56a8:	bd30      	pop	{r4, r5, pc}
    56aa:	46c0      	nop			; (mov r8, r8)
    56ac:	200000dc 	.word	0x200000dc

000056b0 <_realloc_r>:
    56b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    56b2:	0006      	movs	r6, r0
    56b4:	000c      	movs	r4, r1
    56b6:	0015      	movs	r5, r2
    56b8:	2900      	cmp	r1, #0
    56ba:	d104      	bne.n	56c6 <_realloc_r+0x16>
    56bc:	0011      	movs	r1, r2
    56be:	f7ff fc39 	bl	4f34 <_malloc_r>
    56c2:	0004      	movs	r4, r0
    56c4:	e018      	b.n	56f8 <_realloc_r+0x48>
    56c6:	2a00      	cmp	r2, #0
    56c8:	d103      	bne.n	56d2 <_realloc_r+0x22>
    56ca:	f7ff ffab 	bl	5624 <_free_r>
    56ce:	002c      	movs	r4, r5
    56d0:	e012      	b.n	56f8 <_realloc_r+0x48>
    56d2:	f000 f813 	bl	56fc <_malloc_usable_size_r>
    56d6:	4285      	cmp	r5, r0
    56d8:	d90e      	bls.n	56f8 <_realloc_r+0x48>
    56da:	0029      	movs	r1, r5
    56dc:	0030      	movs	r0, r6
    56de:	f7ff fc29 	bl	4f34 <_malloc_r>
    56e2:	1e07      	subs	r7, r0, #0
    56e4:	d007      	beq.n	56f6 <_realloc_r+0x46>
    56e6:	0021      	movs	r1, r4
    56e8:	002a      	movs	r2, r5
    56ea:	f7ff fbed 	bl	4ec8 <memcpy>
    56ee:	0021      	movs	r1, r4
    56f0:	0030      	movs	r0, r6
    56f2:	f7ff ff97 	bl	5624 <_free_r>
    56f6:	003c      	movs	r4, r7
    56f8:	0020      	movs	r0, r4
    56fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

000056fc <_malloc_usable_size_r>:
    56fc:	1f0b      	subs	r3, r1, #4
    56fe:	681a      	ldr	r2, [r3, #0]
    5700:	1f10      	subs	r0, r2, #4
    5702:	2a00      	cmp	r2, #0
    5704:	da04      	bge.n	5710 <_malloc_usable_size_r+0x14>
    5706:	1889      	adds	r1, r1, r2
    5708:	3904      	subs	r1, #4
    570a:	680b      	ldr	r3, [r1, #0]
    570c:	18d0      	adds	r0, r2, r3
    570e:	3804      	subs	r0, #4
    5710:	4770      	bx	lr
    5712:	0000      	movs	r0, r0
    5714:	414f423c 	.word	0x414f423c
    5718:	003e4452 	.word	0x003e4452
    571c:	4f54434f 	.word	0x4f54434f
    5720:	00000000 	.word	0x00000000
    5724:	3e4b4f3c 	.word	0x3e4b4f3c
    5728:	00000000 	.word	0x00000000
    572c:	00004b4f 	.word	0x00004b4f
    5730:	4c3b553c 	.word	0x4c3b553c
    5734:	3b75253d 	.word	0x3b75253d
    5738:	0000003e 	.word	0x0000003e
    573c:	00020064 	.word	0x00020064
    5740:	2000000c 	.word	0x2000000c
    5744:	00000000 	.word	0x00000000
    5748:	00020064 	.word	0x00020064
    574c:	20000008 	.word	0x20000008
    5750:	00000000 	.word	0x00000000
    5754:	00040064 	.word	0x00040064
    5758:	20000098 	.word	0x20000098
    575c:	00000000 	.word	0x00000000
    5760:	00000e9e 	.word	0x00000e9e
    5764:	000010e0 	.word	0x000010e0
    5768:	000010e0 	.word	0x000010e0
    576c:	000010e0 	.word	0x000010e0
    5770:	000010e0 	.word	0x000010e0
    5774:	000010e0 	.word	0x000010e0
    5778:	000010e0 	.word	0x000010e0
    577c:	000010e0 	.word	0x000010e0
    5780:	000010e0 	.word	0x000010e0
    5784:	000010e0 	.word	0x000010e0
    5788:	000010e0 	.word	0x000010e0
    578c:	000010e0 	.word	0x000010e0
    5790:	000010e0 	.word	0x000010e0
    5794:	000010e0 	.word	0x000010e0
    5798:	000010e0 	.word	0x000010e0
    579c:	000010e0 	.word	0x000010e0
    57a0:	00000e86 	.word	0x00000e86
    57a4:	000010e0 	.word	0x000010e0
    57a8:	000010e0 	.word	0x000010e0
    57ac:	000010e0 	.word	0x000010e0
    57b0:	000010e0 	.word	0x000010e0
    57b4:	000010e0 	.word	0x000010e0
    57b8:	000010e0 	.word	0x000010e0
    57bc:	000010e0 	.word	0x000010e0
    57c0:	000010e0 	.word	0x000010e0
    57c4:	000010e0 	.word	0x000010e0
    57c8:	000010e0 	.word	0x000010e0
    57cc:	000010e0 	.word	0x000010e0
    57d0:	000010e0 	.word	0x000010e0
    57d4:	000010e0 	.word	0x000010e0
    57d8:	000010e0 	.word	0x000010e0
    57dc:	000010e0 	.word	0x000010e0
    57e0:	00000e96 	.word	0x00000e96
    57e4:	000010e0 	.word	0x000010e0
    57e8:	000010e0 	.word	0x000010e0
    57ec:	000010e0 	.word	0x000010e0
    57f0:	000010e0 	.word	0x000010e0
    57f4:	000010e0 	.word	0x000010e0
    57f8:	000010e0 	.word	0x000010e0
    57fc:	000010e0 	.word	0x000010e0
    5800:	000010e0 	.word	0x000010e0
    5804:	000010e0 	.word	0x000010e0
    5808:	000010e0 	.word	0x000010e0
    580c:	000010e0 	.word	0x000010e0
    5810:	000010e0 	.word	0x000010e0
    5814:	000010e0 	.word	0x000010e0
    5818:	000010e0 	.word	0x000010e0
    581c:	000010e0 	.word	0x000010e0
    5820:	00000e8e 	.word	0x00000e8e
    5824:	00000ea6 	.word	0x00000ea6
    5828:	00000e6e 	.word	0x00000e6e
    582c:	00000e7e 	.word	0x00000e7e
    5830:	00000e76 	.word	0x00000e76
    5834:	00000002 	.word	0x00000002
    5838:	00000003 	.word	0x00000003
    583c:	0000ffff 	.word	0x0000ffff
    5840:	0000ffff 	.word	0x0000ffff
    5844:	00000004 	.word	0x00000004
    5848:	00000005 	.word	0x00000005
    584c:	00000006 	.word	0x00000006
    5850:	00000007 	.word	0x00000007
    5854:	0000ffff 	.word	0x0000ffff
    5858:	0000ffff 	.word	0x0000ffff
    585c:	0000ffff 	.word	0x0000ffff
    5860:	0000ffff 	.word	0x0000ffff
    5864:	0000ffff 	.word	0x0000ffff
    5868:	0000ffff 	.word	0x0000ffff
    586c:	0000ffff 	.word	0x0000ffff
    5870:	0000ffff 	.word	0x0000ffff
    5874:	00000008 	.word	0x00000008
    5878:	00000009 	.word	0x00000009
    587c:	0000000a 	.word	0x0000000a
    5880:	0000000b 	.word	0x0000000b
    5884:	42000800 	.word	0x42000800
    5888:	42000c00 	.word	0x42000c00
    588c:	42001000 	.word	0x42001000
    5890:	42001400 	.word	0x42001400
    5894:	0c0b0a09 	.word	0x0c0b0a09
    5898:	00002776 	.word	0x00002776
    589c:	00002772 	.word	0x00002772
    58a0:	00002772 	.word	0x00002772
    58a4:	000027d0 	.word	0x000027d0
    58a8:	000027d0 	.word	0x000027d0
    58ac:	0000278a 	.word	0x0000278a
    58b0:	0000277c 	.word	0x0000277c
    58b4:	00002790 	.word	0x00002790
    58b8:	000027be 	.word	0x000027be
    58bc:	000028e4 	.word	0x000028e4
    58c0:	000028c4 	.word	0x000028c4
    58c4:	000028c4 	.word	0x000028c4
    58c8:	00002950 	.word	0x00002950
    58cc:	000028d6 	.word	0x000028d6
    58d0:	000028f2 	.word	0x000028f2
    58d4:	000028c8 	.word	0x000028c8
    58d8:	00002900 	.word	0x00002900
    58dc:	00002940 	.word	0x00002940
    58e0:	00003d8c 	.word	0x00003d8c
    58e4:	00003c5a 	.word	0x00003c5a
    58e8:	00003d60 	.word	0x00003d60
    58ec:	00003c50 	.word	0x00003c50
    58f0:	00003d60 	.word	0x00003d60
    58f4:	00003d6a 	.word	0x00003d6a
    58f8:	00003d60 	.word	0x00003d60
    58fc:	00003c50 	.word	0x00003c50
    5900:	00003c5a 	.word	0x00003c5a
    5904:	00003c5a 	.word	0x00003c5a
    5908:	00003d6a 	.word	0x00003d6a
    590c:	00003c50 	.word	0x00003c50
    5910:	00003c46 	.word	0x00003c46
    5914:	00003c46 	.word	0x00003c46
    5918:	00003c46 	.word	0x00003c46
    591c:	00003fbc 	.word	0x00003fbc
    5920:	000043b8 	.word	0x000043b8
    5924:	00004278 	.word	0x00004278
    5928:	00004278 	.word	0x00004278
    592c:	00004276 	.word	0x00004276
    5930:	00004390 	.word	0x00004390
    5934:	00004390 	.word	0x00004390
    5938:	00004382 	.word	0x00004382
    593c:	00004276 	.word	0x00004276
    5940:	00004390 	.word	0x00004390
    5944:	00004382 	.word	0x00004382
    5948:	00004390 	.word	0x00004390
    594c:	00004276 	.word	0x00004276
    5950:	00004398 	.word	0x00004398
    5954:	00004398 	.word	0x00004398
    5958:	00004398 	.word	0x00004398
    595c:	00004598 	.word	0x00004598
    5960:	00000043 	.word	0x00000043

00005964 <__sf_fake_stdin>:
	...

00005984 <__sf_fake_stdout>:
	...

000059a4 <__sf_fake_stderr>:
	...
    59c4:	2b302d23 6c680020 6665004c 47464567     #-0+ .hlL.efgEFG
    59d4:	32313000 36353433 41393837 45444342     .0123456789ABCDE
    59e4:	31300046 35343332 39383736 64636261     F.0123456789abcd
    59f4:	00006665                                ef..

000059f8 <_init>:
    59f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    59fa:	46c0      	nop			; (mov r8, r8)
    59fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
    59fe:	bc08      	pop	{r3}
    5a00:	469e      	mov	lr, r3
    5a02:	4770      	bx	lr

00005a04 <__init_array_start>:
    5a04:	000000dd 	.word	0x000000dd

00005a08 <_fini>:
    5a08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5a0a:	46c0      	nop			; (mov r8, r8)
    5a0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
    5a0e:	bc08      	pop	{r3}
    5a10:	469e      	mov	lr, r3
    5a12:	4770      	bx	lr

00005a14 <__fini_array_start>:
    5a14:	000000b5 	.word	0x000000b5
