############################################################
## This file is generated automatically by Vivado HLS.
## Please DO NOT edit it.
## Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
############################################################
set_directive_interface -mode s_axilite "estimate_ISI_encode"
set_directive_interface -mode s_axilite "estimate_ISI_encode" spks
set_directive_interface -mode s_axilite "estimate_ISI_encode" spksTime
set_directive_interface -mode s_axilite "estimate_ISI_encode" update
set_directive_interface -mode s_axilite "estimate_ISI_encode" ISIPre
set_directive_interface -mode s_axilite "estimate_ISI_encode" spksPre
set_directive_interface -mode s_axilite "estimate_ISI_encode" output
