// Seed: 3669120478
module module_0;
  wire id_1;
  assign module_1.type_14 = 0;
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    output tri id_2,
    input tri0 id_3,
    output uwire id_4,
    input wor id_5,
    input tri1 id_6,
    input tri1 id_7,
    input tri id_8,
    output wire id_9
);
  supply1 id_11;
  assign id_4 = 1;
  always @(1 == id_11 or id_5) $display(1);
  module_0 modCall_1 ();
endmodule
module module_2 (
    input uwire id_0,
    input uwire id_1,
    input wire id_2,
    input logic id_3,
    input tri0 id_4,
    input supply0 id_5,
    output logic id_6,
    input uwire id_7,
    input supply1 id_8,
    input tri1 id_9,
    output supply0 id_10
);
  initial begin : LABEL_0
    id_6 <= $display;
    $display(id_4, id_9 - 1);
    id_6 = id_3;
  end
  assign id_10 = 1 & 1'b0;
  module_0 modCall_1 ();
  integer id_12 = 1'b0;
endmodule
