// Seed: 3451983813
module module_0 (
    input  tri1  id_0,
    input  uwire id_1,
    input  wor   id_2,
    input  tri   id_3,
    output wor   id_4,
    output tri1  id_5
);
  assign id_5 = id_1;
  wire id_7;
endmodule
module module_1 (
    input  wand  id_0,
    input  tri0  id_1,
    output wire  id_2,
    input  uwire id_3
);
  assign id_2 = (1'b0);
  assign id_2 = 1;
  logic [7:0][1 'b0] id_5;
  tri1 id_6, id_7 = id_6;
  module_0(
      id_3, id_6, id_7, id_0, id_6, id_2
  );
  assign id_2 = 1;
  assign id_2 = id_7;
  assign id_6 = id_1;
endmodule
