
enhanced-helmet.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008380  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000040c  08008520  08008520  00018520  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800892c  0800892c  000201f4  2**0
                  CONTENTS
  4 .ARM          00000008  0800892c  0800892c  0001892c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008934  08008934  000201f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008934  08008934  00018934  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008938  08008938  00018938  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f4  20000000  0800893c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001f0  200001f4  08008b30  000201f4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200003e4  08008b30  000203e4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010676  00000000  00000000  00020224  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000026cb  00000000  00000000  0003089a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e10  00000000  00000000  00032f68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000d20  00000000  00000000  00033d78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001940c  00000000  00000000  00034a98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000127c1  00000000  00000000  0004dea4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00097163  00000000  00000000  00060665  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000f77c8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004a64  00000000  00000000  000f7818  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001f4 	.word	0x200001f4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08008508 	.word	0x08008508

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001f8 	.word	0x200001f8
 80001dc:	08008508 	.word	0x08008508

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bcc:	f000 b974 	b.w	8000eb8 <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9d08      	ldr	r5, [sp, #32]
 8000bee:	4604      	mov	r4, r0
 8000bf0:	468e      	mov	lr, r1
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d14d      	bne.n	8000c92 <__udivmoddi4+0xaa>
 8000bf6:	428a      	cmp	r2, r1
 8000bf8:	4694      	mov	ip, r2
 8000bfa:	d969      	bls.n	8000cd0 <__udivmoddi4+0xe8>
 8000bfc:	fab2 f282 	clz	r2, r2
 8000c00:	b152      	cbz	r2, 8000c18 <__udivmoddi4+0x30>
 8000c02:	fa01 f302 	lsl.w	r3, r1, r2
 8000c06:	f1c2 0120 	rsb	r1, r2, #32
 8000c0a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c0e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c12:	ea41 0e03 	orr.w	lr, r1, r3
 8000c16:	4094      	lsls	r4, r2
 8000c18:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c1c:	0c21      	lsrs	r1, r4, #16
 8000c1e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c22:	fa1f f78c 	uxth.w	r7, ip
 8000c26:	fb08 e316 	mls	r3, r8, r6, lr
 8000c2a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c2e:	fb06 f107 	mul.w	r1, r6, r7
 8000c32:	4299      	cmp	r1, r3
 8000c34:	d90a      	bls.n	8000c4c <__udivmoddi4+0x64>
 8000c36:	eb1c 0303 	adds.w	r3, ip, r3
 8000c3a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c3e:	f080 811f 	bcs.w	8000e80 <__udivmoddi4+0x298>
 8000c42:	4299      	cmp	r1, r3
 8000c44:	f240 811c 	bls.w	8000e80 <__udivmoddi4+0x298>
 8000c48:	3e02      	subs	r6, #2
 8000c4a:	4463      	add	r3, ip
 8000c4c:	1a5b      	subs	r3, r3, r1
 8000c4e:	b2a4      	uxth	r4, r4
 8000c50:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c54:	fb08 3310 	mls	r3, r8, r0, r3
 8000c58:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c5c:	fb00 f707 	mul.w	r7, r0, r7
 8000c60:	42a7      	cmp	r7, r4
 8000c62:	d90a      	bls.n	8000c7a <__udivmoddi4+0x92>
 8000c64:	eb1c 0404 	adds.w	r4, ip, r4
 8000c68:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c6c:	f080 810a 	bcs.w	8000e84 <__udivmoddi4+0x29c>
 8000c70:	42a7      	cmp	r7, r4
 8000c72:	f240 8107 	bls.w	8000e84 <__udivmoddi4+0x29c>
 8000c76:	4464      	add	r4, ip
 8000c78:	3802      	subs	r0, #2
 8000c7a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c7e:	1be4      	subs	r4, r4, r7
 8000c80:	2600      	movs	r6, #0
 8000c82:	b11d      	cbz	r5, 8000c8c <__udivmoddi4+0xa4>
 8000c84:	40d4      	lsrs	r4, r2
 8000c86:	2300      	movs	r3, #0
 8000c88:	e9c5 4300 	strd	r4, r3, [r5]
 8000c8c:	4631      	mov	r1, r6
 8000c8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c92:	428b      	cmp	r3, r1
 8000c94:	d909      	bls.n	8000caa <__udivmoddi4+0xc2>
 8000c96:	2d00      	cmp	r5, #0
 8000c98:	f000 80ef 	beq.w	8000e7a <__udivmoddi4+0x292>
 8000c9c:	2600      	movs	r6, #0
 8000c9e:	e9c5 0100 	strd	r0, r1, [r5]
 8000ca2:	4630      	mov	r0, r6
 8000ca4:	4631      	mov	r1, r6
 8000ca6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000caa:	fab3 f683 	clz	r6, r3
 8000cae:	2e00      	cmp	r6, #0
 8000cb0:	d14a      	bne.n	8000d48 <__udivmoddi4+0x160>
 8000cb2:	428b      	cmp	r3, r1
 8000cb4:	d302      	bcc.n	8000cbc <__udivmoddi4+0xd4>
 8000cb6:	4282      	cmp	r2, r0
 8000cb8:	f200 80f9 	bhi.w	8000eae <__udivmoddi4+0x2c6>
 8000cbc:	1a84      	subs	r4, r0, r2
 8000cbe:	eb61 0303 	sbc.w	r3, r1, r3
 8000cc2:	2001      	movs	r0, #1
 8000cc4:	469e      	mov	lr, r3
 8000cc6:	2d00      	cmp	r5, #0
 8000cc8:	d0e0      	beq.n	8000c8c <__udivmoddi4+0xa4>
 8000cca:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cce:	e7dd      	b.n	8000c8c <__udivmoddi4+0xa4>
 8000cd0:	b902      	cbnz	r2, 8000cd4 <__udivmoddi4+0xec>
 8000cd2:	deff      	udf	#255	; 0xff
 8000cd4:	fab2 f282 	clz	r2, r2
 8000cd8:	2a00      	cmp	r2, #0
 8000cda:	f040 8092 	bne.w	8000e02 <__udivmoddi4+0x21a>
 8000cde:	eba1 010c 	sub.w	r1, r1, ip
 8000ce2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ce6:	fa1f fe8c 	uxth.w	lr, ip
 8000cea:	2601      	movs	r6, #1
 8000cec:	0c20      	lsrs	r0, r4, #16
 8000cee:	fbb1 f3f7 	udiv	r3, r1, r7
 8000cf2:	fb07 1113 	mls	r1, r7, r3, r1
 8000cf6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000cfa:	fb0e f003 	mul.w	r0, lr, r3
 8000cfe:	4288      	cmp	r0, r1
 8000d00:	d908      	bls.n	8000d14 <__udivmoddi4+0x12c>
 8000d02:	eb1c 0101 	adds.w	r1, ip, r1
 8000d06:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d0a:	d202      	bcs.n	8000d12 <__udivmoddi4+0x12a>
 8000d0c:	4288      	cmp	r0, r1
 8000d0e:	f200 80cb 	bhi.w	8000ea8 <__udivmoddi4+0x2c0>
 8000d12:	4643      	mov	r3, r8
 8000d14:	1a09      	subs	r1, r1, r0
 8000d16:	b2a4      	uxth	r4, r4
 8000d18:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d1c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d20:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d24:	fb0e fe00 	mul.w	lr, lr, r0
 8000d28:	45a6      	cmp	lr, r4
 8000d2a:	d908      	bls.n	8000d3e <__udivmoddi4+0x156>
 8000d2c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d30:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d34:	d202      	bcs.n	8000d3c <__udivmoddi4+0x154>
 8000d36:	45a6      	cmp	lr, r4
 8000d38:	f200 80bb 	bhi.w	8000eb2 <__udivmoddi4+0x2ca>
 8000d3c:	4608      	mov	r0, r1
 8000d3e:	eba4 040e 	sub.w	r4, r4, lr
 8000d42:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d46:	e79c      	b.n	8000c82 <__udivmoddi4+0x9a>
 8000d48:	f1c6 0720 	rsb	r7, r6, #32
 8000d4c:	40b3      	lsls	r3, r6
 8000d4e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d52:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d56:	fa20 f407 	lsr.w	r4, r0, r7
 8000d5a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d5e:	431c      	orrs	r4, r3
 8000d60:	40f9      	lsrs	r1, r7
 8000d62:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d66:	fa00 f306 	lsl.w	r3, r0, r6
 8000d6a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d6e:	0c20      	lsrs	r0, r4, #16
 8000d70:	fa1f fe8c 	uxth.w	lr, ip
 8000d74:	fb09 1118 	mls	r1, r9, r8, r1
 8000d78:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d7c:	fb08 f00e 	mul.w	r0, r8, lr
 8000d80:	4288      	cmp	r0, r1
 8000d82:	fa02 f206 	lsl.w	r2, r2, r6
 8000d86:	d90b      	bls.n	8000da0 <__udivmoddi4+0x1b8>
 8000d88:	eb1c 0101 	adds.w	r1, ip, r1
 8000d8c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d90:	f080 8088 	bcs.w	8000ea4 <__udivmoddi4+0x2bc>
 8000d94:	4288      	cmp	r0, r1
 8000d96:	f240 8085 	bls.w	8000ea4 <__udivmoddi4+0x2bc>
 8000d9a:	f1a8 0802 	sub.w	r8, r8, #2
 8000d9e:	4461      	add	r1, ip
 8000da0:	1a09      	subs	r1, r1, r0
 8000da2:	b2a4      	uxth	r4, r4
 8000da4:	fbb1 f0f9 	udiv	r0, r1, r9
 8000da8:	fb09 1110 	mls	r1, r9, r0, r1
 8000dac:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000db0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000db4:	458e      	cmp	lr, r1
 8000db6:	d908      	bls.n	8000dca <__udivmoddi4+0x1e2>
 8000db8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dbc:	f100 34ff 	add.w	r4, r0, #4294967295
 8000dc0:	d26c      	bcs.n	8000e9c <__udivmoddi4+0x2b4>
 8000dc2:	458e      	cmp	lr, r1
 8000dc4:	d96a      	bls.n	8000e9c <__udivmoddi4+0x2b4>
 8000dc6:	3802      	subs	r0, #2
 8000dc8:	4461      	add	r1, ip
 8000dca:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dce:	fba0 9402 	umull	r9, r4, r0, r2
 8000dd2:	eba1 010e 	sub.w	r1, r1, lr
 8000dd6:	42a1      	cmp	r1, r4
 8000dd8:	46c8      	mov	r8, r9
 8000dda:	46a6      	mov	lr, r4
 8000ddc:	d356      	bcc.n	8000e8c <__udivmoddi4+0x2a4>
 8000dde:	d053      	beq.n	8000e88 <__udivmoddi4+0x2a0>
 8000de0:	b15d      	cbz	r5, 8000dfa <__udivmoddi4+0x212>
 8000de2:	ebb3 0208 	subs.w	r2, r3, r8
 8000de6:	eb61 010e 	sbc.w	r1, r1, lr
 8000dea:	fa01 f707 	lsl.w	r7, r1, r7
 8000dee:	fa22 f306 	lsr.w	r3, r2, r6
 8000df2:	40f1      	lsrs	r1, r6
 8000df4:	431f      	orrs	r7, r3
 8000df6:	e9c5 7100 	strd	r7, r1, [r5]
 8000dfa:	2600      	movs	r6, #0
 8000dfc:	4631      	mov	r1, r6
 8000dfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e02:	f1c2 0320 	rsb	r3, r2, #32
 8000e06:	40d8      	lsrs	r0, r3
 8000e08:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e0c:	fa21 f303 	lsr.w	r3, r1, r3
 8000e10:	4091      	lsls	r1, r2
 8000e12:	4301      	orrs	r1, r0
 8000e14:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e18:	fa1f fe8c 	uxth.w	lr, ip
 8000e1c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e20:	fb07 3610 	mls	r6, r7, r0, r3
 8000e24:	0c0b      	lsrs	r3, r1, #16
 8000e26:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e2a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e2e:	429e      	cmp	r6, r3
 8000e30:	fa04 f402 	lsl.w	r4, r4, r2
 8000e34:	d908      	bls.n	8000e48 <__udivmoddi4+0x260>
 8000e36:	eb1c 0303 	adds.w	r3, ip, r3
 8000e3a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e3e:	d22f      	bcs.n	8000ea0 <__udivmoddi4+0x2b8>
 8000e40:	429e      	cmp	r6, r3
 8000e42:	d92d      	bls.n	8000ea0 <__udivmoddi4+0x2b8>
 8000e44:	3802      	subs	r0, #2
 8000e46:	4463      	add	r3, ip
 8000e48:	1b9b      	subs	r3, r3, r6
 8000e4a:	b289      	uxth	r1, r1
 8000e4c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e50:	fb07 3316 	mls	r3, r7, r6, r3
 8000e54:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e58:	fb06 f30e 	mul.w	r3, r6, lr
 8000e5c:	428b      	cmp	r3, r1
 8000e5e:	d908      	bls.n	8000e72 <__udivmoddi4+0x28a>
 8000e60:	eb1c 0101 	adds.w	r1, ip, r1
 8000e64:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e68:	d216      	bcs.n	8000e98 <__udivmoddi4+0x2b0>
 8000e6a:	428b      	cmp	r3, r1
 8000e6c:	d914      	bls.n	8000e98 <__udivmoddi4+0x2b0>
 8000e6e:	3e02      	subs	r6, #2
 8000e70:	4461      	add	r1, ip
 8000e72:	1ac9      	subs	r1, r1, r3
 8000e74:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e78:	e738      	b.n	8000cec <__udivmoddi4+0x104>
 8000e7a:	462e      	mov	r6, r5
 8000e7c:	4628      	mov	r0, r5
 8000e7e:	e705      	b.n	8000c8c <__udivmoddi4+0xa4>
 8000e80:	4606      	mov	r6, r0
 8000e82:	e6e3      	b.n	8000c4c <__udivmoddi4+0x64>
 8000e84:	4618      	mov	r0, r3
 8000e86:	e6f8      	b.n	8000c7a <__udivmoddi4+0x92>
 8000e88:	454b      	cmp	r3, r9
 8000e8a:	d2a9      	bcs.n	8000de0 <__udivmoddi4+0x1f8>
 8000e8c:	ebb9 0802 	subs.w	r8, r9, r2
 8000e90:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000e94:	3801      	subs	r0, #1
 8000e96:	e7a3      	b.n	8000de0 <__udivmoddi4+0x1f8>
 8000e98:	4646      	mov	r6, r8
 8000e9a:	e7ea      	b.n	8000e72 <__udivmoddi4+0x28a>
 8000e9c:	4620      	mov	r0, r4
 8000e9e:	e794      	b.n	8000dca <__udivmoddi4+0x1e2>
 8000ea0:	4640      	mov	r0, r8
 8000ea2:	e7d1      	b.n	8000e48 <__udivmoddi4+0x260>
 8000ea4:	46d0      	mov	r8, sl
 8000ea6:	e77b      	b.n	8000da0 <__udivmoddi4+0x1b8>
 8000ea8:	3b02      	subs	r3, #2
 8000eaa:	4461      	add	r1, ip
 8000eac:	e732      	b.n	8000d14 <__udivmoddi4+0x12c>
 8000eae:	4630      	mov	r0, r6
 8000eb0:	e709      	b.n	8000cc6 <__udivmoddi4+0xde>
 8000eb2:	4464      	add	r4, ip
 8000eb4:	3802      	subs	r0, #2
 8000eb6:	e742      	b.n	8000d3e <__udivmoddi4+0x156>

08000eb8 <__aeabi_idiv0>:
 8000eb8:	4770      	bx	lr
 8000eba:	bf00      	nop

08000ebc <SELECT>:
 * SPI functions
 **************************************/

/* slave select */
static void SELECT(void)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_RESET);
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	2102      	movs	r1, #2
 8000ec4:	4803      	ldr	r0, [pc, #12]	; (8000ed4 <SELECT+0x18>)
 8000ec6:	f002 f895 	bl	8002ff4 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8000eca:	2001      	movs	r0, #1
 8000ecc:	f001 fb76 	bl	80025bc <HAL_Delay>
}
 8000ed0:	bf00      	nop
 8000ed2:	bd80      	pop	{r7, pc}
 8000ed4:	40020800 	.word	0x40020800

08000ed8 <DESELECT>:

/* slave deselect */
static void DESELECT(void)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_SET);
 8000edc:	2201      	movs	r2, #1
 8000ede:	2102      	movs	r1, #2
 8000ee0:	4803      	ldr	r0, [pc, #12]	; (8000ef0 <DESELECT+0x18>)
 8000ee2:	f002 f887 	bl	8002ff4 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8000ee6:	2001      	movs	r0, #1
 8000ee8:	f001 fb68 	bl	80025bc <HAL_Delay>
}
 8000eec:	bf00      	nop
 8000eee:	bd80      	pop	{r7, pc}
 8000ef0:	40020800 	.word	0x40020800

08000ef4 <SPI_TxByte>:

/* SPI transmit a byte */
static void SPI_TxByte(uint8_t data)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b082      	sub	sp, #8
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	4603      	mov	r3, r0
 8000efc:	71fb      	strb	r3, [r7, #7]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8000efe:	bf00      	nop
 8000f00:	4b08      	ldr	r3, [pc, #32]	; (8000f24 <SPI_TxByte+0x30>)
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	689b      	ldr	r3, [r3, #8]
 8000f06:	f003 0302 	and.w	r3, r3, #2
 8000f0a:	2b02      	cmp	r3, #2
 8000f0c:	d1f8      	bne.n	8000f00 <SPI_TxByte+0xc>
	HAL_SPI_Transmit(HSPI_SDCARD, &data, 1, SPI_TIMEOUT);
 8000f0e:	1df9      	adds	r1, r7, #7
 8000f10:	2364      	movs	r3, #100	; 0x64
 8000f12:	2201      	movs	r2, #1
 8000f14:	4803      	ldr	r0, [pc, #12]	; (8000f24 <SPI_TxByte+0x30>)
 8000f16:	f003 fd62 	bl	80049de <HAL_SPI_Transmit>
}
 8000f1a:	bf00      	nop
 8000f1c:	3708      	adds	r7, #8
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	bd80      	pop	{r7, pc}
 8000f22:	bf00      	nop
 8000f24:	200002b4 	.word	0x200002b4

08000f28 <SPI_TxBuffer>:

/* SPI transmit buffer */
static void SPI_TxBuffer(uint8_t *buffer, uint16_t len)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b082      	sub	sp, #8
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	6078      	str	r0, [r7, #4]
 8000f30:	460b      	mov	r3, r1
 8000f32:	807b      	strh	r3, [r7, #2]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8000f34:	bf00      	nop
 8000f36:	4b08      	ldr	r3, [pc, #32]	; (8000f58 <SPI_TxBuffer+0x30>)
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	689b      	ldr	r3, [r3, #8]
 8000f3c:	f003 0302 	and.w	r3, r3, #2
 8000f40:	2b02      	cmp	r3, #2
 8000f42:	d1f8      	bne.n	8000f36 <SPI_TxBuffer+0xe>
	HAL_SPI_Transmit(HSPI_SDCARD, buffer, len, SPI_TIMEOUT);
 8000f44:	887a      	ldrh	r2, [r7, #2]
 8000f46:	2364      	movs	r3, #100	; 0x64
 8000f48:	6879      	ldr	r1, [r7, #4]
 8000f4a:	4803      	ldr	r0, [pc, #12]	; (8000f58 <SPI_TxBuffer+0x30>)
 8000f4c:	f003 fd47 	bl	80049de <HAL_SPI_Transmit>
}
 8000f50:	bf00      	nop
 8000f52:	3708      	adds	r7, #8
 8000f54:	46bd      	mov	sp, r7
 8000f56:	bd80      	pop	{r7, pc}
 8000f58:	200002b4 	.word	0x200002b4

08000f5c <SPI_RxByte>:

/* SPI receive a byte */
static uint8_t SPI_RxByte(void)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b084      	sub	sp, #16
 8000f60:	af02      	add	r7, sp, #8
	uint8_t dummy, data;
	dummy = 0xFF;
 8000f62:	23ff      	movs	r3, #255	; 0xff
 8000f64:	71fb      	strb	r3, [r7, #7]

	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8000f66:	bf00      	nop
 8000f68:	4b09      	ldr	r3, [pc, #36]	; (8000f90 <SPI_RxByte+0x34>)
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	689b      	ldr	r3, [r3, #8]
 8000f6e:	f003 0302 	and.w	r3, r3, #2
 8000f72:	2b02      	cmp	r3, #2
 8000f74:	d1f8      	bne.n	8000f68 <SPI_RxByte+0xc>
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 8000f76:	1dba      	adds	r2, r7, #6
 8000f78:	1df9      	adds	r1, r7, #7
 8000f7a:	2364      	movs	r3, #100	; 0x64
 8000f7c:	9300      	str	r3, [sp, #0]
 8000f7e:	2301      	movs	r3, #1
 8000f80:	4803      	ldr	r0, [pc, #12]	; (8000f90 <SPI_RxByte+0x34>)
 8000f82:	f003 fe68 	bl	8004c56 <HAL_SPI_TransmitReceive>

	return data;
 8000f86:	79bb      	ldrb	r3, [r7, #6]
}
 8000f88:	4618      	mov	r0, r3
 8000f8a:	3708      	adds	r7, #8
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	bd80      	pop	{r7, pc}
 8000f90:	200002b4 	.word	0x200002b4

08000f94 <SPI_RxBytePtr>:

/* SPI receive a byte via pointer */
static void SPI_RxBytePtr(uint8_t *buff)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b082      	sub	sp, #8
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6078      	str	r0, [r7, #4]
	*buff = SPI_RxByte();
 8000f9c:	f7ff ffde 	bl	8000f5c <SPI_RxByte>
 8000fa0:	4603      	mov	r3, r0
 8000fa2:	461a      	mov	r2, r3
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	701a      	strb	r2, [r3, #0]
}
 8000fa8:	bf00      	nop
 8000faa:	3708      	adds	r7, #8
 8000fac:	46bd      	mov	sp, r7
 8000fae:	bd80      	pop	{r7, pc}

08000fb0 <SD_ReadyWait>:
 * SD functions
 **************************************/

/* wait SD ready */
static uint8_t SD_ReadyWait(void)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b082      	sub	sp, #8
 8000fb4:	af00      	add	r7, sp, #0
	uint8_t res;

	/* timeout 500ms */
	Timer2 = 500;
 8000fb6:	4b0a      	ldr	r3, [pc, #40]	; (8000fe0 <SD_ReadyWait+0x30>)
 8000fb8:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000fbc:	801a      	strh	r2, [r3, #0]

	/* if SD goes ready, receives 0xFF */
	do {
		res = SPI_RxByte();
 8000fbe:	f7ff ffcd 	bl	8000f5c <SPI_RxByte>
 8000fc2:	4603      	mov	r3, r0
 8000fc4:	71fb      	strb	r3, [r7, #7]
	} while ((res != 0xFF) && Timer2);
 8000fc6:	79fb      	ldrb	r3, [r7, #7]
 8000fc8:	2bff      	cmp	r3, #255	; 0xff
 8000fca:	d003      	beq.n	8000fd4 <SD_ReadyWait+0x24>
 8000fcc:	4b04      	ldr	r3, [pc, #16]	; (8000fe0 <SD_ReadyWait+0x30>)
 8000fce:	881b      	ldrh	r3, [r3, #0]
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d1f4      	bne.n	8000fbe <SD_ReadyWait+0xe>

	return res;
 8000fd4:	79fb      	ldrb	r3, [r7, #7]
}
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	3708      	adds	r7, #8
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	bd80      	pop	{r7, pc}
 8000fde:	bf00      	nop
 8000fe0:	20000212 	.word	0x20000212

08000fe4 <SD_PowerOn>:

/* power on */
static void SD_PowerOn(void)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b084      	sub	sp, #16
 8000fe8:	af00      	add	r7, sp, #0
	uint8_t args[6];
	uint32_t cnt = 0x1FFF;
 8000fea:	f641 73ff 	movw	r3, #8191	; 0x1fff
 8000fee:	60fb      	str	r3, [r7, #12]

	/* transmit bytes to wake up */
	DESELECT();
 8000ff0:	f7ff ff72 	bl	8000ed8 <DESELECT>
	for(int i = 0; i < 10; i++)
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	60bb      	str	r3, [r7, #8]
 8000ff8:	e005      	b.n	8001006 <SD_PowerOn+0x22>
	{
		SPI_TxByte(0xFF);
 8000ffa:	20ff      	movs	r0, #255	; 0xff
 8000ffc:	f7ff ff7a 	bl	8000ef4 <SPI_TxByte>
	for(int i = 0; i < 10; i++)
 8001000:	68bb      	ldr	r3, [r7, #8]
 8001002:	3301      	adds	r3, #1
 8001004:	60bb      	str	r3, [r7, #8]
 8001006:	68bb      	ldr	r3, [r7, #8]
 8001008:	2b09      	cmp	r3, #9
 800100a:	ddf6      	ble.n	8000ffa <SD_PowerOn+0x16>
	}

	/* slave select */
	SELECT();
 800100c:	f7ff ff56 	bl	8000ebc <SELECT>

	/* make idle state */
	args[0] = CMD0;		/* CMD0:GO_IDLE_STATE */
 8001010:	2340      	movs	r3, #64	; 0x40
 8001012:	703b      	strb	r3, [r7, #0]
	args[1] = 0;
 8001014:	2300      	movs	r3, #0
 8001016:	707b      	strb	r3, [r7, #1]
	args[2] = 0;
 8001018:	2300      	movs	r3, #0
 800101a:	70bb      	strb	r3, [r7, #2]
	args[3] = 0;
 800101c:	2300      	movs	r3, #0
 800101e:	70fb      	strb	r3, [r7, #3]
	args[4] = 0;
 8001020:	2300      	movs	r3, #0
 8001022:	713b      	strb	r3, [r7, #4]
	args[5] = 0x95;		/* CRC */
 8001024:	2395      	movs	r3, #149	; 0x95
 8001026:	717b      	strb	r3, [r7, #5]

	SPI_TxBuffer(args, sizeof(args));
 8001028:	463b      	mov	r3, r7
 800102a:	2106      	movs	r1, #6
 800102c:	4618      	mov	r0, r3
 800102e:	f7ff ff7b 	bl	8000f28 <SPI_TxBuffer>

	/* wait response */
	while ((SPI_RxByte() != 0x01) && cnt)
 8001032:	e002      	b.n	800103a <SD_PowerOn+0x56>
	{
		cnt--;
 8001034:	68fb      	ldr	r3, [r7, #12]
 8001036:	3b01      	subs	r3, #1
 8001038:	60fb      	str	r3, [r7, #12]
	while ((SPI_RxByte() != 0x01) && cnt)
 800103a:	f7ff ff8f 	bl	8000f5c <SPI_RxByte>
 800103e:	4603      	mov	r3, r0
 8001040:	2b01      	cmp	r3, #1
 8001042:	d002      	beq.n	800104a <SD_PowerOn+0x66>
 8001044:	68fb      	ldr	r3, [r7, #12]
 8001046:	2b00      	cmp	r3, #0
 8001048:	d1f4      	bne.n	8001034 <SD_PowerOn+0x50>
	}

	DESELECT();
 800104a:	f7ff ff45 	bl	8000ed8 <DESELECT>
	SPI_TxByte(0XFF);
 800104e:	20ff      	movs	r0, #255	; 0xff
 8001050:	f7ff ff50 	bl	8000ef4 <SPI_TxByte>

	PowerFlag = 1;
 8001054:	4b03      	ldr	r3, [pc, #12]	; (8001064 <SD_PowerOn+0x80>)
 8001056:	2201      	movs	r2, #1
 8001058:	701a      	strb	r2, [r3, #0]
}
 800105a:	bf00      	nop
 800105c:	3710      	adds	r7, #16
 800105e:	46bd      	mov	sp, r7
 8001060:	bd80      	pop	{r7, pc}
 8001062:	bf00      	nop
 8001064:	20000215 	.word	0x20000215

08001068 <SD_PowerOff>:

/* power off */
static void SD_PowerOff(void)
{
 8001068:	b480      	push	{r7}
 800106a:	af00      	add	r7, sp, #0
	PowerFlag = 0;
 800106c:	4b03      	ldr	r3, [pc, #12]	; (800107c <SD_PowerOff+0x14>)
 800106e:	2200      	movs	r2, #0
 8001070:	701a      	strb	r2, [r3, #0]
}
 8001072:	bf00      	nop
 8001074:	46bd      	mov	sp, r7
 8001076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107a:	4770      	bx	lr
 800107c:	20000215 	.word	0x20000215

08001080 <SD_CheckPower>:

/* check power flag */
static uint8_t SD_CheckPower(void)
{
 8001080:	b480      	push	{r7}
 8001082:	af00      	add	r7, sp, #0
	return PowerFlag;
 8001084:	4b03      	ldr	r3, [pc, #12]	; (8001094 <SD_CheckPower+0x14>)
 8001086:	781b      	ldrb	r3, [r3, #0]
}
 8001088:	4618      	mov	r0, r3
 800108a:	46bd      	mov	sp, r7
 800108c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001090:	4770      	bx	lr
 8001092:	bf00      	nop
 8001094:	20000215 	.word	0x20000215

08001098 <SD_RxDataBlock>:

/* receive data block */
static bool SD_RxDataBlock(BYTE *buff, UINT len)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b084      	sub	sp, #16
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]
 80010a0:	6039      	str	r1, [r7, #0]
	uint8_t token;

	/* timeout 200ms */
	Timer1 = 200;
 80010a2:	4b13      	ldr	r3, [pc, #76]	; (80010f0 <SD_RxDataBlock+0x58>)
 80010a4:	22c8      	movs	r2, #200	; 0xc8
 80010a6:	801a      	strh	r2, [r3, #0]

	/* loop until receive a response or timeout */
	do {
		token = SPI_RxByte();
 80010a8:	f7ff ff58 	bl	8000f5c <SPI_RxByte>
 80010ac:	4603      	mov	r3, r0
 80010ae:	73fb      	strb	r3, [r7, #15]
	} while((token == 0xFF) && Timer1);
 80010b0:	7bfb      	ldrb	r3, [r7, #15]
 80010b2:	2bff      	cmp	r3, #255	; 0xff
 80010b4:	d103      	bne.n	80010be <SD_RxDataBlock+0x26>
 80010b6:	4b0e      	ldr	r3, [pc, #56]	; (80010f0 <SD_RxDataBlock+0x58>)
 80010b8:	881b      	ldrh	r3, [r3, #0]
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d1f4      	bne.n	80010a8 <SD_RxDataBlock+0x10>

	/* invalid response */
	if(token != 0xFE) return FALSE;
 80010be:	7bfb      	ldrb	r3, [r7, #15]
 80010c0:	2bfe      	cmp	r3, #254	; 0xfe
 80010c2:	d001      	beq.n	80010c8 <SD_RxDataBlock+0x30>
 80010c4:	2300      	movs	r3, #0
 80010c6:	e00f      	b.n	80010e8 <SD_RxDataBlock+0x50>

	/* receive data */
	do {
		SPI_RxBytePtr(buff++);
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	1c5a      	adds	r2, r3, #1
 80010cc:	607a      	str	r2, [r7, #4]
 80010ce:	4618      	mov	r0, r3
 80010d0:	f7ff ff60 	bl	8000f94 <SPI_RxBytePtr>
	} while(len--);
 80010d4:	683b      	ldr	r3, [r7, #0]
 80010d6:	1e5a      	subs	r2, r3, #1
 80010d8:	603a      	str	r2, [r7, #0]
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d1f4      	bne.n	80010c8 <SD_RxDataBlock+0x30>

	/* discard CRC */
	SPI_RxByte();
 80010de:	f7ff ff3d 	bl	8000f5c <SPI_RxByte>
	SPI_RxByte();
 80010e2:	f7ff ff3b 	bl	8000f5c <SPI_RxByte>

	return TRUE;
 80010e6:	2301      	movs	r3, #1
}
 80010e8:	4618      	mov	r0, r3
 80010ea:	3710      	adds	r7, #16
 80010ec:	46bd      	mov	sp, r7
 80010ee:	bd80      	pop	{r7, pc}
 80010f0:	20000210 	.word	0x20000210

080010f4 <SD_TxDataBlock>:

/* transmit data block */
#if _USE_WRITE == 1
static bool SD_TxDataBlock(const uint8_t *buff, BYTE token)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b084      	sub	sp, #16
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	6078      	str	r0, [r7, #4]
 80010fc:	460b      	mov	r3, r1
 80010fe:	70fb      	strb	r3, [r7, #3]
	uint8_t resp;
	uint8_t i = 0;
 8001100:	2300      	movs	r3, #0
 8001102:	73bb      	strb	r3, [r7, #14]

	/* wait SD ready */
	if (SD_ReadyWait() != 0xFF) return FALSE;
 8001104:	f7ff ff54 	bl	8000fb0 <SD_ReadyWait>
 8001108:	4603      	mov	r3, r0
 800110a:	2bff      	cmp	r3, #255	; 0xff
 800110c:	d001      	beq.n	8001112 <SD_TxDataBlock+0x1e>
 800110e:	2300      	movs	r3, #0
 8001110:	e02f      	b.n	8001172 <SD_TxDataBlock+0x7e>

	/* transmit token */
	SPI_TxByte(token);
 8001112:	78fb      	ldrb	r3, [r7, #3]
 8001114:	4618      	mov	r0, r3
 8001116:	f7ff feed 	bl	8000ef4 <SPI_TxByte>

	/* if it's not STOP token, transmit data */
	if (token != 0xFD)
 800111a:	78fb      	ldrb	r3, [r7, #3]
 800111c:	2bfd      	cmp	r3, #253	; 0xfd
 800111e:	d020      	beq.n	8001162 <SD_TxDataBlock+0x6e>
	{
		SPI_TxBuffer((uint8_t*)buff, 512);
 8001120:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001124:	6878      	ldr	r0, [r7, #4]
 8001126:	f7ff feff 	bl	8000f28 <SPI_TxBuffer>

		/* discard CRC */
		SPI_RxByte();
 800112a:	f7ff ff17 	bl	8000f5c <SPI_RxByte>
		SPI_RxByte();
 800112e:	f7ff ff15 	bl	8000f5c <SPI_RxByte>

		/* receive response */
		while (i <= 64)
 8001132:	e00b      	b.n	800114c <SD_TxDataBlock+0x58>
		{
			resp = SPI_RxByte();
 8001134:	f7ff ff12 	bl	8000f5c <SPI_RxByte>
 8001138:	4603      	mov	r3, r0
 800113a:	73fb      	strb	r3, [r7, #15]

			/* transmit 0x05 accepted */
			if ((resp & 0x1F) == 0x05) break;
 800113c:	7bfb      	ldrb	r3, [r7, #15]
 800113e:	f003 031f 	and.w	r3, r3, #31
 8001142:	2b05      	cmp	r3, #5
 8001144:	d006      	beq.n	8001154 <SD_TxDataBlock+0x60>
			i++;
 8001146:	7bbb      	ldrb	r3, [r7, #14]
 8001148:	3301      	adds	r3, #1
 800114a:	73bb      	strb	r3, [r7, #14]
		while (i <= 64)
 800114c:	7bbb      	ldrb	r3, [r7, #14]
 800114e:	2b40      	cmp	r3, #64	; 0x40
 8001150:	d9f0      	bls.n	8001134 <SD_TxDataBlock+0x40>
 8001152:	e000      	b.n	8001156 <SD_TxDataBlock+0x62>
			if ((resp & 0x1F) == 0x05) break;
 8001154:	bf00      	nop
		}

		/* recv buffer clear */
		while (SPI_RxByte() == 0);
 8001156:	bf00      	nop
 8001158:	f7ff ff00 	bl	8000f5c <SPI_RxByte>
 800115c:	4603      	mov	r3, r0
 800115e:	2b00      	cmp	r3, #0
 8001160:	d0fa      	beq.n	8001158 <SD_TxDataBlock+0x64>
	}

	/* transmit 0x05 accepted */
	if ((resp & 0x1F) == 0x05) return TRUE;
 8001162:	7bfb      	ldrb	r3, [r7, #15]
 8001164:	f003 031f 	and.w	r3, r3, #31
 8001168:	2b05      	cmp	r3, #5
 800116a:	d101      	bne.n	8001170 <SD_TxDataBlock+0x7c>
 800116c:	2301      	movs	r3, #1
 800116e:	e000      	b.n	8001172 <SD_TxDataBlock+0x7e>

	return FALSE;
 8001170:	2300      	movs	r3, #0
}
 8001172:	4618      	mov	r0, r3
 8001174:	3710      	adds	r7, #16
 8001176:	46bd      	mov	sp, r7
 8001178:	bd80      	pop	{r7, pc}

0800117a <SD_SendCmd>:
#endif /* _USE_WRITE */

/* transmit command */
static BYTE SD_SendCmd(BYTE cmd, uint32_t arg)
{
 800117a:	b580      	push	{r7, lr}
 800117c:	b084      	sub	sp, #16
 800117e:	af00      	add	r7, sp, #0
 8001180:	4603      	mov	r3, r0
 8001182:	6039      	str	r1, [r7, #0]
 8001184:	71fb      	strb	r3, [r7, #7]
	uint8_t crc, res;

	/* wait SD ready */
	if (SD_ReadyWait() != 0xFF) return 0xFF;
 8001186:	f7ff ff13 	bl	8000fb0 <SD_ReadyWait>
 800118a:	4603      	mov	r3, r0
 800118c:	2bff      	cmp	r3, #255	; 0xff
 800118e:	d001      	beq.n	8001194 <SD_SendCmd+0x1a>
 8001190:	23ff      	movs	r3, #255	; 0xff
 8001192:	e042      	b.n	800121a <SD_SendCmd+0xa0>

	/* transmit command */
	SPI_TxByte(cmd); 					/* Command */
 8001194:	79fb      	ldrb	r3, [r7, #7]
 8001196:	4618      	mov	r0, r3
 8001198:	f7ff feac 	bl	8000ef4 <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 24)); 	/* Argument[31..24] */
 800119c:	683b      	ldr	r3, [r7, #0]
 800119e:	0e1b      	lsrs	r3, r3, #24
 80011a0:	b2db      	uxtb	r3, r3
 80011a2:	4618      	mov	r0, r3
 80011a4:	f7ff fea6 	bl	8000ef4 <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 16)); 	/* Argument[23..16] */
 80011a8:	683b      	ldr	r3, [r7, #0]
 80011aa:	0c1b      	lsrs	r3, r3, #16
 80011ac:	b2db      	uxtb	r3, r3
 80011ae:	4618      	mov	r0, r3
 80011b0:	f7ff fea0 	bl	8000ef4 <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 8)); 	/* Argument[15..8] */
 80011b4:	683b      	ldr	r3, [r7, #0]
 80011b6:	0a1b      	lsrs	r3, r3, #8
 80011b8:	b2db      	uxtb	r3, r3
 80011ba:	4618      	mov	r0, r3
 80011bc:	f7ff fe9a 	bl	8000ef4 <SPI_TxByte>
	SPI_TxByte((uint8_t)arg); 			/* Argument[7..0] */
 80011c0:	683b      	ldr	r3, [r7, #0]
 80011c2:	b2db      	uxtb	r3, r3
 80011c4:	4618      	mov	r0, r3
 80011c6:	f7ff fe95 	bl	8000ef4 <SPI_TxByte>

	/* prepare CRC */
	if(cmd == CMD0) crc = 0x95;	/* CRC for CMD0(0) */
 80011ca:	79fb      	ldrb	r3, [r7, #7]
 80011cc:	2b40      	cmp	r3, #64	; 0x40
 80011ce:	d102      	bne.n	80011d6 <SD_SendCmd+0x5c>
 80011d0:	2395      	movs	r3, #149	; 0x95
 80011d2:	73fb      	strb	r3, [r7, #15]
 80011d4:	e007      	b.n	80011e6 <SD_SendCmd+0x6c>
	else if(cmd == CMD8) crc = 0x87;	/* CRC for CMD8(0x1AA) */
 80011d6:	79fb      	ldrb	r3, [r7, #7]
 80011d8:	2b48      	cmp	r3, #72	; 0x48
 80011da:	d102      	bne.n	80011e2 <SD_SendCmd+0x68>
 80011dc:	2387      	movs	r3, #135	; 0x87
 80011de:	73fb      	strb	r3, [r7, #15]
 80011e0:	e001      	b.n	80011e6 <SD_SendCmd+0x6c>
	else crc = 1;
 80011e2:	2301      	movs	r3, #1
 80011e4:	73fb      	strb	r3, [r7, #15]

	/* transmit CRC */
	SPI_TxByte(crc);
 80011e6:	7bfb      	ldrb	r3, [r7, #15]
 80011e8:	4618      	mov	r0, r3
 80011ea:	f7ff fe83 	bl	8000ef4 <SPI_TxByte>

	/* Skip a stuff byte when STOP_TRANSMISSION */
	if (cmd == CMD12) SPI_RxByte();
 80011ee:	79fb      	ldrb	r3, [r7, #7]
 80011f0:	2b4c      	cmp	r3, #76	; 0x4c
 80011f2:	d101      	bne.n	80011f8 <SD_SendCmd+0x7e>
 80011f4:	f7ff feb2 	bl	8000f5c <SPI_RxByte>

	/* receive response */
	uint8_t n = 10;
 80011f8:	230a      	movs	r3, #10
 80011fa:	73bb      	strb	r3, [r7, #14]
	do {
		res = SPI_RxByte();
 80011fc:	f7ff feae 	bl	8000f5c <SPI_RxByte>
 8001200:	4603      	mov	r3, r0
 8001202:	737b      	strb	r3, [r7, #13]
	} while ((res & 0x80) && --n);
 8001204:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8001208:	2b00      	cmp	r3, #0
 800120a:	da05      	bge.n	8001218 <SD_SendCmd+0x9e>
 800120c:	7bbb      	ldrb	r3, [r7, #14]
 800120e:	3b01      	subs	r3, #1
 8001210:	73bb      	strb	r3, [r7, #14]
 8001212:	7bbb      	ldrb	r3, [r7, #14]
 8001214:	2b00      	cmp	r3, #0
 8001216:	d1f1      	bne.n	80011fc <SD_SendCmd+0x82>

	return res;
 8001218:	7b7b      	ldrb	r3, [r7, #13]
}
 800121a:	4618      	mov	r0, r3
 800121c:	3710      	adds	r7, #16
 800121e:	46bd      	mov	sp, r7
 8001220:	bd80      	pop	{r7, pc}
	...

08001224 <SD_disk_initialize>:
 * user_diskio.c functions
 **************************************/

/* initialize SD */
DSTATUS SD_disk_initialize(BYTE drv)
{
 8001224:	b590      	push	{r4, r7, lr}
 8001226:	b085      	sub	sp, #20
 8001228:	af00      	add	r7, sp, #0
 800122a:	4603      	mov	r3, r0
 800122c:	71fb      	strb	r3, [r7, #7]
	uint8_t n, type, ocr[4];

	/* single drive, drv should be 0 */
	if(drv) return STA_NOINIT;
 800122e:	79fb      	ldrb	r3, [r7, #7]
 8001230:	2b00      	cmp	r3, #0
 8001232:	d001      	beq.n	8001238 <SD_disk_initialize+0x14>
 8001234:	2301      	movs	r3, #1
 8001236:	e0d1      	b.n	80013dc <SD_disk_initialize+0x1b8>

	/* no disk */
	if(Stat & STA_NODISK) return Stat;
 8001238:	4b6a      	ldr	r3, [pc, #424]	; (80013e4 <SD_disk_initialize+0x1c0>)
 800123a:	781b      	ldrb	r3, [r3, #0]
 800123c:	b2db      	uxtb	r3, r3
 800123e:	f003 0302 	and.w	r3, r3, #2
 8001242:	2b00      	cmp	r3, #0
 8001244:	d003      	beq.n	800124e <SD_disk_initialize+0x2a>
 8001246:	4b67      	ldr	r3, [pc, #412]	; (80013e4 <SD_disk_initialize+0x1c0>)
 8001248:	781b      	ldrb	r3, [r3, #0]
 800124a:	b2db      	uxtb	r3, r3
 800124c:	e0c6      	b.n	80013dc <SD_disk_initialize+0x1b8>

	/* power on */
	SD_PowerOn();
 800124e:	f7ff fec9 	bl	8000fe4 <SD_PowerOn>

	/* slave select */
	SELECT();
 8001252:	f7ff fe33 	bl	8000ebc <SELECT>

	/* check disk type */
	type = 0;
 8001256:	2300      	movs	r3, #0
 8001258:	73bb      	strb	r3, [r7, #14]

	/* send GO_IDLE_STATE command */
	if (SD_SendCmd(CMD0, 0) == 1)
 800125a:	2100      	movs	r1, #0
 800125c:	2040      	movs	r0, #64	; 0x40
 800125e:	f7ff ff8c 	bl	800117a <SD_SendCmd>
 8001262:	4603      	mov	r3, r0
 8001264:	2b01      	cmp	r3, #1
 8001266:	f040 80a1 	bne.w	80013ac <SD_disk_initialize+0x188>
	{
		/* timeout 1 sec */
		Timer1 = 1000;
 800126a:	4b5f      	ldr	r3, [pc, #380]	; (80013e8 <SD_disk_initialize+0x1c4>)
 800126c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001270:	801a      	strh	r2, [r3, #0]

		/* SDC V2+ accept CMD8 command, http://elm-chan.org/docs/mmc/mmc_e.html */
		if (SD_SendCmd(CMD8, 0x1AA) == 1)
 8001272:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8001276:	2048      	movs	r0, #72	; 0x48
 8001278:	f7ff ff7f 	bl	800117a <SD_SendCmd>
 800127c:	4603      	mov	r3, r0
 800127e:	2b01      	cmp	r3, #1
 8001280:	d155      	bne.n	800132e <SD_disk_initialize+0x10a>
		{
			/* operation condition register */
			for (n = 0; n < 4; n++)
 8001282:	2300      	movs	r3, #0
 8001284:	73fb      	strb	r3, [r7, #15]
 8001286:	e00c      	b.n	80012a2 <SD_disk_initialize+0x7e>
			{
				ocr[n] = SPI_RxByte();
 8001288:	7bfc      	ldrb	r4, [r7, #15]
 800128a:	f7ff fe67 	bl	8000f5c <SPI_RxByte>
 800128e:	4603      	mov	r3, r0
 8001290:	461a      	mov	r2, r3
 8001292:	f104 0310 	add.w	r3, r4, #16
 8001296:	443b      	add	r3, r7
 8001298:	f803 2c08 	strb.w	r2, [r3, #-8]
			for (n = 0; n < 4; n++)
 800129c:	7bfb      	ldrb	r3, [r7, #15]
 800129e:	3301      	adds	r3, #1
 80012a0:	73fb      	strb	r3, [r7, #15]
 80012a2:	7bfb      	ldrb	r3, [r7, #15]
 80012a4:	2b03      	cmp	r3, #3
 80012a6:	d9ef      	bls.n	8001288 <SD_disk_initialize+0x64>
			}

			/* voltage range 2.7-3.6V */
			if (ocr[2] == 0x01 && ocr[3] == 0xAA)
 80012a8:	7abb      	ldrb	r3, [r7, #10]
 80012aa:	2b01      	cmp	r3, #1
 80012ac:	d17e      	bne.n	80013ac <SD_disk_initialize+0x188>
 80012ae:	7afb      	ldrb	r3, [r7, #11]
 80012b0:	2baa      	cmp	r3, #170	; 0xaa
 80012b2:	d17b      	bne.n	80013ac <SD_disk_initialize+0x188>
			{
				/* ACMD41 with HCS bit */
				do {
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 80012b4:	2100      	movs	r1, #0
 80012b6:	2077      	movs	r0, #119	; 0x77
 80012b8:	f7ff ff5f 	bl	800117a <SD_SendCmd>
 80012bc:	4603      	mov	r3, r0
 80012be:	2b01      	cmp	r3, #1
 80012c0:	d807      	bhi.n	80012d2 <SD_disk_initialize+0xae>
 80012c2:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80012c6:	2069      	movs	r0, #105	; 0x69
 80012c8:	f7ff ff57 	bl	800117a <SD_SendCmd>
 80012cc:	4603      	mov	r3, r0
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d004      	beq.n	80012dc <SD_disk_initialize+0xb8>
				} while (Timer1);
 80012d2:	4b45      	ldr	r3, [pc, #276]	; (80013e8 <SD_disk_initialize+0x1c4>)
 80012d4:	881b      	ldrh	r3, [r3, #0]
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d1ec      	bne.n	80012b4 <SD_disk_initialize+0x90>
 80012da:	e000      	b.n	80012de <SD_disk_initialize+0xba>
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 80012dc:	bf00      	nop

				/* READ_OCR */
				if (Timer1 && SD_SendCmd(CMD58, 0) == 0)
 80012de:	4b42      	ldr	r3, [pc, #264]	; (80013e8 <SD_disk_initialize+0x1c4>)
 80012e0:	881b      	ldrh	r3, [r3, #0]
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d062      	beq.n	80013ac <SD_disk_initialize+0x188>
 80012e6:	2100      	movs	r1, #0
 80012e8:	207a      	movs	r0, #122	; 0x7a
 80012ea:	f7ff ff46 	bl	800117a <SD_SendCmd>
 80012ee:	4603      	mov	r3, r0
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d15b      	bne.n	80013ac <SD_disk_initialize+0x188>
				{
					/* Check CCS bit */
					for (n = 0; n < 4; n++)
 80012f4:	2300      	movs	r3, #0
 80012f6:	73fb      	strb	r3, [r7, #15]
 80012f8:	e00c      	b.n	8001314 <SD_disk_initialize+0xf0>
					{
						ocr[n] = SPI_RxByte();
 80012fa:	7bfc      	ldrb	r4, [r7, #15]
 80012fc:	f7ff fe2e 	bl	8000f5c <SPI_RxByte>
 8001300:	4603      	mov	r3, r0
 8001302:	461a      	mov	r2, r3
 8001304:	f104 0310 	add.w	r3, r4, #16
 8001308:	443b      	add	r3, r7
 800130a:	f803 2c08 	strb.w	r2, [r3, #-8]
					for (n = 0; n < 4; n++)
 800130e:	7bfb      	ldrb	r3, [r7, #15]
 8001310:	3301      	adds	r3, #1
 8001312:	73fb      	strb	r3, [r7, #15]
 8001314:	7bfb      	ldrb	r3, [r7, #15]
 8001316:	2b03      	cmp	r3, #3
 8001318:	d9ef      	bls.n	80012fa <SD_disk_initialize+0xd6>
					}

					/* SDv2 (HC or SC) */
					type = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;
 800131a:	7a3b      	ldrb	r3, [r7, #8]
 800131c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001320:	2b00      	cmp	r3, #0
 8001322:	d001      	beq.n	8001328 <SD_disk_initialize+0x104>
 8001324:	230c      	movs	r3, #12
 8001326:	e000      	b.n	800132a <SD_disk_initialize+0x106>
 8001328:	2304      	movs	r3, #4
 800132a:	73bb      	strb	r3, [r7, #14]
 800132c:	e03e      	b.n	80013ac <SD_disk_initialize+0x188>
			}
		}
		else
		{
			/* SDC V1 or MMC */
			type = (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) <= 1) ? CT_SD1 : CT_MMC;
 800132e:	2100      	movs	r1, #0
 8001330:	2077      	movs	r0, #119	; 0x77
 8001332:	f7ff ff22 	bl	800117a <SD_SendCmd>
 8001336:	4603      	mov	r3, r0
 8001338:	2b01      	cmp	r3, #1
 800133a:	d808      	bhi.n	800134e <SD_disk_initialize+0x12a>
 800133c:	2100      	movs	r1, #0
 800133e:	2069      	movs	r0, #105	; 0x69
 8001340:	f7ff ff1b 	bl	800117a <SD_SendCmd>
 8001344:	4603      	mov	r3, r0
 8001346:	2b01      	cmp	r3, #1
 8001348:	d801      	bhi.n	800134e <SD_disk_initialize+0x12a>
 800134a:	2302      	movs	r3, #2
 800134c:	e000      	b.n	8001350 <SD_disk_initialize+0x12c>
 800134e:	2301      	movs	r3, #1
 8001350:	73bb      	strb	r3, [r7, #14]

			do
			{
				if (type == CT_SD1)
 8001352:	7bbb      	ldrb	r3, [r7, #14]
 8001354:	2b02      	cmp	r3, #2
 8001356:	d10e      	bne.n	8001376 <SD_disk_initialize+0x152>
				{
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) == 0) break; /* ACMD41 */
 8001358:	2100      	movs	r1, #0
 800135a:	2077      	movs	r0, #119	; 0x77
 800135c:	f7ff ff0d 	bl	800117a <SD_SendCmd>
 8001360:	4603      	mov	r3, r0
 8001362:	2b01      	cmp	r3, #1
 8001364:	d80e      	bhi.n	8001384 <SD_disk_initialize+0x160>
 8001366:	2100      	movs	r1, #0
 8001368:	2069      	movs	r0, #105	; 0x69
 800136a:	f7ff ff06 	bl	800117a <SD_SendCmd>
 800136e:	4603      	mov	r3, r0
 8001370:	2b00      	cmp	r3, #0
 8001372:	d107      	bne.n	8001384 <SD_disk_initialize+0x160>
 8001374:	e00c      	b.n	8001390 <SD_disk_initialize+0x16c>
				}
				else
				{
					if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 8001376:	2100      	movs	r1, #0
 8001378:	2041      	movs	r0, #65	; 0x41
 800137a:	f7ff fefe 	bl	800117a <SD_SendCmd>
 800137e:	4603      	mov	r3, r0
 8001380:	2b00      	cmp	r3, #0
 8001382:	d004      	beq.n	800138e <SD_disk_initialize+0x16a>
				}

			} while (Timer1);
 8001384:	4b18      	ldr	r3, [pc, #96]	; (80013e8 <SD_disk_initialize+0x1c4>)
 8001386:	881b      	ldrh	r3, [r3, #0]
 8001388:	2b00      	cmp	r3, #0
 800138a:	d1e2      	bne.n	8001352 <SD_disk_initialize+0x12e>
 800138c:	e000      	b.n	8001390 <SD_disk_initialize+0x16c>
					if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 800138e:	bf00      	nop

			/* SET_BLOCKLEN */
			if (!Timer1 || SD_SendCmd(CMD16, 512) != 0) type = 0;
 8001390:	4b15      	ldr	r3, [pc, #84]	; (80013e8 <SD_disk_initialize+0x1c4>)
 8001392:	881b      	ldrh	r3, [r3, #0]
 8001394:	2b00      	cmp	r3, #0
 8001396:	d007      	beq.n	80013a8 <SD_disk_initialize+0x184>
 8001398:	f44f 7100 	mov.w	r1, #512	; 0x200
 800139c:	2050      	movs	r0, #80	; 0x50
 800139e:	f7ff feec 	bl	800117a <SD_SendCmd>
 80013a2:	4603      	mov	r3, r0
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d001      	beq.n	80013ac <SD_disk_initialize+0x188>
 80013a8:	2300      	movs	r3, #0
 80013aa:	73bb      	strb	r3, [r7, #14]
		}
	}

	CardType = type;
 80013ac:	4a0f      	ldr	r2, [pc, #60]	; (80013ec <SD_disk_initialize+0x1c8>)
 80013ae:	7bbb      	ldrb	r3, [r7, #14]
 80013b0:	7013      	strb	r3, [r2, #0]

	/* Idle */
	DESELECT();
 80013b2:	f7ff fd91 	bl	8000ed8 <DESELECT>
	SPI_RxByte();
 80013b6:	f7ff fdd1 	bl	8000f5c <SPI_RxByte>

	/* Clear STA_NOINIT */
	if (type)
 80013ba:	7bbb      	ldrb	r3, [r7, #14]
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d008      	beq.n	80013d2 <SD_disk_initialize+0x1ae>
	{
		Stat &= ~STA_NOINIT;
 80013c0:	4b08      	ldr	r3, [pc, #32]	; (80013e4 <SD_disk_initialize+0x1c0>)
 80013c2:	781b      	ldrb	r3, [r3, #0]
 80013c4:	b2db      	uxtb	r3, r3
 80013c6:	f023 0301 	bic.w	r3, r3, #1
 80013ca:	b2da      	uxtb	r2, r3
 80013cc:	4b05      	ldr	r3, [pc, #20]	; (80013e4 <SD_disk_initialize+0x1c0>)
 80013ce:	701a      	strb	r2, [r3, #0]
 80013d0:	e001      	b.n	80013d6 <SD_disk_initialize+0x1b2>
	}
	else
	{
		/* Initialization failed */
		SD_PowerOff();
 80013d2:	f7ff fe49 	bl	8001068 <SD_PowerOff>
	}

	return Stat;
 80013d6:	4b03      	ldr	r3, [pc, #12]	; (80013e4 <SD_disk_initialize+0x1c0>)
 80013d8:	781b      	ldrb	r3, [r3, #0]
 80013da:	b2db      	uxtb	r3, r3
}
 80013dc:	4618      	mov	r0, r3
 80013de:	3714      	adds	r7, #20
 80013e0:	46bd      	mov	sp, r7
 80013e2:	bd90      	pop	{r4, r7, pc}
 80013e4:	20000000 	.word	0x20000000
 80013e8:	20000210 	.word	0x20000210
 80013ec:	20000214 	.word	0x20000214

080013f0 <SD_disk_status>:

/* return disk status */
DSTATUS SD_disk_status(BYTE drv)
{
 80013f0:	b480      	push	{r7}
 80013f2:	b083      	sub	sp, #12
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	4603      	mov	r3, r0
 80013f8:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;
 80013fa:	79fb      	ldrb	r3, [r7, #7]
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d001      	beq.n	8001404 <SD_disk_status+0x14>
 8001400:	2301      	movs	r3, #1
 8001402:	e002      	b.n	800140a <SD_disk_status+0x1a>
	return Stat;
 8001404:	4b04      	ldr	r3, [pc, #16]	; (8001418 <SD_disk_status+0x28>)
 8001406:	781b      	ldrb	r3, [r3, #0]
 8001408:	b2db      	uxtb	r3, r3
}
 800140a:	4618      	mov	r0, r3
 800140c:	370c      	adds	r7, #12
 800140e:	46bd      	mov	sp, r7
 8001410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001414:	4770      	bx	lr
 8001416:	bf00      	nop
 8001418:	20000000 	.word	0x20000000

0800141c <SD_disk_read>:

/* read sector */
DRESULT SD_disk_read(BYTE pdrv, BYTE* buff, DWORD sector, UINT count)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	b084      	sub	sp, #16
 8001420:	af00      	add	r7, sp, #0
 8001422:	60b9      	str	r1, [r7, #8]
 8001424:	607a      	str	r2, [r7, #4]
 8001426:	603b      	str	r3, [r7, #0]
 8001428:	4603      	mov	r3, r0
 800142a:	73fb      	strb	r3, [r7, #15]
	/* pdrv should be 0 */
	if (pdrv || !count) return RES_PARERR;
 800142c:	7bfb      	ldrb	r3, [r7, #15]
 800142e:	2b00      	cmp	r3, #0
 8001430:	d102      	bne.n	8001438 <SD_disk_read+0x1c>
 8001432:	683b      	ldr	r3, [r7, #0]
 8001434:	2b00      	cmp	r3, #0
 8001436:	d101      	bne.n	800143c <SD_disk_read+0x20>
 8001438:	2304      	movs	r3, #4
 800143a:	e051      	b.n	80014e0 <SD_disk_read+0xc4>

	/* no disk */
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 800143c:	4b2a      	ldr	r3, [pc, #168]	; (80014e8 <SD_disk_read+0xcc>)
 800143e:	781b      	ldrb	r3, [r3, #0]
 8001440:	b2db      	uxtb	r3, r3
 8001442:	f003 0301 	and.w	r3, r3, #1
 8001446:	2b00      	cmp	r3, #0
 8001448:	d001      	beq.n	800144e <SD_disk_read+0x32>
 800144a:	2303      	movs	r3, #3
 800144c:	e048      	b.n	80014e0 <SD_disk_read+0xc4>

	/* convert to byte address */
	if (!(CardType & CT_SD2)) sector *= 512;
 800144e:	4b27      	ldr	r3, [pc, #156]	; (80014ec <SD_disk_read+0xd0>)
 8001450:	781b      	ldrb	r3, [r3, #0]
 8001452:	f003 0304 	and.w	r3, r3, #4
 8001456:	2b00      	cmp	r3, #0
 8001458:	d102      	bne.n	8001460 <SD_disk_read+0x44>
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	025b      	lsls	r3, r3, #9
 800145e:	607b      	str	r3, [r7, #4]

	SELECT();
 8001460:	f7ff fd2c 	bl	8000ebc <SELECT>

	if (count == 1)
 8001464:	683b      	ldr	r3, [r7, #0]
 8001466:	2b01      	cmp	r3, #1
 8001468:	d111      	bne.n	800148e <SD_disk_read+0x72>
	{
		/* READ_SINGLE_BLOCK */
		if ((SD_SendCmd(CMD17, sector) == 0) && SD_RxDataBlock(buff, 512)) count = 0;
 800146a:	6879      	ldr	r1, [r7, #4]
 800146c:	2051      	movs	r0, #81	; 0x51
 800146e:	f7ff fe84 	bl	800117a <SD_SendCmd>
 8001472:	4603      	mov	r3, r0
 8001474:	2b00      	cmp	r3, #0
 8001476:	d129      	bne.n	80014cc <SD_disk_read+0xb0>
 8001478:	f44f 7100 	mov.w	r1, #512	; 0x200
 800147c:	68b8      	ldr	r0, [r7, #8]
 800147e:	f7ff fe0b 	bl	8001098 <SD_RxDataBlock>
 8001482:	4603      	mov	r3, r0
 8001484:	2b00      	cmp	r3, #0
 8001486:	d021      	beq.n	80014cc <SD_disk_read+0xb0>
 8001488:	2300      	movs	r3, #0
 800148a:	603b      	str	r3, [r7, #0]
 800148c:	e01e      	b.n	80014cc <SD_disk_read+0xb0>
	}
	else
	{
		/* READ_MULTIPLE_BLOCK */
		if (SD_SendCmd(CMD18, sector) == 0)
 800148e:	6879      	ldr	r1, [r7, #4]
 8001490:	2052      	movs	r0, #82	; 0x52
 8001492:	f7ff fe72 	bl	800117a <SD_SendCmd>
 8001496:	4603      	mov	r3, r0
 8001498:	2b00      	cmp	r3, #0
 800149a:	d117      	bne.n	80014cc <SD_disk_read+0xb0>
		{
			do {
				if (!SD_RxDataBlock(buff, 512)) break;
 800149c:	f44f 7100 	mov.w	r1, #512	; 0x200
 80014a0:	68b8      	ldr	r0, [r7, #8]
 80014a2:	f7ff fdf9 	bl	8001098 <SD_RxDataBlock>
 80014a6:	4603      	mov	r3, r0
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d00a      	beq.n	80014c2 <SD_disk_read+0xa6>
				buff += 512;
 80014ac:	68bb      	ldr	r3, [r7, #8]
 80014ae:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80014b2:	60bb      	str	r3, [r7, #8]
			} while (--count);
 80014b4:	683b      	ldr	r3, [r7, #0]
 80014b6:	3b01      	subs	r3, #1
 80014b8:	603b      	str	r3, [r7, #0]
 80014ba:	683b      	ldr	r3, [r7, #0]
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d1ed      	bne.n	800149c <SD_disk_read+0x80>
 80014c0:	e000      	b.n	80014c4 <SD_disk_read+0xa8>
				if (!SD_RxDataBlock(buff, 512)) break;
 80014c2:	bf00      	nop

			/* STOP_TRANSMISSION */
			SD_SendCmd(CMD12, 0);
 80014c4:	2100      	movs	r1, #0
 80014c6:	204c      	movs	r0, #76	; 0x4c
 80014c8:	f7ff fe57 	bl	800117a <SD_SendCmd>
		}
	}

	/* Idle */
	DESELECT();
 80014cc:	f7ff fd04 	bl	8000ed8 <DESELECT>
	SPI_RxByte();
 80014d0:	f7ff fd44 	bl	8000f5c <SPI_RxByte>

	return count ? RES_ERROR : RES_OK;
 80014d4:	683b      	ldr	r3, [r7, #0]
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	bf14      	ite	ne
 80014da:	2301      	movne	r3, #1
 80014dc:	2300      	moveq	r3, #0
 80014de:	b2db      	uxtb	r3, r3
}
 80014e0:	4618      	mov	r0, r3
 80014e2:	3710      	adds	r7, #16
 80014e4:	46bd      	mov	sp, r7
 80014e6:	bd80      	pop	{r7, pc}
 80014e8:	20000000 	.word	0x20000000
 80014ec:	20000214 	.word	0x20000214

080014f0 <SD_disk_write>:

/* write sector */
#if _USE_WRITE == 1
DRESULT SD_disk_write(BYTE pdrv, const BYTE* buff, DWORD sector, UINT count)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b084      	sub	sp, #16
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	60b9      	str	r1, [r7, #8]
 80014f8:	607a      	str	r2, [r7, #4]
 80014fa:	603b      	str	r3, [r7, #0]
 80014fc:	4603      	mov	r3, r0
 80014fe:	73fb      	strb	r3, [r7, #15]
	/* pdrv should be 0 */
	if (pdrv || !count) return RES_PARERR;
 8001500:	7bfb      	ldrb	r3, [r7, #15]
 8001502:	2b00      	cmp	r3, #0
 8001504:	d102      	bne.n	800150c <SD_disk_write+0x1c>
 8001506:	683b      	ldr	r3, [r7, #0]
 8001508:	2b00      	cmp	r3, #0
 800150a:	d101      	bne.n	8001510 <SD_disk_write+0x20>
 800150c:	2304      	movs	r3, #4
 800150e:	e06b      	b.n	80015e8 <SD_disk_write+0xf8>

	/* no disk */
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 8001510:	4b37      	ldr	r3, [pc, #220]	; (80015f0 <SD_disk_write+0x100>)
 8001512:	781b      	ldrb	r3, [r3, #0]
 8001514:	b2db      	uxtb	r3, r3
 8001516:	f003 0301 	and.w	r3, r3, #1
 800151a:	2b00      	cmp	r3, #0
 800151c:	d001      	beq.n	8001522 <SD_disk_write+0x32>
 800151e:	2303      	movs	r3, #3
 8001520:	e062      	b.n	80015e8 <SD_disk_write+0xf8>

	/* write protection */
	if (Stat & STA_PROTECT) return RES_WRPRT;
 8001522:	4b33      	ldr	r3, [pc, #204]	; (80015f0 <SD_disk_write+0x100>)
 8001524:	781b      	ldrb	r3, [r3, #0]
 8001526:	b2db      	uxtb	r3, r3
 8001528:	f003 0304 	and.w	r3, r3, #4
 800152c:	2b00      	cmp	r3, #0
 800152e:	d001      	beq.n	8001534 <SD_disk_write+0x44>
 8001530:	2302      	movs	r3, #2
 8001532:	e059      	b.n	80015e8 <SD_disk_write+0xf8>

	/* convert to byte address */
	if (!(CardType & CT_SD2)) sector *= 512;
 8001534:	4b2f      	ldr	r3, [pc, #188]	; (80015f4 <SD_disk_write+0x104>)
 8001536:	781b      	ldrb	r3, [r3, #0]
 8001538:	f003 0304 	and.w	r3, r3, #4
 800153c:	2b00      	cmp	r3, #0
 800153e:	d102      	bne.n	8001546 <SD_disk_write+0x56>
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	025b      	lsls	r3, r3, #9
 8001544:	607b      	str	r3, [r7, #4]

	SELECT();
 8001546:	f7ff fcb9 	bl	8000ebc <SELECT>

	if (count == 1)
 800154a:	683b      	ldr	r3, [r7, #0]
 800154c:	2b01      	cmp	r3, #1
 800154e:	d110      	bne.n	8001572 <SD_disk_write+0x82>
	{
		/* WRITE_BLOCK */
		if ((SD_SendCmd(CMD24, sector) == 0) && SD_TxDataBlock(buff, 0xFE))
 8001550:	6879      	ldr	r1, [r7, #4]
 8001552:	2058      	movs	r0, #88	; 0x58
 8001554:	f7ff fe11 	bl	800117a <SD_SendCmd>
 8001558:	4603      	mov	r3, r0
 800155a:	2b00      	cmp	r3, #0
 800155c:	d13a      	bne.n	80015d4 <SD_disk_write+0xe4>
 800155e:	21fe      	movs	r1, #254	; 0xfe
 8001560:	68b8      	ldr	r0, [r7, #8]
 8001562:	f7ff fdc7 	bl	80010f4 <SD_TxDataBlock>
 8001566:	4603      	mov	r3, r0
 8001568:	2b00      	cmp	r3, #0
 800156a:	d033      	beq.n	80015d4 <SD_disk_write+0xe4>
			count = 0;
 800156c:	2300      	movs	r3, #0
 800156e:	603b      	str	r3, [r7, #0]
 8001570:	e030      	b.n	80015d4 <SD_disk_write+0xe4>
	}
	else
	{
		/* WRITE_MULTIPLE_BLOCK */
		if (CardType & CT_SD1)
 8001572:	4b20      	ldr	r3, [pc, #128]	; (80015f4 <SD_disk_write+0x104>)
 8001574:	781b      	ldrb	r3, [r3, #0]
 8001576:	f003 0302 	and.w	r3, r3, #2
 800157a:	2b00      	cmp	r3, #0
 800157c:	d007      	beq.n	800158e <SD_disk_write+0x9e>
		{
			SD_SendCmd(CMD55, 0);
 800157e:	2100      	movs	r1, #0
 8001580:	2077      	movs	r0, #119	; 0x77
 8001582:	f7ff fdfa 	bl	800117a <SD_SendCmd>
			SD_SendCmd(CMD23, count); /* ACMD23 */
 8001586:	6839      	ldr	r1, [r7, #0]
 8001588:	2057      	movs	r0, #87	; 0x57
 800158a:	f7ff fdf6 	bl	800117a <SD_SendCmd>
		}

		if (SD_SendCmd(CMD25, sector) == 0)
 800158e:	6879      	ldr	r1, [r7, #4]
 8001590:	2059      	movs	r0, #89	; 0x59
 8001592:	f7ff fdf2 	bl	800117a <SD_SendCmd>
 8001596:	4603      	mov	r3, r0
 8001598:	2b00      	cmp	r3, #0
 800159a:	d11b      	bne.n	80015d4 <SD_disk_write+0xe4>
		{
			do {
				if(!SD_TxDataBlock(buff, 0xFC)) break;
 800159c:	21fc      	movs	r1, #252	; 0xfc
 800159e:	68b8      	ldr	r0, [r7, #8]
 80015a0:	f7ff fda8 	bl	80010f4 <SD_TxDataBlock>
 80015a4:	4603      	mov	r3, r0
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d00a      	beq.n	80015c0 <SD_disk_write+0xd0>
				buff += 512;
 80015aa:	68bb      	ldr	r3, [r7, #8]
 80015ac:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80015b0:	60bb      	str	r3, [r7, #8]
			} while (--count);
 80015b2:	683b      	ldr	r3, [r7, #0]
 80015b4:	3b01      	subs	r3, #1
 80015b6:	603b      	str	r3, [r7, #0]
 80015b8:	683b      	ldr	r3, [r7, #0]
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d1ee      	bne.n	800159c <SD_disk_write+0xac>
 80015be:	e000      	b.n	80015c2 <SD_disk_write+0xd2>
				if(!SD_TxDataBlock(buff, 0xFC)) break;
 80015c0:	bf00      	nop

			/* STOP_TRAN token */
			if(!SD_TxDataBlock(0, 0xFD))
 80015c2:	21fd      	movs	r1, #253	; 0xfd
 80015c4:	2000      	movs	r0, #0
 80015c6:	f7ff fd95 	bl	80010f4 <SD_TxDataBlock>
 80015ca:	4603      	mov	r3, r0
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d101      	bne.n	80015d4 <SD_disk_write+0xe4>
			{
				count = 1;
 80015d0:	2301      	movs	r3, #1
 80015d2:	603b      	str	r3, [r7, #0]
			}
		}
	}

	/* Idle */
	DESELECT();
 80015d4:	f7ff fc80 	bl	8000ed8 <DESELECT>
	SPI_RxByte();
 80015d8:	f7ff fcc0 	bl	8000f5c <SPI_RxByte>

	return count ? RES_ERROR : RES_OK;
 80015dc:	683b      	ldr	r3, [r7, #0]
 80015de:	2b00      	cmp	r3, #0
 80015e0:	bf14      	ite	ne
 80015e2:	2301      	movne	r3, #1
 80015e4:	2300      	moveq	r3, #0
 80015e6:	b2db      	uxtb	r3, r3
}
 80015e8:	4618      	mov	r0, r3
 80015ea:	3710      	adds	r7, #16
 80015ec:	46bd      	mov	sp, r7
 80015ee:	bd80      	pop	{r7, pc}
 80015f0:	20000000 	.word	0x20000000
 80015f4:	20000214 	.word	0x20000214

080015f8 <SD_disk_ioctl>:
#endif /* _USE_WRITE */

/* ioctl */
DRESULT SD_disk_ioctl(BYTE drv, BYTE ctrl, void *buff)
{
 80015f8:	b590      	push	{r4, r7, lr}
 80015fa:	b08b      	sub	sp, #44	; 0x2c
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	4603      	mov	r3, r0
 8001600:	603a      	str	r2, [r7, #0]
 8001602:	71fb      	strb	r3, [r7, #7]
 8001604:	460b      	mov	r3, r1
 8001606:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	uint8_t n, csd[16], *ptr = buff;
 8001608:	683b      	ldr	r3, [r7, #0]
 800160a:	623b      	str	r3, [r7, #32]
	WORD csize;

	/* pdrv should be 0 */
	if (drv) return RES_PARERR;
 800160c:	79fb      	ldrb	r3, [r7, #7]
 800160e:	2b00      	cmp	r3, #0
 8001610:	d001      	beq.n	8001616 <SD_disk_ioctl+0x1e>
 8001612:	2304      	movs	r3, #4
 8001614:	e115      	b.n	8001842 <SD_disk_ioctl+0x24a>
	res = RES_ERROR;
 8001616:	2301      	movs	r3, #1
 8001618:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (ctrl == CTRL_POWER)
 800161c:	79bb      	ldrb	r3, [r7, #6]
 800161e:	2b05      	cmp	r3, #5
 8001620:	d124      	bne.n	800166c <SD_disk_ioctl+0x74>
	{
		switch (*ptr)
 8001622:	6a3b      	ldr	r3, [r7, #32]
 8001624:	781b      	ldrb	r3, [r3, #0]
 8001626:	2b02      	cmp	r3, #2
 8001628:	d012      	beq.n	8001650 <SD_disk_ioctl+0x58>
 800162a:	2b02      	cmp	r3, #2
 800162c:	dc1a      	bgt.n	8001664 <SD_disk_ioctl+0x6c>
 800162e:	2b00      	cmp	r3, #0
 8001630:	d002      	beq.n	8001638 <SD_disk_ioctl+0x40>
 8001632:	2b01      	cmp	r3, #1
 8001634:	d006      	beq.n	8001644 <SD_disk_ioctl+0x4c>
 8001636:	e015      	b.n	8001664 <SD_disk_ioctl+0x6c>
		{
		case 0:
			SD_PowerOff();		/* Power Off */
 8001638:	f7ff fd16 	bl	8001068 <SD_PowerOff>
			res = RES_OK;
 800163c:	2300      	movs	r3, #0
 800163e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8001642:	e0fc      	b.n	800183e <SD_disk_ioctl+0x246>
		case 1:
			SD_PowerOn();		/* Power On */
 8001644:	f7ff fcce 	bl	8000fe4 <SD_PowerOn>
			res = RES_OK;
 8001648:	2300      	movs	r3, #0
 800164a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 800164e:	e0f6      	b.n	800183e <SD_disk_ioctl+0x246>
		case 2:
			*(ptr + 1) = SD_CheckPower();
 8001650:	6a3b      	ldr	r3, [r7, #32]
 8001652:	1c5c      	adds	r4, r3, #1
 8001654:	f7ff fd14 	bl	8001080 <SD_CheckPower>
 8001658:	4603      	mov	r3, r0
 800165a:	7023      	strb	r3, [r4, #0]
			res = RES_OK;		/* Power Check */
 800165c:	2300      	movs	r3, #0
 800165e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8001662:	e0ec      	b.n	800183e <SD_disk_ioctl+0x246>
		default:
			res = RES_PARERR;
 8001664:	2304      	movs	r3, #4
 8001666:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800166a:	e0e8      	b.n	800183e <SD_disk_ioctl+0x246>
		}
	}
	else
	{
		/* no disk */
		if (Stat & STA_NOINIT) return RES_NOTRDY;
 800166c:	4b77      	ldr	r3, [pc, #476]	; (800184c <SD_disk_ioctl+0x254>)
 800166e:	781b      	ldrb	r3, [r3, #0]
 8001670:	b2db      	uxtb	r3, r3
 8001672:	f003 0301 	and.w	r3, r3, #1
 8001676:	2b00      	cmp	r3, #0
 8001678:	d001      	beq.n	800167e <SD_disk_ioctl+0x86>
 800167a:	2303      	movs	r3, #3
 800167c:	e0e1      	b.n	8001842 <SD_disk_ioctl+0x24a>

		SELECT();
 800167e:	f7ff fc1d 	bl	8000ebc <SELECT>

		switch (ctrl)
 8001682:	79bb      	ldrb	r3, [r7, #6]
 8001684:	2b0d      	cmp	r3, #13
 8001686:	f200 80cb 	bhi.w	8001820 <SD_disk_ioctl+0x228>
 800168a:	a201      	add	r2, pc, #4	; (adr r2, 8001690 <SD_disk_ioctl+0x98>)
 800168c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001690:	0800178b 	.word	0x0800178b
 8001694:	080016c9 	.word	0x080016c9
 8001698:	0800177b 	.word	0x0800177b
 800169c:	08001821 	.word	0x08001821
 80016a0:	08001821 	.word	0x08001821
 80016a4:	08001821 	.word	0x08001821
 80016a8:	08001821 	.word	0x08001821
 80016ac:	08001821 	.word	0x08001821
 80016b0:	08001821 	.word	0x08001821
 80016b4:	08001821 	.word	0x08001821
 80016b8:	08001821 	.word	0x08001821
 80016bc:	0800179d 	.word	0x0800179d
 80016c0:	080017c1 	.word	0x080017c1
 80016c4:	080017e5 	.word	0x080017e5
		{
		case GET_SECTOR_COUNT:
			/* SEND_CSD */
			if ((SD_SendCmd(CMD9, 0) == 0) && SD_RxDataBlock(csd, 16))
 80016c8:	2100      	movs	r1, #0
 80016ca:	2049      	movs	r0, #73	; 0x49
 80016cc:	f7ff fd55 	bl	800117a <SD_SendCmd>
 80016d0:	4603      	mov	r3, r0
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	f040 80a8 	bne.w	8001828 <SD_disk_ioctl+0x230>
 80016d8:	f107 030c 	add.w	r3, r7, #12
 80016dc:	2110      	movs	r1, #16
 80016de:	4618      	mov	r0, r3
 80016e0:	f7ff fcda 	bl	8001098 <SD_RxDataBlock>
 80016e4:	4603      	mov	r3, r0
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	f000 809e 	beq.w	8001828 <SD_disk_ioctl+0x230>
			{
				if ((csd[0] >> 6) == 1)
 80016ec:	7b3b      	ldrb	r3, [r7, #12]
 80016ee:	099b      	lsrs	r3, r3, #6
 80016f0:	b2db      	uxtb	r3, r3
 80016f2:	2b01      	cmp	r3, #1
 80016f4:	d10e      	bne.n	8001714 <SD_disk_ioctl+0x11c>
				{
					/* SDC V2 */
					csize = csd[9] + ((WORD) csd[8] << 8) + 1;
 80016f6:	7d7b      	ldrb	r3, [r7, #21]
 80016f8:	b29a      	uxth	r2, r3
 80016fa:	7d3b      	ldrb	r3, [r7, #20]
 80016fc:	b29b      	uxth	r3, r3
 80016fe:	021b      	lsls	r3, r3, #8
 8001700:	b29b      	uxth	r3, r3
 8001702:	4413      	add	r3, r2
 8001704:	b29b      	uxth	r3, r3
 8001706:	3301      	adds	r3, #1
 8001708:	83fb      	strh	r3, [r7, #30]
					*(DWORD*) buff = (DWORD) csize << 10;
 800170a:	8bfb      	ldrh	r3, [r7, #30]
 800170c:	029a      	lsls	r2, r3, #10
 800170e:	683b      	ldr	r3, [r7, #0]
 8001710:	601a      	str	r2, [r3, #0]
 8001712:	e02e      	b.n	8001772 <SD_disk_ioctl+0x17a>
				}
				else
				{
					/* MMC or SDC V1 */
					n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8001714:	7c7b      	ldrb	r3, [r7, #17]
 8001716:	f003 030f 	and.w	r3, r3, #15
 800171a:	b2da      	uxtb	r2, r3
 800171c:	7dbb      	ldrb	r3, [r7, #22]
 800171e:	09db      	lsrs	r3, r3, #7
 8001720:	b2db      	uxtb	r3, r3
 8001722:	4413      	add	r3, r2
 8001724:	b2da      	uxtb	r2, r3
 8001726:	7d7b      	ldrb	r3, [r7, #21]
 8001728:	005b      	lsls	r3, r3, #1
 800172a:	b2db      	uxtb	r3, r3
 800172c:	f003 0306 	and.w	r3, r3, #6
 8001730:	b2db      	uxtb	r3, r3
 8001732:	4413      	add	r3, r2
 8001734:	b2db      	uxtb	r3, r3
 8001736:	3302      	adds	r3, #2
 8001738:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
					csize = (csd[8] >> 6) + ((WORD) csd[7] << 2) + ((WORD) (csd[6] & 3) << 10) + 1;
 800173c:	7d3b      	ldrb	r3, [r7, #20]
 800173e:	099b      	lsrs	r3, r3, #6
 8001740:	b2db      	uxtb	r3, r3
 8001742:	b29a      	uxth	r2, r3
 8001744:	7cfb      	ldrb	r3, [r7, #19]
 8001746:	b29b      	uxth	r3, r3
 8001748:	009b      	lsls	r3, r3, #2
 800174a:	b29b      	uxth	r3, r3
 800174c:	4413      	add	r3, r2
 800174e:	b29a      	uxth	r2, r3
 8001750:	7cbb      	ldrb	r3, [r7, #18]
 8001752:	029b      	lsls	r3, r3, #10
 8001754:	b29b      	uxth	r3, r3
 8001756:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800175a:	b29b      	uxth	r3, r3
 800175c:	4413      	add	r3, r2
 800175e:	b29b      	uxth	r3, r3
 8001760:	3301      	adds	r3, #1
 8001762:	83fb      	strh	r3, [r7, #30]
					*(DWORD*) buff = (DWORD) csize << (n - 9);
 8001764:	8bfa      	ldrh	r2, [r7, #30]
 8001766:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800176a:	3b09      	subs	r3, #9
 800176c:	409a      	lsls	r2, r3
 800176e:	683b      	ldr	r3, [r7, #0]
 8001770:	601a      	str	r2, [r3, #0]
				}
				res = RES_OK;
 8001772:	2300      	movs	r3, #0
 8001774:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			}
			break;
 8001778:	e056      	b.n	8001828 <SD_disk_ioctl+0x230>
		case GET_SECTOR_SIZE:
			*(WORD*) buff = 512;
 800177a:	683b      	ldr	r3, [r7, #0]
 800177c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001780:	801a      	strh	r2, [r3, #0]
			res = RES_OK;
 8001782:	2300      	movs	r3, #0
 8001784:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8001788:	e055      	b.n	8001836 <SD_disk_ioctl+0x23e>
		case CTRL_SYNC:
			if (SD_ReadyWait() == 0xFF) res = RES_OK;
 800178a:	f7ff fc11 	bl	8000fb0 <SD_ReadyWait>
 800178e:	4603      	mov	r3, r0
 8001790:	2bff      	cmp	r3, #255	; 0xff
 8001792:	d14b      	bne.n	800182c <SD_disk_ioctl+0x234>
 8001794:	2300      	movs	r3, #0
 8001796:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 800179a:	e047      	b.n	800182c <SD_disk_ioctl+0x234>
		case MMC_GET_CSD:
			/* SEND_CSD */
			if (SD_SendCmd(CMD9, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 800179c:	2100      	movs	r1, #0
 800179e:	2049      	movs	r0, #73	; 0x49
 80017a0:	f7ff fceb 	bl	800117a <SD_SendCmd>
 80017a4:	4603      	mov	r3, r0
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d142      	bne.n	8001830 <SD_disk_ioctl+0x238>
 80017aa:	2110      	movs	r1, #16
 80017ac:	6a38      	ldr	r0, [r7, #32]
 80017ae:	f7ff fc73 	bl	8001098 <SD_RxDataBlock>
 80017b2:	4603      	mov	r3, r0
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d03b      	beq.n	8001830 <SD_disk_ioctl+0x238>
 80017b8:	2300      	movs	r3, #0
 80017ba:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 80017be:	e037      	b.n	8001830 <SD_disk_ioctl+0x238>
		case MMC_GET_CID:
			/* SEND_CID */
			if (SD_SendCmd(CMD10, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 80017c0:	2100      	movs	r1, #0
 80017c2:	204a      	movs	r0, #74	; 0x4a
 80017c4:	f7ff fcd9 	bl	800117a <SD_SendCmd>
 80017c8:	4603      	mov	r3, r0
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d132      	bne.n	8001834 <SD_disk_ioctl+0x23c>
 80017ce:	2110      	movs	r1, #16
 80017d0:	6a38      	ldr	r0, [r7, #32]
 80017d2:	f7ff fc61 	bl	8001098 <SD_RxDataBlock>
 80017d6:	4603      	mov	r3, r0
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d02b      	beq.n	8001834 <SD_disk_ioctl+0x23c>
 80017dc:	2300      	movs	r3, #0
 80017de:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 80017e2:	e027      	b.n	8001834 <SD_disk_ioctl+0x23c>
		case MMC_GET_OCR:
			/* READ_OCR */
			if (SD_SendCmd(CMD58, 0) == 0)
 80017e4:	2100      	movs	r1, #0
 80017e6:	207a      	movs	r0, #122	; 0x7a
 80017e8:	f7ff fcc7 	bl	800117a <SD_SendCmd>
 80017ec:	4603      	mov	r3, r0
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d116      	bne.n	8001820 <SD_disk_ioctl+0x228>
			{
				for (n = 0; n < 4; n++)
 80017f2:	2300      	movs	r3, #0
 80017f4:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80017f8:	e00b      	b.n	8001812 <SD_disk_ioctl+0x21a>
				{
					*ptr++ = SPI_RxByte();
 80017fa:	6a3c      	ldr	r4, [r7, #32]
 80017fc:	1c63      	adds	r3, r4, #1
 80017fe:	623b      	str	r3, [r7, #32]
 8001800:	f7ff fbac 	bl	8000f5c <SPI_RxByte>
 8001804:	4603      	mov	r3, r0
 8001806:	7023      	strb	r3, [r4, #0]
				for (n = 0; n < 4; n++)
 8001808:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800180c:	3301      	adds	r3, #1
 800180e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8001812:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001816:	2b03      	cmp	r3, #3
 8001818:	d9ef      	bls.n	80017fa <SD_disk_ioctl+0x202>
				}
				res = RES_OK;
 800181a:	2300      	movs	r3, #0
 800181c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			}
		default:
			res = RES_PARERR;
 8001820:	2304      	movs	r3, #4
 8001822:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001826:	e006      	b.n	8001836 <SD_disk_ioctl+0x23e>
			break;
 8001828:	bf00      	nop
 800182a:	e004      	b.n	8001836 <SD_disk_ioctl+0x23e>
			break;
 800182c:	bf00      	nop
 800182e:	e002      	b.n	8001836 <SD_disk_ioctl+0x23e>
			break;
 8001830:	bf00      	nop
 8001832:	e000      	b.n	8001836 <SD_disk_ioctl+0x23e>
			break;
 8001834:	bf00      	nop
		}

		DESELECT();
 8001836:	f7ff fb4f 	bl	8000ed8 <DESELECT>
		SPI_RxByte();
 800183a:	f7ff fb8f 	bl	8000f5c <SPI_RxByte>
	}

	return res;
 800183e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8001842:	4618      	mov	r0, r3
 8001844:	372c      	adds	r7, #44	; 0x2c
 8001846:	46bd      	mov	sp, r7
 8001848:	bd90      	pop	{r4, r7, pc}
 800184a:	bf00      	nop
 800184c:	20000000 	.word	0x20000000

08001850 <imu_init>:





uint8_t imu_init(IMU_t* imu) {
 8001850:	b580      	push	{r7, lr}
 8001852:	b086      	sub	sp, #24
 8001854:	af02      	add	r7, sp, #8
 8001856:	6078      	str	r0, [r7, #4]

	//	Set control register 1:
	//	- highest data rate
	//	- normal power mode
	//	- all axis enabled
	buf[0] = CTRL_REG_1;
 8001858:	2320      	movs	r3, #32
 800185a:	733b      	strb	r3, [r7, #12]
	buf[1] = 0b10010111;
 800185c:	2397      	movs	r3, #151	; 0x97
 800185e:	737b      	strb	r3, [r7, #13]

	if (HAL_I2C_Master_Transmit(imu->hi2c,
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	6818      	ldr	r0, [r3, #0]
 8001864:	f107 020c 	add.w	r2, r7, #12
 8001868:	f04f 33ff 	mov.w	r3, #4294967295
 800186c:	9300      	str	r3, [sp, #0]
 800186e:	2302      	movs	r3, #2
 8001870:	2132      	movs	r1, #50	; 0x32
 8001872:	f001 fd41 	bl	80032f8 <HAL_I2C_Master_Transmit>
 8001876:	4603      	mov	r3, r0
 8001878:	2b00      	cmp	r3, #0
 800187a:	d001      	beq.n	8001880 <imu_init+0x30>
		SAD_W, buf, 2, HAL_MAX_DELAY) != HAL_OK) {
		return 0;
 800187c:	2300      	movs	r3, #0
 800187e:	e067      	b.n	8001950 <imu_init+0x100>
	}


	//  Set control register 5:
	//  - full scale selection +/- 4G
	buf[0] = CTRL_REG_5;
 8001880:	2324      	movs	r3, #36	; 0x24
 8001882:	733b      	strb	r3, [r7, #12]
	buf[1] = 0b00001111;
 8001884:	230f      	movs	r3, #15
 8001886:	737b      	strb	r3, [r7, #13]

	if (HAL_I2C_Master_Transmit(imu->hi2c,
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	6818      	ldr	r0, [r3, #0]
 800188c:	f107 020c 	add.w	r2, r7, #12
 8001890:	f04f 33ff 	mov.w	r3, #4294967295
 8001894:	9300      	str	r3, [sp, #0]
 8001896:	2302      	movs	r3, #2
 8001898:	2132      	movs	r1, #50	; 0x32
 800189a:	f001 fd2d 	bl	80032f8 <HAL_I2C_Master_Transmit>
 800189e:	4603      	mov	r3, r0
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d001      	beq.n	80018a8 <imu_init+0x58>
		SAD_W, buf, 2, HAL_MAX_DELAY) != HAL_OK) {
		return 0;
 80018a4:	2300      	movs	r3, #0
 80018a6:	e053      	b.n	8001950 <imu_init+0x100>
	}


	//	Set control register 3:
	//	- AOI1 interrupt on INT1
	buf[0] = CTRL_REG_3;
 80018a8:	2322      	movs	r3, #34	; 0x22
 80018aa:	733b      	strb	r3, [r7, #12]
	buf[1] = 0b01000000;
 80018ac:	2340      	movs	r3, #64	; 0x40
 80018ae:	737b      	strb	r3, [r7, #13]

	if (HAL_I2C_Master_Transmit(imu->hi2c,
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	6818      	ldr	r0, [r3, #0]
 80018b4:	f107 020c 	add.w	r2, r7, #12
 80018b8:	f04f 33ff 	mov.w	r3, #4294967295
 80018bc:	9300      	str	r3, [sp, #0]
 80018be:	2302      	movs	r3, #2
 80018c0:	2132      	movs	r1, #50	; 0x32
 80018c2:	f001 fd19 	bl	80032f8 <HAL_I2C_Master_Transmit>
 80018c6:	4603      	mov	r3, r0
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d001      	beq.n	80018d0 <imu_init+0x80>
		SAD_W, buf, 2, HAL_MAX_DELAY) != HAL_OK) {
		return 0;
 80018cc:	2300      	movs	r3, #0
 80018ce:	e03f      	b.n	8001950 <imu_init+0x100>
	}


	//  Set control register 4:
	//  - full scale selection +/- 4G
	buf[0] = CTRL_REG_4;
 80018d0:	2323      	movs	r3, #35	; 0x23
 80018d2:	733b      	strb	r3, [r7, #12]
	buf[1] = 0b00110000;
 80018d4:	2330      	movs	r3, #48	; 0x30
 80018d6:	737b      	strb	r3, [r7, #13]

	if (HAL_I2C_Master_Transmit(imu->hi2c,
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	6818      	ldr	r0, [r3, #0]
 80018dc:	f107 020c 	add.w	r2, r7, #12
 80018e0:	f04f 33ff 	mov.w	r3, #4294967295
 80018e4:	9300      	str	r3, [sp, #0]
 80018e6:	2302      	movs	r3, #2
 80018e8:	2132      	movs	r1, #50	; 0x32
 80018ea:	f001 fd05 	bl	80032f8 <HAL_I2C_Master_Transmit>
 80018ee:	4603      	mov	r3, r0
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d001      	beq.n	80018f8 <imu_init+0xa8>
		SAD_W, buf, 2, HAL_MAX_DELAY) != HAL_OK) {
		return 0;
 80018f4:	2300      	movs	r3, #0
 80018f6:	e02b      	b.n	8001950 <imu_init+0x100>


	//  Interrupt 1 Config:
	//  - trigger on OR of events (HI Z)

	buf[0] = INT1_CFG;
 80018f8:	2330      	movs	r3, #48	; 0x30
 80018fa:	733b      	strb	r3, [r7, #12]
	buf[1] = 0b00100000;
 80018fc:	2320      	movs	r3, #32
 80018fe:	737b      	strb	r3, [r7, #13]
	if (HAL_I2C_Master_Transmit(imu->hi2c,
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	6818      	ldr	r0, [r3, #0]
 8001904:	f107 020c 	add.w	r2, r7, #12
 8001908:	f04f 33ff 	mov.w	r3, #4294967295
 800190c:	9300      	str	r3, [sp, #0]
 800190e:	2302      	movs	r3, #2
 8001910:	2132      	movs	r1, #50	; 0x32
 8001912:	f001 fcf1 	bl	80032f8 <HAL_I2C_Master_Transmit>
 8001916:	4603      	mov	r3, r0
 8001918:	2b00      	cmp	r3, #0
 800191a:	d001      	beq.n	8001920 <imu_init+0xd0>
		SAD_W, buf, 2, HAL_MAX_DELAY) != HAL_OK) {
		return 0;
 800191c:	2300      	movs	r3, #0
 800191e:	e017      	b.n	8001950 <imu_init+0x100>
	}

	//  Interrupt 1 threshold:
	//  - trigger on +/- 2G

	buf[0] = INT1_THS;
 8001920:	2332      	movs	r3, #50	; 0x32
 8001922:	733b      	strb	r3, [r7, #12]
	buf[1] = 0b01111111;
 8001924:	237f      	movs	r3, #127	; 0x7f
 8001926:	737b      	strb	r3, [r7, #13]
	if (HAL_I2C_Master_Transmit(imu->hi2c,
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	6818      	ldr	r0, [r3, #0]
 800192c:	f107 020c 	add.w	r2, r7, #12
 8001930:	f04f 33ff 	mov.w	r3, #4294967295
 8001934:	9300      	str	r3, [sp, #0]
 8001936:	2302      	movs	r3, #2
 8001938:	2132      	movs	r1, #50	; 0x32
 800193a:	f001 fcdd 	bl	80032f8 <HAL_I2C_Master_Transmit>
 800193e:	4603      	mov	r3, r0
 8001940:	2b00      	cmp	r3, #0
 8001942:	d001      	beq.n	8001948 <imu_init+0xf8>
		SAD_W, buf, 2, HAL_MAX_DELAY) != HAL_OK) {
		return 0;
 8001944:	2300      	movs	r3, #0
 8001946:	e003      	b.n	8001950 <imu_init+0x100>
	}

	imu_clear_int1(imu);
 8001948:	6878      	ldr	r0, [r7, #4]
 800194a:	f000 f805 	bl	8001958 <imu_clear_int1>

	return 1;
 800194e:	2301      	movs	r3, #1

}
 8001950:	4618      	mov	r0, r3
 8001952:	3710      	adds	r7, #16
 8001954:	46bd      	mov	sp, r7
 8001956:	bd80      	pop	{r7, pc}

08001958 <imu_clear_int1>:

	return 1;
}


uint8_t imu_clear_int1(IMU_t* imu) {
 8001958:	b580      	push	{r7, lr}
 800195a:	b086      	sub	sp, #24
 800195c:	af02      	add	r7, sp, #8
 800195e:	6078      	str	r0, [r7, #4]
	uint8_t reg = INT1_SRC;
 8001960:	2331      	movs	r3, #49	; 0x31
 8001962:	73fb      	strb	r3, [r7, #15]

	if (HAL_I2C_Master_Transmit(imu->hi2c, SAD_W, &reg, 1, HAL_MAX_DELAY) != HAL_OK) {
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	6818      	ldr	r0, [r3, #0]
 8001968:	f107 020f 	add.w	r2, r7, #15
 800196c:	f04f 33ff 	mov.w	r3, #4294967295
 8001970:	9300      	str	r3, [sp, #0]
 8001972:	2301      	movs	r3, #1
 8001974:	2132      	movs	r1, #50	; 0x32
 8001976:	f001 fcbf 	bl	80032f8 <HAL_I2C_Master_Transmit>
 800197a:	4603      	mov	r3, r0
 800197c:	2b00      	cmp	r3, #0
 800197e:	d001      	beq.n	8001984 <imu_clear_int1+0x2c>
		return 0;
 8001980:	2300      	movs	r3, #0
 8001982:	e010      	b.n	80019a6 <imu_clear_int1+0x4e>
	}

	if (HAL_I2C_Master_Receive(imu->hi2c, SAD_R, &reg, 1, HAL_MAX_DELAY) != HAL_OK) {
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	6818      	ldr	r0, [r3, #0]
 8001988:	f107 020f 	add.w	r2, r7, #15
 800198c:	f04f 33ff 	mov.w	r3, #4294967295
 8001990:	9300      	str	r3, [sp, #0]
 8001992:	2301      	movs	r3, #1
 8001994:	2133      	movs	r1, #51	; 0x33
 8001996:	f001 fdad 	bl	80034f4 <HAL_I2C_Master_Receive>
 800199a:	4603      	mov	r3, r0
 800199c:	2b00      	cmp	r3, #0
 800199e:	d001      	beq.n	80019a4 <imu_clear_int1+0x4c>
		return 0;
 80019a0:	2300      	movs	r3, #0
 80019a2:	e000      	b.n	80019a6 <imu_clear_int1+0x4e>
	}

	return 1;
 80019a4:	2301      	movs	r3, #1
}
 80019a6:	4618      	mov	r0, r3
 80019a8:	3710      	adds	r7, #16
 80019aa:	46bd      	mov	sp, r7
 80019ac:	bd80      	pop	{r7, pc}
	...

080019b0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80019b4:	f000 fd90 	bl	80024d8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80019b8:	f000 f81a 	bl	80019f0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80019bc:	f000 f99c 	bl	8001cf8 <MX_GPIO_Init>
  MX_I2C1_Init();
 80019c0:	f000 f8d4 	bl	8001b6c <MX_I2C1_Init>
  MX_SPI2_Init();
 80019c4:	f000 f900 	bl	8001bc8 <MX_SPI2_Init>
  MX_SPI3_Init();
 80019c8:	f000 f934 	bl	8001c34 <MX_SPI3_Init>
  MX_USART2_UART_Init();
 80019cc:	f000 f96a 	bl	8001ca4 <MX_USART2_UART_Init>
  MX_FATFS_Init();
 80019d0:	f003 ff70 	bl	80058b4 <MX_FATFS_Init>
  MX_ADC1_Init();
 80019d4:	f000 f878 	bl	8001ac8 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */

  imu.hi2c = &hi2c1;
 80019d8:	4b03      	ldr	r3, [pc, #12]	; (80019e8 <main+0x38>)
 80019da:	4a04      	ldr	r2, [pc, #16]	; (80019ec <main+0x3c>)
 80019dc:	601a      	str	r2, [r3, #0]
  imu_init(&imu);
 80019de:	4802      	ldr	r0, [pc, #8]	; (80019e8 <main+0x38>)
 80019e0:	f7ff ff36 	bl	8001850 <imu_init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80019e4:	e7fe      	b.n	80019e4 <main+0x34>
 80019e6:	bf00      	nop
 80019e8:	200003a8 	.word	0x200003a8
 80019ec:	20000260 	.word	0x20000260

080019f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b094      	sub	sp, #80	; 0x50
 80019f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80019f6:	f107 0320 	add.w	r3, r7, #32
 80019fa:	2230      	movs	r2, #48	; 0x30
 80019fc:	2100      	movs	r1, #0
 80019fe:	4618      	mov	r0, r3
 8001a00:	f004 f84a 	bl	8005a98 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a04:	f107 030c 	add.w	r3, r7, #12
 8001a08:	2200      	movs	r2, #0
 8001a0a:	601a      	str	r2, [r3, #0]
 8001a0c:	605a      	str	r2, [r3, #4]
 8001a0e:	609a      	str	r2, [r3, #8]
 8001a10:	60da      	str	r2, [r3, #12]
 8001a12:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a14:	2300      	movs	r3, #0
 8001a16:	60bb      	str	r3, [r7, #8]
 8001a18:	4b29      	ldr	r3, [pc, #164]	; (8001ac0 <SystemClock_Config+0xd0>)
 8001a1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a1c:	4a28      	ldr	r2, [pc, #160]	; (8001ac0 <SystemClock_Config+0xd0>)
 8001a1e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a22:	6413      	str	r3, [r2, #64]	; 0x40
 8001a24:	4b26      	ldr	r3, [pc, #152]	; (8001ac0 <SystemClock_Config+0xd0>)
 8001a26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a28:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a2c:	60bb      	str	r3, [r7, #8]
 8001a2e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001a30:	2300      	movs	r3, #0
 8001a32:	607b      	str	r3, [r7, #4]
 8001a34:	4b23      	ldr	r3, [pc, #140]	; (8001ac4 <SystemClock_Config+0xd4>)
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001a3c:	4a21      	ldr	r2, [pc, #132]	; (8001ac4 <SystemClock_Config+0xd4>)
 8001a3e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001a42:	6013      	str	r3, [r2, #0]
 8001a44:	4b1f      	ldr	r3, [pc, #124]	; (8001ac4 <SystemClock_Config+0xd4>)
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001a4c:	607b      	str	r3, [r7, #4]
 8001a4e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001a50:	2302      	movs	r3, #2
 8001a52:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001a54:	2301      	movs	r3, #1
 8001a56:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001a58:	2310      	movs	r3, #16
 8001a5a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a5c:	2302      	movs	r3, #2
 8001a5e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001a60:	2300      	movs	r3, #0
 8001a62:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001a64:	2310      	movs	r3, #16
 8001a66:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001a68:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001a6c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001a6e:	2304      	movs	r3, #4
 8001a70:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001a72:	2307      	movs	r3, #7
 8001a74:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a76:	f107 0320 	add.w	r3, r7, #32
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	f002 fa8e 	bl	8003f9c <HAL_RCC_OscConfig>
 8001a80:	4603      	mov	r3, r0
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d001      	beq.n	8001a8a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001a86:	f000 f9f5 	bl	8001e74 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a8a:	230f      	movs	r3, #15
 8001a8c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a8e:	2302      	movs	r3, #2
 8001a90:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a92:	2300      	movs	r3, #0
 8001a94:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001a96:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a9a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001aa0:	f107 030c 	add.w	r3, r7, #12
 8001aa4:	2102      	movs	r1, #2
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	f002 fcf0 	bl	800448c <HAL_RCC_ClockConfig>
 8001aac:	4603      	mov	r3, r0
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d001      	beq.n	8001ab6 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8001ab2:	f000 f9df 	bl	8001e74 <Error_Handler>
  }
}
 8001ab6:	bf00      	nop
 8001ab8:	3750      	adds	r7, #80	; 0x50
 8001aba:	46bd      	mov	sp, r7
 8001abc:	bd80      	pop	{r7, pc}
 8001abe:	bf00      	nop
 8001ac0:	40023800 	.word	0x40023800
 8001ac4:	40007000 	.word	0x40007000

08001ac8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	b084      	sub	sp, #16
 8001acc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001ace:	463b      	mov	r3, r7
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	601a      	str	r2, [r3, #0]
 8001ad4:	605a      	str	r2, [r3, #4]
 8001ad6:	609a      	str	r2, [r3, #8]
 8001ad8:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001ada:	4b21      	ldr	r3, [pc, #132]	; (8001b60 <MX_ADC1_Init+0x98>)
 8001adc:	4a21      	ldr	r2, [pc, #132]	; (8001b64 <MX_ADC1_Init+0x9c>)
 8001ade:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001ae0:	4b1f      	ldr	r3, [pc, #124]	; (8001b60 <MX_ADC1_Init+0x98>)
 8001ae2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001ae6:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001ae8:	4b1d      	ldr	r3, [pc, #116]	; (8001b60 <MX_ADC1_Init+0x98>)
 8001aea:	2200      	movs	r2, #0
 8001aec:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001aee:	4b1c      	ldr	r3, [pc, #112]	; (8001b60 <MX_ADC1_Init+0x98>)
 8001af0:	2200      	movs	r2, #0
 8001af2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001af4:	4b1a      	ldr	r3, [pc, #104]	; (8001b60 <MX_ADC1_Init+0x98>)
 8001af6:	2200      	movs	r2, #0
 8001af8:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001afa:	4b19      	ldr	r3, [pc, #100]	; (8001b60 <MX_ADC1_Init+0x98>)
 8001afc:	2200      	movs	r2, #0
 8001afe:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001b02:	4b17      	ldr	r3, [pc, #92]	; (8001b60 <MX_ADC1_Init+0x98>)
 8001b04:	2200      	movs	r2, #0
 8001b06:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001b08:	4b15      	ldr	r3, [pc, #84]	; (8001b60 <MX_ADC1_Init+0x98>)
 8001b0a:	4a17      	ldr	r2, [pc, #92]	; (8001b68 <MX_ADC1_Init+0xa0>)
 8001b0c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001b0e:	4b14      	ldr	r3, [pc, #80]	; (8001b60 <MX_ADC1_Init+0x98>)
 8001b10:	2200      	movs	r2, #0
 8001b12:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001b14:	4b12      	ldr	r3, [pc, #72]	; (8001b60 <MX_ADC1_Init+0x98>)
 8001b16:	2201      	movs	r2, #1
 8001b18:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001b1a:	4b11      	ldr	r3, [pc, #68]	; (8001b60 <MX_ADC1_Init+0x98>)
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001b22:	4b0f      	ldr	r3, [pc, #60]	; (8001b60 <MX_ADC1_Init+0x98>)
 8001b24:	2201      	movs	r2, #1
 8001b26:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001b28:	480d      	ldr	r0, [pc, #52]	; (8001b60 <MX_ADC1_Init+0x98>)
 8001b2a:	f000 fd6b 	bl	8002604 <HAL_ADC_Init>
 8001b2e:	4603      	mov	r3, r0
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d001      	beq.n	8001b38 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001b34:	f000 f99e 	bl	8001e74 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8001b38:	2308      	movs	r3, #8
 8001b3a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001b3c:	2301      	movs	r3, #1
 8001b3e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001b40:	2300      	movs	r3, #0
 8001b42:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001b44:	463b      	mov	r3, r7
 8001b46:	4619      	mov	r1, r3
 8001b48:	4805      	ldr	r0, [pc, #20]	; (8001b60 <MX_ADC1_Init+0x98>)
 8001b4a:	f000 fd9f 	bl	800268c <HAL_ADC_ConfigChannel>
 8001b4e:	4603      	mov	r3, r0
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d001      	beq.n	8001b58 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001b54:	f000 f98e 	bl	8001e74 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001b58:	bf00      	nop
 8001b5a:	3710      	adds	r7, #16
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	bd80      	pop	{r7, pc}
 8001b60:	20000218 	.word	0x20000218
 8001b64:	40012000 	.word	0x40012000
 8001b68:	0f000001 	.word	0x0f000001

08001b6c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001b70:	4b12      	ldr	r3, [pc, #72]	; (8001bbc <MX_I2C1_Init+0x50>)
 8001b72:	4a13      	ldr	r2, [pc, #76]	; (8001bc0 <MX_I2C1_Init+0x54>)
 8001b74:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001b76:	4b11      	ldr	r3, [pc, #68]	; (8001bbc <MX_I2C1_Init+0x50>)
 8001b78:	4a12      	ldr	r2, [pc, #72]	; (8001bc4 <MX_I2C1_Init+0x58>)
 8001b7a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001b7c:	4b0f      	ldr	r3, [pc, #60]	; (8001bbc <MX_I2C1_Init+0x50>)
 8001b7e:	2200      	movs	r2, #0
 8001b80:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001b82:	4b0e      	ldr	r3, [pc, #56]	; (8001bbc <MX_I2C1_Init+0x50>)
 8001b84:	2200      	movs	r2, #0
 8001b86:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001b88:	4b0c      	ldr	r3, [pc, #48]	; (8001bbc <MX_I2C1_Init+0x50>)
 8001b8a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001b8e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001b90:	4b0a      	ldr	r3, [pc, #40]	; (8001bbc <MX_I2C1_Init+0x50>)
 8001b92:	2200      	movs	r2, #0
 8001b94:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001b96:	4b09      	ldr	r3, [pc, #36]	; (8001bbc <MX_I2C1_Init+0x50>)
 8001b98:	2200      	movs	r2, #0
 8001b9a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001b9c:	4b07      	ldr	r3, [pc, #28]	; (8001bbc <MX_I2C1_Init+0x50>)
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001ba2:	4b06      	ldr	r3, [pc, #24]	; (8001bbc <MX_I2C1_Init+0x50>)
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001ba8:	4804      	ldr	r0, [pc, #16]	; (8001bbc <MX_I2C1_Init+0x50>)
 8001baa:	f001 fa61 	bl	8003070 <HAL_I2C_Init>
 8001bae:	4603      	mov	r3, r0
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d001      	beq.n	8001bb8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001bb4:	f000 f95e 	bl	8001e74 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001bb8:	bf00      	nop
 8001bba:	bd80      	pop	{r7, pc}
 8001bbc:	20000260 	.word	0x20000260
 8001bc0:	40005400 	.word	0x40005400
 8001bc4:	000186a0 	.word	0x000186a0

08001bc8 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001bcc:	4b17      	ldr	r3, [pc, #92]	; (8001c2c <MX_SPI2_Init+0x64>)
 8001bce:	4a18      	ldr	r2, [pc, #96]	; (8001c30 <MX_SPI2_Init+0x68>)
 8001bd0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001bd2:	4b16      	ldr	r3, [pc, #88]	; (8001c2c <MX_SPI2_Init+0x64>)
 8001bd4:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001bd8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001bda:	4b14      	ldr	r3, [pc, #80]	; (8001c2c <MX_SPI2_Init+0x64>)
 8001bdc:	2200      	movs	r2, #0
 8001bde:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001be0:	4b12      	ldr	r3, [pc, #72]	; (8001c2c <MX_SPI2_Init+0x64>)
 8001be2:	2200      	movs	r2, #0
 8001be4:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001be6:	4b11      	ldr	r3, [pc, #68]	; (8001c2c <MX_SPI2_Init+0x64>)
 8001be8:	2200      	movs	r2, #0
 8001bea:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001bec:	4b0f      	ldr	r3, [pc, #60]	; (8001c2c <MX_SPI2_Init+0x64>)
 8001bee:	2200      	movs	r2, #0
 8001bf0:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001bf2:	4b0e      	ldr	r3, [pc, #56]	; (8001c2c <MX_SPI2_Init+0x64>)
 8001bf4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001bf8:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001bfa:	4b0c      	ldr	r3, [pc, #48]	; (8001c2c <MX_SPI2_Init+0x64>)
 8001bfc:	2210      	movs	r2, #16
 8001bfe:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001c00:	4b0a      	ldr	r3, [pc, #40]	; (8001c2c <MX_SPI2_Init+0x64>)
 8001c02:	2200      	movs	r2, #0
 8001c04:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001c06:	4b09      	ldr	r3, [pc, #36]	; (8001c2c <MX_SPI2_Init+0x64>)
 8001c08:	2200      	movs	r2, #0
 8001c0a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001c0c:	4b07      	ldr	r3, [pc, #28]	; (8001c2c <MX_SPI2_Init+0x64>)
 8001c0e:	2200      	movs	r2, #0
 8001c10:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001c12:	4b06      	ldr	r3, [pc, #24]	; (8001c2c <MX_SPI2_Init+0x64>)
 8001c14:	220a      	movs	r2, #10
 8001c16:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001c18:	4804      	ldr	r0, [pc, #16]	; (8001c2c <MX_SPI2_Init+0x64>)
 8001c1a:	f002 fe57 	bl	80048cc <HAL_SPI_Init>
 8001c1e:	4603      	mov	r3, r0
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d001      	beq.n	8001c28 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001c24:	f000 f926 	bl	8001e74 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001c28:	bf00      	nop
 8001c2a:	bd80      	pop	{r7, pc}
 8001c2c:	200002b4 	.word	0x200002b4
 8001c30:	40003800 	.word	0x40003800

08001c34 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8001c38:	4b18      	ldr	r3, [pc, #96]	; (8001c9c <MX_SPI3_Init+0x68>)
 8001c3a:	4a19      	ldr	r2, [pc, #100]	; (8001ca0 <MX_SPI3_Init+0x6c>)
 8001c3c:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8001c3e:	4b17      	ldr	r3, [pc, #92]	; (8001c9c <MX_SPI3_Init+0x68>)
 8001c40:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001c44:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001c46:	4b15      	ldr	r3, [pc, #84]	; (8001c9c <MX_SPI3_Init+0x68>)
 8001c48:	2200      	movs	r2, #0
 8001c4a:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_16BIT;
 8001c4c:	4b13      	ldr	r3, [pc, #76]	; (8001c9c <MX_SPI3_Init+0x68>)
 8001c4e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001c52:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001c54:	4b11      	ldr	r3, [pc, #68]	; (8001c9c <MX_SPI3_Init+0x68>)
 8001c56:	2200      	movs	r2, #0
 8001c58:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001c5a:	4b10      	ldr	r3, [pc, #64]	; (8001c9c <MX_SPI3_Init+0x68>)
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001c60:	4b0e      	ldr	r3, [pc, #56]	; (8001c9c <MX_SPI3_Init+0x68>)
 8001c62:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001c66:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001c68:	4b0c      	ldr	r3, [pc, #48]	; (8001c9c <MX_SPI3_Init+0x68>)
 8001c6a:	2218      	movs	r2, #24
 8001c6c:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001c6e:	4b0b      	ldr	r3, [pc, #44]	; (8001c9c <MX_SPI3_Init+0x68>)
 8001c70:	2200      	movs	r2, #0
 8001c72:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001c74:	4b09      	ldr	r3, [pc, #36]	; (8001c9c <MX_SPI3_Init+0x68>)
 8001c76:	2200      	movs	r2, #0
 8001c78:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001c7a:	4b08      	ldr	r3, [pc, #32]	; (8001c9c <MX_SPI3_Init+0x68>)
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 8001c80:	4b06      	ldr	r3, [pc, #24]	; (8001c9c <MX_SPI3_Init+0x68>)
 8001c82:	220a      	movs	r2, #10
 8001c84:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001c86:	4805      	ldr	r0, [pc, #20]	; (8001c9c <MX_SPI3_Init+0x68>)
 8001c88:	f002 fe20 	bl	80048cc <HAL_SPI_Init>
 8001c8c:	4603      	mov	r3, r0
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d001      	beq.n	8001c96 <MX_SPI3_Init+0x62>
  {
    Error_Handler();
 8001c92:	f000 f8ef 	bl	8001e74 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001c96:	bf00      	nop
 8001c98:	bd80      	pop	{r7, pc}
 8001c9a:	bf00      	nop
 8001c9c:	2000030c 	.word	0x2000030c
 8001ca0:	40003c00 	.word	0x40003c00

08001ca4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001ca8:	4b11      	ldr	r3, [pc, #68]	; (8001cf0 <MX_USART2_UART_Init+0x4c>)
 8001caa:	4a12      	ldr	r2, [pc, #72]	; (8001cf4 <MX_USART2_UART_Init+0x50>)
 8001cac:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001cae:	4b10      	ldr	r3, [pc, #64]	; (8001cf0 <MX_USART2_UART_Init+0x4c>)
 8001cb0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001cb4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001cb6:	4b0e      	ldr	r3, [pc, #56]	; (8001cf0 <MX_USART2_UART_Init+0x4c>)
 8001cb8:	2200      	movs	r2, #0
 8001cba:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001cbc:	4b0c      	ldr	r3, [pc, #48]	; (8001cf0 <MX_USART2_UART_Init+0x4c>)
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001cc2:	4b0b      	ldr	r3, [pc, #44]	; (8001cf0 <MX_USART2_UART_Init+0x4c>)
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001cc8:	4b09      	ldr	r3, [pc, #36]	; (8001cf0 <MX_USART2_UART_Init+0x4c>)
 8001cca:	220c      	movs	r2, #12
 8001ccc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001cce:	4b08      	ldr	r3, [pc, #32]	; (8001cf0 <MX_USART2_UART_Init+0x4c>)
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001cd4:	4b06      	ldr	r3, [pc, #24]	; (8001cf0 <MX_USART2_UART_Init+0x4c>)
 8001cd6:	2200      	movs	r2, #0
 8001cd8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001cda:	4805      	ldr	r0, [pc, #20]	; (8001cf0 <MX_USART2_UART_Init+0x4c>)
 8001cdc:	f003 fa28 	bl	8005130 <HAL_UART_Init>
 8001ce0:	4603      	mov	r3, r0
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d001      	beq.n	8001cea <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001ce6:	f000 f8c5 	bl	8001e74 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001cea:	bf00      	nop
 8001cec:	bd80      	pop	{r7, pc}
 8001cee:	bf00      	nop
 8001cf0:	20000364 	.word	0x20000364
 8001cf4:	40004400 	.word	0x40004400

08001cf8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b08a      	sub	sp, #40	; 0x28
 8001cfc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cfe:	f107 0314 	add.w	r3, r7, #20
 8001d02:	2200      	movs	r2, #0
 8001d04:	601a      	str	r2, [r3, #0]
 8001d06:	605a      	str	r2, [r3, #4]
 8001d08:	609a      	str	r2, [r3, #8]
 8001d0a:	60da      	str	r2, [r3, #12]
 8001d0c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d0e:	2300      	movs	r3, #0
 8001d10:	613b      	str	r3, [r7, #16]
 8001d12:	4b4b      	ldr	r3, [pc, #300]	; (8001e40 <MX_GPIO_Init+0x148>)
 8001d14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d16:	4a4a      	ldr	r2, [pc, #296]	; (8001e40 <MX_GPIO_Init+0x148>)
 8001d18:	f043 0304 	orr.w	r3, r3, #4
 8001d1c:	6313      	str	r3, [r2, #48]	; 0x30
 8001d1e:	4b48      	ldr	r3, [pc, #288]	; (8001e40 <MX_GPIO_Init+0x148>)
 8001d20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d22:	f003 0304 	and.w	r3, r3, #4
 8001d26:	613b      	str	r3, [r7, #16]
 8001d28:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	60fb      	str	r3, [r7, #12]
 8001d2e:	4b44      	ldr	r3, [pc, #272]	; (8001e40 <MX_GPIO_Init+0x148>)
 8001d30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d32:	4a43      	ldr	r2, [pc, #268]	; (8001e40 <MX_GPIO_Init+0x148>)
 8001d34:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001d38:	6313      	str	r3, [r2, #48]	; 0x30
 8001d3a:	4b41      	ldr	r3, [pc, #260]	; (8001e40 <MX_GPIO_Init+0x148>)
 8001d3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001d42:	60fb      	str	r3, [r7, #12]
 8001d44:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d46:	2300      	movs	r3, #0
 8001d48:	60bb      	str	r3, [r7, #8]
 8001d4a:	4b3d      	ldr	r3, [pc, #244]	; (8001e40 <MX_GPIO_Init+0x148>)
 8001d4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d4e:	4a3c      	ldr	r2, [pc, #240]	; (8001e40 <MX_GPIO_Init+0x148>)
 8001d50:	f043 0301 	orr.w	r3, r3, #1
 8001d54:	6313      	str	r3, [r2, #48]	; 0x30
 8001d56:	4b3a      	ldr	r3, [pc, #232]	; (8001e40 <MX_GPIO_Init+0x148>)
 8001d58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d5a:	f003 0301 	and.w	r3, r3, #1
 8001d5e:	60bb      	str	r3, [r7, #8]
 8001d60:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d62:	2300      	movs	r3, #0
 8001d64:	607b      	str	r3, [r7, #4]
 8001d66:	4b36      	ldr	r3, [pc, #216]	; (8001e40 <MX_GPIO_Init+0x148>)
 8001d68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d6a:	4a35      	ldr	r2, [pc, #212]	; (8001e40 <MX_GPIO_Init+0x148>)
 8001d6c:	f043 0302 	orr.w	r3, r3, #2
 8001d70:	6313      	str	r3, [r2, #48]	; 0x30
 8001d72:	4b33      	ldr	r3, [pc, #204]	; (8001e40 <MX_GPIO_Init+0x148>)
 8001d74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d76:	f003 0302 	and.w	r3, r3, #2
 8001d7a:	607b      	str	r3, [r7, #4]
 8001d7c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SD_SPI2_CS_GPIO_Port, SD_SPI2_CS_Pin, GPIO_PIN_RESET);
 8001d7e:	2200      	movs	r2, #0
 8001d80:	2102      	movs	r1, #2
 8001d82:	4830      	ldr	r0, [pc, #192]	; (8001e44 <MX_GPIO_Init+0x14c>)
 8001d84:	f001 f936 	bl	8002ff4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001d88:	2200      	movs	r2, #0
 8001d8a:	2120      	movs	r1, #32
 8001d8c:	482e      	ldr	r0, [pc, #184]	; (8001e48 <MX_GPIO_Init+0x150>)
 8001d8e:	f001 f931 	bl	8002ff4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DAC_SPI2_CS_GPIO_Port, DAC_SPI2_CS_Pin, GPIO_PIN_RESET);
 8001d92:	2200      	movs	r2, #0
 8001d94:	2104      	movs	r1, #4
 8001d96:	482d      	ldr	r0, [pc, #180]	; (8001e4c <MX_GPIO_Init+0x154>)
 8001d98:	f001 f92c 	bl	8002ff4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001d9c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001da0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001da2:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001da6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001da8:	2300      	movs	r3, #0
 8001daa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001dac:	f107 0314 	add.w	r3, r7, #20
 8001db0:	4619      	mov	r1, r3
 8001db2:	4824      	ldr	r0, [pc, #144]	; (8001e44 <MX_GPIO_Init+0x14c>)
 8001db4:	f000 ff9a 	bl	8002cec <HAL_GPIO_Init>

  /*Configure GPIO pin : SD_SPI2_CS_Pin */
  GPIO_InitStruct.Pin = SD_SPI2_CS_Pin;
 8001db8:	2302      	movs	r3, #2
 8001dba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001dbc:	2301      	movs	r3, #1
 8001dbe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SD_SPI2_CS_GPIO_Port, &GPIO_InitStruct);
 8001dc8:	f107 0314 	add.w	r3, r7, #20
 8001dcc:	4619      	mov	r1, r3
 8001dce:	481d      	ldr	r0, [pc, #116]	; (8001e44 <MX_GPIO_Init+0x14c>)
 8001dd0:	f000 ff8c 	bl	8002cec <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001dd4:	2320      	movs	r3, #32
 8001dd6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001dd8:	2301      	movs	r3, #1
 8001dda:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ddc:	2300      	movs	r3, #0
 8001dde:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001de0:	2300      	movs	r3, #0
 8001de2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001de4:	f107 0314 	add.w	r3, r7, #20
 8001de8:	4619      	mov	r1, r3
 8001dea:	4817      	ldr	r0, [pc, #92]	; (8001e48 <MX_GPIO_Init+0x150>)
 8001dec:	f000 ff7e 	bl	8002cec <HAL_GPIO_Init>

  /*Configure GPIO pin : DAC_SPI2_CS_Pin */
  GPIO_InitStruct.Pin = DAC_SPI2_CS_Pin;
 8001df0:	2304      	movs	r3, #4
 8001df2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001df4:	2301      	movs	r3, #1
 8001df6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001df8:	2300      	movs	r3, #0
 8001dfa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dfc:	2300      	movs	r3, #0
 8001dfe:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(DAC_SPI2_CS_GPIO_Port, &GPIO_InitStruct);
 8001e00:	f107 0314 	add.w	r3, r7, #20
 8001e04:	4619      	mov	r1, r3
 8001e06:	4811      	ldr	r0, [pc, #68]	; (8001e4c <MX_GPIO_Init+0x154>)
 8001e08:	f000 ff70 	bl	8002cec <HAL_GPIO_Init>

  /*Configure GPIO pin : IMU_IT1_Pin */
  GPIO_InitStruct.Pin = IMU_IT1_Pin;
 8001e0c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001e10:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001e12:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001e16:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e18:	2300      	movs	r3, #0
 8001e1a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(IMU_IT1_GPIO_Port, &GPIO_InitStruct);
 8001e1c:	f107 0314 	add.w	r3, r7, #20
 8001e20:	4619      	mov	r1, r3
 8001e22:	4809      	ldr	r0, [pc, #36]	; (8001e48 <MX_GPIO_Init+0x150>)
 8001e24:	f000 ff62 	bl	8002cec <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 1, 0);
 8001e28:	2200      	movs	r2, #0
 8001e2a:	2101      	movs	r1, #1
 8001e2c:	2017      	movs	r0, #23
 8001e2e:	f000 ff26 	bl	8002c7e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001e32:	2017      	movs	r0, #23
 8001e34:	f000 ff3f 	bl	8002cb6 <HAL_NVIC_EnableIRQ>

}
 8001e38:	bf00      	nop
 8001e3a:	3728      	adds	r7, #40	; 0x28
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	bd80      	pop	{r7, pc}
 8001e40:	40023800 	.word	0x40023800
 8001e44:	40020800 	.word	0x40020800
 8001e48:	40020000 	.word	0x40020000
 8001e4c:	40020400 	.word	0x40020400

08001e50 <__io_putchar>:
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
  #define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /* __GNUC__ */
PUTCHAR_PROTOTYPE
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	b082      	sub	sp, #8
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 8001e58:	1d39      	adds	r1, r7, #4
 8001e5a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001e5e:	2201      	movs	r2, #1
 8001e60:	4803      	ldr	r0, [pc, #12]	; (8001e70 <__io_putchar+0x20>)
 8001e62:	f003 f9b2 	bl	80051ca <HAL_UART_Transmit>
  return ch;
 8001e66:	687b      	ldr	r3, [r7, #4]
}
 8001e68:	4618      	mov	r0, r3
 8001e6a:	3708      	adds	r7, #8
 8001e6c:	46bd      	mov	sp, r7
 8001e6e:	bd80      	pop	{r7, pc}
 8001e70:	20000364 	.word	0x20000364

08001e74 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e74:	b480      	push	{r7}
 8001e76:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001e78:	b672      	cpsid	i
}
 8001e7a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001e7c:	e7fe      	b.n	8001e7c <Error_Handler+0x8>
	...

08001e80 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b082      	sub	sp, #8
 8001e84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e86:	2300      	movs	r3, #0
 8001e88:	607b      	str	r3, [r7, #4]
 8001e8a:	4b10      	ldr	r3, [pc, #64]	; (8001ecc <HAL_MspInit+0x4c>)
 8001e8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e8e:	4a0f      	ldr	r2, [pc, #60]	; (8001ecc <HAL_MspInit+0x4c>)
 8001e90:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001e94:	6453      	str	r3, [r2, #68]	; 0x44
 8001e96:	4b0d      	ldr	r3, [pc, #52]	; (8001ecc <HAL_MspInit+0x4c>)
 8001e98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e9a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001e9e:	607b      	str	r3, [r7, #4]
 8001ea0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	603b      	str	r3, [r7, #0]
 8001ea6:	4b09      	ldr	r3, [pc, #36]	; (8001ecc <HAL_MspInit+0x4c>)
 8001ea8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eaa:	4a08      	ldr	r2, [pc, #32]	; (8001ecc <HAL_MspInit+0x4c>)
 8001eac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001eb0:	6413      	str	r3, [r2, #64]	; 0x40
 8001eb2:	4b06      	ldr	r3, [pc, #24]	; (8001ecc <HAL_MspInit+0x4c>)
 8001eb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eb6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001eba:	603b      	str	r3, [r7, #0]
 8001ebc:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_2);
 8001ebe:	2005      	movs	r0, #5
 8001ec0:	f000 fed2 	bl	8002c68 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ec4:	bf00      	nop
 8001ec6:	3708      	adds	r7, #8
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	bd80      	pop	{r7, pc}
 8001ecc:	40023800 	.word	0x40023800

08001ed0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	b08a      	sub	sp, #40	; 0x28
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ed8:	f107 0314 	add.w	r3, r7, #20
 8001edc:	2200      	movs	r2, #0
 8001ede:	601a      	str	r2, [r3, #0]
 8001ee0:	605a      	str	r2, [r3, #4]
 8001ee2:	609a      	str	r2, [r3, #8]
 8001ee4:	60da      	str	r2, [r3, #12]
 8001ee6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	4a24      	ldr	r2, [pc, #144]	; (8001f80 <HAL_ADC_MspInit+0xb0>)
 8001eee:	4293      	cmp	r3, r2
 8001ef0:	d141      	bne.n	8001f76 <HAL_ADC_MspInit+0xa6>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	613b      	str	r3, [r7, #16]
 8001ef6:	4b23      	ldr	r3, [pc, #140]	; (8001f84 <HAL_ADC_MspInit+0xb4>)
 8001ef8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001efa:	4a22      	ldr	r2, [pc, #136]	; (8001f84 <HAL_ADC_MspInit+0xb4>)
 8001efc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f00:	6453      	str	r3, [r2, #68]	; 0x44
 8001f02:	4b20      	ldr	r3, [pc, #128]	; (8001f84 <HAL_ADC_MspInit+0xb4>)
 8001f04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f06:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f0a:	613b      	str	r3, [r7, #16]
 8001f0c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f0e:	2300      	movs	r3, #0
 8001f10:	60fb      	str	r3, [r7, #12]
 8001f12:	4b1c      	ldr	r3, [pc, #112]	; (8001f84 <HAL_ADC_MspInit+0xb4>)
 8001f14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f16:	4a1b      	ldr	r2, [pc, #108]	; (8001f84 <HAL_ADC_MspInit+0xb4>)
 8001f18:	f043 0304 	orr.w	r3, r3, #4
 8001f1c:	6313      	str	r3, [r2, #48]	; 0x30
 8001f1e:	4b19      	ldr	r3, [pc, #100]	; (8001f84 <HAL_ADC_MspInit+0xb4>)
 8001f20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f22:	f003 0304 	and.w	r3, r3, #4
 8001f26:	60fb      	str	r3, [r7, #12]
 8001f28:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	60bb      	str	r3, [r7, #8]
 8001f2e:	4b15      	ldr	r3, [pc, #84]	; (8001f84 <HAL_ADC_MspInit+0xb4>)
 8001f30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f32:	4a14      	ldr	r2, [pc, #80]	; (8001f84 <HAL_ADC_MspInit+0xb4>)
 8001f34:	f043 0302 	orr.w	r3, r3, #2
 8001f38:	6313      	str	r3, [r2, #48]	; 0x30
 8001f3a:	4b12      	ldr	r3, [pc, #72]	; (8001f84 <HAL_ADC_MspInit+0xb4>)
 8001f3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f3e:	f003 0302 	and.w	r3, r3, #2
 8001f42:	60bb      	str	r3, [r7, #8]
 8001f44:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN10
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = ULTRA_RIGHT_ADC_IN10_Pin;
 8001f46:	2301      	movs	r3, #1
 8001f48:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001f4a:	2303      	movs	r3, #3
 8001f4c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f4e:	2300      	movs	r3, #0
 8001f50:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(ULTRA_RIGHT_ADC_IN10_GPIO_Port, &GPIO_InitStruct);
 8001f52:	f107 0314 	add.w	r3, r7, #20
 8001f56:	4619      	mov	r1, r3
 8001f58:	480b      	ldr	r0, [pc, #44]	; (8001f88 <HAL_ADC_MspInit+0xb8>)
 8001f5a:	f000 fec7 	bl	8002cec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ULTRA_LEFT_ADC_IN8_Pin|ULTRA_CENTER_ADC1_IN9_Pin;
 8001f5e:	2303      	movs	r3, #3
 8001f60:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001f62:	2303      	movs	r3, #3
 8001f64:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f66:	2300      	movs	r3, #0
 8001f68:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f6a:	f107 0314 	add.w	r3, r7, #20
 8001f6e:	4619      	mov	r1, r3
 8001f70:	4806      	ldr	r0, [pc, #24]	; (8001f8c <HAL_ADC_MspInit+0xbc>)
 8001f72:	f000 febb 	bl	8002cec <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001f76:	bf00      	nop
 8001f78:	3728      	adds	r7, #40	; 0x28
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	bd80      	pop	{r7, pc}
 8001f7e:	bf00      	nop
 8001f80:	40012000 	.word	0x40012000
 8001f84:	40023800 	.word	0x40023800
 8001f88:	40020800 	.word	0x40020800
 8001f8c:	40020400 	.word	0x40020400

08001f90 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b08a      	sub	sp, #40	; 0x28
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f98:	f107 0314 	add.w	r3, r7, #20
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	601a      	str	r2, [r3, #0]
 8001fa0:	605a      	str	r2, [r3, #4]
 8001fa2:	609a      	str	r2, [r3, #8]
 8001fa4:	60da      	str	r2, [r3, #12]
 8001fa6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	4a19      	ldr	r2, [pc, #100]	; (8002014 <HAL_I2C_MspInit+0x84>)
 8001fae:	4293      	cmp	r3, r2
 8001fb0:	d12b      	bne.n	800200a <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	613b      	str	r3, [r7, #16]
 8001fb6:	4b18      	ldr	r3, [pc, #96]	; (8002018 <HAL_I2C_MspInit+0x88>)
 8001fb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fba:	4a17      	ldr	r2, [pc, #92]	; (8002018 <HAL_I2C_MspInit+0x88>)
 8001fbc:	f043 0302 	orr.w	r3, r3, #2
 8001fc0:	6313      	str	r3, [r2, #48]	; 0x30
 8001fc2:	4b15      	ldr	r3, [pc, #84]	; (8002018 <HAL_I2C_MspInit+0x88>)
 8001fc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fc6:	f003 0302 	and.w	r3, r3, #2
 8001fca:	613b      	str	r3, [r7, #16]
 8001fcc:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = IMU_I2C1_SCL_Pin|IMU_I2C1_SDA_Pin;
 8001fce:	23c0      	movs	r3, #192	; 0xc0
 8001fd0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001fd2:	2312      	movs	r3, #18
 8001fd4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fda:	2303      	movs	r3, #3
 8001fdc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001fde:	2304      	movs	r3, #4
 8001fe0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001fe2:	f107 0314 	add.w	r3, r7, #20
 8001fe6:	4619      	mov	r1, r3
 8001fe8:	480c      	ldr	r0, [pc, #48]	; (800201c <HAL_I2C_MspInit+0x8c>)
 8001fea:	f000 fe7f 	bl	8002cec <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001fee:	2300      	movs	r3, #0
 8001ff0:	60fb      	str	r3, [r7, #12]
 8001ff2:	4b09      	ldr	r3, [pc, #36]	; (8002018 <HAL_I2C_MspInit+0x88>)
 8001ff4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ff6:	4a08      	ldr	r2, [pc, #32]	; (8002018 <HAL_I2C_MspInit+0x88>)
 8001ff8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001ffc:	6413      	str	r3, [r2, #64]	; 0x40
 8001ffe:	4b06      	ldr	r3, [pc, #24]	; (8002018 <HAL_I2C_MspInit+0x88>)
 8002000:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002002:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002006:	60fb      	str	r3, [r7, #12]
 8002008:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800200a:	bf00      	nop
 800200c:	3728      	adds	r7, #40	; 0x28
 800200e:	46bd      	mov	sp, r7
 8002010:	bd80      	pop	{r7, pc}
 8002012:	bf00      	nop
 8002014:	40005400 	.word	0x40005400
 8002018:	40023800 	.word	0x40023800
 800201c:	40020400 	.word	0x40020400

08002020 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	b08c      	sub	sp, #48	; 0x30
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002028:	f107 031c 	add.w	r3, r7, #28
 800202c:	2200      	movs	r2, #0
 800202e:	601a      	str	r2, [r3, #0]
 8002030:	605a      	str	r2, [r3, #4]
 8002032:	609a      	str	r2, [r3, #8]
 8002034:	60da      	str	r2, [r3, #12]
 8002036:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	4a42      	ldr	r2, [pc, #264]	; (8002148 <HAL_SPI_MspInit+0x128>)
 800203e:	4293      	cmp	r3, r2
 8002040:	d14b      	bne.n	80020da <HAL_SPI_MspInit+0xba>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002042:	2300      	movs	r3, #0
 8002044:	61bb      	str	r3, [r7, #24]
 8002046:	4b41      	ldr	r3, [pc, #260]	; (800214c <HAL_SPI_MspInit+0x12c>)
 8002048:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800204a:	4a40      	ldr	r2, [pc, #256]	; (800214c <HAL_SPI_MspInit+0x12c>)
 800204c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002050:	6413      	str	r3, [r2, #64]	; 0x40
 8002052:	4b3e      	ldr	r3, [pc, #248]	; (800214c <HAL_SPI_MspInit+0x12c>)
 8002054:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002056:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800205a:	61bb      	str	r3, [r7, #24]
 800205c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800205e:	2300      	movs	r3, #0
 8002060:	617b      	str	r3, [r7, #20]
 8002062:	4b3a      	ldr	r3, [pc, #232]	; (800214c <HAL_SPI_MspInit+0x12c>)
 8002064:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002066:	4a39      	ldr	r2, [pc, #228]	; (800214c <HAL_SPI_MspInit+0x12c>)
 8002068:	f043 0304 	orr.w	r3, r3, #4
 800206c:	6313      	str	r3, [r2, #48]	; 0x30
 800206e:	4b37      	ldr	r3, [pc, #220]	; (800214c <HAL_SPI_MspInit+0x12c>)
 8002070:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002072:	f003 0304 	and.w	r3, r3, #4
 8002076:	617b      	str	r3, [r7, #20]
 8002078:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800207a:	2300      	movs	r3, #0
 800207c:	613b      	str	r3, [r7, #16]
 800207e:	4b33      	ldr	r3, [pc, #204]	; (800214c <HAL_SPI_MspInit+0x12c>)
 8002080:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002082:	4a32      	ldr	r2, [pc, #200]	; (800214c <HAL_SPI_MspInit+0x12c>)
 8002084:	f043 0302 	orr.w	r3, r3, #2
 8002088:	6313      	str	r3, [r2, #48]	; 0x30
 800208a:	4b30      	ldr	r3, [pc, #192]	; (800214c <HAL_SPI_MspInit+0x12c>)
 800208c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800208e:	f003 0302 	and.w	r3, r3, #2
 8002092:	613b      	str	r3, [r7, #16]
 8002094:	693b      	ldr	r3, [r7, #16]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = SD_SPI2_MISO_Pin|SD_SPI2_MOSI_Pin;
 8002096:	230c      	movs	r3, #12
 8002098:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800209a:	2302      	movs	r3, #2
 800209c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800209e:	2300      	movs	r3, #0
 80020a0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020a2:	2303      	movs	r3, #3
 80020a4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80020a6:	2305      	movs	r3, #5
 80020a8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80020aa:	f107 031c 	add.w	r3, r7, #28
 80020ae:	4619      	mov	r1, r3
 80020b0:	4827      	ldr	r0, [pc, #156]	; (8002150 <HAL_SPI_MspInit+0x130>)
 80020b2:	f000 fe1b 	bl	8002cec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SD_SPI2_SCK_Pin;
 80020b6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80020ba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020bc:	2302      	movs	r3, #2
 80020be:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020c0:	2300      	movs	r3, #0
 80020c2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020c4:	2303      	movs	r3, #3
 80020c6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80020c8:	2305      	movs	r3, #5
 80020ca:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(SD_SPI2_SCK_GPIO_Port, &GPIO_InitStruct);
 80020cc:	f107 031c 	add.w	r3, r7, #28
 80020d0:	4619      	mov	r1, r3
 80020d2:	4820      	ldr	r0, [pc, #128]	; (8002154 <HAL_SPI_MspInit+0x134>)
 80020d4:	f000 fe0a 	bl	8002cec <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 80020d8:	e031      	b.n	800213e <HAL_SPI_MspInit+0x11e>
  else if(hspi->Instance==SPI3)
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	4a1e      	ldr	r2, [pc, #120]	; (8002158 <HAL_SPI_MspInit+0x138>)
 80020e0:	4293      	cmp	r3, r2
 80020e2:	d12c      	bne.n	800213e <HAL_SPI_MspInit+0x11e>
    __HAL_RCC_SPI3_CLK_ENABLE();
 80020e4:	2300      	movs	r3, #0
 80020e6:	60fb      	str	r3, [r7, #12]
 80020e8:	4b18      	ldr	r3, [pc, #96]	; (800214c <HAL_SPI_MspInit+0x12c>)
 80020ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020ec:	4a17      	ldr	r2, [pc, #92]	; (800214c <HAL_SPI_MspInit+0x12c>)
 80020ee:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80020f2:	6413      	str	r3, [r2, #64]	; 0x40
 80020f4:	4b15      	ldr	r3, [pc, #84]	; (800214c <HAL_SPI_MspInit+0x12c>)
 80020f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020f8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80020fc:	60fb      	str	r3, [r7, #12]
 80020fe:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002100:	2300      	movs	r3, #0
 8002102:	60bb      	str	r3, [r7, #8]
 8002104:	4b11      	ldr	r3, [pc, #68]	; (800214c <HAL_SPI_MspInit+0x12c>)
 8002106:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002108:	4a10      	ldr	r2, [pc, #64]	; (800214c <HAL_SPI_MspInit+0x12c>)
 800210a:	f043 0304 	orr.w	r3, r3, #4
 800210e:	6313      	str	r3, [r2, #48]	; 0x30
 8002110:	4b0e      	ldr	r3, [pc, #56]	; (800214c <HAL_SPI_MspInit+0x12c>)
 8002112:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002114:	f003 0304 	and.w	r3, r3, #4
 8002118:	60bb      	str	r3, [r7, #8]
 800211a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = DAC_SPI3_SCK_Pin|DAC_SPI3_MOSI_Pin;
 800211c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002120:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002122:	2302      	movs	r3, #2
 8002124:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002126:	2300      	movs	r3, #0
 8002128:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800212a:	2303      	movs	r3, #3
 800212c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800212e:	2306      	movs	r3, #6
 8002130:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002132:	f107 031c 	add.w	r3, r7, #28
 8002136:	4619      	mov	r1, r3
 8002138:	4805      	ldr	r0, [pc, #20]	; (8002150 <HAL_SPI_MspInit+0x130>)
 800213a:	f000 fdd7 	bl	8002cec <HAL_GPIO_Init>
}
 800213e:	bf00      	nop
 8002140:	3730      	adds	r7, #48	; 0x30
 8002142:	46bd      	mov	sp, r7
 8002144:	bd80      	pop	{r7, pc}
 8002146:	bf00      	nop
 8002148:	40003800 	.word	0x40003800
 800214c:	40023800 	.word	0x40023800
 8002150:	40020800 	.word	0x40020800
 8002154:	40020400 	.word	0x40020400
 8002158:	40003c00 	.word	0x40003c00

0800215c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	b08a      	sub	sp, #40	; 0x28
 8002160:	af00      	add	r7, sp, #0
 8002162:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002164:	f107 0314 	add.w	r3, r7, #20
 8002168:	2200      	movs	r2, #0
 800216a:	601a      	str	r2, [r3, #0]
 800216c:	605a      	str	r2, [r3, #4]
 800216e:	609a      	str	r2, [r3, #8]
 8002170:	60da      	str	r2, [r3, #12]
 8002172:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	4a19      	ldr	r2, [pc, #100]	; (80021e0 <HAL_UART_MspInit+0x84>)
 800217a:	4293      	cmp	r3, r2
 800217c:	d12b      	bne.n	80021d6 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800217e:	2300      	movs	r3, #0
 8002180:	613b      	str	r3, [r7, #16]
 8002182:	4b18      	ldr	r3, [pc, #96]	; (80021e4 <HAL_UART_MspInit+0x88>)
 8002184:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002186:	4a17      	ldr	r2, [pc, #92]	; (80021e4 <HAL_UART_MspInit+0x88>)
 8002188:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800218c:	6413      	str	r3, [r2, #64]	; 0x40
 800218e:	4b15      	ldr	r3, [pc, #84]	; (80021e4 <HAL_UART_MspInit+0x88>)
 8002190:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002192:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002196:	613b      	str	r3, [r7, #16]
 8002198:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800219a:	2300      	movs	r3, #0
 800219c:	60fb      	str	r3, [r7, #12]
 800219e:	4b11      	ldr	r3, [pc, #68]	; (80021e4 <HAL_UART_MspInit+0x88>)
 80021a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021a2:	4a10      	ldr	r2, [pc, #64]	; (80021e4 <HAL_UART_MspInit+0x88>)
 80021a4:	f043 0301 	orr.w	r3, r3, #1
 80021a8:	6313      	str	r3, [r2, #48]	; 0x30
 80021aa:	4b0e      	ldr	r3, [pc, #56]	; (80021e4 <HAL_UART_MspInit+0x88>)
 80021ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ae:	f003 0301 	and.w	r3, r3, #1
 80021b2:	60fb      	str	r3, [r7, #12]
 80021b4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = DEBUG_USART_TX_Pin|DEBUG_USART_RX_Pin;
 80021b6:	230c      	movs	r3, #12
 80021b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021ba:	2302      	movs	r3, #2
 80021bc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021be:	2300      	movs	r3, #0
 80021c0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021c2:	2300      	movs	r3, #0
 80021c4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80021c6:	2307      	movs	r3, #7
 80021c8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021ca:	f107 0314 	add.w	r3, r7, #20
 80021ce:	4619      	mov	r1, r3
 80021d0:	4805      	ldr	r0, [pc, #20]	; (80021e8 <HAL_UART_MspInit+0x8c>)
 80021d2:	f000 fd8b 	bl	8002cec <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80021d6:	bf00      	nop
 80021d8:	3728      	adds	r7, #40	; 0x28
 80021da:	46bd      	mov	sp, r7
 80021dc:	bd80      	pop	{r7, pc}
 80021de:	bf00      	nop
 80021e0:	40004400 	.word	0x40004400
 80021e4:	40023800 	.word	0x40023800
 80021e8:	40020000 	.word	0x40020000

080021ec <SDTimer_Handler>:
/* USER CODE BEGIN 0 */
volatile uint8_t FatFsCnt = 0;
volatile extern uint8_t Timer1, Timer2;
extern IMU_t imu;

void SDTimer_Handler() {
 80021ec:	b480      	push	{r7}
 80021ee:	af00      	add	r7, sp, #0

	if (Timer1 > 0) {
 80021f0:	4b0e      	ldr	r3, [pc, #56]	; (800222c <SDTimer_Handler+0x40>)
 80021f2:	781b      	ldrb	r3, [r3, #0]
 80021f4:	b2db      	uxtb	r3, r3
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d006      	beq.n	8002208 <SDTimer_Handler+0x1c>
		--Timer1;
 80021fa:	4b0c      	ldr	r3, [pc, #48]	; (800222c <SDTimer_Handler+0x40>)
 80021fc:	781b      	ldrb	r3, [r3, #0]
 80021fe:	b2db      	uxtb	r3, r3
 8002200:	3b01      	subs	r3, #1
 8002202:	b2da      	uxtb	r2, r3
 8002204:	4b09      	ldr	r3, [pc, #36]	; (800222c <SDTimer_Handler+0x40>)
 8002206:	701a      	strb	r2, [r3, #0]
	}

	if (Timer2 > 0) {
 8002208:	4b09      	ldr	r3, [pc, #36]	; (8002230 <SDTimer_Handler+0x44>)
 800220a:	781b      	ldrb	r3, [r3, #0]
 800220c:	b2db      	uxtb	r3, r3
 800220e:	2b00      	cmp	r3, #0
 8002210:	d006      	beq.n	8002220 <SDTimer_Handler+0x34>
		--Timer2;
 8002212:	4b07      	ldr	r3, [pc, #28]	; (8002230 <SDTimer_Handler+0x44>)
 8002214:	781b      	ldrb	r3, [r3, #0]
 8002216:	b2db      	uxtb	r3, r3
 8002218:	3b01      	subs	r3, #1
 800221a:	b2da      	uxtb	r2, r3
 800221c:	4b04      	ldr	r3, [pc, #16]	; (8002230 <SDTimer_Handler+0x44>)
 800221e:	701a      	strb	r2, [r3, #0]
	}
}
 8002220:	bf00      	nop
 8002222:	46bd      	mov	sp, r7
 8002224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002228:	4770      	bx	lr
 800222a:	bf00      	nop
 800222c:	20000210 	.word	0x20000210
 8002230:	20000212 	.word	0x20000212

08002234 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002234:	b480      	push	{r7}
 8002236:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002238:	e7fe      	b.n	8002238 <NMI_Handler+0x4>

0800223a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800223a:	b480      	push	{r7}
 800223c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800223e:	e7fe      	b.n	800223e <HardFault_Handler+0x4>

08002240 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002240:	b480      	push	{r7}
 8002242:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002244:	e7fe      	b.n	8002244 <MemManage_Handler+0x4>

08002246 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002246:	b480      	push	{r7}
 8002248:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800224a:	e7fe      	b.n	800224a <BusFault_Handler+0x4>

0800224c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800224c:	b480      	push	{r7}
 800224e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002250:	e7fe      	b.n	8002250 <UsageFault_Handler+0x4>

08002252 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002252:	b480      	push	{r7}
 8002254:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002256:	bf00      	nop
 8002258:	46bd      	mov	sp, r7
 800225a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225e:	4770      	bx	lr

08002260 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002260:	b480      	push	{r7}
 8002262:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002264:	bf00      	nop
 8002266:	46bd      	mov	sp, r7
 8002268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226c:	4770      	bx	lr

0800226e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800226e:	b480      	push	{r7}
 8002270:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002272:	bf00      	nop
 8002274:	46bd      	mov	sp, r7
 8002276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227a:	4770      	bx	lr

0800227c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800227c:	b580      	push	{r7, lr}
 800227e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

	++FatFsCnt;
 8002280:	4b0a      	ldr	r3, [pc, #40]	; (80022ac <SysTick_Handler+0x30>)
 8002282:	781b      	ldrb	r3, [r3, #0]
 8002284:	b2db      	uxtb	r3, r3
 8002286:	3301      	adds	r3, #1
 8002288:	b2da      	uxtb	r2, r3
 800228a:	4b08      	ldr	r3, [pc, #32]	; (80022ac <SysTick_Handler+0x30>)
 800228c:	701a      	strb	r2, [r3, #0]

	if (FatFsCnt >= 10) {
 800228e:	4b07      	ldr	r3, [pc, #28]	; (80022ac <SysTick_Handler+0x30>)
 8002290:	781b      	ldrb	r3, [r3, #0]
 8002292:	b2db      	uxtb	r3, r3
 8002294:	2b09      	cmp	r3, #9
 8002296:	d904      	bls.n	80022a2 <SysTick_Handler+0x26>
		FatFsCnt = 0;
 8002298:	4b04      	ldr	r3, [pc, #16]	; (80022ac <SysTick_Handler+0x30>)
 800229a:	2200      	movs	r2, #0
 800229c:	701a      	strb	r2, [r3, #0]
		SDTimer_Handler();
 800229e:	f7ff ffa5 	bl	80021ec <SDTimer_Handler>
	}

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80022a2:	f000 f96b 	bl	800257c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80022a6:	bf00      	nop
 80022a8:	bd80      	pop	{r7, pc}
 80022aa:	bf00      	nop
 80022ac:	200003b4 	.word	0x200003b4

080022b0 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

	printf("Interrupt triggered\n\r");
 80022b4:	4805      	ldr	r0, [pc, #20]	; (80022cc <EXTI9_5_IRQHandler+0x1c>)
 80022b6:	f004 f861 	bl	800637c <iprintf>
	imu_clear_int1(&imu);
 80022ba:	4805      	ldr	r0, [pc, #20]	; (80022d0 <EXTI9_5_IRQHandler+0x20>)
 80022bc:	f7ff fb4c 	bl	8001958 <imu_clear_int1>


  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(IMU_IT1_Pin);
 80022c0:	f44f 7080 	mov.w	r0, #256	; 0x100
 80022c4:	f000 feb0 	bl	8003028 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80022c8:	bf00      	nop
 80022ca:	bd80      	pop	{r7, pc}
 80022cc:	08008520 	.word	0x08008520
 80022d0:	200003a8 	.word	0x200003a8

080022d4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80022d4:	b480      	push	{r7}
 80022d6:	af00      	add	r7, sp, #0
	return 1;
 80022d8:	2301      	movs	r3, #1
}
 80022da:	4618      	mov	r0, r3
 80022dc:	46bd      	mov	sp, r7
 80022de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e2:	4770      	bx	lr

080022e4 <_kill>:

int _kill(int pid, int sig)
{
 80022e4:	b580      	push	{r7, lr}
 80022e6:	b082      	sub	sp, #8
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	6078      	str	r0, [r7, #4]
 80022ec:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80022ee:	f003 fba9 	bl	8005a44 <__errno>
 80022f2:	4603      	mov	r3, r0
 80022f4:	2216      	movs	r2, #22
 80022f6:	601a      	str	r2, [r3, #0]
	return -1;
 80022f8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80022fc:	4618      	mov	r0, r3
 80022fe:	3708      	adds	r7, #8
 8002300:	46bd      	mov	sp, r7
 8002302:	bd80      	pop	{r7, pc}

08002304 <_exit>:

void _exit (int status)
{
 8002304:	b580      	push	{r7, lr}
 8002306:	b082      	sub	sp, #8
 8002308:	af00      	add	r7, sp, #0
 800230a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800230c:	f04f 31ff 	mov.w	r1, #4294967295
 8002310:	6878      	ldr	r0, [r7, #4]
 8002312:	f7ff ffe7 	bl	80022e4 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002316:	e7fe      	b.n	8002316 <_exit+0x12>

08002318 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002318:	b580      	push	{r7, lr}
 800231a:	b086      	sub	sp, #24
 800231c:	af00      	add	r7, sp, #0
 800231e:	60f8      	str	r0, [r7, #12]
 8002320:	60b9      	str	r1, [r7, #8]
 8002322:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002324:	2300      	movs	r3, #0
 8002326:	617b      	str	r3, [r7, #20]
 8002328:	e00a      	b.n	8002340 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800232a:	f3af 8000 	nop.w
 800232e:	4601      	mov	r1, r0
 8002330:	68bb      	ldr	r3, [r7, #8]
 8002332:	1c5a      	adds	r2, r3, #1
 8002334:	60ba      	str	r2, [r7, #8]
 8002336:	b2ca      	uxtb	r2, r1
 8002338:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800233a:	697b      	ldr	r3, [r7, #20]
 800233c:	3301      	adds	r3, #1
 800233e:	617b      	str	r3, [r7, #20]
 8002340:	697a      	ldr	r2, [r7, #20]
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	429a      	cmp	r2, r3
 8002346:	dbf0      	blt.n	800232a <_read+0x12>
	}

return len;
 8002348:	687b      	ldr	r3, [r7, #4]
}
 800234a:	4618      	mov	r0, r3
 800234c:	3718      	adds	r7, #24
 800234e:	46bd      	mov	sp, r7
 8002350:	bd80      	pop	{r7, pc}

08002352 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002352:	b580      	push	{r7, lr}
 8002354:	b086      	sub	sp, #24
 8002356:	af00      	add	r7, sp, #0
 8002358:	60f8      	str	r0, [r7, #12]
 800235a:	60b9      	str	r1, [r7, #8]
 800235c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800235e:	2300      	movs	r3, #0
 8002360:	617b      	str	r3, [r7, #20]
 8002362:	e009      	b.n	8002378 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002364:	68bb      	ldr	r3, [r7, #8]
 8002366:	1c5a      	adds	r2, r3, #1
 8002368:	60ba      	str	r2, [r7, #8]
 800236a:	781b      	ldrb	r3, [r3, #0]
 800236c:	4618      	mov	r0, r3
 800236e:	f7ff fd6f 	bl	8001e50 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002372:	697b      	ldr	r3, [r7, #20]
 8002374:	3301      	adds	r3, #1
 8002376:	617b      	str	r3, [r7, #20]
 8002378:	697a      	ldr	r2, [r7, #20]
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	429a      	cmp	r2, r3
 800237e:	dbf1      	blt.n	8002364 <_write+0x12>
	}
	return len;
 8002380:	687b      	ldr	r3, [r7, #4]
}
 8002382:	4618      	mov	r0, r3
 8002384:	3718      	adds	r7, #24
 8002386:	46bd      	mov	sp, r7
 8002388:	bd80      	pop	{r7, pc}

0800238a <_close>:

int _close(int file)
{
 800238a:	b480      	push	{r7}
 800238c:	b083      	sub	sp, #12
 800238e:	af00      	add	r7, sp, #0
 8002390:	6078      	str	r0, [r7, #4]
	return -1;
 8002392:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002396:	4618      	mov	r0, r3
 8002398:	370c      	adds	r7, #12
 800239a:	46bd      	mov	sp, r7
 800239c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a0:	4770      	bx	lr

080023a2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80023a2:	b480      	push	{r7}
 80023a4:	b083      	sub	sp, #12
 80023a6:	af00      	add	r7, sp, #0
 80023a8:	6078      	str	r0, [r7, #4]
 80023aa:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80023ac:	683b      	ldr	r3, [r7, #0]
 80023ae:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80023b2:	605a      	str	r2, [r3, #4]
	return 0;
 80023b4:	2300      	movs	r3, #0
}
 80023b6:	4618      	mov	r0, r3
 80023b8:	370c      	adds	r7, #12
 80023ba:	46bd      	mov	sp, r7
 80023bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c0:	4770      	bx	lr

080023c2 <_isatty>:

int _isatty(int file)
{
 80023c2:	b480      	push	{r7}
 80023c4:	b083      	sub	sp, #12
 80023c6:	af00      	add	r7, sp, #0
 80023c8:	6078      	str	r0, [r7, #4]
	return 1;
 80023ca:	2301      	movs	r3, #1
}
 80023cc:	4618      	mov	r0, r3
 80023ce:	370c      	adds	r7, #12
 80023d0:	46bd      	mov	sp, r7
 80023d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d6:	4770      	bx	lr

080023d8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80023d8:	b480      	push	{r7}
 80023da:	b085      	sub	sp, #20
 80023dc:	af00      	add	r7, sp, #0
 80023de:	60f8      	str	r0, [r7, #12]
 80023e0:	60b9      	str	r1, [r7, #8]
 80023e2:	607a      	str	r2, [r7, #4]
	return 0;
 80023e4:	2300      	movs	r3, #0
}
 80023e6:	4618      	mov	r0, r3
 80023e8:	3714      	adds	r7, #20
 80023ea:	46bd      	mov	sp, r7
 80023ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f0:	4770      	bx	lr
	...

080023f4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	b086      	sub	sp, #24
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80023fc:	4a14      	ldr	r2, [pc, #80]	; (8002450 <_sbrk+0x5c>)
 80023fe:	4b15      	ldr	r3, [pc, #84]	; (8002454 <_sbrk+0x60>)
 8002400:	1ad3      	subs	r3, r2, r3
 8002402:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002404:	697b      	ldr	r3, [r7, #20]
 8002406:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002408:	4b13      	ldr	r3, [pc, #76]	; (8002458 <_sbrk+0x64>)
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	2b00      	cmp	r3, #0
 800240e:	d102      	bne.n	8002416 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002410:	4b11      	ldr	r3, [pc, #68]	; (8002458 <_sbrk+0x64>)
 8002412:	4a12      	ldr	r2, [pc, #72]	; (800245c <_sbrk+0x68>)
 8002414:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002416:	4b10      	ldr	r3, [pc, #64]	; (8002458 <_sbrk+0x64>)
 8002418:	681a      	ldr	r2, [r3, #0]
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	4413      	add	r3, r2
 800241e:	693a      	ldr	r2, [r7, #16]
 8002420:	429a      	cmp	r2, r3
 8002422:	d207      	bcs.n	8002434 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002424:	f003 fb0e 	bl	8005a44 <__errno>
 8002428:	4603      	mov	r3, r0
 800242a:	220c      	movs	r2, #12
 800242c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800242e:	f04f 33ff 	mov.w	r3, #4294967295
 8002432:	e009      	b.n	8002448 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002434:	4b08      	ldr	r3, [pc, #32]	; (8002458 <_sbrk+0x64>)
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800243a:	4b07      	ldr	r3, [pc, #28]	; (8002458 <_sbrk+0x64>)
 800243c:	681a      	ldr	r2, [r3, #0]
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	4413      	add	r3, r2
 8002442:	4a05      	ldr	r2, [pc, #20]	; (8002458 <_sbrk+0x64>)
 8002444:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002446:	68fb      	ldr	r3, [r7, #12]
}
 8002448:	4618      	mov	r0, r3
 800244a:	3718      	adds	r7, #24
 800244c:	46bd      	mov	sp, r7
 800244e:	bd80      	pop	{r7, pc}
 8002450:	20018000 	.word	0x20018000
 8002454:	00000400 	.word	0x00000400
 8002458:	200003b8 	.word	0x200003b8
 800245c:	200003e8 	.word	0x200003e8

08002460 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002460:	b480      	push	{r7}
 8002462:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002464:	4b06      	ldr	r3, [pc, #24]	; (8002480 <SystemInit+0x20>)
 8002466:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800246a:	4a05      	ldr	r2, [pc, #20]	; (8002480 <SystemInit+0x20>)
 800246c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002470:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002474:	bf00      	nop
 8002476:	46bd      	mov	sp, r7
 8002478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800247c:	4770      	bx	lr
 800247e:	bf00      	nop
 8002480:	e000ed00 	.word	0xe000ed00

08002484 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002484:	f8df d034 	ldr.w	sp, [pc, #52]	; 80024bc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002488:	480d      	ldr	r0, [pc, #52]	; (80024c0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800248a:	490e      	ldr	r1, [pc, #56]	; (80024c4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800248c:	4a0e      	ldr	r2, [pc, #56]	; (80024c8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800248e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002490:	e002      	b.n	8002498 <LoopCopyDataInit>

08002492 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002492:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002494:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002496:	3304      	adds	r3, #4

08002498 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002498:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800249a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800249c:	d3f9      	bcc.n	8002492 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800249e:	4a0b      	ldr	r2, [pc, #44]	; (80024cc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80024a0:	4c0b      	ldr	r4, [pc, #44]	; (80024d0 <LoopFillZerobss+0x26>)
  movs r3, #0
 80024a2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80024a4:	e001      	b.n	80024aa <LoopFillZerobss>

080024a6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80024a6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80024a8:	3204      	adds	r2, #4

080024aa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80024aa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80024ac:	d3fb      	bcc.n	80024a6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80024ae:	f7ff ffd7 	bl	8002460 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80024b2:	f003 facd 	bl	8005a50 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80024b6:	f7ff fa7b 	bl	80019b0 <main>
  bx  lr    
 80024ba:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80024bc:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80024c0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80024c4:	200001f4 	.word	0x200001f4
  ldr r2, =_sidata
 80024c8:	0800893c 	.word	0x0800893c
  ldr r2, =_sbss
 80024cc:	200001f4 	.word	0x200001f4
  ldr r4, =_ebss
 80024d0:	200003e4 	.word	0x200003e4

080024d4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80024d4:	e7fe      	b.n	80024d4 <ADC_IRQHandler>
	...

080024d8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80024dc:	4b0e      	ldr	r3, [pc, #56]	; (8002518 <HAL_Init+0x40>)
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	4a0d      	ldr	r2, [pc, #52]	; (8002518 <HAL_Init+0x40>)
 80024e2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80024e6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80024e8:	4b0b      	ldr	r3, [pc, #44]	; (8002518 <HAL_Init+0x40>)
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	4a0a      	ldr	r2, [pc, #40]	; (8002518 <HAL_Init+0x40>)
 80024ee:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80024f2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80024f4:	4b08      	ldr	r3, [pc, #32]	; (8002518 <HAL_Init+0x40>)
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	4a07      	ldr	r2, [pc, #28]	; (8002518 <HAL_Init+0x40>)
 80024fa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80024fe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002500:	2003      	movs	r0, #3
 8002502:	f000 fbb1 	bl	8002c68 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002506:	2000      	movs	r0, #0
 8002508:	f000 f808 	bl	800251c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800250c:	f7ff fcb8 	bl	8001e80 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002510:	2300      	movs	r3, #0
}
 8002512:	4618      	mov	r0, r3
 8002514:	bd80      	pop	{r7, pc}
 8002516:	bf00      	nop
 8002518:	40023c00 	.word	0x40023c00

0800251c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800251c:	b580      	push	{r7, lr}
 800251e:	b082      	sub	sp, #8
 8002520:	af00      	add	r7, sp, #0
 8002522:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002524:	4b12      	ldr	r3, [pc, #72]	; (8002570 <HAL_InitTick+0x54>)
 8002526:	681a      	ldr	r2, [r3, #0]
 8002528:	4b12      	ldr	r3, [pc, #72]	; (8002574 <HAL_InitTick+0x58>)
 800252a:	781b      	ldrb	r3, [r3, #0]
 800252c:	4619      	mov	r1, r3
 800252e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002532:	fbb3 f3f1 	udiv	r3, r3, r1
 8002536:	fbb2 f3f3 	udiv	r3, r2, r3
 800253a:	4618      	mov	r0, r3
 800253c:	f000 fbc9 	bl	8002cd2 <HAL_SYSTICK_Config>
 8002540:	4603      	mov	r3, r0
 8002542:	2b00      	cmp	r3, #0
 8002544:	d001      	beq.n	800254a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002546:	2301      	movs	r3, #1
 8002548:	e00e      	b.n	8002568 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	2b0f      	cmp	r3, #15
 800254e:	d80a      	bhi.n	8002566 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002550:	2200      	movs	r2, #0
 8002552:	6879      	ldr	r1, [r7, #4]
 8002554:	f04f 30ff 	mov.w	r0, #4294967295
 8002558:	f000 fb91 	bl	8002c7e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800255c:	4a06      	ldr	r2, [pc, #24]	; (8002578 <HAL_InitTick+0x5c>)
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002562:	2300      	movs	r3, #0
 8002564:	e000      	b.n	8002568 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002566:	2301      	movs	r3, #1
}
 8002568:	4618      	mov	r0, r3
 800256a:	3708      	adds	r7, #8
 800256c:	46bd      	mov	sp, r7
 800256e:	bd80      	pop	{r7, pc}
 8002570:	20000004 	.word	0x20000004
 8002574:	2000000c 	.word	0x2000000c
 8002578:	20000008 	.word	0x20000008

0800257c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800257c:	b480      	push	{r7}
 800257e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002580:	4b06      	ldr	r3, [pc, #24]	; (800259c <HAL_IncTick+0x20>)
 8002582:	781b      	ldrb	r3, [r3, #0]
 8002584:	461a      	mov	r2, r3
 8002586:	4b06      	ldr	r3, [pc, #24]	; (80025a0 <HAL_IncTick+0x24>)
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	4413      	add	r3, r2
 800258c:	4a04      	ldr	r2, [pc, #16]	; (80025a0 <HAL_IncTick+0x24>)
 800258e:	6013      	str	r3, [r2, #0]
}
 8002590:	bf00      	nop
 8002592:	46bd      	mov	sp, r7
 8002594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002598:	4770      	bx	lr
 800259a:	bf00      	nop
 800259c:	2000000c 	.word	0x2000000c
 80025a0:	200003bc 	.word	0x200003bc

080025a4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80025a4:	b480      	push	{r7}
 80025a6:	af00      	add	r7, sp, #0
  return uwTick;
 80025a8:	4b03      	ldr	r3, [pc, #12]	; (80025b8 <HAL_GetTick+0x14>)
 80025aa:	681b      	ldr	r3, [r3, #0]
}
 80025ac:	4618      	mov	r0, r3
 80025ae:	46bd      	mov	sp, r7
 80025b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b4:	4770      	bx	lr
 80025b6:	bf00      	nop
 80025b8:	200003bc 	.word	0x200003bc

080025bc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80025bc:	b580      	push	{r7, lr}
 80025be:	b084      	sub	sp, #16
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80025c4:	f7ff ffee 	bl	80025a4 <HAL_GetTick>
 80025c8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025d4:	d005      	beq.n	80025e2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80025d6:	4b0a      	ldr	r3, [pc, #40]	; (8002600 <HAL_Delay+0x44>)
 80025d8:	781b      	ldrb	r3, [r3, #0]
 80025da:	461a      	mov	r2, r3
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	4413      	add	r3, r2
 80025e0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80025e2:	bf00      	nop
 80025e4:	f7ff ffde 	bl	80025a4 <HAL_GetTick>
 80025e8:	4602      	mov	r2, r0
 80025ea:	68bb      	ldr	r3, [r7, #8]
 80025ec:	1ad3      	subs	r3, r2, r3
 80025ee:	68fa      	ldr	r2, [r7, #12]
 80025f0:	429a      	cmp	r2, r3
 80025f2:	d8f7      	bhi.n	80025e4 <HAL_Delay+0x28>
  {
  }
}
 80025f4:	bf00      	nop
 80025f6:	bf00      	nop
 80025f8:	3710      	adds	r7, #16
 80025fa:	46bd      	mov	sp, r7
 80025fc:	bd80      	pop	{r7, pc}
 80025fe:	bf00      	nop
 8002600:	2000000c 	.word	0x2000000c

08002604 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002604:	b580      	push	{r7, lr}
 8002606:	b084      	sub	sp, #16
 8002608:	af00      	add	r7, sp, #0
 800260a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800260c:	2300      	movs	r3, #0
 800260e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	2b00      	cmp	r3, #0
 8002614:	d101      	bne.n	800261a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002616:	2301      	movs	r3, #1
 8002618:	e033      	b.n	8002682 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800261e:	2b00      	cmp	r3, #0
 8002620:	d109      	bne.n	8002636 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002622:	6878      	ldr	r0, [r7, #4]
 8002624:	f7ff fc54 	bl	8001ed0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	2200      	movs	r2, #0
 800262c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	2200      	movs	r2, #0
 8002632:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800263a:	f003 0310 	and.w	r3, r3, #16
 800263e:	2b00      	cmp	r3, #0
 8002640:	d118      	bne.n	8002674 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002646:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800264a:	f023 0302 	bic.w	r3, r3, #2
 800264e:	f043 0202 	orr.w	r2, r3, #2
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002656:	6878      	ldr	r0, [r7, #4]
 8002658:	f000 f93a 	bl	80028d0 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	2200      	movs	r2, #0
 8002660:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002666:	f023 0303 	bic.w	r3, r3, #3
 800266a:	f043 0201 	orr.w	r2, r3, #1
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	641a      	str	r2, [r3, #64]	; 0x40
 8002672:	e001      	b.n	8002678 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002674:	2301      	movs	r3, #1
 8002676:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	2200      	movs	r2, #0
 800267c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002680:	7bfb      	ldrb	r3, [r7, #15]
}
 8002682:	4618      	mov	r0, r3
 8002684:	3710      	adds	r7, #16
 8002686:	46bd      	mov	sp, r7
 8002688:	bd80      	pop	{r7, pc}
	...

0800268c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800268c:	b480      	push	{r7}
 800268e:	b085      	sub	sp, #20
 8002690:	af00      	add	r7, sp, #0
 8002692:	6078      	str	r0, [r7, #4]
 8002694:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002696:	2300      	movs	r3, #0
 8002698:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80026a0:	2b01      	cmp	r3, #1
 80026a2:	d101      	bne.n	80026a8 <HAL_ADC_ConfigChannel+0x1c>
 80026a4:	2302      	movs	r3, #2
 80026a6:	e105      	b.n	80028b4 <HAL_ADC_ConfigChannel+0x228>
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	2201      	movs	r2, #1
 80026ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80026b0:	683b      	ldr	r3, [r7, #0]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	2b09      	cmp	r3, #9
 80026b6:	d925      	bls.n	8002704 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	68d9      	ldr	r1, [r3, #12]
 80026be:	683b      	ldr	r3, [r7, #0]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	b29b      	uxth	r3, r3
 80026c4:	461a      	mov	r2, r3
 80026c6:	4613      	mov	r3, r2
 80026c8:	005b      	lsls	r3, r3, #1
 80026ca:	4413      	add	r3, r2
 80026cc:	3b1e      	subs	r3, #30
 80026ce:	2207      	movs	r2, #7
 80026d0:	fa02 f303 	lsl.w	r3, r2, r3
 80026d4:	43da      	mvns	r2, r3
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	400a      	ands	r2, r1
 80026dc:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	68d9      	ldr	r1, [r3, #12]
 80026e4:	683b      	ldr	r3, [r7, #0]
 80026e6:	689a      	ldr	r2, [r3, #8]
 80026e8:	683b      	ldr	r3, [r7, #0]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	b29b      	uxth	r3, r3
 80026ee:	4618      	mov	r0, r3
 80026f0:	4603      	mov	r3, r0
 80026f2:	005b      	lsls	r3, r3, #1
 80026f4:	4403      	add	r3, r0
 80026f6:	3b1e      	subs	r3, #30
 80026f8:	409a      	lsls	r2, r3
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	430a      	orrs	r2, r1
 8002700:	60da      	str	r2, [r3, #12]
 8002702:	e022      	b.n	800274a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	6919      	ldr	r1, [r3, #16]
 800270a:	683b      	ldr	r3, [r7, #0]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	b29b      	uxth	r3, r3
 8002710:	461a      	mov	r2, r3
 8002712:	4613      	mov	r3, r2
 8002714:	005b      	lsls	r3, r3, #1
 8002716:	4413      	add	r3, r2
 8002718:	2207      	movs	r2, #7
 800271a:	fa02 f303 	lsl.w	r3, r2, r3
 800271e:	43da      	mvns	r2, r3
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	400a      	ands	r2, r1
 8002726:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	6919      	ldr	r1, [r3, #16]
 800272e:	683b      	ldr	r3, [r7, #0]
 8002730:	689a      	ldr	r2, [r3, #8]
 8002732:	683b      	ldr	r3, [r7, #0]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	b29b      	uxth	r3, r3
 8002738:	4618      	mov	r0, r3
 800273a:	4603      	mov	r3, r0
 800273c:	005b      	lsls	r3, r3, #1
 800273e:	4403      	add	r3, r0
 8002740:	409a      	lsls	r2, r3
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	430a      	orrs	r2, r1
 8002748:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800274a:	683b      	ldr	r3, [r7, #0]
 800274c:	685b      	ldr	r3, [r3, #4]
 800274e:	2b06      	cmp	r3, #6
 8002750:	d824      	bhi.n	800279c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002758:	683b      	ldr	r3, [r7, #0]
 800275a:	685a      	ldr	r2, [r3, #4]
 800275c:	4613      	mov	r3, r2
 800275e:	009b      	lsls	r3, r3, #2
 8002760:	4413      	add	r3, r2
 8002762:	3b05      	subs	r3, #5
 8002764:	221f      	movs	r2, #31
 8002766:	fa02 f303 	lsl.w	r3, r2, r3
 800276a:	43da      	mvns	r2, r3
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	400a      	ands	r2, r1
 8002772:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800277a:	683b      	ldr	r3, [r7, #0]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	b29b      	uxth	r3, r3
 8002780:	4618      	mov	r0, r3
 8002782:	683b      	ldr	r3, [r7, #0]
 8002784:	685a      	ldr	r2, [r3, #4]
 8002786:	4613      	mov	r3, r2
 8002788:	009b      	lsls	r3, r3, #2
 800278a:	4413      	add	r3, r2
 800278c:	3b05      	subs	r3, #5
 800278e:	fa00 f203 	lsl.w	r2, r0, r3
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	430a      	orrs	r2, r1
 8002798:	635a      	str	r2, [r3, #52]	; 0x34
 800279a:	e04c      	b.n	8002836 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800279c:	683b      	ldr	r3, [r7, #0]
 800279e:	685b      	ldr	r3, [r3, #4]
 80027a0:	2b0c      	cmp	r3, #12
 80027a2:	d824      	bhi.n	80027ee <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80027aa:	683b      	ldr	r3, [r7, #0]
 80027ac:	685a      	ldr	r2, [r3, #4]
 80027ae:	4613      	mov	r3, r2
 80027b0:	009b      	lsls	r3, r3, #2
 80027b2:	4413      	add	r3, r2
 80027b4:	3b23      	subs	r3, #35	; 0x23
 80027b6:	221f      	movs	r2, #31
 80027b8:	fa02 f303 	lsl.w	r3, r2, r3
 80027bc:	43da      	mvns	r2, r3
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	400a      	ands	r2, r1
 80027c4:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80027cc:	683b      	ldr	r3, [r7, #0]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	b29b      	uxth	r3, r3
 80027d2:	4618      	mov	r0, r3
 80027d4:	683b      	ldr	r3, [r7, #0]
 80027d6:	685a      	ldr	r2, [r3, #4]
 80027d8:	4613      	mov	r3, r2
 80027da:	009b      	lsls	r3, r3, #2
 80027dc:	4413      	add	r3, r2
 80027de:	3b23      	subs	r3, #35	; 0x23
 80027e0:	fa00 f203 	lsl.w	r2, r0, r3
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	430a      	orrs	r2, r1
 80027ea:	631a      	str	r2, [r3, #48]	; 0x30
 80027ec:	e023      	b.n	8002836 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80027f4:	683b      	ldr	r3, [r7, #0]
 80027f6:	685a      	ldr	r2, [r3, #4]
 80027f8:	4613      	mov	r3, r2
 80027fa:	009b      	lsls	r3, r3, #2
 80027fc:	4413      	add	r3, r2
 80027fe:	3b41      	subs	r3, #65	; 0x41
 8002800:	221f      	movs	r2, #31
 8002802:	fa02 f303 	lsl.w	r3, r2, r3
 8002806:	43da      	mvns	r2, r3
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	400a      	ands	r2, r1
 800280e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002816:	683b      	ldr	r3, [r7, #0]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	b29b      	uxth	r3, r3
 800281c:	4618      	mov	r0, r3
 800281e:	683b      	ldr	r3, [r7, #0]
 8002820:	685a      	ldr	r2, [r3, #4]
 8002822:	4613      	mov	r3, r2
 8002824:	009b      	lsls	r3, r3, #2
 8002826:	4413      	add	r3, r2
 8002828:	3b41      	subs	r3, #65	; 0x41
 800282a:	fa00 f203 	lsl.w	r2, r0, r3
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	430a      	orrs	r2, r1
 8002834:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002836:	4b22      	ldr	r3, [pc, #136]	; (80028c0 <HAL_ADC_ConfigChannel+0x234>)
 8002838:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	4a21      	ldr	r2, [pc, #132]	; (80028c4 <HAL_ADC_ConfigChannel+0x238>)
 8002840:	4293      	cmp	r3, r2
 8002842:	d109      	bne.n	8002858 <HAL_ADC_ConfigChannel+0x1cc>
 8002844:	683b      	ldr	r3, [r7, #0]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	2b12      	cmp	r3, #18
 800284a:	d105      	bne.n	8002858 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	685b      	ldr	r3, [r3, #4]
 8002850:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	4a19      	ldr	r2, [pc, #100]	; (80028c4 <HAL_ADC_ConfigChannel+0x238>)
 800285e:	4293      	cmp	r3, r2
 8002860:	d123      	bne.n	80028aa <HAL_ADC_ConfigChannel+0x21e>
 8002862:	683b      	ldr	r3, [r7, #0]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	2b10      	cmp	r3, #16
 8002868:	d003      	beq.n	8002872 <HAL_ADC_ConfigChannel+0x1e6>
 800286a:	683b      	ldr	r3, [r7, #0]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	2b11      	cmp	r3, #17
 8002870:	d11b      	bne.n	80028aa <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	685b      	ldr	r3, [r3, #4]
 8002876:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800287e:	683b      	ldr	r3, [r7, #0]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	2b10      	cmp	r3, #16
 8002884:	d111      	bne.n	80028aa <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002886:	4b10      	ldr	r3, [pc, #64]	; (80028c8 <HAL_ADC_ConfigChannel+0x23c>)
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	4a10      	ldr	r2, [pc, #64]	; (80028cc <HAL_ADC_ConfigChannel+0x240>)
 800288c:	fba2 2303 	umull	r2, r3, r2, r3
 8002890:	0c9a      	lsrs	r2, r3, #18
 8002892:	4613      	mov	r3, r2
 8002894:	009b      	lsls	r3, r3, #2
 8002896:	4413      	add	r3, r2
 8002898:	005b      	lsls	r3, r3, #1
 800289a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800289c:	e002      	b.n	80028a4 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800289e:	68bb      	ldr	r3, [r7, #8]
 80028a0:	3b01      	subs	r3, #1
 80028a2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80028a4:	68bb      	ldr	r3, [r7, #8]
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d1f9      	bne.n	800289e <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	2200      	movs	r2, #0
 80028ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80028b2:	2300      	movs	r3, #0
}
 80028b4:	4618      	mov	r0, r3
 80028b6:	3714      	adds	r7, #20
 80028b8:	46bd      	mov	sp, r7
 80028ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028be:	4770      	bx	lr
 80028c0:	40012300 	.word	0x40012300
 80028c4:	40012000 	.word	0x40012000
 80028c8:	20000004 	.word	0x20000004
 80028cc:	431bde83 	.word	0x431bde83

080028d0 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80028d0:	b480      	push	{r7}
 80028d2:	b085      	sub	sp, #20
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80028d8:	4b79      	ldr	r3, [pc, #484]	; (8002ac0 <ADC_Init+0x1f0>)
 80028da:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	685b      	ldr	r3, [r3, #4]
 80028e0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	685a      	ldr	r2, [r3, #4]
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	685b      	ldr	r3, [r3, #4]
 80028f0:	431a      	orrs	r2, r3
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	685a      	ldr	r2, [r3, #4]
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002904:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	6859      	ldr	r1, [r3, #4]
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	691b      	ldr	r3, [r3, #16]
 8002910:	021a      	lsls	r2, r3, #8
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	430a      	orrs	r2, r1
 8002918:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	685a      	ldr	r2, [r3, #4]
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002928:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	6859      	ldr	r1, [r3, #4]
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	689a      	ldr	r2, [r3, #8]
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	430a      	orrs	r2, r1
 800293a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	689a      	ldr	r2, [r3, #8]
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800294a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	6899      	ldr	r1, [r3, #8]
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	68da      	ldr	r2, [r3, #12]
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	430a      	orrs	r2, r1
 800295c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002962:	4a58      	ldr	r2, [pc, #352]	; (8002ac4 <ADC_Init+0x1f4>)
 8002964:	4293      	cmp	r3, r2
 8002966:	d022      	beq.n	80029ae <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	689a      	ldr	r2, [r3, #8]
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002976:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	6899      	ldr	r1, [r3, #8]
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	430a      	orrs	r2, r1
 8002988:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	689a      	ldr	r2, [r3, #8]
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002998:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	6899      	ldr	r1, [r3, #8]
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	430a      	orrs	r2, r1
 80029aa:	609a      	str	r2, [r3, #8]
 80029ac:	e00f      	b.n	80029ce <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	689a      	ldr	r2, [r3, #8]
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80029bc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	689a      	ldr	r2, [r3, #8]
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80029cc:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	689a      	ldr	r2, [r3, #8]
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	f022 0202 	bic.w	r2, r2, #2
 80029dc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	6899      	ldr	r1, [r3, #8]
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	7e1b      	ldrb	r3, [r3, #24]
 80029e8:	005a      	lsls	r2, r3, #1
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	430a      	orrs	r2, r1
 80029f0:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d01b      	beq.n	8002a34 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	685a      	ldr	r2, [r3, #4]
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002a0a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	685a      	ldr	r2, [r3, #4]
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002a1a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	6859      	ldr	r1, [r3, #4]
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a26:	3b01      	subs	r3, #1
 8002a28:	035a      	lsls	r2, r3, #13
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	430a      	orrs	r2, r1
 8002a30:	605a      	str	r2, [r3, #4]
 8002a32:	e007      	b.n	8002a44 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	685a      	ldr	r2, [r3, #4]
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002a42:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002a52:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	69db      	ldr	r3, [r3, #28]
 8002a5e:	3b01      	subs	r3, #1
 8002a60:	051a      	lsls	r2, r3, #20
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	430a      	orrs	r2, r1
 8002a68:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	689a      	ldr	r2, [r3, #8]
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002a78:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	6899      	ldr	r1, [r3, #8]
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002a86:	025a      	lsls	r2, r3, #9
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	430a      	orrs	r2, r1
 8002a8e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	689a      	ldr	r2, [r3, #8]
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002a9e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	6899      	ldr	r1, [r3, #8]
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	695b      	ldr	r3, [r3, #20]
 8002aaa:	029a      	lsls	r2, r3, #10
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	430a      	orrs	r2, r1
 8002ab2:	609a      	str	r2, [r3, #8]
}
 8002ab4:	bf00      	nop
 8002ab6:	3714      	adds	r7, #20
 8002ab8:	46bd      	mov	sp, r7
 8002aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002abe:	4770      	bx	lr
 8002ac0:	40012300 	.word	0x40012300
 8002ac4:	0f000001 	.word	0x0f000001

08002ac8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ac8:	b480      	push	{r7}
 8002aca:	b085      	sub	sp, #20
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	f003 0307 	and.w	r3, r3, #7
 8002ad6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002ad8:	4b0c      	ldr	r3, [pc, #48]	; (8002b0c <__NVIC_SetPriorityGrouping+0x44>)
 8002ada:	68db      	ldr	r3, [r3, #12]
 8002adc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002ade:	68ba      	ldr	r2, [r7, #8]
 8002ae0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002ae4:	4013      	ands	r3, r2
 8002ae6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002aec:	68bb      	ldr	r3, [r7, #8]
 8002aee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002af0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002af4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002af8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002afa:	4a04      	ldr	r2, [pc, #16]	; (8002b0c <__NVIC_SetPriorityGrouping+0x44>)
 8002afc:	68bb      	ldr	r3, [r7, #8]
 8002afe:	60d3      	str	r3, [r2, #12]
}
 8002b00:	bf00      	nop
 8002b02:	3714      	adds	r7, #20
 8002b04:	46bd      	mov	sp, r7
 8002b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b0a:	4770      	bx	lr
 8002b0c:	e000ed00 	.word	0xe000ed00

08002b10 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002b10:	b480      	push	{r7}
 8002b12:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002b14:	4b04      	ldr	r3, [pc, #16]	; (8002b28 <__NVIC_GetPriorityGrouping+0x18>)
 8002b16:	68db      	ldr	r3, [r3, #12]
 8002b18:	0a1b      	lsrs	r3, r3, #8
 8002b1a:	f003 0307 	and.w	r3, r3, #7
}
 8002b1e:	4618      	mov	r0, r3
 8002b20:	46bd      	mov	sp, r7
 8002b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b26:	4770      	bx	lr
 8002b28:	e000ed00 	.word	0xe000ed00

08002b2c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b2c:	b480      	push	{r7}
 8002b2e:	b083      	sub	sp, #12
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	4603      	mov	r3, r0
 8002b34:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	db0b      	blt.n	8002b56 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002b3e:	79fb      	ldrb	r3, [r7, #7]
 8002b40:	f003 021f 	and.w	r2, r3, #31
 8002b44:	4907      	ldr	r1, [pc, #28]	; (8002b64 <__NVIC_EnableIRQ+0x38>)
 8002b46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b4a:	095b      	lsrs	r3, r3, #5
 8002b4c:	2001      	movs	r0, #1
 8002b4e:	fa00 f202 	lsl.w	r2, r0, r2
 8002b52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002b56:	bf00      	nop
 8002b58:	370c      	adds	r7, #12
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b60:	4770      	bx	lr
 8002b62:	bf00      	nop
 8002b64:	e000e100 	.word	0xe000e100

08002b68 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002b68:	b480      	push	{r7}
 8002b6a:	b083      	sub	sp, #12
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	4603      	mov	r3, r0
 8002b70:	6039      	str	r1, [r7, #0]
 8002b72:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	db0a      	blt.n	8002b92 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b7c:	683b      	ldr	r3, [r7, #0]
 8002b7e:	b2da      	uxtb	r2, r3
 8002b80:	490c      	ldr	r1, [pc, #48]	; (8002bb4 <__NVIC_SetPriority+0x4c>)
 8002b82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b86:	0112      	lsls	r2, r2, #4
 8002b88:	b2d2      	uxtb	r2, r2
 8002b8a:	440b      	add	r3, r1
 8002b8c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002b90:	e00a      	b.n	8002ba8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b92:	683b      	ldr	r3, [r7, #0]
 8002b94:	b2da      	uxtb	r2, r3
 8002b96:	4908      	ldr	r1, [pc, #32]	; (8002bb8 <__NVIC_SetPriority+0x50>)
 8002b98:	79fb      	ldrb	r3, [r7, #7]
 8002b9a:	f003 030f 	and.w	r3, r3, #15
 8002b9e:	3b04      	subs	r3, #4
 8002ba0:	0112      	lsls	r2, r2, #4
 8002ba2:	b2d2      	uxtb	r2, r2
 8002ba4:	440b      	add	r3, r1
 8002ba6:	761a      	strb	r2, [r3, #24]
}
 8002ba8:	bf00      	nop
 8002baa:	370c      	adds	r7, #12
 8002bac:	46bd      	mov	sp, r7
 8002bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb2:	4770      	bx	lr
 8002bb4:	e000e100 	.word	0xe000e100
 8002bb8:	e000ed00 	.word	0xe000ed00

08002bbc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002bbc:	b480      	push	{r7}
 8002bbe:	b089      	sub	sp, #36	; 0x24
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	60f8      	str	r0, [r7, #12]
 8002bc4:	60b9      	str	r1, [r7, #8]
 8002bc6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	f003 0307 	and.w	r3, r3, #7
 8002bce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002bd0:	69fb      	ldr	r3, [r7, #28]
 8002bd2:	f1c3 0307 	rsb	r3, r3, #7
 8002bd6:	2b04      	cmp	r3, #4
 8002bd8:	bf28      	it	cs
 8002bda:	2304      	movcs	r3, #4
 8002bdc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002bde:	69fb      	ldr	r3, [r7, #28]
 8002be0:	3304      	adds	r3, #4
 8002be2:	2b06      	cmp	r3, #6
 8002be4:	d902      	bls.n	8002bec <NVIC_EncodePriority+0x30>
 8002be6:	69fb      	ldr	r3, [r7, #28]
 8002be8:	3b03      	subs	r3, #3
 8002bea:	e000      	b.n	8002bee <NVIC_EncodePriority+0x32>
 8002bec:	2300      	movs	r3, #0
 8002bee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002bf0:	f04f 32ff 	mov.w	r2, #4294967295
 8002bf4:	69bb      	ldr	r3, [r7, #24]
 8002bf6:	fa02 f303 	lsl.w	r3, r2, r3
 8002bfa:	43da      	mvns	r2, r3
 8002bfc:	68bb      	ldr	r3, [r7, #8]
 8002bfe:	401a      	ands	r2, r3
 8002c00:	697b      	ldr	r3, [r7, #20]
 8002c02:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002c04:	f04f 31ff 	mov.w	r1, #4294967295
 8002c08:	697b      	ldr	r3, [r7, #20]
 8002c0a:	fa01 f303 	lsl.w	r3, r1, r3
 8002c0e:	43d9      	mvns	r1, r3
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c14:	4313      	orrs	r3, r2
         );
}
 8002c16:	4618      	mov	r0, r3
 8002c18:	3724      	adds	r7, #36	; 0x24
 8002c1a:	46bd      	mov	sp, r7
 8002c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c20:	4770      	bx	lr
	...

08002c24 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002c24:	b580      	push	{r7, lr}
 8002c26:	b082      	sub	sp, #8
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	3b01      	subs	r3, #1
 8002c30:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002c34:	d301      	bcc.n	8002c3a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002c36:	2301      	movs	r3, #1
 8002c38:	e00f      	b.n	8002c5a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002c3a:	4a0a      	ldr	r2, [pc, #40]	; (8002c64 <SysTick_Config+0x40>)
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	3b01      	subs	r3, #1
 8002c40:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002c42:	210f      	movs	r1, #15
 8002c44:	f04f 30ff 	mov.w	r0, #4294967295
 8002c48:	f7ff ff8e 	bl	8002b68 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002c4c:	4b05      	ldr	r3, [pc, #20]	; (8002c64 <SysTick_Config+0x40>)
 8002c4e:	2200      	movs	r2, #0
 8002c50:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002c52:	4b04      	ldr	r3, [pc, #16]	; (8002c64 <SysTick_Config+0x40>)
 8002c54:	2207      	movs	r2, #7
 8002c56:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002c58:	2300      	movs	r3, #0
}
 8002c5a:	4618      	mov	r0, r3
 8002c5c:	3708      	adds	r7, #8
 8002c5e:	46bd      	mov	sp, r7
 8002c60:	bd80      	pop	{r7, pc}
 8002c62:	bf00      	nop
 8002c64:	e000e010 	.word	0xe000e010

08002c68 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c68:	b580      	push	{r7, lr}
 8002c6a:	b082      	sub	sp, #8
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002c70:	6878      	ldr	r0, [r7, #4]
 8002c72:	f7ff ff29 	bl	8002ac8 <__NVIC_SetPriorityGrouping>
}
 8002c76:	bf00      	nop
 8002c78:	3708      	adds	r7, #8
 8002c7a:	46bd      	mov	sp, r7
 8002c7c:	bd80      	pop	{r7, pc}

08002c7e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002c7e:	b580      	push	{r7, lr}
 8002c80:	b086      	sub	sp, #24
 8002c82:	af00      	add	r7, sp, #0
 8002c84:	4603      	mov	r3, r0
 8002c86:	60b9      	str	r1, [r7, #8]
 8002c88:	607a      	str	r2, [r7, #4]
 8002c8a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002c8c:	2300      	movs	r3, #0
 8002c8e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002c90:	f7ff ff3e 	bl	8002b10 <__NVIC_GetPriorityGrouping>
 8002c94:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002c96:	687a      	ldr	r2, [r7, #4]
 8002c98:	68b9      	ldr	r1, [r7, #8]
 8002c9a:	6978      	ldr	r0, [r7, #20]
 8002c9c:	f7ff ff8e 	bl	8002bbc <NVIC_EncodePriority>
 8002ca0:	4602      	mov	r2, r0
 8002ca2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002ca6:	4611      	mov	r1, r2
 8002ca8:	4618      	mov	r0, r3
 8002caa:	f7ff ff5d 	bl	8002b68 <__NVIC_SetPriority>
}
 8002cae:	bf00      	nop
 8002cb0:	3718      	adds	r7, #24
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	bd80      	pop	{r7, pc}

08002cb6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002cb6:	b580      	push	{r7, lr}
 8002cb8:	b082      	sub	sp, #8
 8002cba:	af00      	add	r7, sp, #0
 8002cbc:	4603      	mov	r3, r0
 8002cbe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002cc0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cc4:	4618      	mov	r0, r3
 8002cc6:	f7ff ff31 	bl	8002b2c <__NVIC_EnableIRQ>
}
 8002cca:	bf00      	nop
 8002ccc:	3708      	adds	r7, #8
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	bd80      	pop	{r7, pc}

08002cd2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002cd2:	b580      	push	{r7, lr}
 8002cd4:	b082      	sub	sp, #8
 8002cd6:	af00      	add	r7, sp, #0
 8002cd8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002cda:	6878      	ldr	r0, [r7, #4]
 8002cdc:	f7ff ffa2 	bl	8002c24 <SysTick_Config>
 8002ce0:	4603      	mov	r3, r0
}
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	3708      	adds	r7, #8
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	bd80      	pop	{r7, pc}
	...

08002cec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002cec:	b480      	push	{r7}
 8002cee:	b089      	sub	sp, #36	; 0x24
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	6078      	str	r0, [r7, #4]
 8002cf4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002cf6:	2300      	movs	r3, #0
 8002cf8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002cfa:	2300      	movs	r3, #0
 8002cfc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002cfe:	2300      	movs	r3, #0
 8002d00:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002d02:	2300      	movs	r3, #0
 8002d04:	61fb      	str	r3, [r7, #28]
 8002d06:	e159      	b.n	8002fbc <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002d08:	2201      	movs	r2, #1
 8002d0a:	69fb      	ldr	r3, [r7, #28]
 8002d0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d10:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002d12:	683b      	ldr	r3, [r7, #0]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	697a      	ldr	r2, [r7, #20]
 8002d18:	4013      	ands	r3, r2
 8002d1a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002d1c:	693a      	ldr	r2, [r7, #16]
 8002d1e:	697b      	ldr	r3, [r7, #20]
 8002d20:	429a      	cmp	r2, r3
 8002d22:	f040 8148 	bne.w	8002fb6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002d26:	683b      	ldr	r3, [r7, #0]
 8002d28:	685b      	ldr	r3, [r3, #4]
 8002d2a:	f003 0303 	and.w	r3, r3, #3
 8002d2e:	2b01      	cmp	r3, #1
 8002d30:	d005      	beq.n	8002d3e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002d32:	683b      	ldr	r3, [r7, #0]
 8002d34:	685b      	ldr	r3, [r3, #4]
 8002d36:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002d3a:	2b02      	cmp	r3, #2
 8002d3c:	d130      	bne.n	8002da0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	689b      	ldr	r3, [r3, #8]
 8002d42:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002d44:	69fb      	ldr	r3, [r7, #28]
 8002d46:	005b      	lsls	r3, r3, #1
 8002d48:	2203      	movs	r2, #3
 8002d4a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d4e:	43db      	mvns	r3, r3
 8002d50:	69ba      	ldr	r2, [r7, #24]
 8002d52:	4013      	ands	r3, r2
 8002d54:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002d56:	683b      	ldr	r3, [r7, #0]
 8002d58:	68da      	ldr	r2, [r3, #12]
 8002d5a:	69fb      	ldr	r3, [r7, #28]
 8002d5c:	005b      	lsls	r3, r3, #1
 8002d5e:	fa02 f303 	lsl.w	r3, r2, r3
 8002d62:	69ba      	ldr	r2, [r7, #24]
 8002d64:	4313      	orrs	r3, r2
 8002d66:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	69ba      	ldr	r2, [r7, #24]
 8002d6c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	685b      	ldr	r3, [r3, #4]
 8002d72:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002d74:	2201      	movs	r2, #1
 8002d76:	69fb      	ldr	r3, [r7, #28]
 8002d78:	fa02 f303 	lsl.w	r3, r2, r3
 8002d7c:	43db      	mvns	r3, r3
 8002d7e:	69ba      	ldr	r2, [r7, #24]
 8002d80:	4013      	ands	r3, r2
 8002d82:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002d84:	683b      	ldr	r3, [r7, #0]
 8002d86:	685b      	ldr	r3, [r3, #4]
 8002d88:	091b      	lsrs	r3, r3, #4
 8002d8a:	f003 0201 	and.w	r2, r3, #1
 8002d8e:	69fb      	ldr	r3, [r7, #28]
 8002d90:	fa02 f303 	lsl.w	r3, r2, r3
 8002d94:	69ba      	ldr	r2, [r7, #24]
 8002d96:	4313      	orrs	r3, r2
 8002d98:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	69ba      	ldr	r2, [r7, #24]
 8002d9e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002da0:	683b      	ldr	r3, [r7, #0]
 8002da2:	685b      	ldr	r3, [r3, #4]
 8002da4:	f003 0303 	and.w	r3, r3, #3
 8002da8:	2b03      	cmp	r3, #3
 8002daa:	d017      	beq.n	8002ddc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	68db      	ldr	r3, [r3, #12]
 8002db0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002db2:	69fb      	ldr	r3, [r7, #28]
 8002db4:	005b      	lsls	r3, r3, #1
 8002db6:	2203      	movs	r2, #3
 8002db8:	fa02 f303 	lsl.w	r3, r2, r3
 8002dbc:	43db      	mvns	r3, r3
 8002dbe:	69ba      	ldr	r2, [r7, #24]
 8002dc0:	4013      	ands	r3, r2
 8002dc2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002dc4:	683b      	ldr	r3, [r7, #0]
 8002dc6:	689a      	ldr	r2, [r3, #8]
 8002dc8:	69fb      	ldr	r3, [r7, #28]
 8002dca:	005b      	lsls	r3, r3, #1
 8002dcc:	fa02 f303 	lsl.w	r3, r2, r3
 8002dd0:	69ba      	ldr	r2, [r7, #24]
 8002dd2:	4313      	orrs	r3, r2
 8002dd4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	69ba      	ldr	r2, [r7, #24]
 8002dda:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002ddc:	683b      	ldr	r3, [r7, #0]
 8002dde:	685b      	ldr	r3, [r3, #4]
 8002de0:	f003 0303 	and.w	r3, r3, #3
 8002de4:	2b02      	cmp	r3, #2
 8002de6:	d123      	bne.n	8002e30 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002de8:	69fb      	ldr	r3, [r7, #28]
 8002dea:	08da      	lsrs	r2, r3, #3
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	3208      	adds	r2, #8
 8002df0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002df4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002df6:	69fb      	ldr	r3, [r7, #28]
 8002df8:	f003 0307 	and.w	r3, r3, #7
 8002dfc:	009b      	lsls	r3, r3, #2
 8002dfe:	220f      	movs	r2, #15
 8002e00:	fa02 f303 	lsl.w	r3, r2, r3
 8002e04:	43db      	mvns	r3, r3
 8002e06:	69ba      	ldr	r2, [r7, #24]
 8002e08:	4013      	ands	r3, r2
 8002e0a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002e0c:	683b      	ldr	r3, [r7, #0]
 8002e0e:	691a      	ldr	r2, [r3, #16]
 8002e10:	69fb      	ldr	r3, [r7, #28]
 8002e12:	f003 0307 	and.w	r3, r3, #7
 8002e16:	009b      	lsls	r3, r3, #2
 8002e18:	fa02 f303 	lsl.w	r3, r2, r3
 8002e1c:	69ba      	ldr	r2, [r7, #24]
 8002e1e:	4313      	orrs	r3, r2
 8002e20:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002e22:	69fb      	ldr	r3, [r7, #28]
 8002e24:	08da      	lsrs	r2, r3, #3
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	3208      	adds	r2, #8
 8002e2a:	69b9      	ldr	r1, [r7, #24]
 8002e2c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002e36:	69fb      	ldr	r3, [r7, #28]
 8002e38:	005b      	lsls	r3, r3, #1
 8002e3a:	2203      	movs	r2, #3
 8002e3c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e40:	43db      	mvns	r3, r3
 8002e42:	69ba      	ldr	r2, [r7, #24]
 8002e44:	4013      	ands	r3, r2
 8002e46:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002e48:	683b      	ldr	r3, [r7, #0]
 8002e4a:	685b      	ldr	r3, [r3, #4]
 8002e4c:	f003 0203 	and.w	r2, r3, #3
 8002e50:	69fb      	ldr	r3, [r7, #28]
 8002e52:	005b      	lsls	r3, r3, #1
 8002e54:	fa02 f303 	lsl.w	r3, r2, r3
 8002e58:	69ba      	ldr	r2, [r7, #24]
 8002e5a:	4313      	orrs	r3, r2
 8002e5c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	69ba      	ldr	r2, [r7, #24]
 8002e62:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002e64:	683b      	ldr	r3, [r7, #0]
 8002e66:	685b      	ldr	r3, [r3, #4]
 8002e68:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	f000 80a2 	beq.w	8002fb6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e72:	2300      	movs	r3, #0
 8002e74:	60fb      	str	r3, [r7, #12]
 8002e76:	4b57      	ldr	r3, [pc, #348]	; (8002fd4 <HAL_GPIO_Init+0x2e8>)
 8002e78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e7a:	4a56      	ldr	r2, [pc, #344]	; (8002fd4 <HAL_GPIO_Init+0x2e8>)
 8002e7c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002e80:	6453      	str	r3, [r2, #68]	; 0x44
 8002e82:	4b54      	ldr	r3, [pc, #336]	; (8002fd4 <HAL_GPIO_Init+0x2e8>)
 8002e84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e86:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002e8a:	60fb      	str	r3, [r7, #12]
 8002e8c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002e8e:	4a52      	ldr	r2, [pc, #328]	; (8002fd8 <HAL_GPIO_Init+0x2ec>)
 8002e90:	69fb      	ldr	r3, [r7, #28]
 8002e92:	089b      	lsrs	r3, r3, #2
 8002e94:	3302      	adds	r3, #2
 8002e96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e9a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002e9c:	69fb      	ldr	r3, [r7, #28]
 8002e9e:	f003 0303 	and.w	r3, r3, #3
 8002ea2:	009b      	lsls	r3, r3, #2
 8002ea4:	220f      	movs	r2, #15
 8002ea6:	fa02 f303 	lsl.w	r3, r2, r3
 8002eaa:	43db      	mvns	r3, r3
 8002eac:	69ba      	ldr	r2, [r7, #24]
 8002eae:	4013      	ands	r3, r2
 8002eb0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	4a49      	ldr	r2, [pc, #292]	; (8002fdc <HAL_GPIO_Init+0x2f0>)
 8002eb6:	4293      	cmp	r3, r2
 8002eb8:	d019      	beq.n	8002eee <HAL_GPIO_Init+0x202>
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	4a48      	ldr	r2, [pc, #288]	; (8002fe0 <HAL_GPIO_Init+0x2f4>)
 8002ebe:	4293      	cmp	r3, r2
 8002ec0:	d013      	beq.n	8002eea <HAL_GPIO_Init+0x1fe>
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	4a47      	ldr	r2, [pc, #284]	; (8002fe4 <HAL_GPIO_Init+0x2f8>)
 8002ec6:	4293      	cmp	r3, r2
 8002ec8:	d00d      	beq.n	8002ee6 <HAL_GPIO_Init+0x1fa>
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	4a46      	ldr	r2, [pc, #280]	; (8002fe8 <HAL_GPIO_Init+0x2fc>)
 8002ece:	4293      	cmp	r3, r2
 8002ed0:	d007      	beq.n	8002ee2 <HAL_GPIO_Init+0x1f6>
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	4a45      	ldr	r2, [pc, #276]	; (8002fec <HAL_GPIO_Init+0x300>)
 8002ed6:	4293      	cmp	r3, r2
 8002ed8:	d101      	bne.n	8002ede <HAL_GPIO_Init+0x1f2>
 8002eda:	2304      	movs	r3, #4
 8002edc:	e008      	b.n	8002ef0 <HAL_GPIO_Init+0x204>
 8002ede:	2307      	movs	r3, #7
 8002ee0:	e006      	b.n	8002ef0 <HAL_GPIO_Init+0x204>
 8002ee2:	2303      	movs	r3, #3
 8002ee4:	e004      	b.n	8002ef0 <HAL_GPIO_Init+0x204>
 8002ee6:	2302      	movs	r3, #2
 8002ee8:	e002      	b.n	8002ef0 <HAL_GPIO_Init+0x204>
 8002eea:	2301      	movs	r3, #1
 8002eec:	e000      	b.n	8002ef0 <HAL_GPIO_Init+0x204>
 8002eee:	2300      	movs	r3, #0
 8002ef0:	69fa      	ldr	r2, [r7, #28]
 8002ef2:	f002 0203 	and.w	r2, r2, #3
 8002ef6:	0092      	lsls	r2, r2, #2
 8002ef8:	4093      	lsls	r3, r2
 8002efa:	69ba      	ldr	r2, [r7, #24]
 8002efc:	4313      	orrs	r3, r2
 8002efe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002f00:	4935      	ldr	r1, [pc, #212]	; (8002fd8 <HAL_GPIO_Init+0x2ec>)
 8002f02:	69fb      	ldr	r3, [r7, #28]
 8002f04:	089b      	lsrs	r3, r3, #2
 8002f06:	3302      	adds	r3, #2
 8002f08:	69ba      	ldr	r2, [r7, #24]
 8002f0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002f0e:	4b38      	ldr	r3, [pc, #224]	; (8002ff0 <HAL_GPIO_Init+0x304>)
 8002f10:	689b      	ldr	r3, [r3, #8]
 8002f12:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f14:	693b      	ldr	r3, [r7, #16]
 8002f16:	43db      	mvns	r3, r3
 8002f18:	69ba      	ldr	r2, [r7, #24]
 8002f1a:	4013      	ands	r3, r2
 8002f1c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002f1e:	683b      	ldr	r3, [r7, #0]
 8002f20:	685b      	ldr	r3, [r3, #4]
 8002f22:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d003      	beq.n	8002f32 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002f2a:	69ba      	ldr	r2, [r7, #24]
 8002f2c:	693b      	ldr	r3, [r7, #16]
 8002f2e:	4313      	orrs	r3, r2
 8002f30:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002f32:	4a2f      	ldr	r2, [pc, #188]	; (8002ff0 <HAL_GPIO_Init+0x304>)
 8002f34:	69bb      	ldr	r3, [r7, #24]
 8002f36:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002f38:	4b2d      	ldr	r3, [pc, #180]	; (8002ff0 <HAL_GPIO_Init+0x304>)
 8002f3a:	68db      	ldr	r3, [r3, #12]
 8002f3c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f3e:	693b      	ldr	r3, [r7, #16]
 8002f40:	43db      	mvns	r3, r3
 8002f42:	69ba      	ldr	r2, [r7, #24]
 8002f44:	4013      	ands	r3, r2
 8002f46:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002f48:	683b      	ldr	r3, [r7, #0]
 8002f4a:	685b      	ldr	r3, [r3, #4]
 8002f4c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d003      	beq.n	8002f5c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002f54:	69ba      	ldr	r2, [r7, #24]
 8002f56:	693b      	ldr	r3, [r7, #16]
 8002f58:	4313      	orrs	r3, r2
 8002f5a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002f5c:	4a24      	ldr	r2, [pc, #144]	; (8002ff0 <HAL_GPIO_Init+0x304>)
 8002f5e:	69bb      	ldr	r3, [r7, #24]
 8002f60:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002f62:	4b23      	ldr	r3, [pc, #140]	; (8002ff0 <HAL_GPIO_Init+0x304>)
 8002f64:	685b      	ldr	r3, [r3, #4]
 8002f66:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f68:	693b      	ldr	r3, [r7, #16]
 8002f6a:	43db      	mvns	r3, r3
 8002f6c:	69ba      	ldr	r2, [r7, #24]
 8002f6e:	4013      	ands	r3, r2
 8002f70:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002f72:	683b      	ldr	r3, [r7, #0]
 8002f74:	685b      	ldr	r3, [r3, #4]
 8002f76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d003      	beq.n	8002f86 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002f7e:	69ba      	ldr	r2, [r7, #24]
 8002f80:	693b      	ldr	r3, [r7, #16]
 8002f82:	4313      	orrs	r3, r2
 8002f84:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002f86:	4a1a      	ldr	r2, [pc, #104]	; (8002ff0 <HAL_GPIO_Init+0x304>)
 8002f88:	69bb      	ldr	r3, [r7, #24]
 8002f8a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002f8c:	4b18      	ldr	r3, [pc, #96]	; (8002ff0 <HAL_GPIO_Init+0x304>)
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f92:	693b      	ldr	r3, [r7, #16]
 8002f94:	43db      	mvns	r3, r3
 8002f96:	69ba      	ldr	r2, [r7, #24]
 8002f98:	4013      	ands	r3, r2
 8002f9a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002f9c:	683b      	ldr	r3, [r7, #0]
 8002f9e:	685b      	ldr	r3, [r3, #4]
 8002fa0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d003      	beq.n	8002fb0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002fa8:	69ba      	ldr	r2, [r7, #24]
 8002faa:	693b      	ldr	r3, [r7, #16]
 8002fac:	4313      	orrs	r3, r2
 8002fae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002fb0:	4a0f      	ldr	r2, [pc, #60]	; (8002ff0 <HAL_GPIO_Init+0x304>)
 8002fb2:	69bb      	ldr	r3, [r7, #24]
 8002fb4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002fb6:	69fb      	ldr	r3, [r7, #28]
 8002fb8:	3301      	adds	r3, #1
 8002fba:	61fb      	str	r3, [r7, #28]
 8002fbc:	69fb      	ldr	r3, [r7, #28]
 8002fbe:	2b0f      	cmp	r3, #15
 8002fc0:	f67f aea2 	bls.w	8002d08 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002fc4:	bf00      	nop
 8002fc6:	bf00      	nop
 8002fc8:	3724      	adds	r7, #36	; 0x24
 8002fca:	46bd      	mov	sp, r7
 8002fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd0:	4770      	bx	lr
 8002fd2:	bf00      	nop
 8002fd4:	40023800 	.word	0x40023800
 8002fd8:	40013800 	.word	0x40013800
 8002fdc:	40020000 	.word	0x40020000
 8002fe0:	40020400 	.word	0x40020400
 8002fe4:	40020800 	.word	0x40020800
 8002fe8:	40020c00 	.word	0x40020c00
 8002fec:	40021000 	.word	0x40021000
 8002ff0:	40013c00 	.word	0x40013c00

08002ff4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002ff4:	b480      	push	{r7}
 8002ff6:	b083      	sub	sp, #12
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	6078      	str	r0, [r7, #4]
 8002ffc:	460b      	mov	r3, r1
 8002ffe:	807b      	strh	r3, [r7, #2]
 8003000:	4613      	mov	r3, r2
 8003002:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003004:	787b      	ldrb	r3, [r7, #1]
 8003006:	2b00      	cmp	r3, #0
 8003008:	d003      	beq.n	8003012 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800300a:	887a      	ldrh	r2, [r7, #2]
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003010:	e003      	b.n	800301a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003012:	887b      	ldrh	r3, [r7, #2]
 8003014:	041a      	lsls	r2, r3, #16
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	619a      	str	r2, [r3, #24]
}
 800301a:	bf00      	nop
 800301c:	370c      	adds	r7, #12
 800301e:	46bd      	mov	sp, r7
 8003020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003024:	4770      	bx	lr
	...

08003028 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003028:	b580      	push	{r7, lr}
 800302a:	b082      	sub	sp, #8
 800302c:	af00      	add	r7, sp, #0
 800302e:	4603      	mov	r3, r0
 8003030:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003032:	4b08      	ldr	r3, [pc, #32]	; (8003054 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003034:	695a      	ldr	r2, [r3, #20]
 8003036:	88fb      	ldrh	r3, [r7, #6]
 8003038:	4013      	ands	r3, r2
 800303a:	2b00      	cmp	r3, #0
 800303c:	d006      	beq.n	800304c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800303e:	4a05      	ldr	r2, [pc, #20]	; (8003054 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003040:	88fb      	ldrh	r3, [r7, #6]
 8003042:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003044:	88fb      	ldrh	r3, [r7, #6]
 8003046:	4618      	mov	r0, r3
 8003048:	f000 f806 	bl	8003058 <HAL_GPIO_EXTI_Callback>
  }
}
 800304c:	bf00      	nop
 800304e:	3708      	adds	r7, #8
 8003050:	46bd      	mov	sp, r7
 8003052:	bd80      	pop	{r7, pc}
 8003054:	40013c00 	.word	0x40013c00

08003058 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003058:	b480      	push	{r7}
 800305a:	b083      	sub	sp, #12
 800305c:	af00      	add	r7, sp, #0
 800305e:	4603      	mov	r3, r0
 8003060:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8003062:	bf00      	nop
 8003064:	370c      	adds	r7, #12
 8003066:	46bd      	mov	sp, r7
 8003068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800306c:	4770      	bx	lr
	...

08003070 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003070:	b580      	push	{r7, lr}
 8003072:	b084      	sub	sp, #16
 8003074:	af00      	add	r7, sp, #0
 8003076:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	2b00      	cmp	r3, #0
 800307c:	d101      	bne.n	8003082 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800307e:	2301      	movs	r3, #1
 8003080:	e12b      	b.n	80032da <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003088:	b2db      	uxtb	r3, r3
 800308a:	2b00      	cmp	r3, #0
 800308c:	d106      	bne.n	800309c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	2200      	movs	r2, #0
 8003092:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003096:	6878      	ldr	r0, [r7, #4]
 8003098:	f7fe ff7a 	bl	8001f90 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	2224      	movs	r2, #36	; 0x24
 80030a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	681a      	ldr	r2, [r3, #0]
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f022 0201 	bic.w	r2, r2, #1
 80030b2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	681a      	ldr	r2, [r3, #0]
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80030c2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	681a      	ldr	r2, [r3, #0]
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80030d2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80030d4:	f001 fbd2 	bl	800487c <HAL_RCC_GetPCLK1Freq>
 80030d8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	685b      	ldr	r3, [r3, #4]
 80030de:	4a81      	ldr	r2, [pc, #516]	; (80032e4 <HAL_I2C_Init+0x274>)
 80030e0:	4293      	cmp	r3, r2
 80030e2:	d807      	bhi.n	80030f4 <HAL_I2C_Init+0x84>
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	4a80      	ldr	r2, [pc, #512]	; (80032e8 <HAL_I2C_Init+0x278>)
 80030e8:	4293      	cmp	r3, r2
 80030ea:	bf94      	ite	ls
 80030ec:	2301      	movls	r3, #1
 80030ee:	2300      	movhi	r3, #0
 80030f0:	b2db      	uxtb	r3, r3
 80030f2:	e006      	b.n	8003102 <HAL_I2C_Init+0x92>
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	4a7d      	ldr	r2, [pc, #500]	; (80032ec <HAL_I2C_Init+0x27c>)
 80030f8:	4293      	cmp	r3, r2
 80030fa:	bf94      	ite	ls
 80030fc:	2301      	movls	r3, #1
 80030fe:	2300      	movhi	r3, #0
 8003100:	b2db      	uxtb	r3, r3
 8003102:	2b00      	cmp	r3, #0
 8003104:	d001      	beq.n	800310a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003106:	2301      	movs	r3, #1
 8003108:	e0e7      	b.n	80032da <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	4a78      	ldr	r2, [pc, #480]	; (80032f0 <HAL_I2C_Init+0x280>)
 800310e:	fba2 2303 	umull	r2, r3, r2, r3
 8003112:	0c9b      	lsrs	r3, r3, #18
 8003114:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	685b      	ldr	r3, [r3, #4]
 800311c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	68ba      	ldr	r2, [r7, #8]
 8003126:	430a      	orrs	r2, r1
 8003128:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	6a1b      	ldr	r3, [r3, #32]
 8003130:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	685b      	ldr	r3, [r3, #4]
 8003138:	4a6a      	ldr	r2, [pc, #424]	; (80032e4 <HAL_I2C_Init+0x274>)
 800313a:	4293      	cmp	r3, r2
 800313c:	d802      	bhi.n	8003144 <HAL_I2C_Init+0xd4>
 800313e:	68bb      	ldr	r3, [r7, #8]
 8003140:	3301      	adds	r3, #1
 8003142:	e009      	b.n	8003158 <HAL_I2C_Init+0xe8>
 8003144:	68bb      	ldr	r3, [r7, #8]
 8003146:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800314a:	fb02 f303 	mul.w	r3, r2, r3
 800314e:	4a69      	ldr	r2, [pc, #420]	; (80032f4 <HAL_I2C_Init+0x284>)
 8003150:	fba2 2303 	umull	r2, r3, r2, r3
 8003154:	099b      	lsrs	r3, r3, #6
 8003156:	3301      	adds	r3, #1
 8003158:	687a      	ldr	r2, [r7, #4]
 800315a:	6812      	ldr	r2, [r2, #0]
 800315c:	430b      	orrs	r3, r1
 800315e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	69db      	ldr	r3, [r3, #28]
 8003166:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800316a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	685b      	ldr	r3, [r3, #4]
 8003172:	495c      	ldr	r1, [pc, #368]	; (80032e4 <HAL_I2C_Init+0x274>)
 8003174:	428b      	cmp	r3, r1
 8003176:	d819      	bhi.n	80031ac <HAL_I2C_Init+0x13c>
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	1e59      	subs	r1, r3, #1
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	685b      	ldr	r3, [r3, #4]
 8003180:	005b      	lsls	r3, r3, #1
 8003182:	fbb1 f3f3 	udiv	r3, r1, r3
 8003186:	1c59      	adds	r1, r3, #1
 8003188:	f640 73fc 	movw	r3, #4092	; 0xffc
 800318c:	400b      	ands	r3, r1
 800318e:	2b00      	cmp	r3, #0
 8003190:	d00a      	beq.n	80031a8 <HAL_I2C_Init+0x138>
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	1e59      	subs	r1, r3, #1
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	685b      	ldr	r3, [r3, #4]
 800319a:	005b      	lsls	r3, r3, #1
 800319c:	fbb1 f3f3 	udiv	r3, r1, r3
 80031a0:	3301      	adds	r3, #1
 80031a2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80031a6:	e051      	b.n	800324c <HAL_I2C_Init+0x1dc>
 80031a8:	2304      	movs	r3, #4
 80031aa:	e04f      	b.n	800324c <HAL_I2C_Init+0x1dc>
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	689b      	ldr	r3, [r3, #8]
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d111      	bne.n	80031d8 <HAL_I2C_Init+0x168>
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	1e58      	subs	r0, r3, #1
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	6859      	ldr	r1, [r3, #4]
 80031bc:	460b      	mov	r3, r1
 80031be:	005b      	lsls	r3, r3, #1
 80031c0:	440b      	add	r3, r1
 80031c2:	fbb0 f3f3 	udiv	r3, r0, r3
 80031c6:	3301      	adds	r3, #1
 80031c8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	bf0c      	ite	eq
 80031d0:	2301      	moveq	r3, #1
 80031d2:	2300      	movne	r3, #0
 80031d4:	b2db      	uxtb	r3, r3
 80031d6:	e012      	b.n	80031fe <HAL_I2C_Init+0x18e>
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	1e58      	subs	r0, r3, #1
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	6859      	ldr	r1, [r3, #4]
 80031e0:	460b      	mov	r3, r1
 80031e2:	009b      	lsls	r3, r3, #2
 80031e4:	440b      	add	r3, r1
 80031e6:	0099      	lsls	r1, r3, #2
 80031e8:	440b      	add	r3, r1
 80031ea:	fbb0 f3f3 	udiv	r3, r0, r3
 80031ee:	3301      	adds	r3, #1
 80031f0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	bf0c      	ite	eq
 80031f8:	2301      	moveq	r3, #1
 80031fa:	2300      	movne	r3, #0
 80031fc:	b2db      	uxtb	r3, r3
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d001      	beq.n	8003206 <HAL_I2C_Init+0x196>
 8003202:	2301      	movs	r3, #1
 8003204:	e022      	b.n	800324c <HAL_I2C_Init+0x1dc>
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	689b      	ldr	r3, [r3, #8]
 800320a:	2b00      	cmp	r3, #0
 800320c:	d10e      	bne.n	800322c <HAL_I2C_Init+0x1bc>
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	1e58      	subs	r0, r3, #1
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	6859      	ldr	r1, [r3, #4]
 8003216:	460b      	mov	r3, r1
 8003218:	005b      	lsls	r3, r3, #1
 800321a:	440b      	add	r3, r1
 800321c:	fbb0 f3f3 	udiv	r3, r0, r3
 8003220:	3301      	adds	r3, #1
 8003222:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003226:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800322a:	e00f      	b.n	800324c <HAL_I2C_Init+0x1dc>
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	1e58      	subs	r0, r3, #1
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	6859      	ldr	r1, [r3, #4]
 8003234:	460b      	mov	r3, r1
 8003236:	009b      	lsls	r3, r3, #2
 8003238:	440b      	add	r3, r1
 800323a:	0099      	lsls	r1, r3, #2
 800323c:	440b      	add	r3, r1
 800323e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003242:	3301      	adds	r3, #1
 8003244:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003248:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800324c:	6879      	ldr	r1, [r7, #4]
 800324e:	6809      	ldr	r1, [r1, #0]
 8003250:	4313      	orrs	r3, r2
 8003252:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	69da      	ldr	r2, [r3, #28]
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	6a1b      	ldr	r3, [r3, #32]
 8003266:	431a      	orrs	r2, r3
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	430a      	orrs	r2, r1
 800326e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	689b      	ldr	r3, [r3, #8]
 8003276:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800327a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800327e:	687a      	ldr	r2, [r7, #4]
 8003280:	6911      	ldr	r1, [r2, #16]
 8003282:	687a      	ldr	r2, [r7, #4]
 8003284:	68d2      	ldr	r2, [r2, #12]
 8003286:	4311      	orrs	r1, r2
 8003288:	687a      	ldr	r2, [r7, #4]
 800328a:	6812      	ldr	r2, [r2, #0]
 800328c:	430b      	orrs	r3, r1
 800328e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	68db      	ldr	r3, [r3, #12]
 8003296:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	695a      	ldr	r2, [r3, #20]
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	699b      	ldr	r3, [r3, #24]
 80032a2:	431a      	orrs	r2, r3
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	430a      	orrs	r2, r1
 80032aa:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	681a      	ldr	r2, [r3, #0]
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	f042 0201 	orr.w	r2, r2, #1
 80032ba:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	2200      	movs	r2, #0
 80032c0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	2220      	movs	r2, #32
 80032c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	2200      	movs	r2, #0
 80032ce:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	2200      	movs	r2, #0
 80032d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80032d8:	2300      	movs	r3, #0
}
 80032da:	4618      	mov	r0, r3
 80032dc:	3710      	adds	r7, #16
 80032de:	46bd      	mov	sp, r7
 80032e0:	bd80      	pop	{r7, pc}
 80032e2:	bf00      	nop
 80032e4:	000186a0 	.word	0x000186a0
 80032e8:	001e847f 	.word	0x001e847f
 80032ec:	003d08ff 	.word	0x003d08ff
 80032f0:	431bde83 	.word	0x431bde83
 80032f4:	10624dd3 	.word	0x10624dd3

080032f8 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80032f8:	b580      	push	{r7, lr}
 80032fa:	b088      	sub	sp, #32
 80032fc:	af02      	add	r7, sp, #8
 80032fe:	60f8      	str	r0, [r7, #12]
 8003300:	607a      	str	r2, [r7, #4]
 8003302:	461a      	mov	r2, r3
 8003304:	460b      	mov	r3, r1
 8003306:	817b      	strh	r3, [r7, #10]
 8003308:	4613      	mov	r3, r2
 800330a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800330c:	f7ff f94a 	bl	80025a4 <HAL_GetTick>
 8003310:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003318:	b2db      	uxtb	r3, r3
 800331a:	2b20      	cmp	r3, #32
 800331c:	f040 80e0 	bne.w	80034e0 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003320:	697b      	ldr	r3, [r7, #20]
 8003322:	9300      	str	r3, [sp, #0]
 8003324:	2319      	movs	r3, #25
 8003326:	2201      	movs	r2, #1
 8003328:	4970      	ldr	r1, [pc, #448]	; (80034ec <HAL_I2C_Master_Transmit+0x1f4>)
 800332a:	68f8      	ldr	r0, [r7, #12]
 800332c:	f000 fc58 	bl	8003be0 <I2C_WaitOnFlagUntilTimeout>
 8003330:	4603      	mov	r3, r0
 8003332:	2b00      	cmp	r3, #0
 8003334:	d001      	beq.n	800333a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003336:	2302      	movs	r3, #2
 8003338:	e0d3      	b.n	80034e2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003340:	2b01      	cmp	r3, #1
 8003342:	d101      	bne.n	8003348 <HAL_I2C_Master_Transmit+0x50>
 8003344:	2302      	movs	r3, #2
 8003346:	e0cc      	b.n	80034e2 <HAL_I2C_Master_Transmit+0x1ea>
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	2201      	movs	r2, #1
 800334c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	f003 0301 	and.w	r3, r3, #1
 800335a:	2b01      	cmp	r3, #1
 800335c:	d007      	beq.n	800336e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	681a      	ldr	r2, [r3, #0]
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	f042 0201 	orr.w	r2, r2, #1
 800336c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	681a      	ldr	r2, [r3, #0]
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800337c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	2221      	movs	r2, #33	; 0x21
 8003382:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	2210      	movs	r2, #16
 800338a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	2200      	movs	r2, #0
 8003392:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	687a      	ldr	r2, [r7, #4]
 8003398:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	893a      	ldrh	r2, [r7, #8]
 800339e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033a4:	b29a      	uxth	r2, r3
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	4a50      	ldr	r2, [pc, #320]	; (80034f0 <HAL_I2C_Master_Transmit+0x1f8>)
 80033ae:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80033b0:	8979      	ldrh	r1, [r7, #10]
 80033b2:	697b      	ldr	r3, [r7, #20]
 80033b4:	6a3a      	ldr	r2, [r7, #32]
 80033b6:	68f8      	ldr	r0, [r7, #12]
 80033b8:	f000 fac2 	bl	8003940 <I2C_MasterRequestWrite>
 80033bc:	4603      	mov	r3, r0
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d001      	beq.n	80033c6 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80033c2:	2301      	movs	r3, #1
 80033c4:	e08d      	b.n	80034e2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80033c6:	2300      	movs	r3, #0
 80033c8:	613b      	str	r3, [r7, #16]
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	695b      	ldr	r3, [r3, #20]
 80033d0:	613b      	str	r3, [r7, #16]
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	699b      	ldr	r3, [r3, #24]
 80033d8:	613b      	str	r3, [r7, #16]
 80033da:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80033dc:	e066      	b.n	80034ac <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80033de:	697a      	ldr	r2, [r7, #20]
 80033e0:	6a39      	ldr	r1, [r7, #32]
 80033e2:	68f8      	ldr	r0, [r7, #12]
 80033e4:	f000 fcd2 	bl	8003d8c <I2C_WaitOnTXEFlagUntilTimeout>
 80033e8:	4603      	mov	r3, r0
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d00d      	beq.n	800340a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033f2:	2b04      	cmp	r3, #4
 80033f4:	d107      	bne.n	8003406 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	681a      	ldr	r2, [r3, #0]
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003404:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003406:	2301      	movs	r3, #1
 8003408:	e06b      	b.n	80034e2 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800340e:	781a      	ldrb	r2, [r3, #0]
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800341a:	1c5a      	adds	r2, r3, #1
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003424:	b29b      	uxth	r3, r3
 8003426:	3b01      	subs	r3, #1
 8003428:	b29a      	uxth	r2, r3
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003432:	3b01      	subs	r3, #1
 8003434:	b29a      	uxth	r2, r3
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	695b      	ldr	r3, [r3, #20]
 8003440:	f003 0304 	and.w	r3, r3, #4
 8003444:	2b04      	cmp	r3, #4
 8003446:	d11b      	bne.n	8003480 <HAL_I2C_Master_Transmit+0x188>
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800344c:	2b00      	cmp	r3, #0
 800344e:	d017      	beq.n	8003480 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003454:	781a      	ldrb	r2, [r3, #0]
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003460:	1c5a      	adds	r2, r3, #1
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800346a:	b29b      	uxth	r3, r3
 800346c:	3b01      	subs	r3, #1
 800346e:	b29a      	uxth	r2, r3
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003478:	3b01      	subs	r3, #1
 800347a:	b29a      	uxth	r2, r3
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003480:	697a      	ldr	r2, [r7, #20]
 8003482:	6a39      	ldr	r1, [r7, #32]
 8003484:	68f8      	ldr	r0, [r7, #12]
 8003486:	f000 fcc2 	bl	8003e0e <I2C_WaitOnBTFFlagUntilTimeout>
 800348a:	4603      	mov	r3, r0
 800348c:	2b00      	cmp	r3, #0
 800348e:	d00d      	beq.n	80034ac <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003494:	2b04      	cmp	r3, #4
 8003496:	d107      	bne.n	80034a8 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	681a      	ldr	r2, [r3, #0]
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80034a6:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80034a8:	2301      	movs	r3, #1
 80034aa:	e01a      	b.n	80034e2 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d194      	bne.n	80033de <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	681a      	ldr	r2, [r3, #0]
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80034c2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	2220      	movs	r2, #32
 80034c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	2200      	movs	r2, #0
 80034d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	2200      	movs	r2, #0
 80034d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80034dc:	2300      	movs	r3, #0
 80034de:	e000      	b.n	80034e2 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80034e0:	2302      	movs	r3, #2
  }
}
 80034e2:	4618      	mov	r0, r3
 80034e4:	3718      	adds	r7, #24
 80034e6:	46bd      	mov	sp, r7
 80034e8:	bd80      	pop	{r7, pc}
 80034ea:	bf00      	nop
 80034ec:	00100002 	.word	0x00100002
 80034f0:	ffff0000 	.word	0xffff0000

080034f4 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80034f4:	b580      	push	{r7, lr}
 80034f6:	b08c      	sub	sp, #48	; 0x30
 80034f8:	af02      	add	r7, sp, #8
 80034fa:	60f8      	str	r0, [r7, #12]
 80034fc:	607a      	str	r2, [r7, #4]
 80034fe:	461a      	mov	r2, r3
 8003500:	460b      	mov	r3, r1
 8003502:	817b      	strh	r3, [r7, #10]
 8003504:	4613      	mov	r3, r2
 8003506:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003508:	f7ff f84c 	bl	80025a4 <HAL_GetTick>
 800350c:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003514:	b2db      	uxtb	r3, r3
 8003516:	2b20      	cmp	r3, #32
 8003518:	f040 820b 	bne.w	8003932 <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800351c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800351e:	9300      	str	r3, [sp, #0]
 8003520:	2319      	movs	r3, #25
 8003522:	2201      	movs	r2, #1
 8003524:	497c      	ldr	r1, [pc, #496]	; (8003718 <HAL_I2C_Master_Receive+0x224>)
 8003526:	68f8      	ldr	r0, [r7, #12]
 8003528:	f000 fb5a 	bl	8003be0 <I2C_WaitOnFlagUntilTimeout>
 800352c:	4603      	mov	r3, r0
 800352e:	2b00      	cmp	r3, #0
 8003530:	d001      	beq.n	8003536 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8003532:	2302      	movs	r3, #2
 8003534:	e1fe      	b.n	8003934 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800353c:	2b01      	cmp	r3, #1
 800353e:	d101      	bne.n	8003544 <HAL_I2C_Master_Receive+0x50>
 8003540:	2302      	movs	r3, #2
 8003542:	e1f7      	b.n	8003934 <HAL_I2C_Master_Receive+0x440>
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	2201      	movs	r2, #1
 8003548:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f003 0301 	and.w	r3, r3, #1
 8003556:	2b01      	cmp	r3, #1
 8003558:	d007      	beq.n	800356a <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	681a      	ldr	r2, [r3, #0]
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	f042 0201 	orr.w	r2, r2, #1
 8003568:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	681a      	ldr	r2, [r3, #0]
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003578:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	2222      	movs	r2, #34	; 0x22
 800357e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	2210      	movs	r2, #16
 8003586:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	2200      	movs	r2, #0
 800358e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	687a      	ldr	r2, [r7, #4]
 8003594:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	893a      	ldrh	r2, [r7, #8]
 800359a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035a0:	b29a      	uxth	r2, r3
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	4a5c      	ldr	r2, [pc, #368]	; (800371c <HAL_I2C_Master_Receive+0x228>)
 80035aa:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80035ac:	8979      	ldrh	r1, [r7, #10]
 80035ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035b0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80035b2:	68f8      	ldr	r0, [r7, #12]
 80035b4:	f000 fa46 	bl	8003a44 <I2C_MasterRequestRead>
 80035b8:	4603      	mov	r3, r0
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d001      	beq.n	80035c2 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 80035be:	2301      	movs	r3, #1
 80035c0:	e1b8      	b.n	8003934 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d113      	bne.n	80035f2 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80035ca:	2300      	movs	r3, #0
 80035cc:	623b      	str	r3, [r7, #32]
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	695b      	ldr	r3, [r3, #20]
 80035d4:	623b      	str	r3, [r7, #32]
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	699b      	ldr	r3, [r3, #24]
 80035dc:	623b      	str	r3, [r7, #32]
 80035de:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	681a      	ldr	r2, [r3, #0]
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80035ee:	601a      	str	r2, [r3, #0]
 80035f0:	e18c      	b.n	800390c <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035f6:	2b01      	cmp	r3, #1
 80035f8:	d11b      	bne.n	8003632 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	681a      	ldr	r2, [r3, #0]
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003608:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800360a:	2300      	movs	r3, #0
 800360c:	61fb      	str	r3, [r7, #28]
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	695b      	ldr	r3, [r3, #20]
 8003614:	61fb      	str	r3, [r7, #28]
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	699b      	ldr	r3, [r3, #24]
 800361c:	61fb      	str	r3, [r7, #28]
 800361e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	681a      	ldr	r2, [r3, #0]
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800362e:	601a      	str	r2, [r3, #0]
 8003630:	e16c      	b.n	800390c <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003636:	2b02      	cmp	r3, #2
 8003638:	d11b      	bne.n	8003672 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	681a      	ldr	r2, [r3, #0]
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003648:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	681a      	ldr	r2, [r3, #0]
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003658:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800365a:	2300      	movs	r3, #0
 800365c:	61bb      	str	r3, [r7, #24]
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	695b      	ldr	r3, [r3, #20]
 8003664:	61bb      	str	r3, [r7, #24]
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	699b      	ldr	r3, [r3, #24]
 800366c:	61bb      	str	r3, [r7, #24]
 800366e:	69bb      	ldr	r3, [r7, #24]
 8003670:	e14c      	b.n	800390c <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	681a      	ldr	r2, [r3, #0]
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003680:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003682:	2300      	movs	r3, #0
 8003684:	617b      	str	r3, [r7, #20]
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	695b      	ldr	r3, [r3, #20]
 800368c:	617b      	str	r3, [r7, #20]
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	699b      	ldr	r3, [r3, #24]
 8003694:	617b      	str	r3, [r7, #20]
 8003696:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003698:	e138      	b.n	800390c <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800369e:	2b03      	cmp	r3, #3
 80036a0:	f200 80f1 	bhi.w	8003886 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036a8:	2b01      	cmp	r3, #1
 80036aa:	d123      	bne.n	80036f4 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80036ac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80036ae:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80036b0:	68f8      	ldr	r0, [r7, #12]
 80036b2:	f000 fbed 	bl	8003e90 <I2C_WaitOnRXNEFlagUntilTimeout>
 80036b6:	4603      	mov	r3, r0
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d001      	beq.n	80036c0 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 80036bc:	2301      	movs	r3, #1
 80036be:	e139      	b.n	8003934 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	691a      	ldr	r2, [r3, #16]
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036ca:	b2d2      	uxtb	r2, r2
 80036cc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036d2:	1c5a      	adds	r2, r3, #1
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036dc:	3b01      	subs	r3, #1
 80036de:	b29a      	uxth	r2, r3
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036e8:	b29b      	uxth	r3, r3
 80036ea:	3b01      	subs	r3, #1
 80036ec:	b29a      	uxth	r2, r3
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	855a      	strh	r2, [r3, #42]	; 0x2a
 80036f2:	e10b      	b.n	800390c <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036f8:	2b02      	cmp	r3, #2
 80036fa:	d14e      	bne.n	800379a <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80036fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036fe:	9300      	str	r3, [sp, #0]
 8003700:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003702:	2200      	movs	r2, #0
 8003704:	4906      	ldr	r1, [pc, #24]	; (8003720 <HAL_I2C_Master_Receive+0x22c>)
 8003706:	68f8      	ldr	r0, [r7, #12]
 8003708:	f000 fa6a 	bl	8003be0 <I2C_WaitOnFlagUntilTimeout>
 800370c:	4603      	mov	r3, r0
 800370e:	2b00      	cmp	r3, #0
 8003710:	d008      	beq.n	8003724 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8003712:	2301      	movs	r3, #1
 8003714:	e10e      	b.n	8003934 <HAL_I2C_Master_Receive+0x440>
 8003716:	bf00      	nop
 8003718:	00100002 	.word	0x00100002
 800371c:	ffff0000 	.word	0xffff0000
 8003720:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	681a      	ldr	r2, [r3, #0]
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003732:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	691a      	ldr	r2, [r3, #16]
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800373e:	b2d2      	uxtb	r2, r2
 8003740:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003746:	1c5a      	adds	r2, r3, #1
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003750:	3b01      	subs	r3, #1
 8003752:	b29a      	uxth	r2, r3
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800375c:	b29b      	uxth	r3, r3
 800375e:	3b01      	subs	r3, #1
 8003760:	b29a      	uxth	r2, r3
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	691a      	ldr	r2, [r3, #16]
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003770:	b2d2      	uxtb	r2, r2
 8003772:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003778:	1c5a      	adds	r2, r3, #1
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003782:	3b01      	subs	r3, #1
 8003784:	b29a      	uxth	r2, r3
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800378e:	b29b      	uxth	r3, r3
 8003790:	3b01      	subs	r3, #1
 8003792:	b29a      	uxth	r2, r3
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003798:	e0b8      	b.n	800390c <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800379a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800379c:	9300      	str	r3, [sp, #0]
 800379e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037a0:	2200      	movs	r2, #0
 80037a2:	4966      	ldr	r1, [pc, #408]	; (800393c <HAL_I2C_Master_Receive+0x448>)
 80037a4:	68f8      	ldr	r0, [r7, #12]
 80037a6:	f000 fa1b 	bl	8003be0 <I2C_WaitOnFlagUntilTimeout>
 80037aa:	4603      	mov	r3, r0
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d001      	beq.n	80037b4 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 80037b0:	2301      	movs	r3, #1
 80037b2:	e0bf      	b.n	8003934 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	681a      	ldr	r2, [r3, #0]
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80037c2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	691a      	ldr	r2, [r3, #16]
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037ce:	b2d2      	uxtb	r2, r2
 80037d0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037d6:	1c5a      	adds	r2, r3, #1
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80037e0:	3b01      	subs	r3, #1
 80037e2:	b29a      	uxth	r2, r3
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037ec:	b29b      	uxth	r3, r3
 80037ee:	3b01      	subs	r3, #1
 80037f0:	b29a      	uxth	r2, r3
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80037f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037f8:	9300      	str	r3, [sp, #0]
 80037fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037fc:	2200      	movs	r2, #0
 80037fe:	494f      	ldr	r1, [pc, #316]	; (800393c <HAL_I2C_Master_Receive+0x448>)
 8003800:	68f8      	ldr	r0, [r7, #12]
 8003802:	f000 f9ed 	bl	8003be0 <I2C_WaitOnFlagUntilTimeout>
 8003806:	4603      	mov	r3, r0
 8003808:	2b00      	cmp	r3, #0
 800380a:	d001      	beq.n	8003810 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 800380c:	2301      	movs	r3, #1
 800380e:	e091      	b.n	8003934 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	681a      	ldr	r2, [r3, #0]
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800381e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	691a      	ldr	r2, [r3, #16]
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800382a:	b2d2      	uxtb	r2, r2
 800382c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003832:	1c5a      	adds	r2, r3, #1
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800383c:	3b01      	subs	r3, #1
 800383e:	b29a      	uxth	r2, r3
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003848:	b29b      	uxth	r3, r3
 800384a:	3b01      	subs	r3, #1
 800384c:	b29a      	uxth	r2, r3
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	691a      	ldr	r2, [r3, #16]
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800385c:	b2d2      	uxtb	r2, r2
 800385e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003864:	1c5a      	adds	r2, r3, #1
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800386e:	3b01      	subs	r3, #1
 8003870:	b29a      	uxth	r2, r3
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800387a:	b29b      	uxth	r3, r3
 800387c:	3b01      	subs	r3, #1
 800387e:	b29a      	uxth	r2, r3
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003884:	e042      	b.n	800390c <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003886:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003888:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800388a:	68f8      	ldr	r0, [r7, #12]
 800388c:	f000 fb00 	bl	8003e90 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003890:	4603      	mov	r3, r0
 8003892:	2b00      	cmp	r3, #0
 8003894:	d001      	beq.n	800389a <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8003896:	2301      	movs	r3, #1
 8003898:	e04c      	b.n	8003934 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	691a      	ldr	r2, [r3, #16]
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038a4:	b2d2      	uxtb	r2, r2
 80038a6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038ac:	1c5a      	adds	r2, r3, #1
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038b6:	3b01      	subs	r3, #1
 80038b8:	b29a      	uxth	r2, r3
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038c2:	b29b      	uxth	r3, r3
 80038c4:	3b01      	subs	r3, #1
 80038c6:	b29a      	uxth	r2, r3
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	695b      	ldr	r3, [r3, #20]
 80038d2:	f003 0304 	and.w	r3, r3, #4
 80038d6:	2b04      	cmp	r3, #4
 80038d8:	d118      	bne.n	800390c <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	691a      	ldr	r2, [r3, #16]
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038e4:	b2d2      	uxtb	r2, r2
 80038e6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038ec:	1c5a      	adds	r2, r3, #1
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038f6:	3b01      	subs	r3, #1
 80038f8:	b29a      	uxth	r2, r3
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003902:	b29b      	uxth	r3, r3
 8003904:	3b01      	subs	r3, #1
 8003906:	b29a      	uxth	r2, r3
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003910:	2b00      	cmp	r3, #0
 8003912:	f47f aec2 	bne.w	800369a <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	2220      	movs	r2, #32
 800391a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	2200      	movs	r2, #0
 8003922:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	2200      	movs	r2, #0
 800392a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800392e:	2300      	movs	r3, #0
 8003930:	e000      	b.n	8003934 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 8003932:	2302      	movs	r3, #2
  }
}
 8003934:	4618      	mov	r0, r3
 8003936:	3728      	adds	r7, #40	; 0x28
 8003938:	46bd      	mov	sp, r7
 800393a:	bd80      	pop	{r7, pc}
 800393c:	00010004 	.word	0x00010004

08003940 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003940:	b580      	push	{r7, lr}
 8003942:	b088      	sub	sp, #32
 8003944:	af02      	add	r7, sp, #8
 8003946:	60f8      	str	r0, [r7, #12]
 8003948:	607a      	str	r2, [r7, #4]
 800394a:	603b      	str	r3, [r7, #0]
 800394c:	460b      	mov	r3, r1
 800394e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003954:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003956:	697b      	ldr	r3, [r7, #20]
 8003958:	2b08      	cmp	r3, #8
 800395a:	d006      	beq.n	800396a <I2C_MasterRequestWrite+0x2a>
 800395c:	697b      	ldr	r3, [r7, #20]
 800395e:	2b01      	cmp	r3, #1
 8003960:	d003      	beq.n	800396a <I2C_MasterRequestWrite+0x2a>
 8003962:	697b      	ldr	r3, [r7, #20]
 8003964:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003968:	d108      	bne.n	800397c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	681a      	ldr	r2, [r3, #0]
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003978:	601a      	str	r2, [r3, #0]
 800397a:	e00b      	b.n	8003994 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003980:	2b12      	cmp	r3, #18
 8003982:	d107      	bne.n	8003994 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	681a      	ldr	r2, [r3, #0]
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003992:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003994:	683b      	ldr	r3, [r7, #0]
 8003996:	9300      	str	r3, [sp, #0]
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	2200      	movs	r2, #0
 800399c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80039a0:	68f8      	ldr	r0, [r7, #12]
 80039a2:	f000 f91d 	bl	8003be0 <I2C_WaitOnFlagUntilTimeout>
 80039a6:	4603      	mov	r3, r0
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d00d      	beq.n	80039c8 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039b6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80039ba:	d103      	bne.n	80039c4 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	f44f 7200 	mov.w	r2, #512	; 0x200
 80039c2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80039c4:	2303      	movs	r3, #3
 80039c6:	e035      	b.n	8003a34 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	691b      	ldr	r3, [r3, #16]
 80039cc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80039d0:	d108      	bne.n	80039e4 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80039d2:	897b      	ldrh	r3, [r7, #10]
 80039d4:	b2db      	uxtb	r3, r3
 80039d6:	461a      	mov	r2, r3
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80039e0:	611a      	str	r2, [r3, #16]
 80039e2:	e01b      	b.n	8003a1c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80039e4:	897b      	ldrh	r3, [r7, #10]
 80039e6:	11db      	asrs	r3, r3, #7
 80039e8:	b2db      	uxtb	r3, r3
 80039ea:	f003 0306 	and.w	r3, r3, #6
 80039ee:	b2db      	uxtb	r3, r3
 80039f0:	f063 030f 	orn	r3, r3, #15
 80039f4:	b2da      	uxtb	r2, r3
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80039fc:	683b      	ldr	r3, [r7, #0]
 80039fe:	687a      	ldr	r2, [r7, #4]
 8003a00:	490e      	ldr	r1, [pc, #56]	; (8003a3c <I2C_MasterRequestWrite+0xfc>)
 8003a02:	68f8      	ldr	r0, [r7, #12]
 8003a04:	f000 f943 	bl	8003c8e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003a08:	4603      	mov	r3, r0
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d001      	beq.n	8003a12 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003a0e:	2301      	movs	r3, #1
 8003a10:	e010      	b.n	8003a34 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003a12:	897b      	ldrh	r3, [r7, #10]
 8003a14:	b2da      	uxtb	r2, r3
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003a1c:	683b      	ldr	r3, [r7, #0]
 8003a1e:	687a      	ldr	r2, [r7, #4]
 8003a20:	4907      	ldr	r1, [pc, #28]	; (8003a40 <I2C_MasterRequestWrite+0x100>)
 8003a22:	68f8      	ldr	r0, [r7, #12]
 8003a24:	f000 f933 	bl	8003c8e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003a28:	4603      	mov	r3, r0
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d001      	beq.n	8003a32 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003a2e:	2301      	movs	r3, #1
 8003a30:	e000      	b.n	8003a34 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003a32:	2300      	movs	r3, #0
}
 8003a34:	4618      	mov	r0, r3
 8003a36:	3718      	adds	r7, #24
 8003a38:	46bd      	mov	sp, r7
 8003a3a:	bd80      	pop	{r7, pc}
 8003a3c:	00010008 	.word	0x00010008
 8003a40:	00010002 	.word	0x00010002

08003a44 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003a44:	b580      	push	{r7, lr}
 8003a46:	b088      	sub	sp, #32
 8003a48:	af02      	add	r7, sp, #8
 8003a4a:	60f8      	str	r0, [r7, #12]
 8003a4c:	607a      	str	r2, [r7, #4]
 8003a4e:	603b      	str	r3, [r7, #0]
 8003a50:	460b      	mov	r3, r1
 8003a52:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a58:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	681a      	ldr	r2, [r3, #0]
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003a68:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003a6a:	697b      	ldr	r3, [r7, #20]
 8003a6c:	2b08      	cmp	r3, #8
 8003a6e:	d006      	beq.n	8003a7e <I2C_MasterRequestRead+0x3a>
 8003a70:	697b      	ldr	r3, [r7, #20]
 8003a72:	2b01      	cmp	r3, #1
 8003a74:	d003      	beq.n	8003a7e <I2C_MasterRequestRead+0x3a>
 8003a76:	697b      	ldr	r3, [r7, #20]
 8003a78:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003a7c:	d108      	bne.n	8003a90 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	681a      	ldr	r2, [r3, #0]
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003a8c:	601a      	str	r2, [r3, #0]
 8003a8e:	e00b      	b.n	8003aa8 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a94:	2b11      	cmp	r3, #17
 8003a96:	d107      	bne.n	8003aa8 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	681a      	ldr	r2, [r3, #0]
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003aa6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003aa8:	683b      	ldr	r3, [r7, #0]
 8003aaa:	9300      	str	r3, [sp, #0]
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	2200      	movs	r2, #0
 8003ab0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003ab4:	68f8      	ldr	r0, [r7, #12]
 8003ab6:	f000 f893 	bl	8003be0 <I2C_WaitOnFlagUntilTimeout>
 8003aba:	4603      	mov	r3, r0
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d00d      	beq.n	8003adc <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003aca:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003ace:	d103      	bne.n	8003ad8 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003ad6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003ad8:	2303      	movs	r3, #3
 8003ada:	e079      	b.n	8003bd0 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	691b      	ldr	r3, [r3, #16]
 8003ae0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003ae4:	d108      	bne.n	8003af8 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003ae6:	897b      	ldrh	r3, [r7, #10]
 8003ae8:	b2db      	uxtb	r3, r3
 8003aea:	f043 0301 	orr.w	r3, r3, #1
 8003aee:	b2da      	uxtb	r2, r3
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	611a      	str	r2, [r3, #16]
 8003af6:	e05f      	b.n	8003bb8 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003af8:	897b      	ldrh	r3, [r7, #10]
 8003afa:	11db      	asrs	r3, r3, #7
 8003afc:	b2db      	uxtb	r3, r3
 8003afe:	f003 0306 	and.w	r3, r3, #6
 8003b02:	b2db      	uxtb	r3, r3
 8003b04:	f063 030f 	orn	r3, r3, #15
 8003b08:	b2da      	uxtb	r2, r3
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003b10:	683b      	ldr	r3, [r7, #0]
 8003b12:	687a      	ldr	r2, [r7, #4]
 8003b14:	4930      	ldr	r1, [pc, #192]	; (8003bd8 <I2C_MasterRequestRead+0x194>)
 8003b16:	68f8      	ldr	r0, [r7, #12]
 8003b18:	f000 f8b9 	bl	8003c8e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003b1c:	4603      	mov	r3, r0
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d001      	beq.n	8003b26 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8003b22:	2301      	movs	r3, #1
 8003b24:	e054      	b.n	8003bd0 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003b26:	897b      	ldrh	r3, [r7, #10]
 8003b28:	b2da      	uxtb	r2, r3
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003b30:	683b      	ldr	r3, [r7, #0]
 8003b32:	687a      	ldr	r2, [r7, #4]
 8003b34:	4929      	ldr	r1, [pc, #164]	; (8003bdc <I2C_MasterRequestRead+0x198>)
 8003b36:	68f8      	ldr	r0, [r7, #12]
 8003b38:	f000 f8a9 	bl	8003c8e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003b3c:	4603      	mov	r3, r0
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d001      	beq.n	8003b46 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8003b42:	2301      	movs	r3, #1
 8003b44:	e044      	b.n	8003bd0 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b46:	2300      	movs	r3, #0
 8003b48:	613b      	str	r3, [r7, #16]
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	695b      	ldr	r3, [r3, #20]
 8003b50:	613b      	str	r3, [r7, #16]
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	699b      	ldr	r3, [r3, #24]
 8003b58:	613b      	str	r3, [r7, #16]
 8003b5a:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	681a      	ldr	r2, [r3, #0]
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003b6a:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003b6c:	683b      	ldr	r3, [r7, #0]
 8003b6e:	9300      	str	r3, [sp, #0]
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	2200      	movs	r2, #0
 8003b74:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003b78:	68f8      	ldr	r0, [r7, #12]
 8003b7a:	f000 f831 	bl	8003be0 <I2C_WaitOnFlagUntilTimeout>
 8003b7e:	4603      	mov	r3, r0
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d00d      	beq.n	8003ba0 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b8e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003b92:	d103      	bne.n	8003b9c <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003b9a:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8003b9c:	2303      	movs	r3, #3
 8003b9e:	e017      	b.n	8003bd0 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8003ba0:	897b      	ldrh	r3, [r7, #10]
 8003ba2:	11db      	asrs	r3, r3, #7
 8003ba4:	b2db      	uxtb	r3, r3
 8003ba6:	f003 0306 	and.w	r3, r3, #6
 8003baa:	b2db      	uxtb	r3, r3
 8003bac:	f063 030e 	orn	r3, r3, #14
 8003bb0:	b2da      	uxtb	r2, r3
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003bb8:	683b      	ldr	r3, [r7, #0]
 8003bba:	687a      	ldr	r2, [r7, #4]
 8003bbc:	4907      	ldr	r1, [pc, #28]	; (8003bdc <I2C_MasterRequestRead+0x198>)
 8003bbe:	68f8      	ldr	r0, [r7, #12]
 8003bc0:	f000 f865 	bl	8003c8e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003bc4:	4603      	mov	r3, r0
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d001      	beq.n	8003bce <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8003bca:	2301      	movs	r3, #1
 8003bcc:	e000      	b.n	8003bd0 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8003bce:	2300      	movs	r3, #0
}
 8003bd0:	4618      	mov	r0, r3
 8003bd2:	3718      	adds	r7, #24
 8003bd4:	46bd      	mov	sp, r7
 8003bd6:	bd80      	pop	{r7, pc}
 8003bd8:	00010008 	.word	0x00010008
 8003bdc:	00010002 	.word	0x00010002

08003be0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003be0:	b580      	push	{r7, lr}
 8003be2:	b084      	sub	sp, #16
 8003be4:	af00      	add	r7, sp, #0
 8003be6:	60f8      	str	r0, [r7, #12]
 8003be8:	60b9      	str	r1, [r7, #8]
 8003bea:	603b      	str	r3, [r7, #0]
 8003bec:	4613      	mov	r3, r2
 8003bee:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003bf0:	e025      	b.n	8003c3e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003bf2:	683b      	ldr	r3, [r7, #0]
 8003bf4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bf8:	d021      	beq.n	8003c3e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003bfa:	f7fe fcd3 	bl	80025a4 <HAL_GetTick>
 8003bfe:	4602      	mov	r2, r0
 8003c00:	69bb      	ldr	r3, [r7, #24]
 8003c02:	1ad3      	subs	r3, r2, r3
 8003c04:	683a      	ldr	r2, [r7, #0]
 8003c06:	429a      	cmp	r2, r3
 8003c08:	d302      	bcc.n	8003c10 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003c0a:	683b      	ldr	r3, [r7, #0]
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d116      	bne.n	8003c3e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	2200      	movs	r2, #0
 8003c14:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	2220      	movs	r2, #32
 8003c1a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	2200      	movs	r2, #0
 8003c22:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c2a:	f043 0220 	orr.w	r2, r3, #32
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	2200      	movs	r2, #0
 8003c36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003c3a:	2301      	movs	r3, #1
 8003c3c:	e023      	b.n	8003c86 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003c3e:	68bb      	ldr	r3, [r7, #8]
 8003c40:	0c1b      	lsrs	r3, r3, #16
 8003c42:	b2db      	uxtb	r3, r3
 8003c44:	2b01      	cmp	r3, #1
 8003c46:	d10d      	bne.n	8003c64 <I2C_WaitOnFlagUntilTimeout+0x84>
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	695b      	ldr	r3, [r3, #20]
 8003c4e:	43da      	mvns	r2, r3
 8003c50:	68bb      	ldr	r3, [r7, #8]
 8003c52:	4013      	ands	r3, r2
 8003c54:	b29b      	uxth	r3, r3
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	bf0c      	ite	eq
 8003c5a:	2301      	moveq	r3, #1
 8003c5c:	2300      	movne	r3, #0
 8003c5e:	b2db      	uxtb	r3, r3
 8003c60:	461a      	mov	r2, r3
 8003c62:	e00c      	b.n	8003c7e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	699b      	ldr	r3, [r3, #24]
 8003c6a:	43da      	mvns	r2, r3
 8003c6c:	68bb      	ldr	r3, [r7, #8]
 8003c6e:	4013      	ands	r3, r2
 8003c70:	b29b      	uxth	r3, r3
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	bf0c      	ite	eq
 8003c76:	2301      	moveq	r3, #1
 8003c78:	2300      	movne	r3, #0
 8003c7a:	b2db      	uxtb	r3, r3
 8003c7c:	461a      	mov	r2, r3
 8003c7e:	79fb      	ldrb	r3, [r7, #7]
 8003c80:	429a      	cmp	r2, r3
 8003c82:	d0b6      	beq.n	8003bf2 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003c84:	2300      	movs	r3, #0
}
 8003c86:	4618      	mov	r0, r3
 8003c88:	3710      	adds	r7, #16
 8003c8a:	46bd      	mov	sp, r7
 8003c8c:	bd80      	pop	{r7, pc}

08003c8e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003c8e:	b580      	push	{r7, lr}
 8003c90:	b084      	sub	sp, #16
 8003c92:	af00      	add	r7, sp, #0
 8003c94:	60f8      	str	r0, [r7, #12]
 8003c96:	60b9      	str	r1, [r7, #8]
 8003c98:	607a      	str	r2, [r7, #4]
 8003c9a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003c9c:	e051      	b.n	8003d42 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	695b      	ldr	r3, [r3, #20]
 8003ca4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ca8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003cac:	d123      	bne.n	8003cf6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	681a      	ldr	r2, [r3, #0]
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003cbc:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003cc6:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	2200      	movs	r2, #0
 8003ccc:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	2220      	movs	r2, #32
 8003cd2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	2200      	movs	r2, #0
 8003cda:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ce2:	f043 0204 	orr.w	r2, r3, #4
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	2200      	movs	r2, #0
 8003cee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003cf2:	2301      	movs	r3, #1
 8003cf4:	e046      	b.n	8003d84 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003cfc:	d021      	beq.n	8003d42 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003cfe:	f7fe fc51 	bl	80025a4 <HAL_GetTick>
 8003d02:	4602      	mov	r2, r0
 8003d04:	683b      	ldr	r3, [r7, #0]
 8003d06:	1ad3      	subs	r3, r2, r3
 8003d08:	687a      	ldr	r2, [r7, #4]
 8003d0a:	429a      	cmp	r2, r3
 8003d0c:	d302      	bcc.n	8003d14 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d116      	bne.n	8003d42 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	2200      	movs	r2, #0
 8003d18:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	2220      	movs	r2, #32
 8003d1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	2200      	movs	r2, #0
 8003d26:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d2e:	f043 0220 	orr.w	r2, r3, #32
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	2200      	movs	r2, #0
 8003d3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003d3e:	2301      	movs	r3, #1
 8003d40:	e020      	b.n	8003d84 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003d42:	68bb      	ldr	r3, [r7, #8]
 8003d44:	0c1b      	lsrs	r3, r3, #16
 8003d46:	b2db      	uxtb	r3, r3
 8003d48:	2b01      	cmp	r3, #1
 8003d4a:	d10c      	bne.n	8003d66 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	695b      	ldr	r3, [r3, #20]
 8003d52:	43da      	mvns	r2, r3
 8003d54:	68bb      	ldr	r3, [r7, #8]
 8003d56:	4013      	ands	r3, r2
 8003d58:	b29b      	uxth	r3, r3
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	bf14      	ite	ne
 8003d5e:	2301      	movne	r3, #1
 8003d60:	2300      	moveq	r3, #0
 8003d62:	b2db      	uxtb	r3, r3
 8003d64:	e00b      	b.n	8003d7e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	699b      	ldr	r3, [r3, #24]
 8003d6c:	43da      	mvns	r2, r3
 8003d6e:	68bb      	ldr	r3, [r7, #8]
 8003d70:	4013      	ands	r3, r2
 8003d72:	b29b      	uxth	r3, r3
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	bf14      	ite	ne
 8003d78:	2301      	movne	r3, #1
 8003d7a:	2300      	moveq	r3, #0
 8003d7c:	b2db      	uxtb	r3, r3
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d18d      	bne.n	8003c9e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8003d82:	2300      	movs	r3, #0
}
 8003d84:	4618      	mov	r0, r3
 8003d86:	3710      	adds	r7, #16
 8003d88:	46bd      	mov	sp, r7
 8003d8a:	bd80      	pop	{r7, pc}

08003d8c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003d8c:	b580      	push	{r7, lr}
 8003d8e:	b084      	sub	sp, #16
 8003d90:	af00      	add	r7, sp, #0
 8003d92:	60f8      	str	r0, [r7, #12]
 8003d94:	60b9      	str	r1, [r7, #8]
 8003d96:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003d98:	e02d      	b.n	8003df6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003d9a:	68f8      	ldr	r0, [r7, #12]
 8003d9c:	f000 f8ce 	bl	8003f3c <I2C_IsAcknowledgeFailed>
 8003da0:	4603      	mov	r3, r0
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d001      	beq.n	8003daa <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003da6:	2301      	movs	r3, #1
 8003da8:	e02d      	b.n	8003e06 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003daa:	68bb      	ldr	r3, [r7, #8]
 8003dac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003db0:	d021      	beq.n	8003df6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003db2:	f7fe fbf7 	bl	80025a4 <HAL_GetTick>
 8003db6:	4602      	mov	r2, r0
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	1ad3      	subs	r3, r2, r3
 8003dbc:	68ba      	ldr	r2, [r7, #8]
 8003dbe:	429a      	cmp	r2, r3
 8003dc0:	d302      	bcc.n	8003dc8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003dc2:	68bb      	ldr	r3, [r7, #8]
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d116      	bne.n	8003df6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	2200      	movs	r2, #0
 8003dcc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	2220      	movs	r2, #32
 8003dd2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	2200      	movs	r2, #0
 8003dda:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003de2:	f043 0220 	orr.w	r2, r3, #32
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	2200      	movs	r2, #0
 8003dee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003df2:	2301      	movs	r3, #1
 8003df4:	e007      	b.n	8003e06 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	695b      	ldr	r3, [r3, #20]
 8003dfc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e00:	2b80      	cmp	r3, #128	; 0x80
 8003e02:	d1ca      	bne.n	8003d9a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003e04:	2300      	movs	r3, #0
}
 8003e06:	4618      	mov	r0, r3
 8003e08:	3710      	adds	r7, #16
 8003e0a:	46bd      	mov	sp, r7
 8003e0c:	bd80      	pop	{r7, pc}

08003e0e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003e0e:	b580      	push	{r7, lr}
 8003e10:	b084      	sub	sp, #16
 8003e12:	af00      	add	r7, sp, #0
 8003e14:	60f8      	str	r0, [r7, #12]
 8003e16:	60b9      	str	r1, [r7, #8]
 8003e18:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003e1a:	e02d      	b.n	8003e78 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003e1c:	68f8      	ldr	r0, [r7, #12]
 8003e1e:	f000 f88d 	bl	8003f3c <I2C_IsAcknowledgeFailed>
 8003e22:	4603      	mov	r3, r0
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d001      	beq.n	8003e2c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003e28:	2301      	movs	r3, #1
 8003e2a:	e02d      	b.n	8003e88 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e2c:	68bb      	ldr	r3, [r7, #8]
 8003e2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e32:	d021      	beq.n	8003e78 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e34:	f7fe fbb6 	bl	80025a4 <HAL_GetTick>
 8003e38:	4602      	mov	r2, r0
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	1ad3      	subs	r3, r2, r3
 8003e3e:	68ba      	ldr	r2, [r7, #8]
 8003e40:	429a      	cmp	r2, r3
 8003e42:	d302      	bcc.n	8003e4a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003e44:	68bb      	ldr	r3, [r7, #8]
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d116      	bne.n	8003e78 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	2200      	movs	r2, #0
 8003e4e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	2220      	movs	r2, #32
 8003e54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	2200      	movs	r2, #0
 8003e5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e64:	f043 0220 	orr.w	r2, r3, #32
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	2200      	movs	r2, #0
 8003e70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003e74:	2301      	movs	r3, #1
 8003e76:	e007      	b.n	8003e88 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	695b      	ldr	r3, [r3, #20]
 8003e7e:	f003 0304 	and.w	r3, r3, #4
 8003e82:	2b04      	cmp	r3, #4
 8003e84:	d1ca      	bne.n	8003e1c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003e86:	2300      	movs	r3, #0
}
 8003e88:	4618      	mov	r0, r3
 8003e8a:	3710      	adds	r7, #16
 8003e8c:	46bd      	mov	sp, r7
 8003e8e:	bd80      	pop	{r7, pc}

08003e90 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003e90:	b580      	push	{r7, lr}
 8003e92:	b084      	sub	sp, #16
 8003e94:	af00      	add	r7, sp, #0
 8003e96:	60f8      	str	r0, [r7, #12]
 8003e98:	60b9      	str	r1, [r7, #8]
 8003e9a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003e9c:	e042      	b.n	8003f24 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	695b      	ldr	r3, [r3, #20]
 8003ea4:	f003 0310 	and.w	r3, r3, #16
 8003ea8:	2b10      	cmp	r3, #16
 8003eaa:	d119      	bne.n	8003ee0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f06f 0210 	mvn.w	r2, #16
 8003eb4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	2200      	movs	r2, #0
 8003eba:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	2220      	movs	r2, #32
 8003ec0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	2200      	movs	r2, #0
 8003ec8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	2200      	movs	r2, #0
 8003ed8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003edc:	2301      	movs	r3, #1
 8003ede:	e029      	b.n	8003f34 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ee0:	f7fe fb60 	bl	80025a4 <HAL_GetTick>
 8003ee4:	4602      	mov	r2, r0
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	1ad3      	subs	r3, r2, r3
 8003eea:	68ba      	ldr	r2, [r7, #8]
 8003eec:	429a      	cmp	r2, r3
 8003eee:	d302      	bcc.n	8003ef6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003ef0:	68bb      	ldr	r3, [r7, #8]
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d116      	bne.n	8003f24 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	2200      	movs	r2, #0
 8003efa:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	2220      	movs	r2, #32
 8003f00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	2200      	movs	r2, #0
 8003f08:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f10:	f043 0220 	orr.w	r2, r3, #32
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	2200      	movs	r2, #0
 8003f1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003f20:	2301      	movs	r3, #1
 8003f22:	e007      	b.n	8003f34 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	695b      	ldr	r3, [r3, #20]
 8003f2a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f2e:	2b40      	cmp	r3, #64	; 0x40
 8003f30:	d1b5      	bne.n	8003e9e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003f32:	2300      	movs	r3, #0
}
 8003f34:	4618      	mov	r0, r3
 8003f36:	3710      	adds	r7, #16
 8003f38:	46bd      	mov	sp, r7
 8003f3a:	bd80      	pop	{r7, pc}

08003f3c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003f3c:	b480      	push	{r7}
 8003f3e:	b083      	sub	sp, #12
 8003f40:	af00      	add	r7, sp, #0
 8003f42:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	695b      	ldr	r3, [r3, #20]
 8003f4a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f4e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003f52:	d11b      	bne.n	8003f8c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003f5c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	2200      	movs	r2, #0
 8003f62:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	2220      	movs	r2, #32
 8003f68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	2200      	movs	r2, #0
 8003f70:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f78:	f043 0204 	orr.w	r2, r3, #4
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	2200      	movs	r2, #0
 8003f84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003f88:	2301      	movs	r3, #1
 8003f8a:	e000      	b.n	8003f8e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003f8c:	2300      	movs	r3, #0
}
 8003f8e:	4618      	mov	r0, r3
 8003f90:	370c      	adds	r7, #12
 8003f92:	46bd      	mov	sp, r7
 8003f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f98:	4770      	bx	lr
	...

08003f9c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003f9c:	b580      	push	{r7, lr}
 8003f9e:	b086      	sub	sp, #24
 8003fa0:	af00      	add	r7, sp, #0
 8003fa2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d101      	bne.n	8003fae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003faa:	2301      	movs	r3, #1
 8003fac:	e267      	b.n	800447e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	f003 0301 	and.w	r3, r3, #1
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d075      	beq.n	80040a6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003fba:	4b88      	ldr	r3, [pc, #544]	; (80041dc <HAL_RCC_OscConfig+0x240>)
 8003fbc:	689b      	ldr	r3, [r3, #8]
 8003fbe:	f003 030c 	and.w	r3, r3, #12
 8003fc2:	2b04      	cmp	r3, #4
 8003fc4:	d00c      	beq.n	8003fe0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003fc6:	4b85      	ldr	r3, [pc, #532]	; (80041dc <HAL_RCC_OscConfig+0x240>)
 8003fc8:	689b      	ldr	r3, [r3, #8]
 8003fca:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003fce:	2b08      	cmp	r3, #8
 8003fd0:	d112      	bne.n	8003ff8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003fd2:	4b82      	ldr	r3, [pc, #520]	; (80041dc <HAL_RCC_OscConfig+0x240>)
 8003fd4:	685b      	ldr	r3, [r3, #4]
 8003fd6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003fda:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003fde:	d10b      	bne.n	8003ff8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003fe0:	4b7e      	ldr	r3, [pc, #504]	; (80041dc <HAL_RCC_OscConfig+0x240>)
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d05b      	beq.n	80040a4 <HAL_RCC_OscConfig+0x108>
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	685b      	ldr	r3, [r3, #4]
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d157      	bne.n	80040a4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003ff4:	2301      	movs	r3, #1
 8003ff6:	e242      	b.n	800447e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	685b      	ldr	r3, [r3, #4]
 8003ffc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004000:	d106      	bne.n	8004010 <HAL_RCC_OscConfig+0x74>
 8004002:	4b76      	ldr	r3, [pc, #472]	; (80041dc <HAL_RCC_OscConfig+0x240>)
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	4a75      	ldr	r2, [pc, #468]	; (80041dc <HAL_RCC_OscConfig+0x240>)
 8004008:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800400c:	6013      	str	r3, [r2, #0]
 800400e:	e01d      	b.n	800404c <HAL_RCC_OscConfig+0xb0>
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	685b      	ldr	r3, [r3, #4]
 8004014:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004018:	d10c      	bne.n	8004034 <HAL_RCC_OscConfig+0x98>
 800401a:	4b70      	ldr	r3, [pc, #448]	; (80041dc <HAL_RCC_OscConfig+0x240>)
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	4a6f      	ldr	r2, [pc, #444]	; (80041dc <HAL_RCC_OscConfig+0x240>)
 8004020:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004024:	6013      	str	r3, [r2, #0]
 8004026:	4b6d      	ldr	r3, [pc, #436]	; (80041dc <HAL_RCC_OscConfig+0x240>)
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	4a6c      	ldr	r2, [pc, #432]	; (80041dc <HAL_RCC_OscConfig+0x240>)
 800402c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004030:	6013      	str	r3, [r2, #0]
 8004032:	e00b      	b.n	800404c <HAL_RCC_OscConfig+0xb0>
 8004034:	4b69      	ldr	r3, [pc, #420]	; (80041dc <HAL_RCC_OscConfig+0x240>)
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	4a68      	ldr	r2, [pc, #416]	; (80041dc <HAL_RCC_OscConfig+0x240>)
 800403a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800403e:	6013      	str	r3, [r2, #0]
 8004040:	4b66      	ldr	r3, [pc, #408]	; (80041dc <HAL_RCC_OscConfig+0x240>)
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	4a65      	ldr	r2, [pc, #404]	; (80041dc <HAL_RCC_OscConfig+0x240>)
 8004046:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800404a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	685b      	ldr	r3, [r3, #4]
 8004050:	2b00      	cmp	r3, #0
 8004052:	d013      	beq.n	800407c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004054:	f7fe faa6 	bl	80025a4 <HAL_GetTick>
 8004058:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800405a:	e008      	b.n	800406e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800405c:	f7fe faa2 	bl	80025a4 <HAL_GetTick>
 8004060:	4602      	mov	r2, r0
 8004062:	693b      	ldr	r3, [r7, #16]
 8004064:	1ad3      	subs	r3, r2, r3
 8004066:	2b64      	cmp	r3, #100	; 0x64
 8004068:	d901      	bls.n	800406e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800406a:	2303      	movs	r3, #3
 800406c:	e207      	b.n	800447e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800406e:	4b5b      	ldr	r3, [pc, #364]	; (80041dc <HAL_RCC_OscConfig+0x240>)
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004076:	2b00      	cmp	r3, #0
 8004078:	d0f0      	beq.n	800405c <HAL_RCC_OscConfig+0xc0>
 800407a:	e014      	b.n	80040a6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800407c:	f7fe fa92 	bl	80025a4 <HAL_GetTick>
 8004080:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004082:	e008      	b.n	8004096 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004084:	f7fe fa8e 	bl	80025a4 <HAL_GetTick>
 8004088:	4602      	mov	r2, r0
 800408a:	693b      	ldr	r3, [r7, #16]
 800408c:	1ad3      	subs	r3, r2, r3
 800408e:	2b64      	cmp	r3, #100	; 0x64
 8004090:	d901      	bls.n	8004096 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004092:	2303      	movs	r3, #3
 8004094:	e1f3      	b.n	800447e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004096:	4b51      	ldr	r3, [pc, #324]	; (80041dc <HAL_RCC_OscConfig+0x240>)
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d1f0      	bne.n	8004084 <HAL_RCC_OscConfig+0xe8>
 80040a2:	e000      	b.n	80040a6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80040a4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	f003 0302 	and.w	r3, r3, #2
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d063      	beq.n	800417a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80040b2:	4b4a      	ldr	r3, [pc, #296]	; (80041dc <HAL_RCC_OscConfig+0x240>)
 80040b4:	689b      	ldr	r3, [r3, #8]
 80040b6:	f003 030c 	and.w	r3, r3, #12
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d00b      	beq.n	80040d6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80040be:	4b47      	ldr	r3, [pc, #284]	; (80041dc <HAL_RCC_OscConfig+0x240>)
 80040c0:	689b      	ldr	r3, [r3, #8]
 80040c2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80040c6:	2b08      	cmp	r3, #8
 80040c8:	d11c      	bne.n	8004104 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80040ca:	4b44      	ldr	r3, [pc, #272]	; (80041dc <HAL_RCC_OscConfig+0x240>)
 80040cc:	685b      	ldr	r3, [r3, #4]
 80040ce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d116      	bne.n	8004104 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80040d6:	4b41      	ldr	r3, [pc, #260]	; (80041dc <HAL_RCC_OscConfig+0x240>)
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	f003 0302 	and.w	r3, r3, #2
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d005      	beq.n	80040ee <HAL_RCC_OscConfig+0x152>
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	68db      	ldr	r3, [r3, #12]
 80040e6:	2b01      	cmp	r3, #1
 80040e8:	d001      	beq.n	80040ee <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80040ea:	2301      	movs	r3, #1
 80040ec:	e1c7      	b.n	800447e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80040ee:	4b3b      	ldr	r3, [pc, #236]	; (80041dc <HAL_RCC_OscConfig+0x240>)
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	691b      	ldr	r3, [r3, #16]
 80040fa:	00db      	lsls	r3, r3, #3
 80040fc:	4937      	ldr	r1, [pc, #220]	; (80041dc <HAL_RCC_OscConfig+0x240>)
 80040fe:	4313      	orrs	r3, r2
 8004100:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004102:	e03a      	b.n	800417a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	68db      	ldr	r3, [r3, #12]
 8004108:	2b00      	cmp	r3, #0
 800410a:	d020      	beq.n	800414e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800410c:	4b34      	ldr	r3, [pc, #208]	; (80041e0 <HAL_RCC_OscConfig+0x244>)
 800410e:	2201      	movs	r2, #1
 8004110:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004112:	f7fe fa47 	bl	80025a4 <HAL_GetTick>
 8004116:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004118:	e008      	b.n	800412c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800411a:	f7fe fa43 	bl	80025a4 <HAL_GetTick>
 800411e:	4602      	mov	r2, r0
 8004120:	693b      	ldr	r3, [r7, #16]
 8004122:	1ad3      	subs	r3, r2, r3
 8004124:	2b02      	cmp	r3, #2
 8004126:	d901      	bls.n	800412c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004128:	2303      	movs	r3, #3
 800412a:	e1a8      	b.n	800447e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800412c:	4b2b      	ldr	r3, [pc, #172]	; (80041dc <HAL_RCC_OscConfig+0x240>)
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	f003 0302 	and.w	r3, r3, #2
 8004134:	2b00      	cmp	r3, #0
 8004136:	d0f0      	beq.n	800411a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004138:	4b28      	ldr	r3, [pc, #160]	; (80041dc <HAL_RCC_OscConfig+0x240>)
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	691b      	ldr	r3, [r3, #16]
 8004144:	00db      	lsls	r3, r3, #3
 8004146:	4925      	ldr	r1, [pc, #148]	; (80041dc <HAL_RCC_OscConfig+0x240>)
 8004148:	4313      	orrs	r3, r2
 800414a:	600b      	str	r3, [r1, #0]
 800414c:	e015      	b.n	800417a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800414e:	4b24      	ldr	r3, [pc, #144]	; (80041e0 <HAL_RCC_OscConfig+0x244>)
 8004150:	2200      	movs	r2, #0
 8004152:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004154:	f7fe fa26 	bl	80025a4 <HAL_GetTick>
 8004158:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800415a:	e008      	b.n	800416e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800415c:	f7fe fa22 	bl	80025a4 <HAL_GetTick>
 8004160:	4602      	mov	r2, r0
 8004162:	693b      	ldr	r3, [r7, #16]
 8004164:	1ad3      	subs	r3, r2, r3
 8004166:	2b02      	cmp	r3, #2
 8004168:	d901      	bls.n	800416e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800416a:	2303      	movs	r3, #3
 800416c:	e187      	b.n	800447e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800416e:	4b1b      	ldr	r3, [pc, #108]	; (80041dc <HAL_RCC_OscConfig+0x240>)
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f003 0302 	and.w	r3, r3, #2
 8004176:	2b00      	cmp	r3, #0
 8004178:	d1f0      	bne.n	800415c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	f003 0308 	and.w	r3, r3, #8
 8004182:	2b00      	cmp	r3, #0
 8004184:	d036      	beq.n	80041f4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	695b      	ldr	r3, [r3, #20]
 800418a:	2b00      	cmp	r3, #0
 800418c:	d016      	beq.n	80041bc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800418e:	4b15      	ldr	r3, [pc, #84]	; (80041e4 <HAL_RCC_OscConfig+0x248>)
 8004190:	2201      	movs	r2, #1
 8004192:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004194:	f7fe fa06 	bl	80025a4 <HAL_GetTick>
 8004198:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800419a:	e008      	b.n	80041ae <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800419c:	f7fe fa02 	bl	80025a4 <HAL_GetTick>
 80041a0:	4602      	mov	r2, r0
 80041a2:	693b      	ldr	r3, [r7, #16]
 80041a4:	1ad3      	subs	r3, r2, r3
 80041a6:	2b02      	cmp	r3, #2
 80041a8:	d901      	bls.n	80041ae <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80041aa:	2303      	movs	r3, #3
 80041ac:	e167      	b.n	800447e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80041ae:	4b0b      	ldr	r3, [pc, #44]	; (80041dc <HAL_RCC_OscConfig+0x240>)
 80041b0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80041b2:	f003 0302 	and.w	r3, r3, #2
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d0f0      	beq.n	800419c <HAL_RCC_OscConfig+0x200>
 80041ba:	e01b      	b.n	80041f4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80041bc:	4b09      	ldr	r3, [pc, #36]	; (80041e4 <HAL_RCC_OscConfig+0x248>)
 80041be:	2200      	movs	r2, #0
 80041c0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80041c2:	f7fe f9ef 	bl	80025a4 <HAL_GetTick>
 80041c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80041c8:	e00e      	b.n	80041e8 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80041ca:	f7fe f9eb 	bl	80025a4 <HAL_GetTick>
 80041ce:	4602      	mov	r2, r0
 80041d0:	693b      	ldr	r3, [r7, #16]
 80041d2:	1ad3      	subs	r3, r2, r3
 80041d4:	2b02      	cmp	r3, #2
 80041d6:	d907      	bls.n	80041e8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80041d8:	2303      	movs	r3, #3
 80041da:	e150      	b.n	800447e <HAL_RCC_OscConfig+0x4e2>
 80041dc:	40023800 	.word	0x40023800
 80041e0:	42470000 	.word	0x42470000
 80041e4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80041e8:	4b88      	ldr	r3, [pc, #544]	; (800440c <HAL_RCC_OscConfig+0x470>)
 80041ea:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80041ec:	f003 0302 	and.w	r3, r3, #2
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d1ea      	bne.n	80041ca <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	f003 0304 	and.w	r3, r3, #4
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	f000 8097 	beq.w	8004330 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004202:	2300      	movs	r3, #0
 8004204:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004206:	4b81      	ldr	r3, [pc, #516]	; (800440c <HAL_RCC_OscConfig+0x470>)
 8004208:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800420a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800420e:	2b00      	cmp	r3, #0
 8004210:	d10f      	bne.n	8004232 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004212:	2300      	movs	r3, #0
 8004214:	60bb      	str	r3, [r7, #8]
 8004216:	4b7d      	ldr	r3, [pc, #500]	; (800440c <HAL_RCC_OscConfig+0x470>)
 8004218:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800421a:	4a7c      	ldr	r2, [pc, #496]	; (800440c <HAL_RCC_OscConfig+0x470>)
 800421c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004220:	6413      	str	r3, [r2, #64]	; 0x40
 8004222:	4b7a      	ldr	r3, [pc, #488]	; (800440c <HAL_RCC_OscConfig+0x470>)
 8004224:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004226:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800422a:	60bb      	str	r3, [r7, #8]
 800422c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800422e:	2301      	movs	r3, #1
 8004230:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004232:	4b77      	ldr	r3, [pc, #476]	; (8004410 <HAL_RCC_OscConfig+0x474>)
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800423a:	2b00      	cmp	r3, #0
 800423c:	d118      	bne.n	8004270 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800423e:	4b74      	ldr	r3, [pc, #464]	; (8004410 <HAL_RCC_OscConfig+0x474>)
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	4a73      	ldr	r2, [pc, #460]	; (8004410 <HAL_RCC_OscConfig+0x474>)
 8004244:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004248:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800424a:	f7fe f9ab 	bl	80025a4 <HAL_GetTick>
 800424e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004250:	e008      	b.n	8004264 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004252:	f7fe f9a7 	bl	80025a4 <HAL_GetTick>
 8004256:	4602      	mov	r2, r0
 8004258:	693b      	ldr	r3, [r7, #16]
 800425a:	1ad3      	subs	r3, r2, r3
 800425c:	2b02      	cmp	r3, #2
 800425e:	d901      	bls.n	8004264 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004260:	2303      	movs	r3, #3
 8004262:	e10c      	b.n	800447e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004264:	4b6a      	ldr	r3, [pc, #424]	; (8004410 <HAL_RCC_OscConfig+0x474>)
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800426c:	2b00      	cmp	r3, #0
 800426e:	d0f0      	beq.n	8004252 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	689b      	ldr	r3, [r3, #8]
 8004274:	2b01      	cmp	r3, #1
 8004276:	d106      	bne.n	8004286 <HAL_RCC_OscConfig+0x2ea>
 8004278:	4b64      	ldr	r3, [pc, #400]	; (800440c <HAL_RCC_OscConfig+0x470>)
 800427a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800427c:	4a63      	ldr	r2, [pc, #396]	; (800440c <HAL_RCC_OscConfig+0x470>)
 800427e:	f043 0301 	orr.w	r3, r3, #1
 8004282:	6713      	str	r3, [r2, #112]	; 0x70
 8004284:	e01c      	b.n	80042c0 <HAL_RCC_OscConfig+0x324>
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	689b      	ldr	r3, [r3, #8]
 800428a:	2b05      	cmp	r3, #5
 800428c:	d10c      	bne.n	80042a8 <HAL_RCC_OscConfig+0x30c>
 800428e:	4b5f      	ldr	r3, [pc, #380]	; (800440c <HAL_RCC_OscConfig+0x470>)
 8004290:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004292:	4a5e      	ldr	r2, [pc, #376]	; (800440c <HAL_RCC_OscConfig+0x470>)
 8004294:	f043 0304 	orr.w	r3, r3, #4
 8004298:	6713      	str	r3, [r2, #112]	; 0x70
 800429a:	4b5c      	ldr	r3, [pc, #368]	; (800440c <HAL_RCC_OscConfig+0x470>)
 800429c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800429e:	4a5b      	ldr	r2, [pc, #364]	; (800440c <HAL_RCC_OscConfig+0x470>)
 80042a0:	f043 0301 	orr.w	r3, r3, #1
 80042a4:	6713      	str	r3, [r2, #112]	; 0x70
 80042a6:	e00b      	b.n	80042c0 <HAL_RCC_OscConfig+0x324>
 80042a8:	4b58      	ldr	r3, [pc, #352]	; (800440c <HAL_RCC_OscConfig+0x470>)
 80042aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80042ac:	4a57      	ldr	r2, [pc, #348]	; (800440c <HAL_RCC_OscConfig+0x470>)
 80042ae:	f023 0301 	bic.w	r3, r3, #1
 80042b2:	6713      	str	r3, [r2, #112]	; 0x70
 80042b4:	4b55      	ldr	r3, [pc, #340]	; (800440c <HAL_RCC_OscConfig+0x470>)
 80042b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80042b8:	4a54      	ldr	r2, [pc, #336]	; (800440c <HAL_RCC_OscConfig+0x470>)
 80042ba:	f023 0304 	bic.w	r3, r3, #4
 80042be:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	689b      	ldr	r3, [r3, #8]
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d015      	beq.n	80042f4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042c8:	f7fe f96c 	bl	80025a4 <HAL_GetTick>
 80042cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80042ce:	e00a      	b.n	80042e6 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80042d0:	f7fe f968 	bl	80025a4 <HAL_GetTick>
 80042d4:	4602      	mov	r2, r0
 80042d6:	693b      	ldr	r3, [r7, #16]
 80042d8:	1ad3      	subs	r3, r2, r3
 80042da:	f241 3288 	movw	r2, #5000	; 0x1388
 80042de:	4293      	cmp	r3, r2
 80042e0:	d901      	bls.n	80042e6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80042e2:	2303      	movs	r3, #3
 80042e4:	e0cb      	b.n	800447e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80042e6:	4b49      	ldr	r3, [pc, #292]	; (800440c <HAL_RCC_OscConfig+0x470>)
 80042e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80042ea:	f003 0302 	and.w	r3, r3, #2
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d0ee      	beq.n	80042d0 <HAL_RCC_OscConfig+0x334>
 80042f2:	e014      	b.n	800431e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80042f4:	f7fe f956 	bl	80025a4 <HAL_GetTick>
 80042f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80042fa:	e00a      	b.n	8004312 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80042fc:	f7fe f952 	bl	80025a4 <HAL_GetTick>
 8004300:	4602      	mov	r2, r0
 8004302:	693b      	ldr	r3, [r7, #16]
 8004304:	1ad3      	subs	r3, r2, r3
 8004306:	f241 3288 	movw	r2, #5000	; 0x1388
 800430a:	4293      	cmp	r3, r2
 800430c:	d901      	bls.n	8004312 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800430e:	2303      	movs	r3, #3
 8004310:	e0b5      	b.n	800447e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004312:	4b3e      	ldr	r3, [pc, #248]	; (800440c <HAL_RCC_OscConfig+0x470>)
 8004314:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004316:	f003 0302 	and.w	r3, r3, #2
 800431a:	2b00      	cmp	r3, #0
 800431c:	d1ee      	bne.n	80042fc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800431e:	7dfb      	ldrb	r3, [r7, #23]
 8004320:	2b01      	cmp	r3, #1
 8004322:	d105      	bne.n	8004330 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004324:	4b39      	ldr	r3, [pc, #228]	; (800440c <HAL_RCC_OscConfig+0x470>)
 8004326:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004328:	4a38      	ldr	r2, [pc, #224]	; (800440c <HAL_RCC_OscConfig+0x470>)
 800432a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800432e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	699b      	ldr	r3, [r3, #24]
 8004334:	2b00      	cmp	r3, #0
 8004336:	f000 80a1 	beq.w	800447c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800433a:	4b34      	ldr	r3, [pc, #208]	; (800440c <HAL_RCC_OscConfig+0x470>)
 800433c:	689b      	ldr	r3, [r3, #8]
 800433e:	f003 030c 	and.w	r3, r3, #12
 8004342:	2b08      	cmp	r3, #8
 8004344:	d05c      	beq.n	8004400 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	699b      	ldr	r3, [r3, #24]
 800434a:	2b02      	cmp	r3, #2
 800434c:	d141      	bne.n	80043d2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800434e:	4b31      	ldr	r3, [pc, #196]	; (8004414 <HAL_RCC_OscConfig+0x478>)
 8004350:	2200      	movs	r2, #0
 8004352:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004354:	f7fe f926 	bl	80025a4 <HAL_GetTick>
 8004358:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800435a:	e008      	b.n	800436e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800435c:	f7fe f922 	bl	80025a4 <HAL_GetTick>
 8004360:	4602      	mov	r2, r0
 8004362:	693b      	ldr	r3, [r7, #16]
 8004364:	1ad3      	subs	r3, r2, r3
 8004366:	2b02      	cmp	r3, #2
 8004368:	d901      	bls.n	800436e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800436a:	2303      	movs	r3, #3
 800436c:	e087      	b.n	800447e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800436e:	4b27      	ldr	r3, [pc, #156]	; (800440c <HAL_RCC_OscConfig+0x470>)
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004376:	2b00      	cmp	r3, #0
 8004378:	d1f0      	bne.n	800435c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	69da      	ldr	r2, [r3, #28]
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	6a1b      	ldr	r3, [r3, #32]
 8004382:	431a      	orrs	r2, r3
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004388:	019b      	lsls	r3, r3, #6
 800438a:	431a      	orrs	r2, r3
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004390:	085b      	lsrs	r3, r3, #1
 8004392:	3b01      	subs	r3, #1
 8004394:	041b      	lsls	r3, r3, #16
 8004396:	431a      	orrs	r2, r3
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800439c:	061b      	lsls	r3, r3, #24
 800439e:	491b      	ldr	r1, [pc, #108]	; (800440c <HAL_RCC_OscConfig+0x470>)
 80043a0:	4313      	orrs	r3, r2
 80043a2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80043a4:	4b1b      	ldr	r3, [pc, #108]	; (8004414 <HAL_RCC_OscConfig+0x478>)
 80043a6:	2201      	movs	r2, #1
 80043a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043aa:	f7fe f8fb 	bl	80025a4 <HAL_GetTick>
 80043ae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80043b0:	e008      	b.n	80043c4 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80043b2:	f7fe f8f7 	bl	80025a4 <HAL_GetTick>
 80043b6:	4602      	mov	r2, r0
 80043b8:	693b      	ldr	r3, [r7, #16]
 80043ba:	1ad3      	subs	r3, r2, r3
 80043bc:	2b02      	cmp	r3, #2
 80043be:	d901      	bls.n	80043c4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80043c0:	2303      	movs	r3, #3
 80043c2:	e05c      	b.n	800447e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80043c4:	4b11      	ldr	r3, [pc, #68]	; (800440c <HAL_RCC_OscConfig+0x470>)
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d0f0      	beq.n	80043b2 <HAL_RCC_OscConfig+0x416>
 80043d0:	e054      	b.n	800447c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80043d2:	4b10      	ldr	r3, [pc, #64]	; (8004414 <HAL_RCC_OscConfig+0x478>)
 80043d4:	2200      	movs	r2, #0
 80043d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043d8:	f7fe f8e4 	bl	80025a4 <HAL_GetTick>
 80043dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80043de:	e008      	b.n	80043f2 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80043e0:	f7fe f8e0 	bl	80025a4 <HAL_GetTick>
 80043e4:	4602      	mov	r2, r0
 80043e6:	693b      	ldr	r3, [r7, #16]
 80043e8:	1ad3      	subs	r3, r2, r3
 80043ea:	2b02      	cmp	r3, #2
 80043ec:	d901      	bls.n	80043f2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80043ee:	2303      	movs	r3, #3
 80043f0:	e045      	b.n	800447e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80043f2:	4b06      	ldr	r3, [pc, #24]	; (800440c <HAL_RCC_OscConfig+0x470>)
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d1f0      	bne.n	80043e0 <HAL_RCC_OscConfig+0x444>
 80043fe:	e03d      	b.n	800447c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	699b      	ldr	r3, [r3, #24]
 8004404:	2b01      	cmp	r3, #1
 8004406:	d107      	bne.n	8004418 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004408:	2301      	movs	r3, #1
 800440a:	e038      	b.n	800447e <HAL_RCC_OscConfig+0x4e2>
 800440c:	40023800 	.word	0x40023800
 8004410:	40007000 	.word	0x40007000
 8004414:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004418:	4b1b      	ldr	r3, [pc, #108]	; (8004488 <HAL_RCC_OscConfig+0x4ec>)
 800441a:	685b      	ldr	r3, [r3, #4]
 800441c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	699b      	ldr	r3, [r3, #24]
 8004422:	2b01      	cmp	r3, #1
 8004424:	d028      	beq.n	8004478 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004430:	429a      	cmp	r2, r3
 8004432:	d121      	bne.n	8004478 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800443e:	429a      	cmp	r2, r3
 8004440:	d11a      	bne.n	8004478 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004442:	68fa      	ldr	r2, [r7, #12]
 8004444:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004448:	4013      	ands	r3, r2
 800444a:	687a      	ldr	r2, [r7, #4]
 800444c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800444e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004450:	4293      	cmp	r3, r2
 8004452:	d111      	bne.n	8004478 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800445e:	085b      	lsrs	r3, r3, #1
 8004460:	3b01      	subs	r3, #1
 8004462:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004464:	429a      	cmp	r2, r3
 8004466:	d107      	bne.n	8004478 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004472:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004474:	429a      	cmp	r2, r3
 8004476:	d001      	beq.n	800447c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004478:	2301      	movs	r3, #1
 800447a:	e000      	b.n	800447e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800447c:	2300      	movs	r3, #0
}
 800447e:	4618      	mov	r0, r3
 8004480:	3718      	adds	r7, #24
 8004482:	46bd      	mov	sp, r7
 8004484:	bd80      	pop	{r7, pc}
 8004486:	bf00      	nop
 8004488:	40023800 	.word	0x40023800

0800448c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800448c:	b580      	push	{r7, lr}
 800448e:	b084      	sub	sp, #16
 8004490:	af00      	add	r7, sp, #0
 8004492:	6078      	str	r0, [r7, #4]
 8004494:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	2b00      	cmp	r3, #0
 800449a:	d101      	bne.n	80044a0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800449c:	2301      	movs	r3, #1
 800449e:	e0cc      	b.n	800463a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80044a0:	4b68      	ldr	r3, [pc, #416]	; (8004644 <HAL_RCC_ClockConfig+0x1b8>)
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	f003 0307 	and.w	r3, r3, #7
 80044a8:	683a      	ldr	r2, [r7, #0]
 80044aa:	429a      	cmp	r2, r3
 80044ac:	d90c      	bls.n	80044c8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80044ae:	4b65      	ldr	r3, [pc, #404]	; (8004644 <HAL_RCC_ClockConfig+0x1b8>)
 80044b0:	683a      	ldr	r2, [r7, #0]
 80044b2:	b2d2      	uxtb	r2, r2
 80044b4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80044b6:	4b63      	ldr	r3, [pc, #396]	; (8004644 <HAL_RCC_ClockConfig+0x1b8>)
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	f003 0307 	and.w	r3, r3, #7
 80044be:	683a      	ldr	r2, [r7, #0]
 80044c0:	429a      	cmp	r2, r3
 80044c2:	d001      	beq.n	80044c8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80044c4:	2301      	movs	r3, #1
 80044c6:	e0b8      	b.n	800463a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	f003 0302 	and.w	r3, r3, #2
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d020      	beq.n	8004516 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	f003 0304 	and.w	r3, r3, #4
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d005      	beq.n	80044ec <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80044e0:	4b59      	ldr	r3, [pc, #356]	; (8004648 <HAL_RCC_ClockConfig+0x1bc>)
 80044e2:	689b      	ldr	r3, [r3, #8]
 80044e4:	4a58      	ldr	r2, [pc, #352]	; (8004648 <HAL_RCC_ClockConfig+0x1bc>)
 80044e6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80044ea:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	f003 0308 	and.w	r3, r3, #8
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d005      	beq.n	8004504 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80044f8:	4b53      	ldr	r3, [pc, #332]	; (8004648 <HAL_RCC_ClockConfig+0x1bc>)
 80044fa:	689b      	ldr	r3, [r3, #8]
 80044fc:	4a52      	ldr	r2, [pc, #328]	; (8004648 <HAL_RCC_ClockConfig+0x1bc>)
 80044fe:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004502:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004504:	4b50      	ldr	r3, [pc, #320]	; (8004648 <HAL_RCC_ClockConfig+0x1bc>)
 8004506:	689b      	ldr	r3, [r3, #8]
 8004508:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	689b      	ldr	r3, [r3, #8]
 8004510:	494d      	ldr	r1, [pc, #308]	; (8004648 <HAL_RCC_ClockConfig+0x1bc>)
 8004512:	4313      	orrs	r3, r2
 8004514:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	f003 0301 	and.w	r3, r3, #1
 800451e:	2b00      	cmp	r3, #0
 8004520:	d044      	beq.n	80045ac <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	685b      	ldr	r3, [r3, #4]
 8004526:	2b01      	cmp	r3, #1
 8004528:	d107      	bne.n	800453a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800452a:	4b47      	ldr	r3, [pc, #284]	; (8004648 <HAL_RCC_ClockConfig+0x1bc>)
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004532:	2b00      	cmp	r3, #0
 8004534:	d119      	bne.n	800456a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004536:	2301      	movs	r3, #1
 8004538:	e07f      	b.n	800463a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	685b      	ldr	r3, [r3, #4]
 800453e:	2b02      	cmp	r3, #2
 8004540:	d003      	beq.n	800454a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004546:	2b03      	cmp	r3, #3
 8004548:	d107      	bne.n	800455a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800454a:	4b3f      	ldr	r3, [pc, #252]	; (8004648 <HAL_RCC_ClockConfig+0x1bc>)
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004552:	2b00      	cmp	r3, #0
 8004554:	d109      	bne.n	800456a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004556:	2301      	movs	r3, #1
 8004558:	e06f      	b.n	800463a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800455a:	4b3b      	ldr	r3, [pc, #236]	; (8004648 <HAL_RCC_ClockConfig+0x1bc>)
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	f003 0302 	and.w	r3, r3, #2
 8004562:	2b00      	cmp	r3, #0
 8004564:	d101      	bne.n	800456a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004566:	2301      	movs	r3, #1
 8004568:	e067      	b.n	800463a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800456a:	4b37      	ldr	r3, [pc, #220]	; (8004648 <HAL_RCC_ClockConfig+0x1bc>)
 800456c:	689b      	ldr	r3, [r3, #8]
 800456e:	f023 0203 	bic.w	r2, r3, #3
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	685b      	ldr	r3, [r3, #4]
 8004576:	4934      	ldr	r1, [pc, #208]	; (8004648 <HAL_RCC_ClockConfig+0x1bc>)
 8004578:	4313      	orrs	r3, r2
 800457a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800457c:	f7fe f812 	bl	80025a4 <HAL_GetTick>
 8004580:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004582:	e00a      	b.n	800459a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004584:	f7fe f80e 	bl	80025a4 <HAL_GetTick>
 8004588:	4602      	mov	r2, r0
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	1ad3      	subs	r3, r2, r3
 800458e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004592:	4293      	cmp	r3, r2
 8004594:	d901      	bls.n	800459a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004596:	2303      	movs	r3, #3
 8004598:	e04f      	b.n	800463a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800459a:	4b2b      	ldr	r3, [pc, #172]	; (8004648 <HAL_RCC_ClockConfig+0x1bc>)
 800459c:	689b      	ldr	r3, [r3, #8]
 800459e:	f003 020c 	and.w	r2, r3, #12
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	685b      	ldr	r3, [r3, #4]
 80045a6:	009b      	lsls	r3, r3, #2
 80045a8:	429a      	cmp	r2, r3
 80045aa:	d1eb      	bne.n	8004584 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80045ac:	4b25      	ldr	r3, [pc, #148]	; (8004644 <HAL_RCC_ClockConfig+0x1b8>)
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	f003 0307 	and.w	r3, r3, #7
 80045b4:	683a      	ldr	r2, [r7, #0]
 80045b6:	429a      	cmp	r2, r3
 80045b8:	d20c      	bcs.n	80045d4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80045ba:	4b22      	ldr	r3, [pc, #136]	; (8004644 <HAL_RCC_ClockConfig+0x1b8>)
 80045bc:	683a      	ldr	r2, [r7, #0]
 80045be:	b2d2      	uxtb	r2, r2
 80045c0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80045c2:	4b20      	ldr	r3, [pc, #128]	; (8004644 <HAL_RCC_ClockConfig+0x1b8>)
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	f003 0307 	and.w	r3, r3, #7
 80045ca:	683a      	ldr	r2, [r7, #0]
 80045cc:	429a      	cmp	r2, r3
 80045ce:	d001      	beq.n	80045d4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80045d0:	2301      	movs	r3, #1
 80045d2:	e032      	b.n	800463a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	f003 0304 	and.w	r3, r3, #4
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d008      	beq.n	80045f2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80045e0:	4b19      	ldr	r3, [pc, #100]	; (8004648 <HAL_RCC_ClockConfig+0x1bc>)
 80045e2:	689b      	ldr	r3, [r3, #8]
 80045e4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	68db      	ldr	r3, [r3, #12]
 80045ec:	4916      	ldr	r1, [pc, #88]	; (8004648 <HAL_RCC_ClockConfig+0x1bc>)
 80045ee:	4313      	orrs	r3, r2
 80045f0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	f003 0308 	and.w	r3, r3, #8
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d009      	beq.n	8004612 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80045fe:	4b12      	ldr	r3, [pc, #72]	; (8004648 <HAL_RCC_ClockConfig+0x1bc>)
 8004600:	689b      	ldr	r3, [r3, #8]
 8004602:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	691b      	ldr	r3, [r3, #16]
 800460a:	00db      	lsls	r3, r3, #3
 800460c:	490e      	ldr	r1, [pc, #56]	; (8004648 <HAL_RCC_ClockConfig+0x1bc>)
 800460e:	4313      	orrs	r3, r2
 8004610:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004612:	f000 f821 	bl	8004658 <HAL_RCC_GetSysClockFreq>
 8004616:	4602      	mov	r2, r0
 8004618:	4b0b      	ldr	r3, [pc, #44]	; (8004648 <HAL_RCC_ClockConfig+0x1bc>)
 800461a:	689b      	ldr	r3, [r3, #8]
 800461c:	091b      	lsrs	r3, r3, #4
 800461e:	f003 030f 	and.w	r3, r3, #15
 8004622:	490a      	ldr	r1, [pc, #40]	; (800464c <HAL_RCC_ClockConfig+0x1c0>)
 8004624:	5ccb      	ldrb	r3, [r1, r3]
 8004626:	fa22 f303 	lsr.w	r3, r2, r3
 800462a:	4a09      	ldr	r2, [pc, #36]	; (8004650 <HAL_RCC_ClockConfig+0x1c4>)
 800462c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800462e:	4b09      	ldr	r3, [pc, #36]	; (8004654 <HAL_RCC_ClockConfig+0x1c8>)
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	4618      	mov	r0, r3
 8004634:	f7fd ff72 	bl	800251c <HAL_InitTick>

  return HAL_OK;
 8004638:	2300      	movs	r3, #0
}
 800463a:	4618      	mov	r0, r3
 800463c:	3710      	adds	r7, #16
 800463e:	46bd      	mov	sp, r7
 8004640:	bd80      	pop	{r7, pc}
 8004642:	bf00      	nop
 8004644:	40023c00 	.word	0x40023c00
 8004648:	40023800 	.word	0x40023800
 800464c:	08008538 	.word	0x08008538
 8004650:	20000004 	.word	0x20000004
 8004654:	20000008 	.word	0x20000008

08004658 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004658:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800465c:	b094      	sub	sp, #80	; 0x50
 800465e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004660:	2300      	movs	r3, #0
 8004662:	647b      	str	r3, [r7, #68]	; 0x44
 8004664:	2300      	movs	r3, #0
 8004666:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004668:	2300      	movs	r3, #0
 800466a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 800466c:	2300      	movs	r3, #0
 800466e:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004670:	4b79      	ldr	r3, [pc, #484]	; (8004858 <HAL_RCC_GetSysClockFreq+0x200>)
 8004672:	689b      	ldr	r3, [r3, #8]
 8004674:	f003 030c 	and.w	r3, r3, #12
 8004678:	2b08      	cmp	r3, #8
 800467a:	d00d      	beq.n	8004698 <HAL_RCC_GetSysClockFreq+0x40>
 800467c:	2b08      	cmp	r3, #8
 800467e:	f200 80e1 	bhi.w	8004844 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004682:	2b00      	cmp	r3, #0
 8004684:	d002      	beq.n	800468c <HAL_RCC_GetSysClockFreq+0x34>
 8004686:	2b04      	cmp	r3, #4
 8004688:	d003      	beq.n	8004692 <HAL_RCC_GetSysClockFreq+0x3a>
 800468a:	e0db      	b.n	8004844 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800468c:	4b73      	ldr	r3, [pc, #460]	; (800485c <HAL_RCC_GetSysClockFreq+0x204>)
 800468e:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8004690:	e0db      	b.n	800484a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004692:	4b73      	ldr	r3, [pc, #460]	; (8004860 <HAL_RCC_GetSysClockFreq+0x208>)
 8004694:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004696:	e0d8      	b.n	800484a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004698:	4b6f      	ldr	r3, [pc, #444]	; (8004858 <HAL_RCC_GetSysClockFreq+0x200>)
 800469a:	685b      	ldr	r3, [r3, #4]
 800469c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80046a0:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80046a2:	4b6d      	ldr	r3, [pc, #436]	; (8004858 <HAL_RCC_GetSysClockFreq+0x200>)
 80046a4:	685b      	ldr	r3, [r3, #4]
 80046a6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d063      	beq.n	8004776 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80046ae:	4b6a      	ldr	r3, [pc, #424]	; (8004858 <HAL_RCC_GetSysClockFreq+0x200>)
 80046b0:	685b      	ldr	r3, [r3, #4]
 80046b2:	099b      	lsrs	r3, r3, #6
 80046b4:	2200      	movs	r2, #0
 80046b6:	63bb      	str	r3, [r7, #56]	; 0x38
 80046b8:	63fa      	str	r2, [r7, #60]	; 0x3c
 80046ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80046bc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80046c0:	633b      	str	r3, [r7, #48]	; 0x30
 80046c2:	2300      	movs	r3, #0
 80046c4:	637b      	str	r3, [r7, #52]	; 0x34
 80046c6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80046ca:	4622      	mov	r2, r4
 80046cc:	462b      	mov	r3, r5
 80046ce:	f04f 0000 	mov.w	r0, #0
 80046d2:	f04f 0100 	mov.w	r1, #0
 80046d6:	0159      	lsls	r1, r3, #5
 80046d8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80046dc:	0150      	lsls	r0, r2, #5
 80046de:	4602      	mov	r2, r0
 80046e0:	460b      	mov	r3, r1
 80046e2:	4621      	mov	r1, r4
 80046e4:	1a51      	subs	r1, r2, r1
 80046e6:	6139      	str	r1, [r7, #16]
 80046e8:	4629      	mov	r1, r5
 80046ea:	eb63 0301 	sbc.w	r3, r3, r1
 80046ee:	617b      	str	r3, [r7, #20]
 80046f0:	f04f 0200 	mov.w	r2, #0
 80046f4:	f04f 0300 	mov.w	r3, #0
 80046f8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80046fc:	4659      	mov	r1, fp
 80046fe:	018b      	lsls	r3, r1, #6
 8004700:	4651      	mov	r1, sl
 8004702:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004706:	4651      	mov	r1, sl
 8004708:	018a      	lsls	r2, r1, #6
 800470a:	4651      	mov	r1, sl
 800470c:	ebb2 0801 	subs.w	r8, r2, r1
 8004710:	4659      	mov	r1, fp
 8004712:	eb63 0901 	sbc.w	r9, r3, r1
 8004716:	f04f 0200 	mov.w	r2, #0
 800471a:	f04f 0300 	mov.w	r3, #0
 800471e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004722:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004726:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800472a:	4690      	mov	r8, r2
 800472c:	4699      	mov	r9, r3
 800472e:	4623      	mov	r3, r4
 8004730:	eb18 0303 	adds.w	r3, r8, r3
 8004734:	60bb      	str	r3, [r7, #8]
 8004736:	462b      	mov	r3, r5
 8004738:	eb49 0303 	adc.w	r3, r9, r3
 800473c:	60fb      	str	r3, [r7, #12]
 800473e:	f04f 0200 	mov.w	r2, #0
 8004742:	f04f 0300 	mov.w	r3, #0
 8004746:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800474a:	4629      	mov	r1, r5
 800474c:	024b      	lsls	r3, r1, #9
 800474e:	4621      	mov	r1, r4
 8004750:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004754:	4621      	mov	r1, r4
 8004756:	024a      	lsls	r2, r1, #9
 8004758:	4610      	mov	r0, r2
 800475a:	4619      	mov	r1, r3
 800475c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800475e:	2200      	movs	r2, #0
 8004760:	62bb      	str	r3, [r7, #40]	; 0x28
 8004762:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004764:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004768:	f7fc fa26 	bl	8000bb8 <__aeabi_uldivmod>
 800476c:	4602      	mov	r2, r0
 800476e:	460b      	mov	r3, r1
 8004770:	4613      	mov	r3, r2
 8004772:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004774:	e058      	b.n	8004828 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004776:	4b38      	ldr	r3, [pc, #224]	; (8004858 <HAL_RCC_GetSysClockFreq+0x200>)
 8004778:	685b      	ldr	r3, [r3, #4]
 800477a:	099b      	lsrs	r3, r3, #6
 800477c:	2200      	movs	r2, #0
 800477e:	4618      	mov	r0, r3
 8004780:	4611      	mov	r1, r2
 8004782:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004786:	623b      	str	r3, [r7, #32]
 8004788:	2300      	movs	r3, #0
 800478a:	627b      	str	r3, [r7, #36]	; 0x24
 800478c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004790:	4642      	mov	r2, r8
 8004792:	464b      	mov	r3, r9
 8004794:	f04f 0000 	mov.w	r0, #0
 8004798:	f04f 0100 	mov.w	r1, #0
 800479c:	0159      	lsls	r1, r3, #5
 800479e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80047a2:	0150      	lsls	r0, r2, #5
 80047a4:	4602      	mov	r2, r0
 80047a6:	460b      	mov	r3, r1
 80047a8:	4641      	mov	r1, r8
 80047aa:	ebb2 0a01 	subs.w	sl, r2, r1
 80047ae:	4649      	mov	r1, r9
 80047b0:	eb63 0b01 	sbc.w	fp, r3, r1
 80047b4:	f04f 0200 	mov.w	r2, #0
 80047b8:	f04f 0300 	mov.w	r3, #0
 80047bc:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80047c0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80047c4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80047c8:	ebb2 040a 	subs.w	r4, r2, sl
 80047cc:	eb63 050b 	sbc.w	r5, r3, fp
 80047d0:	f04f 0200 	mov.w	r2, #0
 80047d4:	f04f 0300 	mov.w	r3, #0
 80047d8:	00eb      	lsls	r3, r5, #3
 80047da:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80047de:	00e2      	lsls	r2, r4, #3
 80047e0:	4614      	mov	r4, r2
 80047e2:	461d      	mov	r5, r3
 80047e4:	4643      	mov	r3, r8
 80047e6:	18e3      	adds	r3, r4, r3
 80047e8:	603b      	str	r3, [r7, #0]
 80047ea:	464b      	mov	r3, r9
 80047ec:	eb45 0303 	adc.w	r3, r5, r3
 80047f0:	607b      	str	r3, [r7, #4]
 80047f2:	f04f 0200 	mov.w	r2, #0
 80047f6:	f04f 0300 	mov.w	r3, #0
 80047fa:	e9d7 4500 	ldrd	r4, r5, [r7]
 80047fe:	4629      	mov	r1, r5
 8004800:	028b      	lsls	r3, r1, #10
 8004802:	4621      	mov	r1, r4
 8004804:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004808:	4621      	mov	r1, r4
 800480a:	028a      	lsls	r2, r1, #10
 800480c:	4610      	mov	r0, r2
 800480e:	4619      	mov	r1, r3
 8004810:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004812:	2200      	movs	r2, #0
 8004814:	61bb      	str	r3, [r7, #24]
 8004816:	61fa      	str	r2, [r7, #28]
 8004818:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800481c:	f7fc f9cc 	bl	8000bb8 <__aeabi_uldivmod>
 8004820:	4602      	mov	r2, r0
 8004822:	460b      	mov	r3, r1
 8004824:	4613      	mov	r3, r2
 8004826:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004828:	4b0b      	ldr	r3, [pc, #44]	; (8004858 <HAL_RCC_GetSysClockFreq+0x200>)
 800482a:	685b      	ldr	r3, [r3, #4]
 800482c:	0c1b      	lsrs	r3, r3, #16
 800482e:	f003 0303 	and.w	r3, r3, #3
 8004832:	3301      	adds	r3, #1
 8004834:	005b      	lsls	r3, r3, #1
 8004836:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8004838:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800483a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800483c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004840:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004842:	e002      	b.n	800484a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004844:	4b05      	ldr	r3, [pc, #20]	; (800485c <HAL_RCC_GetSysClockFreq+0x204>)
 8004846:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004848:	bf00      	nop
    }
  }
  return sysclockfreq;
 800484a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 800484c:	4618      	mov	r0, r3
 800484e:	3750      	adds	r7, #80	; 0x50
 8004850:	46bd      	mov	sp, r7
 8004852:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004856:	bf00      	nop
 8004858:	40023800 	.word	0x40023800
 800485c:	00f42400 	.word	0x00f42400
 8004860:	007a1200 	.word	0x007a1200

08004864 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004864:	b480      	push	{r7}
 8004866:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004868:	4b03      	ldr	r3, [pc, #12]	; (8004878 <HAL_RCC_GetHCLKFreq+0x14>)
 800486a:	681b      	ldr	r3, [r3, #0]
}
 800486c:	4618      	mov	r0, r3
 800486e:	46bd      	mov	sp, r7
 8004870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004874:	4770      	bx	lr
 8004876:	bf00      	nop
 8004878:	20000004 	.word	0x20000004

0800487c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800487c:	b580      	push	{r7, lr}
 800487e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004880:	f7ff fff0 	bl	8004864 <HAL_RCC_GetHCLKFreq>
 8004884:	4602      	mov	r2, r0
 8004886:	4b05      	ldr	r3, [pc, #20]	; (800489c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004888:	689b      	ldr	r3, [r3, #8]
 800488a:	0a9b      	lsrs	r3, r3, #10
 800488c:	f003 0307 	and.w	r3, r3, #7
 8004890:	4903      	ldr	r1, [pc, #12]	; (80048a0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004892:	5ccb      	ldrb	r3, [r1, r3]
 8004894:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004898:	4618      	mov	r0, r3
 800489a:	bd80      	pop	{r7, pc}
 800489c:	40023800 	.word	0x40023800
 80048a0:	08008548 	.word	0x08008548

080048a4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80048a4:	b580      	push	{r7, lr}
 80048a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80048a8:	f7ff ffdc 	bl	8004864 <HAL_RCC_GetHCLKFreq>
 80048ac:	4602      	mov	r2, r0
 80048ae:	4b05      	ldr	r3, [pc, #20]	; (80048c4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80048b0:	689b      	ldr	r3, [r3, #8]
 80048b2:	0b5b      	lsrs	r3, r3, #13
 80048b4:	f003 0307 	and.w	r3, r3, #7
 80048b8:	4903      	ldr	r1, [pc, #12]	; (80048c8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80048ba:	5ccb      	ldrb	r3, [r1, r3]
 80048bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80048c0:	4618      	mov	r0, r3
 80048c2:	bd80      	pop	{r7, pc}
 80048c4:	40023800 	.word	0x40023800
 80048c8:	08008548 	.word	0x08008548

080048cc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80048cc:	b580      	push	{r7, lr}
 80048ce:	b082      	sub	sp, #8
 80048d0:	af00      	add	r7, sp, #0
 80048d2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d101      	bne.n	80048de <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80048da:	2301      	movs	r3, #1
 80048dc:	e07b      	b.n	80049d6 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d108      	bne.n	80048f8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	685b      	ldr	r3, [r3, #4]
 80048ea:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80048ee:	d009      	beq.n	8004904 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	2200      	movs	r2, #0
 80048f4:	61da      	str	r2, [r3, #28]
 80048f6:	e005      	b.n	8004904 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	2200      	movs	r2, #0
 80048fc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	2200      	movs	r2, #0
 8004902:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	2200      	movs	r2, #0
 8004908:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004910:	b2db      	uxtb	r3, r3
 8004912:	2b00      	cmp	r3, #0
 8004914:	d106      	bne.n	8004924 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	2200      	movs	r2, #0
 800491a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800491e:	6878      	ldr	r0, [r7, #4]
 8004920:	f7fd fb7e 	bl	8002020 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	2202      	movs	r2, #2
 8004928:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	681a      	ldr	r2, [r3, #0]
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800493a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	685b      	ldr	r3, [r3, #4]
 8004940:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	689b      	ldr	r3, [r3, #8]
 8004948:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800494c:	431a      	orrs	r2, r3
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	68db      	ldr	r3, [r3, #12]
 8004952:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004956:	431a      	orrs	r2, r3
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	691b      	ldr	r3, [r3, #16]
 800495c:	f003 0302 	and.w	r3, r3, #2
 8004960:	431a      	orrs	r2, r3
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	695b      	ldr	r3, [r3, #20]
 8004966:	f003 0301 	and.w	r3, r3, #1
 800496a:	431a      	orrs	r2, r3
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	699b      	ldr	r3, [r3, #24]
 8004970:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004974:	431a      	orrs	r2, r3
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	69db      	ldr	r3, [r3, #28]
 800497a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800497e:	431a      	orrs	r2, r3
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	6a1b      	ldr	r3, [r3, #32]
 8004984:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004988:	ea42 0103 	orr.w	r1, r2, r3
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004990:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	430a      	orrs	r2, r1
 800499a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	699b      	ldr	r3, [r3, #24]
 80049a0:	0c1b      	lsrs	r3, r3, #16
 80049a2:	f003 0104 	and.w	r1, r3, #4
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049aa:	f003 0210 	and.w	r2, r3, #16
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	430a      	orrs	r2, r1
 80049b4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	69da      	ldr	r2, [r3, #28]
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80049c4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	2200      	movs	r2, #0
 80049ca:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	2201      	movs	r2, #1
 80049d0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80049d4:	2300      	movs	r3, #0
}
 80049d6:	4618      	mov	r0, r3
 80049d8:	3708      	adds	r7, #8
 80049da:	46bd      	mov	sp, r7
 80049dc:	bd80      	pop	{r7, pc}

080049de <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80049de:	b580      	push	{r7, lr}
 80049e0:	b088      	sub	sp, #32
 80049e2:	af00      	add	r7, sp, #0
 80049e4:	60f8      	str	r0, [r7, #12]
 80049e6:	60b9      	str	r1, [r7, #8]
 80049e8:	603b      	str	r3, [r7, #0]
 80049ea:	4613      	mov	r3, r2
 80049ec:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80049ee:	2300      	movs	r3, #0
 80049f0:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80049f8:	2b01      	cmp	r3, #1
 80049fa:	d101      	bne.n	8004a00 <HAL_SPI_Transmit+0x22>
 80049fc:	2302      	movs	r3, #2
 80049fe:	e126      	b.n	8004c4e <HAL_SPI_Transmit+0x270>
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	2201      	movs	r2, #1
 8004a04:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004a08:	f7fd fdcc 	bl	80025a4 <HAL_GetTick>
 8004a0c:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8004a0e:	88fb      	ldrh	r3, [r7, #6]
 8004a10:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004a18:	b2db      	uxtb	r3, r3
 8004a1a:	2b01      	cmp	r3, #1
 8004a1c:	d002      	beq.n	8004a24 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8004a1e:	2302      	movs	r3, #2
 8004a20:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004a22:	e10b      	b.n	8004c3c <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8004a24:	68bb      	ldr	r3, [r7, #8]
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d002      	beq.n	8004a30 <HAL_SPI_Transmit+0x52>
 8004a2a:	88fb      	ldrh	r3, [r7, #6]
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d102      	bne.n	8004a36 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004a30:	2301      	movs	r3, #1
 8004a32:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004a34:	e102      	b.n	8004c3c <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	2203      	movs	r2, #3
 8004a3a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	2200      	movs	r2, #0
 8004a42:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	68ba      	ldr	r2, [r7, #8]
 8004a48:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	88fa      	ldrh	r2, [r7, #6]
 8004a4e:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	88fa      	ldrh	r2, [r7, #6]
 8004a54:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	2200      	movs	r2, #0
 8004a5a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	2200      	movs	r2, #0
 8004a60:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	2200      	movs	r2, #0
 8004a66:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	2200      	movs	r2, #0
 8004a6c:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	2200      	movs	r2, #0
 8004a72:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	689b      	ldr	r3, [r3, #8]
 8004a78:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004a7c:	d10f      	bne.n	8004a9e <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	681a      	ldr	r2, [r3, #0]
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004a8c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	681a      	ldr	r2, [r3, #0]
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004a9c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004aa8:	2b40      	cmp	r3, #64	; 0x40
 8004aaa:	d007      	beq.n	8004abc <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	681a      	ldr	r2, [r3, #0]
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004aba:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	68db      	ldr	r3, [r3, #12]
 8004ac0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004ac4:	d14b      	bne.n	8004b5e <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	685b      	ldr	r3, [r3, #4]
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d002      	beq.n	8004ad4 <HAL_SPI_Transmit+0xf6>
 8004ace:	8afb      	ldrh	r3, [r7, #22]
 8004ad0:	2b01      	cmp	r3, #1
 8004ad2:	d13e      	bne.n	8004b52 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ad8:	881a      	ldrh	r2, [r3, #0]
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ae4:	1c9a      	adds	r2, r3, #2
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004aee:	b29b      	uxth	r3, r3
 8004af0:	3b01      	subs	r3, #1
 8004af2:	b29a      	uxth	r2, r3
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004af8:	e02b      	b.n	8004b52 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	689b      	ldr	r3, [r3, #8]
 8004b00:	f003 0302 	and.w	r3, r3, #2
 8004b04:	2b02      	cmp	r3, #2
 8004b06:	d112      	bne.n	8004b2e <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b0c:	881a      	ldrh	r2, [r3, #0]
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b18:	1c9a      	adds	r2, r3, #2
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004b22:	b29b      	uxth	r3, r3
 8004b24:	3b01      	subs	r3, #1
 8004b26:	b29a      	uxth	r2, r3
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	86da      	strh	r2, [r3, #54]	; 0x36
 8004b2c:	e011      	b.n	8004b52 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004b2e:	f7fd fd39 	bl	80025a4 <HAL_GetTick>
 8004b32:	4602      	mov	r2, r0
 8004b34:	69bb      	ldr	r3, [r7, #24]
 8004b36:	1ad3      	subs	r3, r2, r3
 8004b38:	683a      	ldr	r2, [r7, #0]
 8004b3a:	429a      	cmp	r2, r3
 8004b3c:	d803      	bhi.n	8004b46 <HAL_SPI_Transmit+0x168>
 8004b3e:	683b      	ldr	r3, [r7, #0]
 8004b40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b44:	d102      	bne.n	8004b4c <HAL_SPI_Transmit+0x16e>
 8004b46:	683b      	ldr	r3, [r7, #0]
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d102      	bne.n	8004b52 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8004b4c:	2303      	movs	r3, #3
 8004b4e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004b50:	e074      	b.n	8004c3c <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004b56:	b29b      	uxth	r3, r3
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d1ce      	bne.n	8004afa <HAL_SPI_Transmit+0x11c>
 8004b5c:	e04c      	b.n	8004bf8 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	685b      	ldr	r3, [r3, #4]
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d002      	beq.n	8004b6c <HAL_SPI_Transmit+0x18e>
 8004b66:	8afb      	ldrh	r3, [r7, #22]
 8004b68:	2b01      	cmp	r3, #1
 8004b6a:	d140      	bne.n	8004bee <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	330c      	adds	r3, #12
 8004b76:	7812      	ldrb	r2, [r2, #0]
 8004b78:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b7e:	1c5a      	adds	r2, r3, #1
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004b88:	b29b      	uxth	r3, r3
 8004b8a:	3b01      	subs	r3, #1
 8004b8c:	b29a      	uxth	r2, r3
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004b92:	e02c      	b.n	8004bee <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	689b      	ldr	r3, [r3, #8]
 8004b9a:	f003 0302 	and.w	r3, r3, #2
 8004b9e:	2b02      	cmp	r3, #2
 8004ba0:	d113      	bne.n	8004bca <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	330c      	adds	r3, #12
 8004bac:	7812      	ldrb	r2, [r2, #0]
 8004bae:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bb4:	1c5a      	adds	r2, r3, #1
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004bbe:	b29b      	uxth	r3, r3
 8004bc0:	3b01      	subs	r3, #1
 8004bc2:	b29a      	uxth	r2, r3
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	86da      	strh	r2, [r3, #54]	; 0x36
 8004bc8:	e011      	b.n	8004bee <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004bca:	f7fd fceb 	bl	80025a4 <HAL_GetTick>
 8004bce:	4602      	mov	r2, r0
 8004bd0:	69bb      	ldr	r3, [r7, #24]
 8004bd2:	1ad3      	subs	r3, r2, r3
 8004bd4:	683a      	ldr	r2, [r7, #0]
 8004bd6:	429a      	cmp	r2, r3
 8004bd8:	d803      	bhi.n	8004be2 <HAL_SPI_Transmit+0x204>
 8004bda:	683b      	ldr	r3, [r7, #0]
 8004bdc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004be0:	d102      	bne.n	8004be8 <HAL_SPI_Transmit+0x20a>
 8004be2:	683b      	ldr	r3, [r7, #0]
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d102      	bne.n	8004bee <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8004be8:	2303      	movs	r3, #3
 8004bea:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004bec:	e026      	b.n	8004c3c <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004bf2:	b29b      	uxth	r3, r3
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d1cd      	bne.n	8004b94 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004bf8:	69ba      	ldr	r2, [r7, #24]
 8004bfa:	6839      	ldr	r1, [r7, #0]
 8004bfc:	68f8      	ldr	r0, [r7, #12]
 8004bfe:	f000 fa55 	bl	80050ac <SPI_EndRxTxTransaction>
 8004c02:	4603      	mov	r3, r0
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d002      	beq.n	8004c0e <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	2220      	movs	r2, #32
 8004c0c:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	689b      	ldr	r3, [r3, #8]
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d10a      	bne.n	8004c2c <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004c16:	2300      	movs	r3, #0
 8004c18:	613b      	str	r3, [r7, #16]
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	68db      	ldr	r3, [r3, #12]
 8004c20:	613b      	str	r3, [r7, #16]
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	689b      	ldr	r3, [r3, #8]
 8004c28:	613b      	str	r3, [r7, #16]
 8004c2a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d002      	beq.n	8004c3a <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8004c34:	2301      	movs	r3, #1
 8004c36:	77fb      	strb	r3, [r7, #31]
 8004c38:	e000      	b.n	8004c3c <HAL_SPI_Transmit+0x25e>
  }

error:
 8004c3a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	2201      	movs	r2, #1
 8004c40:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	2200      	movs	r2, #0
 8004c48:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004c4c:	7ffb      	ldrb	r3, [r7, #31]
}
 8004c4e:	4618      	mov	r0, r3
 8004c50:	3720      	adds	r7, #32
 8004c52:	46bd      	mov	sp, r7
 8004c54:	bd80      	pop	{r7, pc}

08004c56 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8004c56:	b580      	push	{r7, lr}
 8004c58:	b08c      	sub	sp, #48	; 0x30
 8004c5a:	af00      	add	r7, sp, #0
 8004c5c:	60f8      	str	r0, [r7, #12]
 8004c5e:	60b9      	str	r1, [r7, #8]
 8004c60:	607a      	str	r2, [r7, #4]
 8004c62:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004c64:	2301      	movs	r3, #1
 8004c66:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004c68:	2300      	movs	r3, #0
 8004c6a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004c74:	2b01      	cmp	r3, #1
 8004c76:	d101      	bne.n	8004c7c <HAL_SPI_TransmitReceive+0x26>
 8004c78:	2302      	movs	r3, #2
 8004c7a:	e18a      	b.n	8004f92 <HAL_SPI_TransmitReceive+0x33c>
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	2201      	movs	r2, #1
 8004c80:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004c84:	f7fd fc8e 	bl	80025a4 <HAL_GetTick>
 8004c88:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004c90:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	685b      	ldr	r3, [r3, #4]
 8004c98:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8004c9a:	887b      	ldrh	r3, [r7, #2]
 8004c9c:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004c9e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004ca2:	2b01      	cmp	r3, #1
 8004ca4:	d00f      	beq.n	8004cc6 <HAL_SPI_TransmitReceive+0x70>
 8004ca6:	69fb      	ldr	r3, [r7, #28]
 8004ca8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004cac:	d107      	bne.n	8004cbe <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	689b      	ldr	r3, [r3, #8]
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d103      	bne.n	8004cbe <HAL_SPI_TransmitReceive+0x68>
 8004cb6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004cba:	2b04      	cmp	r3, #4
 8004cbc:	d003      	beq.n	8004cc6 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8004cbe:	2302      	movs	r3, #2
 8004cc0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004cc4:	e15b      	b.n	8004f7e <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004cc6:	68bb      	ldr	r3, [r7, #8]
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d005      	beq.n	8004cd8 <HAL_SPI_TransmitReceive+0x82>
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d002      	beq.n	8004cd8 <HAL_SPI_TransmitReceive+0x82>
 8004cd2:	887b      	ldrh	r3, [r7, #2]
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d103      	bne.n	8004ce0 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8004cd8:	2301      	movs	r3, #1
 8004cda:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004cde:	e14e      	b.n	8004f7e <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004ce6:	b2db      	uxtb	r3, r3
 8004ce8:	2b04      	cmp	r3, #4
 8004cea:	d003      	beq.n	8004cf4 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	2205      	movs	r2, #5
 8004cf0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	2200      	movs	r2, #0
 8004cf8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	687a      	ldr	r2, [r7, #4]
 8004cfe:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	887a      	ldrh	r2, [r7, #2]
 8004d04:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	887a      	ldrh	r2, [r7, #2]
 8004d0a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	68ba      	ldr	r2, [r7, #8]
 8004d10:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	887a      	ldrh	r2, [r7, #2]
 8004d16:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	887a      	ldrh	r2, [r7, #2]
 8004d1c:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	2200      	movs	r2, #0
 8004d22:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	2200      	movs	r2, #0
 8004d28:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d34:	2b40      	cmp	r3, #64	; 0x40
 8004d36:	d007      	beq.n	8004d48 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	681a      	ldr	r2, [r3, #0]
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004d46:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	68db      	ldr	r3, [r3, #12]
 8004d4c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004d50:	d178      	bne.n	8004e44 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	685b      	ldr	r3, [r3, #4]
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d002      	beq.n	8004d60 <HAL_SPI_TransmitReceive+0x10a>
 8004d5a:	8b7b      	ldrh	r3, [r7, #26]
 8004d5c:	2b01      	cmp	r3, #1
 8004d5e:	d166      	bne.n	8004e2e <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d64:	881a      	ldrh	r2, [r3, #0]
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d70:	1c9a      	adds	r2, r3, #2
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004d7a:	b29b      	uxth	r3, r3
 8004d7c:	3b01      	subs	r3, #1
 8004d7e:	b29a      	uxth	r2, r3
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004d84:	e053      	b.n	8004e2e <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	689b      	ldr	r3, [r3, #8]
 8004d8c:	f003 0302 	and.w	r3, r3, #2
 8004d90:	2b02      	cmp	r3, #2
 8004d92:	d11b      	bne.n	8004dcc <HAL_SPI_TransmitReceive+0x176>
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004d98:	b29b      	uxth	r3, r3
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d016      	beq.n	8004dcc <HAL_SPI_TransmitReceive+0x176>
 8004d9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004da0:	2b01      	cmp	r3, #1
 8004da2:	d113      	bne.n	8004dcc <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004da8:	881a      	ldrh	r2, [r3, #0]
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004db4:	1c9a      	adds	r2, r3, #2
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004dbe:	b29b      	uxth	r3, r3
 8004dc0:	3b01      	subs	r3, #1
 8004dc2:	b29a      	uxth	r2, r3
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004dc8:	2300      	movs	r3, #0
 8004dca:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	689b      	ldr	r3, [r3, #8]
 8004dd2:	f003 0301 	and.w	r3, r3, #1
 8004dd6:	2b01      	cmp	r3, #1
 8004dd8:	d119      	bne.n	8004e0e <HAL_SPI_TransmitReceive+0x1b8>
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004dde:	b29b      	uxth	r3, r3
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d014      	beq.n	8004e0e <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	68da      	ldr	r2, [r3, #12]
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004dee:	b292      	uxth	r2, r2
 8004df0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004df6:	1c9a      	adds	r2, r3, #2
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004e00:	b29b      	uxth	r3, r3
 8004e02:	3b01      	subs	r3, #1
 8004e04:	b29a      	uxth	r2, r3
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004e0a:	2301      	movs	r3, #1
 8004e0c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004e0e:	f7fd fbc9 	bl	80025a4 <HAL_GetTick>
 8004e12:	4602      	mov	r2, r0
 8004e14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e16:	1ad3      	subs	r3, r2, r3
 8004e18:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004e1a:	429a      	cmp	r2, r3
 8004e1c:	d807      	bhi.n	8004e2e <HAL_SPI_TransmitReceive+0x1d8>
 8004e1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e24:	d003      	beq.n	8004e2e <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8004e26:	2303      	movs	r3, #3
 8004e28:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8004e2c:	e0a7      	b.n	8004f7e <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004e32:	b29b      	uxth	r3, r3
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d1a6      	bne.n	8004d86 <HAL_SPI_TransmitReceive+0x130>
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004e3c:	b29b      	uxth	r3, r3
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d1a1      	bne.n	8004d86 <HAL_SPI_TransmitReceive+0x130>
 8004e42:	e07c      	b.n	8004f3e <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	685b      	ldr	r3, [r3, #4]
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d002      	beq.n	8004e52 <HAL_SPI_TransmitReceive+0x1fc>
 8004e4c:	8b7b      	ldrh	r3, [r7, #26]
 8004e4e:	2b01      	cmp	r3, #1
 8004e50:	d16b      	bne.n	8004f2a <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	330c      	adds	r3, #12
 8004e5c:	7812      	ldrb	r2, [r2, #0]
 8004e5e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e64:	1c5a      	adds	r2, r3, #1
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004e6e:	b29b      	uxth	r3, r3
 8004e70:	3b01      	subs	r3, #1
 8004e72:	b29a      	uxth	r2, r3
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004e78:	e057      	b.n	8004f2a <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	689b      	ldr	r3, [r3, #8]
 8004e80:	f003 0302 	and.w	r3, r3, #2
 8004e84:	2b02      	cmp	r3, #2
 8004e86:	d11c      	bne.n	8004ec2 <HAL_SPI_TransmitReceive+0x26c>
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004e8c:	b29b      	uxth	r3, r3
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d017      	beq.n	8004ec2 <HAL_SPI_TransmitReceive+0x26c>
 8004e92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e94:	2b01      	cmp	r3, #1
 8004e96:	d114      	bne.n	8004ec2 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	330c      	adds	r3, #12
 8004ea2:	7812      	ldrb	r2, [r2, #0]
 8004ea4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004eaa:	1c5a      	adds	r2, r3, #1
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004eb4:	b29b      	uxth	r3, r3
 8004eb6:	3b01      	subs	r3, #1
 8004eb8:	b29a      	uxth	r2, r3
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004ebe:	2300      	movs	r3, #0
 8004ec0:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	689b      	ldr	r3, [r3, #8]
 8004ec8:	f003 0301 	and.w	r3, r3, #1
 8004ecc:	2b01      	cmp	r3, #1
 8004ece:	d119      	bne.n	8004f04 <HAL_SPI_TransmitReceive+0x2ae>
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004ed4:	b29b      	uxth	r3, r3
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d014      	beq.n	8004f04 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	68da      	ldr	r2, [r3, #12]
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ee4:	b2d2      	uxtb	r2, r2
 8004ee6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004eec:	1c5a      	adds	r2, r3, #1
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004ef6:	b29b      	uxth	r3, r3
 8004ef8:	3b01      	subs	r3, #1
 8004efa:	b29a      	uxth	r2, r3
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004f00:	2301      	movs	r3, #1
 8004f02:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004f04:	f7fd fb4e 	bl	80025a4 <HAL_GetTick>
 8004f08:	4602      	mov	r2, r0
 8004f0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f0c:	1ad3      	subs	r3, r2, r3
 8004f0e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004f10:	429a      	cmp	r2, r3
 8004f12:	d803      	bhi.n	8004f1c <HAL_SPI_TransmitReceive+0x2c6>
 8004f14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f1a:	d102      	bne.n	8004f22 <HAL_SPI_TransmitReceive+0x2cc>
 8004f1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d103      	bne.n	8004f2a <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8004f22:	2303      	movs	r3, #3
 8004f24:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8004f28:	e029      	b.n	8004f7e <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004f2e:	b29b      	uxth	r3, r3
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d1a2      	bne.n	8004e7a <HAL_SPI_TransmitReceive+0x224>
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004f38:	b29b      	uxth	r3, r3
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d19d      	bne.n	8004e7a <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004f3e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f40:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004f42:	68f8      	ldr	r0, [r7, #12]
 8004f44:	f000 f8b2 	bl	80050ac <SPI_EndRxTxTransaction>
 8004f48:	4603      	mov	r3, r0
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d006      	beq.n	8004f5c <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8004f4e:	2301      	movs	r3, #1
 8004f50:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	2220      	movs	r2, #32
 8004f58:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8004f5a:	e010      	b.n	8004f7e <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	689b      	ldr	r3, [r3, #8]
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d10b      	bne.n	8004f7c <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004f64:	2300      	movs	r3, #0
 8004f66:	617b      	str	r3, [r7, #20]
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	68db      	ldr	r3, [r3, #12]
 8004f6e:	617b      	str	r3, [r7, #20]
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	689b      	ldr	r3, [r3, #8]
 8004f76:	617b      	str	r3, [r7, #20]
 8004f78:	697b      	ldr	r3, [r7, #20]
 8004f7a:	e000      	b.n	8004f7e <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8004f7c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	2201      	movs	r2, #1
 8004f82:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	2200      	movs	r2, #0
 8004f8a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004f8e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8004f92:	4618      	mov	r0, r3
 8004f94:	3730      	adds	r7, #48	; 0x30
 8004f96:	46bd      	mov	sp, r7
 8004f98:	bd80      	pop	{r7, pc}
	...

08004f9c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004f9c:	b580      	push	{r7, lr}
 8004f9e:	b088      	sub	sp, #32
 8004fa0:	af00      	add	r7, sp, #0
 8004fa2:	60f8      	str	r0, [r7, #12]
 8004fa4:	60b9      	str	r1, [r7, #8]
 8004fa6:	603b      	str	r3, [r7, #0]
 8004fa8:	4613      	mov	r3, r2
 8004faa:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004fac:	f7fd fafa 	bl	80025a4 <HAL_GetTick>
 8004fb0:	4602      	mov	r2, r0
 8004fb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fb4:	1a9b      	subs	r3, r3, r2
 8004fb6:	683a      	ldr	r2, [r7, #0]
 8004fb8:	4413      	add	r3, r2
 8004fba:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004fbc:	f7fd faf2 	bl	80025a4 <HAL_GetTick>
 8004fc0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004fc2:	4b39      	ldr	r3, [pc, #228]	; (80050a8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	015b      	lsls	r3, r3, #5
 8004fc8:	0d1b      	lsrs	r3, r3, #20
 8004fca:	69fa      	ldr	r2, [r7, #28]
 8004fcc:	fb02 f303 	mul.w	r3, r2, r3
 8004fd0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004fd2:	e054      	b.n	800507e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004fd4:	683b      	ldr	r3, [r7, #0]
 8004fd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fda:	d050      	beq.n	800507e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004fdc:	f7fd fae2 	bl	80025a4 <HAL_GetTick>
 8004fe0:	4602      	mov	r2, r0
 8004fe2:	69bb      	ldr	r3, [r7, #24]
 8004fe4:	1ad3      	subs	r3, r2, r3
 8004fe6:	69fa      	ldr	r2, [r7, #28]
 8004fe8:	429a      	cmp	r2, r3
 8004fea:	d902      	bls.n	8004ff2 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004fec:	69fb      	ldr	r3, [r7, #28]
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d13d      	bne.n	800506e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	685a      	ldr	r2, [r3, #4]
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005000:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	685b      	ldr	r3, [r3, #4]
 8005006:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800500a:	d111      	bne.n	8005030 <SPI_WaitFlagStateUntilTimeout+0x94>
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	689b      	ldr	r3, [r3, #8]
 8005010:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005014:	d004      	beq.n	8005020 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	689b      	ldr	r3, [r3, #8]
 800501a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800501e:	d107      	bne.n	8005030 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	681a      	ldr	r2, [r3, #0]
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800502e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005034:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005038:	d10f      	bne.n	800505a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	681a      	ldr	r2, [r3, #0]
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005048:	601a      	str	r2, [r3, #0]
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	681a      	ldr	r2, [r3, #0]
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005058:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	2201      	movs	r2, #1
 800505e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	2200      	movs	r2, #0
 8005066:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800506a:	2303      	movs	r3, #3
 800506c:	e017      	b.n	800509e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800506e:	697b      	ldr	r3, [r7, #20]
 8005070:	2b00      	cmp	r3, #0
 8005072:	d101      	bne.n	8005078 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005074:	2300      	movs	r3, #0
 8005076:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005078:	697b      	ldr	r3, [r7, #20]
 800507a:	3b01      	subs	r3, #1
 800507c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	689a      	ldr	r2, [r3, #8]
 8005084:	68bb      	ldr	r3, [r7, #8]
 8005086:	4013      	ands	r3, r2
 8005088:	68ba      	ldr	r2, [r7, #8]
 800508a:	429a      	cmp	r2, r3
 800508c:	bf0c      	ite	eq
 800508e:	2301      	moveq	r3, #1
 8005090:	2300      	movne	r3, #0
 8005092:	b2db      	uxtb	r3, r3
 8005094:	461a      	mov	r2, r3
 8005096:	79fb      	ldrb	r3, [r7, #7]
 8005098:	429a      	cmp	r2, r3
 800509a:	d19b      	bne.n	8004fd4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800509c:	2300      	movs	r3, #0
}
 800509e:	4618      	mov	r0, r3
 80050a0:	3720      	adds	r7, #32
 80050a2:	46bd      	mov	sp, r7
 80050a4:	bd80      	pop	{r7, pc}
 80050a6:	bf00      	nop
 80050a8:	20000004 	.word	0x20000004

080050ac <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80050ac:	b580      	push	{r7, lr}
 80050ae:	b088      	sub	sp, #32
 80050b0:	af02      	add	r7, sp, #8
 80050b2:	60f8      	str	r0, [r7, #12]
 80050b4:	60b9      	str	r1, [r7, #8]
 80050b6:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80050b8:	4b1b      	ldr	r3, [pc, #108]	; (8005128 <SPI_EndRxTxTransaction+0x7c>)
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	4a1b      	ldr	r2, [pc, #108]	; (800512c <SPI_EndRxTxTransaction+0x80>)
 80050be:	fba2 2303 	umull	r2, r3, r2, r3
 80050c2:	0d5b      	lsrs	r3, r3, #21
 80050c4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80050c8:	fb02 f303 	mul.w	r3, r2, r3
 80050cc:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	685b      	ldr	r3, [r3, #4]
 80050d2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80050d6:	d112      	bne.n	80050fe <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	9300      	str	r3, [sp, #0]
 80050dc:	68bb      	ldr	r3, [r7, #8]
 80050de:	2200      	movs	r2, #0
 80050e0:	2180      	movs	r1, #128	; 0x80
 80050e2:	68f8      	ldr	r0, [r7, #12]
 80050e4:	f7ff ff5a 	bl	8004f9c <SPI_WaitFlagStateUntilTimeout>
 80050e8:	4603      	mov	r3, r0
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d016      	beq.n	800511c <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80050f2:	f043 0220 	orr.w	r2, r3, #32
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80050fa:	2303      	movs	r3, #3
 80050fc:	e00f      	b.n	800511e <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80050fe:	697b      	ldr	r3, [r7, #20]
 8005100:	2b00      	cmp	r3, #0
 8005102:	d00a      	beq.n	800511a <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8005104:	697b      	ldr	r3, [r7, #20]
 8005106:	3b01      	subs	r3, #1
 8005108:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	689b      	ldr	r3, [r3, #8]
 8005110:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005114:	2b80      	cmp	r3, #128	; 0x80
 8005116:	d0f2      	beq.n	80050fe <SPI_EndRxTxTransaction+0x52>
 8005118:	e000      	b.n	800511c <SPI_EndRxTxTransaction+0x70>
        break;
 800511a:	bf00      	nop
  }

  return HAL_OK;
 800511c:	2300      	movs	r3, #0
}
 800511e:	4618      	mov	r0, r3
 8005120:	3718      	adds	r7, #24
 8005122:	46bd      	mov	sp, r7
 8005124:	bd80      	pop	{r7, pc}
 8005126:	bf00      	nop
 8005128:	20000004 	.word	0x20000004
 800512c:	165e9f81 	.word	0x165e9f81

08005130 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005130:	b580      	push	{r7, lr}
 8005132:	b082      	sub	sp, #8
 8005134:	af00      	add	r7, sp, #0
 8005136:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	2b00      	cmp	r3, #0
 800513c:	d101      	bne.n	8005142 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800513e:	2301      	movs	r3, #1
 8005140:	e03f      	b.n	80051c2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005148:	b2db      	uxtb	r3, r3
 800514a:	2b00      	cmp	r3, #0
 800514c:	d106      	bne.n	800515c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	2200      	movs	r2, #0
 8005152:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005156:	6878      	ldr	r0, [r7, #4]
 8005158:	f7fd f800 	bl	800215c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	2224      	movs	r2, #36	; 0x24
 8005160:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	68da      	ldr	r2, [r3, #12]
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005172:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005174:	6878      	ldr	r0, [r7, #4]
 8005176:	f000 f929 	bl	80053cc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	691a      	ldr	r2, [r3, #16]
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005188:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	695a      	ldr	r2, [r3, #20]
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005198:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	68da      	ldr	r2, [r3, #12]
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80051a8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	2200      	movs	r2, #0
 80051ae:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	2220      	movs	r2, #32
 80051b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	2220      	movs	r2, #32
 80051bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80051c0:	2300      	movs	r3, #0
}
 80051c2:	4618      	mov	r0, r3
 80051c4:	3708      	adds	r7, #8
 80051c6:	46bd      	mov	sp, r7
 80051c8:	bd80      	pop	{r7, pc}

080051ca <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80051ca:	b580      	push	{r7, lr}
 80051cc:	b08a      	sub	sp, #40	; 0x28
 80051ce:	af02      	add	r7, sp, #8
 80051d0:	60f8      	str	r0, [r7, #12]
 80051d2:	60b9      	str	r1, [r7, #8]
 80051d4:	603b      	str	r3, [r7, #0]
 80051d6:	4613      	mov	r3, r2
 80051d8:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80051da:	2300      	movs	r3, #0
 80051dc:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80051e4:	b2db      	uxtb	r3, r3
 80051e6:	2b20      	cmp	r3, #32
 80051e8:	d17c      	bne.n	80052e4 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80051ea:	68bb      	ldr	r3, [r7, #8]
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d002      	beq.n	80051f6 <HAL_UART_Transmit+0x2c>
 80051f0:	88fb      	ldrh	r3, [r7, #6]
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d101      	bne.n	80051fa <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80051f6:	2301      	movs	r3, #1
 80051f8:	e075      	b.n	80052e6 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005200:	2b01      	cmp	r3, #1
 8005202:	d101      	bne.n	8005208 <HAL_UART_Transmit+0x3e>
 8005204:	2302      	movs	r3, #2
 8005206:	e06e      	b.n	80052e6 <HAL_UART_Transmit+0x11c>
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	2201      	movs	r2, #1
 800520c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	2200      	movs	r2, #0
 8005214:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	2221      	movs	r2, #33	; 0x21
 800521a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800521e:	f7fd f9c1 	bl	80025a4 <HAL_GetTick>
 8005222:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	88fa      	ldrh	r2, [r7, #6]
 8005228:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	88fa      	ldrh	r2, [r7, #6]
 800522e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	689b      	ldr	r3, [r3, #8]
 8005234:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005238:	d108      	bne.n	800524c <HAL_UART_Transmit+0x82>
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	691b      	ldr	r3, [r3, #16]
 800523e:	2b00      	cmp	r3, #0
 8005240:	d104      	bne.n	800524c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8005242:	2300      	movs	r3, #0
 8005244:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005246:	68bb      	ldr	r3, [r7, #8]
 8005248:	61bb      	str	r3, [r7, #24]
 800524a:	e003      	b.n	8005254 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800524c:	68bb      	ldr	r3, [r7, #8]
 800524e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005250:	2300      	movs	r3, #0
 8005252:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	2200      	movs	r2, #0
 8005258:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800525c:	e02a      	b.n	80052b4 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800525e:	683b      	ldr	r3, [r7, #0]
 8005260:	9300      	str	r3, [sp, #0]
 8005262:	697b      	ldr	r3, [r7, #20]
 8005264:	2200      	movs	r2, #0
 8005266:	2180      	movs	r1, #128	; 0x80
 8005268:	68f8      	ldr	r0, [r7, #12]
 800526a:	f000 f840 	bl	80052ee <UART_WaitOnFlagUntilTimeout>
 800526e:	4603      	mov	r3, r0
 8005270:	2b00      	cmp	r3, #0
 8005272:	d001      	beq.n	8005278 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8005274:	2303      	movs	r3, #3
 8005276:	e036      	b.n	80052e6 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8005278:	69fb      	ldr	r3, [r7, #28]
 800527a:	2b00      	cmp	r3, #0
 800527c:	d10b      	bne.n	8005296 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800527e:	69bb      	ldr	r3, [r7, #24]
 8005280:	881b      	ldrh	r3, [r3, #0]
 8005282:	461a      	mov	r2, r3
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800528c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800528e:	69bb      	ldr	r3, [r7, #24]
 8005290:	3302      	adds	r3, #2
 8005292:	61bb      	str	r3, [r7, #24]
 8005294:	e007      	b.n	80052a6 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005296:	69fb      	ldr	r3, [r7, #28]
 8005298:	781a      	ldrb	r2, [r3, #0]
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80052a0:	69fb      	ldr	r3, [r7, #28]
 80052a2:	3301      	adds	r3, #1
 80052a4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80052aa:	b29b      	uxth	r3, r3
 80052ac:	3b01      	subs	r3, #1
 80052ae:	b29a      	uxth	r2, r3
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80052b8:	b29b      	uxth	r3, r3
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d1cf      	bne.n	800525e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80052be:	683b      	ldr	r3, [r7, #0]
 80052c0:	9300      	str	r3, [sp, #0]
 80052c2:	697b      	ldr	r3, [r7, #20]
 80052c4:	2200      	movs	r2, #0
 80052c6:	2140      	movs	r1, #64	; 0x40
 80052c8:	68f8      	ldr	r0, [r7, #12]
 80052ca:	f000 f810 	bl	80052ee <UART_WaitOnFlagUntilTimeout>
 80052ce:	4603      	mov	r3, r0
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d001      	beq.n	80052d8 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80052d4:	2303      	movs	r3, #3
 80052d6:	e006      	b.n	80052e6 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	2220      	movs	r2, #32
 80052dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80052e0:	2300      	movs	r3, #0
 80052e2:	e000      	b.n	80052e6 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80052e4:	2302      	movs	r3, #2
  }
}
 80052e6:	4618      	mov	r0, r3
 80052e8:	3720      	adds	r7, #32
 80052ea:	46bd      	mov	sp, r7
 80052ec:	bd80      	pop	{r7, pc}

080052ee <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80052ee:	b580      	push	{r7, lr}
 80052f0:	b090      	sub	sp, #64	; 0x40
 80052f2:	af00      	add	r7, sp, #0
 80052f4:	60f8      	str	r0, [r7, #12]
 80052f6:	60b9      	str	r1, [r7, #8]
 80052f8:	603b      	str	r3, [r7, #0]
 80052fa:	4613      	mov	r3, r2
 80052fc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80052fe:	e050      	b.n	80053a2 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005300:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005302:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005306:	d04c      	beq.n	80053a2 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005308:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800530a:	2b00      	cmp	r3, #0
 800530c:	d007      	beq.n	800531e <UART_WaitOnFlagUntilTimeout+0x30>
 800530e:	f7fd f949 	bl	80025a4 <HAL_GetTick>
 8005312:	4602      	mov	r2, r0
 8005314:	683b      	ldr	r3, [r7, #0]
 8005316:	1ad3      	subs	r3, r2, r3
 8005318:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800531a:	429a      	cmp	r2, r3
 800531c:	d241      	bcs.n	80053a2 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	330c      	adds	r3, #12
 8005324:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005326:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005328:	e853 3f00 	ldrex	r3, [r3]
 800532c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800532e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005330:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005334:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	330c      	adds	r3, #12
 800533c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800533e:	637a      	str	r2, [r7, #52]	; 0x34
 8005340:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005342:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005344:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005346:	e841 2300 	strex	r3, r2, [r1]
 800534a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800534c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800534e:	2b00      	cmp	r3, #0
 8005350:	d1e5      	bne.n	800531e <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	3314      	adds	r3, #20
 8005358:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800535a:	697b      	ldr	r3, [r7, #20]
 800535c:	e853 3f00 	ldrex	r3, [r3]
 8005360:	613b      	str	r3, [r7, #16]
   return(result);
 8005362:	693b      	ldr	r3, [r7, #16]
 8005364:	f023 0301 	bic.w	r3, r3, #1
 8005368:	63bb      	str	r3, [r7, #56]	; 0x38
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	3314      	adds	r3, #20
 8005370:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005372:	623a      	str	r2, [r7, #32]
 8005374:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005376:	69f9      	ldr	r1, [r7, #28]
 8005378:	6a3a      	ldr	r2, [r7, #32]
 800537a:	e841 2300 	strex	r3, r2, [r1]
 800537e:	61bb      	str	r3, [r7, #24]
   return(result);
 8005380:	69bb      	ldr	r3, [r7, #24]
 8005382:	2b00      	cmp	r3, #0
 8005384:	d1e5      	bne.n	8005352 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	2220      	movs	r2, #32
 800538a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	2220      	movs	r2, #32
 8005392:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	2200      	movs	r2, #0
 800539a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800539e:	2303      	movs	r3, #3
 80053a0:	e00f      	b.n	80053c2 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	681a      	ldr	r2, [r3, #0]
 80053a8:	68bb      	ldr	r3, [r7, #8]
 80053aa:	4013      	ands	r3, r2
 80053ac:	68ba      	ldr	r2, [r7, #8]
 80053ae:	429a      	cmp	r2, r3
 80053b0:	bf0c      	ite	eq
 80053b2:	2301      	moveq	r3, #1
 80053b4:	2300      	movne	r3, #0
 80053b6:	b2db      	uxtb	r3, r3
 80053b8:	461a      	mov	r2, r3
 80053ba:	79fb      	ldrb	r3, [r7, #7]
 80053bc:	429a      	cmp	r2, r3
 80053be:	d09f      	beq.n	8005300 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80053c0:	2300      	movs	r3, #0
}
 80053c2:	4618      	mov	r0, r3
 80053c4:	3740      	adds	r7, #64	; 0x40
 80053c6:	46bd      	mov	sp, r7
 80053c8:	bd80      	pop	{r7, pc}
	...

080053cc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80053cc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80053d0:	b0c0      	sub	sp, #256	; 0x100
 80053d2:	af00      	add	r7, sp, #0
 80053d4:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80053d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	691b      	ldr	r3, [r3, #16]
 80053e0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80053e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80053e8:	68d9      	ldr	r1, [r3, #12]
 80053ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80053ee:	681a      	ldr	r2, [r3, #0]
 80053f0:	ea40 0301 	orr.w	r3, r0, r1
 80053f4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80053f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80053fa:	689a      	ldr	r2, [r3, #8]
 80053fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005400:	691b      	ldr	r3, [r3, #16]
 8005402:	431a      	orrs	r2, r3
 8005404:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005408:	695b      	ldr	r3, [r3, #20]
 800540a:	431a      	orrs	r2, r3
 800540c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005410:	69db      	ldr	r3, [r3, #28]
 8005412:	4313      	orrs	r3, r2
 8005414:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005418:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	68db      	ldr	r3, [r3, #12]
 8005420:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005424:	f021 010c 	bic.w	r1, r1, #12
 8005428:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800542c:	681a      	ldr	r2, [r3, #0]
 800542e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8005432:	430b      	orrs	r3, r1
 8005434:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005436:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	695b      	ldr	r3, [r3, #20]
 800543e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8005442:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005446:	6999      	ldr	r1, [r3, #24]
 8005448:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800544c:	681a      	ldr	r2, [r3, #0]
 800544e:	ea40 0301 	orr.w	r3, r0, r1
 8005452:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005454:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005458:	681a      	ldr	r2, [r3, #0]
 800545a:	4b8f      	ldr	r3, [pc, #572]	; (8005698 <UART_SetConfig+0x2cc>)
 800545c:	429a      	cmp	r2, r3
 800545e:	d005      	beq.n	800546c <UART_SetConfig+0xa0>
 8005460:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005464:	681a      	ldr	r2, [r3, #0]
 8005466:	4b8d      	ldr	r3, [pc, #564]	; (800569c <UART_SetConfig+0x2d0>)
 8005468:	429a      	cmp	r2, r3
 800546a:	d104      	bne.n	8005476 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800546c:	f7ff fa1a 	bl	80048a4 <HAL_RCC_GetPCLK2Freq>
 8005470:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8005474:	e003      	b.n	800547e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005476:	f7ff fa01 	bl	800487c <HAL_RCC_GetPCLK1Freq>
 800547a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800547e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005482:	69db      	ldr	r3, [r3, #28]
 8005484:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005488:	f040 810c 	bne.w	80056a4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800548c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005490:	2200      	movs	r2, #0
 8005492:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8005496:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800549a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800549e:	4622      	mov	r2, r4
 80054a0:	462b      	mov	r3, r5
 80054a2:	1891      	adds	r1, r2, r2
 80054a4:	65b9      	str	r1, [r7, #88]	; 0x58
 80054a6:	415b      	adcs	r3, r3
 80054a8:	65fb      	str	r3, [r7, #92]	; 0x5c
 80054aa:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80054ae:	4621      	mov	r1, r4
 80054b0:	eb12 0801 	adds.w	r8, r2, r1
 80054b4:	4629      	mov	r1, r5
 80054b6:	eb43 0901 	adc.w	r9, r3, r1
 80054ba:	f04f 0200 	mov.w	r2, #0
 80054be:	f04f 0300 	mov.w	r3, #0
 80054c2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80054c6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80054ca:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80054ce:	4690      	mov	r8, r2
 80054d0:	4699      	mov	r9, r3
 80054d2:	4623      	mov	r3, r4
 80054d4:	eb18 0303 	adds.w	r3, r8, r3
 80054d8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80054dc:	462b      	mov	r3, r5
 80054de:	eb49 0303 	adc.w	r3, r9, r3
 80054e2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80054e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80054ea:	685b      	ldr	r3, [r3, #4]
 80054ec:	2200      	movs	r2, #0
 80054ee:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80054f2:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80054f6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80054fa:	460b      	mov	r3, r1
 80054fc:	18db      	adds	r3, r3, r3
 80054fe:	653b      	str	r3, [r7, #80]	; 0x50
 8005500:	4613      	mov	r3, r2
 8005502:	eb42 0303 	adc.w	r3, r2, r3
 8005506:	657b      	str	r3, [r7, #84]	; 0x54
 8005508:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800550c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8005510:	f7fb fb52 	bl	8000bb8 <__aeabi_uldivmod>
 8005514:	4602      	mov	r2, r0
 8005516:	460b      	mov	r3, r1
 8005518:	4b61      	ldr	r3, [pc, #388]	; (80056a0 <UART_SetConfig+0x2d4>)
 800551a:	fba3 2302 	umull	r2, r3, r3, r2
 800551e:	095b      	lsrs	r3, r3, #5
 8005520:	011c      	lsls	r4, r3, #4
 8005522:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005526:	2200      	movs	r2, #0
 8005528:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800552c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8005530:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8005534:	4642      	mov	r2, r8
 8005536:	464b      	mov	r3, r9
 8005538:	1891      	adds	r1, r2, r2
 800553a:	64b9      	str	r1, [r7, #72]	; 0x48
 800553c:	415b      	adcs	r3, r3
 800553e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005540:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8005544:	4641      	mov	r1, r8
 8005546:	eb12 0a01 	adds.w	sl, r2, r1
 800554a:	4649      	mov	r1, r9
 800554c:	eb43 0b01 	adc.w	fp, r3, r1
 8005550:	f04f 0200 	mov.w	r2, #0
 8005554:	f04f 0300 	mov.w	r3, #0
 8005558:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800555c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005560:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005564:	4692      	mov	sl, r2
 8005566:	469b      	mov	fp, r3
 8005568:	4643      	mov	r3, r8
 800556a:	eb1a 0303 	adds.w	r3, sl, r3
 800556e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005572:	464b      	mov	r3, r9
 8005574:	eb4b 0303 	adc.w	r3, fp, r3
 8005578:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800557c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005580:	685b      	ldr	r3, [r3, #4]
 8005582:	2200      	movs	r2, #0
 8005584:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005588:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800558c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8005590:	460b      	mov	r3, r1
 8005592:	18db      	adds	r3, r3, r3
 8005594:	643b      	str	r3, [r7, #64]	; 0x40
 8005596:	4613      	mov	r3, r2
 8005598:	eb42 0303 	adc.w	r3, r2, r3
 800559c:	647b      	str	r3, [r7, #68]	; 0x44
 800559e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80055a2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80055a6:	f7fb fb07 	bl	8000bb8 <__aeabi_uldivmod>
 80055aa:	4602      	mov	r2, r0
 80055ac:	460b      	mov	r3, r1
 80055ae:	4611      	mov	r1, r2
 80055b0:	4b3b      	ldr	r3, [pc, #236]	; (80056a0 <UART_SetConfig+0x2d4>)
 80055b2:	fba3 2301 	umull	r2, r3, r3, r1
 80055b6:	095b      	lsrs	r3, r3, #5
 80055b8:	2264      	movs	r2, #100	; 0x64
 80055ba:	fb02 f303 	mul.w	r3, r2, r3
 80055be:	1acb      	subs	r3, r1, r3
 80055c0:	00db      	lsls	r3, r3, #3
 80055c2:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80055c6:	4b36      	ldr	r3, [pc, #216]	; (80056a0 <UART_SetConfig+0x2d4>)
 80055c8:	fba3 2302 	umull	r2, r3, r3, r2
 80055cc:	095b      	lsrs	r3, r3, #5
 80055ce:	005b      	lsls	r3, r3, #1
 80055d0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80055d4:	441c      	add	r4, r3
 80055d6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80055da:	2200      	movs	r2, #0
 80055dc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80055e0:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80055e4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80055e8:	4642      	mov	r2, r8
 80055ea:	464b      	mov	r3, r9
 80055ec:	1891      	adds	r1, r2, r2
 80055ee:	63b9      	str	r1, [r7, #56]	; 0x38
 80055f0:	415b      	adcs	r3, r3
 80055f2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80055f4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80055f8:	4641      	mov	r1, r8
 80055fa:	1851      	adds	r1, r2, r1
 80055fc:	6339      	str	r1, [r7, #48]	; 0x30
 80055fe:	4649      	mov	r1, r9
 8005600:	414b      	adcs	r3, r1
 8005602:	637b      	str	r3, [r7, #52]	; 0x34
 8005604:	f04f 0200 	mov.w	r2, #0
 8005608:	f04f 0300 	mov.w	r3, #0
 800560c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8005610:	4659      	mov	r1, fp
 8005612:	00cb      	lsls	r3, r1, #3
 8005614:	4651      	mov	r1, sl
 8005616:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800561a:	4651      	mov	r1, sl
 800561c:	00ca      	lsls	r2, r1, #3
 800561e:	4610      	mov	r0, r2
 8005620:	4619      	mov	r1, r3
 8005622:	4603      	mov	r3, r0
 8005624:	4642      	mov	r2, r8
 8005626:	189b      	adds	r3, r3, r2
 8005628:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800562c:	464b      	mov	r3, r9
 800562e:	460a      	mov	r2, r1
 8005630:	eb42 0303 	adc.w	r3, r2, r3
 8005634:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005638:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800563c:	685b      	ldr	r3, [r3, #4]
 800563e:	2200      	movs	r2, #0
 8005640:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8005644:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8005648:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800564c:	460b      	mov	r3, r1
 800564e:	18db      	adds	r3, r3, r3
 8005650:	62bb      	str	r3, [r7, #40]	; 0x28
 8005652:	4613      	mov	r3, r2
 8005654:	eb42 0303 	adc.w	r3, r2, r3
 8005658:	62fb      	str	r3, [r7, #44]	; 0x2c
 800565a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800565e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8005662:	f7fb faa9 	bl	8000bb8 <__aeabi_uldivmod>
 8005666:	4602      	mov	r2, r0
 8005668:	460b      	mov	r3, r1
 800566a:	4b0d      	ldr	r3, [pc, #52]	; (80056a0 <UART_SetConfig+0x2d4>)
 800566c:	fba3 1302 	umull	r1, r3, r3, r2
 8005670:	095b      	lsrs	r3, r3, #5
 8005672:	2164      	movs	r1, #100	; 0x64
 8005674:	fb01 f303 	mul.w	r3, r1, r3
 8005678:	1ad3      	subs	r3, r2, r3
 800567a:	00db      	lsls	r3, r3, #3
 800567c:	3332      	adds	r3, #50	; 0x32
 800567e:	4a08      	ldr	r2, [pc, #32]	; (80056a0 <UART_SetConfig+0x2d4>)
 8005680:	fba2 2303 	umull	r2, r3, r2, r3
 8005684:	095b      	lsrs	r3, r3, #5
 8005686:	f003 0207 	and.w	r2, r3, #7
 800568a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	4422      	add	r2, r4
 8005692:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005694:	e105      	b.n	80058a2 <UART_SetConfig+0x4d6>
 8005696:	bf00      	nop
 8005698:	40011000 	.word	0x40011000
 800569c:	40011400 	.word	0x40011400
 80056a0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80056a4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80056a8:	2200      	movs	r2, #0
 80056aa:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80056ae:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80056b2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80056b6:	4642      	mov	r2, r8
 80056b8:	464b      	mov	r3, r9
 80056ba:	1891      	adds	r1, r2, r2
 80056bc:	6239      	str	r1, [r7, #32]
 80056be:	415b      	adcs	r3, r3
 80056c0:	627b      	str	r3, [r7, #36]	; 0x24
 80056c2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80056c6:	4641      	mov	r1, r8
 80056c8:	1854      	adds	r4, r2, r1
 80056ca:	4649      	mov	r1, r9
 80056cc:	eb43 0501 	adc.w	r5, r3, r1
 80056d0:	f04f 0200 	mov.w	r2, #0
 80056d4:	f04f 0300 	mov.w	r3, #0
 80056d8:	00eb      	lsls	r3, r5, #3
 80056da:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80056de:	00e2      	lsls	r2, r4, #3
 80056e0:	4614      	mov	r4, r2
 80056e2:	461d      	mov	r5, r3
 80056e4:	4643      	mov	r3, r8
 80056e6:	18e3      	adds	r3, r4, r3
 80056e8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80056ec:	464b      	mov	r3, r9
 80056ee:	eb45 0303 	adc.w	r3, r5, r3
 80056f2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80056f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80056fa:	685b      	ldr	r3, [r3, #4]
 80056fc:	2200      	movs	r2, #0
 80056fe:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8005702:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005706:	f04f 0200 	mov.w	r2, #0
 800570a:	f04f 0300 	mov.w	r3, #0
 800570e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8005712:	4629      	mov	r1, r5
 8005714:	008b      	lsls	r3, r1, #2
 8005716:	4621      	mov	r1, r4
 8005718:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800571c:	4621      	mov	r1, r4
 800571e:	008a      	lsls	r2, r1, #2
 8005720:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8005724:	f7fb fa48 	bl	8000bb8 <__aeabi_uldivmod>
 8005728:	4602      	mov	r2, r0
 800572a:	460b      	mov	r3, r1
 800572c:	4b60      	ldr	r3, [pc, #384]	; (80058b0 <UART_SetConfig+0x4e4>)
 800572e:	fba3 2302 	umull	r2, r3, r3, r2
 8005732:	095b      	lsrs	r3, r3, #5
 8005734:	011c      	lsls	r4, r3, #4
 8005736:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800573a:	2200      	movs	r2, #0
 800573c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8005740:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8005744:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8005748:	4642      	mov	r2, r8
 800574a:	464b      	mov	r3, r9
 800574c:	1891      	adds	r1, r2, r2
 800574e:	61b9      	str	r1, [r7, #24]
 8005750:	415b      	adcs	r3, r3
 8005752:	61fb      	str	r3, [r7, #28]
 8005754:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005758:	4641      	mov	r1, r8
 800575a:	1851      	adds	r1, r2, r1
 800575c:	6139      	str	r1, [r7, #16]
 800575e:	4649      	mov	r1, r9
 8005760:	414b      	adcs	r3, r1
 8005762:	617b      	str	r3, [r7, #20]
 8005764:	f04f 0200 	mov.w	r2, #0
 8005768:	f04f 0300 	mov.w	r3, #0
 800576c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005770:	4659      	mov	r1, fp
 8005772:	00cb      	lsls	r3, r1, #3
 8005774:	4651      	mov	r1, sl
 8005776:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800577a:	4651      	mov	r1, sl
 800577c:	00ca      	lsls	r2, r1, #3
 800577e:	4610      	mov	r0, r2
 8005780:	4619      	mov	r1, r3
 8005782:	4603      	mov	r3, r0
 8005784:	4642      	mov	r2, r8
 8005786:	189b      	adds	r3, r3, r2
 8005788:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800578c:	464b      	mov	r3, r9
 800578e:	460a      	mov	r2, r1
 8005790:	eb42 0303 	adc.w	r3, r2, r3
 8005794:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005798:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800579c:	685b      	ldr	r3, [r3, #4]
 800579e:	2200      	movs	r2, #0
 80057a0:	67bb      	str	r3, [r7, #120]	; 0x78
 80057a2:	67fa      	str	r2, [r7, #124]	; 0x7c
 80057a4:	f04f 0200 	mov.w	r2, #0
 80057a8:	f04f 0300 	mov.w	r3, #0
 80057ac:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80057b0:	4649      	mov	r1, r9
 80057b2:	008b      	lsls	r3, r1, #2
 80057b4:	4641      	mov	r1, r8
 80057b6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80057ba:	4641      	mov	r1, r8
 80057bc:	008a      	lsls	r2, r1, #2
 80057be:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80057c2:	f7fb f9f9 	bl	8000bb8 <__aeabi_uldivmod>
 80057c6:	4602      	mov	r2, r0
 80057c8:	460b      	mov	r3, r1
 80057ca:	4b39      	ldr	r3, [pc, #228]	; (80058b0 <UART_SetConfig+0x4e4>)
 80057cc:	fba3 1302 	umull	r1, r3, r3, r2
 80057d0:	095b      	lsrs	r3, r3, #5
 80057d2:	2164      	movs	r1, #100	; 0x64
 80057d4:	fb01 f303 	mul.w	r3, r1, r3
 80057d8:	1ad3      	subs	r3, r2, r3
 80057da:	011b      	lsls	r3, r3, #4
 80057dc:	3332      	adds	r3, #50	; 0x32
 80057de:	4a34      	ldr	r2, [pc, #208]	; (80058b0 <UART_SetConfig+0x4e4>)
 80057e0:	fba2 2303 	umull	r2, r3, r2, r3
 80057e4:	095b      	lsrs	r3, r3, #5
 80057e6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80057ea:	441c      	add	r4, r3
 80057ec:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80057f0:	2200      	movs	r2, #0
 80057f2:	673b      	str	r3, [r7, #112]	; 0x70
 80057f4:	677a      	str	r2, [r7, #116]	; 0x74
 80057f6:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80057fa:	4642      	mov	r2, r8
 80057fc:	464b      	mov	r3, r9
 80057fe:	1891      	adds	r1, r2, r2
 8005800:	60b9      	str	r1, [r7, #8]
 8005802:	415b      	adcs	r3, r3
 8005804:	60fb      	str	r3, [r7, #12]
 8005806:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800580a:	4641      	mov	r1, r8
 800580c:	1851      	adds	r1, r2, r1
 800580e:	6039      	str	r1, [r7, #0]
 8005810:	4649      	mov	r1, r9
 8005812:	414b      	adcs	r3, r1
 8005814:	607b      	str	r3, [r7, #4]
 8005816:	f04f 0200 	mov.w	r2, #0
 800581a:	f04f 0300 	mov.w	r3, #0
 800581e:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005822:	4659      	mov	r1, fp
 8005824:	00cb      	lsls	r3, r1, #3
 8005826:	4651      	mov	r1, sl
 8005828:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800582c:	4651      	mov	r1, sl
 800582e:	00ca      	lsls	r2, r1, #3
 8005830:	4610      	mov	r0, r2
 8005832:	4619      	mov	r1, r3
 8005834:	4603      	mov	r3, r0
 8005836:	4642      	mov	r2, r8
 8005838:	189b      	adds	r3, r3, r2
 800583a:	66bb      	str	r3, [r7, #104]	; 0x68
 800583c:	464b      	mov	r3, r9
 800583e:	460a      	mov	r2, r1
 8005840:	eb42 0303 	adc.w	r3, r2, r3
 8005844:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005846:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800584a:	685b      	ldr	r3, [r3, #4]
 800584c:	2200      	movs	r2, #0
 800584e:	663b      	str	r3, [r7, #96]	; 0x60
 8005850:	667a      	str	r2, [r7, #100]	; 0x64
 8005852:	f04f 0200 	mov.w	r2, #0
 8005856:	f04f 0300 	mov.w	r3, #0
 800585a:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800585e:	4649      	mov	r1, r9
 8005860:	008b      	lsls	r3, r1, #2
 8005862:	4641      	mov	r1, r8
 8005864:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005868:	4641      	mov	r1, r8
 800586a:	008a      	lsls	r2, r1, #2
 800586c:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8005870:	f7fb f9a2 	bl	8000bb8 <__aeabi_uldivmod>
 8005874:	4602      	mov	r2, r0
 8005876:	460b      	mov	r3, r1
 8005878:	4b0d      	ldr	r3, [pc, #52]	; (80058b0 <UART_SetConfig+0x4e4>)
 800587a:	fba3 1302 	umull	r1, r3, r3, r2
 800587e:	095b      	lsrs	r3, r3, #5
 8005880:	2164      	movs	r1, #100	; 0x64
 8005882:	fb01 f303 	mul.w	r3, r1, r3
 8005886:	1ad3      	subs	r3, r2, r3
 8005888:	011b      	lsls	r3, r3, #4
 800588a:	3332      	adds	r3, #50	; 0x32
 800588c:	4a08      	ldr	r2, [pc, #32]	; (80058b0 <UART_SetConfig+0x4e4>)
 800588e:	fba2 2303 	umull	r2, r3, r2, r3
 8005892:	095b      	lsrs	r3, r3, #5
 8005894:	f003 020f 	and.w	r2, r3, #15
 8005898:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	4422      	add	r2, r4
 80058a0:	609a      	str	r2, [r3, #8]
}
 80058a2:	bf00      	nop
 80058a4:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80058a8:	46bd      	mov	sp, r7
 80058aa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80058ae:	bf00      	nop
 80058b0:	51eb851f 	.word	0x51eb851f

080058b4 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 80058b4:	b580      	push	{r7, lr}
 80058b6:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 80058b8:	4904      	ldr	r1, [pc, #16]	; (80058cc <MX_FATFS_Init+0x18>)
 80058ba:	4805      	ldr	r0, [pc, #20]	; (80058d0 <MX_FATFS_Init+0x1c>)
 80058bc:	f000 f8b2 	bl	8005a24 <FATFS_LinkDriver>
 80058c0:	4603      	mov	r3, r0
 80058c2:	461a      	mov	r2, r3
 80058c4:	4b03      	ldr	r3, [pc, #12]	; (80058d4 <MX_FATFS_Init+0x20>)
 80058c6:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 80058c8:	bf00      	nop
 80058ca:	bd80      	pop	{r7, pc}
 80058cc:	200003c4 	.word	0x200003c4
 80058d0:	20000010 	.word	0x20000010
 80058d4:	200003c0 	.word	0x200003c0

080058d8 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 80058d8:	b580      	push	{r7, lr}
 80058da:	b082      	sub	sp, #8
 80058dc:	af00      	add	r7, sp, #0
 80058de:	4603      	mov	r3, r0
 80058e0:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    return SD_disk_initialize(pdrv);
 80058e2:	79fb      	ldrb	r3, [r7, #7]
 80058e4:	4618      	mov	r0, r3
 80058e6:	f7fb fc9d 	bl	8001224 <SD_disk_initialize>
 80058ea:	4603      	mov	r3, r0
 80058ec:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 80058ee:	4618      	mov	r0, r3
 80058f0:	3708      	adds	r7, #8
 80058f2:	46bd      	mov	sp, r7
 80058f4:	bd80      	pop	{r7, pc}

080058f6 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 80058f6:	b580      	push	{r7, lr}
 80058f8:	b082      	sub	sp, #8
 80058fa:	af00      	add	r7, sp, #0
 80058fc:	4603      	mov	r3, r0
 80058fe:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    return SD_disk_status(pdrv);
 8005900:	79fb      	ldrb	r3, [r7, #7]
 8005902:	4618      	mov	r0, r3
 8005904:	f7fb fd74 	bl	80013f0 <SD_disk_status>
 8005908:	4603      	mov	r3, r0
 800590a:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 800590c:	4618      	mov	r0, r3
 800590e:	3708      	adds	r7, #8
 8005910:	46bd      	mov	sp, r7
 8005912:	bd80      	pop	{r7, pc}

08005914 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8005914:	b580      	push	{r7, lr}
 8005916:	b084      	sub	sp, #16
 8005918:	af00      	add	r7, sp, #0
 800591a:	60b9      	str	r1, [r7, #8]
 800591c:	607a      	str	r2, [r7, #4]
 800591e:	603b      	str	r3, [r7, #0]
 8005920:	4603      	mov	r3, r0
 8005922:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return SD_disk_read(pdrv, buff, sector, count);
 8005924:	7bf8      	ldrb	r0, [r7, #15]
 8005926:	683b      	ldr	r3, [r7, #0]
 8005928:	687a      	ldr	r2, [r7, #4]
 800592a:	68b9      	ldr	r1, [r7, #8]
 800592c:	f7fb fd76 	bl	800141c <SD_disk_read>
 8005930:	4603      	mov	r3, r0
 8005932:	b2db      	uxtb	r3, r3
  /* USER CODE END READ */
}
 8005934:	4618      	mov	r0, r3
 8005936:	3710      	adds	r7, #16
 8005938:	46bd      	mov	sp, r7
 800593a:	bd80      	pop	{r7, pc}

0800593c <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800593c:	b580      	push	{r7, lr}
 800593e:	b084      	sub	sp, #16
 8005940:	af00      	add	r7, sp, #0
 8005942:	60b9      	str	r1, [r7, #8]
 8005944:	607a      	str	r2, [r7, #4]
 8005946:	603b      	str	r3, [r7, #0]
 8005948:	4603      	mov	r3, r0
 800594a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return SD_disk_write(pdrv, buff, sector, count);
 800594c:	7bf8      	ldrb	r0, [r7, #15]
 800594e:	683b      	ldr	r3, [r7, #0]
 8005950:	687a      	ldr	r2, [r7, #4]
 8005952:	68b9      	ldr	r1, [r7, #8]
 8005954:	f7fb fdcc 	bl	80014f0 <SD_disk_write>
 8005958:	4603      	mov	r3, r0
 800595a:	b2db      	uxtb	r3, r3
  /* USER CODE END WRITE */
}
 800595c:	4618      	mov	r0, r3
 800595e:	3710      	adds	r7, #16
 8005960:	46bd      	mov	sp, r7
 8005962:	bd80      	pop	{r7, pc}

08005964 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8005964:	b580      	push	{r7, lr}
 8005966:	b082      	sub	sp, #8
 8005968:	af00      	add	r7, sp, #0
 800596a:	4603      	mov	r3, r0
 800596c:	603a      	str	r2, [r7, #0]
 800596e:	71fb      	strb	r3, [r7, #7]
 8005970:	460b      	mov	r3, r1
 8005972:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    return SD_disk_ioctl(pdrv, cmd, buff);
 8005974:	79fb      	ldrb	r3, [r7, #7]
 8005976:	79b9      	ldrb	r1, [r7, #6]
 8005978:	683a      	ldr	r2, [r7, #0]
 800597a:	4618      	mov	r0, r3
 800597c:	f7fb fe3c 	bl	80015f8 <SD_disk_ioctl>
 8005980:	4603      	mov	r3, r0
 8005982:	b2db      	uxtb	r3, r3
  /* USER CODE END IOCTL */
}
 8005984:	4618      	mov	r0, r3
 8005986:	3708      	adds	r7, #8
 8005988:	46bd      	mov	sp, r7
 800598a:	bd80      	pop	{r7, pc}

0800598c <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800598c:	b480      	push	{r7}
 800598e:	b087      	sub	sp, #28
 8005990:	af00      	add	r7, sp, #0
 8005992:	60f8      	str	r0, [r7, #12]
 8005994:	60b9      	str	r1, [r7, #8]
 8005996:	4613      	mov	r3, r2
 8005998:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800599a:	2301      	movs	r3, #1
 800599c:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800599e:	2300      	movs	r3, #0
 80059a0:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 80059a2:	4b1f      	ldr	r3, [pc, #124]	; (8005a20 <FATFS_LinkDriverEx+0x94>)
 80059a4:	7a5b      	ldrb	r3, [r3, #9]
 80059a6:	b2db      	uxtb	r3, r3
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d131      	bne.n	8005a10 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 80059ac:	4b1c      	ldr	r3, [pc, #112]	; (8005a20 <FATFS_LinkDriverEx+0x94>)
 80059ae:	7a5b      	ldrb	r3, [r3, #9]
 80059b0:	b2db      	uxtb	r3, r3
 80059b2:	461a      	mov	r2, r3
 80059b4:	4b1a      	ldr	r3, [pc, #104]	; (8005a20 <FATFS_LinkDriverEx+0x94>)
 80059b6:	2100      	movs	r1, #0
 80059b8:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 80059ba:	4b19      	ldr	r3, [pc, #100]	; (8005a20 <FATFS_LinkDriverEx+0x94>)
 80059bc:	7a5b      	ldrb	r3, [r3, #9]
 80059be:	b2db      	uxtb	r3, r3
 80059c0:	4a17      	ldr	r2, [pc, #92]	; (8005a20 <FATFS_LinkDriverEx+0x94>)
 80059c2:	009b      	lsls	r3, r3, #2
 80059c4:	4413      	add	r3, r2
 80059c6:	68fa      	ldr	r2, [r7, #12]
 80059c8:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 80059ca:	4b15      	ldr	r3, [pc, #84]	; (8005a20 <FATFS_LinkDriverEx+0x94>)
 80059cc:	7a5b      	ldrb	r3, [r3, #9]
 80059ce:	b2db      	uxtb	r3, r3
 80059d0:	461a      	mov	r2, r3
 80059d2:	4b13      	ldr	r3, [pc, #76]	; (8005a20 <FATFS_LinkDriverEx+0x94>)
 80059d4:	4413      	add	r3, r2
 80059d6:	79fa      	ldrb	r2, [r7, #7]
 80059d8:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 80059da:	4b11      	ldr	r3, [pc, #68]	; (8005a20 <FATFS_LinkDriverEx+0x94>)
 80059dc:	7a5b      	ldrb	r3, [r3, #9]
 80059de:	b2db      	uxtb	r3, r3
 80059e0:	1c5a      	adds	r2, r3, #1
 80059e2:	b2d1      	uxtb	r1, r2
 80059e4:	4a0e      	ldr	r2, [pc, #56]	; (8005a20 <FATFS_LinkDriverEx+0x94>)
 80059e6:	7251      	strb	r1, [r2, #9]
 80059e8:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 80059ea:	7dbb      	ldrb	r3, [r7, #22]
 80059ec:	3330      	adds	r3, #48	; 0x30
 80059ee:	b2da      	uxtb	r2, r3
 80059f0:	68bb      	ldr	r3, [r7, #8]
 80059f2:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 80059f4:	68bb      	ldr	r3, [r7, #8]
 80059f6:	3301      	adds	r3, #1
 80059f8:	223a      	movs	r2, #58	; 0x3a
 80059fa:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 80059fc:	68bb      	ldr	r3, [r7, #8]
 80059fe:	3302      	adds	r3, #2
 8005a00:	222f      	movs	r2, #47	; 0x2f
 8005a02:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8005a04:	68bb      	ldr	r3, [r7, #8]
 8005a06:	3303      	adds	r3, #3
 8005a08:	2200      	movs	r2, #0
 8005a0a:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8005a0c:	2300      	movs	r3, #0
 8005a0e:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8005a10:	7dfb      	ldrb	r3, [r7, #23]
}
 8005a12:	4618      	mov	r0, r3
 8005a14:	371c      	adds	r7, #28
 8005a16:	46bd      	mov	sp, r7
 8005a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a1c:	4770      	bx	lr
 8005a1e:	bf00      	nop
 8005a20:	200003c8 	.word	0x200003c8

08005a24 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8005a24:	b580      	push	{r7, lr}
 8005a26:	b082      	sub	sp, #8
 8005a28:	af00      	add	r7, sp, #0
 8005a2a:	6078      	str	r0, [r7, #4]
 8005a2c:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8005a2e:	2200      	movs	r2, #0
 8005a30:	6839      	ldr	r1, [r7, #0]
 8005a32:	6878      	ldr	r0, [r7, #4]
 8005a34:	f7ff ffaa 	bl	800598c <FATFS_LinkDriverEx>
 8005a38:	4603      	mov	r3, r0
}
 8005a3a:	4618      	mov	r0, r3
 8005a3c:	3708      	adds	r7, #8
 8005a3e:	46bd      	mov	sp, r7
 8005a40:	bd80      	pop	{r7, pc}
	...

08005a44 <__errno>:
 8005a44:	4b01      	ldr	r3, [pc, #4]	; (8005a4c <__errno+0x8>)
 8005a46:	6818      	ldr	r0, [r3, #0]
 8005a48:	4770      	bx	lr
 8005a4a:	bf00      	nop
 8005a4c:	20000024 	.word	0x20000024

08005a50 <__libc_init_array>:
 8005a50:	b570      	push	{r4, r5, r6, lr}
 8005a52:	4d0d      	ldr	r5, [pc, #52]	; (8005a88 <__libc_init_array+0x38>)
 8005a54:	4c0d      	ldr	r4, [pc, #52]	; (8005a8c <__libc_init_array+0x3c>)
 8005a56:	1b64      	subs	r4, r4, r5
 8005a58:	10a4      	asrs	r4, r4, #2
 8005a5a:	2600      	movs	r6, #0
 8005a5c:	42a6      	cmp	r6, r4
 8005a5e:	d109      	bne.n	8005a74 <__libc_init_array+0x24>
 8005a60:	4d0b      	ldr	r5, [pc, #44]	; (8005a90 <__libc_init_array+0x40>)
 8005a62:	4c0c      	ldr	r4, [pc, #48]	; (8005a94 <__libc_init_array+0x44>)
 8005a64:	f002 fd50 	bl	8008508 <_init>
 8005a68:	1b64      	subs	r4, r4, r5
 8005a6a:	10a4      	asrs	r4, r4, #2
 8005a6c:	2600      	movs	r6, #0
 8005a6e:	42a6      	cmp	r6, r4
 8005a70:	d105      	bne.n	8005a7e <__libc_init_array+0x2e>
 8005a72:	bd70      	pop	{r4, r5, r6, pc}
 8005a74:	f855 3b04 	ldr.w	r3, [r5], #4
 8005a78:	4798      	blx	r3
 8005a7a:	3601      	adds	r6, #1
 8005a7c:	e7ee      	b.n	8005a5c <__libc_init_array+0xc>
 8005a7e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005a82:	4798      	blx	r3
 8005a84:	3601      	adds	r6, #1
 8005a86:	e7f2      	b.n	8005a6e <__libc_init_array+0x1e>
 8005a88:	08008934 	.word	0x08008934
 8005a8c:	08008934 	.word	0x08008934
 8005a90:	08008934 	.word	0x08008934
 8005a94:	08008938 	.word	0x08008938

08005a98 <memset>:
 8005a98:	4402      	add	r2, r0
 8005a9a:	4603      	mov	r3, r0
 8005a9c:	4293      	cmp	r3, r2
 8005a9e:	d100      	bne.n	8005aa2 <memset+0xa>
 8005aa0:	4770      	bx	lr
 8005aa2:	f803 1b01 	strb.w	r1, [r3], #1
 8005aa6:	e7f9      	b.n	8005a9c <memset+0x4>

08005aa8 <__cvt>:
 8005aa8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005aac:	ec55 4b10 	vmov	r4, r5, d0
 8005ab0:	2d00      	cmp	r5, #0
 8005ab2:	460e      	mov	r6, r1
 8005ab4:	4619      	mov	r1, r3
 8005ab6:	462b      	mov	r3, r5
 8005ab8:	bfbb      	ittet	lt
 8005aba:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8005abe:	461d      	movlt	r5, r3
 8005ac0:	2300      	movge	r3, #0
 8005ac2:	232d      	movlt	r3, #45	; 0x2d
 8005ac4:	700b      	strb	r3, [r1, #0]
 8005ac6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005ac8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005acc:	4691      	mov	r9, r2
 8005ace:	f023 0820 	bic.w	r8, r3, #32
 8005ad2:	bfbc      	itt	lt
 8005ad4:	4622      	movlt	r2, r4
 8005ad6:	4614      	movlt	r4, r2
 8005ad8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005adc:	d005      	beq.n	8005aea <__cvt+0x42>
 8005ade:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005ae2:	d100      	bne.n	8005ae6 <__cvt+0x3e>
 8005ae4:	3601      	adds	r6, #1
 8005ae6:	2102      	movs	r1, #2
 8005ae8:	e000      	b.n	8005aec <__cvt+0x44>
 8005aea:	2103      	movs	r1, #3
 8005aec:	ab03      	add	r3, sp, #12
 8005aee:	9301      	str	r3, [sp, #4]
 8005af0:	ab02      	add	r3, sp, #8
 8005af2:	9300      	str	r3, [sp, #0]
 8005af4:	ec45 4b10 	vmov	d0, r4, r5
 8005af8:	4653      	mov	r3, sl
 8005afa:	4632      	mov	r2, r6
 8005afc:	f000 fce4 	bl	80064c8 <_dtoa_r>
 8005b00:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005b04:	4607      	mov	r7, r0
 8005b06:	d102      	bne.n	8005b0e <__cvt+0x66>
 8005b08:	f019 0f01 	tst.w	r9, #1
 8005b0c:	d022      	beq.n	8005b54 <__cvt+0xac>
 8005b0e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005b12:	eb07 0906 	add.w	r9, r7, r6
 8005b16:	d110      	bne.n	8005b3a <__cvt+0x92>
 8005b18:	783b      	ldrb	r3, [r7, #0]
 8005b1a:	2b30      	cmp	r3, #48	; 0x30
 8005b1c:	d10a      	bne.n	8005b34 <__cvt+0x8c>
 8005b1e:	2200      	movs	r2, #0
 8005b20:	2300      	movs	r3, #0
 8005b22:	4620      	mov	r0, r4
 8005b24:	4629      	mov	r1, r5
 8005b26:	f7fa ffd7 	bl	8000ad8 <__aeabi_dcmpeq>
 8005b2a:	b918      	cbnz	r0, 8005b34 <__cvt+0x8c>
 8005b2c:	f1c6 0601 	rsb	r6, r6, #1
 8005b30:	f8ca 6000 	str.w	r6, [sl]
 8005b34:	f8da 3000 	ldr.w	r3, [sl]
 8005b38:	4499      	add	r9, r3
 8005b3a:	2200      	movs	r2, #0
 8005b3c:	2300      	movs	r3, #0
 8005b3e:	4620      	mov	r0, r4
 8005b40:	4629      	mov	r1, r5
 8005b42:	f7fa ffc9 	bl	8000ad8 <__aeabi_dcmpeq>
 8005b46:	b108      	cbz	r0, 8005b4c <__cvt+0xa4>
 8005b48:	f8cd 900c 	str.w	r9, [sp, #12]
 8005b4c:	2230      	movs	r2, #48	; 0x30
 8005b4e:	9b03      	ldr	r3, [sp, #12]
 8005b50:	454b      	cmp	r3, r9
 8005b52:	d307      	bcc.n	8005b64 <__cvt+0xbc>
 8005b54:	9b03      	ldr	r3, [sp, #12]
 8005b56:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005b58:	1bdb      	subs	r3, r3, r7
 8005b5a:	4638      	mov	r0, r7
 8005b5c:	6013      	str	r3, [r2, #0]
 8005b5e:	b004      	add	sp, #16
 8005b60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005b64:	1c59      	adds	r1, r3, #1
 8005b66:	9103      	str	r1, [sp, #12]
 8005b68:	701a      	strb	r2, [r3, #0]
 8005b6a:	e7f0      	b.n	8005b4e <__cvt+0xa6>

08005b6c <__exponent>:
 8005b6c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005b6e:	4603      	mov	r3, r0
 8005b70:	2900      	cmp	r1, #0
 8005b72:	bfb8      	it	lt
 8005b74:	4249      	neglt	r1, r1
 8005b76:	f803 2b02 	strb.w	r2, [r3], #2
 8005b7a:	bfb4      	ite	lt
 8005b7c:	222d      	movlt	r2, #45	; 0x2d
 8005b7e:	222b      	movge	r2, #43	; 0x2b
 8005b80:	2909      	cmp	r1, #9
 8005b82:	7042      	strb	r2, [r0, #1]
 8005b84:	dd2a      	ble.n	8005bdc <__exponent+0x70>
 8005b86:	f10d 0407 	add.w	r4, sp, #7
 8005b8a:	46a4      	mov	ip, r4
 8005b8c:	270a      	movs	r7, #10
 8005b8e:	46a6      	mov	lr, r4
 8005b90:	460a      	mov	r2, r1
 8005b92:	fb91 f6f7 	sdiv	r6, r1, r7
 8005b96:	fb07 1516 	mls	r5, r7, r6, r1
 8005b9a:	3530      	adds	r5, #48	; 0x30
 8005b9c:	2a63      	cmp	r2, #99	; 0x63
 8005b9e:	f104 34ff 	add.w	r4, r4, #4294967295
 8005ba2:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8005ba6:	4631      	mov	r1, r6
 8005ba8:	dcf1      	bgt.n	8005b8e <__exponent+0x22>
 8005baa:	3130      	adds	r1, #48	; 0x30
 8005bac:	f1ae 0502 	sub.w	r5, lr, #2
 8005bb0:	f804 1c01 	strb.w	r1, [r4, #-1]
 8005bb4:	1c44      	adds	r4, r0, #1
 8005bb6:	4629      	mov	r1, r5
 8005bb8:	4561      	cmp	r1, ip
 8005bba:	d30a      	bcc.n	8005bd2 <__exponent+0x66>
 8005bbc:	f10d 0209 	add.w	r2, sp, #9
 8005bc0:	eba2 020e 	sub.w	r2, r2, lr
 8005bc4:	4565      	cmp	r5, ip
 8005bc6:	bf88      	it	hi
 8005bc8:	2200      	movhi	r2, #0
 8005bca:	4413      	add	r3, r2
 8005bcc:	1a18      	subs	r0, r3, r0
 8005bce:	b003      	add	sp, #12
 8005bd0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005bd2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005bd6:	f804 2f01 	strb.w	r2, [r4, #1]!
 8005bda:	e7ed      	b.n	8005bb8 <__exponent+0x4c>
 8005bdc:	2330      	movs	r3, #48	; 0x30
 8005bde:	3130      	adds	r1, #48	; 0x30
 8005be0:	7083      	strb	r3, [r0, #2]
 8005be2:	70c1      	strb	r1, [r0, #3]
 8005be4:	1d03      	adds	r3, r0, #4
 8005be6:	e7f1      	b.n	8005bcc <__exponent+0x60>

08005be8 <_printf_float>:
 8005be8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005bec:	ed2d 8b02 	vpush	{d8}
 8005bf0:	b08d      	sub	sp, #52	; 0x34
 8005bf2:	460c      	mov	r4, r1
 8005bf4:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8005bf8:	4616      	mov	r6, r2
 8005bfa:	461f      	mov	r7, r3
 8005bfc:	4605      	mov	r5, r0
 8005bfe:	f001 fb47 	bl	8007290 <_localeconv_r>
 8005c02:	f8d0 a000 	ldr.w	sl, [r0]
 8005c06:	4650      	mov	r0, sl
 8005c08:	f7fa faea 	bl	80001e0 <strlen>
 8005c0c:	2300      	movs	r3, #0
 8005c0e:	930a      	str	r3, [sp, #40]	; 0x28
 8005c10:	6823      	ldr	r3, [r4, #0]
 8005c12:	9305      	str	r3, [sp, #20]
 8005c14:	f8d8 3000 	ldr.w	r3, [r8]
 8005c18:	f894 b018 	ldrb.w	fp, [r4, #24]
 8005c1c:	3307      	adds	r3, #7
 8005c1e:	f023 0307 	bic.w	r3, r3, #7
 8005c22:	f103 0208 	add.w	r2, r3, #8
 8005c26:	f8c8 2000 	str.w	r2, [r8]
 8005c2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c2e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8005c32:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8005c36:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005c3a:	9307      	str	r3, [sp, #28]
 8005c3c:	f8cd 8018 	str.w	r8, [sp, #24]
 8005c40:	ee08 0a10 	vmov	s16, r0
 8005c44:	4b9f      	ldr	r3, [pc, #636]	; (8005ec4 <_printf_float+0x2dc>)
 8005c46:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005c4a:	f04f 32ff 	mov.w	r2, #4294967295
 8005c4e:	f7fa ff75 	bl	8000b3c <__aeabi_dcmpun>
 8005c52:	bb88      	cbnz	r0, 8005cb8 <_printf_float+0xd0>
 8005c54:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005c58:	4b9a      	ldr	r3, [pc, #616]	; (8005ec4 <_printf_float+0x2dc>)
 8005c5a:	f04f 32ff 	mov.w	r2, #4294967295
 8005c5e:	f7fa ff4f 	bl	8000b00 <__aeabi_dcmple>
 8005c62:	bb48      	cbnz	r0, 8005cb8 <_printf_float+0xd0>
 8005c64:	2200      	movs	r2, #0
 8005c66:	2300      	movs	r3, #0
 8005c68:	4640      	mov	r0, r8
 8005c6a:	4649      	mov	r1, r9
 8005c6c:	f7fa ff3e 	bl	8000aec <__aeabi_dcmplt>
 8005c70:	b110      	cbz	r0, 8005c78 <_printf_float+0x90>
 8005c72:	232d      	movs	r3, #45	; 0x2d
 8005c74:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005c78:	4b93      	ldr	r3, [pc, #588]	; (8005ec8 <_printf_float+0x2e0>)
 8005c7a:	4894      	ldr	r0, [pc, #592]	; (8005ecc <_printf_float+0x2e4>)
 8005c7c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8005c80:	bf94      	ite	ls
 8005c82:	4698      	movls	r8, r3
 8005c84:	4680      	movhi	r8, r0
 8005c86:	2303      	movs	r3, #3
 8005c88:	6123      	str	r3, [r4, #16]
 8005c8a:	9b05      	ldr	r3, [sp, #20]
 8005c8c:	f023 0204 	bic.w	r2, r3, #4
 8005c90:	6022      	str	r2, [r4, #0]
 8005c92:	f04f 0900 	mov.w	r9, #0
 8005c96:	9700      	str	r7, [sp, #0]
 8005c98:	4633      	mov	r3, r6
 8005c9a:	aa0b      	add	r2, sp, #44	; 0x2c
 8005c9c:	4621      	mov	r1, r4
 8005c9e:	4628      	mov	r0, r5
 8005ca0:	f000 f9d8 	bl	8006054 <_printf_common>
 8005ca4:	3001      	adds	r0, #1
 8005ca6:	f040 8090 	bne.w	8005dca <_printf_float+0x1e2>
 8005caa:	f04f 30ff 	mov.w	r0, #4294967295
 8005cae:	b00d      	add	sp, #52	; 0x34
 8005cb0:	ecbd 8b02 	vpop	{d8}
 8005cb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005cb8:	4642      	mov	r2, r8
 8005cba:	464b      	mov	r3, r9
 8005cbc:	4640      	mov	r0, r8
 8005cbe:	4649      	mov	r1, r9
 8005cc0:	f7fa ff3c 	bl	8000b3c <__aeabi_dcmpun>
 8005cc4:	b140      	cbz	r0, 8005cd8 <_printf_float+0xf0>
 8005cc6:	464b      	mov	r3, r9
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	bfbc      	itt	lt
 8005ccc:	232d      	movlt	r3, #45	; 0x2d
 8005cce:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005cd2:	487f      	ldr	r0, [pc, #508]	; (8005ed0 <_printf_float+0x2e8>)
 8005cd4:	4b7f      	ldr	r3, [pc, #508]	; (8005ed4 <_printf_float+0x2ec>)
 8005cd6:	e7d1      	b.n	8005c7c <_printf_float+0x94>
 8005cd8:	6863      	ldr	r3, [r4, #4]
 8005cda:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8005cde:	9206      	str	r2, [sp, #24]
 8005ce0:	1c5a      	adds	r2, r3, #1
 8005ce2:	d13f      	bne.n	8005d64 <_printf_float+0x17c>
 8005ce4:	2306      	movs	r3, #6
 8005ce6:	6063      	str	r3, [r4, #4]
 8005ce8:	9b05      	ldr	r3, [sp, #20]
 8005cea:	6861      	ldr	r1, [r4, #4]
 8005cec:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8005cf0:	2300      	movs	r3, #0
 8005cf2:	9303      	str	r3, [sp, #12]
 8005cf4:	ab0a      	add	r3, sp, #40	; 0x28
 8005cf6:	e9cd b301 	strd	fp, r3, [sp, #4]
 8005cfa:	ab09      	add	r3, sp, #36	; 0x24
 8005cfc:	ec49 8b10 	vmov	d0, r8, r9
 8005d00:	9300      	str	r3, [sp, #0]
 8005d02:	6022      	str	r2, [r4, #0]
 8005d04:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005d08:	4628      	mov	r0, r5
 8005d0a:	f7ff fecd 	bl	8005aa8 <__cvt>
 8005d0e:	9b06      	ldr	r3, [sp, #24]
 8005d10:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005d12:	2b47      	cmp	r3, #71	; 0x47
 8005d14:	4680      	mov	r8, r0
 8005d16:	d108      	bne.n	8005d2a <_printf_float+0x142>
 8005d18:	1cc8      	adds	r0, r1, #3
 8005d1a:	db02      	blt.n	8005d22 <_printf_float+0x13a>
 8005d1c:	6863      	ldr	r3, [r4, #4]
 8005d1e:	4299      	cmp	r1, r3
 8005d20:	dd41      	ble.n	8005da6 <_printf_float+0x1be>
 8005d22:	f1ab 0b02 	sub.w	fp, fp, #2
 8005d26:	fa5f fb8b 	uxtb.w	fp, fp
 8005d2a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005d2e:	d820      	bhi.n	8005d72 <_printf_float+0x18a>
 8005d30:	3901      	subs	r1, #1
 8005d32:	465a      	mov	r2, fp
 8005d34:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005d38:	9109      	str	r1, [sp, #36]	; 0x24
 8005d3a:	f7ff ff17 	bl	8005b6c <__exponent>
 8005d3e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005d40:	1813      	adds	r3, r2, r0
 8005d42:	2a01      	cmp	r2, #1
 8005d44:	4681      	mov	r9, r0
 8005d46:	6123      	str	r3, [r4, #16]
 8005d48:	dc02      	bgt.n	8005d50 <_printf_float+0x168>
 8005d4a:	6822      	ldr	r2, [r4, #0]
 8005d4c:	07d2      	lsls	r2, r2, #31
 8005d4e:	d501      	bpl.n	8005d54 <_printf_float+0x16c>
 8005d50:	3301      	adds	r3, #1
 8005d52:	6123      	str	r3, [r4, #16]
 8005d54:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d09c      	beq.n	8005c96 <_printf_float+0xae>
 8005d5c:	232d      	movs	r3, #45	; 0x2d
 8005d5e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005d62:	e798      	b.n	8005c96 <_printf_float+0xae>
 8005d64:	9a06      	ldr	r2, [sp, #24]
 8005d66:	2a47      	cmp	r2, #71	; 0x47
 8005d68:	d1be      	bne.n	8005ce8 <_printf_float+0x100>
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d1bc      	bne.n	8005ce8 <_printf_float+0x100>
 8005d6e:	2301      	movs	r3, #1
 8005d70:	e7b9      	b.n	8005ce6 <_printf_float+0xfe>
 8005d72:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8005d76:	d118      	bne.n	8005daa <_printf_float+0x1c2>
 8005d78:	2900      	cmp	r1, #0
 8005d7a:	6863      	ldr	r3, [r4, #4]
 8005d7c:	dd0b      	ble.n	8005d96 <_printf_float+0x1ae>
 8005d7e:	6121      	str	r1, [r4, #16]
 8005d80:	b913      	cbnz	r3, 8005d88 <_printf_float+0x1a0>
 8005d82:	6822      	ldr	r2, [r4, #0]
 8005d84:	07d0      	lsls	r0, r2, #31
 8005d86:	d502      	bpl.n	8005d8e <_printf_float+0x1a6>
 8005d88:	3301      	adds	r3, #1
 8005d8a:	440b      	add	r3, r1
 8005d8c:	6123      	str	r3, [r4, #16]
 8005d8e:	65a1      	str	r1, [r4, #88]	; 0x58
 8005d90:	f04f 0900 	mov.w	r9, #0
 8005d94:	e7de      	b.n	8005d54 <_printf_float+0x16c>
 8005d96:	b913      	cbnz	r3, 8005d9e <_printf_float+0x1b6>
 8005d98:	6822      	ldr	r2, [r4, #0]
 8005d9a:	07d2      	lsls	r2, r2, #31
 8005d9c:	d501      	bpl.n	8005da2 <_printf_float+0x1ba>
 8005d9e:	3302      	adds	r3, #2
 8005da0:	e7f4      	b.n	8005d8c <_printf_float+0x1a4>
 8005da2:	2301      	movs	r3, #1
 8005da4:	e7f2      	b.n	8005d8c <_printf_float+0x1a4>
 8005da6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8005daa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005dac:	4299      	cmp	r1, r3
 8005dae:	db05      	blt.n	8005dbc <_printf_float+0x1d4>
 8005db0:	6823      	ldr	r3, [r4, #0]
 8005db2:	6121      	str	r1, [r4, #16]
 8005db4:	07d8      	lsls	r0, r3, #31
 8005db6:	d5ea      	bpl.n	8005d8e <_printf_float+0x1a6>
 8005db8:	1c4b      	adds	r3, r1, #1
 8005dba:	e7e7      	b.n	8005d8c <_printf_float+0x1a4>
 8005dbc:	2900      	cmp	r1, #0
 8005dbe:	bfd4      	ite	le
 8005dc0:	f1c1 0202 	rsble	r2, r1, #2
 8005dc4:	2201      	movgt	r2, #1
 8005dc6:	4413      	add	r3, r2
 8005dc8:	e7e0      	b.n	8005d8c <_printf_float+0x1a4>
 8005dca:	6823      	ldr	r3, [r4, #0]
 8005dcc:	055a      	lsls	r2, r3, #21
 8005dce:	d407      	bmi.n	8005de0 <_printf_float+0x1f8>
 8005dd0:	6923      	ldr	r3, [r4, #16]
 8005dd2:	4642      	mov	r2, r8
 8005dd4:	4631      	mov	r1, r6
 8005dd6:	4628      	mov	r0, r5
 8005dd8:	47b8      	blx	r7
 8005dda:	3001      	adds	r0, #1
 8005ddc:	d12c      	bne.n	8005e38 <_printf_float+0x250>
 8005dde:	e764      	b.n	8005caa <_printf_float+0xc2>
 8005de0:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005de4:	f240 80e0 	bls.w	8005fa8 <_printf_float+0x3c0>
 8005de8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005dec:	2200      	movs	r2, #0
 8005dee:	2300      	movs	r3, #0
 8005df0:	f7fa fe72 	bl	8000ad8 <__aeabi_dcmpeq>
 8005df4:	2800      	cmp	r0, #0
 8005df6:	d034      	beq.n	8005e62 <_printf_float+0x27a>
 8005df8:	4a37      	ldr	r2, [pc, #220]	; (8005ed8 <_printf_float+0x2f0>)
 8005dfa:	2301      	movs	r3, #1
 8005dfc:	4631      	mov	r1, r6
 8005dfe:	4628      	mov	r0, r5
 8005e00:	47b8      	blx	r7
 8005e02:	3001      	adds	r0, #1
 8005e04:	f43f af51 	beq.w	8005caa <_printf_float+0xc2>
 8005e08:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005e0c:	429a      	cmp	r2, r3
 8005e0e:	db02      	blt.n	8005e16 <_printf_float+0x22e>
 8005e10:	6823      	ldr	r3, [r4, #0]
 8005e12:	07d8      	lsls	r0, r3, #31
 8005e14:	d510      	bpl.n	8005e38 <_printf_float+0x250>
 8005e16:	ee18 3a10 	vmov	r3, s16
 8005e1a:	4652      	mov	r2, sl
 8005e1c:	4631      	mov	r1, r6
 8005e1e:	4628      	mov	r0, r5
 8005e20:	47b8      	blx	r7
 8005e22:	3001      	adds	r0, #1
 8005e24:	f43f af41 	beq.w	8005caa <_printf_float+0xc2>
 8005e28:	f04f 0800 	mov.w	r8, #0
 8005e2c:	f104 091a 	add.w	r9, r4, #26
 8005e30:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005e32:	3b01      	subs	r3, #1
 8005e34:	4543      	cmp	r3, r8
 8005e36:	dc09      	bgt.n	8005e4c <_printf_float+0x264>
 8005e38:	6823      	ldr	r3, [r4, #0]
 8005e3a:	079b      	lsls	r3, r3, #30
 8005e3c:	f100 8105 	bmi.w	800604a <_printf_float+0x462>
 8005e40:	68e0      	ldr	r0, [r4, #12]
 8005e42:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005e44:	4298      	cmp	r0, r3
 8005e46:	bfb8      	it	lt
 8005e48:	4618      	movlt	r0, r3
 8005e4a:	e730      	b.n	8005cae <_printf_float+0xc6>
 8005e4c:	2301      	movs	r3, #1
 8005e4e:	464a      	mov	r2, r9
 8005e50:	4631      	mov	r1, r6
 8005e52:	4628      	mov	r0, r5
 8005e54:	47b8      	blx	r7
 8005e56:	3001      	adds	r0, #1
 8005e58:	f43f af27 	beq.w	8005caa <_printf_float+0xc2>
 8005e5c:	f108 0801 	add.w	r8, r8, #1
 8005e60:	e7e6      	b.n	8005e30 <_printf_float+0x248>
 8005e62:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	dc39      	bgt.n	8005edc <_printf_float+0x2f4>
 8005e68:	4a1b      	ldr	r2, [pc, #108]	; (8005ed8 <_printf_float+0x2f0>)
 8005e6a:	2301      	movs	r3, #1
 8005e6c:	4631      	mov	r1, r6
 8005e6e:	4628      	mov	r0, r5
 8005e70:	47b8      	blx	r7
 8005e72:	3001      	adds	r0, #1
 8005e74:	f43f af19 	beq.w	8005caa <_printf_float+0xc2>
 8005e78:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005e7c:	4313      	orrs	r3, r2
 8005e7e:	d102      	bne.n	8005e86 <_printf_float+0x29e>
 8005e80:	6823      	ldr	r3, [r4, #0]
 8005e82:	07d9      	lsls	r1, r3, #31
 8005e84:	d5d8      	bpl.n	8005e38 <_printf_float+0x250>
 8005e86:	ee18 3a10 	vmov	r3, s16
 8005e8a:	4652      	mov	r2, sl
 8005e8c:	4631      	mov	r1, r6
 8005e8e:	4628      	mov	r0, r5
 8005e90:	47b8      	blx	r7
 8005e92:	3001      	adds	r0, #1
 8005e94:	f43f af09 	beq.w	8005caa <_printf_float+0xc2>
 8005e98:	f04f 0900 	mov.w	r9, #0
 8005e9c:	f104 0a1a 	add.w	sl, r4, #26
 8005ea0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005ea2:	425b      	negs	r3, r3
 8005ea4:	454b      	cmp	r3, r9
 8005ea6:	dc01      	bgt.n	8005eac <_printf_float+0x2c4>
 8005ea8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005eaa:	e792      	b.n	8005dd2 <_printf_float+0x1ea>
 8005eac:	2301      	movs	r3, #1
 8005eae:	4652      	mov	r2, sl
 8005eb0:	4631      	mov	r1, r6
 8005eb2:	4628      	mov	r0, r5
 8005eb4:	47b8      	blx	r7
 8005eb6:	3001      	adds	r0, #1
 8005eb8:	f43f aef7 	beq.w	8005caa <_printf_float+0xc2>
 8005ebc:	f109 0901 	add.w	r9, r9, #1
 8005ec0:	e7ee      	b.n	8005ea0 <_printf_float+0x2b8>
 8005ec2:	bf00      	nop
 8005ec4:	7fefffff 	.word	0x7fefffff
 8005ec8:	08008554 	.word	0x08008554
 8005ecc:	08008558 	.word	0x08008558
 8005ed0:	08008560 	.word	0x08008560
 8005ed4:	0800855c 	.word	0x0800855c
 8005ed8:	08008564 	.word	0x08008564
 8005edc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005ede:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005ee0:	429a      	cmp	r2, r3
 8005ee2:	bfa8      	it	ge
 8005ee4:	461a      	movge	r2, r3
 8005ee6:	2a00      	cmp	r2, #0
 8005ee8:	4691      	mov	r9, r2
 8005eea:	dc37      	bgt.n	8005f5c <_printf_float+0x374>
 8005eec:	f04f 0b00 	mov.w	fp, #0
 8005ef0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005ef4:	f104 021a 	add.w	r2, r4, #26
 8005ef8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005efa:	9305      	str	r3, [sp, #20]
 8005efc:	eba3 0309 	sub.w	r3, r3, r9
 8005f00:	455b      	cmp	r3, fp
 8005f02:	dc33      	bgt.n	8005f6c <_printf_float+0x384>
 8005f04:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005f08:	429a      	cmp	r2, r3
 8005f0a:	db3b      	blt.n	8005f84 <_printf_float+0x39c>
 8005f0c:	6823      	ldr	r3, [r4, #0]
 8005f0e:	07da      	lsls	r2, r3, #31
 8005f10:	d438      	bmi.n	8005f84 <_printf_float+0x39c>
 8005f12:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005f14:	9a05      	ldr	r2, [sp, #20]
 8005f16:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005f18:	1a9a      	subs	r2, r3, r2
 8005f1a:	eba3 0901 	sub.w	r9, r3, r1
 8005f1e:	4591      	cmp	r9, r2
 8005f20:	bfa8      	it	ge
 8005f22:	4691      	movge	r9, r2
 8005f24:	f1b9 0f00 	cmp.w	r9, #0
 8005f28:	dc35      	bgt.n	8005f96 <_printf_float+0x3ae>
 8005f2a:	f04f 0800 	mov.w	r8, #0
 8005f2e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005f32:	f104 0a1a 	add.w	sl, r4, #26
 8005f36:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005f3a:	1a9b      	subs	r3, r3, r2
 8005f3c:	eba3 0309 	sub.w	r3, r3, r9
 8005f40:	4543      	cmp	r3, r8
 8005f42:	f77f af79 	ble.w	8005e38 <_printf_float+0x250>
 8005f46:	2301      	movs	r3, #1
 8005f48:	4652      	mov	r2, sl
 8005f4a:	4631      	mov	r1, r6
 8005f4c:	4628      	mov	r0, r5
 8005f4e:	47b8      	blx	r7
 8005f50:	3001      	adds	r0, #1
 8005f52:	f43f aeaa 	beq.w	8005caa <_printf_float+0xc2>
 8005f56:	f108 0801 	add.w	r8, r8, #1
 8005f5a:	e7ec      	b.n	8005f36 <_printf_float+0x34e>
 8005f5c:	4613      	mov	r3, r2
 8005f5e:	4631      	mov	r1, r6
 8005f60:	4642      	mov	r2, r8
 8005f62:	4628      	mov	r0, r5
 8005f64:	47b8      	blx	r7
 8005f66:	3001      	adds	r0, #1
 8005f68:	d1c0      	bne.n	8005eec <_printf_float+0x304>
 8005f6a:	e69e      	b.n	8005caa <_printf_float+0xc2>
 8005f6c:	2301      	movs	r3, #1
 8005f6e:	4631      	mov	r1, r6
 8005f70:	4628      	mov	r0, r5
 8005f72:	9205      	str	r2, [sp, #20]
 8005f74:	47b8      	blx	r7
 8005f76:	3001      	adds	r0, #1
 8005f78:	f43f ae97 	beq.w	8005caa <_printf_float+0xc2>
 8005f7c:	9a05      	ldr	r2, [sp, #20]
 8005f7e:	f10b 0b01 	add.w	fp, fp, #1
 8005f82:	e7b9      	b.n	8005ef8 <_printf_float+0x310>
 8005f84:	ee18 3a10 	vmov	r3, s16
 8005f88:	4652      	mov	r2, sl
 8005f8a:	4631      	mov	r1, r6
 8005f8c:	4628      	mov	r0, r5
 8005f8e:	47b8      	blx	r7
 8005f90:	3001      	adds	r0, #1
 8005f92:	d1be      	bne.n	8005f12 <_printf_float+0x32a>
 8005f94:	e689      	b.n	8005caa <_printf_float+0xc2>
 8005f96:	9a05      	ldr	r2, [sp, #20]
 8005f98:	464b      	mov	r3, r9
 8005f9a:	4442      	add	r2, r8
 8005f9c:	4631      	mov	r1, r6
 8005f9e:	4628      	mov	r0, r5
 8005fa0:	47b8      	blx	r7
 8005fa2:	3001      	adds	r0, #1
 8005fa4:	d1c1      	bne.n	8005f2a <_printf_float+0x342>
 8005fa6:	e680      	b.n	8005caa <_printf_float+0xc2>
 8005fa8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005faa:	2a01      	cmp	r2, #1
 8005fac:	dc01      	bgt.n	8005fb2 <_printf_float+0x3ca>
 8005fae:	07db      	lsls	r3, r3, #31
 8005fb0:	d538      	bpl.n	8006024 <_printf_float+0x43c>
 8005fb2:	2301      	movs	r3, #1
 8005fb4:	4642      	mov	r2, r8
 8005fb6:	4631      	mov	r1, r6
 8005fb8:	4628      	mov	r0, r5
 8005fba:	47b8      	blx	r7
 8005fbc:	3001      	adds	r0, #1
 8005fbe:	f43f ae74 	beq.w	8005caa <_printf_float+0xc2>
 8005fc2:	ee18 3a10 	vmov	r3, s16
 8005fc6:	4652      	mov	r2, sl
 8005fc8:	4631      	mov	r1, r6
 8005fca:	4628      	mov	r0, r5
 8005fcc:	47b8      	blx	r7
 8005fce:	3001      	adds	r0, #1
 8005fd0:	f43f ae6b 	beq.w	8005caa <_printf_float+0xc2>
 8005fd4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005fd8:	2200      	movs	r2, #0
 8005fda:	2300      	movs	r3, #0
 8005fdc:	f7fa fd7c 	bl	8000ad8 <__aeabi_dcmpeq>
 8005fe0:	b9d8      	cbnz	r0, 800601a <_printf_float+0x432>
 8005fe2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005fe4:	f108 0201 	add.w	r2, r8, #1
 8005fe8:	3b01      	subs	r3, #1
 8005fea:	4631      	mov	r1, r6
 8005fec:	4628      	mov	r0, r5
 8005fee:	47b8      	blx	r7
 8005ff0:	3001      	adds	r0, #1
 8005ff2:	d10e      	bne.n	8006012 <_printf_float+0x42a>
 8005ff4:	e659      	b.n	8005caa <_printf_float+0xc2>
 8005ff6:	2301      	movs	r3, #1
 8005ff8:	4652      	mov	r2, sl
 8005ffa:	4631      	mov	r1, r6
 8005ffc:	4628      	mov	r0, r5
 8005ffe:	47b8      	blx	r7
 8006000:	3001      	adds	r0, #1
 8006002:	f43f ae52 	beq.w	8005caa <_printf_float+0xc2>
 8006006:	f108 0801 	add.w	r8, r8, #1
 800600a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800600c:	3b01      	subs	r3, #1
 800600e:	4543      	cmp	r3, r8
 8006010:	dcf1      	bgt.n	8005ff6 <_printf_float+0x40e>
 8006012:	464b      	mov	r3, r9
 8006014:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006018:	e6dc      	b.n	8005dd4 <_printf_float+0x1ec>
 800601a:	f04f 0800 	mov.w	r8, #0
 800601e:	f104 0a1a 	add.w	sl, r4, #26
 8006022:	e7f2      	b.n	800600a <_printf_float+0x422>
 8006024:	2301      	movs	r3, #1
 8006026:	4642      	mov	r2, r8
 8006028:	e7df      	b.n	8005fea <_printf_float+0x402>
 800602a:	2301      	movs	r3, #1
 800602c:	464a      	mov	r2, r9
 800602e:	4631      	mov	r1, r6
 8006030:	4628      	mov	r0, r5
 8006032:	47b8      	blx	r7
 8006034:	3001      	adds	r0, #1
 8006036:	f43f ae38 	beq.w	8005caa <_printf_float+0xc2>
 800603a:	f108 0801 	add.w	r8, r8, #1
 800603e:	68e3      	ldr	r3, [r4, #12]
 8006040:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006042:	1a5b      	subs	r3, r3, r1
 8006044:	4543      	cmp	r3, r8
 8006046:	dcf0      	bgt.n	800602a <_printf_float+0x442>
 8006048:	e6fa      	b.n	8005e40 <_printf_float+0x258>
 800604a:	f04f 0800 	mov.w	r8, #0
 800604e:	f104 0919 	add.w	r9, r4, #25
 8006052:	e7f4      	b.n	800603e <_printf_float+0x456>

08006054 <_printf_common>:
 8006054:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006058:	4616      	mov	r6, r2
 800605a:	4699      	mov	r9, r3
 800605c:	688a      	ldr	r2, [r1, #8]
 800605e:	690b      	ldr	r3, [r1, #16]
 8006060:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006064:	4293      	cmp	r3, r2
 8006066:	bfb8      	it	lt
 8006068:	4613      	movlt	r3, r2
 800606a:	6033      	str	r3, [r6, #0]
 800606c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006070:	4607      	mov	r7, r0
 8006072:	460c      	mov	r4, r1
 8006074:	b10a      	cbz	r2, 800607a <_printf_common+0x26>
 8006076:	3301      	adds	r3, #1
 8006078:	6033      	str	r3, [r6, #0]
 800607a:	6823      	ldr	r3, [r4, #0]
 800607c:	0699      	lsls	r1, r3, #26
 800607e:	bf42      	ittt	mi
 8006080:	6833      	ldrmi	r3, [r6, #0]
 8006082:	3302      	addmi	r3, #2
 8006084:	6033      	strmi	r3, [r6, #0]
 8006086:	6825      	ldr	r5, [r4, #0]
 8006088:	f015 0506 	ands.w	r5, r5, #6
 800608c:	d106      	bne.n	800609c <_printf_common+0x48>
 800608e:	f104 0a19 	add.w	sl, r4, #25
 8006092:	68e3      	ldr	r3, [r4, #12]
 8006094:	6832      	ldr	r2, [r6, #0]
 8006096:	1a9b      	subs	r3, r3, r2
 8006098:	42ab      	cmp	r3, r5
 800609a:	dc26      	bgt.n	80060ea <_printf_common+0x96>
 800609c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80060a0:	1e13      	subs	r3, r2, #0
 80060a2:	6822      	ldr	r2, [r4, #0]
 80060a4:	bf18      	it	ne
 80060a6:	2301      	movne	r3, #1
 80060a8:	0692      	lsls	r2, r2, #26
 80060aa:	d42b      	bmi.n	8006104 <_printf_common+0xb0>
 80060ac:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80060b0:	4649      	mov	r1, r9
 80060b2:	4638      	mov	r0, r7
 80060b4:	47c0      	blx	r8
 80060b6:	3001      	adds	r0, #1
 80060b8:	d01e      	beq.n	80060f8 <_printf_common+0xa4>
 80060ba:	6823      	ldr	r3, [r4, #0]
 80060bc:	68e5      	ldr	r5, [r4, #12]
 80060be:	6832      	ldr	r2, [r6, #0]
 80060c0:	f003 0306 	and.w	r3, r3, #6
 80060c4:	2b04      	cmp	r3, #4
 80060c6:	bf08      	it	eq
 80060c8:	1aad      	subeq	r5, r5, r2
 80060ca:	68a3      	ldr	r3, [r4, #8]
 80060cc:	6922      	ldr	r2, [r4, #16]
 80060ce:	bf0c      	ite	eq
 80060d0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80060d4:	2500      	movne	r5, #0
 80060d6:	4293      	cmp	r3, r2
 80060d8:	bfc4      	itt	gt
 80060da:	1a9b      	subgt	r3, r3, r2
 80060dc:	18ed      	addgt	r5, r5, r3
 80060de:	2600      	movs	r6, #0
 80060e0:	341a      	adds	r4, #26
 80060e2:	42b5      	cmp	r5, r6
 80060e4:	d11a      	bne.n	800611c <_printf_common+0xc8>
 80060e6:	2000      	movs	r0, #0
 80060e8:	e008      	b.n	80060fc <_printf_common+0xa8>
 80060ea:	2301      	movs	r3, #1
 80060ec:	4652      	mov	r2, sl
 80060ee:	4649      	mov	r1, r9
 80060f0:	4638      	mov	r0, r7
 80060f2:	47c0      	blx	r8
 80060f4:	3001      	adds	r0, #1
 80060f6:	d103      	bne.n	8006100 <_printf_common+0xac>
 80060f8:	f04f 30ff 	mov.w	r0, #4294967295
 80060fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006100:	3501      	adds	r5, #1
 8006102:	e7c6      	b.n	8006092 <_printf_common+0x3e>
 8006104:	18e1      	adds	r1, r4, r3
 8006106:	1c5a      	adds	r2, r3, #1
 8006108:	2030      	movs	r0, #48	; 0x30
 800610a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800610e:	4422      	add	r2, r4
 8006110:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006114:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006118:	3302      	adds	r3, #2
 800611a:	e7c7      	b.n	80060ac <_printf_common+0x58>
 800611c:	2301      	movs	r3, #1
 800611e:	4622      	mov	r2, r4
 8006120:	4649      	mov	r1, r9
 8006122:	4638      	mov	r0, r7
 8006124:	47c0      	blx	r8
 8006126:	3001      	adds	r0, #1
 8006128:	d0e6      	beq.n	80060f8 <_printf_common+0xa4>
 800612a:	3601      	adds	r6, #1
 800612c:	e7d9      	b.n	80060e2 <_printf_common+0x8e>
	...

08006130 <_printf_i>:
 8006130:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006134:	7e0f      	ldrb	r7, [r1, #24]
 8006136:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006138:	2f78      	cmp	r7, #120	; 0x78
 800613a:	4691      	mov	r9, r2
 800613c:	4680      	mov	r8, r0
 800613e:	460c      	mov	r4, r1
 8006140:	469a      	mov	sl, r3
 8006142:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006146:	d807      	bhi.n	8006158 <_printf_i+0x28>
 8006148:	2f62      	cmp	r7, #98	; 0x62
 800614a:	d80a      	bhi.n	8006162 <_printf_i+0x32>
 800614c:	2f00      	cmp	r7, #0
 800614e:	f000 80d8 	beq.w	8006302 <_printf_i+0x1d2>
 8006152:	2f58      	cmp	r7, #88	; 0x58
 8006154:	f000 80a3 	beq.w	800629e <_printf_i+0x16e>
 8006158:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800615c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006160:	e03a      	b.n	80061d8 <_printf_i+0xa8>
 8006162:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006166:	2b15      	cmp	r3, #21
 8006168:	d8f6      	bhi.n	8006158 <_printf_i+0x28>
 800616a:	a101      	add	r1, pc, #4	; (adr r1, 8006170 <_printf_i+0x40>)
 800616c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006170:	080061c9 	.word	0x080061c9
 8006174:	080061dd 	.word	0x080061dd
 8006178:	08006159 	.word	0x08006159
 800617c:	08006159 	.word	0x08006159
 8006180:	08006159 	.word	0x08006159
 8006184:	08006159 	.word	0x08006159
 8006188:	080061dd 	.word	0x080061dd
 800618c:	08006159 	.word	0x08006159
 8006190:	08006159 	.word	0x08006159
 8006194:	08006159 	.word	0x08006159
 8006198:	08006159 	.word	0x08006159
 800619c:	080062e9 	.word	0x080062e9
 80061a0:	0800620d 	.word	0x0800620d
 80061a4:	080062cb 	.word	0x080062cb
 80061a8:	08006159 	.word	0x08006159
 80061ac:	08006159 	.word	0x08006159
 80061b0:	0800630b 	.word	0x0800630b
 80061b4:	08006159 	.word	0x08006159
 80061b8:	0800620d 	.word	0x0800620d
 80061bc:	08006159 	.word	0x08006159
 80061c0:	08006159 	.word	0x08006159
 80061c4:	080062d3 	.word	0x080062d3
 80061c8:	682b      	ldr	r3, [r5, #0]
 80061ca:	1d1a      	adds	r2, r3, #4
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	602a      	str	r2, [r5, #0]
 80061d0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80061d4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80061d8:	2301      	movs	r3, #1
 80061da:	e0a3      	b.n	8006324 <_printf_i+0x1f4>
 80061dc:	6820      	ldr	r0, [r4, #0]
 80061de:	6829      	ldr	r1, [r5, #0]
 80061e0:	0606      	lsls	r6, r0, #24
 80061e2:	f101 0304 	add.w	r3, r1, #4
 80061e6:	d50a      	bpl.n	80061fe <_printf_i+0xce>
 80061e8:	680e      	ldr	r6, [r1, #0]
 80061ea:	602b      	str	r3, [r5, #0]
 80061ec:	2e00      	cmp	r6, #0
 80061ee:	da03      	bge.n	80061f8 <_printf_i+0xc8>
 80061f0:	232d      	movs	r3, #45	; 0x2d
 80061f2:	4276      	negs	r6, r6
 80061f4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80061f8:	485e      	ldr	r0, [pc, #376]	; (8006374 <_printf_i+0x244>)
 80061fa:	230a      	movs	r3, #10
 80061fc:	e019      	b.n	8006232 <_printf_i+0x102>
 80061fe:	680e      	ldr	r6, [r1, #0]
 8006200:	602b      	str	r3, [r5, #0]
 8006202:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006206:	bf18      	it	ne
 8006208:	b236      	sxthne	r6, r6
 800620a:	e7ef      	b.n	80061ec <_printf_i+0xbc>
 800620c:	682b      	ldr	r3, [r5, #0]
 800620e:	6820      	ldr	r0, [r4, #0]
 8006210:	1d19      	adds	r1, r3, #4
 8006212:	6029      	str	r1, [r5, #0]
 8006214:	0601      	lsls	r1, r0, #24
 8006216:	d501      	bpl.n	800621c <_printf_i+0xec>
 8006218:	681e      	ldr	r6, [r3, #0]
 800621a:	e002      	b.n	8006222 <_printf_i+0xf2>
 800621c:	0646      	lsls	r6, r0, #25
 800621e:	d5fb      	bpl.n	8006218 <_printf_i+0xe8>
 8006220:	881e      	ldrh	r6, [r3, #0]
 8006222:	4854      	ldr	r0, [pc, #336]	; (8006374 <_printf_i+0x244>)
 8006224:	2f6f      	cmp	r7, #111	; 0x6f
 8006226:	bf0c      	ite	eq
 8006228:	2308      	moveq	r3, #8
 800622a:	230a      	movne	r3, #10
 800622c:	2100      	movs	r1, #0
 800622e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006232:	6865      	ldr	r5, [r4, #4]
 8006234:	60a5      	str	r5, [r4, #8]
 8006236:	2d00      	cmp	r5, #0
 8006238:	bfa2      	ittt	ge
 800623a:	6821      	ldrge	r1, [r4, #0]
 800623c:	f021 0104 	bicge.w	r1, r1, #4
 8006240:	6021      	strge	r1, [r4, #0]
 8006242:	b90e      	cbnz	r6, 8006248 <_printf_i+0x118>
 8006244:	2d00      	cmp	r5, #0
 8006246:	d04d      	beq.n	80062e4 <_printf_i+0x1b4>
 8006248:	4615      	mov	r5, r2
 800624a:	fbb6 f1f3 	udiv	r1, r6, r3
 800624e:	fb03 6711 	mls	r7, r3, r1, r6
 8006252:	5dc7      	ldrb	r7, [r0, r7]
 8006254:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006258:	4637      	mov	r7, r6
 800625a:	42bb      	cmp	r3, r7
 800625c:	460e      	mov	r6, r1
 800625e:	d9f4      	bls.n	800624a <_printf_i+0x11a>
 8006260:	2b08      	cmp	r3, #8
 8006262:	d10b      	bne.n	800627c <_printf_i+0x14c>
 8006264:	6823      	ldr	r3, [r4, #0]
 8006266:	07de      	lsls	r6, r3, #31
 8006268:	d508      	bpl.n	800627c <_printf_i+0x14c>
 800626a:	6923      	ldr	r3, [r4, #16]
 800626c:	6861      	ldr	r1, [r4, #4]
 800626e:	4299      	cmp	r1, r3
 8006270:	bfde      	ittt	le
 8006272:	2330      	movle	r3, #48	; 0x30
 8006274:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006278:	f105 35ff 	addle.w	r5, r5, #4294967295
 800627c:	1b52      	subs	r2, r2, r5
 800627e:	6122      	str	r2, [r4, #16]
 8006280:	f8cd a000 	str.w	sl, [sp]
 8006284:	464b      	mov	r3, r9
 8006286:	aa03      	add	r2, sp, #12
 8006288:	4621      	mov	r1, r4
 800628a:	4640      	mov	r0, r8
 800628c:	f7ff fee2 	bl	8006054 <_printf_common>
 8006290:	3001      	adds	r0, #1
 8006292:	d14c      	bne.n	800632e <_printf_i+0x1fe>
 8006294:	f04f 30ff 	mov.w	r0, #4294967295
 8006298:	b004      	add	sp, #16
 800629a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800629e:	4835      	ldr	r0, [pc, #212]	; (8006374 <_printf_i+0x244>)
 80062a0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80062a4:	6829      	ldr	r1, [r5, #0]
 80062a6:	6823      	ldr	r3, [r4, #0]
 80062a8:	f851 6b04 	ldr.w	r6, [r1], #4
 80062ac:	6029      	str	r1, [r5, #0]
 80062ae:	061d      	lsls	r5, r3, #24
 80062b0:	d514      	bpl.n	80062dc <_printf_i+0x1ac>
 80062b2:	07df      	lsls	r7, r3, #31
 80062b4:	bf44      	itt	mi
 80062b6:	f043 0320 	orrmi.w	r3, r3, #32
 80062ba:	6023      	strmi	r3, [r4, #0]
 80062bc:	b91e      	cbnz	r6, 80062c6 <_printf_i+0x196>
 80062be:	6823      	ldr	r3, [r4, #0]
 80062c0:	f023 0320 	bic.w	r3, r3, #32
 80062c4:	6023      	str	r3, [r4, #0]
 80062c6:	2310      	movs	r3, #16
 80062c8:	e7b0      	b.n	800622c <_printf_i+0xfc>
 80062ca:	6823      	ldr	r3, [r4, #0]
 80062cc:	f043 0320 	orr.w	r3, r3, #32
 80062d0:	6023      	str	r3, [r4, #0]
 80062d2:	2378      	movs	r3, #120	; 0x78
 80062d4:	4828      	ldr	r0, [pc, #160]	; (8006378 <_printf_i+0x248>)
 80062d6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80062da:	e7e3      	b.n	80062a4 <_printf_i+0x174>
 80062dc:	0659      	lsls	r1, r3, #25
 80062de:	bf48      	it	mi
 80062e0:	b2b6      	uxthmi	r6, r6
 80062e2:	e7e6      	b.n	80062b2 <_printf_i+0x182>
 80062e4:	4615      	mov	r5, r2
 80062e6:	e7bb      	b.n	8006260 <_printf_i+0x130>
 80062e8:	682b      	ldr	r3, [r5, #0]
 80062ea:	6826      	ldr	r6, [r4, #0]
 80062ec:	6961      	ldr	r1, [r4, #20]
 80062ee:	1d18      	adds	r0, r3, #4
 80062f0:	6028      	str	r0, [r5, #0]
 80062f2:	0635      	lsls	r5, r6, #24
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	d501      	bpl.n	80062fc <_printf_i+0x1cc>
 80062f8:	6019      	str	r1, [r3, #0]
 80062fa:	e002      	b.n	8006302 <_printf_i+0x1d2>
 80062fc:	0670      	lsls	r0, r6, #25
 80062fe:	d5fb      	bpl.n	80062f8 <_printf_i+0x1c8>
 8006300:	8019      	strh	r1, [r3, #0]
 8006302:	2300      	movs	r3, #0
 8006304:	6123      	str	r3, [r4, #16]
 8006306:	4615      	mov	r5, r2
 8006308:	e7ba      	b.n	8006280 <_printf_i+0x150>
 800630a:	682b      	ldr	r3, [r5, #0]
 800630c:	1d1a      	adds	r2, r3, #4
 800630e:	602a      	str	r2, [r5, #0]
 8006310:	681d      	ldr	r5, [r3, #0]
 8006312:	6862      	ldr	r2, [r4, #4]
 8006314:	2100      	movs	r1, #0
 8006316:	4628      	mov	r0, r5
 8006318:	f7f9 ff6a 	bl	80001f0 <memchr>
 800631c:	b108      	cbz	r0, 8006322 <_printf_i+0x1f2>
 800631e:	1b40      	subs	r0, r0, r5
 8006320:	6060      	str	r0, [r4, #4]
 8006322:	6863      	ldr	r3, [r4, #4]
 8006324:	6123      	str	r3, [r4, #16]
 8006326:	2300      	movs	r3, #0
 8006328:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800632c:	e7a8      	b.n	8006280 <_printf_i+0x150>
 800632e:	6923      	ldr	r3, [r4, #16]
 8006330:	462a      	mov	r2, r5
 8006332:	4649      	mov	r1, r9
 8006334:	4640      	mov	r0, r8
 8006336:	47d0      	blx	sl
 8006338:	3001      	adds	r0, #1
 800633a:	d0ab      	beq.n	8006294 <_printf_i+0x164>
 800633c:	6823      	ldr	r3, [r4, #0]
 800633e:	079b      	lsls	r3, r3, #30
 8006340:	d413      	bmi.n	800636a <_printf_i+0x23a>
 8006342:	68e0      	ldr	r0, [r4, #12]
 8006344:	9b03      	ldr	r3, [sp, #12]
 8006346:	4298      	cmp	r0, r3
 8006348:	bfb8      	it	lt
 800634a:	4618      	movlt	r0, r3
 800634c:	e7a4      	b.n	8006298 <_printf_i+0x168>
 800634e:	2301      	movs	r3, #1
 8006350:	4632      	mov	r2, r6
 8006352:	4649      	mov	r1, r9
 8006354:	4640      	mov	r0, r8
 8006356:	47d0      	blx	sl
 8006358:	3001      	adds	r0, #1
 800635a:	d09b      	beq.n	8006294 <_printf_i+0x164>
 800635c:	3501      	adds	r5, #1
 800635e:	68e3      	ldr	r3, [r4, #12]
 8006360:	9903      	ldr	r1, [sp, #12]
 8006362:	1a5b      	subs	r3, r3, r1
 8006364:	42ab      	cmp	r3, r5
 8006366:	dcf2      	bgt.n	800634e <_printf_i+0x21e>
 8006368:	e7eb      	b.n	8006342 <_printf_i+0x212>
 800636a:	2500      	movs	r5, #0
 800636c:	f104 0619 	add.w	r6, r4, #25
 8006370:	e7f5      	b.n	800635e <_printf_i+0x22e>
 8006372:	bf00      	nop
 8006374:	08008566 	.word	0x08008566
 8006378:	08008577 	.word	0x08008577

0800637c <iprintf>:
 800637c:	b40f      	push	{r0, r1, r2, r3}
 800637e:	4b0a      	ldr	r3, [pc, #40]	; (80063a8 <iprintf+0x2c>)
 8006380:	b513      	push	{r0, r1, r4, lr}
 8006382:	681c      	ldr	r4, [r3, #0]
 8006384:	b124      	cbz	r4, 8006390 <iprintf+0x14>
 8006386:	69a3      	ldr	r3, [r4, #24]
 8006388:	b913      	cbnz	r3, 8006390 <iprintf+0x14>
 800638a:	4620      	mov	r0, r4
 800638c:	f000 fee2 	bl	8007154 <__sinit>
 8006390:	ab05      	add	r3, sp, #20
 8006392:	9a04      	ldr	r2, [sp, #16]
 8006394:	68a1      	ldr	r1, [r4, #8]
 8006396:	9301      	str	r3, [sp, #4]
 8006398:	4620      	mov	r0, r4
 800639a:	f001 fc3b 	bl	8007c14 <_vfiprintf_r>
 800639e:	b002      	add	sp, #8
 80063a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80063a4:	b004      	add	sp, #16
 80063a6:	4770      	bx	lr
 80063a8:	20000024 	.word	0x20000024

080063ac <quorem>:
 80063ac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063b0:	6903      	ldr	r3, [r0, #16]
 80063b2:	690c      	ldr	r4, [r1, #16]
 80063b4:	42a3      	cmp	r3, r4
 80063b6:	4607      	mov	r7, r0
 80063b8:	f2c0 8081 	blt.w	80064be <quorem+0x112>
 80063bc:	3c01      	subs	r4, #1
 80063be:	f101 0814 	add.w	r8, r1, #20
 80063c2:	f100 0514 	add.w	r5, r0, #20
 80063c6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80063ca:	9301      	str	r3, [sp, #4]
 80063cc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80063d0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80063d4:	3301      	adds	r3, #1
 80063d6:	429a      	cmp	r2, r3
 80063d8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80063dc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80063e0:	fbb2 f6f3 	udiv	r6, r2, r3
 80063e4:	d331      	bcc.n	800644a <quorem+0x9e>
 80063e6:	f04f 0e00 	mov.w	lr, #0
 80063ea:	4640      	mov	r0, r8
 80063ec:	46ac      	mov	ip, r5
 80063ee:	46f2      	mov	sl, lr
 80063f0:	f850 2b04 	ldr.w	r2, [r0], #4
 80063f4:	b293      	uxth	r3, r2
 80063f6:	fb06 e303 	mla	r3, r6, r3, lr
 80063fa:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80063fe:	b29b      	uxth	r3, r3
 8006400:	ebaa 0303 	sub.w	r3, sl, r3
 8006404:	f8dc a000 	ldr.w	sl, [ip]
 8006408:	0c12      	lsrs	r2, r2, #16
 800640a:	fa13 f38a 	uxtah	r3, r3, sl
 800640e:	fb06 e202 	mla	r2, r6, r2, lr
 8006412:	9300      	str	r3, [sp, #0]
 8006414:	9b00      	ldr	r3, [sp, #0]
 8006416:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800641a:	b292      	uxth	r2, r2
 800641c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8006420:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006424:	f8bd 3000 	ldrh.w	r3, [sp]
 8006428:	4581      	cmp	r9, r0
 800642a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800642e:	f84c 3b04 	str.w	r3, [ip], #4
 8006432:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006436:	d2db      	bcs.n	80063f0 <quorem+0x44>
 8006438:	f855 300b 	ldr.w	r3, [r5, fp]
 800643c:	b92b      	cbnz	r3, 800644a <quorem+0x9e>
 800643e:	9b01      	ldr	r3, [sp, #4]
 8006440:	3b04      	subs	r3, #4
 8006442:	429d      	cmp	r5, r3
 8006444:	461a      	mov	r2, r3
 8006446:	d32e      	bcc.n	80064a6 <quorem+0xfa>
 8006448:	613c      	str	r4, [r7, #16]
 800644a:	4638      	mov	r0, r7
 800644c:	f001 f9c0 	bl	80077d0 <__mcmp>
 8006450:	2800      	cmp	r0, #0
 8006452:	db24      	blt.n	800649e <quorem+0xf2>
 8006454:	3601      	adds	r6, #1
 8006456:	4628      	mov	r0, r5
 8006458:	f04f 0c00 	mov.w	ip, #0
 800645c:	f858 2b04 	ldr.w	r2, [r8], #4
 8006460:	f8d0 e000 	ldr.w	lr, [r0]
 8006464:	b293      	uxth	r3, r2
 8006466:	ebac 0303 	sub.w	r3, ip, r3
 800646a:	0c12      	lsrs	r2, r2, #16
 800646c:	fa13 f38e 	uxtah	r3, r3, lr
 8006470:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8006474:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006478:	b29b      	uxth	r3, r3
 800647a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800647e:	45c1      	cmp	r9, r8
 8006480:	f840 3b04 	str.w	r3, [r0], #4
 8006484:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8006488:	d2e8      	bcs.n	800645c <quorem+0xb0>
 800648a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800648e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006492:	b922      	cbnz	r2, 800649e <quorem+0xf2>
 8006494:	3b04      	subs	r3, #4
 8006496:	429d      	cmp	r5, r3
 8006498:	461a      	mov	r2, r3
 800649a:	d30a      	bcc.n	80064b2 <quorem+0x106>
 800649c:	613c      	str	r4, [r7, #16]
 800649e:	4630      	mov	r0, r6
 80064a0:	b003      	add	sp, #12
 80064a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80064a6:	6812      	ldr	r2, [r2, #0]
 80064a8:	3b04      	subs	r3, #4
 80064aa:	2a00      	cmp	r2, #0
 80064ac:	d1cc      	bne.n	8006448 <quorem+0x9c>
 80064ae:	3c01      	subs	r4, #1
 80064b0:	e7c7      	b.n	8006442 <quorem+0x96>
 80064b2:	6812      	ldr	r2, [r2, #0]
 80064b4:	3b04      	subs	r3, #4
 80064b6:	2a00      	cmp	r2, #0
 80064b8:	d1f0      	bne.n	800649c <quorem+0xf0>
 80064ba:	3c01      	subs	r4, #1
 80064bc:	e7eb      	b.n	8006496 <quorem+0xea>
 80064be:	2000      	movs	r0, #0
 80064c0:	e7ee      	b.n	80064a0 <quorem+0xf4>
 80064c2:	0000      	movs	r0, r0
 80064c4:	0000      	movs	r0, r0
	...

080064c8 <_dtoa_r>:
 80064c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80064cc:	ed2d 8b04 	vpush	{d8-d9}
 80064d0:	ec57 6b10 	vmov	r6, r7, d0
 80064d4:	b093      	sub	sp, #76	; 0x4c
 80064d6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80064d8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80064dc:	9106      	str	r1, [sp, #24]
 80064de:	ee10 aa10 	vmov	sl, s0
 80064e2:	4604      	mov	r4, r0
 80064e4:	9209      	str	r2, [sp, #36]	; 0x24
 80064e6:	930c      	str	r3, [sp, #48]	; 0x30
 80064e8:	46bb      	mov	fp, r7
 80064ea:	b975      	cbnz	r5, 800650a <_dtoa_r+0x42>
 80064ec:	2010      	movs	r0, #16
 80064ee:	f000 fed7 	bl	80072a0 <malloc>
 80064f2:	4602      	mov	r2, r0
 80064f4:	6260      	str	r0, [r4, #36]	; 0x24
 80064f6:	b920      	cbnz	r0, 8006502 <_dtoa_r+0x3a>
 80064f8:	4ba7      	ldr	r3, [pc, #668]	; (8006798 <_dtoa_r+0x2d0>)
 80064fa:	21ea      	movs	r1, #234	; 0xea
 80064fc:	48a7      	ldr	r0, [pc, #668]	; (800679c <_dtoa_r+0x2d4>)
 80064fe:	f001 fddf 	bl	80080c0 <__assert_func>
 8006502:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006506:	6005      	str	r5, [r0, #0]
 8006508:	60c5      	str	r5, [r0, #12]
 800650a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800650c:	6819      	ldr	r1, [r3, #0]
 800650e:	b151      	cbz	r1, 8006526 <_dtoa_r+0x5e>
 8006510:	685a      	ldr	r2, [r3, #4]
 8006512:	604a      	str	r2, [r1, #4]
 8006514:	2301      	movs	r3, #1
 8006516:	4093      	lsls	r3, r2
 8006518:	608b      	str	r3, [r1, #8]
 800651a:	4620      	mov	r0, r4
 800651c:	f000 ff16 	bl	800734c <_Bfree>
 8006520:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006522:	2200      	movs	r2, #0
 8006524:	601a      	str	r2, [r3, #0]
 8006526:	1e3b      	subs	r3, r7, #0
 8006528:	bfaa      	itet	ge
 800652a:	2300      	movge	r3, #0
 800652c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8006530:	f8c8 3000 	strge.w	r3, [r8]
 8006534:	4b9a      	ldr	r3, [pc, #616]	; (80067a0 <_dtoa_r+0x2d8>)
 8006536:	bfbc      	itt	lt
 8006538:	2201      	movlt	r2, #1
 800653a:	f8c8 2000 	strlt.w	r2, [r8]
 800653e:	ea33 030b 	bics.w	r3, r3, fp
 8006542:	d11b      	bne.n	800657c <_dtoa_r+0xb4>
 8006544:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006546:	f242 730f 	movw	r3, #9999	; 0x270f
 800654a:	6013      	str	r3, [r2, #0]
 800654c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006550:	4333      	orrs	r3, r6
 8006552:	f000 8592 	beq.w	800707a <_dtoa_r+0xbb2>
 8006556:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006558:	b963      	cbnz	r3, 8006574 <_dtoa_r+0xac>
 800655a:	4b92      	ldr	r3, [pc, #584]	; (80067a4 <_dtoa_r+0x2dc>)
 800655c:	e022      	b.n	80065a4 <_dtoa_r+0xdc>
 800655e:	4b92      	ldr	r3, [pc, #584]	; (80067a8 <_dtoa_r+0x2e0>)
 8006560:	9301      	str	r3, [sp, #4]
 8006562:	3308      	adds	r3, #8
 8006564:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006566:	6013      	str	r3, [r2, #0]
 8006568:	9801      	ldr	r0, [sp, #4]
 800656a:	b013      	add	sp, #76	; 0x4c
 800656c:	ecbd 8b04 	vpop	{d8-d9}
 8006570:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006574:	4b8b      	ldr	r3, [pc, #556]	; (80067a4 <_dtoa_r+0x2dc>)
 8006576:	9301      	str	r3, [sp, #4]
 8006578:	3303      	adds	r3, #3
 800657a:	e7f3      	b.n	8006564 <_dtoa_r+0x9c>
 800657c:	2200      	movs	r2, #0
 800657e:	2300      	movs	r3, #0
 8006580:	4650      	mov	r0, sl
 8006582:	4659      	mov	r1, fp
 8006584:	f7fa faa8 	bl	8000ad8 <__aeabi_dcmpeq>
 8006588:	ec4b ab19 	vmov	d9, sl, fp
 800658c:	4680      	mov	r8, r0
 800658e:	b158      	cbz	r0, 80065a8 <_dtoa_r+0xe0>
 8006590:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006592:	2301      	movs	r3, #1
 8006594:	6013      	str	r3, [r2, #0]
 8006596:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006598:	2b00      	cmp	r3, #0
 800659a:	f000 856b 	beq.w	8007074 <_dtoa_r+0xbac>
 800659e:	4883      	ldr	r0, [pc, #524]	; (80067ac <_dtoa_r+0x2e4>)
 80065a0:	6018      	str	r0, [r3, #0]
 80065a2:	1e43      	subs	r3, r0, #1
 80065a4:	9301      	str	r3, [sp, #4]
 80065a6:	e7df      	b.n	8006568 <_dtoa_r+0xa0>
 80065a8:	ec4b ab10 	vmov	d0, sl, fp
 80065ac:	aa10      	add	r2, sp, #64	; 0x40
 80065ae:	a911      	add	r1, sp, #68	; 0x44
 80065b0:	4620      	mov	r0, r4
 80065b2:	f001 f9b3 	bl	800791c <__d2b>
 80065b6:	f3cb 550a 	ubfx	r5, fp, #20, #11
 80065ba:	ee08 0a10 	vmov	s16, r0
 80065be:	2d00      	cmp	r5, #0
 80065c0:	f000 8084 	beq.w	80066cc <_dtoa_r+0x204>
 80065c4:	ee19 3a90 	vmov	r3, s19
 80065c8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80065cc:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80065d0:	4656      	mov	r6, sl
 80065d2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80065d6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80065da:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 80065de:	4b74      	ldr	r3, [pc, #464]	; (80067b0 <_dtoa_r+0x2e8>)
 80065e0:	2200      	movs	r2, #0
 80065e2:	4630      	mov	r0, r6
 80065e4:	4639      	mov	r1, r7
 80065e6:	f7f9 fe57 	bl	8000298 <__aeabi_dsub>
 80065ea:	a365      	add	r3, pc, #404	; (adr r3, 8006780 <_dtoa_r+0x2b8>)
 80065ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065f0:	f7fa f80a 	bl	8000608 <__aeabi_dmul>
 80065f4:	a364      	add	r3, pc, #400	; (adr r3, 8006788 <_dtoa_r+0x2c0>)
 80065f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065fa:	f7f9 fe4f 	bl	800029c <__adddf3>
 80065fe:	4606      	mov	r6, r0
 8006600:	4628      	mov	r0, r5
 8006602:	460f      	mov	r7, r1
 8006604:	f7f9 ff96 	bl	8000534 <__aeabi_i2d>
 8006608:	a361      	add	r3, pc, #388	; (adr r3, 8006790 <_dtoa_r+0x2c8>)
 800660a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800660e:	f7f9 fffb 	bl	8000608 <__aeabi_dmul>
 8006612:	4602      	mov	r2, r0
 8006614:	460b      	mov	r3, r1
 8006616:	4630      	mov	r0, r6
 8006618:	4639      	mov	r1, r7
 800661a:	f7f9 fe3f 	bl	800029c <__adddf3>
 800661e:	4606      	mov	r6, r0
 8006620:	460f      	mov	r7, r1
 8006622:	f7fa faa1 	bl	8000b68 <__aeabi_d2iz>
 8006626:	2200      	movs	r2, #0
 8006628:	9000      	str	r0, [sp, #0]
 800662a:	2300      	movs	r3, #0
 800662c:	4630      	mov	r0, r6
 800662e:	4639      	mov	r1, r7
 8006630:	f7fa fa5c 	bl	8000aec <__aeabi_dcmplt>
 8006634:	b150      	cbz	r0, 800664c <_dtoa_r+0x184>
 8006636:	9800      	ldr	r0, [sp, #0]
 8006638:	f7f9 ff7c 	bl	8000534 <__aeabi_i2d>
 800663c:	4632      	mov	r2, r6
 800663e:	463b      	mov	r3, r7
 8006640:	f7fa fa4a 	bl	8000ad8 <__aeabi_dcmpeq>
 8006644:	b910      	cbnz	r0, 800664c <_dtoa_r+0x184>
 8006646:	9b00      	ldr	r3, [sp, #0]
 8006648:	3b01      	subs	r3, #1
 800664a:	9300      	str	r3, [sp, #0]
 800664c:	9b00      	ldr	r3, [sp, #0]
 800664e:	2b16      	cmp	r3, #22
 8006650:	d85a      	bhi.n	8006708 <_dtoa_r+0x240>
 8006652:	9a00      	ldr	r2, [sp, #0]
 8006654:	4b57      	ldr	r3, [pc, #348]	; (80067b4 <_dtoa_r+0x2ec>)
 8006656:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800665a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800665e:	ec51 0b19 	vmov	r0, r1, d9
 8006662:	f7fa fa43 	bl	8000aec <__aeabi_dcmplt>
 8006666:	2800      	cmp	r0, #0
 8006668:	d050      	beq.n	800670c <_dtoa_r+0x244>
 800666a:	9b00      	ldr	r3, [sp, #0]
 800666c:	3b01      	subs	r3, #1
 800666e:	9300      	str	r3, [sp, #0]
 8006670:	2300      	movs	r3, #0
 8006672:	930b      	str	r3, [sp, #44]	; 0x2c
 8006674:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006676:	1b5d      	subs	r5, r3, r5
 8006678:	1e6b      	subs	r3, r5, #1
 800667a:	9305      	str	r3, [sp, #20]
 800667c:	bf45      	ittet	mi
 800667e:	f1c5 0301 	rsbmi	r3, r5, #1
 8006682:	9304      	strmi	r3, [sp, #16]
 8006684:	2300      	movpl	r3, #0
 8006686:	2300      	movmi	r3, #0
 8006688:	bf4c      	ite	mi
 800668a:	9305      	strmi	r3, [sp, #20]
 800668c:	9304      	strpl	r3, [sp, #16]
 800668e:	9b00      	ldr	r3, [sp, #0]
 8006690:	2b00      	cmp	r3, #0
 8006692:	db3d      	blt.n	8006710 <_dtoa_r+0x248>
 8006694:	9b05      	ldr	r3, [sp, #20]
 8006696:	9a00      	ldr	r2, [sp, #0]
 8006698:	920a      	str	r2, [sp, #40]	; 0x28
 800669a:	4413      	add	r3, r2
 800669c:	9305      	str	r3, [sp, #20]
 800669e:	2300      	movs	r3, #0
 80066a0:	9307      	str	r3, [sp, #28]
 80066a2:	9b06      	ldr	r3, [sp, #24]
 80066a4:	2b09      	cmp	r3, #9
 80066a6:	f200 8089 	bhi.w	80067bc <_dtoa_r+0x2f4>
 80066aa:	2b05      	cmp	r3, #5
 80066ac:	bfc4      	itt	gt
 80066ae:	3b04      	subgt	r3, #4
 80066b0:	9306      	strgt	r3, [sp, #24]
 80066b2:	9b06      	ldr	r3, [sp, #24]
 80066b4:	f1a3 0302 	sub.w	r3, r3, #2
 80066b8:	bfcc      	ite	gt
 80066ba:	2500      	movgt	r5, #0
 80066bc:	2501      	movle	r5, #1
 80066be:	2b03      	cmp	r3, #3
 80066c0:	f200 8087 	bhi.w	80067d2 <_dtoa_r+0x30a>
 80066c4:	e8df f003 	tbb	[pc, r3]
 80066c8:	59383a2d 	.word	0x59383a2d
 80066cc:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80066d0:	441d      	add	r5, r3
 80066d2:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80066d6:	2b20      	cmp	r3, #32
 80066d8:	bfc1      	itttt	gt
 80066da:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80066de:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80066e2:	fa0b f303 	lslgt.w	r3, fp, r3
 80066e6:	fa26 f000 	lsrgt.w	r0, r6, r0
 80066ea:	bfda      	itte	le
 80066ec:	f1c3 0320 	rsble	r3, r3, #32
 80066f0:	fa06 f003 	lslle.w	r0, r6, r3
 80066f4:	4318      	orrgt	r0, r3
 80066f6:	f7f9 ff0d 	bl	8000514 <__aeabi_ui2d>
 80066fa:	2301      	movs	r3, #1
 80066fc:	4606      	mov	r6, r0
 80066fe:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8006702:	3d01      	subs	r5, #1
 8006704:	930e      	str	r3, [sp, #56]	; 0x38
 8006706:	e76a      	b.n	80065de <_dtoa_r+0x116>
 8006708:	2301      	movs	r3, #1
 800670a:	e7b2      	b.n	8006672 <_dtoa_r+0x1aa>
 800670c:	900b      	str	r0, [sp, #44]	; 0x2c
 800670e:	e7b1      	b.n	8006674 <_dtoa_r+0x1ac>
 8006710:	9b04      	ldr	r3, [sp, #16]
 8006712:	9a00      	ldr	r2, [sp, #0]
 8006714:	1a9b      	subs	r3, r3, r2
 8006716:	9304      	str	r3, [sp, #16]
 8006718:	4253      	negs	r3, r2
 800671a:	9307      	str	r3, [sp, #28]
 800671c:	2300      	movs	r3, #0
 800671e:	930a      	str	r3, [sp, #40]	; 0x28
 8006720:	e7bf      	b.n	80066a2 <_dtoa_r+0x1da>
 8006722:	2300      	movs	r3, #0
 8006724:	9308      	str	r3, [sp, #32]
 8006726:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006728:	2b00      	cmp	r3, #0
 800672a:	dc55      	bgt.n	80067d8 <_dtoa_r+0x310>
 800672c:	2301      	movs	r3, #1
 800672e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8006732:	461a      	mov	r2, r3
 8006734:	9209      	str	r2, [sp, #36]	; 0x24
 8006736:	e00c      	b.n	8006752 <_dtoa_r+0x28a>
 8006738:	2301      	movs	r3, #1
 800673a:	e7f3      	b.n	8006724 <_dtoa_r+0x25c>
 800673c:	2300      	movs	r3, #0
 800673e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006740:	9308      	str	r3, [sp, #32]
 8006742:	9b00      	ldr	r3, [sp, #0]
 8006744:	4413      	add	r3, r2
 8006746:	9302      	str	r3, [sp, #8]
 8006748:	3301      	adds	r3, #1
 800674a:	2b01      	cmp	r3, #1
 800674c:	9303      	str	r3, [sp, #12]
 800674e:	bfb8      	it	lt
 8006750:	2301      	movlt	r3, #1
 8006752:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8006754:	2200      	movs	r2, #0
 8006756:	6042      	str	r2, [r0, #4]
 8006758:	2204      	movs	r2, #4
 800675a:	f102 0614 	add.w	r6, r2, #20
 800675e:	429e      	cmp	r6, r3
 8006760:	6841      	ldr	r1, [r0, #4]
 8006762:	d93d      	bls.n	80067e0 <_dtoa_r+0x318>
 8006764:	4620      	mov	r0, r4
 8006766:	f000 fdb1 	bl	80072cc <_Balloc>
 800676a:	9001      	str	r0, [sp, #4]
 800676c:	2800      	cmp	r0, #0
 800676e:	d13b      	bne.n	80067e8 <_dtoa_r+0x320>
 8006770:	4b11      	ldr	r3, [pc, #68]	; (80067b8 <_dtoa_r+0x2f0>)
 8006772:	4602      	mov	r2, r0
 8006774:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8006778:	e6c0      	b.n	80064fc <_dtoa_r+0x34>
 800677a:	2301      	movs	r3, #1
 800677c:	e7df      	b.n	800673e <_dtoa_r+0x276>
 800677e:	bf00      	nop
 8006780:	636f4361 	.word	0x636f4361
 8006784:	3fd287a7 	.word	0x3fd287a7
 8006788:	8b60c8b3 	.word	0x8b60c8b3
 800678c:	3fc68a28 	.word	0x3fc68a28
 8006790:	509f79fb 	.word	0x509f79fb
 8006794:	3fd34413 	.word	0x3fd34413
 8006798:	08008595 	.word	0x08008595
 800679c:	080085ac 	.word	0x080085ac
 80067a0:	7ff00000 	.word	0x7ff00000
 80067a4:	08008591 	.word	0x08008591
 80067a8:	08008588 	.word	0x08008588
 80067ac:	08008565 	.word	0x08008565
 80067b0:	3ff80000 	.word	0x3ff80000
 80067b4:	08008700 	.word	0x08008700
 80067b8:	08008607 	.word	0x08008607
 80067bc:	2501      	movs	r5, #1
 80067be:	2300      	movs	r3, #0
 80067c0:	9306      	str	r3, [sp, #24]
 80067c2:	9508      	str	r5, [sp, #32]
 80067c4:	f04f 33ff 	mov.w	r3, #4294967295
 80067c8:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80067cc:	2200      	movs	r2, #0
 80067ce:	2312      	movs	r3, #18
 80067d0:	e7b0      	b.n	8006734 <_dtoa_r+0x26c>
 80067d2:	2301      	movs	r3, #1
 80067d4:	9308      	str	r3, [sp, #32]
 80067d6:	e7f5      	b.n	80067c4 <_dtoa_r+0x2fc>
 80067d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80067da:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80067de:	e7b8      	b.n	8006752 <_dtoa_r+0x28a>
 80067e0:	3101      	adds	r1, #1
 80067e2:	6041      	str	r1, [r0, #4]
 80067e4:	0052      	lsls	r2, r2, #1
 80067e6:	e7b8      	b.n	800675a <_dtoa_r+0x292>
 80067e8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80067ea:	9a01      	ldr	r2, [sp, #4]
 80067ec:	601a      	str	r2, [r3, #0]
 80067ee:	9b03      	ldr	r3, [sp, #12]
 80067f0:	2b0e      	cmp	r3, #14
 80067f2:	f200 809d 	bhi.w	8006930 <_dtoa_r+0x468>
 80067f6:	2d00      	cmp	r5, #0
 80067f8:	f000 809a 	beq.w	8006930 <_dtoa_r+0x468>
 80067fc:	9b00      	ldr	r3, [sp, #0]
 80067fe:	2b00      	cmp	r3, #0
 8006800:	dd32      	ble.n	8006868 <_dtoa_r+0x3a0>
 8006802:	4ab7      	ldr	r2, [pc, #732]	; (8006ae0 <_dtoa_r+0x618>)
 8006804:	f003 030f 	and.w	r3, r3, #15
 8006808:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800680c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006810:	9b00      	ldr	r3, [sp, #0]
 8006812:	05d8      	lsls	r0, r3, #23
 8006814:	ea4f 1723 	mov.w	r7, r3, asr #4
 8006818:	d516      	bpl.n	8006848 <_dtoa_r+0x380>
 800681a:	4bb2      	ldr	r3, [pc, #712]	; (8006ae4 <_dtoa_r+0x61c>)
 800681c:	ec51 0b19 	vmov	r0, r1, d9
 8006820:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006824:	f7fa f81a 	bl	800085c <__aeabi_ddiv>
 8006828:	f007 070f 	and.w	r7, r7, #15
 800682c:	4682      	mov	sl, r0
 800682e:	468b      	mov	fp, r1
 8006830:	2503      	movs	r5, #3
 8006832:	4eac      	ldr	r6, [pc, #688]	; (8006ae4 <_dtoa_r+0x61c>)
 8006834:	b957      	cbnz	r7, 800684c <_dtoa_r+0x384>
 8006836:	4642      	mov	r2, r8
 8006838:	464b      	mov	r3, r9
 800683a:	4650      	mov	r0, sl
 800683c:	4659      	mov	r1, fp
 800683e:	f7fa f80d 	bl	800085c <__aeabi_ddiv>
 8006842:	4682      	mov	sl, r0
 8006844:	468b      	mov	fp, r1
 8006846:	e028      	b.n	800689a <_dtoa_r+0x3d2>
 8006848:	2502      	movs	r5, #2
 800684a:	e7f2      	b.n	8006832 <_dtoa_r+0x36a>
 800684c:	07f9      	lsls	r1, r7, #31
 800684e:	d508      	bpl.n	8006862 <_dtoa_r+0x39a>
 8006850:	4640      	mov	r0, r8
 8006852:	4649      	mov	r1, r9
 8006854:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006858:	f7f9 fed6 	bl	8000608 <__aeabi_dmul>
 800685c:	3501      	adds	r5, #1
 800685e:	4680      	mov	r8, r0
 8006860:	4689      	mov	r9, r1
 8006862:	107f      	asrs	r7, r7, #1
 8006864:	3608      	adds	r6, #8
 8006866:	e7e5      	b.n	8006834 <_dtoa_r+0x36c>
 8006868:	f000 809b 	beq.w	80069a2 <_dtoa_r+0x4da>
 800686c:	9b00      	ldr	r3, [sp, #0]
 800686e:	4f9d      	ldr	r7, [pc, #628]	; (8006ae4 <_dtoa_r+0x61c>)
 8006870:	425e      	negs	r6, r3
 8006872:	4b9b      	ldr	r3, [pc, #620]	; (8006ae0 <_dtoa_r+0x618>)
 8006874:	f006 020f 	and.w	r2, r6, #15
 8006878:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800687c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006880:	ec51 0b19 	vmov	r0, r1, d9
 8006884:	f7f9 fec0 	bl	8000608 <__aeabi_dmul>
 8006888:	1136      	asrs	r6, r6, #4
 800688a:	4682      	mov	sl, r0
 800688c:	468b      	mov	fp, r1
 800688e:	2300      	movs	r3, #0
 8006890:	2502      	movs	r5, #2
 8006892:	2e00      	cmp	r6, #0
 8006894:	d17a      	bne.n	800698c <_dtoa_r+0x4c4>
 8006896:	2b00      	cmp	r3, #0
 8006898:	d1d3      	bne.n	8006842 <_dtoa_r+0x37a>
 800689a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800689c:	2b00      	cmp	r3, #0
 800689e:	f000 8082 	beq.w	80069a6 <_dtoa_r+0x4de>
 80068a2:	4b91      	ldr	r3, [pc, #580]	; (8006ae8 <_dtoa_r+0x620>)
 80068a4:	2200      	movs	r2, #0
 80068a6:	4650      	mov	r0, sl
 80068a8:	4659      	mov	r1, fp
 80068aa:	f7fa f91f 	bl	8000aec <__aeabi_dcmplt>
 80068ae:	2800      	cmp	r0, #0
 80068b0:	d079      	beq.n	80069a6 <_dtoa_r+0x4de>
 80068b2:	9b03      	ldr	r3, [sp, #12]
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d076      	beq.n	80069a6 <_dtoa_r+0x4de>
 80068b8:	9b02      	ldr	r3, [sp, #8]
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	dd36      	ble.n	800692c <_dtoa_r+0x464>
 80068be:	9b00      	ldr	r3, [sp, #0]
 80068c0:	4650      	mov	r0, sl
 80068c2:	4659      	mov	r1, fp
 80068c4:	1e5f      	subs	r7, r3, #1
 80068c6:	2200      	movs	r2, #0
 80068c8:	4b88      	ldr	r3, [pc, #544]	; (8006aec <_dtoa_r+0x624>)
 80068ca:	f7f9 fe9d 	bl	8000608 <__aeabi_dmul>
 80068ce:	9e02      	ldr	r6, [sp, #8]
 80068d0:	4682      	mov	sl, r0
 80068d2:	468b      	mov	fp, r1
 80068d4:	3501      	adds	r5, #1
 80068d6:	4628      	mov	r0, r5
 80068d8:	f7f9 fe2c 	bl	8000534 <__aeabi_i2d>
 80068dc:	4652      	mov	r2, sl
 80068de:	465b      	mov	r3, fp
 80068e0:	f7f9 fe92 	bl	8000608 <__aeabi_dmul>
 80068e4:	4b82      	ldr	r3, [pc, #520]	; (8006af0 <_dtoa_r+0x628>)
 80068e6:	2200      	movs	r2, #0
 80068e8:	f7f9 fcd8 	bl	800029c <__adddf3>
 80068ec:	46d0      	mov	r8, sl
 80068ee:	46d9      	mov	r9, fp
 80068f0:	4682      	mov	sl, r0
 80068f2:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 80068f6:	2e00      	cmp	r6, #0
 80068f8:	d158      	bne.n	80069ac <_dtoa_r+0x4e4>
 80068fa:	4b7e      	ldr	r3, [pc, #504]	; (8006af4 <_dtoa_r+0x62c>)
 80068fc:	2200      	movs	r2, #0
 80068fe:	4640      	mov	r0, r8
 8006900:	4649      	mov	r1, r9
 8006902:	f7f9 fcc9 	bl	8000298 <__aeabi_dsub>
 8006906:	4652      	mov	r2, sl
 8006908:	465b      	mov	r3, fp
 800690a:	4680      	mov	r8, r0
 800690c:	4689      	mov	r9, r1
 800690e:	f7fa f90b 	bl	8000b28 <__aeabi_dcmpgt>
 8006912:	2800      	cmp	r0, #0
 8006914:	f040 8295 	bne.w	8006e42 <_dtoa_r+0x97a>
 8006918:	4652      	mov	r2, sl
 800691a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800691e:	4640      	mov	r0, r8
 8006920:	4649      	mov	r1, r9
 8006922:	f7fa f8e3 	bl	8000aec <__aeabi_dcmplt>
 8006926:	2800      	cmp	r0, #0
 8006928:	f040 8289 	bne.w	8006e3e <_dtoa_r+0x976>
 800692c:	ec5b ab19 	vmov	sl, fp, d9
 8006930:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006932:	2b00      	cmp	r3, #0
 8006934:	f2c0 8148 	blt.w	8006bc8 <_dtoa_r+0x700>
 8006938:	9a00      	ldr	r2, [sp, #0]
 800693a:	2a0e      	cmp	r2, #14
 800693c:	f300 8144 	bgt.w	8006bc8 <_dtoa_r+0x700>
 8006940:	4b67      	ldr	r3, [pc, #412]	; (8006ae0 <_dtoa_r+0x618>)
 8006942:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006946:	e9d3 8900 	ldrd	r8, r9, [r3]
 800694a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800694c:	2b00      	cmp	r3, #0
 800694e:	f280 80d5 	bge.w	8006afc <_dtoa_r+0x634>
 8006952:	9b03      	ldr	r3, [sp, #12]
 8006954:	2b00      	cmp	r3, #0
 8006956:	f300 80d1 	bgt.w	8006afc <_dtoa_r+0x634>
 800695a:	f040 826f 	bne.w	8006e3c <_dtoa_r+0x974>
 800695e:	4b65      	ldr	r3, [pc, #404]	; (8006af4 <_dtoa_r+0x62c>)
 8006960:	2200      	movs	r2, #0
 8006962:	4640      	mov	r0, r8
 8006964:	4649      	mov	r1, r9
 8006966:	f7f9 fe4f 	bl	8000608 <__aeabi_dmul>
 800696a:	4652      	mov	r2, sl
 800696c:	465b      	mov	r3, fp
 800696e:	f7fa f8d1 	bl	8000b14 <__aeabi_dcmpge>
 8006972:	9e03      	ldr	r6, [sp, #12]
 8006974:	4637      	mov	r7, r6
 8006976:	2800      	cmp	r0, #0
 8006978:	f040 8245 	bne.w	8006e06 <_dtoa_r+0x93e>
 800697c:	9d01      	ldr	r5, [sp, #4]
 800697e:	2331      	movs	r3, #49	; 0x31
 8006980:	f805 3b01 	strb.w	r3, [r5], #1
 8006984:	9b00      	ldr	r3, [sp, #0]
 8006986:	3301      	adds	r3, #1
 8006988:	9300      	str	r3, [sp, #0]
 800698a:	e240      	b.n	8006e0e <_dtoa_r+0x946>
 800698c:	07f2      	lsls	r2, r6, #31
 800698e:	d505      	bpl.n	800699c <_dtoa_r+0x4d4>
 8006990:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006994:	f7f9 fe38 	bl	8000608 <__aeabi_dmul>
 8006998:	3501      	adds	r5, #1
 800699a:	2301      	movs	r3, #1
 800699c:	1076      	asrs	r6, r6, #1
 800699e:	3708      	adds	r7, #8
 80069a0:	e777      	b.n	8006892 <_dtoa_r+0x3ca>
 80069a2:	2502      	movs	r5, #2
 80069a4:	e779      	b.n	800689a <_dtoa_r+0x3d2>
 80069a6:	9f00      	ldr	r7, [sp, #0]
 80069a8:	9e03      	ldr	r6, [sp, #12]
 80069aa:	e794      	b.n	80068d6 <_dtoa_r+0x40e>
 80069ac:	9901      	ldr	r1, [sp, #4]
 80069ae:	4b4c      	ldr	r3, [pc, #304]	; (8006ae0 <_dtoa_r+0x618>)
 80069b0:	4431      	add	r1, r6
 80069b2:	910d      	str	r1, [sp, #52]	; 0x34
 80069b4:	9908      	ldr	r1, [sp, #32]
 80069b6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80069ba:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80069be:	2900      	cmp	r1, #0
 80069c0:	d043      	beq.n	8006a4a <_dtoa_r+0x582>
 80069c2:	494d      	ldr	r1, [pc, #308]	; (8006af8 <_dtoa_r+0x630>)
 80069c4:	2000      	movs	r0, #0
 80069c6:	f7f9 ff49 	bl	800085c <__aeabi_ddiv>
 80069ca:	4652      	mov	r2, sl
 80069cc:	465b      	mov	r3, fp
 80069ce:	f7f9 fc63 	bl	8000298 <__aeabi_dsub>
 80069d2:	9d01      	ldr	r5, [sp, #4]
 80069d4:	4682      	mov	sl, r0
 80069d6:	468b      	mov	fp, r1
 80069d8:	4649      	mov	r1, r9
 80069da:	4640      	mov	r0, r8
 80069dc:	f7fa f8c4 	bl	8000b68 <__aeabi_d2iz>
 80069e0:	4606      	mov	r6, r0
 80069e2:	f7f9 fda7 	bl	8000534 <__aeabi_i2d>
 80069e6:	4602      	mov	r2, r0
 80069e8:	460b      	mov	r3, r1
 80069ea:	4640      	mov	r0, r8
 80069ec:	4649      	mov	r1, r9
 80069ee:	f7f9 fc53 	bl	8000298 <__aeabi_dsub>
 80069f2:	3630      	adds	r6, #48	; 0x30
 80069f4:	f805 6b01 	strb.w	r6, [r5], #1
 80069f8:	4652      	mov	r2, sl
 80069fa:	465b      	mov	r3, fp
 80069fc:	4680      	mov	r8, r0
 80069fe:	4689      	mov	r9, r1
 8006a00:	f7fa f874 	bl	8000aec <__aeabi_dcmplt>
 8006a04:	2800      	cmp	r0, #0
 8006a06:	d163      	bne.n	8006ad0 <_dtoa_r+0x608>
 8006a08:	4642      	mov	r2, r8
 8006a0a:	464b      	mov	r3, r9
 8006a0c:	4936      	ldr	r1, [pc, #216]	; (8006ae8 <_dtoa_r+0x620>)
 8006a0e:	2000      	movs	r0, #0
 8006a10:	f7f9 fc42 	bl	8000298 <__aeabi_dsub>
 8006a14:	4652      	mov	r2, sl
 8006a16:	465b      	mov	r3, fp
 8006a18:	f7fa f868 	bl	8000aec <__aeabi_dcmplt>
 8006a1c:	2800      	cmp	r0, #0
 8006a1e:	f040 80b5 	bne.w	8006b8c <_dtoa_r+0x6c4>
 8006a22:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006a24:	429d      	cmp	r5, r3
 8006a26:	d081      	beq.n	800692c <_dtoa_r+0x464>
 8006a28:	4b30      	ldr	r3, [pc, #192]	; (8006aec <_dtoa_r+0x624>)
 8006a2a:	2200      	movs	r2, #0
 8006a2c:	4650      	mov	r0, sl
 8006a2e:	4659      	mov	r1, fp
 8006a30:	f7f9 fdea 	bl	8000608 <__aeabi_dmul>
 8006a34:	4b2d      	ldr	r3, [pc, #180]	; (8006aec <_dtoa_r+0x624>)
 8006a36:	4682      	mov	sl, r0
 8006a38:	468b      	mov	fp, r1
 8006a3a:	4640      	mov	r0, r8
 8006a3c:	4649      	mov	r1, r9
 8006a3e:	2200      	movs	r2, #0
 8006a40:	f7f9 fde2 	bl	8000608 <__aeabi_dmul>
 8006a44:	4680      	mov	r8, r0
 8006a46:	4689      	mov	r9, r1
 8006a48:	e7c6      	b.n	80069d8 <_dtoa_r+0x510>
 8006a4a:	4650      	mov	r0, sl
 8006a4c:	4659      	mov	r1, fp
 8006a4e:	f7f9 fddb 	bl	8000608 <__aeabi_dmul>
 8006a52:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006a54:	9d01      	ldr	r5, [sp, #4]
 8006a56:	930f      	str	r3, [sp, #60]	; 0x3c
 8006a58:	4682      	mov	sl, r0
 8006a5a:	468b      	mov	fp, r1
 8006a5c:	4649      	mov	r1, r9
 8006a5e:	4640      	mov	r0, r8
 8006a60:	f7fa f882 	bl	8000b68 <__aeabi_d2iz>
 8006a64:	4606      	mov	r6, r0
 8006a66:	f7f9 fd65 	bl	8000534 <__aeabi_i2d>
 8006a6a:	3630      	adds	r6, #48	; 0x30
 8006a6c:	4602      	mov	r2, r0
 8006a6e:	460b      	mov	r3, r1
 8006a70:	4640      	mov	r0, r8
 8006a72:	4649      	mov	r1, r9
 8006a74:	f7f9 fc10 	bl	8000298 <__aeabi_dsub>
 8006a78:	f805 6b01 	strb.w	r6, [r5], #1
 8006a7c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006a7e:	429d      	cmp	r5, r3
 8006a80:	4680      	mov	r8, r0
 8006a82:	4689      	mov	r9, r1
 8006a84:	f04f 0200 	mov.w	r2, #0
 8006a88:	d124      	bne.n	8006ad4 <_dtoa_r+0x60c>
 8006a8a:	4b1b      	ldr	r3, [pc, #108]	; (8006af8 <_dtoa_r+0x630>)
 8006a8c:	4650      	mov	r0, sl
 8006a8e:	4659      	mov	r1, fp
 8006a90:	f7f9 fc04 	bl	800029c <__adddf3>
 8006a94:	4602      	mov	r2, r0
 8006a96:	460b      	mov	r3, r1
 8006a98:	4640      	mov	r0, r8
 8006a9a:	4649      	mov	r1, r9
 8006a9c:	f7fa f844 	bl	8000b28 <__aeabi_dcmpgt>
 8006aa0:	2800      	cmp	r0, #0
 8006aa2:	d173      	bne.n	8006b8c <_dtoa_r+0x6c4>
 8006aa4:	4652      	mov	r2, sl
 8006aa6:	465b      	mov	r3, fp
 8006aa8:	4913      	ldr	r1, [pc, #76]	; (8006af8 <_dtoa_r+0x630>)
 8006aaa:	2000      	movs	r0, #0
 8006aac:	f7f9 fbf4 	bl	8000298 <__aeabi_dsub>
 8006ab0:	4602      	mov	r2, r0
 8006ab2:	460b      	mov	r3, r1
 8006ab4:	4640      	mov	r0, r8
 8006ab6:	4649      	mov	r1, r9
 8006ab8:	f7fa f818 	bl	8000aec <__aeabi_dcmplt>
 8006abc:	2800      	cmp	r0, #0
 8006abe:	f43f af35 	beq.w	800692c <_dtoa_r+0x464>
 8006ac2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8006ac4:	1e6b      	subs	r3, r5, #1
 8006ac6:	930f      	str	r3, [sp, #60]	; 0x3c
 8006ac8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006acc:	2b30      	cmp	r3, #48	; 0x30
 8006ace:	d0f8      	beq.n	8006ac2 <_dtoa_r+0x5fa>
 8006ad0:	9700      	str	r7, [sp, #0]
 8006ad2:	e049      	b.n	8006b68 <_dtoa_r+0x6a0>
 8006ad4:	4b05      	ldr	r3, [pc, #20]	; (8006aec <_dtoa_r+0x624>)
 8006ad6:	f7f9 fd97 	bl	8000608 <__aeabi_dmul>
 8006ada:	4680      	mov	r8, r0
 8006adc:	4689      	mov	r9, r1
 8006ade:	e7bd      	b.n	8006a5c <_dtoa_r+0x594>
 8006ae0:	08008700 	.word	0x08008700
 8006ae4:	080086d8 	.word	0x080086d8
 8006ae8:	3ff00000 	.word	0x3ff00000
 8006aec:	40240000 	.word	0x40240000
 8006af0:	401c0000 	.word	0x401c0000
 8006af4:	40140000 	.word	0x40140000
 8006af8:	3fe00000 	.word	0x3fe00000
 8006afc:	9d01      	ldr	r5, [sp, #4]
 8006afe:	4656      	mov	r6, sl
 8006b00:	465f      	mov	r7, fp
 8006b02:	4642      	mov	r2, r8
 8006b04:	464b      	mov	r3, r9
 8006b06:	4630      	mov	r0, r6
 8006b08:	4639      	mov	r1, r7
 8006b0a:	f7f9 fea7 	bl	800085c <__aeabi_ddiv>
 8006b0e:	f7fa f82b 	bl	8000b68 <__aeabi_d2iz>
 8006b12:	4682      	mov	sl, r0
 8006b14:	f7f9 fd0e 	bl	8000534 <__aeabi_i2d>
 8006b18:	4642      	mov	r2, r8
 8006b1a:	464b      	mov	r3, r9
 8006b1c:	f7f9 fd74 	bl	8000608 <__aeabi_dmul>
 8006b20:	4602      	mov	r2, r0
 8006b22:	460b      	mov	r3, r1
 8006b24:	4630      	mov	r0, r6
 8006b26:	4639      	mov	r1, r7
 8006b28:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8006b2c:	f7f9 fbb4 	bl	8000298 <__aeabi_dsub>
 8006b30:	f805 6b01 	strb.w	r6, [r5], #1
 8006b34:	9e01      	ldr	r6, [sp, #4]
 8006b36:	9f03      	ldr	r7, [sp, #12]
 8006b38:	1bae      	subs	r6, r5, r6
 8006b3a:	42b7      	cmp	r7, r6
 8006b3c:	4602      	mov	r2, r0
 8006b3e:	460b      	mov	r3, r1
 8006b40:	d135      	bne.n	8006bae <_dtoa_r+0x6e6>
 8006b42:	f7f9 fbab 	bl	800029c <__adddf3>
 8006b46:	4642      	mov	r2, r8
 8006b48:	464b      	mov	r3, r9
 8006b4a:	4606      	mov	r6, r0
 8006b4c:	460f      	mov	r7, r1
 8006b4e:	f7f9 ffeb 	bl	8000b28 <__aeabi_dcmpgt>
 8006b52:	b9d0      	cbnz	r0, 8006b8a <_dtoa_r+0x6c2>
 8006b54:	4642      	mov	r2, r8
 8006b56:	464b      	mov	r3, r9
 8006b58:	4630      	mov	r0, r6
 8006b5a:	4639      	mov	r1, r7
 8006b5c:	f7f9 ffbc 	bl	8000ad8 <__aeabi_dcmpeq>
 8006b60:	b110      	cbz	r0, 8006b68 <_dtoa_r+0x6a0>
 8006b62:	f01a 0f01 	tst.w	sl, #1
 8006b66:	d110      	bne.n	8006b8a <_dtoa_r+0x6c2>
 8006b68:	4620      	mov	r0, r4
 8006b6a:	ee18 1a10 	vmov	r1, s16
 8006b6e:	f000 fbed 	bl	800734c <_Bfree>
 8006b72:	2300      	movs	r3, #0
 8006b74:	9800      	ldr	r0, [sp, #0]
 8006b76:	702b      	strb	r3, [r5, #0]
 8006b78:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006b7a:	3001      	adds	r0, #1
 8006b7c:	6018      	str	r0, [r3, #0]
 8006b7e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	f43f acf1 	beq.w	8006568 <_dtoa_r+0xa0>
 8006b86:	601d      	str	r5, [r3, #0]
 8006b88:	e4ee      	b.n	8006568 <_dtoa_r+0xa0>
 8006b8a:	9f00      	ldr	r7, [sp, #0]
 8006b8c:	462b      	mov	r3, r5
 8006b8e:	461d      	mov	r5, r3
 8006b90:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006b94:	2a39      	cmp	r2, #57	; 0x39
 8006b96:	d106      	bne.n	8006ba6 <_dtoa_r+0x6de>
 8006b98:	9a01      	ldr	r2, [sp, #4]
 8006b9a:	429a      	cmp	r2, r3
 8006b9c:	d1f7      	bne.n	8006b8e <_dtoa_r+0x6c6>
 8006b9e:	9901      	ldr	r1, [sp, #4]
 8006ba0:	2230      	movs	r2, #48	; 0x30
 8006ba2:	3701      	adds	r7, #1
 8006ba4:	700a      	strb	r2, [r1, #0]
 8006ba6:	781a      	ldrb	r2, [r3, #0]
 8006ba8:	3201      	adds	r2, #1
 8006baa:	701a      	strb	r2, [r3, #0]
 8006bac:	e790      	b.n	8006ad0 <_dtoa_r+0x608>
 8006bae:	4ba6      	ldr	r3, [pc, #664]	; (8006e48 <_dtoa_r+0x980>)
 8006bb0:	2200      	movs	r2, #0
 8006bb2:	f7f9 fd29 	bl	8000608 <__aeabi_dmul>
 8006bb6:	2200      	movs	r2, #0
 8006bb8:	2300      	movs	r3, #0
 8006bba:	4606      	mov	r6, r0
 8006bbc:	460f      	mov	r7, r1
 8006bbe:	f7f9 ff8b 	bl	8000ad8 <__aeabi_dcmpeq>
 8006bc2:	2800      	cmp	r0, #0
 8006bc4:	d09d      	beq.n	8006b02 <_dtoa_r+0x63a>
 8006bc6:	e7cf      	b.n	8006b68 <_dtoa_r+0x6a0>
 8006bc8:	9a08      	ldr	r2, [sp, #32]
 8006bca:	2a00      	cmp	r2, #0
 8006bcc:	f000 80d7 	beq.w	8006d7e <_dtoa_r+0x8b6>
 8006bd0:	9a06      	ldr	r2, [sp, #24]
 8006bd2:	2a01      	cmp	r2, #1
 8006bd4:	f300 80ba 	bgt.w	8006d4c <_dtoa_r+0x884>
 8006bd8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006bda:	2a00      	cmp	r2, #0
 8006bdc:	f000 80b2 	beq.w	8006d44 <_dtoa_r+0x87c>
 8006be0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006be4:	9e07      	ldr	r6, [sp, #28]
 8006be6:	9d04      	ldr	r5, [sp, #16]
 8006be8:	9a04      	ldr	r2, [sp, #16]
 8006bea:	441a      	add	r2, r3
 8006bec:	9204      	str	r2, [sp, #16]
 8006bee:	9a05      	ldr	r2, [sp, #20]
 8006bf0:	2101      	movs	r1, #1
 8006bf2:	441a      	add	r2, r3
 8006bf4:	4620      	mov	r0, r4
 8006bf6:	9205      	str	r2, [sp, #20]
 8006bf8:	f000 fc60 	bl	80074bc <__i2b>
 8006bfc:	4607      	mov	r7, r0
 8006bfe:	2d00      	cmp	r5, #0
 8006c00:	dd0c      	ble.n	8006c1c <_dtoa_r+0x754>
 8006c02:	9b05      	ldr	r3, [sp, #20]
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	dd09      	ble.n	8006c1c <_dtoa_r+0x754>
 8006c08:	42ab      	cmp	r3, r5
 8006c0a:	9a04      	ldr	r2, [sp, #16]
 8006c0c:	bfa8      	it	ge
 8006c0e:	462b      	movge	r3, r5
 8006c10:	1ad2      	subs	r2, r2, r3
 8006c12:	9204      	str	r2, [sp, #16]
 8006c14:	9a05      	ldr	r2, [sp, #20]
 8006c16:	1aed      	subs	r5, r5, r3
 8006c18:	1ad3      	subs	r3, r2, r3
 8006c1a:	9305      	str	r3, [sp, #20]
 8006c1c:	9b07      	ldr	r3, [sp, #28]
 8006c1e:	b31b      	cbz	r3, 8006c68 <_dtoa_r+0x7a0>
 8006c20:	9b08      	ldr	r3, [sp, #32]
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	f000 80af 	beq.w	8006d86 <_dtoa_r+0x8be>
 8006c28:	2e00      	cmp	r6, #0
 8006c2a:	dd13      	ble.n	8006c54 <_dtoa_r+0x78c>
 8006c2c:	4639      	mov	r1, r7
 8006c2e:	4632      	mov	r2, r6
 8006c30:	4620      	mov	r0, r4
 8006c32:	f000 fd03 	bl	800763c <__pow5mult>
 8006c36:	ee18 2a10 	vmov	r2, s16
 8006c3a:	4601      	mov	r1, r0
 8006c3c:	4607      	mov	r7, r0
 8006c3e:	4620      	mov	r0, r4
 8006c40:	f000 fc52 	bl	80074e8 <__multiply>
 8006c44:	ee18 1a10 	vmov	r1, s16
 8006c48:	4680      	mov	r8, r0
 8006c4a:	4620      	mov	r0, r4
 8006c4c:	f000 fb7e 	bl	800734c <_Bfree>
 8006c50:	ee08 8a10 	vmov	s16, r8
 8006c54:	9b07      	ldr	r3, [sp, #28]
 8006c56:	1b9a      	subs	r2, r3, r6
 8006c58:	d006      	beq.n	8006c68 <_dtoa_r+0x7a0>
 8006c5a:	ee18 1a10 	vmov	r1, s16
 8006c5e:	4620      	mov	r0, r4
 8006c60:	f000 fcec 	bl	800763c <__pow5mult>
 8006c64:	ee08 0a10 	vmov	s16, r0
 8006c68:	2101      	movs	r1, #1
 8006c6a:	4620      	mov	r0, r4
 8006c6c:	f000 fc26 	bl	80074bc <__i2b>
 8006c70:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	4606      	mov	r6, r0
 8006c76:	f340 8088 	ble.w	8006d8a <_dtoa_r+0x8c2>
 8006c7a:	461a      	mov	r2, r3
 8006c7c:	4601      	mov	r1, r0
 8006c7e:	4620      	mov	r0, r4
 8006c80:	f000 fcdc 	bl	800763c <__pow5mult>
 8006c84:	9b06      	ldr	r3, [sp, #24]
 8006c86:	2b01      	cmp	r3, #1
 8006c88:	4606      	mov	r6, r0
 8006c8a:	f340 8081 	ble.w	8006d90 <_dtoa_r+0x8c8>
 8006c8e:	f04f 0800 	mov.w	r8, #0
 8006c92:	6933      	ldr	r3, [r6, #16]
 8006c94:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8006c98:	6918      	ldr	r0, [r3, #16]
 8006c9a:	f000 fbbf 	bl	800741c <__hi0bits>
 8006c9e:	f1c0 0020 	rsb	r0, r0, #32
 8006ca2:	9b05      	ldr	r3, [sp, #20]
 8006ca4:	4418      	add	r0, r3
 8006ca6:	f010 001f 	ands.w	r0, r0, #31
 8006caa:	f000 8092 	beq.w	8006dd2 <_dtoa_r+0x90a>
 8006cae:	f1c0 0320 	rsb	r3, r0, #32
 8006cb2:	2b04      	cmp	r3, #4
 8006cb4:	f340 808a 	ble.w	8006dcc <_dtoa_r+0x904>
 8006cb8:	f1c0 001c 	rsb	r0, r0, #28
 8006cbc:	9b04      	ldr	r3, [sp, #16]
 8006cbe:	4403      	add	r3, r0
 8006cc0:	9304      	str	r3, [sp, #16]
 8006cc2:	9b05      	ldr	r3, [sp, #20]
 8006cc4:	4403      	add	r3, r0
 8006cc6:	4405      	add	r5, r0
 8006cc8:	9305      	str	r3, [sp, #20]
 8006cca:	9b04      	ldr	r3, [sp, #16]
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	dd07      	ble.n	8006ce0 <_dtoa_r+0x818>
 8006cd0:	ee18 1a10 	vmov	r1, s16
 8006cd4:	461a      	mov	r2, r3
 8006cd6:	4620      	mov	r0, r4
 8006cd8:	f000 fd0a 	bl	80076f0 <__lshift>
 8006cdc:	ee08 0a10 	vmov	s16, r0
 8006ce0:	9b05      	ldr	r3, [sp, #20]
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	dd05      	ble.n	8006cf2 <_dtoa_r+0x82a>
 8006ce6:	4631      	mov	r1, r6
 8006ce8:	461a      	mov	r2, r3
 8006cea:	4620      	mov	r0, r4
 8006cec:	f000 fd00 	bl	80076f0 <__lshift>
 8006cf0:	4606      	mov	r6, r0
 8006cf2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d06e      	beq.n	8006dd6 <_dtoa_r+0x90e>
 8006cf8:	ee18 0a10 	vmov	r0, s16
 8006cfc:	4631      	mov	r1, r6
 8006cfe:	f000 fd67 	bl	80077d0 <__mcmp>
 8006d02:	2800      	cmp	r0, #0
 8006d04:	da67      	bge.n	8006dd6 <_dtoa_r+0x90e>
 8006d06:	9b00      	ldr	r3, [sp, #0]
 8006d08:	3b01      	subs	r3, #1
 8006d0a:	ee18 1a10 	vmov	r1, s16
 8006d0e:	9300      	str	r3, [sp, #0]
 8006d10:	220a      	movs	r2, #10
 8006d12:	2300      	movs	r3, #0
 8006d14:	4620      	mov	r0, r4
 8006d16:	f000 fb3b 	bl	8007390 <__multadd>
 8006d1a:	9b08      	ldr	r3, [sp, #32]
 8006d1c:	ee08 0a10 	vmov	s16, r0
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	f000 81b1 	beq.w	8007088 <_dtoa_r+0xbc0>
 8006d26:	2300      	movs	r3, #0
 8006d28:	4639      	mov	r1, r7
 8006d2a:	220a      	movs	r2, #10
 8006d2c:	4620      	mov	r0, r4
 8006d2e:	f000 fb2f 	bl	8007390 <__multadd>
 8006d32:	9b02      	ldr	r3, [sp, #8]
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	4607      	mov	r7, r0
 8006d38:	f300 808e 	bgt.w	8006e58 <_dtoa_r+0x990>
 8006d3c:	9b06      	ldr	r3, [sp, #24]
 8006d3e:	2b02      	cmp	r3, #2
 8006d40:	dc51      	bgt.n	8006de6 <_dtoa_r+0x91e>
 8006d42:	e089      	b.n	8006e58 <_dtoa_r+0x990>
 8006d44:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006d46:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006d4a:	e74b      	b.n	8006be4 <_dtoa_r+0x71c>
 8006d4c:	9b03      	ldr	r3, [sp, #12]
 8006d4e:	1e5e      	subs	r6, r3, #1
 8006d50:	9b07      	ldr	r3, [sp, #28]
 8006d52:	42b3      	cmp	r3, r6
 8006d54:	bfbf      	itttt	lt
 8006d56:	9b07      	ldrlt	r3, [sp, #28]
 8006d58:	9607      	strlt	r6, [sp, #28]
 8006d5a:	1af2      	sublt	r2, r6, r3
 8006d5c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8006d5e:	bfb6      	itet	lt
 8006d60:	189b      	addlt	r3, r3, r2
 8006d62:	1b9e      	subge	r6, r3, r6
 8006d64:	930a      	strlt	r3, [sp, #40]	; 0x28
 8006d66:	9b03      	ldr	r3, [sp, #12]
 8006d68:	bfb8      	it	lt
 8006d6a:	2600      	movlt	r6, #0
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	bfb7      	itett	lt
 8006d70:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8006d74:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8006d78:	1a9d      	sublt	r5, r3, r2
 8006d7a:	2300      	movlt	r3, #0
 8006d7c:	e734      	b.n	8006be8 <_dtoa_r+0x720>
 8006d7e:	9e07      	ldr	r6, [sp, #28]
 8006d80:	9d04      	ldr	r5, [sp, #16]
 8006d82:	9f08      	ldr	r7, [sp, #32]
 8006d84:	e73b      	b.n	8006bfe <_dtoa_r+0x736>
 8006d86:	9a07      	ldr	r2, [sp, #28]
 8006d88:	e767      	b.n	8006c5a <_dtoa_r+0x792>
 8006d8a:	9b06      	ldr	r3, [sp, #24]
 8006d8c:	2b01      	cmp	r3, #1
 8006d8e:	dc18      	bgt.n	8006dc2 <_dtoa_r+0x8fa>
 8006d90:	f1ba 0f00 	cmp.w	sl, #0
 8006d94:	d115      	bne.n	8006dc2 <_dtoa_r+0x8fa>
 8006d96:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006d9a:	b993      	cbnz	r3, 8006dc2 <_dtoa_r+0x8fa>
 8006d9c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8006da0:	0d1b      	lsrs	r3, r3, #20
 8006da2:	051b      	lsls	r3, r3, #20
 8006da4:	b183      	cbz	r3, 8006dc8 <_dtoa_r+0x900>
 8006da6:	9b04      	ldr	r3, [sp, #16]
 8006da8:	3301      	adds	r3, #1
 8006daa:	9304      	str	r3, [sp, #16]
 8006dac:	9b05      	ldr	r3, [sp, #20]
 8006dae:	3301      	adds	r3, #1
 8006db0:	9305      	str	r3, [sp, #20]
 8006db2:	f04f 0801 	mov.w	r8, #1
 8006db6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	f47f af6a 	bne.w	8006c92 <_dtoa_r+0x7ca>
 8006dbe:	2001      	movs	r0, #1
 8006dc0:	e76f      	b.n	8006ca2 <_dtoa_r+0x7da>
 8006dc2:	f04f 0800 	mov.w	r8, #0
 8006dc6:	e7f6      	b.n	8006db6 <_dtoa_r+0x8ee>
 8006dc8:	4698      	mov	r8, r3
 8006dca:	e7f4      	b.n	8006db6 <_dtoa_r+0x8ee>
 8006dcc:	f43f af7d 	beq.w	8006cca <_dtoa_r+0x802>
 8006dd0:	4618      	mov	r0, r3
 8006dd2:	301c      	adds	r0, #28
 8006dd4:	e772      	b.n	8006cbc <_dtoa_r+0x7f4>
 8006dd6:	9b03      	ldr	r3, [sp, #12]
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	dc37      	bgt.n	8006e4c <_dtoa_r+0x984>
 8006ddc:	9b06      	ldr	r3, [sp, #24]
 8006dde:	2b02      	cmp	r3, #2
 8006de0:	dd34      	ble.n	8006e4c <_dtoa_r+0x984>
 8006de2:	9b03      	ldr	r3, [sp, #12]
 8006de4:	9302      	str	r3, [sp, #8]
 8006de6:	9b02      	ldr	r3, [sp, #8]
 8006de8:	b96b      	cbnz	r3, 8006e06 <_dtoa_r+0x93e>
 8006dea:	4631      	mov	r1, r6
 8006dec:	2205      	movs	r2, #5
 8006dee:	4620      	mov	r0, r4
 8006df0:	f000 face 	bl	8007390 <__multadd>
 8006df4:	4601      	mov	r1, r0
 8006df6:	4606      	mov	r6, r0
 8006df8:	ee18 0a10 	vmov	r0, s16
 8006dfc:	f000 fce8 	bl	80077d0 <__mcmp>
 8006e00:	2800      	cmp	r0, #0
 8006e02:	f73f adbb 	bgt.w	800697c <_dtoa_r+0x4b4>
 8006e06:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006e08:	9d01      	ldr	r5, [sp, #4]
 8006e0a:	43db      	mvns	r3, r3
 8006e0c:	9300      	str	r3, [sp, #0]
 8006e0e:	f04f 0800 	mov.w	r8, #0
 8006e12:	4631      	mov	r1, r6
 8006e14:	4620      	mov	r0, r4
 8006e16:	f000 fa99 	bl	800734c <_Bfree>
 8006e1a:	2f00      	cmp	r7, #0
 8006e1c:	f43f aea4 	beq.w	8006b68 <_dtoa_r+0x6a0>
 8006e20:	f1b8 0f00 	cmp.w	r8, #0
 8006e24:	d005      	beq.n	8006e32 <_dtoa_r+0x96a>
 8006e26:	45b8      	cmp	r8, r7
 8006e28:	d003      	beq.n	8006e32 <_dtoa_r+0x96a>
 8006e2a:	4641      	mov	r1, r8
 8006e2c:	4620      	mov	r0, r4
 8006e2e:	f000 fa8d 	bl	800734c <_Bfree>
 8006e32:	4639      	mov	r1, r7
 8006e34:	4620      	mov	r0, r4
 8006e36:	f000 fa89 	bl	800734c <_Bfree>
 8006e3a:	e695      	b.n	8006b68 <_dtoa_r+0x6a0>
 8006e3c:	2600      	movs	r6, #0
 8006e3e:	4637      	mov	r7, r6
 8006e40:	e7e1      	b.n	8006e06 <_dtoa_r+0x93e>
 8006e42:	9700      	str	r7, [sp, #0]
 8006e44:	4637      	mov	r7, r6
 8006e46:	e599      	b.n	800697c <_dtoa_r+0x4b4>
 8006e48:	40240000 	.word	0x40240000
 8006e4c:	9b08      	ldr	r3, [sp, #32]
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	f000 80ca 	beq.w	8006fe8 <_dtoa_r+0xb20>
 8006e54:	9b03      	ldr	r3, [sp, #12]
 8006e56:	9302      	str	r3, [sp, #8]
 8006e58:	2d00      	cmp	r5, #0
 8006e5a:	dd05      	ble.n	8006e68 <_dtoa_r+0x9a0>
 8006e5c:	4639      	mov	r1, r7
 8006e5e:	462a      	mov	r2, r5
 8006e60:	4620      	mov	r0, r4
 8006e62:	f000 fc45 	bl	80076f0 <__lshift>
 8006e66:	4607      	mov	r7, r0
 8006e68:	f1b8 0f00 	cmp.w	r8, #0
 8006e6c:	d05b      	beq.n	8006f26 <_dtoa_r+0xa5e>
 8006e6e:	6879      	ldr	r1, [r7, #4]
 8006e70:	4620      	mov	r0, r4
 8006e72:	f000 fa2b 	bl	80072cc <_Balloc>
 8006e76:	4605      	mov	r5, r0
 8006e78:	b928      	cbnz	r0, 8006e86 <_dtoa_r+0x9be>
 8006e7a:	4b87      	ldr	r3, [pc, #540]	; (8007098 <_dtoa_r+0xbd0>)
 8006e7c:	4602      	mov	r2, r0
 8006e7e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8006e82:	f7ff bb3b 	b.w	80064fc <_dtoa_r+0x34>
 8006e86:	693a      	ldr	r2, [r7, #16]
 8006e88:	3202      	adds	r2, #2
 8006e8a:	0092      	lsls	r2, r2, #2
 8006e8c:	f107 010c 	add.w	r1, r7, #12
 8006e90:	300c      	adds	r0, #12
 8006e92:	f000 fa0d 	bl	80072b0 <memcpy>
 8006e96:	2201      	movs	r2, #1
 8006e98:	4629      	mov	r1, r5
 8006e9a:	4620      	mov	r0, r4
 8006e9c:	f000 fc28 	bl	80076f0 <__lshift>
 8006ea0:	9b01      	ldr	r3, [sp, #4]
 8006ea2:	f103 0901 	add.w	r9, r3, #1
 8006ea6:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8006eaa:	4413      	add	r3, r2
 8006eac:	9305      	str	r3, [sp, #20]
 8006eae:	f00a 0301 	and.w	r3, sl, #1
 8006eb2:	46b8      	mov	r8, r7
 8006eb4:	9304      	str	r3, [sp, #16]
 8006eb6:	4607      	mov	r7, r0
 8006eb8:	4631      	mov	r1, r6
 8006eba:	ee18 0a10 	vmov	r0, s16
 8006ebe:	f7ff fa75 	bl	80063ac <quorem>
 8006ec2:	4641      	mov	r1, r8
 8006ec4:	9002      	str	r0, [sp, #8]
 8006ec6:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8006eca:	ee18 0a10 	vmov	r0, s16
 8006ece:	f000 fc7f 	bl	80077d0 <__mcmp>
 8006ed2:	463a      	mov	r2, r7
 8006ed4:	9003      	str	r0, [sp, #12]
 8006ed6:	4631      	mov	r1, r6
 8006ed8:	4620      	mov	r0, r4
 8006eda:	f000 fc95 	bl	8007808 <__mdiff>
 8006ede:	68c2      	ldr	r2, [r0, #12]
 8006ee0:	f109 3bff 	add.w	fp, r9, #4294967295
 8006ee4:	4605      	mov	r5, r0
 8006ee6:	bb02      	cbnz	r2, 8006f2a <_dtoa_r+0xa62>
 8006ee8:	4601      	mov	r1, r0
 8006eea:	ee18 0a10 	vmov	r0, s16
 8006eee:	f000 fc6f 	bl	80077d0 <__mcmp>
 8006ef2:	4602      	mov	r2, r0
 8006ef4:	4629      	mov	r1, r5
 8006ef6:	4620      	mov	r0, r4
 8006ef8:	9207      	str	r2, [sp, #28]
 8006efa:	f000 fa27 	bl	800734c <_Bfree>
 8006efe:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8006f02:	ea43 0102 	orr.w	r1, r3, r2
 8006f06:	9b04      	ldr	r3, [sp, #16]
 8006f08:	430b      	orrs	r3, r1
 8006f0a:	464d      	mov	r5, r9
 8006f0c:	d10f      	bne.n	8006f2e <_dtoa_r+0xa66>
 8006f0e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8006f12:	d02a      	beq.n	8006f6a <_dtoa_r+0xaa2>
 8006f14:	9b03      	ldr	r3, [sp, #12]
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	dd02      	ble.n	8006f20 <_dtoa_r+0xa58>
 8006f1a:	9b02      	ldr	r3, [sp, #8]
 8006f1c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8006f20:	f88b a000 	strb.w	sl, [fp]
 8006f24:	e775      	b.n	8006e12 <_dtoa_r+0x94a>
 8006f26:	4638      	mov	r0, r7
 8006f28:	e7ba      	b.n	8006ea0 <_dtoa_r+0x9d8>
 8006f2a:	2201      	movs	r2, #1
 8006f2c:	e7e2      	b.n	8006ef4 <_dtoa_r+0xa2c>
 8006f2e:	9b03      	ldr	r3, [sp, #12]
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	db04      	blt.n	8006f3e <_dtoa_r+0xa76>
 8006f34:	9906      	ldr	r1, [sp, #24]
 8006f36:	430b      	orrs	r3, r1
 8006f38:	9904      	ldr	r1, [sp, #16]
 8006f3a:	430b      	orrs	r3, r1
 8006f3c:	d122      	bne.n	8006f84 <_dtoa_r+0xabc>
 8006f3e:	2a00      	cmp	r2, #0
 8006f40:	ddee      	ble.n	8006f20 <_dtoa_r+0xa58>
 8006f42:	ee18 1a10 	vmov	r1, s16
 8006f46:	2201      	movs	r2, #1
 8006f48:	4620      	mov	r0, r4
 8006f4a:	f000 fbd1 	bl	80076f0 <__lshift>
 8006f4e:	4631      	mov	r1, r6
 8006f50:	ee08 0a10 	vmov	s16, r0
 8006f54:	f000 fc3c 	bl	80077d0 <__mcmp>
 8006f58:	2800      	cmp	r0, #0
 8006f5a:	dc03      	bgt.n	8006f64 <_dtoa_r+0xa9c>
 8006f5c:	d1e0      	bne.n	8006f20 <_dtoa_r+0xa58>
 8006f5e:	f01a 0f01 	tst.w	sl, #1
 8006f62:	d0dd      	beq.n	8006f20 <_dtoa_r+0xa58>
 8006f64:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8006f68:	d1d7      	bne.n	8006f1a <_dtoa_r+0xa52>
 8006f6a:	2339      	movs	r3, #57	; 0x39
 8006f6c:	f88b 3000 	strb.w	r3, [fp]
 8006f70:	462b      	mov	r3, r5
 8006f72:	461d      	mov	r5, r3
 8006f74:	3b01      	subs	r3, #1
 8006f76:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8006f7a:	2a39      	cmp	r2, #57	; 0x39
 8006f7c:	d071      	beq.n	8007062 <_dtoa_r+0xb9a>
 8006f7e:	3201      	adds	r2, #1
 8006f80:	701a      	strb	r2, [r3, #0]
 8006f82:	e746      	b.n	8006e12 <_dtoa_r+0x94a>
 8006f84:	2a00      	cmp	r2, #0
 8006f86:	dd07      	ble.n	8006f98 <_dtoa_r+0xad0>
 8006f88:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8006f8c:	d0ed      	beq.n	8006f6a <_dtoa_r+0xaa2>
 8006f8e:	f10a 0301 	add.w	r3, sl, #1
 8006f92:	f88b 3000 	strb.w	r3, [fp]
 8006f96:	e73c      	b.n	8006e12 <_dtoa_r+0x94a>
 8006f98:	9b05      	ldr	r3, [sp, #20]
 8006f9a:	f809 ac01 	strb.w	sl, [r9, #-1]
 8006f9e:	4599      	cmp	r9, r3
 8006fa0:	d047      	beq.n	8007032 <_dtoa_r+0xb6a>
 8006fa2:	ee18 1a10 	vmov	r1, s16
 8006fa6:	2300      	movs	r3, #0
 8006fa8:	220a      	movs	r2, #10
 8006faa:	4620      	mov	r0, r4
 8006fac:	f000 f9f0 	bl	8007390 <__multadd>
 8006fb0:	45b8      	cmp	r8, r7
 8006fb2:	ee08 0a10 	vmov	s16, r0
 8006fb6:	f04f 0300 	mov.w	r3, #0
 8006fba:	f04f 020a 	mov.w	r2, #10
 8006fbe:	4641      	mov	r1, r8
 8006fc0:	4620      	mov	r0, r4
 8006fc2:	d106      	bne.n	8006fd2 <_dtoa_r+0xb0a>
 8006fc4:	f000 f9e4 	bl	8007390 <__multadd>
 8006fc8:	4680      	mov	r8, r0
 8006fca:	4607      	mov	r7, r0
 8006fcc:	f109 0901 	add.w	r9, r9, #1
 8006fd0:	e772      	b.n	8006eb8 <_dtoa_r+0x9f0>
 8006fd2:	f000 f9dd 	bl	8007390 <__multadd>
 8006fd6:	4639      	mov	r1, r7
 8006fd8:	4680      	mov	r8, r0
 8006fda:	2300      	movs	r3, #0
 8006fdc:	220a      	movs	r2, #10
 8006fde:	4620      	mov	r0, r4
 8006fe0:	f000 f9d6 	bl	8007390 <__multadd>
 8006fe4:	4607      	mov	r7, r0
 8006fe6:	e7f1      	b.n	8006fcc <_dtoa_r+0xb04>
 8006fe8:	9b03      	ldr	r3, [sp, #12]
 8006fea:	9302      	str	r3, [sp, #8]
 8006fec:	9d01      	ldr	r5, [sp, #4]
 8006fee:	ee18 0a10 	vmov	r0, s16
 8006ff2:	4631      	mov	r1, r6
 8006ff4:	f7ff f9da 	bl	80063ac <quorem>
 8006ff8:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8006ffc:	9b01      	ldr	r3, [sp, #4]
 8006ffe:	f805 ab01 	strb.w	sl, [r5], #1
 8007002:	1aea      	subs	r2, r5, r3
 8007004:	9b02      	ldr	r3, [sp, #8]
 8007006:	4293      	cmp	r3, r2
 8007008:	dd09      	ble.n	800701e <_dtoa_r+0xb56>
 800700a:	ee18 1a10 	vmov	r1, s16
 800700e:	2300      	movs	r3, #0
 8007010:	220a      	movs	r2, #10
 8007012:	4620      	mov	r0, r4
 8007014:	f000 f9bc 	bl	8007390 <__multadd>
 8007018:	ee08 0a10 	vmov	s16, r0
 800701c:	e7e7      	b.n	8006fee <_dtoa_r+0xb26>
 800701e:	9b02      	ldr	r3, [sp, #8]
 8007020:	2b00      	cmp	r3, #0
 8007022:	bfc8      	it	gt
 8007024:	461d      	movgt	r5, r3
 8007026:	9b01      	ldr	r3, [sp, #4]
 8007028:	bfd8      	it	le
 800702a:	2501      	movle	r5, #1
 800702c:	441d      	add	r5, r3
 800702e:	f04f 0800 	mov.w	r8, #0
 8007032:	ee18 1a10 	vmov	r1, s16
 8007036:	2201      	movs	r2, #1
 8007038:	4620      	mov	r0, r4
 800703a:	f000 fb59 	bl	80076f0 <__lshift>
 800703e:	4631      	mov	r1, r6
 8007040:	ee08 0a10 	vmov	s16, r0
 8007044:	f000 fbc4 	bl	80077d0 <__mcmp>
 8007048:	2800      	cmp	r0, #0
 800704a:	dc91      	bgt.n	8006f70 <_dtoa_r+0xaa8>
 800704c:	d102      	bne.n	8007054 <_dtoa_r+0xb8c>
 800704e:	f01a 0f01 	tst.w	sl, #1
 8007052:	d18d      	bne.n	8006f70 <_dtoa_r+0xaa8>
 8007054:	462b      	mov	r3, r5
 8007056:	461d      	mov	r5, r3
 8007058:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800705c:	2a30      	cmp	r2, #48	; 0x30
 800705e:	d0fa      	beq.n	8007056 <_dtoa_r+0xb8e>
 8007060:	e6d7      	b.n	8006e12 <_dtoa_r+0x94a>
 8007062:	9a01      	ldr	r2, [sp, #4]
 8007064:	429a      	cmp	r2, r3
 8007066:	d184      	bne.n	8006f72 <_dtoa_r+0xaaa>
 8007068:	9b00      	ldr	r3, [sp, #0]
 800706a:	3301      	adds	r3, #1
 800706c:	9300      	str	r3, [sp, #0]
 800706e:	2331      	movs	r3, #49	; 0x31
 8007070:	7013      	strb	r3, [r2, #0]
 8007072:	e6ce      	b.n	8006e12 <_dtoa_r+0x94a>
 8007074:	4b09      	ldr	r3, [pc, #36]	; (800709c <_dtoa_r+0xbd4>)
 8007076:	f7ff ba95 	b.w	80065a4 <_dtoa_r+0xdc>
 800707a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800707c:	2b00      	cmp	r3, #0
 800707e:	f47f aa6e 	bne.w	800655e <_dtoa_r+0x96>
 8007082:	4b07      	ldr	r3, [pc, #28]	; (80070a0 <_dtoa_r+0xbd8>)
 8007084:	f7ff ba8e 	b.w	80065a4 <_dtoa_r+0xdc>
 8007088:	9b02      	ldr	r3, [sp, #8]
 800708a:	2b00      	cmp	r3, #0
 800708c:	dcae      	bgt.n	8006fec <_dtoa_r+0xb24>
 800708e:	9b06      	ldr	r3, [sp, #24]
 8007090:	2b02      	cmp	r3, #2
 8007092:	f73f aea8 	bgt.w	8006de6 <_dtoa_r+0x91e>
 8007096:	e7a9      	b.n	8006fec <_dtoa_r+0xb24>
 8007098:	08008607 	.word	0x08008607
 800709c:	08008564 	.word	0x08008564
 80070a0:	08008588 	.word	0x08008588

080070a4 <std>:
 80070a4:	2300      	movs	r3, #0
 80070a6:	b510      	push	{r4, lr}
 80070a8:	4604      	mov	r4, r0
 80070aa:	e9c0 3300 	strd	r3, r3, [r0]
 80070ae:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80070b2:	6083      	str	r3, [r0, #8]
 80070b4:	8181      	strh	r1, [r0, #12]
 80070b6:	6643      	str	r3, [r0, #100]	; 0x64
 80070b8:	81c2      	strh	r2, [r0, #14]
 80070ba:	6183      	str	r3, [r0, #24]
 80070bc:	4619      	mov	r1, r3
 80070be:	2208      	movs	r2, #8
 80070c0:	305c      	adds	r0, #92	; 0x5c
 80070c2:	f7fe fce9 	bl	8005a98 <memset>
 80070c6:	4b05      	ldr	r3, [pc, #20]	; (80070dc <std+0x38>)
 80070c8:	6263      	str	r3, [r4, #36]	; 0x24
 80070ca:	4b05      	ldr	r3, [pc, #20]	; (80070e0 <std+0x3c>)
 80070cc:	62a3      	str	r3, [r4, #40]	; 0x28
 80070ce:	4b05      	ldr	r3, [pc, #20]	; (80070e4 <std+0x40>)
 80070d0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80070d2:	4b05      	ldr	r3, [pc, #20]	; (80070e8 <std+0x44>)
 80070d4:	6224      	str	r4, [r4, #32]
 80070d6:	6323      	str	r3, [r4, #48]	; 0x30
 80070d8:	bd10      	pop	{r4, pc}
 80070da:	bf00      	nop
 80070dc:	08007e95 	.word	0x08007e95
 80070e0:	08007eb7 	.word	0x08007eb7
 80070e4:	08007eef 	.word	0x08007eef
 80070e8:	08007f13 	.word	0x08007f13

080070ec <_cleanup_r>:
 80070ec:	4901      	ldr	r1, [pc, #4]	; (80070f4 <_cleanup_r+0x8>)
 80070ee:	f000 b8af 	b.w	8007250 <_fwalk_reent>
 80070f2:	bf00      	nop
 80070f4:	08008229 	.word	0x08008229

080070f8 <__sfmoreglue>:
 80070f8:	b570      	push	{r4, r5, r6, lr}
 80070fa:	2268      	movs	r2, #104	; 0x68
 80070fc:	1e4d      	subs	r5, r1, #1
 80070fe:	4355      	muls	r5, r2
 8007100:	460e      	mov	r6, r1
 8007102:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8007106:	f000 fce7 	bl	8007ad8 <_malloc_r>
 800710a:	4604      	mov	r4, r0
 800710c:	b140      	cbz	r0, 8007120 <__sfmoreglue+0x28>
 800710e:	2100      	movs	r1, #0
 8007110:	e9c0 1600 	strd	r1, r6, [r0]
 8007114:	300c      	adds	r0, #12
 8007116:	60a0      	str	r0, [r4, #8]
 8007118:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800711c:	f7fe fcbc 	bl	8005a98 <memset>
 8007120:	4620      	mov	r0, r4
 8007122:	bd70      	pop	{r4, r5, r6, pc}

08007124 <__sfp_lock_acquire>:
 8007124:	4801      	ldr	r0, [pc, #4]	; (800712c <__sfp_lock_acquire+0x8>)
 8007126:	f000 b8b8 	b.w	800729a <__retarget_lock_acquire_recursive>
 800712a:	bf00      	nop
 800712c:	200003d5 	.word	0x200003d5

08007130 <__sfp_lock_release>:
 8007130:	4801      	ldr	r0, [pc, #4]	; (8007138 <__sfp_lock_release+0x8>)
 8007132:	f000 b8b3 	b.w	800729c <__retarget_lock_release_recursive>
 8007136:	bf00      	nop
 8007138:	200003d5 	.word	0x200003d5

0800713c <__sinit_lock_acquire>:
 800713c:	4801      	ldr	r0, [pc, #4]	; (8007144 <__sinit_lock_acquire+0x8>)
 800713e:	f000 b8ac 	b.w	800729a <__retarget_lock_acquire_recursive>
 8007142:	bf00      	nop
 8007144:	200003d6 	.word	0x200003d6

08007148 <__sinit_lock_release>:
 8007148:	4801      	ldr	r0, [pc, #4]	; (8007150 <__sinit_lock_release+0x8>)
 800714a:	f000 b8a7 	b.w	800729c <__retarget_lock_release_recursive>
 800714e:	bf00      	nop
 8007150:	200003d6 	.word	0x200003d6

08007154 <__sinit>:
 8007154:	b510      	push	{r4, lr}
 8007156:	4604      	mov	r4, r0
 8007158:	f7ff fff0 	bl	800713c <__sinit_lock_acquire>
 800715c:	69a3      	ldr	r3, [r4, #24]
 800715e:	b11b      	cbz	r3, 8007168 <__sinit+0x14>
 8007160:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007164:	f7ff bff0 	b.w	8007148 <__sinit_lock_release>
 8007168:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800716c:	6523      	str	r3, [r4, #80]	; 0x50
 800716e:	4b13      	ldr	r3, [pc, #76]	; (80071bc <__sinit+0x68>)
 8007170:	4a13      	ldr	r2, [pc, #76]	; (80071c0 <__sinit+0x6c>)
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	62a2      	str	r2, [r4, #40]	; 0x28
 8007176:	42a3      	cmp	r3, r4
 8007178:	bf04      	itt	eq
 800717a:	2301      	moveq	r3, #1
 800717c:	61a3      	streq	r3, [r4, #24]
 800717e:	4620      	mov	r0, r4
 8007180:	f000 f820 	bl	80071c4 <__sfp>
 8007184:	6060      	str	r0, [r4, #4]
 8007186:	4620      	mov	r0, r4
 8007188:	f000 f81c 	bl	80071c4 <__sfp>
 800718c:	60a0      	str	r0, [r4, #8]
 800718e:	4620      	mov	r0, r4
 8007190:	f000 f818 	bl	80071c4 <__sfp>
 8007194:	2200      	movs	r2, #0
 8007196:	60e0      	str	r0, [r4, #12]
 8007198:	2104      	movs	r1, #4
 800719a:	6860      	ldr	r0, [r4, #4]
 800719c:	f7ff ff82 	bl	80070a4 <std>
 80071a0:	68a0      	ldr	r0, [r4, #8]
 80071a2:	2201      	movs	r2, #1
 80071a4:	2109      	movs	r1, #9
 80071a6:	f7ff ff7d 	bl	80070a4 <std>
 80071aa:	68e0      	ldr	r0, [r4, #12]
 80071ac:	2202      	movs	r2, #2
 80071ae:	2112      	movs	r1, #18
 80071b0:	f7ff ff78 	bl	80070a4 <std>
 80071b4:	2301      	movs	r3, #1
 80071b6:	61a3      	str	r3, [r4, #24]
 80071b8:	e7d2      	b.n	8007160 <__sinit+0xc>
 80071ba:	bf00      	nop
 80071bc:	08008550 	.word	0x08008550
 80071c0:	080070ed 	.word	0x080070ed

080071c4 <__sfp>:
 80071c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80071c6:	4607      	mov	r7, r0
 80071c8:	f7ff ffac 	bl	8007124 <__sfp_lock_acquire>
 80071cc:	4b1e      	ldr	r3, [pc, #120]	; (8007248 <__sfp+0x84>)
 80071ce:	681e      	ldr	r6, [r3, #0]
 80071d0:	69b3      	ldr	r3, [r6, #24]
 80071d2:	b913      	cbnz	r3, 80071da <__sfp+0x16>
 80071d4:	4630      	mov	r0, r6
 80071d6:	f7ff ffbd 	bl	8007154 <__sinit>
 80071da:	3648      	adds	r6, #72	; 0x48
 80071dc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80071e0:	3b01      	subs	r3, #1
 80071e2:	d503      	bpl.n	80071ec <__sfp+0x28>
 80071e4:	6833      	ldr	r3, [r6, #0]
 80071e6:	b30b      	cbz	r3, 800722c <__sfp+0x68>
 80071e8:	6836      	ldr	r6, [r6, #0]
 80071ea:	e7f7      	b.n	80071dc <__sfp+0x18>
 80071ec:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80071f0:	b9d5      	cbnz	r5, 8007228 <__sfp+0x64>
 80071f2:	4b16      	ldr	r3, [pc, #88]	; (800724c <__sfp+0x88>)
 80071f4:	60e3      	str	r3, [r4, #12]
 80071f6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80071fa:	6665      	str	r5, [r4, #100]	; 0x64
 80071fc:	f000 f84c 	bl	8007298 <__retarget_lock_init_recursive>
 8007200:	f7ff ff96 	bl	8007130 <__sfp_lock_release>
 8007204:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8007208:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800720c:	6025      	str	r5, [r4, #0]
 800720e:	61a5      	str	r5, [r4, #24]
 8007210:	2208      	movs	r2, #8
 8007212:	4629      	mov	r1, r5
 8007214:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007218:	f7fe fc3e 	bl	8005a98 <memset>
 800721c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007220:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8007224:	4620      	mov	r0, r4
 8007226:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007228:	3468      	adds	r4, #104	; 0x68
 800722a:	e7d9      	b.n	80071e0 <__sfp+0x1c>
 800722c:	2104      	movs	r1, #4
 800722e:	4638      	mov	r0, r7
 8007230:	f7ff ff62 	bl	80070f8 <__sfmoreglue>
 8007234:	4604      	mov	r4, r0
 8007236:	6030      	str	r0, [r6, #0]
 8007238:	2800      	cmp	r0, #0
 800723a:	d1d5      	bne.n	80071e8 <__sfp+0x24>
 800723c:	f7ff ff78 	bl	8007130 <__sfp_lock_release>
 8007240:	230c      	movs	r3, #12
 8007242:	603b      	str	r3, [r7, #0]
 8007244:	e7ee      	b.n	8007224 <__sfp+0x60>
 8007246:	bf00      	nop
 8007248:	08008550 	.word	0x08008550
 800724c:	ffff0001 	.word	0xffff0001

08007250 <_fwalk_reent>:
 8007250:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007254:	4606      	mov	r6, r0
 8007256:	4688      	mov	r8, r1
 8007258:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800725c:	2700      	movs	r7, #0
 800725e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007262:	f1b9 0901 	subs.w	r9, r9, #1
 8007266:	d505      	bpl.n	8007274 <_fwalk_reent+0x24>
 8007268:	6824      	ldr	r4, [r4, #0]
 800726a:	2c00      	cmp	r4, #0
 800726c:	d1f7      	bne.n	800725e <_fwalk_reent+0xe>
 800726e:	4638      	mov	r0, r7
 8007270:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007274:	89ab      	ldrh	r3, [r5, #12]
 8007276:	2b01      	cmp	r3, #1
 8007278:	d907      	bls.n	800728a <_fwalk_reent+0x3a>
 800727a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800727e:	3301      	adds	r3, #1
 8007280:	d003      	beq.n	800728a <_fwalk_reent+0x3a>
 8007282:	4629      	mov	r1, r5
 8007284:	4630      	mov	r0, r6
 8007286:	47c0      	blx	r8
 8007288:	4307      	orrs	r7, r0
 800728a:	3568      	adds	r5, #104	; 0x68
 800728c:	e7e9      	b.n	8007262 <_fwalk_reent+0x12>
	...

08007290 <_localeconv_r>:
 8007290:	4800      	ldr	r0, [pc, #0]	; (8007294 <_localeconv_r+0x4>)
 8007292:	4770      	bx	lr
 8007294:	20000178 	.word	0x20000178

08007298 <__retarget_lock_init_recursive>:
 8007298:	4770      	bx	lr

0800729a <__retarget_lock_acquire_recursive>:
 800729a:	4770      	bx	lr

0800729c <__retarget_lock_release_recursive>:
 800729c:	4770      	bx	lr
	...

080072a0 <malloc>:
 80072a0:	4b02      	ldr	r3, [pc, #8]	; (80072ac <malloc+0xc>)
 80072a2:	4601      	mov	r1, r0
 80072a4:	6818      	ldr	r0, [r3, #0]
 80072a6:	f000 bc17 	b.w	8007ad8 <_malloc_r>
 80072aa:	bf00      	nop
 80072ac:	20000024 	.word	0x20000024

080072b0 <memcpy>:
 80072b0:	440a      	add	r2, r1
 80072b2:	4291      	cmp	r1, r2
 80072b4:	f100 33ff 	add.w	r3, r0, #4294967295
 80072b8:	d100      	bne.n	80072bc <memcpy+0xc>
 80072ba:	4770      	bx	lr
 80072bc:	b510      	push	{r4, lr}
 80072be:	f811 4b01 	ldrb.w	r4, [r1], #1
 80072c2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80072c6:	4291      	cmp	r1, r2
 80072c8:	d1f9      	bne.n	80072be <memcpy+0xe>
 80072ca:	bd10      	pop	{r4, pc}

080072cc <_Balloc>:
 80072cc:	b570      	push	{r4, r5, r6, lr}
 80072ce:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80072d0:	4604      	mov	r4, r0
 80072d2:	460d      	mov	r5, r1
 80072d4:	b976      	cbnz	r6, 80072f4 <_Balloc+0x28>
 80072d6:	2010      	movs	r0, #16
 80072d8:	f7ff ffe2 	bl	80072a0 <malloc>
 80072dc:	4602      	mov	r2, r0
 80072de:	6260      	str	r0, [r4, #36]	; 0x24
 80072e0:	b920      	cbnz	r0, 80072ec <_Balloc+0x20>
 80072e2:	4b18      	ldr	r3, [pc, #96]	; (8007344 <_Balloc+0x78>)
 80072e4:	4818      	ldr	r0, [pc, #96]	; (8007348 <_Balloc+0x7c>)
 80072e6:	2166      	movs	r1, #102	; 0x66
 80072e8:	f000 feea 	bl	80080c0 <__assert_func>
 80072ec:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80072f0:	6006      	str	r6, [r0, #0]
 80072f2:	60c6      	str	r6, [r0, #12]
 80072f4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80072f6:	68f3      	ldr	r3, [r6, #12]
 80072f8:	b183      	cbz	r3, 800731c <_Balloc+0x50>
 80072fa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80072fc:	68db      	ldr	r3, [r3, #12]
 80072fe:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007302:	b9b8      	cbnz	r0, 8007334 <_Balloc+0x68>
 8007304:	2101      	movs	r1, #1
 8007306:	fa01 f605 	lsl.w	r6, r1, r5
 800730a:	1d72      	adds	r2, r6, #5
 800730c:	0092      	lsls	r2, r2, #2
 800730e:	4620      	mov	r0, r4
 8007310:	f000 fb60 	bl	80079d4 <_calloc_r>
 8007314:	b160      	cbz	r0, 8007330 <_Balloc+0x64>
 8007316:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800731a:	e00e      	b.n	800733a <_Balloc+0x6e>
 800731c:	2221      	movs	r2, #33	; 0x21
 800731e:	2104      	movs	r1, #4
 8007320:	4620      	mov	r0, r4
 8007322:	f000 fb57 	bl	80079d4 <_calloc_r>
 8007326:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007328:	60f0      	str	r0, [r6, #12]
 800732a:	68db      	ldr	r3, [r3, #12]
 800732c:	2b00      	cmp	r3, #0
 800732e:	d1e4      	bne.n	80072fa <_Balloc+0x2e>
 8007330:	2000      	movs	r0, #0
 8007332:	bd70      	pop	{r4, r5, r6, pc}
 8007334:	6802      	ldr	r2, [r0, #0]
 8007336:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800733a:	2300      	movs	r3, #0
 800733c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007340:	e7f7      	b.n	8007332 <_Balloc+0x66>
 8007342:	bf00      	nop
 8007344:	08008595 	.word	0x08008595
 8007348:	08008678 	.word	0x08008678

0800734c <_Bfree>:
 800734c:	b570      	push	{r4, r5, r6, lr}
 800734e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007350:	4605      	mov	r5, r0
 8007352:	460c      	mov	r4, r1
 8007354:	b976      	cbnz	r6, 8007374 <_Bfree+0x28>
 8007356:	2010      	movs	r0, #16
 8007358:	f7ff ffa2 	bl	80072a0 <malloc>
 800735c:	4602      	mov	r2, r0
 800735e:	6268      	str	r0, [r5, #36]	; 0x24
 8007360:	b920      	cbnz	r0, 800736c <_Bfree+0x20>
 8007362:	4b09      	ldr	r3, [pc, #36]	; (8007388 <_Bfree+0x3c>)
 8007364:	4809      	ldr	r0, [pc, #36]	; (800738c <_Bfree+0x40>)
 8007366:	218a      	movs	r1, #138	; 0x8a
 8007368:	f000 feaa 	bl	80080c0 <__assert_func>
 800736c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007370:	6006      	str	r6, [r0, #0]
 8007372:	60c6      	str	r6, [r0, #12]
 8007374:	b13c      	cbz	r4, 8007386 <_Bfree+0x3a>
 8007376:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007378:	6862      	ldr	r2, [r4, #4]
 800737a:	68db      	ldr	r3, [r3, #12]
 800737c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007380:	6021      	str	r1, [r4, #0]
 8007382:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007386:	bd70      	pop	{r4, r5, r6, pc}
 8007388:	08008595 	.word	0x08008595
 800738c:	08008678 	.word	0x08008678

08007390 <__multadd>:
 8007390:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007394:	690d      	ldr	r5, [r1, #16]
 8007396:	4607      	mov	r7, r0
 8007398:	460c      	mov	r4, r1
 800739a:	461e      	mov	r6, r3
 800739c:	f101 0c14 	add.w	ip, r1, #20
 80073a0:	2000      	movs	r0, #0
 80073a2:	f8dc 3000 	ldr.w	r3, [ip]
 80073a6:	b299      	uxth	r1, r3
 80073a8:	fb02 6101 	mla	r1, r2, r1, r6
 80073ac:	0c1e      	lsrs	r6, r3, #16
 80073ae:	0c0b      	lsrs	r3, r1, #16
 80073b0:	fb02 3306 	mla	r3, r2, r6, r3
 80073b4:	b289      	uxth	r1, r1
 80073b6:	3001      	adds	r0, #1
 80073b8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80073bc:	4285      	cmp	r5, r0
 80073be:	f84c 1b04 	str.w	r1, [ip], #4
 80073c2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80073c6:	dcec      	bgt.n	80073a2 <__multadd+0x12>
 80073c8:	b30e      	cbz	r6, 800740e <__multadd+0x7e>
 80073ca:	68a3      	ldr	r3, [r4, #8]
 80073cc:	42ab      	cmp	r3, r5
 80073ce:	dc19      	bgt.n	8007404 <__multadd+0x74>
 80073d0:	6861      	ldr	r1, [r4, #4]
 80073d2:	4638      	mov	r0, r7
 80073d4:	3101      	adds	r1, #1
 80073d6:	f7ff ff79 	bl	80072cc <_Balloc>
 80073da:	4680      	mov	r8, r0
 80073dc:	b928      	cbnz	r0, 80073ea <__multadd+0x5a>
 80073de:	4602      	mov	r2, r0
 80073e0:	4b0c      	ldr	r3, [pc, #48]	; (8007414 <__multadd+0x84>)
 80073e2:	480d      	ldr	r0, [pc, #52]	; (8007418 <__multadd+0x88>)
 80073e4:	21b5      	movs	r1, #181	; 0xb5
 80073e6:	f000 fe6b 	bl	80080c0 <__assert_func>
 80073ea:	6922      	ldr	r2, [r4, #16]
 80073ec:	3202      	adds	r2, #2
 80073ee:	f104 010c 	add.w	r1, r4, #12
 80073f2:	0092      	lsls	r2, r2, #2
 80073f4:	300c      	adds	r0, #12
 80073f6:	f7ff ff5b 	bl	80072b0 <memcpy>
 80073fa:	4621      	mov	r1, r4
 80073fc:	4638      	mov	r0, r7
 80073fe:	f7ff ffa5 	bl	800734c <_Bfree>
 8007402:	4644      	mov	r4, r8
 8007404:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007408:	3501      	adds	r5, #1
 800740a:	615e      	str	r6, [r3, #20]
 800740c:	6125      	str	r5, [r4, #16]
 800740e:	4620      	mov	r0, r4
 8007410:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007414:	08008607 	.word	0x08008607
 8007418:	08008678 	.word	0x08008678

0800741c <__hi0bits>:
 800741c:	0c03      	lsrs	r3, r0, #16
 800741e:	041b      	lsls	r3, r3, #16
 8007420:	b9d3      	cbnz	r3, 8007458 <__hi0bits+0x3c>
 8007422:	0400      	lsls	r0, r0, #16
 8007424:	2310      	movs	r3, #16
 8007426:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800742a:	bf04      	itt	eq
 800742c:	0200      	lsleq	r0, r0, #8
 800742e:	3308      	addeq	r3, #8
 8007430:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8007434:	bf04      	itt	eq
 8007436:	0100      	lsleq	r0, r0, #4
 8007438:	3304      	addeq	r3, #4
 800743a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800743e:	bf04      	itt	eq
 8007440:	0080      	lsleq	r0, r0, #2
 8007442:	3302      	addeq	r3, #2
 8007444:	2800      	cmp	r0, #0
 8007446:	db05      	blt.n	8007454 <__hi0bits+0x38>
 8007448:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800744c:	f103 0301 	add.w	r3, r3, #1
 8007450:	bf08      	it	eq
 8007452:	2320      	moveq	r3, #32
 8007454:	4618      	mov	r0, r3
 8007456:	4770      	bx	lr
 8007458:	2300      	movs	r3, #0
 800745a:	e7e4      	b.n	8007426 <__hi0bits+0xa>

0800745c <__lo0bits>:
 800745c:	6803      	ldr	r3, [r0, #0]
 800745e:	f013 0207 	ands.w	r2, r3, #7
 8007462:	4601      	mov	r1, r0
 8007464:	d00b      	beq.n	800747e <__lo0bits+0x22>
 8007466:	07da      	lsls	r2, r3, #31
 8007468:	d423      	bmi.n	80074b2 <__lo0bits+0x56>
 800746a:	0798      	lsls	r0, r3, #30
 800746c:	bf49      	itett	mi
 800746e:	085b      	lsrmi	r3, r3, #1
 8007470:	089b      	lsrpl	r3, r3, #2
 8007472:	2001      	movmi	r0, #1
 8007474:	600b      	strmi	r3, [r1, #0]
 8007476:	bf5c      	itt	pl
 8007478:	600b      	strpl	r3, [r1, #0]
 800747a:	2002      	movpl	r0, #2
 800747c:	4770      	bx	lr
 800747e:	b298      	uxth	r0, r3
 8007480:	b9a8      	cbnz	r0, 80074ae <__lo0bits+0x52>
 8007482:	0c1b      	lsrs	r3, r3, #16
 8007484:	2010      	movs	r0, #16
 8007486:	b2da      	uxtb	r2, r3
 8007488:	b90a      	cbnz	r2, 800748e <__lo0bits+0x32>
 800748a:	3008      	adds	r0, #8
 800748c:	0a1b      	lsrs	r3, r3, #8
 800748e:	071a      	lsls	r2, r3, #28
 8007490:	bf04      	itt	eq
 8007492:	091b      	lsreq	r3, r3, #4
 8007494:	3004      	addeq	r0, #4
 8007496:	079a      	lsls	r2, r3, #30
 8007498:	bf04      	itt	eq
 800749a:	089b      	lsreq	r3, r3, #2
 800749c:	3002      	addeq	r0, #2
 800749e:	07da      	lsls	r2, r3, #31
 80074a0:	d403      	bmi.n	80074aa <__lo0bits+0x4e>
 80074a2:	085b      	lsrs	r3, r3, #1
 80074a4:	f100 0001 	add.w	r0, r0, #1
 80074a8:	d005      	beq.n	80074b6 <__lo0bits+0x5a>
 80074aa:	600b      	str	r3, [r1, #0]
 80074ac:	4770      	bx	lr
 80074ae:	4610      	mov	r0, r2
 80074b0:	e7e9      	b.n	8007486 <__lo0bits+0x2a>
 80074b2:	2000      	movs	r0, #0
 80074b4:	4770      	bx	lr
 80074b6:	2020      	movs	r0, #32
 80074b8:	4770      	bx	lr
	...

080074bc <__i2b>:
 80074bc:	b510      	push	{r4, lr}
 80074be:	460c      	mov	r4, r1
 80074c0:	2101      	movs	r1, #1
 80074c2:	f7ff ff03 	bl	80072cc <_Balloc>
 80074c6:	4602      	mov	r2, r0
 80074c8:	b928      	cbnz	r0, 80074d6 <__i2b+0x1a>
 80074ca:	4b05      	ldr	r3, [pc, #20]	; (80074e0 <__i2b+0x24>)
 80074cc:	4805      	ldr	r0, [pc, #20]	; (80074e4 <__i2b+0x28>)
 80074ce:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80074d2:	f000 fdf5 	bl	80080c0 <__assert_func>
 80074d6:	2301      	movs	r3, #1
 80074d8:	6144      	str	r4, [r0, #20]
 80074da:	6103      	str	r3, [r0, #16]
 80074dc:	bd10      	pop	{r4, pc}
 80074de:	bf00      	nop
 80074e0:	08008607 	.word	0x08008607
 80074e4:	08008678 	.word	0x08008678

080074e8 <__multiply>:
 80074e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80074ec:	4691      	mov	r9, r2
 80074ee:	690a      	ldr	r2, [r1, #16]
 80074f0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80074f4:	429a      	cmp	r2, r3
 80074f6:	bfb8      	it	lt
 80074f8:	460b      	movlt	r3, r1
 80074fa:	460c      	mov	r4, r1
 80074fc:	bfbc      	itt	lt
 80074fe:	464c      	movlt	r4, r9
 8007500:	4699      	movlt	r9, r3
 8007502:	6927      	ldr	r7, [r4, #16]
 8007504:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007508:	68a3      	ldr	r3, [r4, #8]
 800750a:	6861      	ldr	r1, [r4, #4]
 800750c:	eb07 060a 	add.w	r6, r7, sl
 8007510:	42b3      	cmp	r3, r6
 8007512:	b085      	sub	sp, #20
 8007514:	bfb8      	it	lt
 8007516:	3101      	addlt	r1, #1
 8007518:	f7ff fed8 	bl	80072cc <_Balloc>
 800751c:	b930      	cbnz	r0, 800752c <__multiply+0x44>
 800751e:	4602      	mov	r2, r0
 8007520:	4b44      	ldr	r3, [pc, #272]	; (8007634 <__multiply+0x14c>)
 8007522:	4845      	ldr	r0, [pc, #276]	; (8007638 <__multiply+0x150>)
 8007524:	f240 115d 	movw	r1, #349	; 0x15d
 8007528:	f000 fdca 	bl	80080c0 <__assert_func>
 800752c:	f100 0514 	add.w	r5, r0, #20
 8007530:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007534:	462b      	mov	r3, r5
 8007536:	2200      	movs	r2, #0
 8007538:	4543      	cmp	r3, r8
 800753a:	d321      	bcc.n	8007580 <__multiply+0x98>
 800753c:	f104 0314 	add.w	r3, r4, #20
 8007540:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8007544:	f109 0314 	add.w	r3, r9, #20
 8007548:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800754c:	9202      	str	r2, [sp, #8]
 800754e:	1b3a      	subs	r2, r7, r4
 8007550:	3a15      	subs	r2, #21
 8007552:	f022 0203 	bic.w	r2, r2, #3
 8007556:	3204      	adds	r2, #4
 8007558:	f104 0115 	add.w	r1, r4, #21
 800755c:	428f      	cmp	r7, r1
 800755e:	bf38      	it	cc
 8007560:	2204      	movcc	r2, #4
 8007562:	9201      	str	r2, [sp, #4]
 8007564:	9a02      	ldr	r2, [sp, #8]
 8007566:	9303      	str	r3, [sp, #12]
 8007568:	429a      	cmp	r2, r3
 800756a:	d80c      	bhi.n	8007586 <__multiply+0x9e>
 800756c:	2e00      	cmp	r6, #0
 800756e:	dd03      	ble.n	8007578 <__multiply+0x90>
 8007570:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007574:	2b00      	cmp	r3, #0
 8007576:	d05a      	beq.n	800762e <__multiply+0x146>
 8007578:	6106      	str	r6, [r0, #16]
 800757a:	b005      	add	sp, #20
 800757c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007580:	f843 2b04 	str.w	r2, [r3], #4
 8007584:	e7d8      	b.n	8007538 <__multiply+0x50>
 8007586:	f8b3 a000 	ldrh.w	sl, [r3]
 800758a:	f1ba 0f00 	cmp.w	sl, #0
 800758e:	d024      	beq.n	80075da <__multiply+0xf2>
 8007590:	f104 0e14 	add.w	lr, r4, #20
 8007594:	46a9      	mov	r9, r5
 8007596:	f04f 0c00 	mov.w	ip, #0
 800759a:	f85e 2b04 	ldr.w	r2, [lr], #4
 800759e:	f8d9 1000 	ldr.w	r1, [r9]
 80075a2:	fa1f fb82 	uxth.w	fp, r2
 80075a6:	b289      	uxth	r1, r1
 80075a8:	fb0a 110b 	mla	r1, sl, fp, r1
 80075ac:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80075b0:	f8d9 2000 	ldr.w	r2, [r9]
 80075b4:	4461      	add	r1, ip
 80075b6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80075ba:	fb0a c20b 	mla	r2, sl, fp, ip
 80075be:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80075c2:	b289      	uxth	r1, r1
 80075c4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80075c8:	4577      	cmp	r7, lr
 80075ca:	f849 1b04 	str.w	r1, [r9], #4
 80075ce:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80075d2:	d8e2      	bhi.n	800759a <__multiply+0xb2>
 80075d4:	9a01      	ldr	r2, [sp, #4]
 80075d6:	f845 c002 	str.w	ip, [r5, r2]
 80075da:	9a03      	ldr	r2, [sp, #12]
 80075dc:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80075e0:	3304      	adds	r3, #4
 80075e2:	f1b9 0f00 	cmp.w	r9, #0
 80075e6:	d020      	beq.n	800762a <__multiply+0x142>
 80075e8:	6829      	ldr	r1, [r5, #0]
 80075ea:	f104 0c14 	add.w	ip, r4, #20
 80075ee:	46ae      	mov	lr, r5
 80075f0:	f04f 0a00 	mov.w	sl, #0
 80075f4:	f8bc b000 	ldrh.w	fp, [ip]
 80075f8:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80075fc:	fb09 220b 	mla	r2, r9, fp, r2
 8007600:	4492      	add	sl, r2
 8007602:	b289      	uxth	r1, r1
 8007604:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8007608:	f84e 1b04 	str.w	r1, [lr], #4
 800760c:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007610:	f8be 1000 	ldrh.w	r1, [lr]
 8007614:	0c12      	lsrs	r2, r2, #16
 8007616:	fb09 1102 	mla	r1, r9, r2, r1
 800761a:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800761e:	4567      	cmp	r7, ip
 8007620:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007624:	d8e6      	bhi.n	80075f4 <__multiply+0x10c>
 8007626:	9a01      	ldr	r2, [sp, #4]
 8007628:	50a9      	str	r1, [r5, r2]
 800762a:	3504      	adds	r5, #4
 800762c:	e79a      	b.n	8007564 <__multiply+0x7c>
 800762e:	3e01      	subs	r6, #1
 8007630:	e79c      	b.n	800756c <__multiply+0x84>
 8007632:	bf00      	nop
 8007634:	08008607 	.word	0x08008607
 8007638:	08008678 	.word	0x08008678

0800763c <__pow5mult>:
 800763c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007640:	4615      	mov	r5, r2
 8007642:	f012 0203 	ands.w	r2, r2, #3
 8007646:	4606      	mov	r6, r0
 8007648:	460f      	mov	r7, r1
 800764a:	d007      	beq.n	800765c <__pow5mult+0x20>
 800764c:	4c25      	ldr	r4, [pc, #148]	; (80076e4 <__pow5mult+0xa8>)
 800764e:	3a01      	subs	r2, #1
 8007650:	2300      	movs	r3, #0
 8007652:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007656:	f7ff fe9b 	bl	8007390 <__multadd>
 800765a:	4607      	mov	r7, r0
 800765c:	10ad      	asrs	r5, r5, #2
 800765e:	d03d      	beq.n	80076dc <__pow5mult+0xa0>
 8007660:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8007662:	b97c      	cbnz	r4, 8007684 <__pow5mult+0x48>
 8007664:	2010      	movs	r0, #16
 8007666:	f7ff fe1b 	bl	80072a0 <malloc>
 800766a:	4602      	mov	r2, r0
 800766c:	6270      	str	r0, [r6, #36]	; 0x24
 800766e:	b928      	cbnz	r0, 800767c <__pow5mult+0x40>
 8007670:	4b1d      	ldr	r3, [pc, #116]	; (80076e8 <__pow5mult+0xac>)
 8007672:	481e      	ldr	r0, [pc, #120]	; (80076ec <__pow5mult+0xb0>)
 8007674:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8007678:	f000 fd22 	bl	80080c0 <__assert_func>
 800767c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007680:	6004      	str	r4, [r0, #0]
 8007682:	60c4      	str	r4, [r0, #12]
 8007684:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007688:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800768c:	b94c      	cbnz	r4, 80076a2 <__pow5mult+0x66>
 800768e:	f240 2171 	movw	r1, #625	; 0x271
 8007692:	4630      	mov	r0, r6
 8007694:	f7ff ff12 	bl	80074bc <__i2b>
 8007698:	2300      	movs	r3, #0
 800769a:	f8c8 0008 	str.w	r0, [r8, #8]
 800769e:	4604      	mov	r4, r0
 80076a0:	6003      	str	r3, [r0, #0]
 80076a2:	f04f 0900 	mov.w	r9, #0
 80076a6:	07eb      	lsls	r3, r5, #31
 80076a8:	d50a      	bpl.n	80076c0 <__pow5mult+0x84>
 80076aa:	4639      	mov	r1, r7
 80076ac:	4622      	mov	r2, r4
 80076ae:	4630      	mov	r0, r6
 80076b0:	f7ff ff1a 	bl	80074e8 <__multiply>
 80076b4:	4639      	mov	r1, r7
 80076b6:	4680      	mov	r8, r0
 80076b8:	4630      	mov	r0, r6
 80076ba:	f7ff fe47 	bl	800734c <_Bfree>
 80076be:	4647      	mov	r7, r8
 80076c0:	106d      	asrs	r5, r5, #1
 80076c2:	d00b      	beq.n	80076dc <__pow5mult+0xa0>
 80076c4:	6820      	ldr	r0, [r4, #0]
 80076c6:	b938      	cbnz	r0, 80076d8 <__pow5mult+0x9c>
 80076c8:	4622      	mov	r2, r4
 80076ca:	4621      	mov	r1, r4
 80076cc:	4630      	mov	r0, r6
 80076ce:	f7ff ff0b 	bl	80074e8 <__multiply>
 80076d2:	6020      	str	r0, [r4, #0]
 80076d4:	f8c0 9000 	str.w	r9, [r0]
 80076d8:	4604      	mov	r4, r0
 80076da:	e7e4      	b.n	80076a6 <__pow5mult+0x6a>
 80076dc:	4638      	mov	r0, r7
 80076de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80076e2:	bf00      	nop
 80076e4:	080087c8 	.word	0x080087c8
 80076e8:	08008595 	.word	0x08008595
 80076ec:	08008678 	.word	0x08008678

080076f0 <__lshift>:
 80076f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80076f4:	460c      	mov	r4, r1
 80076f6:	6849      	ldr	r1, [r1, #4]
 80076f8:	6923      	ldr	r3, [r4, #16]
 80076fa:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80076fe:	68a3      	ldr	r3, [r4, #8]
 8007700:	4607      	mov	r7, r0
 8007702:	4691      	mov	r9, r2
 8007704:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007708:	f108 0601 	add.w	r6, r8, #1
 800770c:	42b3      	cmp	r3, r6
 800770e:	db0b      	blt.n	8007728 <__lshift+0x38>
 8007710:	4638      	mov	r0, r7
 8007712:	f7ff fddb 	bl	80072cc <_Balloc>
 8007716:	4605      	mov	r5, r0
 8007718:	b948      	cbnz	r0, 800772e <__lshift+0x3e>
 800771a:	4602      	mov	r2, r0
 800771c:	4b2a      	ldr	r3, [pc, #168]	; (80077c8 <__lshift+0xd8>)
 800771e:	482b      	ldr	r0, [pc, #172]	; (80077cc <__lshift+0xdc>)
 8007720:	f240 11d9 	movw	r1, #473	; 0x1d9
 8007724:	f000 fccc 	bl	80080c0 <__assert_func>
 8007728:	3101      	adds	r1, #1
 800772a:	005b      	lsls	r3, r3, #1
 800772c:	e7ee      	b.n	800770c <__lshift+0x1c>
 800772e:	2300      	movs	r3, #0
 8007730:	f100 0114 	add.w	r1, r0, #20
 8007734:	f100 0210 	add.w	r2, r0, #16
 8007738:	4618      	mov	r0, r3
 800773a:	4553      	cmp	r3, sl
 800773c:	db37      	blt.n	80077ae <__lshift+0xbe>
 800773e:	6920      	ldr	r0, [r4, #16]
 8007740:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007744:	f104 0314 	add.w	r3, r4, #20
 8007748:	f019 091f 	ands.w	r9, r9, #31
 800774c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007750:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8007754:	d02f      	beq.n	80077b6 <__lshift+0xc6>
 8007756:	f1c9 0e20 	rsb	lr, r9, #32
 800775a:	468a      	mov	sl, r1
 800775c:	f04f 0c00 	mov.w	ip, #0
 8007760:	681a      	ldr	r2, [r3, #0]
 8007762:	fa02 f209 	lsl.w	r2, r2, r9
 8007766:	ea42 020c 	orr.w	r2, r2, ip
 800776a:	f84a 2b04 	str.w	r2, [sl], #4
 800776e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007772:	4298      	cmp	r0, r3
 8007774:	fa22 fc0e 	lsr.w	ip, r2, lr
 8007778:	d8f2      	bhi.n	8007760 <__lshift+0x70>
 800777a:	1b03      	subs	r3, r0, r4
 800777c:	3b15      	subs	r3, #21
 800777e:	f023 0303 	bic.w	r3, r3, #3
 8007782:	3304      	adds	r3, #4
 8007784:	f104 0215 	add.w	r2, r4, #21
 8007788:	4290      	cmp	r0, r2
 800778a:	bf38      	it	cc
 800778c:	2304      	movcc	r3, #4
 800778e:	f841 c003 	str.w	ip, [r1, r3]
 8007792:	f1bc 0f00 	cmp.w	ip, #0
 8007796:	d001      	beq.n	800779c <__lshift+0xac>
 8007798:	f108 0602 	add.w	r6, r8, #2
 800779c:	3e01      	subs	r6, #1
 800779e:	4638      	mov	r0, r7
 80077a0:	612e      	str	r6, [r5, #16]
 80077a2:	4621      	mov	r1, r4
 80077a4:	f7ff fdd2 	bl	800734c <_Bfree>
 80077a8:	4628      	mov	r0, r5
 80077aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80077ae:	f842 0f04 	str.w	r0, [r2, #4]!
 80077b2:	3301      	adds	r3, #1
 80077b4:	e7c1      	b.n	800773a <__lshift+0x4a>
 80077b6:	3904      	subs	r1, #4
 80077b8:	f853 2b04 	ldr.w	r2, [r3], #4
 80077bc:	f841 2f04 	str.w	r2, [r1, #4]!
 80077c0:	4298      	cmp	r0, r3
 80077c2:	d8f9      	bhi.n	80077b8 <__lshift+0xc8>
 80077c4:	e7ea      	b.n	800779c <__lshift+0xac>
 80077c6:	bf00      	nop
 80077c8:	08008607 	.word	0x08008607
 80077cc:	08008678 	.word	0x08008678

080077d0 <__mcmp>:
 80077d0:	b530      	push	{r4, r5, lr}
 80077d2:	6902      	ldr	r2, [r0, #16]
 80077d4:	690c      	ldr	r4, [r1, #16]
 80077d6:	1b12      	subs	r2, r2, r4
 80077d8:	d10e      	bne.n	80077f8 <__mcmp+0x28>
 80077da:	f100 0314 	add.w	r3, r0, #20
 80077de:	3114      	adds	r1, #20
 80077e0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80077e4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80077e8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80077ec:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80077f0:	42a5      	cmp	r5, r4
 80077f2:	d003      	beq.n	80077fc <__mcmp+0x2c>
 80077f4:	d305      	bcc.n	8007802 <__mcmp+0x32>
 80077f6:	2201      	movs	r2, #1
 80077f8:	4610      	mov	r0, r2
 80077fa:	bd30      	pop	{r4, r5, pc}
 80077fc:	4283      	cmp	r3, r0
 80077fe:	d3f3      	bcc.n	80077e8 <__mcmp+0x18>
 8007800:	e7fa      	b.n	80077f8 <__mcmp+0x28>
 8007802:	f04f 32ff 	mov.w	r2, #4294967295
 8007806:	e7f7      	b.n	80077f8 <__mcmp+0x28>

08007808 <__mdiff>:
 8007808:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800780c:	460c      	mov	r4, r1
 800780e:	4606      	mov	r6, r0
 8007810:	4611      	mov	r1, r2
 8007812:	4620      	mov	r0, r4
 8007814:	4690      	mov	r8, r2
 8007816:	f7ff ffdb 	bl	80077d0 <__mcmp>
 800781a:	1e05      	subs	r5, r0, #0
 800781c:	d110      	bne.n	8007840 <__mdiff+0x38>
 800781e:	4629      	mov	r1, r5
 8007820:	4630      	mov	r0, r6
 8007822:	f7ff fd53 	bl	80072cc <_Balloc>
 8007826:	b930      	cbnz	r0, 8007836 <__mdiff+0x2e>
 8007828:	4b3a      	ldr	r3, [pc, #232]	; (8007914 <__mdiff+0x10c>)
 800782a:	4602      	mov	r2, r0
 800782c:	f240 2132 	movw	r1, #562	; 0x232
 8007830:	4839      	ldr	r0, [pc, #228]	; (8007918 <__mdiff+0x110>)
 8007832:	f000 fc45 	bl	80080c0 <__assert_func>
 8007836:	2301      	movs	r3, #1
 8007838:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800783c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007840:	bfa4      	itt	ge
 8007842:	4643      	movge	r3, r8
 8007844:	46a0      	movge	r8, r4
 8007846:	4630      	mov	r0, r6
 8007848:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800784c:	bfa6      	itte	ge
 800784e:	461c      	movge	r4, r3
 8007850:	2500      	movge	r5, #0
 8007852:	2501      	movlt	r5, #1
 8007854:	f7ff fd3a 	bl	80072cc <_Balloc>
 8007858:	b920      	cbnz	r0, 8007864 <__mdiff+0x5c>
 800785a:	4b2e      	ldr	r3, [pc, #184]	; (8007914 <__mdiff+0x10c>)
 800785c:	4602      	mov	r2, r0
 800785e:	f44f 7110 	mov.w	r1, #576	; 0x240
 8007862:	e7e5      	b.n	8007830 <__mdiff+0x28>
 8007864:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8007868:	6926      	ldr	r6, [r4, #16]
 800786a:	60c5      	str	r5, [r0, #12]
 800786c:	f104 0914 	add.w	r9, r4, #20
 8007870:	f108 0514 	add.w	r5, r8, #20
 8007874:	f100 0e14 	add.w	lr, r0, #20
 8007878:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800787c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8007880:	f108 0210 	add.w	r2, r8, #16
 8007884:	46f2      	mov	sl, lr
 8007886:	2100      	movs	r1, #0
 8007888:	f859 3b04 	ldr.w	r3, [r9], #4
 800788c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8007890:	fa1f f883 	uxth.w	r8, r3
 8007894:	fa11 f18b 	uxtah	r1, r1, fp
 8007898:	0c1b      	lsrs	r3, r3, #16
 800789a:	eba1 0808 	sub.w	r8, r1, r8
 800789e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80078a2:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80078a6:	fa1f f888 	uxth.w	r8, r8
 80078aa:	1419      	asrs	r1, r3, #16
 80078ac:	454e      	cmp	r6, r9
 80078ae:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80078b2:	f84a 3b04 	str.w	r3, [sl], #4
 80078b6:	d8e7      	bhi.n	8007888 <__mdiff+0x80>
 80078b8:	1b33      	subs	r3, r6, r4
 80078ba:	3b15      	subs	r3, #21
 80078bc:	f023 0303 	bic.w	r3, r3, #3
 80078c0:	3304      	adds	r3, #4
 80078c2:	3415      	adds	r4, #21
 80078c4:	42a6      	cmp	r6, r4
 80078c6:	bf38      	it	cc
 80078c8:	2304      	movcc	r3, #4
 80078ca:	441d      	add	r5, r3
 80078cc:	4473      	add	r3, lr
 80078ce:	469e      	mov	lr, r3
 80078d0:	462e      	mov	r6, r5
 80078d2:	4566      	cmp	r6, ip
 80078d4:	d30e      	bcc.n	80078f4 <__mdiff+0xec>
 80078d6:	f10c 0203 	add.w	r2, ip, #3
 80078da:	1b52      	subs	r2, r2, r5
 80078dc:	f022 0203 	bic.w	r2, r2, #3
 80078e0:	3d03      	subs	r5, #3
 80078e2:	45ac      	cmp	ip, r5
 80078e4:	bf38      	it	cc
 80078e6:	2200      	movcc	r2, #0
 80078e8:	441a      	add	r2, r3
 80078ea:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80078ee:	b17b      	cbz	r3, 8007910 <__mdiff+0x108>
 80078f0:	6107      	str	r7, [r0, #16]
 80078f2:	e7a3      	b.n	800783c <__mdiff+0x34>
 80078f4:	f856 8b04 	ldr.w	r8, [r6], #4
 80078f8:	fa11 f288 	uxtah	r2, r1, r8
 80078fc:	1414      	asrs	r4, r2, #16
 80078fe:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8007902:	b292      	uxth	r2, r2
 8007904:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8007908:	f84e 2b04 	str.w	r2, [lr], #4
 800790c:	1421      	asrs	r1, r4, #16
 800790e:	e7e0      	b.n	80078d2 <__mdiff+0xca>
 8007910:	3f01      	subs	r7, #1
 8007912:	e7ea      	b.n	80078ea <__mdiff+0xe2>
 8007914:	08008607 	.word	0x08008607
 8007918:	08008678 	.word	0x08008678

0800791c <__d2b>:
 800791c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007920:	4689      	mov	r9, r1
 8007922:	2101      	movs	r1, #1
 8007924:	ec57 6b10 	vmov	r6, r7, d0
 8007928:	4690      	mov	r8, r2
 800792a:	f7ff fccf 	bl	80072cc <_Balloc>
 800792e:	4604      	mov	r4, r0
 8007930:	b930      	cbnz	r0, 8007940 <__d2b+0x24>
 8007932:	4602      	mov	r2, r0
 8007934:	4b25      	ldr	r3, [pc, #148]	; (80079cc <__d2b+0xb0>)
 8007936:	4826      	ldr	r0, [pc, #152]	; (80079d0 <__d2b+0xb4>)
 8007938:	f240 310a 	movw	r1, #778	; 0x30a
 800793c:	f000 fbc0 	bl	80080c0 <__assert_func>
 8007940:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8007944:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007948:	bb35      	cbnz	r5, 8007998 <__d2b+0x7c>
 800794a:	2e00      	cmp	r6, #0
 800794c:	9301      	str	r3, [sp, #4]
 800794e:	d028      	beq.n	80079a2 <__d2b+0x86>
 8007950:	4668      	mov	r0, sp
 8007952:	9600      	str	r6, [sp, #0]
 8007954:	f7ff fd82 	bl	800745c <__lo0bits>
 8007958:	9900      	ldr	r1, [sp, #0]
 800795a:	b300      	cbz	r0, 800799e <__d2b+0x82>
 800795c:	9a01      	ldr	r2, [sp, #4]
 800795e:	f1c0 0320 	rsb	r3, r0, #32
 8007962:	fa02 f303 	lsl.w	r3, r2, r3
 8007966:	430b      	orrs	r3, r1
 8007968:	40c2      	lsrs	r2, r0
 800796a:	6163      	str	r3, [r4, #20]
 800796c:	9201      	str	r2, [sp, #4]
 800796e:	9b01      	ldr	r3, [sp, #4]
 8007970:	61a3      	str	r3, [r4, #24]
 8007972:	2b00      	cmp	r3, #0
 8007974:	bf14      	ite	ne
 8007976:	2202      	movne	r2, #2
 8007978:	2201      	moveq	r2, #1
 800797a:	6122      	str	r2, [r4, #16]
 800797c:	b1d5      	cbz	r5, 80079b4 <__d2b+0x98>
 800797e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8007982:	4405      	add	r5, r0
 8007984:	f8c9 5000 	str.w	r5, [r9]
 8007988:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800798c:	f8c8 0000 	str.w	r0, [r8]
 8007990:	4620      	mov	r0, r4
 8007992:	b003      	add	sp, #12
 8007994:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007998:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800799c:	e7d5      	b.n	800794a <__d2b+0x2e>
 800799e:	6161      	str	r1, [r4, #20]
 80079a0:	e7e5      	b.n	800796e <__d2b+0x52>
 80079a2:	a801      	add	r0, sp, #4
 80079a4:	f7ff fd5a 	bl	800745c <__lo0bits>
 80079a8:	9b01      	ldr	r3, [sp, #4]
 80079aa:	6163      	str	r3, [r4, #20]
 80079ac:	2201      	movs	r2, #1
 80079ae:	6122      	str	r2, [r4, #16]
 80079b0:	3020      	adds	r0, #32
 80079b2:	e7e3      	b.n	800797c <__d2b+0x60>
 80079b4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80079b8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80079bc:	f8c9 0000 	str.w	r0, [r9]
 80079c0:	6918      	ldr	r0, [r3, #16]
 80079c2:	f7ff fd2b 	bl	800741c <__hi0bits>
 80079c6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80079ca:	e7df      	b.n	800798c <__d2b+0x70>
 80079cc:	08008607 	.word	0x08008607
 80079d0:	08008678 	.word	0x08008678

080079d4 <_calloc_r>:
 80079d4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80079d6:	fba1 2402 	umull	r2, r4, r1, r2
 80079da:	b94c      	cbnz	r4, 80079f0 <_calloc_r+0x1c>
 80079dc:	4611      	mov	r1, r2
 80079de:	9201      	str	r2, [sp, #4]
 80079e0:	f000 f87a 	bl	8007ad8 <_malloc_r>
 80079e4:	9a01      	ldr	r2, [sp, #4]
 80079e6:	4605      	mov	r5, r0
 80079e8:	b930      	cbnz	r0, 80079f8 <_calloc_r+0x24>
 80079ea:	4628      	mov	r0, r5
 80079ec:	b003      	add	sp, #12
 80079ee:	bd30      	pop	{r4, r5, pc}
 80079f0:	220c      	movs	r2, #12
 80079f2:	6002      	str	r2, [r0, #0]
 80079f4:	2500      	movs	r5, #0
 80079f6:	e7f8      	b.n	80079ea <_calloc_r+0x16>
 80079f8:	4621      	mov	r1, r4
 80079fa:	f7fe f84d 	bl	8005a98 <memset>
 80079fe:	e7f4      	b.n	80079ea <_calloc_r+0x16>

08007a00 <_free_r>:
 8007a00:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007a02:	2900      	cmp	r1, #0
 8007a04:	d044      	beq.n	8007a90 <_free_r+0x90>
 8007a06:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007a0a:	9001      	str	r0, [sp, #4]
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	f1a1 0404 	sub.w	r4, r1, #4
 8007a12:	bfb8      	it	lt
 8007a14:	18e4      	addlt	r4, r4, r3
 8007a16:	f000 fcdf 	bl	80083d8 <__malloc_lock>
 8007a1a:	4a1e      	ldr	r2, [pc, #120]	; (8007a94 <_free_r+0x94>)
 8007a1c:	9801      	ldr	r0, [sp, #4]
 8007a1e:	6813      	ldr	r3, [r2, #0]
 8007a20:	b933      	cbnz	r3, 8007a30 <_free_r+0x30>
 8007a22:	6063      	str	r3, [r4, #4]
 8007a24:	6014      	str	r4, [r2, #0]
 8007a26:	b003      	add	sp, #12
 8007a28:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007a2c:	f000 bcda 	b.w	80083e4 <__malloc_unlock>
 8007a30:	42a3      	cmp	r3, r4
 8007a32:	d908      	bls.n	8007a46 <_free_r+0x46>
 8007a34:	6825      	ldr	r5, [r4, #0]
 8007a36:	1961      	adds	r1, r4, r5
 8007a38:	428b      	cmp	r3, r1
 8007a3a:	bf01      	itttt	eq
 8007a3c:	6819      	ldreq	r1, [r3, #0]
 8007a3e:	685b      	ldreq	r3, [r3, #4]
 8007a40:	1949      	addeq	r1, r1, r5
 8007a42:	6021      	streq	r1, [r4, #0]
 8007a44:	e7ed      	b.n	8007a22 <_free_r+0x22>
 8007a46:	461a      	mov	r2, r3
 8007a48:	685b      	ldr	r3, [r3, #4]
 8007a4a:	b10b      	cbz	r3, 8007a50 <_free_r+0x50>
 8007a4c:	42a3      	cmp	r3, r4
 8007a4e:	d9fa      	bls.n	8007a46 <_free_r+0x46>
 8007a50:	6811      	ldr	r1, [r2, #0]
 8007a52:	1855      	adds	r5, r2, r1
 8007a54:	42a5      	cmp	r5, r4
 8007a56:	d10b      	bne.n	8007a70 <_free_r+0x70>
 8007a58:	6824      	ldr	r4, [r4, #0]
 8007a5a:	4421      	add	r1, r4
 8007a5c:	1854      	adds	r4, r2, r1
 8007a5e:	42a3      	cmp	r3, r4
 8007a60:	6011      	str	r1, [r2, #0]
 8007a62:	d1e0      	bne.n	8007a26 <_free_r+0x26>
 8007a64:	681c      	ldr	r4, [r3, #0]
 8007a66:	685b      	ldr	r3, [r3, #4]
 8007a68:	6053      	str	r3, [r2, #4]
 8007a6a:	4421      	add	r1, r4
 8007a6c:	6011      	str	r1, [r2, #0]
 8007a6e:	e7da      	b.n	8007a26 <_free_r+0x26>
 8007a70:	d902      	bls.n	8007a78 <_free_r+0x78>
 8007a72:	230c      	movs	r3, #12
 8007a74:	6003      	str	r3, [r0, #0]
 8007a76:	e7d6      	b.n	8007a26 <_free_r+0x26>
 8007a78:	6825      	ldr	r5, [r4, #0]
 8007a7a:	1961      	adds	r1, r4, r5
 8007a7c:	428b      	cmp	r3, r1
 8007a7e:	bf04      	itt	eq
 8007a80:	6819      	ldreq	r1, [r3, #0]
 8007a82:	685b      	ldreq	r3, [r3, #4]
 8007a84:	6063      	str	r3, [r4, #4]
 8007a86:	bf04      	itt	eq
 8007a88:	1949      	addeq	r1, r1, r5
 8007a8a:	6021      	streq	r1, [r4, #0]
 8007a8c:	6054      	str	r4, [r2, #4]
 8007a8e:	e7ca      	b.n	8007a26 <_free_r+0x26>
 8007a90:	b003      	add	sp, #12
 8007a92:	bd30      	pop	{r4, r5, pc}
 8007a94:	200003d8 	.word	0x200003d8

08007a98 <sbrk_aligned>:
 8007a98:	b570      	push	{r4, r5, r6, lr}
 8007a9a:	4e0e      	ldr	r6, [pc, #56]	; (8007ad4 <sbrk_aligned+0x3c>)
 8007a9c:	460c      	mov	r4, r1
 8007a9e:	6831      	ldr	r1, [r6, #0]
 8007aa0:	4605      	mov	r5, r0
 8007aa2:	b911      	cbnz	r1, 8007aaa <sbrk_aligned+0x12>
 8007aa4:	f000 f9e6 	bl	8007e74 <_sbrk_r>
 8007aa8:	6030      	str	r0, [r6, #0]
 8007aaa:	4621      	mov	r1, r4
 8007aac:	4628      	mov	r0, r5
 8007aae:	f000 f9e1 	bl	8007e74 <_sbrk_r>
 8007ab2:	1c43      	adds	r3, r0, #1
 8007ab4:	d00a      	beq.n	8007acc <sbrk_aligned+0x34>
 8007ab6:	1cc4      	adds	r4, r0, #3
 8007ab8:	f024 0403 	bic.w	r4, r4, #3
 8007abc:	42a0      	cmp	r0, r4
 8007abe:	d007      	beq.n	8007ad0 <sbrk_aligned+0x38>
 8007ac0:	1a21      	subs	r1, r4, r0
 8007ac2:	4628      	mov	r0, r5
 8007ac4:	f000 f9d6 	bl	8007e74 <_sbrk_r>
 8007ac8:	3001      	adds	r0, #1
 8007aca:	d101      	bne.n	8007ad0 <sbrk_aligned+0x38>
 8007acc:	f04f 34ff 	mov.w	r4, #4294967295
 8007ad0:	4620      	mov	r0, r4
 8007ad2:	bd70      	pop	{r4, r5, r6, pc}
 8007ad4:	200003dc 	.word	0x200003dc

08007ad8 <_malloc_r>:
 8007ad8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007adc:	1ccd      	adds	r5, r1, #3
 8007ade:	f025 0503 	bic.w	r5, r5, #3
 8007ae2:	3508      	adds	r5, #8
 8007ae4:	2d0c      	cmp	r5, #12
 8007ae6:	bf38      	it	cc
 8007ae8:	250c      	movcc	r5, #12
 8007aea:	2d00      	cmp	r5, #0
 8007aec:	4607      	mov	r7, r0
 8007aee:	db01      	blt.n	8007af4 <_malloc_r+0x1c>
 8007af0:	42a9      	cmp	r1, r5
 8007af2:	d905      	bls.n	8007b00 <_malloc_r+0x28>
 8007af4:	230c      	movs	r3, #12
 8007af6:	603b      	str	r3, [r7, #0]
 8007af8:	2600      	movs	r6, #0
 8007afa:	4630      	mov	r0, r6
 8007afc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007b00:	4e2e      	ldr	r6, [pc, #184]	; (8007bbc <_malloc_r+0xe4>)
 8007b02:	f000 fc69 	bl	80083d8 <__malloc_lock>
 8007b06:	6833      	ldr	r3, [r6, #0]
 8007b08:	461c      	mov	r4, r3
 8007b0a:	bb34      	cbnz	r4, 8007b5a <_malloc_r+0x82>
 8007b0c:	4629      	mov	r1, r5
 8007b0e:	4638      	mov	r0, r7
 8007b10:	f7ff ffc2 	bl	8007a98 <sbrk_aligned>
 8007b14:	1c43      	adds	r3, r0, #1
 8007b16:	4604      	mov	r4, r0
 8007b18:	d14d      	bne.n	8007bb6 <_malloc_r+0xde>
 8007b1a:	6834      	ldr	r4, [r6, #0]
 8007b1c:	4626      	mov	r6, r4
 8007b1e:	2e00      	cmp	r6, #0
 8007b20:	d140      	bne.n	8007ba4 <_malloc_r+0xcc>
 8007b22:	6823      	ldr	r3, [r4, #0]
 8007b24:	4631      	mov	r1, r6
 8007b26:	4638      	mov	r0, r7
 8007b28:	eb04 0803 	add.w	r8, r4, r3
 8007b2c:	f000 f9a2 	bl	8007e74 <_sbrk_r>
 8007b30:	4580      	cmp	r8, r0
 8007b32:	d13a      	bne.n	8007baa <_malloc_r+0xd2>
 8007b34:	6821      	ldr	r1, [r4, #0]
 8007b36:	3503      	adds	r5, #3
 8007b38:	1a6d      	subs	r5, r5, r1
 8007b3a:	f025 0503 	bic.w	r5, r5, #3
 8007b3e:	3508      	adds	r5, #8
 8007b40:	2d0c      	cmp	r5, #12
 8007b42:	bf38      	it	cc
 8007b44:	250c      	movcc	r5, #12
 8007b46:	4629      	mov	r1, r5
 8007b48:	4638      	mov	r0, r7
 8007b4a:	f7ff ffa5 	bl	8007a98 <sbrk_aligned>
 8007b4e:	3001      	adds	r0, #1
 8007b50:	d02b      	beq.n	8007baa <_malloc_r+0xd2>
 8007b52:	6823      	ldr	r3, [r4, #0]
 8007b54:	442b      	add	r3, r5
 8007b56:	6023      	str	r3, [r4, #0]
 8007b58:	e00e      	b.n	8007b78 <_malloc_r+0xa0>
 8007b5a:	6822      	ldr	r2, [r4, #0]
 8007b5c:	1b52      	subs	r2, r2, r5
 8007b5e:	d41e      	bmi.n	8007b9e <_malloc_r+0xc6>
 8007b60:	2a0b      	cmp	r2, #11
 8007b62:	d916      	bls.n	8007b92 <_malloc_r+0xba>
 8007b64:	1961      	adds	r1, r4, r5
 8007b66:	42a3      	cmp	r3, r4
 8007b68:	6025      	str	r5, [r4, #0]
 8007b6a:	bf18      	it	ne
 8007b6c:	6059      	strne	r1, [r3, #4]
 8007b6e:	6863      	ldr	r3, [r4, #4]
 8007b70:	bf08      	it	eq
 8007b72:	6031      	streq	r1, [r6, #0]
 8007b74:	5162      	str	r2, [r4, r5]
 8007b76:	604b      	str	r3, [r1, #4]
 8007b78:	4638      	mov	r0, r7
 8007b7a:	f104 060b 	add.w	r6, r4, #11
 8007b7e:	f000 fc31 	bl	80083e4 <__malloc_unlock>
 8007b82:	f026 0607 	bic.w	r6, r6, #7
 8007b86:	1d23      	adds	r3, r4, #4
 8007b88:	1af2      	subs	r2, r6, r3
 8007b8a:	d0b6      	beq.n	8007afa <_malloc_r+0x22>
 8007b8c:	1b9b      	subs	r3, r3, r6
 8007b8e:	50a3      	str	r3, [r4, r2]
 8007b90:	e7b3      	b.n	8007afa <_malloc_r+0x22>
 8007b92:	6862      	ldr	r2, [r4, #4]
 8007b94:	42a3      	cmp	r3, r4
 8007b96:	bf0c      	ite	eq
 8007b98:	6032      	streq	r2, [r6, #0]
 8007b9a:	605a      	strne	r2, [r3, #4]
 8007b9c:	e7ec      	b.n	8007b78 <_malloc_r+0xa0>
 8007b9e:	4623      	mov	r3, r4
 8007ba0:	6864      	ldr	r4, [r4, #4]
 8007ba2:	e7b2      	b.n	8007b0a <_malloc_r+0x32>
 8007ba4:	4634      	mov	r4, r6
 8007ba6:	6876      	ldr	r6, [r6, #4]
 8007ba8:	e7b9      	b.n	8007b1e <_malloc_r+0x46>
 8007baa:	230c      	movs	r3, #12
 8007bac:	603b      	str	r3, [r7, #0]
 8007bae:	4638      	mov	r0, r7
 8007bb0:	f000 fc18 	bl	80083e4 <__malloc_unlock>
 8007bb4:	e7a1      	b.n	8007afa <_malloc_r+0x22>
 8007bb6:	6025      	str	r5, [r4, #0]
 8007bb8:	e7de      	b.n	8007b78 <_malloc_r+0xa0>
 8007bba:	bf00      	nop
 8007bbc:	200003d8 	.word	0x200003d8

08007bc0 <__sfputc_r>:
 8007bc0:	6893      	ldr	r3, [r2, #8]
 8007bc2:	3b01      	subs	r3, #1
 8007bc4:	2b00      	cmp	r3, #0
 8007bc6:	b410      	push	{r4}
 8007bc8:	6093      	str	r3, [r2, #8]
 8007bca:	da08      	bge.n	8007bde <__sfputc_r+0x1e>
 8007bcc:	6994      	ldr	r4, [r2, #24]
 8007bce:	42a3      	cmp	r3, r4
 8007bd0:	db01      	blt.n	8007bd6 <__sfputc_r+0x16>
 8007bd2:	290a      	cmp	r1, #10
 8007bd4:	d103      	bne.n	8007bde <__sfputc_r+0x1e>
 8007bd6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007bda:	f000 b99f 	b.w	8007f1c <__swbuf_r>
 8007bde:	6813      	ldr	r3, [r2, #0]
 8007be0:	1c58      	adds	r0, r3, #1
 8007be2:	6010      	str	r0, [r2, #0]
 8007be4:	7019      	strb	r1, [r3, #0]
 8007be6:	4608      	mov	r0, r1
 8007be8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007bec:	4770      	bx	lr

08007bee <__sfputs_r>:
 8007bee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007bf0:	4606      	mov	r6, r0
 8007bf2:	460f      	mov	r7, r1
 8007bf4:	4614      	mov	r4, r2
 8007bf6:	18d5      	adds	r5, r2, r3
 8007bf8:	42ac      	cmp	r4, r5
 8007bfa:	d101      	bne.n	8007c00 <__sfputs_r+0x12>
 8007bfc:	2000      	movs	r0, #0
 8007bfe:	e007      	b.n	8007c10 <__sfputs_r+0x22>
 8007c00:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007c04:	463a      	mov	r2, r7
 8007c06:	4630      	mov	r0, r6
 8007c08:	f7ff ffda 	bl	8007bc0 <__sfputc_r>
 8007c0c:	1c43      	adds	r3, r0, #1
 8007c0e:	d1f3      	bne.n	8007bf8 <__sfputs_r+0xa>
 8007c10:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007c14 <_vfiprintf_r>:
 8007c14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c18:	460d      	mov	r5, r1
 8007c1a:	b09d      	sub	sp, #116	; 0x74
 8007c1c:	4614      	mov	r4, r2
 8007c1e:	4698      	mov	r8, r3
 8007c20:	4606      	mov	r6, r0
 8007c22:	b118      	cbz	r0, 8007c2c <_vfiprintf_r+0x18>
 8007c24:	6983      	ldr	r3, [r0, #24]
 8007c26:	b90b      	cbnz	r3, 8007c2c <_vfiprintf_r+0x18>
 8007c28:	f7ff fa94 	bl	8007154 <__sinit>
 8007c2c:	4b89      	ldr	r3, [pc, #548]	; (8007e54 <_vfiprintf_r+0x240>)
 8007c2e:	429d      	cmp	r5, r3
 8007c30:	d11b      	bne.n	8007c6a <_vfiprintf_r+0x56>
 8007c32:	6875      	ldr	r5, [r6, #4]
 8007c34:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007c36:	07d9      	lsls	r1, r3, #31
 8007c38:	d405      	bmi.n	8007c46 <_vfiprintf_r+0x32>
 8007c3a:	89ab      	ldrh	r3, [r5, #12]
 8007c3c:	059a      	lsls	r2, r3, #22
 8007c3e:	d402      	bmi.n	8007c46 <_vfiprintf_r+0x32>
 8007c40:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007c42:	f7ff fb2a 	bl	800729a <__retarget_lock_acquire_recursive>
 8007c46:	89ab      	ldrh	r3, [r5, #12]
 8007c48:	071b      	lsls	r3, r3, #28
 8007c4a:	d501      	bpl.n	8007c50 <_vfiprintf_r+0x3c>
 8007c4c:	692b      	ldr	r3, [r5, #16]
 8007c4e:	b9eb      	cbnz	r3, 8007c8c <_vfiprintf_r+0x78>
 8007c50:	4629      	mov	r1, r5
 8007c52:	4630      	mov	r0, r6
 8007c54:	f000 f9c6 	bl	8007fe4 <__swsetup_r>
 8007c58:	b1c0      	cbz	r0, 8007c8c <_vfiprintf_r+0x78>
 8007c5a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007c5c:	07dc      	lsls	r4, r3, #31
 8007c5e:	d50e      	bpl.n	8007c7e <_vfiprintf_r+0x6a>
 8007c60:	f04f 30ff 	mov.w	r0, #4294967295
 8007c64:	b01d      	add	sp, #116	; 0x74
 8007c66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c6a:	4b7b      	ldr	r3, [pc, #492]	; (8007e58 <_vfiprintf_r+0x244>)
 8007c6c:	429d      	cmp	r5, r3
 8007c6e:	d101      	bne.n	8007c74 <_vfiprintf_r+0x60>
 8007c70:	68b5      	ldr	r5, [r6, #8]
 8007c72:	e7df      	b.n	8007c34 <_vfiprintf_r+0x20>
 8007c74:	4b79      	ldr	r3, [pc, #484]	; (8007e5c <_vfiprintf_r+0x248>)
 8007c76:	429d      	cmp	r5, r3
 8007c78:	bf08      	it	eq
 8007c7a:	68f5      	ldreq	r5, [r6, #12]
 8007c7c:	e7da      	b.n	8007c34 <_vfiprintf_r+0x20>
 8007c7e:	89ab      	ldrh	r3, [r5, #12]
 8007c80:	0598      	lsls	r0, r3, #22
 8007c82:	d4ed      	bmi.n	8007c60 <_vfiprintf_r+0x4c>
 8007c84:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007c86:	f7ff fb09 	bl	800729c <__retarget_lock_release_recursive>
 8007c8a:	e7e9      	b.n	8007c60 <_vfiprintf_r+0x4c>
 8007c8c:	2300      	movs	r3, #0
 8007c8e:	9309      	str	r3, [sp, #36]	; 0x24
 8007c90:	2320      	movs	r3, #32
 8007c92:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007c96:	f8cd 800c 	str.w	r8, [sp, #12]
 8007c9a:	2330      	movs	r3, #48	; 0x30
 8007c9c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8007e60 <_vfiprintf_r+0x24c>
 8007ca0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007ca4:	f04f 0901 	mov.w	r9, #1
 8007ca8:	4623      	mov	r3, r4
 8007caa:	469a      	mov	sl, r3
 8007cac:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007cb0:	b10a      	cbz	r2, 8007cb6 <_vfiprintf_r+0xa2>
 8007cb2:	2a25      	cmp	r2, #37	; 0x25
 8007cb4:	d1f9      	bne.n	8007caa <_vfiprintf_r+0x96>
 8007cb6:	ebba 0b04 	subs.w	fp, sl, r4
 8007cba:	d00b      	beq.n	8007cd4 <_vfiprintf_r+0xc0>
 8007cbc:	465b      	mov	r3, fp
 8007cbe:	4622      	mov	r2, r4
 8007cc0:	4629      	mov	r1, r5
 8007cc2:	4630      	mov	r0, r6
 8007cc4:	f7ff ff93 	bl	8007bee <__sfputs_r>
 8007cc8:	3001      	adds	r0, #1
 8007cca:	f000 80aa 	beq.w	8007e22 <_vfiprintf_r+0x20e>
 8007cce:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007cd0:	445a      	add	r2, fp
 8007cd2:	9209      	str	r2, [sp, #36]	; 0x24
 8007cd4:	f89a 3000 	ldrb.w	r3, [sl]
 8007cd8:	2b00      	cmp	r3, #0
 8007cda:	f000 80a2 	beq.w	8007e22 <_vfiprintf_r+0x20e>
 8007cde:	2300      	movs	r3, #0
 8007ce0:	f04f 32ff 	mov.w	r2, #4294967295
 8007ce4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007ce8:	f10a 0a01 	add.w	sl, sl, #1
 8007cec:	9304      	str	r3, [sp, #16]
 8007cee:	9307      	str	r3, [sp, #28]
 8007cf0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007cf4:	931a      	str	r3, [sp, #104]	; 0x68
 8007cf6:	4654      	mov	r4, sl
 8007cf8:	2205      	movs	r2, #5
 8007cfa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007cfe:	4858      	ldr	r0, [pc, #352]	; (8007e60 <_vfiprintf_r+0x24c>)
 8007d00:	f7f8 fa76 	bl	80001f0 <memchr>
 8007d04:	9a04      	ldr	r2, [sp, #16]
 8007d06:	b9d8      	cbnz	r0, 8007d40 <_vfiprintf_r+0x12c>
 8007d08:	06d1      	lsls	r1, r2, #27
 8007d0a:	bf44      	itt	mi
 8007d0c:	2320      	movmi	r3, #32
 8007d0e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007d12:	0713      	lsls	r3, r2, #28
 8007d14:	bf44      	itt	mi
 8007d16:	232b      	movmi	r3, #43	; 0x2b
 8007d18:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007d1c:	f89a 3000 	ldrb.w	r3, [sl]
 8007d20:	2b2a      	cmp	r3, #42	; 0x2a
 8007d22:	d015      	beq.n	8007d50 <_vfiprintf_r+0x13c>
 8007d24:	9a07      	ldr	r2, [sp, #28]
 8007d26:	4654      	mov	r4, sl
 8007d28:	2000      	movs	r0, #0
 8007d2a:	f04f 0c0a 	mov.w	ip, #10
 8007d2e:	4621      	mov	r1, r4
 8007d30:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007d34:	3b30      	subs	r3, #48	; 0x30
 8007d36:	2b09      	cmp	r3, #9
 8007d38:	d94e      	bls.n	8007dd8 <_vfiprintf_r+0x1c4>
 8007d3a:	b1b0      	cbz	r0, 8007d6a <_vfiprintf_r+0x156>
 8007d3c:	9207      	str	r2, [sp, #28]
 8007d3e:	e014      	b.n	8007d6a <_vfiprintf_r+0x156>
 8007d40:	eba0 0308 	sub.w	r3, r0, r8
 8007d44:	fa09 f303 	lsl.w	r3, r9, r3
 8007d48:	4313      	orrs	r3, r2
 8007d4a:	9304      	str	r3, [sp, #16]
 8007d4c:	46a2      	mov	sl, r4
 8007d4e:	e7d2      	b.n	8007cf6 <_vfiprintf_r+0xe2>
 8007d50:	9b03      	ldr	r3, [sp, #12]
 8007d52:	1d19      	adds	r1, r3, #4
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	9103      	str	r1, [sp, #12]
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	bfbb      	ittet	lt
 8007d5c:	425b      	neglt	r3, r3
 8007d5e:	f042 0202 	orrlt.w	r2, r2, #2
 8007d62:	9307      	strge	r3, [sp, #28]
 8007d64:	9307      	strlt	r3, [sp, #28]
 8007d66:	bfb8      	it	lt
 8007d68:	9204      	strlt	r2, [sp, #16]
 8007d6a:	7823      	ldrb	r3, [r4, #0]
 8007d6c:	2b2e      	cmp	r3, #46	; 0x2e
 8007d6e:	d10c      	bne.n	8007d8a <_vfiprintf_r+0x176>
 8007d70:	7863      	ldrb	r3, [r4, #1]
 8007d72:	2b2a      	cmp	r3, #42	; 0x2a
 8007d74:	d135      	bne.n	8007de2 <_vfiprintf_r+0x1ce>
 8007d76:	9b03      	ldr	r3, [sp, #12]
 8007d78:	1d1a      	adds	r2, r3, #4
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	9203      	str	r2, [sp, #12]
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	bfb8      	it	lt
 8007d82:	f04f 33ff 	movlt.w	r3, #4294967295
 8007d86:	3402      	adds	r4, #2
 8007d88:	9305      	str	r3, [sp, #20]
 8007d8a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8007e70 <_vfiprintf_r+0x25c>
 8007d8e:	7821      	ldrb	r1, [r4, #0]
 8007d90:	2203      	movs	r2, #3
 8007d92:	4650      	mov	r0, sl
 8007d94:	f7f8 fa2c 	bl	80001f0 <memchr>
 8007d98:	b140      	cbz	r0, 8007dac <_vfiprintf_r+0x198>
 8007d9a:	2340      	movs	r3, #64	; 0x40
 8007d9c:	eba0 000a 	sub.w	r0, r0, sl
 8007da0:	fa03 f000 	lsl.w	r0, r3, r0
 8007da4:	9b04      	ldr	r3, [sp, #16]
 8007da6:	4303      	orrs	r3, r0
 8007da8:	3401      	adds	r4, #1
 8007daa:	9304      	str	r3, [sp, #16]
 8007dac:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007db0:	482c      	ldr	r0, [pc, #176]	; (8007e64 <_vfiprintf_r+0x250>)
 8007db2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007db6:	2206      	movs	r2, #6
 8007db8:	f7f8 fa1a 	bl	80001f0 <memchr>
 8007dbc:	2800      	cmp	r0, #0
 8007dbe:	d03f      	beq.n	8007e40 <_vfiprintf_r+0x22c>
 8007dc0:	4b29      	ldr	r3, [pc, #164]	; (8007e68 <_vfiprintf_r+0x254>)
 8007dc2:	bb1b      	cbnz	r3, 8007e0c <_vfiprintf_r+0x1f8>
 8007dc4:	9b03      	ldr	r3, [sp, #12]
 8007dc6:	3307      	adds	r3, #7
 8007dc8:	f023 0307 	bic.w	r3, r3, #7
 8007dcc:	3308      	adds	r3, #8
 8007dce:	9303      	str	r3, [sp, #12]
 8007dd0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007dd2:	443b      	add	r3, r7
 8007dd4:	9309      	str	r3, [sp, #36]	; 0x24
 8007dd6:	e767      	b.n	8007ca8 <_vfiprintf_r+0x94>
 8007dd8:	fb0c 3202 	mla	r2, ip, r2, r3
 8007ddc:	460c      	mov	r4, r1
 8007dde:	2001      	movs	r0, #1
 8007de0:	e7a5      	b.n	8007d2e <_vfiprintf_r+0x11a>
 8007de2:	2300      	movs	r3, #0
 8007de4:	3401      	adds	r4, #1
 8007de6:	9305      	str	r3, [sp, #20]
 8007de8:	4619      	mov	r1, r3
 8007dea:	f04f 0c0a 	mov.w	ip, #10
 8007dee:	4620      	mov	r0, r4
 8007df0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007df4:	3a30      	subs	r2, #48	; 0x30
 8007df6:	2a09      	cmp	r2, #9
 8007df8:	d903      	bls.n	8007e02 <_vfiprintf_r+0x1ee>
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	d0c5      	beq.n	8007d8a <_vfiprintf_r+0x176>
 8007dfe:	9105      	str	r1, [sp, #20]
 8007e00:	e7c3      	b.n	8007d8a <_vfiprintf_r+0x176>
 8007e02:	fb0c 2101 	mla	r1, ip, r1, r2
 8007e06:	4604      	mov	r4, r0
 8007e08:	2301      	movs	r3, #1
 8007e0a:	e7f0      	b.n	8007dee <_vfiprintf_r+0x1da>
 8007e0c:	ab03      	add	r3, sp, #12
 8007e0e:	9300      	str	r3, [sp, #0]
 8007e10:	462a      	mov	r2, r5
 8007e12:	4b16      	ldr	r3, [pc, #88]	; (8007e6c <_vfiprintf_r+0x258>)
 8007e14:	a904      	add	r1, sp, #16
 8007e16:	4630      	mov	r0, r6
 8007e18:	f7fd fee6 	bl	8005be8 <_printf_float>
 8007e1c:	4607      	mov	r7, r0
 8007e1e:	1c78      	adds	r0, r7, #1
 8007e20:	d1d6      	bne.n	8007dd0 <_vfiprintf_r+0x1bc>
 8007e22:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007e24:	07d9      	lsls	r1, r3, #31
 8007e26:	d405      	bmi.n	8007e34 <_vfiprintf_r+0x220>
 8007e28:	89ab      	ldrh	r3, [r5, #12]
 8007e2a:	059a      	lsls	r2, r3, #22
 8007e2c:	d402      	bmi.n	8007e34 <_vfiprintf_r+0x220>
 8007e2e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007e30:	f7ff fa34 	bl	800729c <__retarget_lock_release_recursive>
 8007e34:	89ab      	ldrh	r3, [r5, #12]
 8007e36:	065b      	lsls	r3, r3, #25
 8007e38:	f53f af12 	bmi.w	8007c60 <_vfiprintf_r+0x4c>
 8007e3c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007e3e:	e711      	b.n	8007c64 <_vfiprintf_r+0x50>
 8007e40:	ab03      	add	r3, sp, #12
 8007e42:	9300      	str	r3, [sp, #0]
 8007e44:	462a      	mov	r2, r5
 8007e46:	4b09      	ldr	r3, [pc, #36]	; (8007e6c <_vfiprintf_r+0x258>)
 8007e48:	a904      	add	r1, sp, #16
 8007e4a:	4630      	mov	r0, r6
 8007e4c:	f7fe f970 	bl	8006130 <_printf_i>
 8007e50:	e7e4      	b.n	8007e1c <_vfiprintf_r+0x208>
 8007e52:	bf00      	nop
 8007e54:	08008638 	.word	0x08008638
 8007e58:	08008658 	.word	0x08008658
 8007e5c:	08008618 	.word	0x08008618
 8007e60:	080087d4 	.word	0x080087d4
 8007e64:	080087de 	.word	0x080087de
 8007e68:	08005be9 	.word	0x08005be9
 8007e6c:	08007bef 	.word	0x08007bef
 8007e70:	080087da 	.word	0x080087da

08007e74 <_sbrk_r>:
 8007e74:	b538      	push	{r3, r4, r5, lr}
 8007e76:	4d06      	ldr	r5, [pc, #24]	; (8007e90 <_sbrk_r+0x1c>)
 8007e78:	2300      	movs	r3, #0
 8007e7a:	4604      	mov	r4, r0
 8007e7c:	4608      	mov	r0, r1
 8007e7e:	602b      	str	r3, [r5, #0]
 8007e80:	f7fa fab8 	bl	80023f4 <_sbrk>
 8007e84:	1c43      	adds	r3, r0, #1
 8007e86:	d102      	bne.n	8007e8e <_sbrk_r+0x1a>
 8007e88:	682b      	ldr	r3, [r5, #0]
 8007e8a:	b103      	cbz	r3, 8007e8e <_sbrk_r+0x1a>
 8007e8c:	6023      	str	r3, [r4, #0]
 8007e8e:	bd38      	pop	{r3, r4, r5, pc}
 8007e90:	200003e0 	.word	0x200003e0

08007e94 <__sread>:
 8007e94:	b510      	push	{r4, lr}
 8007e96:	460c      	mov	r4, r1
 8007e98:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007e9c:	f000 faa8 	bl	80083f0 <_read_r>
 8007ea0:	2800      	cmp	r0, #0
 8007ea2:	bfab      	itete	ge
 8007ea4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007ea6:	89a3      	ldrhlt	r3, [r4, #12]
 8007ea8:	181b      	addge	r3, r3, r0
 8007eaa:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007eae:	bfac      	ite	ge
 8007eb0:	6563      	strge	r3, [r4, #84]	; 0x54
 8007eb2:	81a3      	strhlt	r3, [r4, #12]
 8007eb4:	bd10      	pop	{r4, pc}

08007eb6 <__swrite>:
 8007eb6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007eba:	461f      	mov	r7, r3
 8007ebc:	898b      	ldrh	r3, [r1, #12]
 8007ebe:	05db      	lsls	r3, r3, #23
 8007ec0:	4605      	mov	r5, r0
 8007ec2:	460c      	mov	r4, r1
 8007ec4:	4616      	mov	r6, r2
 8007ec6:	d505      	bpl.n	8007ed4 <__swrite+0x1e>
 8007ec8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007ecc:	2302      	movs	r3, #2
 8007ece:	2200      	movs	r2, #0
 8007ed0:	f000 f9f8 	bl	80082c4 <_lseek_r>
 8007ed4:	89a3      	ldrh	r3, [r4, #12]
 8007ed6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007eda:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007ede:	81a3      	strh	r3, [r4, #12]
 8007ee0:	4632      	mov	r2, r6
 8007ee2:	463b      	mov	r3, r7
 8007ee4:	4628      	mov	r0, r5
 8007ee6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007eea:	f000 b869 	b.w	8007fc0 <_write_r>

08007eee <__sseek>:
 8007eee:	b510      	push	{r4, lr}
 8007ef0:	460c      	mov	r4, r1
 8007ef2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007ef6:	f000 f9e5 	bl	80082c4 <_lseek_r>
 8007efa:	1c43      	adds	r3, r0, #1
 8007efc:	89a3      	ldrh	r3, [r4, #12]
 8007efe:	bf15      	itete	ne
 8007f00:	6560      	strne	r0, [r4, #84]	; 0x54
 8007f02:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007f06:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007f0a:	81a3      	strheq	r3, [r4, #12]
 8007f0c:	bf18      	it	ne
 8007f0e:	81a3      	strhne	r3, [r4, #12]
 8007f10:	bd10      	pop	{r4, pc}

08007f12 <__sclose>:
 8007f12:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007f16:	f000 b8f1 	b.w	80080fc <_close_r>
	...

08007f1c <__swbuf_r>:
 8007f1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f1e:	460e      	mov	r6, r1
 8007f20:	4614      	mov	r4, r2
 8007f22:	4605      	mov	r5, r0
 8007f24:	b118      	cbz	r0, 8007f2e <__swbuf_r+0x12>
 8007f26:	6983      	ldr	r3, [r0, #24]
 8007f28:	b90b      	cbnz	r3, 8007f2e <__swbuf_r+0x12>
 8007f2a:	f7ff f913 	bl	8007154 <__sinit>
 8007f2e:	4b21      	ldr	r3, [pc, #132]	; (8007fb4 <__swbuf_r+0x98>)
 8007f30:	429c      	cmp	r4, r3
 8007f32:	d12b      	bne.n	8007f8c <__swbuf_r+0x70>
 8007f34:	686c      	ldr	r4, [r5, #4]
 8007f36:	69a3      	ldr	r3, [r4, #24]
 8007f38:	60a3      	str	r3, [r4, #8]
 8007f3a:	89a3      	ldrh	r3, [r4, #12]
 8007f3c:	071a      	lsls	r2, r3, #28
 8007f3e:	d52f      	bpl.n	8007fa0 <__swbuf_r+0x84>
 8007f40:	6923      	ldr	r3, [r4, #16]
 8007f42:	b36b      	cbz	r3, 8007fa0 <__swbuf_r+0x84>
 8007f44:	6923      	ldr	r3, [r4, #16]
 8007f46:	6820      	ldr	r0, [r4, #0]
 8007f48:	1ac0      	subs	r0, r0, r3
 8007f4a:	6963      	ldr	r3, [r4, #20]
 8007f4c:	b2f6      	uxtb	r6, r6
 8007f4e:	4283      	cmp	r3, r0
 8007f50:	4637      	mov	r7, r6
 8007f52:	dc04      	bgt.n	8007f5e <__swbuf_r+0x42>
 8007f54:	4621      	mov	r1, r4
 8007f56:	4628      	mov	r0, r5
 8007f58:	f000 f966 	bl	8008228 <_fflush_r>
 8007f5c:	bb30      	cbnz	r0, 8007fac <__swbuf_r+0x90>
 8007f5e:	68a3      	ldr	r3, [r4, #8]
 8007f60:	3b01      	subs	r3, #1
 8007f62:	60a3      	str	r3, [r4, #8]
 8007f64:	6823      	ldr	r3, [r4, #0]
 8007f66:	1c5a      	adds	r2, r3, #1
 8007f68:	6022      	str	r2, [r4, #0]
 8007f6a:	701e      	strb	r6, [r3, #0]
 8007f6c:	6963      	ldr	r3, [r4, #20]
 8007f6e:	3001      	adds	r0, #1
 8007f70:	4283      	cmp	r3, r0
 8007f72:	d004      	beq.n	8007f7e <__swbuf_r+0x62>
 8007f74:	89a3      	ldrh	r3, [r4, #12]
 8007f76:	07db      	lsls	r3, r3, #31
 8007f78:	d506      	bpl.n	8007f88 <__swbuf_r+0x6c>
 8007f7a:	2e0a      	cmp	r6, #10
 8007f7c:	d104      	bne.n	8007f88 <__swbuf_r+0x6c>
 8007f7e:	4621      	mov	r1, r4
 8007f80:	4628      	mov	r0, r5
 8007f82:	f000 f951 	bl	8008228 <_fflush_r>
 8007f86:	b988      	cbnz	r0, 8007fac <__swbuf_r+0x90>
 8007f88:	4638      	mov	r0, r7
 8007f8a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007f8c:	4b0a      	ldr	r3, [pc, #40]	; (8007fb8 <__swbuf_r+0x9c>)
 8007f8e:	429c      	cmp	r4, r3
 8007f90:	d101      	bne.n	8007f96 <__swbuf_r+0x7a>
 8007f92:	68ac      	ldr	r4, [r5, #8]
 8007f94:	e7cf      	b.n	8007f36 <__swbuf_r+0x1a>
 8007f96:	4b09      	ldr	r3, [pc, #36]	; (8007fbc <__swbuf_r+0xa0>)
 8007f98:	429c      	cmp	r4, r3
 8007f9a:	bf08      	it	eq
 8007f9c:	68ec      	ldreq	r4, [r5, #12]
 8007f9e:	e7ca      	b.n	8007f36 <__swbuf_r+0x1a>
 8007fa0:	4621      	mov	r1, r4
 8007fa2:	4628      	mov	r0, r5
 8007fa4:	f000 f81e 	bl	8007fe4 <__swsetup_r>
 8007fa8:	2800      	cmp	r0, #0
 8007faa:	d0cb      	beq.n	8007f44 <__swbuf_r+0x28>
 8007fac:	f04f 37ff 	mov.w	r7, #4294967295
 8007fb0:	e7ea      	b.n	8007f88 <__swbuf_r+0x6c>
 8007fb2:	bf00      	nop
 8007fb4:	08008638 	.word	0x08008638
 8007fb8:	08008658 	.word	0x08008658
 8007fbc:	08008618 	.word	0x08008618

08007fc0 <_write_r>:
 8007fc0:	b538      	push	{r3, r4, r5, lr}
 8007fc2:	4d07      	ldr	r5, [pc, #28]	; (8007fe0 <_write_r+0x20>)
 8007fc4:	4604      	mov	r4, r0
 8007fc6:	4608      	mov	r0, r1
 8007fc8:	4611      	mov	r1, r2
 8007fca:	2200      	movs	r2, #0
 8007fcc:	602a      	str	r2, [r5, #0]
 8007fce:	461a      	mov	r2, r3
 8007fd0:	f7fa f9bf 	bl	8002352 <_write>
 8007fd4:	1c43      	adds	r3, r0, #1
 8007fd6:	d102      	bne.n	8007fde <_write_r+0x1e>
 8007fd8:	682b      	ldr	r3, [r5, #0]
 8007fda:	b103      	cbz	r3, 8007fde <_write_r+0x1e>
 8007fdc:	6023      	str	r3, [r4, #0]
 8007fde:	bd38      	pop	{r3, r4, r5, pc}
 8007fe0:	200003e0 	.word	0x200003e0

08007fe4 <__swsetup_r>:
 8007fe4:	4b32      	ldr	r3, [pc, #200]	; (80080b0 <__swsetup_r+0xcc>)
 8007fe6:	b570      	push	{r4, r5, r6, lr}
 8007fe8:	681d      	ldr	r5, [r3, #0]
 8007fea:	4606      	mov	r6, r0
 8007fec:	460c      	mov	r4, r1
 8007fee:	b125      	cbz	r5, 8007ffa <__swsetup_r+0x16>
 8007ff0:	69ab      	ldr	r3, [r5, #24]
 8007ff2:	b913      	cbnz	r3, 8007ffa <__swsetup_r+0x16>
 8007ff4:	4628      	mov	r0, r5
 8007ff6:	f7ff f8ad 	bl	8007154 <__sinit>
 8007ffa:	4b2e      	ldr	r3, [pc, #184]	; (80080b4 <__swsetup_r+0xd0>)
 8007ffc:	429c      	cmp	r4, r3
 8007ffe:	d10f      	bne.n	8008020 <__swsetup_r+0x3c>
 8008000:	686c      	ldr	r4, [r5, #4]
 8008002:	89a3      	ldrh	r3, [r4, #12]
 8008004:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008008:	0719      	lsls	r1, r3, #28
 800800a:	d42c      	bmi.n	8008066 <__swsetup_r+0x82>
 800800c:	06dd      	lsls	r5, r3, #27
 800800e:	d411      	bmi.n	8008034 <__swsetup_r+0x50>
 8008010:	2309      	movs	r3, #9
 8008012:	6033      	str	r3, [r6, #0]
 8008014:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008018:	81a3      	strh	r3, [r4, #12]
 800801a:	f04f 30ff 	mov.w	r0, #4294967295
 800801e:	e03e      	b.n	800809e <__swsetup_r+0xba>
 8008020:	4b25      	ldr	r3, [pc, #148]	; (80080b8 <__swsetup_r+0xd4>)
 8008022:	429c      	cmp	r4, r3
 8008024:	d101      	bne.n	800802a <__swsetup_r+0x46>
 8008026:	68ac      	ldr	r4, [r5, #8]
 8008028:	e7eb      	b.n	8008002 <__swsetup_r+0x1e>
 800802a:	4b24      	ldr	r3, [pc, #144]	; (80080bc <__swsetup_r+0xd8>)
 800802c:	429c      	cmp	r4, r3
 800802e:	bf08      	it	eq
 8008030:	68ec      	ldreq	r4, [r5, #12]
 8008032:	e7e6      	b.n	8008002 <__swsetup_r+0x1e>
 8008034:	0758      	lsls	r0, r3, #29
 8008036:	d512      	bpl.n	800805e <__swsetup_r+0x7a>
 8008038:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800803a:	b141      	cbz	r1, 800804e <__swsetup_r+0x6a>
 800803c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008040:	4299      	cmp	r1, r3
 8008042:	d002      	beq.n	800804a <__swsetup_r+0x66>
 8008044:	4630      	mov	r0, r6
 8008046:	f7ff fcdb 	bl	8007a00 <_free_r>
 800804a:	2300      	movs	r3, #0
 800804c:	6363      	str	r3, [r4, #52]	; 0x34
 800804e:	89a3      	ldrh	r3, [r4, #12]
 8008050:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008054:	81a3      	strh	r3, [r4, #12]
 8008056:	2300      	movs	r3, #0
 8008058:	6063      	str	r3, [r4, #4]
 800805a:	6923      	ldr	r3, [r4, #16]
 800805c:	6023      	str	r3, [r4, #0]
 800805e:	89a3      	ldrh	r3, [r4, #12]
 8008060:	f043 0308 	orr.w	r3, r3, #8
 8008064:	81a3      	strh	r3, [r4, #12]
 8008066:	6923      	ldr	r3, [r4, #16]
 8008068:	b94b      	cbnz	r3, 800807e <__swsetup_r+0x9a>
 800806a:	89a3      	ldrh	r3, [r4, #12]
 800806c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008070:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008074:	d003      	beq.n	800807e <__swsetup_r+0x9a>
 8008076:	4621      	mov	r1, r4
 8008078:	4630      	mov	r0, r6
 800807a:	f000 f95b 	bl	8008334 <__smakebuf_r>
 800807e:	89a0      	ldrh	r0, [r4, #12]
 8008080:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008084:	f010 0301 	ands.w	r3, r0, #1
 8008088:	d00a      	beq.n	80080a0 <__swsetup_r+0xbc>
 800808a:	2300      	movs	r3, #0
 800808c:	60a3      	str	r3, [r4, #8]
 800808e:	6963      	ldr	r3, [r4, #20]
 8008090:	425b      	negs	r3, r3
 8008092:	61a3      	str	r3, [r4, #24]
 8008094:	6923      	ldr	r3, [r4, #16]
 8008096:	b943      	cbnz	r3, 80080aa <__swsetup_r+0xc6>
 8008098:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800809c:	d1ba      	bne.n	8008014 <__swsetup_r+0x30>
 800809e:	bd70      	pop	{r4, r5, r6, pc}
 80080a0:	0781      	lsls	r1, r0, #30
 80080a2:	bf58      	it	pl
 80080a4:	6963      	ldrpl	r3, [r4, #20]
 80080a6:	60a3      	str	r3, [r4, #8]
 80080a8:	e7f4      	b.n	8008094 <__swsetup_r+0xb0>
 80080aa:	2000      	movs	r0, #0
 80080ac:	e7f7      	b.n	800809e <__swsetup_r+0xba>
 80080ae:	bf00      	nop
 80080b0:	20000024 	.word	0x20000024
 80080b4:	08008638 	.word	0x08008638
 80080b8:	08008658 	.word	0x08008658
 80080bc:	08008618 	.word	0x08008618

080080c0 <__assert_func>:
 80080c0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80080c2:	4614      	mov	r4, r2
 80080c4:	461a      	mov	r2, r3
 80080c6:	4b09      	ldr	r3, [pc, #36]	; (80080ec <__assert_func+0x2c>)
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	4605      	mov	r5, r0
 80080cc:	68d8      	ldr	r0, [r3, #12]
 80080ce:	b14c      	cbz	r4, 80080e4 <__assert_func+0x24>
 80080d0:	4b07      	ldr	r3, [pc, #28]	; (80080f0 <__assert_func+0x30>)
 80080d2:	9100      	str	r1, [sp, #0]
 80080d4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80080d8:	4906      	ldr	r1, [pc, #24]	; (80080f4 <__assert_func+0x34>)
 80080da:	462b      	mov	r3, r5
 80080dc:	f000 f8e0 	bl	80082a0 <fiprintf>
 80080e0:	f000 f9a5 	bl	800842e <abort>
 80080e4:	4b04      	ldr	r3, [pc, #16]	; (80080f8 <__assert_func+0x38>)
 80080e6:	461c      	mov	r4, r3
 80080e8:	e7f3      	b.n	80080d2 <__assert_func+0x12>
 80080ea:	bf00      	nop
 80080ec:	20000024 	.word	0x20000024
 80080f0:	080087e5 	.word	0x080087e5
 80080f4:	080087f2 	.word	0x080087f2
 80080f8:	08008820 	.word	0x08008820

080080fc <_close_r>:
 80080fc:	b538      	push	{r3, r4, r5, lr}
 80080fe:	4d06      	ldr	r5, [pc, #24]	; (8008118 <_close_r+0x1c>)
 8008100:	2300      	movs	r3, #0
 8008102:	4604      	mov	r4, r0
 8008104:	4608      	mov	r0, r1
 8008106:	602b      	str	r3, [r5, #0]
 8008108:	f7fa f93f 	bl	800238a <_close>
 800810c:	1c43      	adds	r3, r0, #1
 800810e:	d102      	bne.n	8008116 <_close_r+0x1a>
 8008110:	682b      	ldr	r3, [r5, #0]
 8008112:	b103      	cbz	r3, 8008116 <_close_r+0x1a>
 8008114:	6023      	str	r3, [r4, #0]
 8008116:	bd38      	pop	{r3, r4, r5, pc}
 8008118:	200003e0 	.word	0x200003e0

0800811c <__sflush_r>:
 800811c:	898a      	ldrh	r2, [r1, #12]
 800811e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008122:	4605      	mov	r5, r0
 8008124:	0710      	lsls	r0, r2, #28
 8008126:	460c      	mov	r4, r1
 8008128:	d458      	bmi.n	80081dc <__sflush_r+0xc0>
 800812a:	684b      	ldr	r3, [r1, #4]
 800812c:	2b00      	cmp	r3, #0
 800812e:	dc05      	bgt.n	800813c <__sflush_r+0x20>
 8008130:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008132:	2b00      	cmp	r3, #0
 8008134:	dc02      	bgt.n	800813c <__sflush_r+0x20>
 8008136:	2000      	movs	r0, #0
 8008138:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800813c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800813e:	2e00      	cmp	r6, #0
 8008140:	d0f9      	beq.n	8008136 <__sflush_r+0x1a>
 8008142:	2300      	movs	r3, #0
 8008144:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008148:	682f      	ldr	r7, [r5, #0]
 800814a:	602b      	str	r3, [r5, #0]
 800814c:	d032      	beq.n	80081b4 <__sflush_r+0x98>
 800814e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008150:	89a3      	ldrh	r3, [r4, #12]
 8008152:	075a      	lsls	r2, r3, #29
 8008154:	d505      	bpl.n	8008162 <__sflush_r+0x46>
 8008156:	6863      	ldr	r3, [r4, #4]
 8008158:	1ac0      	subs	r0, r0, r3
 800815a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800815c:	b10b      	cbz	r3, 8008162 <__sflush_r+0x46>
 800815e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008160:	1ac0      	subs	r0, r0, r3
 8008162:	2300      	movs	r3, #0
 8008164:	4602      	mov	r2, r0
 8008166:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008168:	6a21      	ldr	r1, [r4, #32]
 800816a:	4628      	mov	r0, r5
 800816c:	47b0      	blx	r6
 800816e:	1c43      	adds	r3, r0, #1
 8008170:	89a3      	ldrh	r3, [r4, #12]
 8008172:	d106      	bne.n	8008182 <__sflush_r+0x66>
 8008174:	6829      	ldr	r1, [r5, #0]
 8008176:	291d      	cmp	r1, #29
 8008178:	d82c      	bhi.n	80081d4 <__sflush_r+0xb8>
 800817a:	4a2a      	ldr	r2, [pc, #168]	; (8008224 <__sflush_r+0x108>)
 800817c:	40ca      	lsrs	r2, r1
 800817e:	07d6      	lsls	r6, r2, #31
 8008180:	d528      	bpl.n	80081d4 <__sflush_r+0xb8>
 8008182:	2200      	movs	r2, #0
 8008184:	6062      	str	r2, [r4, #4]
 8008186:	04d9      	lsls	r1, r3, #19
 8008188:	6922      	ldr	r2, [r4, #16]
 800818a:	6022      	str	r2, [r4, #0]
 800818c:	d504      	bpl.n	8008198 <__sflush_r+0x7c>
 800818e:	1c42      	adds	r2, r0, #1
 8008190:	d101      	bne.n	8008196 <__sflush_r+0x7a>
 8008192:	682b      	ldr	r3, [r5, #0]
 8008194:	b903      	cbnz	r3, 8008198 <__sflush_r+0x7c>
 8008196:	6560      	str	r0, [r4, #84]	; 0x54
 8008198:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800819a:	602f      	str	r7, [r5, #0]
 800819c:	2900      	cmp	r1, #0
 800819e:	d0ca      	beq.n	8008136 <__sflush_r+0x1a>
 80081a0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80081a4:	4299      	cmp	r1, r3
 80081a6:	d002      	beq.n	80081ae <__sflush_r+0x92>
 80081a8:	4628      	mov	r0, r5
 80081aa:	f7ff fc29 	bl	8007a00 <_free_r>
 80081ae:	2000      	movs	r0, #0
 80081b0:	6360      	str	r0, [r4, #52]	; 0x34
 80081b2:	e7c1      	b.n	8008138 <__sflush_r+0x1c>
 80081b4:	6a21      	ldr	r1, [r4, #32]
 80081b6:	2301      	movs	r3, #1
 80081b8:	4628      	mov	r0, r5
 80081ba:	47b0      	blx	r6
 80081bc:	1c41      	adds	r1, r0, #1
 80081be:	d1c7      	bne.n	8008150 <__sflush_r+0x34>
 80081c0:	682b      	ldr	r3, [r5, #0]
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	d0c4      	beq.n	8008150 <__sflush_r+0x34>
 80081c6:	2b1d      	cmp	r3, #29
 80081c8:	d001      	beq.n	80081ce <__sflush_r+0xb2>
 80081ca:	2b16      	cmp	r3, #22
 80081cc:	d101      	bne.n	80081d2 <__sflush_r+0xb6>
 80081ce:	602f      	str	r7, [r5, #0]
 80081d0:	e7b1      	b.n	8008136 <__sflush_r+0x1a>
 80081d2:	89a3      	ldrh	r3, [r4, #12]
 80081d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80081d8:	81a3      	strh	r3, [r4, #12]
 80081da:	e7ad      	b.n	8008138 <__sflush_r+0x1c>
 80081dc:	690f      	ldr	r7, [r1, #16]
 80081de:	2f00      	cmp	r7, #0
 80081e0:	d0a9      	beq.n	8008136 <__sflush_r+0x1a>
 80081e2:	0793      	lsls	r3, r2, #30
 80081e4:	680e      	ldr	r6, [r1, #0]
 80081e6:	bf08      	it	eq
 80081e8:	694b      	ldreq	r3, [r1, #20]
 80081ea:	600f      	str	r7, [r1, #0]
 80081ec:	bf18      	it	ne
 80081ee:	2300      	movne	r3, #0
 80081f0:	eba6 0807 	sub.w	r8, r6, r7
 80081f4:	608b      	str	r3, [r1, #8]
 80081f6:	f1b8 0f00 	cmp.w	r8, #0
 80081fa:	dd9c      	ble.n	8008136 <__sflush_r+0x1a>
 80081fc:	6a21      	ldr	r1, [r4, #32]
 80081fe:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008200:	4643      	mov	r3, r8
 8008202:	463a      	mov	r2, r7
 8008204:	4628      	mov	r0, r5
 8008206:	47b0      	blx	r6
 8008208:	2800      	cmp	r0, #0
 800820a:	dc06      	bgt.n	800821a <__sflush_r+0xfe>
 800820c:	89a3      	ldrh	r3, [r4, #12]
 800820e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008212:	81a3      	strh	r3, [r4, #12]
 8008214:	f04f 30ff 	mov.w	r0, #4294967295
 8008218:	e78e      	b.n	8008138 <__sflush_r+0x1c>
 800821a:	4407      	add	r7, r0
 800821c:	eba8 0800 	sub.w	r8, r8, r0
 8008220:	e7e9      	b.n	80081f6 <__sflush_r+0xda>
 8008222:	bf00      	nop
 8008224:	20400001 	.word	0x20400001

08008228 <_fflush_r>:
 8008228:	b538      	push	{r3, r4, r5, lr}
 800822a:	690b      	ldr	r3, [r1, #16]
 800822c:	4605      	mov	r5, r0
 800822e:	460c      	mov	r4, r1
 8008230:	b913      	cbnz	r3, 8008238 <_fflush_r+0x10>
 8008232:	2500      	movs	r5, #0
 8008234:	4628      	mov	r0, r5
 8008236:	bd38      	pop	{r3, r4, r5, pc}
 8008238:	b118      	cbz	r0, 8008242 <_fflush_r+0x1a>
 800823a:	6983      	ldr	r3, [r0, #24]
 800823c:	b90b      	cbnz	r3, 8008242 <_fflush_r+0x1a>
 800823e:	f7fe ff89 	bl	8007154 <__sinit>
 8008242:	4b14      	ldr	r3, [pc, #80]	; (8008294 <_fflush_r+0x6c>)
 8008244:	429c      	cmp	r4, r3
 8008246:	d11b      	bne.n	8008280 <_fflush_r+0x58>
 8008248:	686c      	ldr	r4, [r5, #4]
 800824a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800824e:	2b00      	cmp	r3, #0
 8008250:	d0ef      	beq.n	8008232 <_fflush_r+0xa>
 8008252:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008254:	07d0      	lsls	r0, r2, #31
 8008256:	d404      	bmi.n	8008262 <_fflush_r+0x3a>
 8008258:	0599      	lsls	r1, r3, #22
 800825a:	d402      	bmi.n	8008262 <_fflush_r+0x3a>
 800825c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800825e:	f7ff f81c 	bl	800729a <__retarget_lock_acquire_recursive>
 8008262:	4628      	mov	r0, r5
 8008264:	4621      	mov	r1, r4
 8008266:	f7ff ff59 	bl	800811c <__sflush_r>
 800826a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800826c:	07da      	lsls	r2, r3, #31
 800826e:	4605      	mov	r5, r0
 8008270:	d4e0      	bmi.n	8008234 <_fflush_r+0xc>
 8008272:	89a3      	ldrh	r3, [r4, #12]
 8008274:	059b      	lsls	r3, r3, #22
 8008276:	d4dd      	bmi.n	8008234 <_fflush_r+0xc>
 8008278:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800827a:	f7ff f80f 	bl	800729c <__retarget_lock_release_recursive>
 800827e:	e7d9      	b.n	8008234 <_fflush_r+0xc>
 8008280:	4b05      	ldr	r3, [pc, #20]	; (8008298 <_fflush_r+0x70>)
 8008282:	429c      	cmp	r4, r3
 8008284:	d101      	bne.n	800828a <_fflush_r+0x62>
 8008286:	68ac      	ldr	r4, [r5, #8]
 8008288:	e7df      	b.n	800824a <_fflush_r+0x22>
 800828a:	4b04      	ldr	r3, [pc, #16]	; (800829c <_fflush_r+0x74>)
 800828c:	429c      	cmp	r4, r3
 800828e:	bf08      	it	eq
 8008290:	68ec      	ldreq	r4, [r5, #12]
 8008292:	e7da      	b.n	800824a <_fflush_r+0x22>
 8008294:	08008638 	.word	0x08008638
 8008298:	08008658 	.word	0x08008658
 800829c:	08008618 	.word	0x08008618

080082a0 <fiprintf>:
 80082a0:	b40e      	push	{r1, r2, r3}
 80082a2:	b503      	push	{r0, r1, lr}
 80082a4:	4601      	mov	r1, r0
 80082a6:	ab03      	add	r3, sp, #12
 80082a8:	4805      	ldr	r0, [pc, #20]	; (80082c0 <fiprintf+0x20>)
 80082aa:	f853 2b04 	ldr.w	r2, [r3], #4
 80082ae:	6800      	ldr	r0, [r0, #0]
 80082b0:	9301      	str	r3, [sp, #4]
 80082b2:	f7ff fcaf 	bl	8007c14 <_vfiprintf_r>
 80082b6:	b002      	add	sp, #8
 80082b8:	f85d eb04 	ldr.w	lr, [sp], #4
 80082bc:	b003      	add	sp, #12
 80082be:	4770      	bx	lr
 80082c0:	20000024 	.word	0x20000024

080082c4 <_lseek_r>:
 80082c4:	b538      	push	{r3, r4, r5, lr}
 80082c6:	4d07      	ldr	r5, [pc, #28]	; (80082e4 <_lseek_r+0x20>)
 80082c8:	4604      	mov	r4, r0
 80082ca:	4608      	mov	r0, r1
 80082cc:	4611      	mov	r1, r2
 80082ce:	2200      	movs	r2, #0
 80082d0:	602a      	str	r2, [r5, #0]
 80082d2:	461a      	mov	r2, r3
 80082d4:	f7fa f880 	bl	80023d8 <_lseek>
 80082d8:	1c43      	adds	r3, r0, #1
 80082da:	d102      	bne.n	80082e2 <_lseek_r+0x1e>
 80082dc:	682b      	ldr	r3, [r5, #0]
 80082de:	b103      	cbz	r3, 80082e2 <_lseek_r+0x1e>
 80082e0:	6023      	str	r3, [r4, #0]
 80082e2:	bd38      	pop	{r3, r4, r5, pc}
 80082e4:	200003e0 	.word	0x200003e0

080082e8 <__swhatbuf_r>:
 80082e8:	b570      	push	{r4, r5, r6, lr}
 80082ea:	460e      	mov	r6, r1
 80082ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80082f0:	2900      	cmp	r1, #0
 80082f2:	b096      	sub	sp, #88	; 0x58
 80082f4:	4614      	mov	r4, r2
 80082f6:	461d      	mov	r5, r3
 80082f8:	da08      	bge.n	800830c <__swhatbuf_r+0x24>
 80082fa:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80082fe:	2200      	movs	r2, #0
 8008300:	602a      	str	r2, [r5, #0]
 8008302:	061a      	lsls	r2, r3, #24
 8008304:	d410      	bmi.n	8008328 <__swhatbuf_r+0x40>
 8008306:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800830a:	e00e      	b.n	800832a <__swhatbuf_r+0x42>
 800830c:	466a      	mov	r2, sp
 800830e:	f000 f895 	bl	800843c <_fstat_r>
 8008312:	2800      	cmp	r0, #0
 8008314:	dbf1      	blt.n	80082fa <__swhatbuf_r+0x12>
 8008316:	9a01      	ldr	r2, [sp, #4]
 8008318:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800831c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008320:	425a      	negs	r2, r3
 8008322:	415a      	adcs	r2, r3
 8008324:	602a      	str	r2, [r5, #0]
 8008326:	e7ee      	b.n	8008306 <__swhatbuf_r+0x1e>
 8008328:	2340      	movs	r3, #64	; 0x40
 800832a:	2000      	movs	r0, #0
 800832c:	6023      	str	r3, [r4, #0]
 800832e:	b016      	add	sp, #88	; 0x58
 8008330:	bd70      	pop	{r4, r5, r6, pc}
	...

08008334 <__smakebuf_r>:
 8008334:	898b      	ldrh	r3, [r1, #12]
 8008336:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008338:	079d      	lsls	r5, r3, #30
 800833a:	4606      	mov	r6, r0
 800833c:	460c      	mov	r4, r1
 800833e:	d507      	bpl.n	8008350 <__smakebuf_r+0x1c>
 8008340:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008344:	6023      	str	r3, [r4, #0]
 8008346:	6123      	str	r3, [r4, #16]
 8008348:	2301      	movs	r3, #1
 800834a:	6163      	str	r3, [r4, #20]
 800834c:	b002      	add	sp, #8
 800834e:	bd70      	pop	{r4, r5, r6, pc}
 8008350:	ab01      	add	r3, sp, #4
 8008352:	466a      	mov	r2, sp
 8008354:	f7ff ffc8 	bl	80082e8 <__swhatbuf_r>
 8008358:	9900      	ldr	r1, [sp, #0]
 800835a:	4605      	mov	r5, r0
 800835c:	4630      	mov	r0, r6
 800835e:	f7ff fbbb 	bl	8007ad8 <_malloc_r>
 8008362:	b948      	cbnz	r0, 8008378 <__smakebuf_r+0x44>
 8008364:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008368:	059a      	lsls	r2, r3, #22
 800836a:	d4ef      	bmi.n	800834c <__smakebuf_r+0x18>
 800836c:	f023 0303 	bic.w	r3, r3, #3
 8008370:	f043 0302 	orr.w	r3, r3, #2
 8008374:	81a3      	strh	r3, [r4, #12]
 8008376:	e7e3      	b.n	8008340 <__smakebuf_r+0xc>
 8008378:	4b0d      	ldr	r3, [pc, #52]	; (80083b0 <__smakebuf_r+0x7c>)
 800837a:	62b3      	str	r3, [r6, #40]	; 0x28
 800837c:	89a3      	ldrh	r3, [r4, #12]
 800837e:	6020      	str	r0, [r4, #0]
 8008380:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008384:	81a3      	strh	r3, [r4, #12]
 8008386:	9b00      	ldr	r3, [sp, #0]
 8008388:	6163      	str	r3, [r4, #20]
 800838a:	9b01      	ldr	r3, [sp, #4]
 800838c:	6120      	str	r0, [r4, #16]
 800838e:	b15b      	cbz	r3, 80083a8 <__smakebuf_r+0x74>
 8008390:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008394:	4630      	mov	r0, r6
 8008396:	f000 f863 	bl	8008460 <_isatty_r>
 800839a:	b128      	cbz	r0, 80083a8 <__smakebuf_r+0x74>
 800839c:	89a3      	ldrh	r3, [r4, #12]
 800839e:	f023 0303 	bic.w	r3, r3, #3
 80083a2:	f043 0301 	orr.w	r3, r3, #1
 80083a6:	81a3      	strh	r3, [r4, #12]
 80083a8:	89a0      	ldrh	r0, [r4, #12]
 80083aa:	4305      	orrs	r5, r0
 80083ac:	81a5      	strh	r5, [r4, #12]
 80083ae:	e7cd      	b.n	800834c <__smakebuf_r+0x18>
 80083b0:	080070ed 	.word	0x080070ed

080083b4 <__ascii_mbtowc>:
 80083b4:	b082      	sub	sp, #8
 80083b6:	b901      	cbnz	r1, 80083ba <__ascii_mbtowc+0x6>
 80083b8:	a901      	add	r1, sp, #4
 80083ba:	b142      	cbz	r2, 80083ce <__ascii_mbtowc+0x1a>
 80083bc:	b14b      	cbz	r3, 80083d2 <__ascii_mbtowc+0x1e>
 80083be:	7813      	ldrb	r3, [r2, #0]
 80083c0:	600b      	str	r3, [r1, #0]
 80083c2:	7812      	ldrb	r2, [r2, #0]
 80083c4:	1e10      	subs	r0, r2, #0
 80083c6:	bf18      	it	ne
 80083c8:	2001      	movne	r0, #1
 80083ca:	b002      	add	sp, #8
 80083cc:	4770      	bx	lr
 80083ce:	4610      	mov	r0, r2
 80083d0:	e7fb      	b.n	80083ca <__ascii_mbtowc+0x16>
 80083d2:	f06f 0001 	mvn.w	r0, #1
 80083d6:	e7f8      	b.n	80083ca <__ascii_mbtowc+0x16>

080083d8 <__malloc_lock>:
 80083d8:	4801      	ldr	r0, [pc, #4]	; (80083e0 <__malloc_lock+0x8>)
 80083da:	f7fe bf5e 	b.w	800729a <__retarget_lock_acquire_recursive>
 80083de:	bf00      	nop
 80083e0:	200003d4 	.word	0x200003d4

080083e4 <__malloc_unlock>:
 80083e4:	4801      	ldr	r0, [pc, #4]	; (80083ec <__malloc_unlock+0x8>)
 80083e6:	f7fe bf59 	b.w	800729c <__retarget_lock_release_recursive>
 80083ea:	bf00      	nop
 80083ec:	200003d4 	.word	0x200003d4

080083f0 <_read_r>:
 80083f0:	b538      	push	{r3, r4, r5, lr}
 80083f2:	4d07      	ldr	r5, [pc, #28]	; (8008410 <_read_r+0x20>)
 80083f4:	4604      	mov	r4, r0
 80083f6:	4608      	mov	r0, r1
 80083f8:	4611      	mov	r1, r2
 80083fa:	2200      	movs	r2, #0
 80083fc:	602a      	str	r2, [r5, #0]
 80083fe:	461a      	mov	r2, r3
 8008400:	f7f9 ff8a 	bl	8002318 <_read>
 8008404:	1c43      	adds	r3, r0, #1
 8008406:	d102      	bne.n	800840e <_read_r+0x1e>
 8008408:	682b      	ldr	r3, [r5, #0]
 800840a:	b103      	cbz	r3, 800840e <_read_r+0x1e>
 800840c:	6023      	str	r3, [r4, #0]
 800840e:	bd38      	pop	{r3, r4, r5, pc}
 8008410:	200003e0 	.word	0x200003e0

08008414 <__ascii_wctomb>:
 8008414:	b149      	cbz	r1, 800842a <__ascii_wctomb+0x16>
 8008416:	2aff      	cmp	r2, #255	; 0xff
 8008418:	bf85      	ittet	hi
 800841a:	238a      	movhi	r3, #138	; 0x8a
 800841c:	6003      	strhi	r3, [r0, #0]
 800841e:	700a      	strbls	r2, [r1, #0]
 8008420:	f04f 30ff 	movhi.w	r0, #4294967295
 8008424:	bf98      	it	ls
 8008426:	2001      	movls	r0, #1
 8008428:	4770      	bx	lr
 800842a:	4608      	mov	r0, r1
 800842c:	4770      	bx	lr

0800842e <abort>:
 800842e:	b508      	push	{r3, lr}
 8008430:	2006      	movs	r0, #6
 8008432:	f000 f84d 	bl	80084d0 <raise>
 8008436:	2001      	movs	r0, #1
 8008438:	f7f9 ff64 	bl	8002304 <_exit>

0800843c <_fstat_r>:
 800843c:	b538      	push	{r3, r4, r5, lr}
 800843e:	4d07      	ldr	r5, [pc, #28]	; (800845c <_fstat_r+0x20>)
 8008440:	2300      	movs	r3, #0
 8008442:	4604      	mov	r4, r0
 8008444:	4608      	mov	r0, r1
 8008446:	4611      	mov	r1, r2
 8008448:	602b      	str	r3, [r5, #0]
 800844a:	f7f9 ffaa 	bl	80023a2 <_fstat>
 800844e:	1c43      	adds	r3, r0, #1
 8008450:	d102      	bne.n	8008458 <_fstat_r+0x1c>
 8008452:	682b      	ldr	r3, [r5, #0]
 8008454:	b103      	cbz	r3, 8008458 <_fstat_r+0x1c>
 8008456:	6023      	str	r3, [r4, #0]
 8008458:	bd38      	pop	{r3, r4, r5, pc}
 800845a:	bf00      	nop
 800845c:	200003e0 	.word	0x200003e0

08008460 <_isatty_r>:
 8008460:	b538      	push	{r3, r4, r5, lr}
 8008462:	4d06      	ldr	r5, [pc, #24]	; (800847c <_isatty_r+0x1c>)
 8008464:	2300      	movs	r3, #0
 8008466:	4604      	mov	r4, r0
 8008468:	4608      	mov	r0, r1
 800846a:	602b      	str	r3, [r5, #0]
 800846c:	f7f9 ffa9 	bl	80023c2 <_isatty>
 8008470:	1c43      	adds	r3, r0, #1
 8008472:	d102      	bne.n	800847a <_isatty_r+0x1a>
 8008474:	682b      	ldr	r3, [r5, #0]
 8008476:	b103      	cbz	r3, 800847a <_isatty_r+0x1a>
 8008478:	6023      	str	r3, [r4, #0]
 800847a:	bd38      	pop	{r3, r4, r5, pc}
 800847c:	200003e0 	.word	0x200003e0

08008480 <_raise_r>:
 8008480:	291f      	cmp	r1, #31
 8008482:	b538      	push	{r3, r4, r5, lr}
 8008484:	4604      	mov	r4, r0
 8008486:	460d      	mov	r5, r1
 8008488:	d904      	bls.n	8008494 <_raise_r+0x14>
 800848a:	2316      	movs	r3, #22
 800848c:	6003      	str	r3, [r0, #0]
 800848e:	f04f 30ff 	mov.w	r0, #4294967295
 8008492:	bd38      	pop	{r3, r4, r5, pc}
 8008494:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8008496:	b112      	cbz	r2, 800849e <_raise_r+0x1e>
 8008498:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800849c:	b94b      	cbnz	r3, 80084b2 <_raise_r+0x32>
 800849e:	4620      	mov	r0, r4
 80084a0:	f000 f830 	bl	8008504 <_getpid_r>
 80084a4:	462a      	mov	r2, r5
 80084a6:	4601      	mov	r1, r0
 80084a8:	4620      	mov	r0, r4
 80084aa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80084ae:	f000 b817 	b.w	80084e0 <_kill_r>
 80084b2:	2b01      	cmp	r3, #1
 80084b4:	d00a      	beq.n	80084cc <_raise_r+0x4c>
 80084b6:	1c59      	adds	r1, r3, #1
 80084b8:	d103      	bne.n	80084c2 <_raise_r+0x42>
 80084ba:	2316      	movs	r3, #22
 80084bc:	6003      	str	r3, [r0, #0]
 80084be:	2001      	movs	r0, #1
 80084c0:	e7e7      	b.n	8008492 <_raise_r+0x12>
 80084c2:	2400      	movs	r4, #0
 80084c4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80084c8:	4628      	mov	r0, r5
 80084ca:	4798      	blx	r3
 80084cc:	2000      	movs	r0, #0
 80084ce:	e7e0      	b.n	8008492 <_raise_r+0x12>

080084d0 <raise>:
 80084d0:	4b02      	ldr	r3, [pc, #8]	; (80084dc <raise+0xc>)
 80084d2:	4601      	mov	r1, r0
 80084d4:	6818      	ldr	r0, [r3, #0]
 80084d6:	f7ff bfd3 	b.w	8008480 <_raise_r>
 80084da:	bf00      	nop
 80084dc:	20000024 	.word	0x20000024

080084e0 <_kill_r>:
 80084e0:	b538      	push	{r3, r4, r5, lr}
 80084e2:	4d07      	ldr	r5, [pc, #28]	; (8008500 <_kill_r+0x20>)
 80084e4:	2300      	movs	r3, #0
 80084e6:	4604      	mov	r4, r0
 80084e8:	4608      	mov	r0, r1
 80084ea:	4611      	mov	r1, r2
 80084ec:	602b      	str	r3, [r5, #0]
 80084ee:	f7f9 fef9 	bl	80022e4 <_kill>
 80084f2:	1c43      	adds	r3, r0, #1
 80084f4:	d102      	bne.n	80084fc <_kill_r+0x1c>
 80084f6:	682b      	ldr	r3, [r5, #0]
 80084f8:	b103      	cbz	r3, 80084fc <_kill_r+0x1c>
 80084fa:	6023      	str	r3, [r4, #0]
 80084fc:	bd38      	pop	{r3, r4, r5, pc}
 80084fe:	bf00      	nop
 8008500:	200003e0 	.word	0x200003e0

08008504 <_getpid_r>:
 8008504:	f7f9 bee6 	b.w	80022d4 <_getpid>

08008508 <_init>:
 8008508:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800850a:	bf00      	nop
 800850c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800850e:	bc08      	pop	{r3}
 8008510:	469e      	mov	lr, r3
 8008512:	4770      	bx	lr

08008514 <_fini>:
 8008514:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008516:	bf00      	nop
 8008518:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800851a:	bc08      	pop	{r3}
 800851c:	469e      	mov	lr, r3
 800851e:	4770      	bx	lr
