/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [2:0] _01_;
  wire [16:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [19:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [18:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [19:0] celloutsig_0_19z;
  wire [8:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [9:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [2:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [3:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [5:0] celloutsig_0_33z;
  wire [7:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [3:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_43z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire celloutsig_0_53z;
  wire celloutsig_0_54z;
  wire celloutsig_0_55z;
  wire celloutsig_0_57z;
  reg [2:0] celloutsig_0_58z;
  wire celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_61z;
  wire [7:0] celloutsig_0_62z;
  wire [3:0] celloutsig_0_63z;
  wire [3:0] celloutsig_0_64z;
  wire celloutsig_0_65z;
  wire celloutsig_0_69z;
  wire celloutsig_0_6z;
  wire [11:0] celloutsig_0_71z;
  wire [20:0] celloutsig_0_72z;
  wire [31:0] celloutsig_0_73z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [3:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire [12:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [18:0] celloutsig_1_8z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_38z = !(celloutsig_0_19z[12] ? celloutsig_0_21z : _00_);
  assign celloutsig_0_45z = !(celloutsig_0_10z ? celloutsig_0_31z : celloutsig_0_31z);
  assign celloutsig_0_8z = !(celloutsig_0_3z[0] ? celloutsig_0_0z[14] : celloutsig_0_6z);
  assign celloutsig_1_6z = !(celloutsig_1_3z[3] ? celloutsig_1_2z[4] : celloutsig_1_4z);
  assign celloutsig_0_13z = !(celloutsig_0_1z[5] ? celloutsig_0_8z : celloutsig_0_12z[6]);
  assign celloutsig_0_21z = !(celloutsig_0_0z[3] ? celloutsig_0_18z : celloutsig_0_14z[17]);
  assign celloutsig_0_22z = !(celloutsig_0_14z[15] ? celloutsig_0_2z : celloutsig_0_9z);
  assign celloutsig_0_32z = ~celloutsig_0_5z;
  assign celloutsig_0_41z = ~celloutsig_0_14z[3];
  assign celloutsig_0_50z = ~celloutsig_0_10z;
  assign celloutsig_0_6z = ~celloutsig_0_2z;
  assign celloutsig_0_40z = ~((celloutsig_0_22z | celloutsig_0_4z) & (celloutsig_0_10z | in_data[71]));
  assign celloutsig_0_46z = ~((celloutsig_0_19z[7] | celloutsig_0_32z) & (celloutsig_0_17z | celloutsig_0_32z));
  assign celloutsig_0_47z = ~((celloutsig_0_17z | celloutsig_0_18z) & (celloutsig_0_16z | celloutsig_0_2z));
  assign celloutsig_0_53z = ~((celloutsig_0_11z | celloutsig_0_26z) & (celloutsig_0_28z[2] | celloutsig_0_18z));
  assign celloutsig_0_57z = ~((celloutsig_0_41z | celloutsig_0_40z) & (celloutsig_0_50z | celloutsig_0_19z[11]));
  assign celloutsig_0_16z = ~((celloutsig_0_8z | celloutsig_0_14z[17]) & (in_data[80] | celloutsig_0_1z[2]));
  assign celloutsig_0_20z = ~((celloutsig_0_7z | celloutsig_0_14z[7]) & (celloutsig_0_17z | celloutsig_0_3z[0]));
  assign celloutsig_0_2z = ~((celloutsig_0_0z[10] | celloutsig_0_1z[0]) & (celloutsig_0_1z[1] | celloutsig_0_1z[2]));
  assign celloutsig_0_23z = ~((celloutsig_0_10z | celloutsig_0_4z) & (celloutsig_0_0z[11] | celloutsig_0_10z));
  assign celloutsig_0_25z = ~((celloutsig_0_2z | celloutsig_0_0z[10]) & (celloutsig_0_20z | celloutsig_0_15z));
  assign celloutsig_0_26z = ~((celloutsig_0_18z | celloutsig_0_11z) & (celloutsig_0_7z | celloutsig_0_2z));
  reg [2:0] _24_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _24_ <= 3'h0;
    else _24_ <= { celloutsig_0_29z, celloutsig_0_10z, celloutsig_0_22z };
  assign { _00_, _01_[1:0] } = _24_;
  assign celloutsig_0_4z = { celloutsig_0_1z[2:0], celloutsig_0_2z, celloutsig_0_0z } == { celloutsig_0_0z[7:1], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_1_1z = celloutsig_1_0z[2:0] == in_data[102:100];
  assign celloutsig_1_10z = { celloutsig_1_0z, celloutsig_1_6z } == celloutsig_1_8z[17:13];
  assign celloutsig_0_27z = { celloutsig_0_0z[11:0], celloutsig_0_11z, celloutsig_0_10z } == { celloutsig_0_19z[19:8], celloutsig_0_18z, celloutsig_0_2z };
  assign celloutsig_0_43z = { celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_16z, celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_36z, celloutsig_0_20z, celloutsig_0_35z, celloutsig_0_22z } === { celloutsig_0_30z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_26z, celloutsig_0_23z, _00_, _01_[1:0], celloutsig_0_17z };
  assign celloutsig_0_59z = { celloutsig_0_12z[13:9], celloutsig_0_30z, celloutsig_0_26z, celloutsig_0_17z } === celloutsig_0_0z[12:2];
  assign celloutsig_0_60z = { celloutsig_0_13z, celloutsig_0_59z, celloutsig_0_52z, celloutsig_0_25z, celloutsig_0_36z, celloutsig_0_39z, celloutsig_0_57z } === { celloutsig_0_8z, celloutsig_0_39z, celloutsig_0_27z, celloutsig_0_40z, celloutsig_0_55z, celloutsig_0_26z, celloutsig_0_16z };
  assign celloutsig_0_69z = { celloutsig_0_34z[3:2], celloutsig_0_55z, celloutsig_0_17z, celloutsig_0_3z, celloutsig_0_63z, celloutsig_0_46z } === { celloutsig_0_34z, celloutsig_0_4z, celloutsig_0_17z, celloutsig_0_39z, celloutsig_0_26z, celloutsig_0_47z };
  assign celloutsig_0_9z = celloutsig_0_3z[3:1] === { celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_6z };
  assign celloutsig_0_10z = { in_data[43:37], celloutsig_0_4z, celloutsig_0_8z } === celloutsig_0_1z;
  assign celloutsig_0_11z = { celloutsig_0_0z[13:12], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_3z } === celloutsig_0_0z[16:6];
  assign celloutsig_0_18z = celloutsig_0_14z[15:2] === celloutsig_0_0z[16:3];
  assign celloutsig_0_36z = { celloutsig_0_24z[5:2], celloutsig_0_2z, celloutsig_0_6z } > { celloutsig_0_1z[4:0], celloutsig_0_17z };
  assign celloutsig_0_61z = { celloutsig_0_1z[4:3], celloutsig_0_10z, celloutsig_0_55z } > celloutsig_0_14z[15:12];
  assign celloutsig_1_7z = in_data[178:176] > celloutsig_1_3z[9:7];
  assign celloutsig_0_29z = celloutsig_0_19z[14:7] <= { celloutsig_0_28z[2:1], celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_27z, celloutsig_0_28z };
  assign celloutsig_0_7z = celloutsig_0_1z[5:2] <= { in_data[4:3], celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_0_39z = celloutsig_0_4z & ~(celloutsig_0_23z);
  assign celloutsig_0_5z = celloutsig_0_4z & ~(celloutsig_0_0z[12]);
  assign celloutsig_0_55z = celloutsig_0_7z & ~(celloutsig_0_18z);
  assign celloutsig_1_18z = celloutsig_1_4z & ~(celloutsig_1_2z[2]);
  assign celloutsig_0_33z = { celloutsig_0_22z, celloutsig_0_13z, celloutsig_0_3z } % { 1'h1, celloutsig_0_3z, celloutsig_0_21z };
  assign celloutsig_0_72z = { celloutsig_0_71z[11], celloutsig_0_4z, celloutsig_0_32z, celloutsig_0_45z, celloutsig_0_0z } % { 1'h1, celloutsig_0_30z[0], celloutsig_0_54z, celloutsig_0_22z, celloutsig_0_29z, celloutsig_0_33z, celloutsig_0_62z, celloutsig_0_60z, celloutsig_0_6z };
  assign celloutsig_0_34z = { celloutsig_0_14z[17:11], celloutsig_0_27z } % { 1'h1, celloutsig_0_1z[6:0] };
  assign celloutsig_0_35z = { celloutsig_0_26z, celloutsig_0_27z, celloutsig_0_12z, celloutsig_0_24z, celloutsig_0_32z, celloutsig_0_32z } != { celloutsig_0_14z[3], celloutsig_0_14z, celloutsig_0_34z, celloutsig_0_26z, celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_31z, celloutsig_0_2z };
  assign celloutsig_0_52z = { celloutsig_0_34z[6:4], celloutsig_0_43z, celloutsig_0_10z } != { celloutsig_0_12z[12:11], celloutsig_0_51z, celloutsig_0_25z, celloutsig_0_35z };
  assign celloutsig_0_15z = celloutsig_0_12z[2:0] != { celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_10z };
  assign celloutsig_1_8z = { in_data[169:165], celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_7z } | { celloutsig_1_3z[7:4], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_7z };
  assign celloutsig_0_1z = in_data[50:42] | in_data[41:33];
  assign celloutsig_0_54z = | celloutsig_0_14z[18:7];
  assign celloutsig_1_4z = | { celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_28z = { celloutsig_0_24z[4], celloutsig_0_2z, celloutsig_0_25z } << { celloutsig_0_20z, celloutsig_0_26z, celloutsig_0_26z };
  assign celloutsig_0_63z = celloutsig_0_24z[3:0] << { celloutsig_0_61z, celloutsig_0_5z, celloutsig_0_47z, celloutsig_0_53z };
  assign celloutsig_1_2z = { celloutsig_1_0z[3:1], celloutsig_1_1z, celloutsig_1_1z } << in_data[147:143];
  assign celloutsig_1_3z = { in_data[101:100], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z } << { in_data[131:120], celloutsig_1_1z };
  assign celloutsig_0_12z = { celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_11z } << { in_data[70:54], celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_19z = { in_data[23:6], celloutsig_0_15z, celloutsig_0_10z } << { in_data[84:74], celloutsig_0_4z, celloutsig_0_15z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_11z };
  assign celloutsig_0_24z = { celloutsig_0_1z[7:1], celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_23z } << { celloutsig_0_8z, celloutsig_0_1z };
  assign celloutsig_0_30z = { celloutsig_0_18z, celloutsig_0_18z, celloutsig_0_25z, celloutsig_0_8z } <<< { celloutsig_0_14z[18], celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_4z };
  assign celloutsig_0_71z = { celloutsig_0_63z[1:0], celloutsig_0_23z, celloutsig_0_48z, celloutsig_0_41z, celloutsig_0_2z, celloutsig_0_69z, celloutsig_0_4z, celloutsig_0_60z, celloutsig_0_40z, celloutsig_0_60z, celloutsig_0_47z } <<< { celloutsig_0_19z[18:12], celloutsig_0_27z, _00_, _01_[1:0], celloutsig_0_6z };
  assign celloutsig_0_73z = { celloutsig_0_12z[4:1], celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_26z, celloutsig_0_0z, _00_, _01_[1:0], celloutsig_0_65z, celloutsig_0_64z } <<< { celloutsig_0_0z[4:3], celloutsig_0_58z, celloutsig_0_72z, celloutsig_0_54z, celloutsig_0_58z, celloutsig_0_11z, celloutsig_0_69z };
  assign celloutsig_1_5z = celloutsig_1_3z[3:0] <<< { celloutsig_1_2z[4:2], celloutsig_1_1z };
  assign celloutsig_1_17z = { celloutsig_1_0z[2:1], celloutsig_1_4z, celloutsig_1_6z } <<< celloutsig_1_8z[8:5];
  assign celloutsig_0_0z = in_data[73:57] - in_data[89:73];
  assign celloutsig_0_3z = { celloutsig_0_1z[3:2], celloutsig_0_2z, celloutsig_0_2z } - celloutsig_0_1z[7:4];
  assign celloutsig_0_62z = celloutsig_0_1z[7:0] - { celloutsig_0_14z[18:17], celloutsig_0_48z, celloutsig_0_41z, celloutsig_0_46z, celloutsig_0_28z };
  assign celloutsig_0_64z = { celloutsig_0_0z[15:14], celloutsig_0_38z, celloutsig_0_2z } - { celloutsig_0_1z[3:1], celloutsig_0_7z };
  assign celloutsig_1_0z = in_data[141:138] - in_data[111:108];
  assign celloutsig_1_19z = { celloutsig_1_5z[2:1], celloutsig_1_18z, celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_6z } - { celloutsig_1_17z, celloutsig_1_10z, celloutsig_1_18z };
  assign celloutsig_0_14z = { celloutsig_0_0z[0], celloutsig_0_10z, celloutsig_0_0z } - { in_data[80:63], celloutsig_0_6z };
  assign celloutsig_0_31z = ~((celloutsig_0_17z & celloutsig_0_17z) | celloutsig_0_18z);
  assign celloutsig_0_48z = ~((celloutsig_0_8z & celloutsig_0_11z) | celloutsig_0_47z);
  assign celloutsig_0_51z = ~((celloutsig_0_9z & celloutsig_0_2z) | _01_[1]);
  assign celloutsig_0_65z = ~((celloutsig_0_48z & celloutsig_0_57z) | celloutsig_0_2z);
  assign celloutsig_0_17z = ~((celloutsig_0_9z & celloutsig_0_11z) | celloutsig_0_2z);
  always_latch
    if (!clkin_data[0]) celloutsig_0_58z = 3'h0;
    else if (clkin_data[32]) celloutsig_0_58z = celloutsig_0_3z[2:0];
  assign _01_[2] = _00_;
  assign { out_data[128], out_data[101:96], out_data[52:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_72z, celloutsig_0_73z };
endmodule
