A methodology for hardware verification based on logic simulation