
*** Running vivado
    with args -log top_level_vga.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_level_vga.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top_level_vga.tcl -notrace
Command: synth_design -top top_level_vga -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 23680
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1173.285 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_level_vga' [C:/Users/haide/OneDrive/Desktop/milestone_2/milestone_2.srcs/sources_1/new/top_level_vga.v:3]
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [C:/Users/haide/OneDrive/Desktop/milestone_2/milestone_2.srcs/sources_1/new/clock.v:2]
	Parameter div_value bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (1#1) [C:/Users/haide/OneDrive/Desktop/milestone_2/milestone_2.srcs/sources_1/new/clock.v:2]
INFO: [Synth 8-6157] synthesizing module 'h_counter' [C:/Users/haide/OneDrive/Desktop/milestone_2/milestone_2.srcs/sources_1/new/h_count.v:2]
INFO: [Synth 8-6155] done synthesizing module 'h_counter' (2#1) [C:/Users/haide/OneDrive/Desktop/milestone_2/milestone_2.srcs/sources_1/new/h_count.v:2]
INFO: [Synth 8-6157] synthesizing module 'v_counter' [C:/Users/haide/OneDrive/Desktop/milestone_2/milestone_2.srcs/sources_1/new/v_count.v:2]
INFO: [Synth 8-6155] done synthesizing module 'v_counter' (3#1) [C:/Users/haide/OneDrive/Desktop/milestone_2/milestone_2.srcs/sources_1/new/v_count.v:2]
INFO: [Synth 8-6157] synthesizing module 'vga_sync' [C:/Users/haide/OneDrive/Desktop/milestone_2/milestone_2.srcs/sources_1/new/vga_sync.v:3]
	Parameter HD bound to: 640 - type: integer 
	Parameter HF bound to: 16 - type: integer 
	Parameter HR bound to: 96 - type: integer 
	Parameter HB bound to: 48 - type: integer 
	Parameter VD bound to: 480 - type: integer 
	Parameter VF bound to: 10 - type: integer 
	Parameter VR bound to: 2 - type: integer 
	Parameter VB bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_sync' (4#1) [C:/Users/haide/OneDrive/Desktop/milestone_2/milestone_2.srcs/sources_1/new/vga_sync.v:3]
INFO: [Synth 8-6157] synthesizing module 'mover' [C:/Users/haide/OneDrive/Desktop/milestone_2/milestone_2.srcs/sources_1/new/mover.v:23]
	Parameter UP bound to: 3'b010 
	Parameter DOWN bound to: 3'b100 
	Parameter START bound to: 3'b000 
	Parameter RESET bound to: 3'b111 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/haide/OneDrive/Desktop/milestone_2/milestone_2.srcs/sources_1/new/mover.v:65]
WARNING: [Synth 8-6090] variable 'bird_y' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/haide/OneDrive/Desktop/milestone_2/milestone_2.srcs/sources_1/new/mover.v:143]
WARNING: [Synth 8-6090] variable 'pipe1_x' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/haide/OneDrive/Desktop/milestone_2/milestone_2.srcs/sources_1/new/mover.v:145]
WARNING: [Synth 8-6090] variable 'pipe2_x' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/haide/OneDrive/Desktop/milestone_2/milestone_2.srcs/sources_1/new/mover.v:148]
WARNING: [Synth 8-6090] variable 'pipe3_x' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/haide/OneDrive/Desktop/milestone_2/milestone_2.srcs/sources_1/new/mover.v:151]
INFO: [Synth 8-6155] done synthesizing module 'mover' (5#1) [C:/Users/haide/OneDrive/Desktop/milestone_2/milestone_2.srcs/sources_1/new/mover.v:23]
INFO: [Synth 8-6157] synthesizing module 'pixel_gen' [C:/Users/haide/OneDrive/Desktop/milestone_2/milestone_2.srcs/sources_1/new/pixel_gen.v:2]
	Parameter UP bound to: 3'b010 
	Parameter DOWN bound to: 3'b100 
	Parameter START bound to: 3'b000 
	Parameter RESET bound to: 3'b111 
INFO: [Synth 8-6155] done synthesizing module 'pixel_gen' (6#1) [C:/Users/haide/OneDrive/Desktop/milestone_2/milestone_2.srcs/sources_1/new/pixel_gen.v:2]
INFO: [Synth 8-6155] done synthesizing module 'top_level_vga' (7#1) [C:/Users/haide/OneDrive/Desktop/milestone_2/milestone_2.srcs/sources_1/new/top_level_vga.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1173.285 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1173.285 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1173.285 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1173.285 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/haide/OneDrive/Desktop/milestone_2/milestone_2.srcs/constrs_1/new/constraint_file.xdc]
Finished Parsing XDC File [C:/Users/haide/OneDrive/Desktop/milestone_2/milestone_2.srcs/constrs_1/new/constraint_file.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/haide/OneDrive/Desktop/milestone_2/milestone_2.srcs/constrs_1/new/constraint_file.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_vga_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_vga_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1173.285 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1173.285 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1173.285 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1173.285 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1173.285 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mover'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   START |                               00 |                              000
                      UP |                               01 |                              010
                    DOWN |                               10 |                              100
                   RESET |                               11 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'mover'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1173.285 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   12 Bit       Adders := 4     
	   2 Input   11 Bit       Adders := 12    
	   2 Input   10 Bit       Adders := 6     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    1 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 10    
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input   10 Bit        Muxes := 18    
	   4 Input   10 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 5     
	  16 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 14    
	   3 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 1173.285 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 1173.285 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 1173.285 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 1173.285 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:39 . Memory (MB): peak = 1173.285 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:39 . Memory (MB): peak = 1173.285 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:39 . Memory (MB): peak = 1173.285 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:39 . Memory (MB): peak = 1173.285 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:39 . Memory (MB): peak = 1173.285 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:39 . Memory (MB): peak = 1173.285 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    93|
|3     |LUT1   |    15|
|4     |LUT2   |    99|
|5     |LUT3   |    57|
|6     |LUT4   |   184|
|7     |LUT5   |    57|
|8     |LUT6   |   156|
|9     |FDRE   |    87|
|10    |FDSE   |     6|
|11    |IBUF   |     5|
|12    |OBUF   |    14|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:39 . Memory (MB): peak = 1173.285 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:36 . Memory (MB): peak = 1173.285 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:39 . Memory (MB): peak = 1173.285 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1173.285 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 93 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1173.285 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:49 . Memory (MB): peak = 1173.285 ; gain = 93.402
INFO: [Common 17-1381] The checkpoint 'C:/Users/haide/OneDrive/Desktop/milestone_2/milestone_2.runs/synth_1/top_level_vga.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_level_vga_utilization_synth.rpt -pb top_level_vga_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec  1 16:06:05 2023...
