############################################################
## This file is generated automatically by Vivado HLS.
## Please DO NOT edit it.
## Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
############################################################
set_directive_unroll "aes_substitute_bytes/aes_substitute_bytes_label0"
set_directive_pipeline "aes_substitute_bytes/aes_substitute_bytes_label1"
set_directive_pipeline "aes_shift_rows/aes_shift_rows_label2"
set_directive_pipeline "aes_mix_columns/aes_mix_columns_label3"
set_directive_pipeline "aes_add_round_key/aes_add_round_key_label4"
set_directive_pipeline "aes_get_round_key/aes_get_round_key_label5"
