/*
Developer   - Sriram Venkata Krishna
Date        - 22-10-2025
Platform    - HDL Bits
*/

//123. State Transition Table for a Moore FSM

module top_module
    (
        input in,
        input [1:0] state,
        output [1:0] next_state,
        output out
    ); 

    parameter A=0, B=1, C=2, D=3;

    always @(*) begin
        case(state[1:0])
            A : next_state = (in == 0) ? A : B;
            B : next_state = (in == 0) ? C : B;
            C : next_state = (in == 0) ? A : D;
            D : next_state = (in == 0) ? C : B;
      	endcase
    end
    
    assign out = (state == D);

endmodule
