ARM GAS  C:\Users\alireza\AppData\Local\Temp\ccpEijqg.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"tim.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/tim.c"
  20              		.section	.text.MX_TIM5_Init,"ax",%progbits
  21              		.align	1
  22              		.global	MX_TIM5_Init
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	MX_TIM5_Init:
  28              	.LFB135:
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2025 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim3;
  28:Core/Src/tim.c **** TIM_HandleTypeDef htim5;
  29:Core/Src/tim.c **** 
  30:Core/Src/tim.c **** /* TIM3 init function */
ARM GAS  C:\Users\alireza\AppData\Local\Temp\ccpEijqg.s 			page 2


  31:Core/Src/tim.c **** void MX_TIM3_Init(void)
  32:Core/Src/tim.c **** {
  33:Core/Src/tim.c **** 
  34:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 0 */
  35:Core/Src/tim.c **** 
  36:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 0 */
  37:Core/Src/tim.c **** 
  38:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  39:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  40:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
  41:Core/Src/tim.c **** 
  42:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 1 */
  43:Core/Src/tim.c **** 
  44:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 1 */
  45:Core/Src/tim.c ****   htim3.Instance = TIM3;
  46:Core/Src/tim.c ****   htim3.Init.Prescaler = 0;
  47:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
  48:Core/Src/tim.c ****   htim3.Init.Period = 65535;
  49:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  50:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  51:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
  52:Core/Src/tim.c ****   {
  53:Core/Src/tim.c ****     Error_Handler();
  54:Core/Src/tim.c ****   }
  55:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  56:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
  57:Core/Src/tim.c ****   {
  58:Core/Src/tim.c ****     Error_Handler();
  59:Core/Src/tim.c ****   }
  60:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
  61:Core/Src/tim.c ****   {
  62:Core/Src/tim.c ****     Error_Handler();
  63:Core/Src/tim.c ****   }
  64:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  65:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  66:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
  67:Core/Src/tim.c ****   {
  68:Core/Src/tim.c ****     Error_Handler();
  69:Core/Src/tim.c ****   }
  70:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
  71:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
  72:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  73:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  74:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
  75:Core/Src/tim.c ****   {
  76:Core/Src/tim.c ****     Error_Handler();
  77:Core/Src/tim.c ****   }
  78:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
  79:Core/Src/tim.c ****   {
  80:Core/Src/tim.c ****     Error_Handler();
  81:Core/Src/tim.c ****   }
  82:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 2 */
  83:Core/Src/tim.c **** 
  84:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 2 */
  85:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim3);
  86:Core/Src/tim.c **** 
  87:Core/Src/tim.c **** }
ARM GAS  C:\Users\alireza\AppData\Local\Temp\ccpEijqg.s 			page 3


  88:Core/Src/tim.c **** /* TIM5 init function */
  89:Core/Src/tim.c **** void MX_TIM5_Init(void)
  90:Core/Src/tim.c **** {
  29              		.loc 1 90 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 24
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              		.cfi_def_cfa_offset 4
  35              		.cfi_offset 14, -4
  36 0002 87B0     		sub	sp, sp, #28
  37              		.cfi_def_cfa_offset 32
  91:Core/Src/tim.c **** 
  92:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_Init 0 */
  93:Core/Src/tim.c **** 
  94:Core/Src/tim.c ****   /* USER CODE END TIM5_Init 0 */
  95:Core/Src/tim.c **** 
  96:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  38              		.loc 1 96 3 view .LVU1
  39              		.loc 1 96 26 is_stmt 0 view .LVU2
  40 0004 0023     		movs	r3, #0
  41 0006 0293     		str	r3, [sp, #8]
  42 0008 0393     		str	r3, [sp, #12]
  43 000a 0493     		str	r3, [sp, #16]
  44 000c 0593     		str	r3, [sp, #20]
  97:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  45              		.loc 1 97 3 is_stmt 1 view .LVU3
  46              		.loc 1 97 27 is_stmt 0 view .LVU4
  47 000e 0093     		str	r3, [sp]
  48 0010 0193     		str	r3, [sp, #4]
  98:Core/Src/tim.c **** 
  99:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_Init 1 */
 100:Core/Src/tim.c **** 
 101:Core/Src/tim.c ****   /* USER CODE END TIM5_Init 1 */
 102:Core/Src/tim.c ****   htim5.Instance = TIM5;
  49              		.loc 1 102 3 is_stmt 1 view .LVU5
  50              		.loc 1 102 18 is_stmt 0 view .LVU6
  51 0012 1448     		ldr	r0, .L9
  52 0014 144A     		ldr	r2, .L9+4
  53 0016 0260     		str	r2, [r0]
 103:Core/Src/tim.c ****   htim5.Init.Prescaler = 0;
  54              		.loc 1 103 3 is_stmt 1 view .LVU7
  55              		.loc 1 103 24 is_stmt 0 view .LVU8
  56 0018 4360     		str	r3, [r0, #4]
 104:Core/Src/tim.c ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
  57              		.loc 1 104 3 is_stmt 1 view .LVU9
  58              		.loc 1 104 26 is_stmt 0 view .LVU10
  59 001a 8360     		str	r3, [r0, #8]
 105:Core/Src/tim.c ****   htim5.Init.Period = 4294967295;
  60              		.loc 1 105 3 is_stmt 1 view .LVU11
  61              		.loc 1 105 21 is_stmt 0 view .LVU12
  62 001c 4FF0FF32 		mov	r2, #-1
  63 0020 C260     		str	r2, [r0, #12]
 106:Core/Src/tim.c ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  64              		.loc 1 106 3 is_stmt 1 view .LVU13
  65              		.loc 1 106 28 is_stmt 0 view .LVU14
  66 0022 0361     		str	r3, [r0, #16]
ARM GAS  C:\Users\alireza\AppData\Local\Temp\ccpEijqg.s 			page 4


 107:Core/Src/tim.c ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  67              		.loc 1 107 3 is_stmt 1 view .LVU15
  68              		.loc 1 107 32 is_stmt 0 view .LVU16
  69 0024 8361     		str	r3, [r0, #24]
 108:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
  70              		.loc 1 108 3 is_stmt 1 view .LVU17
  71              		.loc 1 108 7 is_stmt 0 view .LVU18
  72 0026 FFF7FEFF 		bl	HAL_TIM_Base_Init
  73              	.LVL0:
  74              		.loc 1 108 6 discriminator 1 view .LVU19
  75 002a 90B9     		cbnz	r0, .L6
  76              	.L2:
 109:Core/Src/tim.c ****   {
 110:Core/Src/tim.c ****     Error_Handler();
 111:Core/Src/tim.c ****   }
 112:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  77              		.loc 1 112 3 is_stmt 1 view .LVU20
  78              		.loc 1 112 34 is_stmt 0 view .LVU21
  79 002c 4FF48053 		mov	r3, #4096
  80 0030 0293     		str	r3, [sp, #8]
 113:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
  81              		.loc 1 113 3 is_stmt 1 view .LVU22
  82              		.loc 1 113 7 is_stmt 0 view .LVU23
  83 0032 02A9     		add	r1, sp, #8
  84 0034 0B48     		ldr	r0, .L9
  85 0036 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
  86              	.LVL1:
  87              		.loc 1 113 6 discriminator 1 view .LVU24
  88 003a 68B9     		cbnz	r0, .L7
  89              	.L3:
 114:Core/Src/tim.c ****   {
 115:Core/Src/tim.c ****     Error_Handler();
 116:Core/Src/tim.c ****   }
 117:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  90              		.loc 1 117 3 is_stmt 1 view .LVU25
  91              		.loc 1 117 37 is_stmt 0 view .LVU26
  92 003c 0023     		movs	r3, #0
  93 003e 0093     		str	r3, [sp]
 118:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  94              		.loc 1 118 3 is_stmt 1 view .LVU27
  95              		.loc 1 118 33 is_stmt 0 view .LVU28
  96 0040 0193     		str	r3, [sp, #4]
 119:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
  97              		.loc 1 119 3 is_stmt 1 view .LVU29
  98              		.loc 1 119 7 is_stmt 0 view .LVU30
  99 0042 6946     		mov	r1, sp
 100 0044 0748     		ldr	r0, .L9
 101 0046 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 102              	.LVL2:
 103              		.loc 1 119 6 discriminator 1 view .LVU31
 104 004a 40B9     		cbnz	r0, .L8
 105              	.L1:
 120:Core/Src/tim.c ****   {
 121:Core/Src/tim.c ****     Error_Handler();
 122:Core/Src/tim.c ****   }
 123:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_Init 2 */
 124:Core/Src/tim.c **** 
ARM GAS  C:\Users\alireza\AppData\Local\Temp\ccpEijqg.s 			page 5


 125:Core/Src/tim.c ****   /* USER CODE END TIM5_Init 2 */
 126:Core/Src/tim.c **** 
 127:Core/Src/tim.c **** }
 106              		.loc 1 127 1 view .LVU32
 107 004c 07B0     		add	sp, sp, #28
 108              		.cfi_remember_state
 109              		.cfi_def_cfa_offset 4
 110              		@ sp needed
 111 004e 5DF804FB 		ldr	pc, [sp], #4
 112              	.L6:
 113              		.cfi_restore_state
 110:Core/Src/tim.c ****   }
 114              		.loc 1 110 5 is_stmt 1 view .LVU33
 115 0052 FFF7FEFF 		bl	Error_Handler
 116              	.LVL3:
 117 0056 E9E7     		b	.L2
 118              	.L7:
 115:Core/Src/tim.c ****   }
 119              		.loc 1 115 5 view .LVU34
 120 0058 FFF7FEFF 		bl	Error_Handler
 121              	.LVL4:
 122 005c EEE7     		b	.L3
 123              	.L8:
 121:Core/Src/tim.c ****   }
 124              		.loc 1 121 5 view .LVU35
 125 005e FFF7FEFF 		bl	Error_Handler
 126              	.LVL5:
 127              		.loc 1 127 1 is_stmt 0 view .LVU36
 128 0062 F3E7     		b	.L1
 129              	.L10:
 130              		.align	2
 131              	.L9:
 132 0064 00000000 		.word	htim5
 133 0068 000C0040 		.word	1073744896
 134              		.cfi_endproc
 135              	.LFE135:
 137              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 138              		.align	1
 139              		.global	HAL_TIM_Base_MspInit
 140              		.syntax unified
 141              		.thumb
 142              		.thumb_func
 144              	HAL_TIM_Base_MspInit:
 145              	.LVL6:
 146              	.LFB136:
 128:Core/Src/tim.c **** 
 129:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
 130:Core/Src/tim.c **** {
 147              		.loc 1 130 1 is_stmt 1 view -0
 148              		.cfi_startproc
 149              		@ args = 0, pretend = 0, frame = 8
 150              		@ frame_needed = 0, uses_anonymous_args = 0
 151              		@ link register save eliminated.
 152              		.loc 1 130 1 is_stmt 0 view .LVU38
 153 0000 82B0     		sub	sp, sp, #8
 154              		.cfi_def_cfa_offset 8
 131:Core/Src/tim.c **** 
ARM GAS  C:\Users\alireza\AppData\Local\Temp\ccpEijqg.s 			page 6


 132:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM3)
 155              		.loc 1 132 3 is_stmt 1 view .LVU39
 156              		.loc 1 132 20 is_stmt 0 view .LVU40
 157 0002 0368     		ldr	r3, [r0]
 158              		.loc 1 132 5 view .LVU41
 159 0004 104A     		ldr	r2, .L17
 160 0006 9342     		cmp	r3, r2
 161 0008 04D0     		beq	.L15
 133:Core/Src/tim.c ****   {
 134:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 135:Core/Src/tim.c **** 
 136:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 0 */
 137:Core/Src/tim.c ****     /* TIM3 clock enable */
 138:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 139:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 140:Core/Src/tim.c **** 
 141:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 1 */
 142:Core/Src/tim.c ****   }
 143:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM5)
 162              		.loc 1 143 8 is_stmt 1 view .LVU42
 163              		.loc 1 143 10 is_stmt 0 view .LVU43
 164 000a 104A     		ldr	r2, .L17+4
 165 000c 9342     		cmp	r3, r2
 166 000e 0ED0     		beq	.L16
 167              	.L11:
 144:Core/Src/tim.c ****   {
 145:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 0 */
 146:Core/Src/tim.c **** 
 147:Core/Src/tim.c ****   /* USER CODE END TIM5_MspInit 0 */
 148:Core/Src/tim.c ****     /* TIM5 clock enable */
 149:Core/Src/tim.c ****     __HAL_RCC_TIM5_CLK_ENABLE();
 150:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 151:Core/Src/tim.c **** 
 152:Core/Src/tim.c ****   /* USER CODE END TIM5_MspInit 1 */
 153:Core/Src/tim.c ****   }
 154:Core/Src/tim.c **** }
 168              		.loc 1 154 1 view .LVU44
 169 0010 02B0     		add	sp, sp, #8
 170              		.cfi_remember_state
 171              		.cfi_def_cfa_offset 0
 172              		@ sp needed
 173 0012 7047     		bx	lr
 174              	.L15:
 175              		.cfi_restore_state
 138:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 176              		.loc 1 138 5 is_stmt 1 view .LVU45
 177              	.LBB2:
 138:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 178              		.loc 1 138 5 view .LVU46
 179 0014 0023     		movs	r3, #0
 180 0016 0093     		str	r3, [sp]
 138:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 181              		.loc 1 138 5 view .LVU47
 182 0018 0D4B     		ldr	r3, .L17+8
 183 001a 1A6C     		ldr	r2, [r3, #64]
 184 001c 42F00202 		orr	r2, r2, #2
 185 0020 1A64     		str	r2, [r3, #64]
ARM GAS  C:\Users\alireza\AppData\Local\Temp\ccpEijqg.s 			page 7


 138:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 186              		.loc 1 138 5 view .LVU48
 187 0022 1B6C     		ldr	r3, [r3, #64]
 188 0024 03F00203 		and	r3, r3, #2
 189 0028 0093     		str	r3, [sp]
 138:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 190              		.loc 1 138 5 view .LVU49
 191 002a 009B     		ldr	r3, [sp]
 192              	.LBE2:
 138:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 193              		.loc 1 138 5 view .LVU50
 194 002c F0E7     		b	.L11
 195              	.L16:
 149:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 196              		.loc 1 149 5 view .LVU51
 197              	.LBB3:
 149:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 198              		.loc 1 149 5 view .LVU52
 199 002e 0023     		movs	r3, #0
 200 0030 0193     		str	r3, [sp, #4]
 149:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 201              		.loc 1 149 5 view .LVU53
 202 0032 074B     		ldr	r3, .L17+8
 203 0034 1A6C     		ldr	r2, [r3, #64]
 204 0036 42F00802 		orr	r2, r2, #8
 205 003a 1A64     		str	r2, [r3, #64]
 149:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 206              		.loc 1 149 5 view .LVU54
 207 003c 1B6C     		ldr	r3, [r3, #64]
 208 003e 03F00803 		and	r3, r3, #8
 209 0042 0193     		str	r3, [sp, #4]
 149:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 210              		.loc 1 149 5 view .LVU55
 211 0044 019B     		ldr	r3, [sp, #4]
 212              	.LBE3:
 149:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 213              		.loc 1 149 5 discriminator 1 view .LVU56
 214              		.loc 1 154 1 is_stmt 0 view .LVU57
 215 0046 E3E7     		b	.L11
 216              	.L18:
 217              		.align	2
 218              	.L17:
 219 0048 00040040 		.word	1073742848
 220 004c 000C0040 		.word	1073744896
 221 0050 00380240 		.word	1073887232
 222              		.cfi_endproc
 223              	.LFE136:
 225              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 226              		.align	1
 227              		.global	HAL_TIM_MspPostInit
 228              		.syntax unified
 229              		.thumb
 230              		.thumb_func
 232              	HAL_TIM_MspPostInit:
 233              	.LVL7:
 234              	.LFB137:
 155:Core/Src/tim.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
ARM GAS  C:\Users\alireza\AppData\Local\Temp\ccpEijqg.s 			page 8


 156:Core/Src/tim.c **** {
 235              		.loc 1 156 1 is_stmt 1 view -0
 236              		.cfi_startproc
 237              		@ args = 0, pretend = 0, frame = 24
 238              		@ frame_needed = 0, uses_anonymous_args = 0
 239              		.loc 1 156 1 is_stmt 0 view .LVU59
 240 0000 00B5     		push	{lr}
 241              		.cfi_def_cfa_offset 4
 242              		.cfi_offset 14, -4
 243 0002 87B0     		sub	sp, sp, #28
 244              		.cfi_def_cfa_offset 32
 157:Core/Src/tim.c **** 
 158:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 245              		.loc 1 158 3 is_stmt 1 view .LVU60
 246              		.loc 1 158 20 is_stmt 0 view .LVU61
 247 0004 0023     		movs	r3, #0
 248 0006 0193     		str	r3, [sp, #4]
 249 0008 0293     		str	r3, [sp, #8]
 250 000a 0393     		str	r3, [sp, #12]
 251 000c 0493     		str	r3, [sp, #16]
 252 000e 0593     		str	r3, [sp, #20]
 159:Core/Src/tim.c ****   if(timHandle->Instance==TIM3)
 253              		.loc 1 159 3 is_stmt 1 view .LVU62
 254              		.loc 1 159 15 is_stmt 0 view .LVU63
 255 0010 0268     		ldr	r2, [r0]
 256              		.loc 1 159 5 view .LVU64
 257 0012 0E4B     		ldr	r3, .L23
 258 0014 9A42     		cmp	r2, r3
 259 0016 02D0     		beq	.L22
 260              	.LVL8:
 261              	.L19:
 160:Core/Src/tim.c ****   {
 161:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspPostInit 0 */
 162:Core/Src/tim.c **** 
 163:Core/Src/tim.c ****   /* USER CODE END TIM3_MspPostInit 0 */
 164:Core/Src/tim.c **** 
 165:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 166:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 167:Core/Src/tim.c ****     PA6     ------> TIM3_CH1
 168:Core/Src/tim.c ****     PA7     ------> TIM3_CH2
 169:Core/Src/tim.c ****     */
 170:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 171:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 172:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 173:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 174:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 175:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 176:Core/Src/tim.c **** 
 177:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspPostInit 1 */
 178:Core/Src/tim.c **** 
 179:Core/Src/tim.c ****   /* USER CODE END TIM3_MspPostInit 1 */
 180:Core/Src/tim.c ****   }
 181:Core/Src/tim.c **** 
 182:Core/Src/tim.c **** }
 262              		.loc 1 182 1 view .LVU65
 263 0018 07B0     		add	sp, sp, #28
 264              		.cfi_remember_state
ARM GAS  C:\Users\alireza\AppData\Local\Temp\ccpEijqg.s 			page 9


 265              		.cfi_def_cfa_offset 4
 266              		@ sp needed
 267 001a 5DF804FB 		ldr	pc, [sp], #4
 268              	.LVL9:
 269              	.L22:
 270              		.cfi_restore_state
 165:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 271              		.loc 1 165 5 is_stmt 1 view .LVU66
 272              	.LBB4:
 165:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 273              		.loc 1 165 5 view .LVU67
 274 001e 0023     		movs	r3, #0
 275 0020 0093     		str	r3, [sp]
 165:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 276              		.loc 1 165 5 view .LVU68
 277 0022 0B4B     		ldr	r3, .L23+4
 278 0024 1A6B     		ldr	r2, [r3, #48]
 279 0026 42F00102 		orr	r2, r2, #1
 280 002a 1A63     		str	r2, [r3, #48]
 165:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 281              		.loc 1 165 5 view .LVU69
 282 002c 1B6B     		ldr	r3, [r3, #48]
 283 002e 03F00103 		and	r3, r3, #1
 284 0032 0093     		str	r3, [sp]
 165:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 285              		.loc 1 165 5 view .LVU70
 286 0034 009B     		ldr	r3, [sp]
 287              	.LBE4:
 165:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 288              		.loc 1 165 5 view .LVU71
 170:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 289              		.loc 1 170 5 view .LVU72
 170:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 290              		.loc 1 170 25 is_stmt 0 view .LVU73
 291 0036 C023     		movs	r3, #192
 292 0038 0193     		str	r3, [sp, #4]
 171:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 293              		.loc 1 171 5 is_stmt 1 view .LVU74
 171:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 294              		.loc 1 171 26 is_stmt 0 view .LVU75
 295 003a 0223     		movs	r3, #2
 296 003c 0293     		str	r3, [sp, #8]
 172:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 297              		.loc 1 172 5 is_stmt 1 view .LVU76
 173:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 298              		.loc 1 173 5 view .LVU77
 174:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 299              		.loc 1 174 5 view .LVU78
 174:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 300              		.loc 1 174 31 is_stmt 0 view .LVU79
 301 003e 0593     		str	r3, [sp, #20]
 175:Core/Src/tim.c **** 
 302              		.loc 1 175 5 is_stmt 1 view .LVU80
 303 0040 01A9     		add	r1, sp, #4
 304 0042 0448     		ldr	r0, .L23+8
 305              	.LVL10:
 175:Core/Src/tim.c **** 
ARM GAS  C:\Users\alireza\AppData\Local\Temp\ccpEijqg.s 			page 10


 306              		.loc 1 175 5 is_stmt 0 view .LVU81
 307 0044 FFF7FEFF 		bl	HAL_GPIO_Init
 308              	.LVL11:
 309              		.loc 1 182 1 view .LVU82
 310 0048 E6E7     		b	.L19
 311              	.L24:
 312 004a 00BF     		.align	2
 313              	.L23:
 314 004c 00040040 		.word	1073742848
 315 0050 00380240 		.word	1073887232
 316 0054 00000240 		.word	1073872896
 317              		.cfi_endproc
 318              	.LFE137:
 320              		.section	.text.MX_TIM3_Init,"ax",%progbits
 321              		.align	1
 322              		.global	MX_TIM3_Init
 323              		.syntax unified
 324              		.thumb
 325              		.thumb_func
 327              	MX_TIM3_Init:
 328              	.LFB134:
  32:Core/Src/tim.c **** 
 329              		.loc 1 32 1 is_stmt 1 view -0
 330              		.cfi_startproc
 331              		@ args = 0, pretend = 0, frame = 56
 332              		@ frame_needed = 0, uses_anonymous_args = 0
 333 0000 00B5     		push	{lr}
 334              		.cfi_def_cfa_offset 4
 335              		.cfi_offset 14, -4
 336 0002 8FB0     		sub	sp, sp, #60
 337              		.cfi_def_cfa_offset 64
  38:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 338              		.loc 1 38 3 view .LVU84
  38:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 339              		.loc 1 38 26 is_stmt 0 view .LVU85
 340 0004 0023     		movs	r3, #0
 341 0006 0A93     		str	r3, [sp, #40]
 342 0008 0B93     		str	r3, [sp, #44]
 343 000a 0C93     		str	r3, [sp, #48]
 344 000c 0D93     		str	r3, [sp, #52]
  39:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 345              		.loc 1 39 3 is_stmt 1 view .LVU86
  39:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 346              		.loc 1 39 27 is_stmt 0 view .LVU87
 347 000e 0893     		str	r3, [sp, #32]
 348 0010 0993     		str	r3, [sp, #36]
  40:Core/Src/tim.c **** 
 349              		.loc 1 40 3 is_stmt 1 view .LVU88
  40:Core/Src/tim.c **** 
 350              		.loc 1 40 22 is_stmt 0 view .LVU89
 351 0012 0193     		str	r3, [sp, #4]
 352 0014 0293     		str	r3, [sp, #8]
 353 0016 0393     		str	r3, [sp, #12]
 354 0018 0493     		str	r3, [sp, #16]
 355 001a 0593     		str	r3, [sp, #20]
 356 001c 0693     		str	r3, [sp, #24]
 357 001e 0793     		str	r3, [sp, #28]
ARM GAS  C:\Users\alireza\AppData\Local\Temp\ccpEijqg.s 			page 11


  45:Core/Src/tim.c ****   htim3.Init.Prescaler = 0;
 358              		.loc 1 45 3 is_stmt 1 view .LVU90
  45:Core/Src/tim.c ****   htim3.Init.Prescaler = 0;
 359              		.loc 1 45 18 is_stmt 0 view .LVU91
 360 0020 2548     		ldr	r0, .L39
 361 0022 264A     		ldr	r2, .L39+4
 362 0024 0260     		str	r2, [r0]
  46:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 363              		.loc 1 46 3 is_stmt 1 view .LVU92
  46:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 364              		.loc 1 46 24 is_stmt 0 view .LVU93
 365 0026 4360     		str	r3, [r0, #4]
  47:Core/Src/tim.c ****   htim3.Init.Period = 65535;
 366              		.loc 1 47 3 is_stmt 1 view .LVU94
  47:Core/Src/tim.c ****   htim3.Init.Period = 65535;
 367              		.loc 1 47 26 is_stmt 0 view .LVU95
 368 0028 8360     		str	r3, [r0, #8]
  48:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 369              		.loc 1 48 3 is_stmt 1 view .LVU96
  48:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 370              		.loc 1 48 21 is_stmt 0 view .LVU97
 371 002a 4FF6FF72 		movw	r2, #65535
 372 002e C260     		str	r2, [r0, #12]
  49:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 373              		.loc 1 49 3 is_stmt 1 view .LVU98
  49:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 374              		.loc 1 49 28 is_stmt 0 view .LVU99
 375 0030 0361     		str	r3, [r0, #16]
  50:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 376              		.loc 1 50 3 is_stmt 1 view .LVU100
  50:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 377              		.loc 1 50 32 is_stmt 0 view .LVU101
 378 0032 8361     		str	r3, [r0, #24]
  51:Core/Src/tim.c ****   {
 379              		.loc 1 51 3 is_stmt 1 view .LVU102
  51:Core/Src/tim.c ****   {
 380              		.loc 1 51 7 is_stmt 0 view .LVU103
 381 0034 FFF7FEFF 		bl	HAL_TIM_Base_Init
 382              	.LVL12:
  51:Core/Src/tim.c ****   {
 383              		.loc 1 51 6 discriminator 1 view .LVU104
 384 0038 58BB     		cbnz	r0, .L33
 385              	.L26:
  55:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 386              		.loc 1 55 3 is_stmt 1 view .LVU105
  55:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 387              		.loc 1 55 34 is_stmt 0 view .LVU106
 388 003a 4FF48053 		mov	r3, #4096
 389 003e 0A93     		str	r3, [sp, #40]
  56:Core/Src/tim.c ****   {
 390              		.loc 1 56 3 is_stmt 1 view .LVU107
  56:Core/Src/tim.c ****   {
 391              		.loc 1 56 7 is_stmt 0 view .LVU108
 392 0040 0AA9     		add	r1, sp, #40
 393 0042 1D48     		ldr	r0, .L39
 394 0044 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 395              	.LVL13:
ARM GAS  C:\Users\alireza\AppData\Local\Temp\ccpEijqg.s 			page 12


  56:Core/Src/tim.c ****   {
 396              		.loc 1 56 6 discriminator 1 view .LVU109
 397 0048 30BB     		cbnz	r0, .L34
 398              	.L27:
  60:Core/Src/tim.c ****   {
 399              		.loc 1 60 3 is_stmt 1 view .LVU110
  60:Core/Src/tim.c ****   {
 400              		.loc 1 60 7 is_stmt 0 view .LVU111
 401 004a 1B48     		ldr	r0, .L39
 402 004c FFF7FEFF 		bl	HAL_TIM_PWM_Init
 403              	.LVL14:
  60:Core/Src/tim.c ****   {
 404              		.loc 1 60 6 discriminator 1 view .LVU112
 405 0050 28BB     		cbnz	r0, .L35
 406              	.L28:
  64:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 407              		.loc 1 64 3 is_stmt 1 view .LVU113
  64:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 408              		.loc 1 64 37 is_stmt 0 view .LVU114
 409 0052 0023     		movs	r3, #0
 410 0054 0893     		str	r3, [sp, #32]
  65:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 411              		.loc 1 65 3 is_stmt 1 view .LVU115
  65:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 412              		.loc 1 65 33 is_stmt 0 view .LVU116
 413 0056 0993     		str	r3, [sp, #36]
  66:Core/Src/tim.c ****   {
 414              		.loc 1 66 3 is_stmt 1 view .LVU117
  66:Core/Src/tim.c ****   {
 415              		.loc 1 66 7 is_stmt 0 view .LVU118
 416 0058 08A9     		add	r1, sp, #32
 417 005a 1748     		ldr	r0, .L39
 418 005c FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 419              	.LVL15:
  66:Core/Src/tim.c ****   {
 420              		.loc 1 66 6 discriminator 1 view .LVU119
 421 0060 00BB     		cbnz	r0, .L36
 422              	.L29:
  70:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 423              		.loc 1 70 3 is_stmt 1 view .LVU120
  70:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 424              		.loc 1 70 20 is_stmt 0 view .LVU121
 425 0062 6023     		movs	r3, #96
 426 0064 0193     		str	r3, [sp, #4]
  71:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 427              		.loc 1 71 3 is_stmt 1 view .LVU122
  71:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 428              		.loc 1 71 19 is_stmt 0 view .LVU123
 429 0066 0022     		movs	r2, #0
 430 0068 0292     		str	r2, [sp, #8]
  72:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 431              		.loc 1 72 3 is_stmt 1 view .LVU124
  72:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 432              		.loc 1 72 24 is_stmt 0 view .LVU125
 433 006a 0392     		str	r2, [sp, #12]
  73:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 434              		.loc 1 73 3 is_stmt 1 view .LVU126
ARM GAS  C:\Users\alireza\AppData\Local\Temp\ccpEijqg.s 			page 13


  73:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 435              		.loc 1 73 24 is_stmt 0 view .LVU127
 436 006c 0592     		str	r2, [sp, #20]
  74:Core/Src/tim.c ****   {
 437              		.loc 1 74 3 is_stmt 1 view .LVU128
  74:Core/Src/tim.c ****   {
 438              		.loc 1 74 7 is_stmt 0 view .LVU129
 439 006e 01A9     		add	r1, sp, #4
 440 0070 1148     		ldr	r0, .L39
 441 0072 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 442              	.LVL16:
  74:Core/Src/tim.c ****   {
 443              		.loc 1 74 6 discriminator 1 view .LVU130
 444 0076 C0B9     		cbnz	r0, .L37
 445              	.L30:
  78:Core/Src/tim.c ****   {
 446              		.loc 1 78 3 is_stmt 1 view .LVU131
  78:Core/Src/tim.c ****   {
 447              		.loc 1 78 7 is_stmt 0 view .LVU132
 448 0078 0422     		movs	r2, #4
 449 007a 0DEB0201 		add	r1, sp, r2
 450 007e 0E48     		ldr	r0, .L39
 451 0080 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 452              	.LVL17:
  78:Core/Src/tim.c ****   {
 453              		.loc 1 78 6 discriminator 1 view .LVU133
 454 0084 A0B9     		cbnz	r0, .L38
 455              	.L31:
  85:Core/Src/tim.c **** 
 456              		.loc 1 85 3 is_stmt 1 view .LVU134
 457 0086 0C48     		ldr	r0, .L39
 458 0088 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 459              	.LVL18:
  87:Core/Src/tim.c **** /* TIM5 init function */
 460              		.loc 1 87 1 is_stmt 0 view .LVU135
 461 008c 0FB0     		add	sp, sp, #60
 462              		.cfi_remember_state
 463              		.cfi_def_cfa_offset 4
 464              		@ sp needed
 465 008e 5DF804FB 		ldr	pc, [sp], #4
 466              	.L33:
 467              		.cfi_restore_state
  53:Core/Src/tim.c ****   }
 468              		.loc 1 53 5 is_stmt 1 view .LVU136
 469 0092 FFF7FEFF 		bl	Error_Handler
 470              	.LVL19:
 471 0096 D0E7     		b	.L26
 472              	.L34:
  58:Core/Src/tim.c ****   }
 473              		.loc 1 58 5 view .LVU137
 474 0098 FFF7FEFF 		bl	Error_Handler
 475              	.LVL20:
 476 009c D5E7     		b	.L27
 477              	.L35:
  62:Core/Src/tim.c ****   }
 478              		.loc 1 62 5 view .LVU138
 479 009e FFF7FEFF 		bl	Error_Handler
ARM GAS  C:\Users\alireza\AppData\Local\Temp\ccpEijqg.s 			page 14


 480              	.LVL21:
 481 00a2 D6E7     		b	.L28
 482              	.L36:
  68:Core/Src/tim.c ****   }
 483              		.loc 1 68 5 view .LVU139
 484 00a4 FFF7FEFF 		bl	Error_Handler
 485              	.LVL22:
 486 00a8 DBE7     		b	.L29
 487              	.L37:
  76:Core/Src/tim.c ****   }
 488              		.loc 1 76 5 view .LVU140
 489 00aa FFF7FEFF 		bl	Error_Handler
 490              	.LVL23:
 491 00ae E3E7     		b	.L30
 492              	.L38:
  80:Core/Src/tim.c ****   }
 493              		.loc 1 80 5 view .LVU141
 494 00b0 FFF7FEFF 		bl	Error_Handler
 495              	.LVL24:
 496 00b4 E7E7     		b	.L31
 497              	.L40:
 498 00b6 00BF     		.align	2
 499              	.L39:
 500 00b8 00000000 		.word	htim3
 501 00bc 00040040 		.word	1073742848
 502              		.cfi_endproc
 503              	.LFE134:
 505              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 506              		.align	1
 507              		.global	HAL_TIM_Base_MspDeInit
 508              		.syntax unified
 509              		.thumb
 510              		.thumb_func
 512              	HAL_TIM_Base_MspDeInit:
 513              	.LVL25:
 514              	.LFB138:
 183:Core/Src/tim.c **** 
 184:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 185:Core/Src/tim.c **** {
 515              		.loc 1 185 1 view -0
 516              		.cfi_startproc
 517              		@ args = 0, pretend = 0, frame = 0
 518              		@ frame_needed = 0, uses_anonymous_args = 0
 519              		@ link register save eliminated.
 186:Core/Src/tim.c **** 
 187:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM3)
 520              		.loc 1 187 3 view .LVU143
 521              		.loc 1 187 20 is_stmt 0 view .LVU144
 522 0000 0368     		ldr	r3, [r0]
 523              		.loc 1 187 5 view .LVU145
 524 0002 0A4A     		ldr	r2, .L46
 525 0004 9342     		cmp	r3, r2
 526 0006 03D0     		beq	.L44
 188:Core/Src/tim.c ****   {
 189:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 190:Core/Src/tim.c **** 
 191:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 0 */
ARM GAS  C:\Users\alireza\AppData\Local\Temp\ccpEijqg.s 			page 15


 192:Core/Src/tim.c ****     /* Peripheral clock disable */
 193:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 194:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 195:Core/Src/tim.c **** 
 196:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 197:Core/Src/tim.c ****   }
 198:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM5)
 527              		.loc 1 198 8 is_stmt 1 view .LVU146
 528              		.loc 1 198 10 is_stmt 0 view .LVU147
 529 0008 094A     		ldr	r2, .L46+4
 530 000a 9342     		cmp	r3, r2
 531 000c 07D0     		beq	.L45
 532              	.L41:
 199:Core/Src/tim.c ****   {
 200:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspDeInit 0 */
 201:Core/Src/tim.c **** 
 202:Core/Src/tim.c ****   /* USER CODE END TIM5_MspDeInit 0 */
 203:Core/Src/tim.c ****     /* Peripheral clock disable */
 204:Core/Src/tim.c ****     __HAL_RCC_TIM5_CLK_DISABLE();
 205:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspDeInit 1 */
 206:Core/Src/tim.c **** 
 207:Core/Src/tim.c ****   /* USER CODE END TIM5_MspDeInit 1 */
 208:Core/Src/tim.c ****   }
 209:Core/Src/tim.c **** }
 533              		.loc 1 209 1 view .LVU148
 534 000e 7047     		bx	lr
 535              	.L44:
 193:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 536              		.loc 1 193 5 is_stmt 1 view .LVU149
 537 0010 02F50D32 		add	r2, r2, #144384
 538 0014 136C     		ldr	r3, [r2, #64]
 539 0016 23F00203 		bic	r3, r3, #2
 540 001a 1364     		str	r3, [r2, #64]
 541 001c 7047     		bx	lr
 542              	.L45:
 204:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspDeInit 1 */
 543              		.loc 1 204 5 view .LVU150
 544 001e 02F50B32 		add	r2, r2, #142336
 545 0022 136C     		ldr	r3, [r2, #64]
 546 0024 23F00803 		bic	r3, r3, #8
 547 0028 1364     		str	r3, [r2, #64]
 548              		.loc 1 209 1 is_stmt 0 view .LVU151
 549 002a F0E7     		b	.L41
 550              	.L47:
 551              		.align	2
 552              	.L46:
 553 002c 00040040 		.word	1073742848
 554 0030 000C0040 		.word	1073744896
 555              		.cfi_endproc
 556              	.LFE138:
 558              		.global	htim5
 559              		.section	.bss.htim5,"aw",%nobits
 560              		.align	2
 563              	htim5:
 564 0000 00000000 		.space	72
 564      00000000 
 564      00000000 
ARM GAS  C:\Users\alireza\AppData\Local\Temp\ccpEijqg.s 			page 16


 564      00000000 
 564      00000000 
 565              		.global	htim3
 566              		.section	.bss.htim3,"aw",%nobits
 567              		.align	2
 570              	htim3:
 571 0000 00000000 		.space	72
 571      00000000 
 571      00000000 
 571      00000000 
 571      00000000 
 572              		.text
 573              	.Letext0:
 574              		.file 2 "C:/Users/alireza/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-
 575              		.file 3 "C:/Users/alireza/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-
 576              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f401xc.h"
 577              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 578              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 579              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 580              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 581              		.file 9 "Core/Inc/tim.h"
 582              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 583              		.file 11 "Core/Inc/main.h"
ARM GAS  C:\Users\alireza\AppData\Local\Temp\ccpEijqg.s 			page 17


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
C:\Users\alireza\AppData\Local\Temp\ccpEijqg.s:21     .text.MX_TIM5_Init:00000000 $t
C:\Users\alireza\AppData\Local\Temp\ccpEijqg.s:27     .text.MX_TIM5_Init:00000000 MX_TIM5_Init
C:\Users\alireza\AppData\Local\Temp\ccpEijqg.s:132    .text.MX_TIM5_Init:00000064 $d
C:\Users\alireza\AppData\Local\Temp\ccpEijqg.s:563    .bss.htim5:00000000 htim5
C:\Users\alireza\AppData\Local\Temp\ccpEijqg.s:138    .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\alireza\AppData\Local\Temp\ccpEijqg.s:144    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\alireza\AppData\Local\Temp\ccpEijqg.s:219    .text.HAL_TIM_Base_MspInit:00000048 $d
C:\Users\alireza\AppData\Local\Temp\ccpEijqg.s:226    .text.HAL_TIM_MspPostInit:00000000 $t
C:\Users\alireza\AppData\Local\Temp\ccpEijqg.s:232    .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
C:\Users\alireza\AppData\Local\Temp\ccpEijqg.s:314    .text.HAL_TIM_MspPostInit:0000004c $d
C:\Users\alireza\AppData\Local\Temp\ccpEijqg.s:321    .text.MX_TIM3_Init:00000000 $t
C:\Users\alireza\AppData\Local\Temp\ccpEijqg.s:327    .text.MX_TIM3_Init:00000000 MX_TIM3_Init
C:\Users\alireza\AppData\Local\Temp\ccpEijqg.s:500    .text.MX_TIM3_Init:000000b8 $d
C:\Users\alireza\AppData\Local\Temp\ccpEijqg.s:570    .bss.htim3:00000000 htim3
C:\Users\alireza\AppData\Local\Temp\ccpEijqg.s:506    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\alireza\AppData\Local\Temp\ccpEijqg.s:512    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\alireza\AppData\Local\Temp\ccpEijqg.s:553    .text.HAL_TIM_Base_MspDeInit:0000002c $d
C:\Users\alireza\AppData\Local\Temp\ccpEijqg.s:560    .bss.htim5:00000000 $d
C:\Users\alireza\AppData\Local\Temp\ccpEijqg.s:567    .bss.htim3:00000000 $d

UNDEFINED SYMBOLS
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
Error_Handler
HAL_GPIO_Init
HAL_TIM_PWM_Init
HAL_TIM_PWM_ConfigChannel
