###############################################################
#  Generated by:      Cadence Innovus 19.16-s053_1
#  OS:                Linux x86_64(Host ID mo.ece.pdx.edu)
#  Generated on:      Tue Apr 18 23:54:16 2023
#  Design:            ORCA_TOP
#  Command:           defOut -selected ../outputs/ORCA_TOP.floorplan.innovus.macros.lab2_final_version.def
###############################################################
VERSION 5.8 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN ORCA_TOP ;
UNITS DISTANCE MICRONS 1000 ;

PROPERTYDEFINITIONS
    DESIGN flow_implementation_stage STRING "place_opt" ;
    COMPONENTPIN designRuleWidth REAL ;
    DESIGN FE_CORE_BOX_LL_X REAL 10.0320 ;
    DESIGN FE_CORE_BOX_UR_X REAL 772.0080 ;
    DESIGN FE_CORE_BOX_LL_Y REAL 10.0320 ;
    DESIGN FE_CORE_BOX_UR_Y REAL 803.0160 ;
END PROPERTYDEFINITIONS

DIEAREA ( 0 0 ) ( 782040 813048 ) ;

COMPONENTS 40 ;
- I_CONTEXT_MEM/I_CONTEXT_RAM_0_1 SRAM2RW64x8 + FIXED ( 266258 24032 ) FS
 ;
- I_CONTEXT_MEM/I_CONTEXT_RAM_0_2 SRAM2RW64x8 + FIXED ( 185516 218134 ) FS
 ;
- I_CONTEXT_MEM/I_CONTEXT_RAM_0_3 SRAM2RW64x8 + FIXED ( 185516 24032 ) S
 ;
- I_CONTEXT_MEM/I_CONTEXT_RAM_0_4 SRAM2RW64x8 + FIXED ( 104774 218134 ) S
 ;
- I_CONTEXT_MEM/I_CONTEXT_RAM_1_1 SRAM2RW64x8 + FIXED ( 104774 24032 ) FS
 ;
- I_CONTEXT_MEM/I_CONTEXT_RAM_1_2 SRAM2RW64x8 + FIXED ( 185516 315185 ) FS
 ;
- I_CONTEXT_MEM/I_CONTEXT_RAM_1_3 SRAM2RW64x8 + FIXED ( 266258 218134 ) S
 ;
- I_CONTEXT_MEM/I_CONTEXT_RAM_1_4 SRAM2RW64x8 + FIXED ( 185516 121083 ) FS
 ;
- I_CONTEXT_MEM/I_CONTEXT_RAM_2_1 SRAM2RW64x8 + FIXED ( 24032 218134 ) FS
 ;
- I_CONTEXT_MEM/I_CONTEXT_RAM_2_2 SRAM2RW64x8 + FIXED ( 266258 315185 ) FS
 ;
- I_CONTEXT_MEM/I_CONTEXT_RAM_2_3 SRAM2RW64x8 + FIXED ( 266258 121083 ) S
 ;
- I_CONTEXT_MEM/I_CONTEXT_RAM_2_4 SRAM2RW64x8 + FIXED ( 24032 24032 ) S
 ;
- I_CONTEXT_MEM/I_CONTEXT_RAM_3_1 SRAM2RW64x8 + FIXED ( 24032 121083 ) FS
 ;
- I_CONTEXT_MEM/I_CONTEXT_RAM_3_2 SRAM2RW64x8 + FIXED ( 24032 315185 ) FS
 ;
- I_CONTEXT_MEM/I_CONTEXT_RAM_3_3 SRAM2RW64x8 + FIXED ( 104774 315185 ) S
 ;
- I_CONTEXT_MEM/I_CONTEXT_RAM_3_4 SRAM2RW64x8 + FIXED ( 104774 121083 ) S
 ;
- I_PCI_TOP/I_PCI_READ_FIFO\/PCI_FIFO_RAM_1 SRAM2RW32x4 + FIXED ( 93637 594211 ) FN
 ;
- I_PCI_TOP/I_PCI_READ_FIFO\/PCI_FIFO_RAM_2 SRAM2RW32x4 + FIXED ( 93637 454341 ) FN
 ;
- I_PCI_TOP/I_PCI_READ_FIFO\/PCI_FIFO_RAM_3 SRAM2RW32x4 + FIXED ( 24032 594211 ) FN
 ;
- I_PCI_TOP/I_PCI_READ_FIFO\/PCI_FIFO_RAM_4 SRAM2RW32x4 + FIXED ( 232847 734411 ) FN
 ;
- I_PCI_TOP/I_PCI_READ_FIFO\/PCI_FIFO_RAM_5 SRAM2RW32x4 + FIXED ( 24032 664146 ) FN
 ;
- I_PCI_TOP/I_PCI_READ_FIFO\/PCI_FIFO_RAM_6 SRAM2RW32x4 + FIXED ( 163242 454341 ) FN
 ;
- I_PCI_TOP/I_PCI_READ_FIFO\/PCI_FIFO_RAM_7 SRAM2RW32x4 + FIXED ( 24032 734081 ) FN
 ;
- I_PCI_TOP/I_PCI_READ_FIFO\/PCI_FIFO_RAM_8 SRAM2RW32x4 + FIXED ( 93637 524276 ) FN
 ;
- I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_1 SRAM2RW32x4 + FIXED ( 24032 524276 ) N
 ;
- I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_2 SRAM2RW32x4 + FIXED ( 24032 454341 ) N
 ;
- I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_3 SRAM2RW32x4 + FIXED ( 163242 664146 ) N
 ;
- I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_4 SRAM2RW32x4 + FIXED ( 163242 734081 ) N
 ;
- I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_5 SRAM2RW32x4 + FIXED ( 93637 734081 ) N
 ;
- I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_6 SRAM2RW32x4 + FIXED ( 163242 594211 ) N
 ;
- I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_7 SRAM2RW32x4 + FIXED ( 163242 524276 ) N
 ;
- I_PCI_TOP/I_PCI_WRITE_FIFO\/PCI_FIFO_RAM_8 SRAM2RW32x4 + FIXED ( 93637 664146 ) N
 ;
- I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM SRAM2RW128x16 + FIXED ( 670378 516670 ) N
 ;
- I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM SRAM2RW128x16 + FIXED ( 670378 667343 ) N
 ;
- I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM SRAM2RW128x16 + FIXED ( 567748 516670 ) N
 ;
- I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM SRAM2RW128x16 + FIXED ( 567748 667343 ) FN
 ;
- I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_0 SRAM2RW64x32 + FIXED ( 626602 133940 ) S
 ;
- I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1 SRAM2RW64x32 + FIXED ( 480196 24032 ) FS
 ;
- I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_0 SRAM2RW64x32 + FIXED ( 480196 133940 ) S
 ;
- I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1 SRAM2RW64x32 + FIXED ( 626602 24032 ) S
 ;
END COMPONENTS

PINS 247 ;
- sdram_clk + NET sd_CK + DIRECTION INPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 406144 ) W ;
- sys_2x_clk + NET sys_2x_clk + DIRECTION INPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 406752 ) W ;
- shutdown + NET shutdown + DIRECTION INPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 407360 ) W ;
- test_mode + NET test_mode + DIRECTION INPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 407968 ) W ;
- test_si[5] + NET test_si[5] + DIRECTION INPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 408576 ) W ;
- test_si[4] + NET test_si[4] + DIRECTION INPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 409184 ) W ;
- test_si[3] + NET test_si[3] + DIRECTION INPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 409792 ) W ;
- test_si[2] + NET test_si[2] + DIRECTION INPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 410400 ) W ;
- test_si[1] + NET test_si[1] + DIRECTION INPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 411008 ) W ;
- test_si[0] + NET test_si[0] + DIRECTION INPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 411616 ) W ;
- test_so[5] + NET VSS + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 412224 ) W ;
- test_so[4] + NET VSS + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 412832 ) W ;
- test_so[3] + NET VSS + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 413440 ) W ;
- test_so[2] + NET VSS + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 414048 ) W ;
- test_so[1] + NET VSS + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 414656 ) W ;
- test_so[0] + NET VSS + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 415264 ) W ;
- scan_enable + NET scan_enable + DIRECTION INPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 415872 ) W ;
- ate_clk + NET ate_clk + DIRECTION INPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 416480 ) W ;
- occ_bypass + NET occ_bypass + DIRECTION INPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 417088 ) W ;
- occ_reset + NET occ_reset + DIRECTION INPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 417696 ) W ;
- pclk + NET pclk + DIRECTION INPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 418304 ) W ;
- prst_n + NET prst_n + DIRECTION INPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 418912 ) W ;
- pidsel + NET pidsel + DIRECTION INPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 419520 ) W ;
- pgnt_n + NET pgnt_n + DIRECTION INPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 420128 ) W ;
- pad_in[31] + NET pad_in[31] + DIRECTION INPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 420736 ) W ;
- pad_in[30] + NET pad_in[30] + DIRECTION INPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 421344 ) W ;
- pad_in[29] + NET pad_in[29] + DIRECTION INPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 421952 ) W ;
- pad_in[28] + NET pad_in[28] + DIRECTION INPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 422560 ) W ;
- pad_in[27] + NET pad_in[27] + DIRECTION INPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 423168 ) W ;
- pad_in[26] + NET pad_in[26] + DIRECTION INPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 423776 ) W ;
- pad_in[25] + NET pad_in[25] + DIRECTION INPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 424384 ) W ;
- pad_in[24] + NET pad_in[24] + DIRECTION INPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 424992 ) W ;
- pad_in[23] + NET pad_in[23] + DIRECTION INPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 425600 ) W ;
- pad_in[22] + NET pad_in[22] + DIRECTION INPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 426208 ) W ;
- pad_in[21] + NET pad_in[21] + DIRECTION INPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 426816 ) W ;
- pad_in[20] + NET pad_in[20] + DIRECTION INPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 427424 ) W ;
- pad_in[19] + NET pad_in[19] + DIRECTION INPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 428032 ) W ;
- pad_in[18] + NET pad_in[18] + DIRECTION INPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 428640 ) W ;
- pad_in[17] + NET pad_in[17] + DIRECTION INPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 429248 ) W ;
- pad_in[16] + NET pad_in[16] + DIRECTION INPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 429856 ) W ;
- pad_in[15] + NET pad_in[15] + DIRECTION INPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 430464 ) W ;
- pad_in[14] + NET pad_in[14] + DIRECTION INPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 431072 ) W ;
- pad_in[13] + NET pad_in[13] + DIRECTION INPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 431680 ) W ;
- pad_in[12] + NET pad_in[12] + DIRECTION INPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 432288 ) W ;
- pad_in[11] + NET pad_in[11] + DIRECTION INPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 432896 ) W ;
- pad_in[10] + NET pad_in[10] + DIRECTION INPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 433504 ) W ;
- pad_in[9] + NET pad_in[9] + DIRECTION INPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 434112 ) W ;
- pad_in[8] + NET pad_in[8] + DIRECTION INPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 434720 ) W ;
- pad_in[7] + NET pad_in[7] + DIRECTION INPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 435328 ) W ;
- pad_in[6] + NET pad_in[6] + DIRECTION INPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 435936 ) W ;
- pad_in[5] + NET pad_in[5] + DIRECTION INPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 436544 ) W ;
- pad_in[4] + NET pad_in[4] + DIRECTION INPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 437152 ) W ;
- pad_in[3] + NET pad_in[3] + DIRECTION INPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 437760 ) W ;
- pad_in[2] + NET pad_in[2] + DIRECTION INPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 438368 ) W ;
- pad_in[1] + NET pad_in[1] + DIRECTION INPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 438976 ) W ;
- pad_in[0] + NET pad_in[0] + DIRECTION INPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 439584 ) W ;
- pad_out[31] + NET pad_out[31] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 440192 ) W ;
- pad_out[30] + NET pad_out[30] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 440800 ) W ;
- pad_out[29] + NET pad_out[29] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 441408 ) W ;
- pad_out[28] + NET pad_out[28] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 442016 ) W ;
- pad_out[27] + NET pad_out[27] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 442624 ) W ;
- pad_out[26] + NET pad_out[26] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 443232 ) W ;
- pad_out[25] + NET pad_out[25] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 443840 ) W ;
- pad_out[24] + NET pad_out[24] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 444448 ) W ;
- pad_out[23] + NET pad_out[23] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 445056 ) W ;
- pad_out[22] + NET pad_out[22] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 445664 ) W ;
- pad_out[21] + NET pad_out[21] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 446272 ) W ;
- pad_out[20] + NET pad_out[20] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 446880 ) W ;
- pad_out[19] + NET pad_out[19] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 447488 ) W ;
- pad_out[18] + NET pad_out[18] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 448096 ) W ;
- pad_out[17] + NET pad_out[17] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 448704 ) W ;
- pad_out[16] + NET pad_out[16] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 449312 ) W ;
- pad_out[15] + NET pad_out[15] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 449920 ) W ;
- pad_out[14] + NET pad_out[14] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 450528 ) W ;
- pad_out[13] + NET pad_out[13] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 451136 ) W ;
- pad_out[12] + NET pad_out[12] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 451744 ) W ;
- pad_out[11] + NET pad_out[11] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 452352 ) W ;
- pad_out[10] + NET pad_out[10] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 452960 ) W ;
- pad_out[9] + NET pad_out[9] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 453568 ) W ;
- pad_out[8] + NET pad_out[8] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 454176 ) W ;
- pad_out[7] + NET pad_out[7] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 454784 ) W ;
- pad_out[6] + NET pad_out[6] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 455392 ) W ;
- pad_out[5] + NET pad_out[5] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 456000 ) W ;
- pad_out[4] + NET pad_out[4] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 456608 ) W ;
- pad_out[3] + NET pad_out[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 457216 ) W ;
- pad_out[2] + NET pad_out[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 457824 ) W ;
- pad_out[1] + NET pad_out[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 458432 ) W ;
- pad_out[0] + NET pad_out[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 459040 ) W ;
- pad_en + NET VSS + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 459648 ) W ;
- ppar_in + NET ppar_in + DIRECTION INPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 460256 ) W ;
- ppar_out + NET VSS + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 460864 ) W ;
- ppar_en + NET VSS + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 461472 ) W ;
- pc_be_in[3] + NET pc_be_in[3] + DIRECTION INPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 462080 ) W ;
- pc_be_in[2] + NET pc_be_in[2] + DIRECTION INPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 462688 ) W ;
- pc_be_in[1] + NET pc_be_in[1] + DIRECTION INPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 463296 ) W ;
- pc_be_in[0] + NET pc_be_in[0] + DIRECTION INPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 463904 ) W ;
- pc_be_out[3] + NET VSS + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 464512 ) W ;
- pc_be_out[2] + NET VSS + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 465120 ) W ;
- pc_be_out[1] + NET VSS + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 465728 ) W ;
- pc_be_out[0] + NET VSS + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 466336 ) W ;
- pc_be_en + NET VSS + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 466944 ) W ;
- pframe_n_in + NET pframe_n_in + DIRECTION INPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 467552 ) W ;
- pframe_n_out + NET VSS + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 468160 ) W ;
- pframe_n_en + NET VSS + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 468768 ) W ;
- ptrdy_n_in + NET ptrdy_n_in + DIRECTION INPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 469376 ) W ;
- ptrdy_n_out + NET VSS + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 469984 ) W ;
- ptrdy_n_en + NET VSS + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 470592 ) W ;
- pirdy_n_in + NET pirdy_n_in + DIRECTION INPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 471200 ) W ;
- pirdy_n_out + NET VSS + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 471808 ) W ;
- pirdy_n_en + NET VSS + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 472416 ) W ;
- pdevsel_n_in + NET pdevsel_n_in + DIRECTION INPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 473024 ) W ;
- pdevsel_n_out + NET VSS + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 473632 ) W ;
- pdevsel_n_en + NET VSS + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 474240 ) W ;
- pstop_n_in + NET pstop_n_in + DIRECTION INPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 474848 ) W ;
- pstop_n_out + NET VSS + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 475456 ) W ;
- pstop_n_en + NET VSS + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 476064 ) W ;
- pperr_n_in + NET pperr_n_in + DIRECTION INPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 476672 ) W ;
- pperr_n_out + NET VSS + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 477280 ) W ;
- pperr_n_en + NET VSS + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 477888 ) W ;
- pserr_n_in + NET pserr_n_in + DIRECTION INPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 478496 ) W ;
- pserr_n_out + NET VSS + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 479104 ) W ;
- pserr_n_en + NET VSS + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 479712 ) W ;
- preq_n + NET VSS + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 480320 ) W ;
- pack_n + NET VSS + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M5 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 480928 ) W ;
- pm66en + NET pm66en + DIRECTION INPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 406144 ) W ;
- sd_A[9] + NET sd_A[9] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 406448 ) W ;
- sd_A[8] + NET sd_A[8] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 406752 ) W ;
- sd_A[7] + NET sd_A[7] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 407056 ) W ;
- sd_A[6] + NET sd_A[6] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 407360 ) W ;
- sd_A[5] + NET sd_A[5] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 407664 ) W ;
- sd_A[4] + NET sd_A[4] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 407968 ) W ;
- sd_A[3] + NET sd_A[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 408272 ) W ;
- sd_A[2] + NET sd_A[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 408576 ) W ;
- sd_A[1] + NET sd_A[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 408880 ) W ;
- sd_A[0] + NET sd_A[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 409184 ) W ;
- sd_CK + NET sd_CK + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 409488 ) W ;
- sd_CKn + NET sd_CKn + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 409792 ) W ;
- sd_LD + NET sd_LD + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 410096 ) W ;
- sd_RW + NET sd_RW + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 410400 ) W ;
- sd_BWS[1] + NET sd_BWS[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 410704 ) W ;
- sd_BWS[0] + NET sd_BWS[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 411008 ) W ;
- sd_DQ_in[31] + NET sd_DQ_in[31] + DIRECTION INPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 411312 ) W ;
- sd_DQ_in[30] + NET sd_DQ_in[30] + DIRECTION INPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 411616 ) W ;
- sd_DQ_in[29] + NET sd_DQ_in[29] + DIRECTION INPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 411920 ) W ;
- sd_DQ_in[28] + NET sd_DQ_in[28] + DIRECTION INPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 412224 ) W ;
- sd_DQ_in[27] + NET sd_DQ_in[27] + DIRECTION INPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 412528 ) W ;
- sd_DQ_in[26] + NET sd_DQ_in[26] + DIRECTION INPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 412832 ) W ;
- sd_DQ_in[25] + NET sd_DQ_in[25] + DIRECTION INPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 413136 ) W ;
- sd_DQ_in[24] + NET sd_DQ_in[24] + DIRECTION INPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 413440 ) W ;
- sd_DQ_in[23] + NET sd_DQ_in[23] + DIRECTION INPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 413744 ) W ;
- sd_DQ_in[22] + NET sd_DQ_in[22] + DIRECTION INPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 414048 ) W ;
- sd_DQ_in[21] + NET sd_DQ_in[21] + DIRECTION INPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 414352 ) W ;
- sd_DQ_in[20] + NET sd_DQ_in[20] + DIRECTION INPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 414656 ) W ;
- sd_DQ_in[19] + NET sd_DQ_in[19] + DIRECTION INPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 414960 ) W ;
- sd_DQ_in[18] + NET sd_DQ_in[18] + DIRECTION INPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 415264 ) W ;
- sd_DQ_in[17] + NET sd_DQ_in[17] + DIRECTION INPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 415568 ) W ;
- sd_DQ_in[16] + NET sd_DQ_in[16] + DIRECTION INPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 415872 ) W ;
- sd_DQ_in[15] + NET sd_DQ_in[15] + DIRECTION INPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 416176 ) W ;
- sd_DQ_in[14] + NET sd_DQ_in[14] + DIRECTION INPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 416480 ) W ;
- sd_DQ_in[13] + NET sd_DQ_in[13] + DIRECTION INPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 416784 ) W ;
- sd_DQ_in[12] + NET sd_DQ_in[12] + DIRECTION INPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 417088 ) W ;
- sd_DQ_in[11] + NET sd_DQ_in[11] + DIRECTION INPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 417392 ) W ;
- sd_DQ_in[10] + NET sd_DQ_in[10] + DIRECTION INPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 417696 ) W ;
- sd_DQ_in[9] + NET sd_DQ_in[9] + DIRECTION INPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 418000 ) W ;
- sd_DQ_in[8] + NET sd_DQ_in[8] + DIRECTION INPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 418304 ) W ;
- sd_DQ_in[7] + NET sd_DQ_in[7] + DIRECTION INPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 418608 ) W ;
- sd_DQ_in[6] + NET sd_DQ_in[6] + DIRECTION INPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 418912 ) W ;
- sd_DQ_in[5] + NET sd_DQ_in[5] + DIRECTION INPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 419216 ) W ;
- sd_DQ_in[4] + NET sd_DQ_in[4] + DIRECTION INPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 419520 ) W ;
- sd_DQ_in[3] + NET sd_DQ_in[3] + DIRECTION INPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 419824 ) W ;
- sd_DQ_in[2] + NET sd_DQ_in[2] + DIRECTION INPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 420128 ) W ;
- sd_DQ_in[1] + NET sd_DQ_in[1] + DIRECTION INPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 420432 ) W ;
- sd_DQ_in[0] + NET sd_DQ_in[0] + DIRECTION INPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 420736 ) W ;
- sd_DQ_out[31] + NET sd_DQ_out[31] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 421040 ) W ;
- sd_DQ_out[30] + NET sd_DQ_out[30] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 421344 ) W ;
- sd_DQ_out[29] + NET sd_DQ_out[29] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 421648 ) W ;
- sd_DQ_out[28] + NET sd_DQ_out[28] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 421952 ) W ;
- sd_DQ_out[27] + NET sd_DQ_out[27] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 422256 ) W ;
- sd_DQ_out[26] + NET sd_DQ_out[26] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 422560 ) W ;
- sd_DQ_out[25] + NET sd_DQ_out[25] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 422864 ) W ;
- sd_DQ_out[24] + NET sd_DQ_out[24] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 423168 ) W ;
- sd_DQ_out[23] + NET sd_DQ_out[23] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 423472 ) W ;
- sd_DQ_out[22] + NET sd_DQ_out[22] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 423776 ) W ;
- sd_DQ_out[21] + NET sd_DQ_out[21] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 424080 ) W ;
- sd_DQ_out[20] + NET sd_DQ_out[20] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 424384 ) W ;
- sd_DQ_out[19] + NET sd_DQ_out[19] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 424688 ) W ;
- sd_DQ_out[18] + NET sd_DQ_out[18] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 424992 ) W ;
- sd_DQ_out[17] + NET sd_DQ_out[17] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 425296 ) W ;
- sd_DQ_out[16] + NET sd_DQ_out[16] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 425600 ) W ;
- sd_DQ_out[15] + NET sd_DQ_out[15] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 425904 ) W ;
- sd_DQ_out[14] + NET sd_DQ_out[14] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 426208 ) W ;
- sd_DQ_out[13] + NET sd_DQ_out[13] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 426512 ) W ;
- sd_DQ_out[12] + NET sd_DQ_out[12] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 426816 ) W ;
- sd_DQ_out[11] + NET sd_DQ_out[11] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 427120 ) W ;
- sd_DQ_out[10] + NET sd_DQ_out[10] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 427424 ) W ;
- sd_DQ_out[9] + NET sd_DQ_out[9] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 427728 ) W ;
- sd_DQ_out[8] + NET sd_DQ_out[8] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 428032 ) W ;
- sd_DQ_out[7] + NET sd_DQ_out[7] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 428336 ) W ;
- sd_DQ_out[6] + NET sd_DQ_out[6] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 428640 ) W ;
- sd_DQ_out[5] + NET sd_DQ_out[5] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 428944 ) W ;
- sd_DQ_out[4] + NET sd_DQ_out[4] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 429248 ) W ;
- sd_DQ_out[3] + NET sd_DQ_out[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 429552 ) W ;
- sd_DQ_out[2] + NET sd_DQ_out[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 429856 ) W ;
- sd_DQ_out[1] + NET sd_DQ_out[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 430160 ) W ;
- sd_DQ_out[0] + NET sd_DQ_out[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 430464 ) W ;
- sd_DQ_en[31] + NET sd_DQ_en[31] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 430768 ) W ;
- sd_DQ_en[30] + NET sd_DQ_en[30] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 431072 ) W ;
- sd_DQ_en[29] + NET sd_DQ_en[29] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 431376 ) W ;
- sd_DQ_en[28] + NET sd_DQ_en[28] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 431680 ) W ;
- sd_DQ_en[27] + NET sd_DQ_en[27] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 431984 ) W ;
- sd_DQ_en[26] + NET sd_DQ_en[26] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 432288 ) W ;
- sd_DQ_en[25] + NET sd_DQ_en[25] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 432592 ) W ;
- sd_DQ_en[24] + NET sd_DQ_en[24] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 432896 ) W ;
- sd_DQ_en[23] + NET sd_DQ_en[23] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 433200 ) W ;
- sd_DQ_en[22] + NET sd_DQ_en[22] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 433504 ) W ;
- sd_DQ_en[21] + NET sd_DQ_en[21] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 433808 ) W ;
- sd_DQ_en[20] + NET sd_DQ_en[20] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 434112 ) W ;
- sd_DQ_en[19] + NET sd_DQ_en[19] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 434416 ) W ;
- sd_DQ_en[18] + NET sd_DQ_en[18] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 434720 ) W ;
- sd_DQ_en[17] + NET sd_DQ_en[17] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 435024 ) W ;
- sd_DQ_en[16] + NET sd_DQ_en[16] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 435328 ) W ;
- sd_DQ_en[15] + NET sd_DQ_en[15] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 435632 ) W ;
- sd_DQ_en[14] + NET sd_DQ_en[14] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 435936 ) W ;
- sd_DQ_en[13] + NET sd_DQ_en[13] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 436240 ) W ;
- sd_DQ_en[12] + NET sd_DQ_en[12] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 436544 ) W ;
- sd_DQ_en[11] + NET sd_DQ_en[11] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 436848 ) W ;
- sd_DQ_en[10] + NET sd_DQ_en[10] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 437152 ) W ;
- sd_DQ_en[9] + NET sd_DQ_en[9] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 437456 ) W ;
- sd_DQ_en[8] + NET sd_DQ_en[8] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 437760 ) W ;
- sd_DQ_en[7] + NET sd_DQ_en[7] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 438064 ) W ;
- sd_DQ_en[6] + NET sd_DQ_en[6] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 438368 ) W ;
- sd_DQ_en[5] + NET sd_DQ_en[5] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 438672 ) W ;
- sd_DQ_en[4] + NET sd_DQ_en[4] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 438976 ) W ;
- sd_DQ_en[3] + NET sd_DQ_en[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 439280 ) W ;
- sd_DQ_en[2] + NET sd_DQ_en[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 439584 ) W ;
- sd_DQ_en[1] + NET sd_DQ_en[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 439888 ) W ;
- sd_DQ_en[0] + NET sd_DQ_en[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 440192 ) W ;
- test_mode_1 + NET test_mode_1 + DIRECTION INPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 440496 ) W ;
- scan_enable_2 + NET scan_enable_2 + DIRECTION INPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 440800 ) W ;
- DFT_sdi_1 + NET DFT_sdi_1 + DIRECTION INPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 441104 ) W ;
- DFT_sdo_1 + NET DFT_sdo_1 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 441408 ) W ;
- DFT_sdi_2 + NET DFT_sdi_2 + DIRECTION INPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 441712 ) W ;
- DFT_sdo_2 + NET DFT_sdo_2 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 442016 ) W ;
- DFT_sdi_3 + NET DFT_sdi_3 + DIRECTION INPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 442320 ) W ;
- DFT_sdo_3 + NET DFT_sdo_3 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 442624 ) W ;
- DFT_sdi_4 + NET DFT_sdi_4 + DIRECTION INPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 442928 ) W ;
- DFT_sdo_4 + NET DFT_sdo_4 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M7 ( -28 0 ) ( 28 286 )
  + FIXED ( 782040 443232 ) W ;
END PINS

BLOCKAGES 160 ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_1 RECT ( 612602 118940 ) ( 772008 132940 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_1 RECT ( 758008 24032 ) ( 772008 118940 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_1 RECT ( 612602 24032 ) ( 626602 118940 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_1 RECT ( 612602 10032 ) ( 772008 24032 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0 RECT ( 466196 228848 ) ( 625602 242848 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0 RECT ( 611602 133940 ) ( 625602 228848 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0 RECT ( 466196 133940 ) ( 480196 228848 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0 RECT ( 466196 119940 ) ( 625602 133940 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_1 RECT ( 466196 118940 ) ( 625602 132940 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_1 RECT ( 611602 24032 ) ( 625602 118940 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_1 RECT ( 466196 24032 ) ( 480196 118940 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_1 RECT ( 466196 10032 ) ( 625602 24032 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_0 RECT ( 612602 228848 ) ( 772008 242848 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_0 RECT ( 758008 133940 ) ( 772008 228848 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_0 RECT ( 612602 133940 ) ( 626602 228848 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_0 RECT ( 612602 119940 ) ( 772008 133940 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_RISC_CORE/I_REG_FILE/REG_FILE_D_RAM RECT ( 553748 803016 ) ( 669378 813048 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_RISC_CORE/I_REG_FILE/REG_FILE_D_RAM RECT ( 655378 667343 ) ( 669378 803016 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_RISC_CORE/I_REG_FILE/REG_FILE_D_RAM RECT ( 553748 667343 ) ( 567748 803016 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_RISC_CORE/I_REG_FILE/REG_FILE_D_RAM RECT ( 553748 653343 ) ( 669378 667343 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM RECT ( 553748 652343 ) ( 669378 666343 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM RECT ( 655378 516670 ) ( 669378 652343 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM RECT ( 553748 516670 ) ( 567748 652343 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM RECT ( 553748 502670 ) ( 669378 516670 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM RECT ( 656378 803016 ) ( 772008 813048 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM RECT ( 758008 667343 ) ( 772008 803016 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM RECT ( 656378 667343 ) ( 670378 803016 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM RECT ( 656378 653343 ) ( 772008 667343 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM RECT ( 656378 652343 ) ( 772008 666343 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM RECT ( 758008 516670 ) ( 772008 652343 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM RECT ( 656378 516670 ) ( 670378 652343 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM RECT ( 656378 502670 ) ( 772008 516670 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_8 RECT ( 79637 719081 ) ( 162242 733081 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_8 RECT ( 148242 664146 ) ( 162242 719081 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_8 RECT ( 79637 664146 ) ( 93637 719081 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_8 RECT ( 79637 650146 ) ( 162242 664146 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_7 RECT ( 149242 579211 ) ( 231847 593211 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_7 RECT ( 217847 524276 ) ( 231847 579211 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_7 RECT ( 149242 524276 ) ( 163242 579211 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_7 RECT ( 149242 510276 ) ( 231847 524276 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_6 RECT ( 149242 649146 ) ( 231847 663146 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_6 RECT ( 217847 594211 ) ( 231847 649146 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_6 RECT ( 149242 594211 ) ( 163242 649146 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_6 RECT ( 149242 580211 ) ( 231847 594211 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_5 RECT ( 79637 789016 ) ( 162242 803016 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_5 RECT ( 148242 734081 ) ( 162242 789016 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_5 RECT ( 79637 734081 ) ( 93637 789016 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_5 RECT ( 79637 720081 ) ( 162242 734081 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_4 RECT ( 149242 789016 ) ( 231847 803016 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_4 RECT ( 217847 734081 ) ( 231847 789016 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_4 RECT ( 149242 734081 ) ( 163242 789016 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_4 RECT ( 149242 720081 ) ( 231847 734081 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_3 RECT ( 149242 719081 ) ( 231847 733081 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_3 RECT ( 217847 664146 ) ( 231847 719081 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_3 RECT ( 149242 664146 ) ( 163242 719081 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_3 RECT ( 149242 650146 ) ( 231847 664146 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_2 RECT ( 10032 509276 ) ( 92637 523276 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_2 RECT ( 78637 454341 ) ( 92637 509276 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_2 RECT ( 10032 454341 ) ( 24032 509276 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_2 RECT ( 10032 440341 ) ( 92637 454341 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_1 RECT ( 10032 579211 ) ( 92637 593211 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_1 RECT ( 78637 524276 ) ( 92637 579211 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_1 RECT ( 10032 524276 ) ( 24032 579211 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_1 RECT ( 10032 510276 ) ( 92637 524276 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_8 RECT ( 79637 579211 ) ( 162242 593211 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_8 RECT ( 148242 524276 ) ( 162242 579211 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_8 RECT ( 79637 524276 ) ( 93637 579211 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_8 RECT ( 79637 510276 ) ( 162242 524276 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_7 RECT ( 10032 789016 ) ( 92637 803016 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_7 RECT ( 78637 734081 ) ( 92637 789016 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_7 RECT ( 10032 734081 ) ( 24032 789016 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_7 RECT ( 10032 720081 ) ( 92637 734081 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_6 RECT ( 149242 509276 ) ( 231847 523276 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_6 RECT ( 217847 454341 ) ( 231847 509276 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_6 RECT ( 149242 454341 ) ( 163242 509276 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_6 RECT ( 149242 440341 ) ( 231847 454341 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_5 RECT ( 10032 719081 ) ( 92637 733081 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_5 RECT ( 78637 664146 ) ( 92637 719081 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_5 RECT ( 10032 664146 ) ( 24032 719081 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_5 RECT ( 10032 650146 ) ( 92637 664146 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_4 RECT ( 218847 789346 ) ( 301452 803346 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_4 RECT ( 287452 734411 ) ( 301452 789346 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_4 RECT ( 218847 734411 ) ( 232847 789346 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_4 RECT ( 218847 720411 ) ( 301452 734411 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_3 RECT ( 10032 649146 ) ( 92637 663146 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_3 RECT ( 78637 594211 ) ( 92637 649146 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_3 RECT ( 10032 594211 ) ( 24032 649146 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_3 RECT ( 10032 580211 ) ( 92637 594211 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_2 RECT ( 79637 509276 ) ( 162242 523276 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_2 RECT ( 148242 454341 ) ( 162242 509276 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_2 RECT ( 79637 454341 ) ( 93637 509276 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_2 RECT ( 79637 440341 ) ( 162242 454341 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_1 RECT ( 79637 649146 ) ( 162242 663146 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_1 RECT ( 148242 594211 ) ( 162242 649146 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_1 RECT ( 79637 594211 ) ( 93637 649146 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_1 RECT ( 79637 580211 ) ( 162242 594211 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_3_4 RECT ( 90774 203134 ) ( 184516 217134 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_3_4 RECT ( 170516 121083 ) ( 184516 203134 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_3_4 RECT ( 90774 121083 ) ( 104774 203134 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_3_4 RECT ( 90774 107083 ) ( 184516 121083 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_3_3 RECT ( 90774 397236 ) ( 184516 411236 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_3_3 RECT ( 170516 315185 ) ( 184516 397236 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_3_3 RECT ( 90774 315185 ) ( 104774 397236 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_3_3 RECT ( 90774 301185 ) ( 184516 315185 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_3_2 RECT ( 10032 397236 ) ( 103774 411236 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_3_2 RECT ( 89774 315185 ) ( 103774 397236 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_3_2 RECT ( 10032 315185 ) ( 24032 397236 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_3_2 RECT ( 10032 301185 ) ( 103774 315185 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_3_1 RECT ( 10032 203134 ) ( 103774 217134 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_3_1 RECT ( 89774 121083 ) ( 103774 203134 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_3_1 RECT ( 10032 121083 ) ( 24032 203134 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_3_1 RECT ( 10032 107083 ) ( 103774 121083 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_2_4 RECT ( 10032 106083 ) ( 103774 120083 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_2_4 RECT ( 89774 24032 ) ( 103774 106083 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_2_4 RECT ( 10032 24032 ) ( 24032 106083 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_2_4 RECT ( 10032 10032 ) ( 103774 24032 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_2_3 RECT ( 252258 203134 ) ( 346000 217134 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_2_3 RECT ( 332000 121083 ) ( 346000 203134 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_2_3 RECT ( 252258 121083 ) ( 266258 203134 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_2_3 RECT ( 252258 107083 ) ( 346000 121083 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_2_2 RECT ( 252258 397236 ) ( 346000 411236 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_2_2 RECT ( 332000 315185 ) ( 346000 397236 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_2_2 RECT ( 252258 315185 ) ( 266258 397236 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_2_2 RECT ( 252258 301185 ) ( 346000 315185 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_2_1 RECT ( 10032 300185 ) ( 103774 314185 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_2_1 RECT ( 89774 218134 ) ( 103774 300185 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_2_1 RECT ( 10032 218134 ) ( 24032 300185 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_2_1 RECT ( 10032 204134 ) ( 103774 218134 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_1_4 RECT ( 171516 203134 ) ( 265258 217134 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_1_4 RECT ( 251258 121083 ) ( 265258 203134 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_1_4 RECT ( 171516 121083 ) ( 185516 203134 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_1_4 RECT ( 171516 107083 ) ( 265258 121083 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_1_3 RECT ( 252258 300185 ) ( 346000 314185 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_1_3 RECT ( 332000 218134 ) ( 346000 300185 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_1_3 RECT ( 252258 218134 ) ( 266258 300185 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_1_3 RECT ( 252258 204134 ) ( 346000 218134 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_1_2 RECT ( 171516 397236 ) ( 265258 411236 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_1_2 RECT ( 251258 315185 ) ( 265258 397236 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_1_2 RECT ( 171516 315185 ) ( 185516 397236 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_1_2 RECT ( 171516 301185 ) ( 265258 315185 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_1_1 RECT ( 90774 106083 ) ( 184516 120083 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_1_1 RECT ( 170516 24032 ) ( 184516 106083 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_1_1 RECT ( 90774 24032 ) ( 104774 106083 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_1_1 RECT ( 90774 10032 ) ( 184516 24032 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_0_4 RECT ( 90774 300185 ) ( 184516 314185 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_0_4 RECT ( 170516 218134 ) ( 184516 300185 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_0_4 RECT ( 90774 218134 ) ( 104774 300185 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_0_4 RECT ( 90774 204134 ) ( 184516 218134 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_0_3 RECT ( 171516 106083 ) ( 265258 120083 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_0_3 RECT ( 251258 24032 ) ( 265258 106083 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_0_3 RECT ( 171516 24032 ) ( 185516 106083 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_0_3 RECT ( 171516 10032 ) ( 265258 24032 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_0_2 RECT ( 171516 300185 ) ( 265258 314185 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_0_2 RECT ( 251258 218134 ) ( 265258 300185 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_0_2 RECT ( 171516 218134 ) ( 185516 300185 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_0_2 RECT ( 171516 204134 ) ( 265258 218134 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_0_1 RECT ( 252258 106083 ) ( 346000 120083 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_0_1 RECT ( 332000 24032 ) ( 346000 106083 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_0_1 RECT ( 252258 24032 ) ( 266258 106083 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_0_1 RECT ( 252258 10032 ) ( 346000 24032 ) ;
END BLOCKAGES

END DESIGN
