Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : FINAL_SYS
Version: K-2015.06
Date   : Sun Sep  1 00:15:13 2024
****************************************


Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/Final_project/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)


Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
FINAL_SYS                              3.89e-02    0.169 1.71e+07    0.225 100.0
  U_Pulse_GEN (Pulse_GEN_test_1)       1.84e-06 5.30e-04 3.16e+04 5.64e-04   0.3
  U_CG (Clock_Gating)                  3.67e-03 1.42e-03 1.16e+04 5.11e-03   2.3
  U_ALU (ALU_test_1)                   3.84e-03 3.98e-02 4.57e+06 4.82e-02  21.4
    mult_31 (ALU_DW02_mult_0)          1.45e-03 2.93e-03 1.77e+06 6.14e-03   2.7
    add_25 (ALU_DW01_add_0)            6.76e-05 3.62e-04 2.30e+05 6.59e-04   0.3
    sub_28 (ALU_DW01_sub_0)            1.30e-04 4.89e-04 2.67e+05 8.86e-04   0.4
    div_34 (ALU_DW_div_uns_0)          8.58e-04 2.47e-03 1.40e+06 4.73e-03   2.1
  U_FIFO (TOP_ASYNC_FIFO_DEPTH16_WIDTH8_ADDR4_N2_test_1)
                                       7.43e-03 4.83e-02 4.43e+06 6.01e-02  26.7
    DF_SYNC_R (DF_SYNC_N2_ADDR4_test_0)
                                          0.000 2.52e-03 1.34e+05 2.66e-03   1.2
    DF_SYNC_W (DF_SYNC_N2_ADDR4_test_1)
                                       4.61e-08 2.52e-03 1.34e+05 2.66e-03   1.2
    FIFO_Rptr_U2 (FIFO_Rptr_ADDR4_test_1)
                                       3.97e-05 3.02e-03 3.45e+05 3.41e-03   1.5
    FIFO_Wptr_U1 (FIFO_Wptr_ADDR4_test_1)
                                       1.28e-06 2.78e-03 3.33e+05 3.11e-03   1.4
    FIFO_Memory_U0 (FIFO_Memory_DEPTH16_WIDTH8_ADDR4_test_1)
                                       6.12e-03 3.73e-02 3.47e+06 4.69e-02  20.8
  U_REG_File (REG_File_WIDTH_REG8_DEPTH_REG16_ADDR4_test_1)
                                       7.08e-03 4.32e-02 3.73e+06 5.40e-02  24.0
  U_SYS_CTRL (SYS_CTRL_WIDTH_REG8_fun4_ADDR4_test_1)
                                       7.27e-05 2.10e-03 4.45e+05 2.62e-03   1.2
  U_Data_Sync (Data_Sync_WIDTH8_stages2_test_1)
                                       1.02e-05 3.05e-03 2.21e+05 3.29e-03   1.5
  U_TOP_UART (TOP_UART_WIDTH_REG8_test_1)
                                       3.79e-03 1.94e-02 2.03e+06 2.52e-02  11.2
    U_UART_TX (TOP_UART_TX_test_1)     1.46e-03 7.97e-03 7.72e+05 1.02e-02   4.5
      INS3 (MUX)                       6.27e-05 1.44e-05 2.31e+04 1.00e-04   0.0
      INS2 (serializer_test_1)         8.05e-04 4.09e-03 3.41e+05 5.23e-03   2.3
      INS1 (parity_calc_test_1)        3.62e-05 2.66e-03 2.86e+05 2.99e-03   1.3
      INS0 (TX_FSM_test_1)             1.75e-04 1.13e-03 1.16e+05 1.42e-03   0.6
    U_UART_RX (TOP_UART_RX_test_1)     1.41e-03 1.13e-02 1.25e+06 1.40e-02   6.2
      DUT7 (Start_check)                  0.000    0.000 2.85e+03 2.85e-06   0.0
      DUT6 (Stop_check)                2.02e-05 3.83e-06 7.50e+03 3.16e-05   0.0
      DUT5 (parity_check)              4.66e-05 7.21e-05 9.70e+04 2.16e-04   0.1
      DUt4 (deserializer_test_1)       1.08e-04 2.85e-03 1.90e+05 3.14e-03   1.4
      DUT3 (data_sampling_test_1)      9.70e-05 1.13e-03 1.64e+05 1.39e-03   0.6
      DUT2 (edge_bit_counter_test_1)   7.19e-04 3.74e-03 4.04e+05 4.87e-03   2.2
      DUT1 (FSM_test_1)                4.15e-04 3.51e-03 3.88e+05 4.31e-03   1.9
  U_DIV_MUX (DIV_MUX)                  4.42e-06 4.82e-06 4.32e+04 5.24e-05   0.0
  U_CLK_DIV_2 (CLK_DIV_test_1)         2.84e-04 3.86e-03 6.49e+05 4.79e-03   2.1
    add_69 (CLK_DIV_1_DW01_inc_1)      1.08e-05 6.41e-05 8.67e+04 1.62e-04   0.1
    add_76 (CLK_DIV_1_DW01_inc_0)      2.37e-05 4.33e-05 9.51e+04 1.62e-04   0.1
  U_CLK_DIV_1 (CLK_DIV_test_0)         4.06e-04 4.58e-03 6.81e+05 5.67e-03   2.5
    add_69 (CLK_DIV_0_DW01_inc_1)         0.000    0.000 8.60e+04 8.60e-05   0.0
    add_76 (CLK_DIV_0_DW01_inc_0)      3.12e-05 1.29e-04 9.52e+04 2.55e-04   0.1
  U_RST_Sync_2 (RST_Sync_stages2_test_1)
                                       7.62e-06 6.98e-04 2.84e+04 7.34e-04   0.3
  U_RST_Sync_1 (RST_Sync_stages2_test_0)
                                       7.76e-06 6.81e-04 2.84e+04 7.17e-04   0.3
  UART_RST_MUX2X1 (MUX2X1_1)           1.94e-05 8.40e-05 1.31e+04 1.16e-04   0.1
  REF_RST_MUX2X1 (MUX2X1_2)            1.94e-05 8.40e-05 1.31e+04 1.16e-04   0.1
  P_RST_MUX2X1 (MUX2X1_3)              1.15e-04 9.06e-05 1.15e+04 2.17e-04   0.1
  TX_CLK_MUX2X1 (MUX2X1_4)             1.02e-03 1.91e-04 1.15e+04 1.22e-03   0.5
  RX_CLK_MUX2X1 (MUX2X1_5)             7.19e-04 1.87e-04 1.15e+04 9.17e-04   0.4
  UART_CLK_MUX2X1 (MUX2X1_6)           5.48e-04 1.85e-04 1.15e+04 7.45e-04   0.3
  REF_CLK_MUX2X1 (MUX2X1_0)            6.59e-03 4.81e-04 2.20e+04 7.09e-03   3.1
1
