Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 10b059baccf0473db4ef80f837d047d0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_Bench_behav xil_defaultlib.Test_Bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab6_clks
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.Edge_Detector
Compiling module xil_defaultlib.Control_Logic
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.State_Machine_default
Compiling module xil_defaultlib.countUD4L
Compiling module xil_defaultlib.counterUD16L
Compiling module xil_defaultlib.Divider_ControlLogic
Compiling module xil_defaultlib.Divider_StateMachine_default
Compiling module xil_defaultlib.Shift_Register
Compiling module xil_defaultlib.Compare
Compiling module xil_defaultlib.Comparator
Compiling module xil_defaultlib.MUX2_1x16
Compiling module xil_defaultlib.Full_Subtractor
Compiling module xil_defaultlib.Subtractor16bit
Compiling module xil_defaultlib.Divider
Compiling module xil_defaultlib.LED_Input_Control
Compiling module xil_defaultlib.LED_Prime_Control
Compiling module xil_defaultlib.Led_Selector
Compiling module xil_defaultlib.Out_Selector
Compiling module xil_defaultlib.Ring_Counter
Compiling module xil_defaultlib.Selector
Compiling module xil_defaultlib.MUX8_1
Compiling module xil_defaultlib.Segment_Display
Compiling module xil_defaultlib.Top_Level
Compiling module xil_defaultlib.Test_Bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_Bench_behav
