// Seed: 1623554696
module module_0;
  wire id_2, id_3, id_4;
endmodule
module module_1 (
    input wand id_0,
    output wor id_1,
    input tri1 id_2,
    output wand id_3,
    output uwire id_4,
    input tri1 id_5,
    input wire id_6,
    input tri1 id_7,
    input logic id_8,
    input supply1 id_9,
    output supply0 id_10,
    output tri0 id_11,
    input tri1 id_12,
    output wand id_13,
    output wire id_14,
    input tri0 id_15,
    inout logic id_16,
    input supply1 id_17,
    output tri id_18,
    output wor id_19,
    output tri1 id_20,
    input wand id_21,
    input wire id_22,
    output tri1 id_23,
    output wire id_24,
    output tri1 id_25,
    output supply0 id_26,
    output tri0 id_27
);
  wire id_29, id_30, id_31;
  always if (id_15 | id_15) $display(id_2, ~id_22);
  module_0 modCall_1 ();
  always_comb id_16 <= id_8;
  assign id_19 = 1;
endmodule
