<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2024.07.19.20:00:38"
 outputDirectory="/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Projects/FPGA/ips/STSource/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="MAX 10"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="10M08SAE144C8GES"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="8"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="clk_reset" kind="reset" start="0">
   <property name="associatedClock" value="clk" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port name="reset" direction="input" role="reset" width="1" />
  </interface>
  <interface name="src" kind="avalon_streaming" start="1">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="clk_reset" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="8" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="1" />
   <property name="packetDescription" value="" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="4" />
   <port name="src_data" direction="output" role="data" width="32" />
   <port name="src_valid" direction="output" role="valid" width="1" />
   <port name="src_ready" direction="input" role="ready" width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="STSource:1.0:AUTO_CLK_CLOCK_DOMAIN=-1,AUTO_CLK_CLOCK_RATE=-1,AUTO_CLK_RESET_DOMAIN=-1,AUTO_DEVICE=10M08SAE144C8GES,AUTO_DEVICE_FAMILY=MAX 10,AUTO_DEVICE_SPEEDGRADE=8,AUTO_GENERATION_ID=1721386837,AUTO_UNIQUE_ID=(altera_avalon_st_source_bfm:20.1:ST_BEATSPERCYCLE=1,ST_CHANNEL_W=1,ST_EMPTY_W=2,ST_ERROR_DESCRIPTOR=,ST_ERROR_W=1,ST_MAX_CHANNELS=1,ST_NUMSYMBOLS=4,ST_READY_LATENCY=0,ST_SYMBOL_W=8,USE_CHANNEL=0,USE_EMPTY=0,USE_ERROR=0,USE_PACKET=0,USE_READY=1,USE_VALID=1,VHDL_ID=0)"
   instancePathKey="STSource"
   kind="STSource"
   version="1.0"
   name="STSource">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1721386837" />
  <parameter name="AUTO_DEVICE" value="10M08SAE144C8GES" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="8" />
  <generatedFiles>
   <file
       path="/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Projects/FPGA/ips/STSource/synthesis/STSource.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Projects/FPGA/ips/STSource/synthesis/submodules/verbosity_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Projects/FPGA/ips/STSource/synthesis/submodules/avalon_utilities_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Projects/FPGA/ips/STSource/synthesis/submodules/altera_avalon_st_source_bfm.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Projects/FPGA/ips/STSource.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/jtech/snap/IntelFPGA_lite/ip/altera/sopc_builder_ip/verification/altera_avalon_st_source_bfm/altera_avalon_st_source_bfm_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="STSource">queue size: 0 starting:STSource "STSource"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>1</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="STSource"><![CDATA["<b>STSource</b>" reuses <b>altera_avalon_st_source_bfm</b> "<b>submodules/altera_avalon_st_source_bfm</b>"]]></message>
   <message level="Debug" culprit="STSource">queue size: 0 starting:altera_avalon_st_source_bfm "submodules/altera_avalon_st_source_bfm"</message>
   <message level="Info" culprit="st_source_bfm_0"><![CDATA["<b>STSource</b>" instantiated <b>altera_avalon_st_source_bfm</b> "<b>st_source_bfm_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_source_bfm:20.1:ST_BEATSPERCYCLE=1,ST_CHANNEL_W=1,ST_EMPTY_W=2,ST_ERROR_DESCRIPTOR=,ST_ERROR_W=1,ST_MAX_CHANNELS=1,ST_NUMSYMBOLS=4,ST_READY_LATENCY=0,ST_SYMBOL_W=8,USE_CHANNEL=0,USE_EMPTY=0,USE_ERROR=0,USE_PACKET=0,USE_READY=1,USE_VALID=1,VHDL_ID=0"
   instancePathKey="STSource:.:st_source_bfm_0"
   kind="altera_avalon_st_source_bfm"
   version="20.1"
   name="altera_avalon_st_source_bfm">
  <generatedFiles>
   <file
       path="/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Projects/FPGA/ips/STSource/synthesis/submodules/verbosity_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Projects/FPGA/ips/STSource/synthesis/submodules/avalon_utilities_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Projects/FPGA/ips/STSource/synthesis/submodules/altera_avalon_st_source_bfm.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/jtech/snap/IntelFPGA_lite/ip/altera/sopc_builder_ip/verification/altera_avalon_st_source_bfm/altera_avalon_st_source_bfm_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="STSource" as="st_source_bfm_0" />
  <messages>
   <message level="Debug" culprit="STSource">queue size: 0 starting:altera_avalon_st_source_bfm "submodules/altera_avalon_st_source_bfm"</message>
   <message level="Info" culprit="st_source_bfm_0"><![CDATA["<b>STSource</b>" instantiated <b>altera_avalon_st_source_bfm</b> "<b>st_source_bfm_0</b>"]]></message>
  </messages>
 </entity>
</deploy>
