
---------- Begin Simulation Statistics ----------
final_tick                               210017824000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  78449                       # Simulator instruction rate (inst/s)
host_mem_usage                                 738308                       # Number of bytes of host memory used
host_op_rate                                    78737                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3637.91                       # Real time elapsed on the host
host_tick_rate                               57730331                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   285390076                       # Number of instructions simulated
sim_ops                                     286439475                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.210018                       # Number of seconds simulated
sim_ticks                                210017824000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.400799                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               53365649                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            62488466                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         13098600                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         58486003                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           4338212                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        4349562                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           11350                       # Number of indirect misses.
system.cpu0.branchPred.lookups               72482171                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         6860                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        262445                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          7045085                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  37539124                       # Number of branches committed
system.cpu0.commit.bw_lim_events              1711284                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         787819                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      101734510                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           243848326                       # Number of instructions committed
system.cpu0.commit.committedOps             244110749                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    403541752                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.604921                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.087347                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    266590858     66.06%     66.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     72004624     17.84%     83.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     40822035     10.12%     94.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     16961495      4.20%     98.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      2540068      0.63%     98.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      2250901      0.56%     99.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       150888      0.04%     99.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       509599      0.13%     99.58% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      1711284      0.42%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    403541752                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                  26214481                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             7441076                       # Number of function calls committed.
system.cpu0.commit.int_insts                231978542                       # Number of committed integer instructions.
system.cpu0.commit.loads                     23473766                       # Number of loads committed
system.cpu0.commit.membars                     524898                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       524907      0.22%      0.22% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       184448848     75.56%     75.77% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          18424      0.01%     75.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           32816      0.01%     75.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd       7340032      3.01%     78.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp      11010054      4.51%     83.31% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt       3932176      1.61%     84.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult      3670016      1.50%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       23474045      9.62%     96.04% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       9397228      3.85%     99.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead       262166      0.11%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           29      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        244110749                       # Class of committed instruction
system.cpu0.commit.refs                      33133468                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  243848326                       # Number of Instructions Simulated
system.cpu0.committedOps                    244110749                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.721002                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.721002                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            125594618                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              6054893                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            47194854                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             374924212                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                72395980                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                209397703                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               7045790                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             11897536                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              4364363                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   72482171                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 52087872                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    345224152                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               480235                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          132                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     422382192                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  92                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          121                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               26198648                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.172715                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          60474633                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          57703861                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       1.006478                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         418798454                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.009185                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.290633                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               182263646     43.52%     43.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               139565863     33.33%     76.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                52787450     12.60%     89.45% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                21758951      5.20%     94.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 7854265      1.88%     96.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 6618101      1.58%     98.10% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 7939986      1.90%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                    1713      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    8479      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           418798454                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                 53149148                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                16517570                       # number of floating regfile writes
system.cpu0.idleCycles                         865105                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             7605641                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                51630684                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.768149                       # Inst execution rate
system.cpu0.iew.exec_refs                    48364215                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  12393877                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              113334805                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             37047554                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            263230                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1962046                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            15131626                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          345843053                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             35970338                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          6962217                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            322364330                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                246471                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents               474927                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               7045790                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              1418366                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        19469                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          968423                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         7036                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         1136                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads          285                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     13573788                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      5471924                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          1136                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       316607                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       7289034                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                246604266                       # num instructions consuming a value
system.cpu0.iew.wb_count                    319696631                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.822103                       # average fanout of values written-back
system.cpu0.iew.wb_producers                202734119                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.761793                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     319989835                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               370734374                       # number of integer regfile reads
system.cpu0.int_regfile_writes              243929246                       # number of integer regfile writes
system.cpu0.ipc                              0.581057                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.581057                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           525073      0.16%      0.16% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            248528244     75.47%     75.63% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               18562      0.01%     75.63% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                33046      0.01%     75.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd            7943388      2.41%     78.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp           14681772      4.46%     82.51% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt            4534526      1.38%     83.89% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult           3964458      1.20%     85.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     85.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     85.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     85.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     85.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     85.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     85.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     85.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     85.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     85.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     85.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     85.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     85.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     85.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     85.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     85.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     85.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     85.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     85.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     85.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     85.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     85.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     85.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     85.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     85.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     85.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     85.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     85.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     85.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     85.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     85.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     85.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     85.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     85.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     85.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     85.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     85.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     85.09% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     85.09% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            36341642     11.04%     96.13% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           12432299      3.78%     99.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead         323501      0.10%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            29      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             329326548                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses               31447826                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads           62895508                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses     31199246                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes          37329211                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1396341                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.004240                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1265996     90.67%     90.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  8512      0.61%     91.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                  17616      1.26%     92.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                   31      0.00%     92.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                   71      0.01%     92.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                   36      0.00%     92.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     92.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     92.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     92.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     92.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     92.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     92.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     92.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     92.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     92.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     92.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     92.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     92.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     92.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     92.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     92.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     92.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     92.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     92.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     92.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     92.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     92.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     92.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     92.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     92.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     92.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     92.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     92.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     92.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     92.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     92.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     92.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     92.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     92.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     92.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     92.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     92.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     92.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     92.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     92.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     92.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 93469      6.69%     99.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                10604      0.76%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             298749990                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1016806476                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    288497385                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        410246837                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 345054819                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                329326548                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             788234                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      101732300                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           854094                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           415                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     29346689                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    418798454                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.786360                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.136532                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          225850082     53.93%     53.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          111204134     26.55%     80.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           54327485     12.97%     93.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           11915288      2.85%     96.30% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            7533302      1.80%     98.10% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            5545711      1.32%     99.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1383209      0.33%     99.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             753381      0.18%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             285862      0.07%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      418798454                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.784739                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          2319538                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          790025                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            37047554                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           15131626                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads               46749520                       # number of misc regfile reads
system.cpu0.misc_regfile_writes              25952286                       # number of misc regfile writes
system.cpu0.numCycles                       419663559                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                      372091                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              120778874                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            200369898                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               3298920                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                85038500                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents                830229                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                44993                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            477533122                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             363179443                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          293472940                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                200241194                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                489338                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               7045790                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              5671523                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                93103037                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         55183904                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       422349218                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         22573                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts               587                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  7695516                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts           586                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   747673920                       # The number of ROB reads
system.cpu0.rob.rob_writes                  706948506                       # The number of ROB writes
system.cpu0.timesIdled                          14907                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  146                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            96.324217                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                3711217                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             3852839                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           648372                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          4910614                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             43682                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          51853                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            8171                       # Number of indirect misses.
system.cpu1.branchPred.lookups                5988844                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         4786                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        262262                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           618673                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   3424753                       # Number of branches committed
system.cpu1.commit.bw_lim_events                86800                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         787015                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        5713673                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            14301163                       # Number of instructions committed
system.cpu1.commit.committedOps              14563486                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    114098567                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.127640                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.578186                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    106510109     93.35%     93.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      3980984      3.49%     96.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1491765      1.31%     98.15% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1409334      1.24%     99.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       468663      0.41%     99.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       114728      0.10%     99.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        25010      0.02%     99.91% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        11174      0.01%     99.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8        86800      0.08%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    114098567                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        24                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               60589                       # Number of function calls committed.
system.cpu1.commit.int_insts                 13506603                       # Number of committed integer instructions.
system.cpu1.commit.loads                      3738099                       # Number of loads committed
system.cpu1.commit.membars                     524545                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       524545      3.60%      3.60% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu         8719480     59.87%     63.47% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            638      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              30      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.48% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        4000355     27.47%     90.95% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1318414      9.05%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            6      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           18      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         14563486                       # Class of committed instruction
system.cpu1.commit.refs                       5318793                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   14301163                       # Number of Instructions Simulated
system.cpu1.committedOps                     14563486                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              8.062384                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        8.062384                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             98226420                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                30399                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             3431789                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              22693323                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 3658943                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 11848080                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                619059                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                55016                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               790562                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    5988844                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  2850879                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    111305769                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               190991                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      23756048                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1297516                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.051941                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           3188536                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           3754899                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.206034                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         115143064                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.208599                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.605133                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                98590844     85.62%     85.62% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                11713019     10.17%     95.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 3228124      2.80%     98.60% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                  967854      0.84%     99.44% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  344723      0.30%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  237992      0.21%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   52903      0.05%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    1249      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    6356      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           115143064                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       18                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                       9                       # number of floating regfile writes
system.cpu1.idleCycles                         158402                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              643002                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 4102565                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.157526                       # Inst execution rate
system.cpu1.iew.exec_refs                     6368863                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1954908                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               90885555                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              4946746                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            262754                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           571260                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2307366                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           20275153                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              4413955                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           774903                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             18162929                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                108458                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               257055                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                619059                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles               769296                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        12997                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          152779                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         6471                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          882                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          287                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      1208647                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       726672                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           882                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       299884                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        343118                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                  8493595                       # num instructions consuming a value
system.cpu1.iew.wb_count                     17769144                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.779061                       # average fanout of values written-back
system.cpu1.iew.wb_producers                  6617031                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.154110                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      17790961                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                22803336                       # number of integer regfile reads
system.cpu1.int_regfile_writes               11507455                       # number of integer regfile writes
system.cpu1.ipc                              0.124033                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.124033                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           524619      2.77%      2.77% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             11764191     62.12%     64.89% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 645      0.00%     64.89% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   30      0.00%     64.89% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.89% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.89% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.89% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.89% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.89% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.89% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.89% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.89% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             4875064     25.74%     90.64% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1773248      9.36%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead             17      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            18      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              18937832                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     41                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 76                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           27                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                30                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     134574                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.007106                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  44634     33.17%     33.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     33.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     33.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     33.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     33.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     33.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     33.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     33.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     33.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     33.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     33.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     33.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     33.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     33.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     33.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     33.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     33.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     33.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     33.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     33.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     33.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     33.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     33.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     33.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     33.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     33.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     33.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     33.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     33.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     33.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     33.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     33.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     33.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     33.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     33.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     33.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     33.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     33.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     33.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     33.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     33.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     33.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     33.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 84527     62.81%     95.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 5407      4.02%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              18547746                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         153199562                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     17769117                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         25987200                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  19487809                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 18937832                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             787344                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        5711666                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            46336                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           329                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      2964782                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    115143064                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.164472                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.551588                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          102412146     88.94%     88.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            8775390      7.62%     96.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            2466594      2.14%     98.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             967514      0.84%     99.55% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             386486      0.34%     99.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5              57453      0.05%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6              56927      0.05%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              12491      0.01%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8               8063      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      115143064                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.164246                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          2261500                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          743097                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             4946746                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2307366                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     74                       # number of misc regfile reads
system.cpu1.numCycles                       115301466                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   304727651                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               95604461                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps              9325670                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               2175085                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 4270188                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                193254                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 1190                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             27892898                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              21797175                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           13695451                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 11741152                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                268236                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                619059                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              2900166                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 4369781                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               18                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        27892880                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles          8038                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               292                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  3955344                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           287                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   134288523                       # The number of ROB reads
system.cpu1.rob.rob_writes                   41599840                       # The number of ROB writes
system.cpu1.timesIdled                           6660                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            94.728598                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                3469343                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             3662403                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           602661                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          4610094                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             41959                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          48707                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            6748                       # Number of indirect misses.
system.cpu2.branchPred.lookups                5560526                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         4650                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        262257                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           574635                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   3220214                       # Number of branches committed
system.cpu2.commit.bw_lim_events                81808                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         787013                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        5202261                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            13672532                       # Number of instructions committed
system.cpu2.commit.committedOps              13934856                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    112502543                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.123863                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.569879                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    105248288     93.55%     93.55% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      3797993      3.38%     96.93% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1427634      1.27%     98.20% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1350510      1.20%     99.40% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       450150      0.40%     99.80% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       112542      0.10%     99.90% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6        23035      0.02%     99.92% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        10583      0.01%     99.93% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8        81808      0.07%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    112502543                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        24                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               59023                       # Number of function calls committed.
system.cpu2.commit.int_insts                 12933376                       # Number of committed integer instructions.
system.cpu2.commit.loads                      3596105                       # Number of loads committed
system.cpu2.commit.membars                     524546                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass       524546      3.76%      3.76% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         8297083     59.54%     63.31% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            638      0.00%     63.31% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              30      0.00%     63.31% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     63.31% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.31% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     63.31% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     63.31% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     63.31% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     63.31% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     63.31% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     63.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     63.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     63.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     63.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     63.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     63.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     63.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     63.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     63.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     63.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     63.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     63.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     63.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     63.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     63.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     63.31% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        3858356     27.69%     91.00% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       1254179      9.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            6      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           18      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         13934856                       # Class of committed instruction
system.cpu2.commit.refs                       5112559                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   13672532                       # Number of Instructions Simulated
system.cpu2.committedOps                     13934856                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              8.309981                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        8.309981                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             97843983                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                28739                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             3208363                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              21396146                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 3340225                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 10926480                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                575040                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                52708                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               773490                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    5560526                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  2577423                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    109952946                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               170823                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           16                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      22367288                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                1206132                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.048940                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           2903188                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           3511302                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.196863                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         113459218                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.199454                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.596882                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                98010785     86.38%     86.38% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                10787869      9.51%     95.89% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 3125217      2.75%     98.65% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                  916784      0.81%     99.45% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  327792      0.29%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  229422      0.20%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   53340      0.05%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                    1152      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    6857      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           113459218                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       18                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                       9                       # number of floating regfile writes
system.cpu2.idleCycles                         159257                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              597383                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 3821452                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.151563                       # Inst execution rate
system.cpu2.iew.exec_refs                     6097364                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   1861309                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               90608385                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              4698377                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            262697                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           528075                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             2178138                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           19135313                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              4236055                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           712396                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             17220363                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                108520                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents               248162                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                575040                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles               759168                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        13076                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          145719                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         6190                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          861                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads          288                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      1102272                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       661684                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           861                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       274874                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        322509                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                  8214147                       # num instructions consuming a value
system.cpu2.iew.wb_count                     16847624                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.780674                       # average fanout of values written-back
system.cpu2.iew.wb_producers                  6412569                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.148282                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      16866252                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                21675427                       # number of integer regfile reads
system.cpu2.int_regfile_writes               10956929                       # number of integer regfile writes
system.cpu2.ipc                              0.120337                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.120337                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           524615      2.93%      2.93% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             11055248     61.65%     64.57% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 646      0.00%     64.58% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   30      0.00%     64.58% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     64.58% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     64.58% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     64.58% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     64.58% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     64.58% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     64.58% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     64.58% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     64.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     64.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     64.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     64.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     64.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     64.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     64.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     64.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     64.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     64.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     64.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     64.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     64.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     64.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     64.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.58% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     64.58% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             4679155     26.09%     90.67% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1673029      9.33%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead             18      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            18      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              17932759                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     42                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 78                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           27                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                30                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     131892                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.007355                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                  45126     34.21%     34.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     34.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     34.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     34.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     34.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     34.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     34.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     34.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     34.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     34.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     34.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     34.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     34.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     34.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     34.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     34.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     34.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     34.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     34.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     34.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     34.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     34.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     34.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     34.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     34.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     34.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     34.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     34.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     34.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     34.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     34.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     34.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     34.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     34.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     34.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     34.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     34.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     34.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     34.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     34.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     34.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     34.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     34.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     34.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     34.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     34.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 82267     62.37%     96.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                 4493      3.41%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                2      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              17539994                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         149499950                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     16847597                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         24336170                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  18348024                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 17932759                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             787289                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        5200456                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            43400                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           276                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      2694099                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    113459218                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.158055                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.543909                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          101478562     89.44%     89.44% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            8194939      7.22%     96.66% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            2360178      2.08%     98.74% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             918313      0.81%     99.55% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             378137      0.33%     99.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5              52586      0.05%     99.93% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6              56455      0.05%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              12067      0.01%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8               7981      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      113459218                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.157833                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          2162534                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          696130                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             4698377                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            2178138                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                     69                       # number of misc regfile reads
system.cpu2.numCycles                       113618475                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   306410027                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               95295887                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps              8965052                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               2146807                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 3911303                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                175939                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 1903                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             26356506                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              20560148                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           12984510                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 10846960                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                233328                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                575040                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              2822611                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 4019458                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               18                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        26356488                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles          7417                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               264                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  3903860                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           262                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   131557475                       # The number of ROB reads
system.cpu2.rob.rob_writes                   39231916                       # The number of ROB writes
system.cpu2.timesIdled                           6833                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            94.406768                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                3424732                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             3627634                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           603736                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          4544841                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             43476                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          53261                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            9785                       # Number of indirect misses.
system.cpu3.branchPred.lookups                5497862                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         4786                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        262265                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           572153                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   3191827                       # Number of branches committed
system.cpu3.commit.bw_lim_events                80708                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls         787046                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        5145937                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            13568055                       # Number of instructions committed
system.cpu3.commit.committedOps              13830384                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    112459308                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.122981                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.567523                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    105244872     93.58%     93.58% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      3790846      3.37%     96.96% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1415319      1.26%     98.21% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1337865      1.19%     99.40% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       443597      0.39%     99.80% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       112128      0.10%     99.90% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6        23198      0.02%     99.92% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        10775      0.01%     99.93% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8        80708      0.07%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    112459308                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        24                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               59051                       # Number of function calls committed.
system.cpu3.commit.int_insts                 12832086                       # Number of committed integer instructions.
system.cpu3.commit.loads                      3573627                       # Number of loads committed
system.cpu3.commit.membars                     524546                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass       524546      3.79%      3.79% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         8232279     59.52%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            638      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              30      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     63.32% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        3835886     27.74%     91.06% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       1236981      8.94%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            6      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           18      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         13830384                       # Class of committed instruction
system.cpu3.commit.refs                       5072891                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   13568055                       # Number of Instructions Simulated
system.cpu3.committedOps                     13830384                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              8.371548                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        8.371548                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             97881911                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                32324                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             3171121                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              21224542                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 3356445                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 10828610                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                572497                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                56996                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               768882                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    5497862                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  2586582                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    109880859                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               170170                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      22175700                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                1208160                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.048403                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           2923405                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           3468208                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.195233                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         113408345                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.197854                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.596089                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                98126677     86.53%     86.53% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                10670084      9.41%     95.93% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 3048550      2.69%     98.62% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                  947149      0.84%     99.46% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  326550      0.29%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  227555      0.20%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   53621      0.05%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    1258      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    6901      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           113408345                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       18                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                      11                       # number of floating regfile writes
system.cpu3.idleCycles                         177283                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              594287                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 3787082                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.150386                       # Inst execution rate
system.cpu3.iew.exec_refs                     6040412                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   1839793                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               90603210                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              4656504                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            262771                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           528795                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             2150812                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           18974486                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              4200619                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           711753                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             17081705                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                108604                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents               223158                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                572497                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles               733788                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        12437                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          143009                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses         5807                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          711                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads          250                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      1082877                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       651548                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           711                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       272891                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        321396                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                  8154570                       # num instructions consuming a value
system.cpu3.iew.wb_count                     16713870                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.782025                       # average fanout of values written-back
system.cpu3.iew.wb_producers                  6377074                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.147148                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      16732155                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                21480547                       # number of integer regfile reads
system.cpu3.int_regfile_writes               10878981                       # number of integer regfile writes
system.cpu3.ipc                              0.119452                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.119452                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           524629      2.95%      2.95% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             10974051     61.67%     64.62% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 642      0.00%     64.63% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   30      0.00%     64.63% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.63% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.63% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.63% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.63% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.63% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.63% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.63% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.63% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             4643546     26.10%     90.72% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            1650524      9.28%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead             18      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            18      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              17793458                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     42                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 78                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           29                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                34                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     130124                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.007313                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                  43710     33.59%     33.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     33.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     33.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     33.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     33.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     33.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     33.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     33.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     33.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     33.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     33.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     33.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     33.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     33.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     33.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     33.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     33.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     33.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     33.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     33.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     33.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     33.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     33.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     33.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     33.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     33.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     33.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     33.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     33.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     33.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     33.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     33.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     33.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     33.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     33.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     33.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     33.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     33.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     33.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     33.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     33.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     33.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     33.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 82309     63.25%     96.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                 4099      3.15%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                2      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              17398911                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         149168442                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     16713841                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         24118902                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  18187127                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 17793458                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             787359                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        5144101                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            43135                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           313                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      2651778                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    113408345                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.156897                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.541894                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          101513668     89.51%     89.51% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            8144890      7.18%     96.69% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            2335347      2.06%     98.75% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             909103      0.80%     99.55% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             378706      0.33%     99.89% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5              52113      0.05%     99.93% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6              54525      0.05%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              11918      0.01%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8               8075      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      113408345                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.156652                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          2147650                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          686781                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             4656504                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            2150812                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                     83                       # number of misc regfile reads
system.cpu3.numCycles                       113585628                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   306443286                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               95297677                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps              8906204                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               2168218                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 3955538                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                168768                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 2055                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             26109064                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              20389472                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           12898260                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 10764538                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                257417                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                572497                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              2809543                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 3992056                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               18                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        26109046                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles          8552                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               310                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  3834445                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           307                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   131354414                       # The number of ROB reads
system.cpu3.rob.rob_writes                   38902627                       # The number of ROB writes
system.cpu3.timesIdled                           7161                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2471986                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4860848                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       293321                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        87060                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3777440                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2306666                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      7580498                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2393726                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 210017824000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1095344                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1691821                       # Transaction distribution
system.membus.trans_dist::CleanEvict           696852                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              428                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            231                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1376134                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1376112                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1095344                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            38                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      7332304                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7332304                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    266449728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               266449728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              590                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2472175                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2472175    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2472175                       # Request fanout histogram
system.membus.respLayer1.occupancy        13143864250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         12428905001                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                 79                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples           40                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean      3820957300                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   23740874241.636005                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10           39     97.50%     97.50% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1.5e+11-2e+11            1      2.50%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        29500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 150210474000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total             40                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    57179532000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 152838292000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 210017824000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      2565605                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         2565605                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      2565605                       # number of overall hits
system.cpu2.icache.overall_hits::total        2565605                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        11818                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         11818                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        11818                       # number of overall misses
system.cpu2.icache.overall_misses::total        11818                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    251079500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    251079500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    251079500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    251079500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      2577423                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      2577423                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      2577423                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      2577423                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.004585                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.004585                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.004585                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.004585                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 21245.515316                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 21245.515316                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 21245.515316                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 21245.515316                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          174                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs           87                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         9994                       # number of writebacks
system.cpu2.icache.writebacks::total             9994                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1792                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1792                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1792                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1792                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        10026                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        10026                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        10026                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        10026                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    210719000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    210719000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    210719000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    210719000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.003890                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.003890                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.003890                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.003890                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 21017.255137                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 21017.255137                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 21017.255137                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 21017.255137                       # average overall mshr miss latency
system.cpu2.icache.replacements                  9994                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      2565605                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        2565605                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        11818                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        11818                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    251079500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    251079500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      2577423                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      2577423                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.004585                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.004585                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 21245.515316                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 21245.515316                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1792                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1792                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        10026                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        10026                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    210719000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    210719000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.003890                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.003890                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 21017.255137                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 21017.255137                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 210017824000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.227955                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            2518442                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             9994                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           251.995397                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        370330000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.227955                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.975874                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.975874                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          5164872                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         5164872                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 210017824000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      4594183                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4594183                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      4594183                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4594183                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data       684545                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        684545                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data       684545                       # number of overall misses
system.cpu2.dcache.overall_misses::total       684545                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data  61397456749                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  61397456749                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data  61397456749                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  61397456749                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      5278728                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      5278728                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      5278728                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      5278728                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.129680                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.129680                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.129680                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.129680                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 89690.899428                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 89690.899428                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 89690.899428                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 89690.899428                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs       790928                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       353445                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            11185                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           2583                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    70.713277                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   136.835075                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       554188                       # number of writebacks
system.cpu2.dcache.writebacks::total           554188                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data       348294                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       348294                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data       348294                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       348294                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       336251                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       336251                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       336251                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       336251                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  30647083975                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  30647083975                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  30647083975                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  30647083975                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.063699                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.063699                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.063699                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.063699                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 91143.473105                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 91143.473105                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 91143.473105                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 91143.473105                       # average overall mshr miss latency
system.cpu2.dcache.replacements                554188                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      3551169                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        3551169                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       473503                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       473503                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data  39750283000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  39750283000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4024672                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      4024672                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.117650                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.117650                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 83949.379413                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 83949.379413                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       278879                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       278879                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       194624                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       194624                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  15396013000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  15396013000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.048358                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.048358                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 79106.446276                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 79106.446276                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      1043014                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1043014                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       211042                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       211042                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  21647173749                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  21647173749                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      1254056                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1254056                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.168288                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.168288                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 102572.823177                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 102572.823177                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data        69415                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        69415                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       141627                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       141627                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  15251070975                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  15251070975                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.112935                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.112935                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 107684.770383                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 107684.770383                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          121                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          121                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data           53                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total           53                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      1501500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      1501500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          174                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          174                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.304598                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.304598                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 28330.188679                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 28330.188679                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data           39                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           39                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           14                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           14                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       188500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       188500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.080460                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.080460                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 13464.285714                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13464.285714                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data           70                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           70                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data           62                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           62                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       485500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       485500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          132                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          132                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.469697                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.469697                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7830.645161                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7830.645161                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data           62                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total           62                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       427500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       427500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.469697                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.469697                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6895.161290                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6895.161290                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data        51000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        51000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data        47000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        47000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         9133                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           9133                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       253124                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       253124                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  22694034000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  22694034000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       262257                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       262257                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.965175                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.965175                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 89655.797159                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 89655.797159                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       253124                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       253124                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  22440910000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  22440910000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.965175                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.965175                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 88655.797159                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 88655.797159                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 210017824000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.596904                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5192678                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           589276                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             8.811962                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        370341500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.596904                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.987403                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.987403                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         11671885                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        11671885                       # Number of data accesses
system.cpu3.numPwrStateTransitions                 87                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples           44                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    3473834670.454545                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   22637081179.514252                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10           43     97.73%     97.73% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1.5e+11-2e+11            1      2.27%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        37000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 150211083000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total             44                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    57169098500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 152848725500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 210017824000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      2574114                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         2574114                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      2574114                       # number of overall hits
system.cpu3.icache.overall_hits::total        2574114                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        12468                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         12468                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        12468                       # number of overall misses
system.cpu3.icache.overall_misses::total        12468                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    278279000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    278279000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    278279000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    278279000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      2586582                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      2586582                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      2586582                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      2586582                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.004820                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.004820                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.004820                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.004820                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 22319.457812                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 22319.457812                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 22319.457812                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 22319.457812                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          193                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    64.333333                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        10464                       # number of writebacks
system.cpu3.icache.writebacks::total            10464                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1972                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1972                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1972                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1972                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        10496                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        10496                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        10496                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        10496                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    228377000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    228377000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    228377000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    228377000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.004058                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.004058                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.004058                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.004058                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 21758.479421                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 21758.479421                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 21758.479421                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 21758.479421                       # average overall mshr miss latency
system.cpu3.icache.replacements                 10464                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      2574114                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        2574114                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        12468                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        12468                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    278279000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    278279000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      2586582                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      2586582                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.004820                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.004820                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 22319.457812                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 22319.457812                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1972                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1972                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        10496                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        10496                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    228377000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    228377000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.004058                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.004058                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 21758.479421                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 21758.479421                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 210017824000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.942430                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            2531120                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            10464                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           241.888379                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        376321000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.942430                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.998201                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.998201                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          5183660                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         5183660                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 210017824000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4545375                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4545375                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4545375                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4545375                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data       684265                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        684265                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data       684265                       # number of overall misses
system.cpu3.dcache.overall_misses::total       684265                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data  61068172321                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  61068172321                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data  61068172321                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  61068172321                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      5229640                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5229640                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      5229640                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5229640                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.130844                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.130844                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.130844                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.130844                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 89246.377238                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 89246.377238                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 89246.377238                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 89246.377238                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       773893                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       306349                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            10889                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           2206                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    71.071081                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   138.870807                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       554262                       # number of writebacks
system.cpu3.dcache.writebacks::total           554262                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data       348023                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       348023                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data       348023                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       348023                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       336242                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       336242                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       336242                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       336242                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  30655722503                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  30655722503                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  30655722503                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  30655722503                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.064295                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.064295                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.064295                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.064295                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 91171.604092                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 91171.604092                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 91171.604092                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 91171.604092                       # average overall mshr miss latency
system.cpu3.dcache.replacements                554262                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      3519055                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        3519055                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       473738                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       473738                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data  39589390000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  39589390000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      3992793                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      3992793                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.118648                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.118648                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 83568.111488                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 83568.111488                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       279087                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       279087                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       194651                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       194651                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  15410071000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  15410071000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.048751                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.048751                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 79167.695003                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 79167.695003                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1026320                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1026320                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       210527                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       210527                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  21478782321                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  21478782321                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      1236847                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1236847                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.170213                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.170213                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 102023.884447                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 102023.884447                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data        68936                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        68936                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       141591                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       141591                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  15245651503                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  15245651503                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.114477                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.114477                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 107673.874067                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 107673.874067                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          156                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          156                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data           55                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           55                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data       797500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total       797500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          211                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          211                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.260664                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.260664                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data        14500                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total        14500                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data           32                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           32                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           23                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           23                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       165500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       165500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.109005                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.109005                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  7195.652174                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7195.652174                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data           73                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           73                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data           70                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           70                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data       598000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       598000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          143                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          143                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.489510                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.489510                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  8542.857143                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  8542.857143                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data           68                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           68                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       538000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       538000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.475524                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.475524                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7911.764706                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7911.764706                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       159500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       159500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       151500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       151500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         9056                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           9056                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       253209                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       253209                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  22702806500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  22702806500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       262265                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       262265                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.965470                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.965470                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 89660.345801                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 89660.345801                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       253209                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       253209                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  22449597500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  22449597500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.965470                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.965470                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 88660.345801                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 88660.345801                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 210017824000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           30.204858                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5143988                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           589342                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             8.728358                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        376332500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    30.204858                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.943902                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.943902                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         11573889                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        11573889                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 16                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    23256187.500000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   32899328.453782                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        50500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     71370000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   209831774500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    186049500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 210017824000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     52066392                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        52066392                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     52066392                       # number of overall hits
system.cpu0.icache.overall_hits::total       52066392                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        21479                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         21479                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        21479                       # number of overall misses
system.cpu0.icache.overall_misses::total        21479                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    849967496                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    849967496                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    849967496                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    849967496                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     52087871                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     52087871                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     52087871                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     52087871                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000412                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000412                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000412                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000412                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 39572.023651                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 39572.023651                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 39572.023651                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 39572.023651                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3343                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               47                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    71.127660                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        18590                       # number of writebacks
system.cpu0.icache.writebacks::total            18590                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         2855                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         2855                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         2855                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         2855                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        18624                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        18624                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        18624                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        18624                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    754749498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    754749498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    754749498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    754749498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000358                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000358                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000358                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000358                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 40525.638853                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 40525.638853                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 40525.638853                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 40525.638853                       # average overall mshr miss latency
system.cpu0.icache.replacements                 18590                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     52066392                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       52066392                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        21479                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        21479                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    849967496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    849967496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     52087871                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     52087871                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000412                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000412                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 39572.023651                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 39572.023651                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         2855                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         2855                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        18624                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        18624                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    754749498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    754749498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000358                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000358                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 40525.638853                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 40525.638853                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 210017824000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999707                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           52084911                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            18590                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          2801.770360                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999707                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999991                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999991                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        104194364                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       104194364                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 210017824000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     38463060                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        38463060                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     38463060                       # number of overall hits
system.cpu0.dcache.overall_hits::total       38463060                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      5845558                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       5845558                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      5845558                       # number of overall misses
system.cpu0.dcache.overall_misses::total      5845558                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 209378992728                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 209378992728                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 209378992728                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 209378992728                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     44308618                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     44308618                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     44308618                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     44308618                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.131928                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.131928                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.131928                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.131928                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 35818.478360                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 35818.478360                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 35818.478360                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 35818.478360                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      1108942                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       217299                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            19110                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1637                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    58.029409                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   132.742211                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      2003089                       # number of writebacks
system.cpu0.dcache.writebacks::total          2003089                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      4060359                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      4060359                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      4060359                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      4060359                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1785199                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1785199                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1785199                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1785199                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  72952072332                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  72952072332                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  72952072332                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  72952072332                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.040290                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.040290                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.040290                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.040290                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 40864.952497                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 40864.952497                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 40864.952497                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 40864.952497                       # average overall mshr miss latency
system.cpu0.dcache.replacements               2003089                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     29413073                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       29413073                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      5498609                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      5498609                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 178559082500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 178559082500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     34911682                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     34911682                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.157501                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.157501                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 32473.500571                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 32473.500571                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      3908002                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3908002                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1590607                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1590607                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  54045057500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  54045057500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.045561                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.045561                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 33977.630867                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 33977.630867                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      9049987                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       9049987                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       346949                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       346949                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  30819910228                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  30819910228                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      9396936                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      9396936                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.036922                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.036922                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 88831.240984                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 88831.240984                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       152357                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       152357                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       194592                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       194592                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  18907014832                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  18907014832                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.020708                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.020708                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 97162.343940                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 97162.343940                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          301                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          301                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data           60                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           60                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      1654000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      1654000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          361                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          361                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.166205                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.166205                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 27566.666667                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 27566.666667                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data           44                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           44                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       678000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       678000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.044321                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.044321                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        42375                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        42375                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          249                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          249                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data           71                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           71                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       491000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       491000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          320                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          320                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.221875                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.221875                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6915.492958                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6915.492958                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data           71                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           71                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       420000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       420000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.221875                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.221875                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5915.492958                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5915.492958                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         9447                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           9447                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       252998                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       252998                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  22634516500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  22634516500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       262445                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       262445                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.964004                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.964004                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 89465.199330                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 89465.199330                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       252997                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       252997                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  22381512000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  22381512000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.964000                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.964000                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 88465.523307                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 88465.523307                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 210017824000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.735394                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           40511135                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2038026                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            19.877634                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.735394                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.991731                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.991731                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         91181546                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        91181546                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 210017824000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               11455                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              987969                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                8966                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               72058                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                9063                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               71928                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                9395                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               71932                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1242766                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              11455                       # number of overall hits
system.l2.overall_hits::.cpu0.data             987969                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               8966                       # number of overall hits
system.l2.overall_hits::.cpu1.data              72058                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               9063                       # number of overall hits
system.l2.overall_hits::.cpu2.data              71928                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               9395                       # number of overall hits
system.l2.overall_hits::.cpu3.data              71932                       # number of overall hits
system.l2.overall_hits::total                 1242766                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              7168                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1014769                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst               962                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            487219                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst               963                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            482398                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1101                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            482550                       # number of demand (read+write) misses
system.l2.demand_misses::total                2477130                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             7168                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1014769                       # number of overall misses
system.l2.overall_misses::.cpu1.inst              962                       # number of overall misses
system.l2.overall_misses::.cpu1.data           487219                       # number of overall misses
system.l2.overall_misses::.cpu2.inst              963                       # number of overall misses
system.l2.overall_misses::.cpu2.data           482398                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1101                       # number of overall misses
system.l2.overall_misses::.cpu3.data           482550                       # number of overall misses
system.l2.overall_misses::total               2477130                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    595942000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  81546385499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst     89177500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  51601816000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst     90963000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  51199172000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    103867000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  51211366000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     236438688999                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    595942000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  81546385499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst     89177500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  51601816000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst     90963000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  51199172000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    103867000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  51211366000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    236438688999                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           18623                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         2002738                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            9928                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          559277                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           10026                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          554326                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           10496                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          554482                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3719896                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          18623                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        2002738                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           9928                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         559277                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          10026                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         554326                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          10496                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         554482                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3719896                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.384900                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.506691                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.096898                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.871159                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.096050                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.870242                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.104897                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.870272                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.665914                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.384900                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.506691                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.096898                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.871159                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.096050                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.870242                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.104897                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.870272                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.665914                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83139.229911                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 80359.555228                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 92700.103950                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 105910.927119                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 94457.943925                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 106134.710343                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 94338.782925                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 106126.548544                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 95448.639756                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83139.229911                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 80359.555228                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 92700.103950                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 105910.927119                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 94457.943925                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 106134.710343                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 94338.782925                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 106126.548544                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 95448.639756                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1691821                       # number of writebacks
system.l2.writebacks::total                   1691821                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             23                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data           1333                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            135                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           1339                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            133                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data           1299                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            101                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data           1308                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                5671                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            23                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data          1333                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           135                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          1339                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           133                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data          1299                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           101                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data          1308                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               5671                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst         7145                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1013436                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst          827                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       485880                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst          830                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       481099                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         1000                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       481242                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2471459                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         7145                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1013436                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst          827                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       485880                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst          830                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       481099                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         1000                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       481242                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2471459                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    522624500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  71345746499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst     69623000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  46674259001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst     73353500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  46321491500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst     87438000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  46331015500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 211425551500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    522624500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  71345746499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst     69623000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  46674259001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst     73353500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  46321491500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst     87438000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  46331015500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 211425551500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.383665                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.506025                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.083300                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.868764                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.082785                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.867899                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.095274                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.867913                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.664389                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.383665                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.506025                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.083300                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.868764                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.082785                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.867899                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.095274                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.867913                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.664389                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73145.486354                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 70399.854060                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 84187.424426                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 96061.288798                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 88377.710843                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 96282.660118                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst        87438                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 96273.840396                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85546.857747                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73145.486354                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 70399.854060                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 84187.424426                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 96061.288798                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 88377.710843                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 96282.660118                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst        87438                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 96273.840396                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85546.857747                       # average overall mshr miss latency
system.l2.replacements                        4776084                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2659352                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2659352                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2659352                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2659352                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       859905                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           859905                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       859905                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       859905                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu1.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data               9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   15                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            22                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            12                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            12                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            12                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 58                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       151000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       151000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           22                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           15                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           15                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           21                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               73                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.800000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.800000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.571429                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.794521                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  6863.636364                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2603.448276                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           22                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           12                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           12                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           12                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            58                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       441500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       244000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       237000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       238500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1161000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.800000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.800000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.571429                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.794521                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20068.181818                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20333.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        19750                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data        19875                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20017.241379                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data             5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  9                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               31                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             40                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.583333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.923077                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.775000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           31                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       121000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       120000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       139500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       242000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       622500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.583333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.923077                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.775000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20166.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 19928.571429                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20166.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20080.645161                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            36642                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            26647                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            26943                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            26789                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                117021                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         375834                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         333932                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         333014                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         333334                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1376114                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  40021334000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  36704493000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  36659822000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  36661046500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  150046695500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       412476                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       360579                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       359957                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       360123                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1493135                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.911166                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.926099                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.925149                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.925612                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.921627                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 106486.730844                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 109916.069739                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 110084.927360                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 109982.919534                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 109036.530040                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       375834                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       333932                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       333014                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       333334                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1376114                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  36262994000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  33365173000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  33329682000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  33327706500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 136285555500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.911166                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.926099                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.925149                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.925612                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.921627                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 96486.730844                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 99916.069739                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 100084.927360                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 99982.919534                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 99036.530040                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         11455                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          8966                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          9063                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          9395                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              38879                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         7168                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst          962                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst          963                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1101                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            10194                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    595942000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst     89177500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst     90963000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    103867000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    879949500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        18623                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         9928                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        10026                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        10496                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          49073                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.384900                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.096898                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.096050                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.104897                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.207731                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83139.229911                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 92700.103950                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 94457.943925                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 94338.782925                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86320.335491                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           23                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          135                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          133                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          101                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           392                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         7145                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst          827                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst          830                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         1000                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         9802                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    522624500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst     69623000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst     73353500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst     87438000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    753039000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.383665                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.083300                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.082785                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.095274                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.199743                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73145.486354                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 84187.424426                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 88377.710843                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst        87438                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76825.035707                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       951327                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        45411                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        44985                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        45143                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1086866                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       638935                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       153287                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       149384                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       149216                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1090822                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  41525051499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  14897323000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  14539350000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  14550319500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  85512043999                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1590262                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       198698                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       194369                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       194359                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2177688                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.401780                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.771457                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.768559                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.767734                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.500908                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 64991.042123                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 97185.821368                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 97328.696514                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 97511.791631                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78392.298651                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data         1333                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         1339                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data         1299                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data         1308                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         5279                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       637602                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       151948                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       148085                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       147908                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1085543                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  35082752499                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  13309086001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  12991809500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  13003309000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  74386957000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.400941                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.764718                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.761876                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.761004                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.498484                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 55022.964951                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 87589.741234                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 87732.109937                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 87914.845715                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68525.113238                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 2                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           15                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           11                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            7                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            5                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              38                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           17                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           11                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            7                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            5                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            40                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.882353                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.950000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           15                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           11                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            5                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           38                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       289500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       212500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       136500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        97000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       735500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.882353                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.950000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data        19300                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19318.181818                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        19400                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19355.263158                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 210017824000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999548                       # Cycle average of tags in use
system.l2.tags.total_refs                     7230009                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4776086                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.513794                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      35.110153                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.073263                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       23.291503                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.065348                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.844130                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.048768                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.744832                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.063538                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.758013                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.548596                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.001145                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.363930                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.028815                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000762                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.027263                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000993                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.027469                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999993                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  62690598                       # Number of tag accesses
system.l2.tags.data_accesses                 62690598                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 210017824000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        457216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      64859776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         52928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      31096320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         53120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      30790336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         64000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      30799488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          158173184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       457216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        52928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        53120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        64000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        627264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    108276544                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       108276544                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           7144                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1013434                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst            827                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         485880                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst            830                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         481099                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           1000                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         481242                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2471456                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1691821                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1691821                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          2177034                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        308829864                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           252017                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        148065147                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           252931                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        146608204                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           304736                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        146651781                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             753141714                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      2177034                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       252017                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       252931                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       304736                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2986718                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      515558832                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            515558832                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      515558832                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         2177034                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       308829864                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          252017                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       148065147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          252931                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       146608204                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          304736                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       146651781                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1268700546                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1637969.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      7144.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    694593.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples       827.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    475247.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples       830.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    470620.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      1000.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    470811.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001969361000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       100670                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       100670                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4986382                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1541891                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2471456                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1691821                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2471456                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1691821                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 350384                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 53852                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             74364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             78493                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             78793                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            171453                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            172591                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            183274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            177516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            221248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            251025                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            219420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           103950                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            80680                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            81372                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            73493                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            77478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            75922                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             65783                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             69118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             69041                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             70379                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            102341                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            122173                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            143091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            165505                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            205907                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            189509                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            89430                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            72455                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            71921                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            65425                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            68734                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            67138                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.54                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.22                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  72530811750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                10605360000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            112300911750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     34195.36                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                52945.36                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   957120                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1040467                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 45.12                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.52                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2471456                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1691821                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  669072                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  615929                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  474006                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  249182                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   56863                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   19849                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   10559                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    7751                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    5928                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    4404                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   2944                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   1839                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   1164                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    727                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    518                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    334                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  20287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  41787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  78405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 109340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 118548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 118405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 117482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 116621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 116927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 121107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 113075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 110799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 107776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 105465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 104118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 104482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1761419                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    136.579374                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    93.284276                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   191.619384                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1241108     70.46%     70.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       326828     18.55%     89.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        70728      4.02%     93.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        27738      1.57%     94.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        16811      0.95%     95.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        11990      0.68%     96.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         8692      0.49%     96.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         6452      0.37%     97.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        51072      2.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1761419                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       100670                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.069445                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.761334                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    104.396723                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       100669    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::31744-32767            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        100670                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       100670                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.270488                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.254192                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.759204                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            88242     87.65%     87.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              767      0.76%     88.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             9304      9.24%     97.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1808      1.80%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              387      0.38%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              117      0.12%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               27      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               12      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        100670                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              135748608                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                22424576                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               104828800                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               158173184                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            108276544                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       646.37                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       499.14                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    753.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    515.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.95                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.90                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  210017734500                       # Total gap between requests
system.mem_ctrls.avgGap                      50445.29                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       457216                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     44453952                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        52928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     30415808                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        53120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     30119680                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        64000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     30131904                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    104828800                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 2177034.269243738148                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 211667520.181525170803                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 252016.705020236783                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 144824888.767536222935                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 252930.913140019984                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 143414875.110790610313                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 304736.039927734935                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 143473079.694416791201                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 499142396.599633395672                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         7144                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1013434                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst          827                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       485880                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst          830                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       481099                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         1000                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       481242                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1691821                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    227305500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  32681551750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     34742750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  26528632750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     38369250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  26370744000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     45269500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  26374296250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 5160022674500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31817.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     32248.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     42010.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     54599.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     46228.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     54813.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     45269.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     54804.64                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3049981.45                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    53.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6085243500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3234353265                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          6878247600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4335309180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy      16578070080                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      82368718680                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      11283713280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       130763655585                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        622.631228                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  28552882500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   7012720000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 174452221500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6491402400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3450231840                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          8266206480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4214789820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy      16578070080                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      59784735000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      30301804800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       129087240420                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        614.648976                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  78192962000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   7012720000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 124812142000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                 85                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           43                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    3534967325.581395                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   22901283126.912785                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           42     97.67%     97.67% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1.5e+11-2e+11            1      2.33%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       116500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 150211517000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             43                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    58014229000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 152003595000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 210017824000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      2839071                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2839071                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      2839071                       # number of overall hits
system.cpu1.icache.overall_hits::total        2839071                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        11808                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         11808                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        11808                       # number of overall misses
system.cpu1.icache.overall_misses::total        11808                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    251362000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    251362000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    251362000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    251362000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      2850879                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2850879                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      2850879                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2850879                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.004142                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004142                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.004142                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004142                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 21287.432249                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 21287.432249                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 21287.432249                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 21287.432249                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          114                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          114                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         9896                       # number of writebacks
system.cpu1.icache.writebacks::total             9896                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1880                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1880                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1880                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1880                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         9928                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         9928                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         9928                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         9928                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    207793500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    207793500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    207793500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    207793500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.003482                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003482                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.003482                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003482                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 20930.046334                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 20930.046334                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 20930.046334                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 20930.046334                       # average overall mshr miss latency
system.cpu1.icache.replacements                  9896                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      2839071                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2839071                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        11808                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        11808                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    251362000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    251362000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      2850879                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2850879                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.004142                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004142                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 21287.432249                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 21287.432249                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1880                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1880                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         9928                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         9928                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    207793500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    207793500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.003482                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003482                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 20930.046334                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 20930.046334                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 210017824000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.228809                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2760975                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             9896                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           278.999091                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        363591500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.228809                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.975900                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.975900                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          5711686                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         5711686                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 210017824000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      4806352                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         4806352                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      4806352                       # number of overall hits
system.cpu1.dcache.overall_hits::total        4806352                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       705341                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        705341                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       705341                       # number of overall misses
system.cpu1.dcache.overall_misses::total       705341                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  62962749212                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  62962749212                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  62962749212                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  62962749212                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      5511693                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      5511693                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      5511693                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      5511693                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.127972                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.127972                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.127972                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.127972                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 89265.687394                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 89265.687394                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 89265.687394                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 89265.687394                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       799831                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       335646                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            11201                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2427                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    71.407107                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   138.296663                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       559337                       # number of writebacks
system.cpu1.dcache.writebacks::total           559337                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       364157                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       364157                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       364157                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       364157                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       341184                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       341184                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       341184                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       341184                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  31019695481                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  31019695481                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  31019695481                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  31019695481                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.061902                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.061902                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.061902                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.061902                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 90917.790638                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 90917.790638                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 90917.790638                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 90917.790638                       # average overall mshr miss latency
system.cpu1.dcache.replacements                559337                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      3701127                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        3701127                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       492268                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       492268                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  41394428000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  41394428000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      4193395                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      4193395                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.117391                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.117391                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 84089.211568                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 84089.211568                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       293343                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       293343                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       198925                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       198925                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  15767248500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  15767248500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.047438                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.047438                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 79262.277240                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 79262.277240                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1105225                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1105225                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       213073                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       213073                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  21568321212                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  21568321212                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1318298                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1318298                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.161627                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.161627                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 101225.031853                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 101225.031853                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        70814                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        70814                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       142259                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       142259                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  15252446981                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  15252446981                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.107911                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.107911                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 107216.042437                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 107216.042437                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          131                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          131                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data           49                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           49                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      1147500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      1147500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          180                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          180                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.272222                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.272222                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 23418.367347                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 23418.367347                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           28                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           28                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           21                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           21                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       256500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       256500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.116667                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.116667                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 12214.285714                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12214.285714                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data           69                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           69                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data           58                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           58                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       381000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       381000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          127                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          127                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.456693                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.456693                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6568.965517                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6568.965517                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data           58                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           58                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       330000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       330000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.456693                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.456693                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5689.655172                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5689.655172                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       149000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       149000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       142000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       142000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         9108                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           9108                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       253154                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       253154                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  22739265000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  22739265000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       262262                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       262262                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.965271                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.965271                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 89823.842404                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 89823.842404                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       253154                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       253154                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  22486111000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  22486111000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.965271                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.965271                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 88823.842404                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 88823.842404                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 210017824000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.166433                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            5409848                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           594254                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.103595                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        363603000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.166433                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.942701                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.942701                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         12142807                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        12142807                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 210017824000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2227728                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4351173                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1060375                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3084263                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             441                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           240                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            681                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           19                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           19                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1632300                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1632300                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         49073                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2178656                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           40                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           40                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        55835                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      6044131                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        29752                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1713037                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        30046                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1697988                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        31456                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1698299                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              11300544                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      2381568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    256371200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1268736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     71589568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      1281280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     70944064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      1341440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     70957952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              476135808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4916804                       # Total snoops (count)
system.tol2bus.snoopTraffic                 117246272                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          8636854                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.348258                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.560944                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5892152     68.22%     68.22% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2575113     29.82%     98.04% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  97968      1.13%     99.17% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  49679      0.58%     99.75% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  21942      0.25%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            8636854                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         7509981489                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.6                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         885313382                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          15114317                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         885468304                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          15803857                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3058515301                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          27953953                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         892808315                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          14969313                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               602642183500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  61362                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740356                       # Number of bytes of host memory used
host_op_rate                                    61448                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 12814.82                       # Real time elapsed on the host
host_tick_rate                               30638300                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   786338205                       # Number of instructions simulated
sim_ops                                     787441211                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.392624                       # Number of seconds simulated
sim_ticks                                392624359500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.544054                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               21607748                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            21706719                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           720036                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         22229565                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             37109                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          46864                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            9755                       # Number of indirect misses.
system.cpu0.branchPred.lookups               22581560                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         7185                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                         12636                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           711626                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  17578191                       # Number of branches committed
system.cpu0.commit.bw_lim_events              1341340                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls          43398                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       14450436                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           125792429                       # Number of instructions committed
system.cpu0.commit.committedOps             125805111                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    767972430                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.163815                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.947969                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    734933188     95.70%     95.70% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     13907115      1.81%     97.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      1581260      0.21%     97.71% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       631540      0.08%     97.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       498911      0.06%     97.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       415608      0.05%     97.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6     10607824      1.38%     99.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4055644      0.53%     99.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      1341340      0.17%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    767972430                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                  38229912                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               80172                       # Number of function calls committed.
system.cpu0.commit.int_insts                106332538                       # Number of committed integer instructions.
system.cpu0.commit.loads                     34963184                       # Number of loads committed
system.cpu0.commit.membars                      23609                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        24092      0.02%      0.02% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        68876655     54.75%     54.77% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6500      0.01%     54.77% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             796      0.00%     54.77% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd      17089760     13.58%     68.36% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           466      0.00%     68.36% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt       1762597      1.40%     69.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult       450083      0.36%     70.12% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     70.12% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv        589873      0.47%     70.59% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc       585962      0.47%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       18466578     14.68%     85.73% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        200578      0.16%     85.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead     16509242     13.12%     99.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite      1241929      0.99%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        125805111                       # Class of committed instruction
system.cpu0.commit.refs                      36418327                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  125792429                       # Number of Instructions Simulated
system.cpu0.committedOps                    125805111                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              6.189344                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        6.189344                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            731275857                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 8491                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            19310019                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             145947448                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 8393041                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 17766347                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                737487                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                13825                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             12050012                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   22581560                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  2338421                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    765185955                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                25604                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           73                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     162136701                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  14                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           37                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                1491804                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.029004                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           4290763                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          21644857                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.208249                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         770222744                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.210533                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.628010                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               659001045     85.56%     85.56% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                86723007     11.26%     96.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 3444041      0.45%     97.27% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                18968910      2.46%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  486190      0.06%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   25767      0.00%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1458969      0.19%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  106748      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    8067      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           770222744                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                 39548962                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                37454565                       # number of floating regfile writes
system.cpu0.idleCycles                        8349900                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              736602                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                18640256                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.351539                       # Inst execution rate
system.cpu0.iew.exec_refs                   180966723                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1482314                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              308229426                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             39069730                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             22687                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           356005                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1599543                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          140084798                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            179484409                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           634554                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            273698663                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               2304368                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            252248111                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                737487                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            257438258                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     13601884                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           24958                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          236                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        25470                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           13                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      4106546                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       144400                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         25470                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       203846                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        532756                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                106751457                       # num instructions consuming a value
system.cpu0.iew.wb_count                    129692537                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.877396                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 93663274                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.166577                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     129817406                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               288558634                       # number of integer regfile reads
system.cpu0.int_regfile_writes               72287171                       # number of integer regfile writes
system.cpu0.ipc                              0.161568                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.161568                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass            26558      0.01%      0.01% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             72117395     26.29%     26.30% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                6587      0.00%     26.30% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  797      0.00%     26.30% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd           17198605      6.27%     32.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                468      0.00%     32.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt            2066885      0.75%     33.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult            450806      0.16%     33.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     33.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv             589873      0.22%     33.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc            602778      0.22%     33.92% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     33.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     33.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     33.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     33.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     33.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     33.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     33.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     33.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     33.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     33.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     33.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     33.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     33.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     33.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     33.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     33.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     33.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     33.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     33.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     33.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     33.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     33.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     33.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     33.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     33.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     33.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     33.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     33.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     33.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     33.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     33.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     33.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     33.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     33.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     33.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     33.92% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           108817538     39.67%     73.59% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             206133      0.08%     73.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead       70982649     25.87%     99.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite       1266144      0.46%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             274333216                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses              104945578                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads          198180346                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses     38719657                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes          46982174                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   40225130                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.146629                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1386045      3.45%      3.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      3.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      3.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                   89      0.00%      3.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      3.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                 1860      0.00%      3.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                  21      0.00%      3.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      3.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv              2835765      7.05%     10.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                 642      0.00%     10.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     10.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     10.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     10.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     10.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     10.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     10.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     10.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     10.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     10.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     10.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     10.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     10.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     10.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     10.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     10.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     10.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     10.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     10.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     10.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     10.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     10.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     10.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     10.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     10.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     10.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     10.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     10.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     10.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     10.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     10.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     10.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     10.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     10.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              27044423     67.23%     77.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 7292      0.02%     77.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead          8948901     22.25%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              92      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             209586210                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1161487060                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     90972880                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        107407780                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 140033751                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                274333216                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded              51047                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       14279690                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           553099                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved          7649                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     14310030                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    770222744                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.356174                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.148333                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          679796819     88.26%     88.26% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           26767015      3.48%     91.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           13538275      1.76%     93.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            8631741      1.12%     94.61% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           22929449      2.98%     97.59% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           13229232      1.72%     99.31% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2352694      0.31%     99.61% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1205844      0.16%     99.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            1771675      0.23%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      770222744                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.352354                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           632505                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          400620                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            39069730                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1599543                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads               39722706                       # number of misc regfile reads
system.cpu0.misc_regfile_writes              20478741                       # number of misc regfile writes
system.cpu0.numCycles                       778572644                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     6676185                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              590756168                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            106810380                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              37496402                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                12897031                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             123268320                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               713969                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            202493279                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             142660768                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          121340747                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 22992224                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                510481                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                737487                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            142564954                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                14530372                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         44564364                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       157928915                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        274880                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              8115                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 80073337                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          7929                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   906858503                       # The number of ROB reads
system.cpu0.rob.rob_writes                  282763396                       # The number of ROB writes
system.cpu0.timesIdled                          79572                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2460                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.774304                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               21591361                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            21640202                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           704757                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         22141593                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             21758                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          24126                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            2368                       # Number of indirect misses.
system.cpu1.branchPred.lookups               22446951                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1633                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                         12152                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           699856                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  17436374                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1328689                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls          41879                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       14495670                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           125051209                       # Number of instructions committed
system.cpu1.commit.committedOps             125064912                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    765150909                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.163451                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.948411                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    732515198     95.73%     95.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     13661261      1.79%     97.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1516454      0.20%     97.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       589957      0.08%     97.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       469209      0.06%     97.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       409556      0.05%     97.91% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6     10577351      1.38%     99.29% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      4083234      0.53%     99.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1328689      0.17%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    765150909                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                  38265822                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               45557                       # Number of function calls committed.
system.cpu1.commit.int_insts                105570254                       # Number of committed integer instructions.
system.cpu1.commit.loads                     34810924                       # Number of loads committed
system.cpu1.commit.membars                      24973                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        24973      0.02%      0.02% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        68414564     54.70%     54.72% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            238      0.00%     54.72% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             320      0.00%     54.72% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd      17103703     13.68%     68.40% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     68.40% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt       1770982      1.42%     69.82% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult       451402      0.36%     70.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     70.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv        589824      0.47%     70.65% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc       590363      0.47%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       18309683     14.64%     85.76% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite         49312      0.04%     85.80% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead     16513393     13.20%     99.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite      1246155      1.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        125064912                       # Class of committed instruction
system.cpu1.commit.refs                      36118543                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  125051209                       # Number of Instructions Simulated
system.cpu1.committedOps                    125064912                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.147967                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.147967                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            730343559                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 4947                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            19261117                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             145226082                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 7010354                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 17268904                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                724148                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                13080                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             12047869                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   22446951                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  2233345                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    763841784                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                16624                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     161539738                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                1458098                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.029197                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           2824001                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          21613119                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.210116                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         767394834                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.210537                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.627426                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               656512703     85.55%     85.55% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                86500336     11.27%     96.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 3357507      0.44%     97.26% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                18987540      2.47%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  461321      0.06%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   14821      0.00%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1457352      0.19%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  102142      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    1112      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           767394834                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                 39603819                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                37494055                       # number of floating regfile writes
system.cpu1.idleCycles                        1415851                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              724247                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                18499265                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.354336                       # Inst execution rate
system.cpu1.iew.exec_refs                   180126293                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1334309                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              307893087                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             38935834                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             20034                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           349384                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1447071                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          139388786                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            178791984                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           626576                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            272417622                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               2299780                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            251604994                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                724148                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            256775995                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked     13566165                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           18244                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           89                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation        24806                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4124910                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       139452                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents         24806                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       194558                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        529689                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                106589803                       # num instructions consuming a value
system.cpu1.iew.wb_count                    128948789                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.877307                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 93511996                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.167725                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     129071733                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               287011502                       # number of integer regfile reads
system.cpu1.int_regfile_writes               71769665                       # number of integer regfile writes
system.cpu1.ipc                              0.162655                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.162655                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass            26540      0.01%      0.01% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             71643073     26.24%     26.25% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 249      0.00%     26.25% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  320      0.00%     26.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd           17215547      6.31%     32.55% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     32.55% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt            2078129      0.76%     33.31% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult            452135      0.17%     33.48% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     33.48% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv             589824      0.22%     33.70% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc            607727      0.22%     33.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     33.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     33.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     33.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     33.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     33.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     33.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     33.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     33.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     33.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     33.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     33.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     33.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     33.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     33.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     33.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     33.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     33.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     33.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     33.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     33.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     33.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     33.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     33.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     33.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     33.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     33.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     33.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     33.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     33.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     33.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     33.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     33.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     33.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     33.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     33.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     33.92% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           108279482     39.66%     73.58% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite              52060      0.02%     73.59% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead       70828016     25.94%     99.53% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite       1271096      0.47%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             273044198                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses              104811439                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads          197932675                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses     38763270                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes          47074564                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                   40083829                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.146803                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                1390180      3.47%      3.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      3.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      3.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                   83      0.00%      3.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      3.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                 2027      0.01%      3.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                  14      0.00%      3.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      3.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv              2838330      7.08%     10.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                 654      0.00%     10.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     10.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     10.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     10.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     10.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     10.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     10.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     10.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     10.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     10.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     10.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     10.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     10.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     10.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     10.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     10.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     10.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     10.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     10.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     10.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     10.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     10.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     10.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     10.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     10.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     10.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     10.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     10.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     10.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     10.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     10.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     10.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     10.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     10.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead              26924639     67.17%     77.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   45      0.00%     77.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead          8927745     22.27%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite             112      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             208290048                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1156195072                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     90185519                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        106662902                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 139339453                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                273044198                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded              49333                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       14323874                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           560688                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved          7454                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     14383166                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    767394834                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.355807                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.148729                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          677620896     88.30%     88.30% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           26382033      3.44%     91.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           13446658      1.75%     93.49% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            8630421      1.12%     94.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           22808404      2.97%     97.59% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5           13169009      1.72%     99.30% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            2348737      0.31%     99.61% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            1202905      0.16%     99.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8            1785771      0.23%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      767394834                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.355151                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           636992                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          403021                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            38935834                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1447071                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads               39773823                       # number of misc regfile reads
system.cpu1.misc_regfile_writes              20506274                       # number of misc regfile writes
system.cpu1.numCycles                       768810685                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    16304163                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              589717632                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            106338942                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              37397958                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                11499960                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             123633562                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               730691                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            201601663                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             141951794                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          120913614                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 22501144                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                388877                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                724148                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            142751041                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                14574672                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups         44636850                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       156964813                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        200909                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              6111                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 80043732                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          6084                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   903373091                       # The number of ROB reads
system.cpu1.rob.rob_writes                  281366777                       # The number of ROB writes
system.cpu1.timesIdled                          15750                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.765601                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               21592290                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            21643021                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           707164                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         22144862                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             21790                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          23766                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            1976                       # Number of indirect misses.
system.cpu2.branchPred.lookups               22449428                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1367                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                         12087                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           702398                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  17432857                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1322840                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls          41529                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       14496191                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts           125036206                       # Number of instructions committed
system.cpu2.commit.committedOps             125049828                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    765570486                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.163342                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.947816                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    732911927     95.73%     95.73% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     13680450      1.79%     97.52% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1518595      0.20%     97.72% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       588421      0.08%     97.80% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       479724      0.06%     97.86% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       410967      0.05%     97.91% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6     10592460      1.38%     99.30% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7      4065102      0.53%     99.83% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1322840      0.17%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    765570486                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                  38267117                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               45447                       # Number of function calls committed.
system.cpu2.commit.int_insts                105553293                       # Number of committed integer instructions.
system.cpu2.commit.loads                     34806627                       # Number of loads committed
system.cpu2.commit.membars                      24924                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        24924      0.02%      0.02% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        68399194     54.70%     54.72% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            244      0.00%     54.72% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             320      0.00%     54.72% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd      17102535     13.68%     68.39% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     68.39% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt       1773154      1.42%     69.81% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult       452861      0.36%     70.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     70.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv        589824      0.47%     70.65% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc       591449      0.47%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       18308661     14.64%     85.76% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite         49368      0.04%     85.80% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead     16510053     13.20%     99.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite      1247241      1.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total        125049828                       # Class of committed instruction
system.cpu2.commit.refs                      36115323                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                  125036206                       # Number of Instructions Simulated
system.cpu2.committedOps                    125049828                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.152580                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.152580                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            730895470                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                 4792                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            19257891                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             145231323                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 6994037                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 17132497                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                726481                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                12096                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles             12066921                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   22449428                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  2237568                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    764276306                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                16497                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                     161592060                       # Number of instructions fetch has processed
system.cpu2.fetch.SquashCycles                1462494                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.029182                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           2807853                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          21614080                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.210052                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         767815406                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.210489                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.627481                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               656908410     85.56%     85.56% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                86519045     11.27%     96.82% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 3362093      0.44%     97.26% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                18982439      2.47%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  462826      0.06%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   14200      0.00%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 1462069      0.19%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                  103250      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    1074      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           767815406                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                 39609225                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                37494361                       # number of floating regfile writes
system.cpu2.idleCycles                        1479830                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              727045                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                18496538                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.354458                       # Inst execution rate
system.cpu2.iew.exec_refs                   180402248                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   1335262                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              307481176                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             38929948                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             19626                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           351132                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1448163                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts          139374327                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts            179066986                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           626363                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts            272682743                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents               2315705                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents            252021953                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                726481                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles            257209914                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked     13589612                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           18406                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           92                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation        24764                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      4123321                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       139467                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents         24764                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       195358                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        531687                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                106688757                       # num instructions consuming a value
system.cpu2.iew.wb_count                    128933547                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.876728                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 93536979                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.167600                       # insts written-back per cycle
system.cpu2.iew.wb_sent                     129055893                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads               287264495                       # number of integer regfile reads
system.cpu2.int_regfile_writes               71755094                       # number of integer regfile writes
system.cpu2.ipc                              0.162533                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.162533                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass            26349      0.01%      0.01% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             71628153     26.21%     26.22% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 254      0.00%     26.22% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  320      0.00%     26.22% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd           17214874      6.30%     32.52% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     32.52% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt            2080432      0.76%     33.28% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult            453577      0.17%     33.44% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     33.44% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv             589824      0.22%     33.66% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc            608741      0.22%     33.88% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     33.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     33.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     33.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     33.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     33.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     33.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     33.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     33.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     33.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     33.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     33.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     33.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     33.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     33.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     33.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     33.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     33.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     33.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     33.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     33.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     33.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     33.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     33.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     33.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     33.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     33.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     33.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     33.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     33.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     33.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     33.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     33.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     33.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     33.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     33.88% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     33.88% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead           108429740     39.67%     73.55% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite              51975      0.02%     73.57% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead       70952735     25.96%     99.53% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite       1272132      0.47%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total             273309106                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses              104938164                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads          198189388                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses     38764646                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes          47085001                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                   40139699                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.146866                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                1393625      3.47%      3.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%      3.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%      3.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                   72      0.00%      3.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%      3.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                 1438      0.00%      3.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   9      0.00%      3.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%      3.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv              2811514      7.00%     10.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                 606      0.00%     10.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     10.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     10.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     10.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     10.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     10.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     10.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     10.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     10.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     10.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     10.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     10.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     10.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     10.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     10.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     10.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     10.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     10.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     10.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     10.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     10.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     10.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     10.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     10.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     10.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     10.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     10.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     10.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     10.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     10.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     10.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     10.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     10.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     10.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead              26980184     67.22%     77.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   41      0.00%     77.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead          8952130     22.30%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite              80      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses             208484292                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads        1156943012                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     90168901                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        106638589                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                 139325584                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                273309106                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded              48743                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       14324499                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           559083                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved          7214                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     14386872                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    767815406                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.355957                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.149092                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          678001113     88.30%     88.30% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           26366925      3.43%     91.74% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           13437258      1.75%     93.49% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            8617337      1.12%     94.61% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4           22866617      2.98%     97.59% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5           13184383      1.72%     99.30% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6            2350714      0.31%     99.61% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7            1205485      0.16%     99.77% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8            1785574      0.23%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      767815406                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.355272                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           637951                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          403361                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            38929948                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1448163                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads               39778519                       # number of misc regfile reads
system.cpu2.misc_regfile_writes              20509823                       # number of misc regfile writes
system.cpu2.numCycles                       769295236                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    15819179                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              589885438                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps            106326107                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents              37624758                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                11480787                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents             123995137                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               719249                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            201590338                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             141940966                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands          120905198                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 22390033                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                330631                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                726481                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles            143139903                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                14579091                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups         44653001                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups       156937337                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles        192764                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts              5724                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 80224881                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts          5709                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   903785319                       # The number of ROB reads
system.cpu2.rob.rob_writes                  281338806                       # The number of ROB writes
system.cpu2.timesIdled                          15358                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.769807                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               21610682                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            21660543                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           707863                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         22165309                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             21949                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          24373                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            2424                       # Number of indirect misses.
system.cpu3.branchPred.lookups               22471595                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1629                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                         12138                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           702975                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  17438290                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1324350                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls          41886                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       14530767                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts           125068285                       # Number of instructions committed
system.cpu3.commit.committedOps             125081885                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    766072967                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.163277                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.947673                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    733407746     95.74%     95.74% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     13684596      1.79%     97.52% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1519501      0.20%     97.72% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       585120      0.08%     97.80% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       479454      0.06%     97.86% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       410816      0.05%     97.91% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6     10593457      1.38%     99.30% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7      4067927      0.53%     99.83% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1324350      0.17%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    766072967                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                  38273940                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               46033                       # Number of function calls committed.
system.cpu3.commit.int_insts                105581730                       # Number of committed integer instructions.
system.cpu3.commit.loads                     34814228                       # Number of loads committed
system.cpu3.commit.membars                      24836                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        24836      0.02%      0.02% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        68418642     54.70%     54.72% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            286      0.00%     54.72% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             320      0.00%     54.72% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd      17105890     13.68%     68.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     68.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt       1773290      1.42%     69.81% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult       453286      0.36%     70.18% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     70.18% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv        589680      0.47%     70.65% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc       591589      0.47%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       18313382     14.64%     85.76% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite         50479      0.04%     85.80% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead     16512984     13.20%     99.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite      1247221      1.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total        125081885                       # Class of committed instruction
system.cpu3.commit.refs                      36124066                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                  125068285                       # Number of Instructions Simulated
system.cpu3.committedOps                    125081885                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.154249                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.154249                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            731377008                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                 4925                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            19269645                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts             145321907                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 7003059                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 17139104                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                727425                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                13036                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles             12077143                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   22471595                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  2241199                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    764764559                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                16748                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                     161711319                       # Number of instructions fetch has processed
system.cpu3.fetch.SquashCycles                1464626                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.029195                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           2826867                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          21632631                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.210096                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         768323739                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.210506                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.627491                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               657332315     85.55%     85.55% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                86583367     11.27%     96.82% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 3370633      0.44%     97.26% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                18991729      2.47%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  463513      0.06%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   15213      0.00%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                 1462839      0.19%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                  102980      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    1150      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           768323739                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                 39620048                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                37504201                       # number of floating regfile writes
system.cpu3.idleCycles                        1377579                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              727517                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                18504866                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.354382                       # Inst execution rate
system.cpu3.iew.exec_refs                   180454044                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   1336735                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              307809832                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             38946206                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             20223                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           351595                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1450199                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts          139437863                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts            179117309                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           628572                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts            272767910                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents               2322655                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents            251755934                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                727425                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles            256942486                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked     13599168                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           18418                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           86                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation        24888                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      4131978                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       140361                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents         24888                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       195146                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        532371                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                106770900                       # num instructions consuming a value
system.cpu3.iew.wb_count                    128977241                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.876461                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 93580573                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.167568                       # insts written-back per cycle
system.cpu3.iew.wb_sent                     129100224                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads               287356932                       # number of integer regfile reads
system.cpu3.int_regfile_writes               71780700                       # number of integer regfile writes
system.cpu3.ipc                              0.162489                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.162489                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass            26476      0.01%      0.01% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             71656466     26.21%     26.22% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 288      0.00%     26.22% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  320      0.00%     26.22% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd           17219054      6.30%     32.52% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     32.52% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt            2081713      0.76%     33.28% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult            453961      0.17%     33.45% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     33.45% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv             589680      0.22%     33.66% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc            609210      0.22%     33.88% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     33.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     33.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     33.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     33.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     33.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     33.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     33.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     33.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     33.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     33.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     33.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     33.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     33.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     33.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     33.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     33.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     33.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     33.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     33.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     33.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     33.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     33.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     33.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     33.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     33.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     33.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     33.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     33.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     33.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     33.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     33.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     33.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     33.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     33.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     33.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     33.88% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead           108440003     39.66%     73.55% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite              52984      0.02%     73.57% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead       70993775     25.97%     99.53% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite       1272552      0.47%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total             273396482                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses              104993094                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads          198292382                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses     38774831                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes          47112130                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                   40151219                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.146861                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                1394984      3.47%      3.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%      3.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%      3.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                  105      0.00%      3.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%      3.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                 1464      0.00%      3.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                  12      0.00%      3.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%      3.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv              2818374      7.02%     10.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                 728      0.00%     10.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     10.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     10.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     10.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     10.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     10.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     10.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     10.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     10.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     10.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     10.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     10.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     10.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     10.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     10.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     10.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     10.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     10.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     10.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     10.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     10.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     10.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     10.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     10.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     10.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     10.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     10.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     10.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     10.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     10.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     10.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     10.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     10.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     10.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead              26982984     67.20%     77.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                  102      0.00%     77.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead          8952342     22.30%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite             124      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses             208528131                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads        1157537981                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     90202410                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        106706599                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                 139388407                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                273396482                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded              49456                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       14355978                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           562441                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved          7570                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     14412906                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    768323739                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.355835                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.148844                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          678473514     88.31%     88.31% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           26369183      3.43%     91.74% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           13451001      1.75%     93.49% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            8640072      1.12%     94.61% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4           22868244      2.98%     97.59% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5           13173500      1.71%     99.30% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6            2359758      0.31%     99.61% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7            1201679      0.16%     99.77% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8            1786788      0.23%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      768323739                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.355198                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           639671                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          404312                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            38946206                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1450199                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads               39789115                       # number of misc regfile reads
system.cpu3.misc_regfile_writes              20513735                       # number of misc regfile writes
system.cpu3.numCycles                       769701318                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    15412999                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              590025491                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps            106352265                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents              37602037                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                11494768                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents             124261150                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               734208                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups            201697082                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts             142018758                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands          120968131                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 22403193                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                396095                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                727425                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles            143473590                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                14615866                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups         44673988                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups       157023094                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles        199272                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts              6248                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 80273407                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts          6210                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   904350024                       # The number of ROB reads
system.cpu3.rob.rob_writes                  281477900                       # The number of ROB writes
system.cpu3.timesIdled                          15409                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     52982529                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     100629335                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      8926373                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      5174660                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     59428835                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     46206855                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    120473894                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       51381515                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 392624359500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           52661063                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       753711                       # Transaction distribution
system.membus.trans_dist::WritebackClean           44                       # Transaction distribution
system.membus.trans_dist::CleanEvict         46893824                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            12917                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           4935                       # Transaction distribution
system.membus.trans_dist::ReadExReq            302840                       # Transaction distribution
system.membus.trans_dist::ReadExResp           301827                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      52661064                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    153592225                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              153592225                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   3437865280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              3437865280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            15037                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          52981756                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                52981756    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            52981756                       # Request fanout histogram
system.membus.respLayer1.occupancy       269938124756                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             68.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        123573376826                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              31.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1626                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          814                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    9799936.117936                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   12799632.383019                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          814    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        11000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value     70725500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            814                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   384647211500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   7977148000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 392624359500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      2220286                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         2220286                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      2220286                       # number of overall hits
system.cpu2.icache.overall_hits::total        2220286                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        17282                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         17282                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        17282                       # number of overall misses
system.cpu2.icache.overall_misses::total        17282                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1253976500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1253976500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1253976500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1253976500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      2237568                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      2237568                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      2237568                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      2237568                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.007724                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.007724                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.007724                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.007724                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 72559.686379                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 72559.686379                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 72559.686379                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 72559.686379                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          363                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    51.857143                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        16117                       # number of writebacks
system.cpu2.icache.writebacks::total            16117                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1165                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1165                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1165                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1165                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        16117                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        16117                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        16117                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        16117                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1172328000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1172328000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1172328000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1172328000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.007203                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.007203                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.007203                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.007203                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 72738.598995                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 72738.598995                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 72738.598995                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 72738.598995                       # average overall mshr miss latency
system.cpu2.icache.replacements                 16117                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      2220286                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        2220286                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        17282                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        17282                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1253976500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1253976500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      2237568                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      2237568                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.007724                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.007724                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 72559.686379                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 72559.686379                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1165                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1165                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        16117                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        16117                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1172328000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1172328000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.007203                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.007203                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 72738.598995                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 72738.598995                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 392624359500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            2293592                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            16149                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           142.026875                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          4491253                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         4491253                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 392624359500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     13050616                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        13050616                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     13050616                       # number of overall hits
system.cpu2.dcache.overall_hits::total       13050616                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data     24172236                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      24172236                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data     24172236                       # number of overall misses
system.cpu2.dcache.overall_misses::total     24172236                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 2039919320008                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 2039919320008                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 2039919320008                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 2039919320008                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     37222852                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     37222852                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     37222852                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     37222852                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.649392                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.649392                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.649392                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.649392                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 84391.006277                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 84391.006277                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 84391.006277                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 84391.006277                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs    654055303                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        88542                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs         13694602                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           1382                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    47.760081                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    64.068017                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks     15017263                       # number of writebacks
system.cpu2.dcache.writebacks::total         15017263                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      9154436                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      9154436                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      9154436                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      9154436                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data     15017800                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total     15017800                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data     15017800                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total     15017800                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 1442328894427                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 1442328894427                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 1442328894427                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 1442328894427                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.403456                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.403456                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.403456                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.403456                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 96041.290630                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 96041.290630                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 96041.290630                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 96041.290630                       # average overall mshr miss latency
system.cpu2.dcache.replacements              15017263                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     12255002                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       12255002                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data     23674334                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     23674334                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 2006158146500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 2006158146500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     35929336                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     35929336                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.658914                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.658914                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 84739.792321                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 84739.792321                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      8739622                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      8739622                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data     14934712                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total     14934712                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 1435265432000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 1435265432000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.415669                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.415669                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 96102.652130                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 96102.652130                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       795614                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        795614                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       497902                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       497902                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  33761173508                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  33761173508                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      1293516                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1293516                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.384921                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.384921                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 67806.864620                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 67806.864620                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       414814                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       414814                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        83088                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        83088                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   7063462427                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   7063462427                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.064234                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.064234                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 85011.823934                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 85011.823934                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data         3052                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         3052                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          721                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          721                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     29017000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     29017000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data         3773                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         3773                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.191095                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.191095                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 40245.492372                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 40245.492372                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          331                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          331                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          390                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          390                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      5150500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      5150500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.103366                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.103366                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 13206.410256                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13206.410256                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data         1609                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1609                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         1272                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         1272                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     11278500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     11278500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data         2881                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         2881                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.441513                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.441513                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  8866.745283                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8866.745283                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         1241                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         1241                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     10178500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     10178500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.430753                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.430753                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  8201.853344                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  8201.853344                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      2602500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      2602500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      2461500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      2461500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         1165                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           1165                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data        10922                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total        10922                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data    494041500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total    494041500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data        12087                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total        12087                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.903615                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.903615                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 45233.611060                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 45233.611060                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data        10922                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total        10922                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data    483119500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total    483119500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.903615                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.903615                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 44233.611060                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 44233.611060                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 392624359500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.883627                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           28088311                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         15026466                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             1.869256                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.883627                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.996363                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.996363                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           24                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         89509625                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        89509625                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1622                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          812                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    9574022.167488                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   13162446.991477                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          812    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         9000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value     70568500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            812                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   384850253500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   7774106000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 392624359500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      2223138                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         2223138                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      2223138                       # number of overall hits
system.cpu3.icache.overall_hits::total        2223138                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        18061                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         18061                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        18061                       # number of overall misses
system.cpu3.icache.overall_misses::total        18061                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1220917500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1220917500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1220917500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1220917500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      2241199                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      2241199                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      2241199                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      2241199                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.008059                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.008059                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.008059                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.008059                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 67599.662256                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 67599.662256                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 67599.662256                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 67599.662256                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          230                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    38.333333                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        16697                       # number of writebacks
system.cpu3.icache.writebacks::total            16697                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1364                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1364                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1364                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1364                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        16697                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        16697                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        16697                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        16697                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1125333000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1125333000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1125333000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1125333000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.007450                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.007450                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.007450                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.007450                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 67397.316883                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 67397.316883                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 67397.316883                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 67397.316883                       # average overall mshr miss latency
system.cpu3.icache.replacements                 16697                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      2223138                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        2223138                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        18061                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        18061                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1220917500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1220917500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      2241199                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      2241199                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.008059                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.008059                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 67599.662256                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 67599.662256                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1364                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1364                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        16697                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        16697                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1125333000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1125333000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.007450                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.007450                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 67397.316883                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 67397.316883                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 392624359500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            2293325                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            16729                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           137.086795                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          4499095                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         4499095                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 392624359500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     13079523                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        13079523                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     13079523                       # number of overall hits
system.cpu3.dcache.overall_hits::total       13079523                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data     24152490                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      24152490                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data     24152490                       # number of overall misses
system.cpu3.dcache.overall_misses::total     24152490                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 2041340845263                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 2041340845263                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 2041340845263                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 2041340845263                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     37232013                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     37232013                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     37232013                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     37232013                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.648702                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.648702                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.648702                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.648702                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 84518.856866                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 84518.856866                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 84518.856866                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 84518.856866                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs    654134335                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        82805                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs         13704395                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           1304                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    47.731719                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    63.500767                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks     15022411                       # number of writebacks
system.cpu3.dcache.writebacks::total         15022411                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      9128871                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      9128871                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      9128871                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      9128871                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data     15023619                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total     15023619                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data     15023619                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total     15023619                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 1442582040671                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 1442582040671                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 1442582040671                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 1442582040671                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.403513                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.403513                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.403513                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.403513                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 96020.941470                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 96020.941470                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 96020.941470                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 96020.941470                       # average overall mshr miss latency
system.cpu3.dcache.replacements              15022410                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     12263839                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       12263839                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data     23673746                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     23673746                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 2008891624500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 2008891624500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     35937585                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     35937585                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.658746                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.658746                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 84857.361590                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 84857.361590                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      8734441                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      8734441                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data     14939305                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total     14939305                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 1435583420000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 1435583420000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.415701                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.415701                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 96094.391272                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 96094.391272                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       815684                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        815684                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       478744                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       478744                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  32449220763                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  32449220763                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      1294428                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1294428                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.369850                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.369850                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 67779.900663                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 67779.900663                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       394430                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       394430                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        84314                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        84314                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   6998620671                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   6998620671                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.065136                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.065136                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 83006.626076                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 83006.626076                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data         3328                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         3328                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          714                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          714                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     15728000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     15728000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data         4042                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         4042                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.176645                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.176645                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 22028.011204                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 22028.011204                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          290                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          290                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          424                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          424                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      3613500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      3613500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.104899                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.104899                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  8522.405660                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8522.405660                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data         1548                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1548                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         1525                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         1525                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     12182000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     12182000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data         3073                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         3073                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.496258                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.496258                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7988.196721                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7988.196721                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         1466                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         1466                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     10852000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     10852000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.477058                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.477058                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7402.455662                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7402.455662                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      2018500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      2018500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      1882500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      1882500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         1115                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           1115                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data        11023                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total        11023                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data    500262500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total    500262500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data        12138                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total        12138                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.908140                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.908140                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 45383.516284                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 45383.516284                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            3                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            3                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data        11020                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total        11020                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data    489239500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total    489239500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.907893                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.907893                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 44395.598911                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 44395.598911                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 392624359500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.893854                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           28123672                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs         15031771                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             1.870949                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.893854                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.996683                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.996683                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         89534274                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        89534274                       # Number of data accesses
system.cpu0.numPwrStateTransitions                718                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          359                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    9298807.799443                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   14509086.473880                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          359    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value         6000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     47693500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            359                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   389286087500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3338272000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 392624359500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      2258094                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2258094                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      2258094                       # number of overall hits
system.cpu0.icache.overall_hits::total        2258094                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        80327                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         80327                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        80327                       # number of overall misses
system.cpu0.icache.overall_misses::total        80327                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   6110425498                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   6110425498                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   6110425498                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   6110425498                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      2338421                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2338421                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      2338421                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2338421                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.034351                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.034351                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.034351                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.034351                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 76069.385113                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 76069.385113                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 76069.385113                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 76069.385113                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2195                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               68                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    32.279412                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        74812                       # number of writebacks
system.cpu0.icache.writebacks::total            74812                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         5515                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         5515                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         5515                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         5515                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        74812                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        74812                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        74812                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        74812                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   5702662498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   5702662498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   5702662498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   5702662498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.031993                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.031993                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.031993                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.031993                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 76226.574587                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 76226.574587                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 76226.574587                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 76226.574587                       # average overall mshr miss latency
system.cpu0.icache.replacements                 74812                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      2258094                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2258094                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        80327                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        80327                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   6110425498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   6110425498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      2338421                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2338421                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.034351                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.034351                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 76069.385113                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 76069.385113                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         5515                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         5515                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        74812                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        74812                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   5702662498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   5702662498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.031993                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.031993                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 76226.574587                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 76226.574587                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 392624359500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2333009                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            74844                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            31.171624                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          4751654                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         4751654                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 392624359500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     13423097                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        13423097                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     13423097                       # number of overall hits
system.cpu0.dcache.overall_hits::total       13423097                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     24099378                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      24099378                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     24099378                       # number of overall misses
system.cpu0.dcache.overall_misses::total     24099378                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2041999254350                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2041999254350                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2041999254350                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2041999254350                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     37522475                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     37522475                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     37522475                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     37522475                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.642265                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.642265                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.642265                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.642265                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 84732.446387                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 84732.446387                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 84732.446387                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 84732.446387                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    655347089                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        79062                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         13706864                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1232                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    47.811599                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    64.173701                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     15051031                       # number of writebacks
system.cpu0.dcache.writebacks::total         15051031                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      9048887                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      9048887                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      9048887                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      9048887                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     15050491                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     15050491                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     15050491                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     15050491                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1445296580009                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1445296580009                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1445296580009                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1445296580009                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.401106                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.401106                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.401106                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.401106                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 96029.862415                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 96029.862415                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 96029.862415                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 96029.862415                       # average overall mshr miss latency
system.cpu0.dcache.replacements              15051029                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     12519832                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       12519832                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     23564346                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     23564346                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 2005112668000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 2005112668000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     36084178                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     36084178                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.653038                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.653038                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 85090.953426                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 85090.953426                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      8614155                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      8614155                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     14950191                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     14950191                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1436807920500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1436807920500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.414314                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.414314                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 96106.325364                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 96106.325364                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       903265                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        903265                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       535032                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       535032                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  36886586350                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  36886586350                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1438297                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1438297                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.371990                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.371990                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 68942.766694                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 68942.766694                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       434732                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       434732                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       100300                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       100300                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   8488659509                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   8488659509                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.069735                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.069735                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 84632.696999                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 84632.696999                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3742                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3742                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1082                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1082                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     29504500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     29504500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         4824                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         4824                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.224295                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.224295                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 27268.484288                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 27268.484288                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          906                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          906                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          176                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          176                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1675000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1675000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.036484                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.036484                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  9517.045455                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9517.045455                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2753                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2753                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1415                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1415                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      8058500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      8058500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         4168                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         4168                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.339491                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.339491                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5695.053004                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5695.053004                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1378                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1378                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      6717500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      6717500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.330614                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.330614                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4874.818578                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4874.818578                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       293500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       293500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       256500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       256500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2087                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2087                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        10549                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        10549                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    478130000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    478130000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data        12636                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total        12636                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.834837                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.834837                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 45324.675325                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 45324.675325                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        10549                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        10549                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    467581000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    467581000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.834837                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.834837                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 44324.675325                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 44324.675325                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 392624359500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.966267                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           28496487                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         15057625                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             1.892495                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.966267                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998946                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998946                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         90145799                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        90145799                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 392624359500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                7916                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1603708                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                4411                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1602409                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                3844                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data             1606713                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                4356                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data             1609666                       # number of demand (read+write) hits
system.l2.demand_hits::total                  6443023                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               7916                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1603708                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               4411                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1602409                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               3844                       # number of overall hits
system.l2.overall_hits::.cpu2.data            1606713                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               4356                       # number of overall hits
system.l2.overall_hits::.cpu3.data            1609666                       # number of overall hits
system.l2.overall_hits::total                 6443023                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             66897                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          13443364                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             12311                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          13392339                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             12273                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data          13410491                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             12341                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data          13411688                       # number of demand (read+write) misses
system.l2.demand_misses::total               53761704                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            66897                       # number of overall misses
system.l2.overall_misses::.cpu0.data         13443364                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            12311                       # number of overall misses
system.l2.overall_misses::.cpu1.data         13392339                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            12273                       # number of overall misses
system.l2.overall_misses::.cpu2.data         13410491                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            12341                       # number of overall misses
system.l2.overall_misses::.cpu3.data         13411688                       # number of overall misses
system.l2.overall_misses::total              53761704                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5491678000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 1397389335378                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1062966000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 1393541513380                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1099782000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 1394511482383                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1046266000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 1394715951361                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     5588858974502                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5491678000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 1397389335378                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1062966000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 1393541513380                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1099782000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 1394511482383                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1046266000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 1394715951361                       # number of overall miss cycles
system.l2.overall_miss_latency::total    5588858974502                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           74813                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        15047072                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           16722                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        14994748                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           16117                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data        15017204                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           16697                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data        15021354                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             60204727                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          74813                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       15047072                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          16722                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       14994748                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          16117                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data       15017204                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          16697                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data       15021354                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            60204727                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.894190                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.893421                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.736216                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.893135                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.761494                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.893009                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.739115                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.892841                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.892981                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.894190                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.893421                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.736216                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.893135                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.761494                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.893009                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.739115                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.892841                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.892981                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82091.543716                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 103946.403250                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 86342.782877                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 104055.125350                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 89609.875336                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 103986.608871                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 84779.677498                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 103992.573594                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 103956.135291                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82091.543716                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 103946.403250                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 86342.782877                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 104055.125350                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 89609.875336                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 103986.608871                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 84779.677498                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 103992.573594                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 103956.135291                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              753709                       # number of writebacks
system.l2.writebacks::total                    753709                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            491                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         199148                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           1976                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         197833                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           1846                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data         196890                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           1792                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data         198784                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              798760                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           491                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        199148                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          1976                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        197833                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          1846                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data        196890                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          1792                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data        198784                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             798760                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        66406                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     13244216                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        10335                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     13194506                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst        10427                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data     13213601                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst        10549                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data     13212904                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          52962944                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        66406                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     13244216                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        10335                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     13194506                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst        10427                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data     13213601                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst        10549                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data     13212904                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         52962944                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4801764532                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 1253376506909                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    829621002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 1250088541405                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    868835005                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 1250920092416                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    821969010                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 1251073088396                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 5012780418675                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4801764532                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 1253376506909                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    829621002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 1250088541405                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    868835005                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 1250920092416                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    821969010                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 1251073088396                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 5012780418675                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.887626                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.880186                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.618048                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.879942                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.646957                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.879898                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.631790                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.879608                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.879714                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.887626                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.880186                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.618048                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.879942                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.646957                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.879898                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.631790                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.879608                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.879714                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72309.196940                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 94635.764541                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 80272.956168                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 94743.110610                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 83325.501582                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 94669.128606                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 77919.140203                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 94685.701826                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 94646.936898                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72309.196940                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 94635.764541                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 80272.956168                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 94743.110610                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 83325.501582                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 94669.128606                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 77919.140203                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 94685.701826                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 94646.936898                       # average overall mshr miss latency
system.l2.replacements                       99025124                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       912359                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           912359                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            2                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              2                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks       912361                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       912361                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            2                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            2                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     51210847                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         51210847                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks           44                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total             44                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     51210891                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     51210891                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks           44                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total           44                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.UpgradeReq_hits::.cpu0.data             150                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             149                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             156                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             172                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  627                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           872                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           753                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           645                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           745                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               3015                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      4070500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      2626000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data      2959000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data      2681500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     12337000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         1022                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          902                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          801                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          917                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             3642                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.853229                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.834812                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.805243                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.812432                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.827842                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  4668.004587                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  3487.383798                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  4587.596899                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  3599.328859                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4091.873964                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           31                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           30                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data           23                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data           24                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             108                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          841                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          723                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          622                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          721                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          2907                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     17690500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     15057998                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     13324999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data     15168000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     61241497                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.822896                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.801552                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.776529                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.786260                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.798188                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 21035.077289                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20827.106501                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 21422.827974                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 21037.447989                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 21066.906433                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            12                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            17                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            19                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            23                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 71                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           84                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          257                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          225                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          225                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              791                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       294000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      1050000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data       645000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data       555500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      2544500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           96                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          274                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          244                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          248                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            862                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.875000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.937956                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.922131                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.907258                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.917633                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data         3500                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  4085.603113                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  2866.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  2468.888889                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3216.814159                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            4                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            5                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            4                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            14                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           83                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          253                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          220                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          221                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          777                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      1736500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      5220999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      4544500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      4495000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     15996999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.864583                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.923358                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.901639                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.891129                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.901392                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20921.686747                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20636.359684                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20656.818182                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20339.366516                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20588.158301                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            18227                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            17479                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            16943                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            17440                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 70089                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          85940                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          71985                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          71920                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          72008                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              301853                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   8383364500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   7154640500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   7036840500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   6968045000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   29542890500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       104167                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        89464                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        88863                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        89448                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            371942                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.825021                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.804625                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.809336                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.805026                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.811559                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 97549.040028                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 99390.713343                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 97842.609844                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 96767.650817                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97871.780304                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data            3                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data            2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                7                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        85939                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        71982                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        71918                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        72007                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         301846                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   7523962001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   6434747500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   6317585001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   6247958000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  26524252502                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.825012                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.804592                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.809313                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.805015                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.811541                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 87550.029684                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 89393.841516                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 87844.281001                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 86768.758593                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87873.460314                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          7916                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          4411                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          3844                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          4356                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              20527                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        66897                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        12311                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        12273                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        12341                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           103822                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5491678000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1062966000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1099782000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1046266000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   8700692000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        74813                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        16722                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        16117                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        16697                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         124349                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.894190                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.736216                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.761494                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.739115                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.834924                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82091.543716                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 86342.782877                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 89609.875336                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 84779.677498                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83803.933656                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          491                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         1976                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         1846                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         1792                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          6105                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        66406                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        10335                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst        10427                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst        10549                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        97717                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4801764532                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    829621002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    868835005                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    821969010                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   7322189549                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.887626                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.618048                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.646957                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.631790                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.785829                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72309.196940                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 80272.956168                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 83325.501582                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 77919.140203                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74932.606906                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1585481                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1584930                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data      1589770                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data      1592226                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           6352407                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     13357424                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     13320354                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data     13338571                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data     13339680                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        53356029                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 1389005970878                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 1386386872880                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 1387474641883                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 1387747906361                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 5550615392002                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     14942905                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     14905284                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data     14928341                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data     14931906                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      59708436                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.893897                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.893667                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.893507                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.893368                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.893610                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 103987.563087                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 104080.332466                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 104019.736588                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 104031.573948                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 104029.769382                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       199147                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       197830                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data       196888                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data       198783                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       792648                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     13158277                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     13122524                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data     13141683                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data     13140897                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     52563381                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 1245852544908                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 1243653793905                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 1244602507415                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 1244825130396                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 4978933976624                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.880570                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.880394                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.880318                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.880055                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.880334                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 94682.042710                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 94772.453371                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 94706.477657                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 94729.083593                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 94722.483255                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 392624359500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                   111533647                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  99025188                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.126316                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      32.939066                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.101956                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        7.755573                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.048927                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        7.661421                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.050888                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        7.687276                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.050179                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        7.704714                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.514673                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.001593                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.121181                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000764                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.119710                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000795                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.120114                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000784                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.120386                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 997685036                       # Number of tag accesses
system.l2.tags.data_accesses                997685036                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 392624359500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4249920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     847629504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        661440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     844447488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        667328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data     845669952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        675136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data     845624192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         3389624960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4249920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       661440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       667328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       675136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6253824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     48237504                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        48237504                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          66405                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       13244211                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          10335                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       13194492                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst          10427                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data       13213593                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst          10549                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data       13212878                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            52962890                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       753711                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             753711                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         10824392                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       2158881596                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          1684664                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       2150777117                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          1699660                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data       2153890688                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          1719547                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data       2153774139                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            8633251804                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     10824392                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      1684664                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      1699660                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      1719547                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         15928263                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      122859173                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            122859173                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      122859173                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        10824392                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      2158881596                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         1684664                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      2150777117                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         1699660                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data      2153890688                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         1719547                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data      2153774139                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           8756110977                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    375550.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     66406.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  13139937.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     10335.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  13093191.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples     10427.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples  13113022.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples     10549.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples  13111743.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001226063250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        23451                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        23451                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            79329417                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             355111                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    52962891                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     753755                       # Number of write requests accepted
system.mem_ctrls.readBursts                  52962891                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   753755                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 407281                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                378205                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1790251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            343911                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            376733                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            329722                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            386852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            372406                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            403050                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            405407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           4934933                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           6199449                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          6580585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          5830377                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          5923404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          6262382                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          5563158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          6852990                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4943                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             14203                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5438                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             24553                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             22506                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             34074                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             42705                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             52291                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             40055                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            29498                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            24812                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            18613                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            24434                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            18651                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            18525                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       8.27                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.84                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1822698149471                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               262778050000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            2808115836971                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     34681.32                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                53431.32                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 45672456                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  334722                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.90                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.13                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              52962891                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               753755                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  171009                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  375532                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1119593                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 3038170                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 6662995                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                10967046                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 8212521                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 5875085                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 5188545                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 4533354                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                3432589                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                2037638                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 556920                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 251396                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  94276                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  38919                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  12071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  14797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  17162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  19443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  21240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  22652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  23832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  24510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  24935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  25328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  25182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  25205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  25305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  25295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  25430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  25403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      6923992                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    489.254943                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   280.476452                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   418.251256                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2007047     28.99%     28.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1130987     16.33%     45.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       483834      6.99%     52.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       317790      4.59%     56.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       241449      3.49%     60.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       196983      2.84%     63.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       156707      2.26%     65.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       133214      1.92%     67.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      2255981     32.58%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      6923992                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        23451                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2241.081105                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    457.704234                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2373.162034                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         11991     51.13%     51.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           58      0.25%     51.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535           37      0.16%     51.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047          107      0.46%     51.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559          300      1.28%     53.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071          695      2.96%     56.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583         1144      4.88%     61.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095         1738      7.41%     68.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607         1972      8.41%     76.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119         1896      8.08%     85.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631         1648      7.03%     92.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143         1018      4.34%     96.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655          448      1.91%     98.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-7167          209      0.89%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7679          143      0.61%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-8191           35      0.15%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703           10      0.04%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-9727            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         23451                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        23451                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.014200                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.013070                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.202781                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            23314     99.42%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               24      0.10%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               55      0.23%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               43      0.18%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                8      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         23451                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             3363559040                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                26065984                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                24035136                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              3389625024                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             48240320                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      8566.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        61.22                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   8633.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    122.87                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        67.41                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    66.93                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.48                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  392624425500                       # Total gap between requests
system.mem_ctrls.avgGap                       7309.18                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4249984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    840955968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       661440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    837964224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       667328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data    839233408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       675136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data    839151552                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     24035136                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 10824555.066864106804                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 2141884342.252584934235                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 1684663.684246010147                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 2134264478.819226026535                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 1699660.206640846329                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 2137497044.423704385757                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 1719546.899381825002                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 2137288560.161280393600                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 61216619.444112710655                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        66406                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     13244211                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        10335                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     13194492                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst        10427                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data     13213593                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst        10549                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data     13212878                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       753755                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2053281000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 702071804428                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    395870000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 700844270167                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    431647750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 700877062931                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    379730750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 701062169945                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9808603200500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30920.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     53009.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     38303.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     53116.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     41397.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     53042.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     35996.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     53059.01                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13012985.92                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.92                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          43263801840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          22995282585                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        343771564920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1184308380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     30993836640.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     178325626320                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        598805280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       621133225965                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1582.003793                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    167457750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13110760000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 379346141750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6173415360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3281267055                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         31475483340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          776057400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     30993836640.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     173663100990                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       4525142400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       250888303185                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        639.003406                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10135136750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13110760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 369378462750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1702                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          852                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    9647232.981221                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   13359625.294125                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          852    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        11500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     70201500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            852                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   384404917000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   8219442500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 392624359500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      2215333                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2215333                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      2215333                       # number of overall hits
system.cpu1.icache.overall_hits::total        2215333                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        18012                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         18012                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        18012                       # number of overall misses
system.cpu1.icache.overall_misses::total        18012                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1234667500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1234667500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1234667500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1234667500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      2233345                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2233345                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      2233345                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2233345                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.008065                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.008065                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.008065                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.008065                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 68546.940928                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 68546.940928                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 68546.940928                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 68546.940928                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          122                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    30.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        16722                       # number of writebacks
system.cpu1.icache.writebacks::total            16722                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1290                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1290                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1290                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1290                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        16722                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        16722                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        16722                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        16722                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1143148000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1143148000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1143148000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1143148000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.007487                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.007487                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.007487                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.007487                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 68361.918431                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 68361.918431                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 68361.918431                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 68361.918431                       # average overall mshr miss latency
system.cpu1.icache.replacements                 16722                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      2215333                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2215333                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        18012                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        18012                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1234667500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1234667500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      2233345                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2233345                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.008065                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.008065                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 68546.940928                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 68546.940928                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1290                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1290                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        16722                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        16722                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1143148000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1143148000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.007487                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.007487                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 68361.918431                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 68361.918431                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 392624359500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2320079                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            16754                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           138.479109                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          4483412                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         4483412                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 392624359500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     13158703                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        13158703                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     13158703                       # number of overall hits
system.cpu1.dcache.overall_hits::total       13158703                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     24066436                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      24066436                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     24066436                       # number of overall misses
system.cpu1.dcache.overall_misses::total     24066436                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 2037673914083                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 2037673914083                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 2037673914083                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 2037673914083                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     37225139                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     37225139                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     37225139                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     37225139                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.646510                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.646510                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.646510                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.646510                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 84668.702673                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 84668.702673                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 84668.702673                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 84668.702673                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    654113968                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        92747                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs         13670996                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1320                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    47.846841                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    70.262879                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     14994985                       # number of writebacks
system.cpu1.dcache.writebacks::total         14994985                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      9070556                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      9070556                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      9070556                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      9070556                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     14995880                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     14995880                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     14995880                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     14995880                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 1441272640018                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1441272640018                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 1441272640018                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1441272640018                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.402843                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.402843                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.402843                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.402843                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 96111.241222                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 96111.241222                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 96111.241222                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 96111.241222                       # average overall mshr miss latency
system.cpu1.dcache.replacements              14994985                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     12328726                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       12328726                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     23604133                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     23604133                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 2006384691500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 2006384691500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     35932859                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     35932859                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.656895                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.656895                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 85001.414434                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 85001.414434                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      8692139                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      8692139                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     14911994                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     14911994                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 1434077522500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1434077522500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.414996                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.414996                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 96169.400450                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 96169.400450                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       829977                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        829977                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       462303                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       462303                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  31289222583                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  31289222583                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1292280                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1292280                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.357742                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.357742                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 67681.201686                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 67681.201686                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       378417                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       378417                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        83886                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        83886                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   7195117518                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   7195117518                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.064913                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.064913                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 85772.566555                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 85772.566555                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         3252                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         3252                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          696                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          696                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     18030000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     18030000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         3948                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         3948                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.176292                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.176292                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 25905.172414                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 25905.172414                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          264                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          264                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          432                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          432                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      4244500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      4244500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.109422                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.109422                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  9825.231481                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9825.231481                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         1490                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1490                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1444                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1444                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     12909500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     12909500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         2934                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         2934                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.492161                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.492161                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8940.096953                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8940.096953                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1406                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1406                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     11667500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     11667500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.479209                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.479209                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8298.364154                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8298.364154                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      2253500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      2253500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      2089500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      2089500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1045                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1045                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        11107                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        11107                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    495501000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    495501000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data        12152                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total        12152                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.914006                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.914006                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 44611.596291                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 44611.596291                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            4                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            4                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        11103                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        11103                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    484394000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    484394000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.913677                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.913677                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 43627.307935                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 43627.307935                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 392624359500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.891371                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           28174901                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         15004467                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             1.877768                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.891371                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.996605                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.996605                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         89492784                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        89492784                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 392624359500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          59861521                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            8                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1666070                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     59297661                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        98271430                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           13515                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          5013                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          18528                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          478                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          478                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           382556                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          382556                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        124349                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     59737181                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       224437                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     45161882                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        50166                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     44999873                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        48351                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     45065983                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        50091                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     45081561                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             180682344                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      9575936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1926278272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2140416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1919342656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2062976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side   1922205760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2137216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side   1922800640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             7706543872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        99079000                       # Total snoops (count)
system.tol2bus.snoopTraffic                  50786944                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        159288801                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.414120                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.573982                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               99764416     62.63%     62.63% # Request fanout histogram
system.tol2bus.snoop_fanout::1               53533371     33.61%     96.24% # Request fanout histogram
system.tol2bus.snoop_fanout::2                5567537      3.50%     99.73% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 397600      0.25%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  25877      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          159288801                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       120447426583                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             30.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       22657113593                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             5.8                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          25119767                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy       22666440277                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             5.8                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          25953273                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       22705648526                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         112506313                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       22624824082                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             5.8                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          26094046                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
