vhdl xil_defaultlib  \
"../../../bd/design_1/ip/design_1_rst_ps8_0_99M_3/sim/design_1_rst_ps8_0_99M_3.vhd" \
"../../../bd/design_1/ip/design_1_axi_smc_5/bd_0/ip/ip_1/sim/bd_ac03_psr_aclk_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_smc_1_4/bd_0/ip/ip_1/sim/bd_6b79_psr_aclk_0.vhd" \
"../../../bd/design_1/ip/design_1_fft_convolve_0_1/src/xfft_8192/sim/xfft_8192.vhd" \
"../../../bd/design_1/ip/design_1_axi_dma_1_0/sim/design_1_axi_dma_1_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_dma_1_1/sim/design_1_axi_dma_1_1.vhd" \
"../../../bd/design_1/ip/design_1_axi_dma_2_0/sim/design_1_axi_dma_2_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_dma_0_4/sim/design_1_axi_dma_0_4.vhd" \
"../../../bd/design_1/ip/design_1_axi_dma_4_0/sim/design_1_axi_dma_4_0.vhd" \

# Do not sort compile order
nosort
