Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Mon Jul 15 22:24:51 2019
| Host         : Lenovo-XiaoXin-CHAO7000 running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.688        0.000                      0                22238        0.037        0.000                      0                22238        3.750        0.000                       0                  7874  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.688        0.000                      0                22238        0.037        0.000                      0                22238        3.750        0.000                       0                  7874  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.688ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.688ns  (required time - arrival time)
  Source:                 design_1_i/yolo_conv_top_0/inst/ap_enable_reg_pp2_iter1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_conv_top_0/inst/tmp_12_reg_17009_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.018ns  (logic 2.393ns (29.845%)  route 5.625ns (70.155%))
  Logic Levels:           8  (CARRY4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.628ns = ( 12.628 - 10.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7876, routed)        1.632     2.926    design_1_i/yolo_conv_top_0/inst/ap_clk
    SLICE_X37Y75         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/ap_enable_reg_pp2_iter1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y75         FDRE (Prop_fdre_C_Q)         0.419     3.345 r  design_1_i/yolo_conv_top_0/inst/ap_enable_reg_pp2_iter1_reg/Q
                         net (fo=103, routed)         1.409     4.754    design_1_i/yolo_conv_top_0/inst/ap_enable_reg_pp2_iter1_reg_n_0
    SLICE_X41Y82         LUT6 (Prop_lut6_I2_O)        0.297     5.051 f  design_1_i/yolo_conv_top_0/inst/icmp_ln95_reg_16509[0]_i_12/O
                         net (fo=1, routed)           0.802     5.853    design_1_i/yolo_conv_top_0/inst/icmp_ln95_reg_16509[0]_i_12_n_0
    SLICE_X42Y82         LUT6 (Prop_lut6_I0_O)        0.124     5.977 r  design_1_i/yolo_conv_top_0/inst/icmp_ln95_reg_16509[0]_i_6/O
                         net (fo=1, routed)           0.000     5.977    design_1_i/yolo_conv_top_0/inst/icmp_ln95_reg_16509[0]_i_6_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.510 r  design_1_i/yolo_conv_top_0/inst/icmp_ln95_reg_16509_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.510    design_1_i/yolo_conv_top_0/inst/icmp_ln95_reg_16509_reg[0]_i_2_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     6.791 f  design_1_i/yolo_conv_top_0/inst/icmp_ln95_reg_16509_reg[0]_i_1/CO[0]
                         net (fo=39, routed)          0.985     7.776    design_1_i/yolo_conv_top_0/inst/p_0_in392_in
    SLICE_X35Y73         LUT6 (Prop_lut6_I3_O)        0.367     8.143 r  design_1_i/yolo_conv_top_0/inst/col_idx_V_reg_16538[5]_i_2/O
                         net (fo=2, routed)           0.659     8.802    design_1_i/yolo_conv_top_0/inst/col_idx_V_reg_16538[5]_i_2_n_0
    SLICE_X35Y75         LUT6 (Prop_lut6_I2_O)        0.124     8.926 r  design_1_i/yolo_conv_top_0/inst/select_ln895_1_reg_16563[0]_i_3/O
                         net (fo=2, routed)           0.767     9.692    design_1_i/yolo_conv_top_0/inst/select_ln895_1_reg_16563[0]_i_3_n_0
    SLICE_X36Y76         LUT6 (Prop_lut6_I3_O)        0.124     9.816 r  design_1_i/yolo_conv_top_0/inst/icmp_ln879_5_reg_16951[0]_i_1/O
                         net (fo=33, routed)          1.004    10.820    design_1_i/yolo_conv_top_0/inst/out_stream_group_13_fifo_U/icmp_ln879_5_reg_169510
    SLICE_X53Y74         LUT5 (Prop_lut5_I2_O)        0.124    10.944 r  design_1_i/yolo_conv_top_0/inst/out_stream_group_13_fifo_U/tmp_12_reg_17009[0]_i_1/O
                         net (fo=1, routed)           0.000    10.944    design_1_i/yolo_conv_top_0/inst/out_stream_group_13_fifo_U_n_1
    SLICE_X53Y74         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/tmp_12_reg_17009_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7876, routed)        1.449    12.628    design_1_i/yolo_conv_top_0/inst/ap_clk
    SLICE_X53Y74         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/tmp_12_reg_17009_reg[0]/C
                         clock pessimism              0.129    12.757    
                         clock uncertainty           -0.154    12.603    
    SLICE_X53Y74         FDRE (Setup_fdre_C_D)        0.029    12.632    design_1_i/yolo_conv_top_0/inst/tmp_12_reg_17009_reg[0]
  -------------------------------------------------------------------
                         required time                         12.632    
                         arrival time                         -10.944    
  -------------------------------------------------------------------
                         slack                                  1.688    

Slack (MET) :             1.709ns  (required time - arrival time)
  Source:                 design_1_i/yolo_conv_top_0/inst/ap_enable_reg_pp2_iter1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_conv_top_0/inst/tmp_27_reg_17069_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.999ns  (logic 2.393ns (29.917%)  route 5.606ns (70.083%))
  Logic Levels:           8  (CARRY4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.630ns = ( 12.630 - 10.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7876, routed)        1.632     2.926    design_1_i/yolo_conv_top_0/inst/ap_clk
    SLICE_X37Y75         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/ap_enable_reg_pp2_iter1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y75         FDRE (Prop_fdre_C_Q)         0.419     3.345 r  design_1_i/yolo_conv_top_0/inst/ap_enable_reg_pp2_iter1_reg/Q
                         net (fo=103, routed)         1.409     4.754    design_1_i/yolo_conv_top_0/inst/ap_enable_reg_pp2_iter1_reg_n_0
    SLICE_X41Y82         LUT6 (Prop_lut6_I2_O)        0.297     5.051 f  design_1_i/yolo_conv_top_0/inst/icmp_ln95_reg_16509[0]_i_12/O
                         net (fo=1, routed)           0.802     5.853    design_1_i/yolo_conv_top_0/inst/icmp_ln95_reg_16509[0]_i_12_n_0
    SLICE_X42Y82         LUT6 (Prop_lut6_I0_O)        0.124     5.977 r  design_1_i/yolo_conv_top_0/inst/icmp_ln95_reg_16509[0]_i_6/O
                         net (fo=1, routed)           0.000     5.977    design_1_i/yolo_conv_top_0/inst/icmp_ln95_reg_16509[0]_i_6_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.510 r  design_1_i/yolo_conv_top_0/inst/icmp_ln95_reg_16509_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.510    design_1_i/yolo_conv_top_0/inst/icmp_ln95_reg_16509_reg[0]_i_2_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     6.791 f  design_1_i/yolo_conv_top_0/inst/icmp_ln95_reg_16509_reg[0]_i_1/CO[0]
                         net (fo=39, routed)          0.985     7.776    design_1_i/yolo_conv_top_0/inst/p_0_in392_in
    SLICE_X35Y73         LUT6 (Prop_lut6_I3_O)        0.367     8.143 r  design_1_i/yolo_conv_top_0/inst/col_idx_V_reg_16538[5]_i_2/O
                         net (fo=2, routed)           0.659     8.802    design_1_i/yolo_conv_top_0/inst/col_idx_V_reg_16538[5]_i_2_n_0
    SLICE_X35Y75         LUT6 (Prop_lut6_I2_O)        0.124     8.926 r  design_1_i/yolo_conv_top_0/inst/select_ln895_1_reg_16563[0]_i_3/O
                         net (fo=2, routed)           0.767     9.692    design_1_i/yolo_conv_top_0/inst/select_ln895_1_reg_16563[0]_i_3_n_0
    SLICE_X36Y76         LUT6 (Prop_lut6_I3_O)        0.124     9.816 r  design_1_i/yolo_conv_top_0/inst/icmp_ln879_5_reg_16951[0]_i_1/O
                         net (fo=33, routed)          0.984    10.801    design_1_i/yolo_conv_top_0/inst/out_stream_group_28_fifo_U/icmp_ln879_5_reg_169510
    SLICE_X52Y76         LUT5 (Prop_lut5_I2_O)        0.124    10.925 r  design_1_i/yolo_conv_top_0/inst/out_stream_group_28_fifo_U/tmp_27_reg_17069[0]_i_1/O
                         net (fo=1, routed)           0.000    10.925    design_1_i/yolo_conv_top_0/inst/out_stream_group_28_fifo_U_n_0
    SLICE_X52Y76         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/tmp_27_reg_17069_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7876, routed)        1.451    12.630    design_1_i/yolo_conv_top_0/inst/ap_clk
    SLICE_X52Y76         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/tmp_27_reg_17069_reg[0]/C
                         clock pessimism              0.129    12.759    
                         clock uncertainty           -0.154    12.605    
    SLICE_X52Y76         FDRE (Setup_fdre_C_D)        0.029    12.634    design_1_i/yolo_conv_top_0/inst/tmp_27_reg_17069_reg[0]
  -------------------------------------------------------------------
                         required time                         12.634    
                         arrival time                         -10.925    
  -------------------------------------------------------------------
                         slack                                  1.709    

Slack (MET) :             1.714ns  (required time - arrival time)
  Source:                 design_1_i/yolo_conv_top_0/inst/ap_enable_reg_pp2_iter1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_conv_top_0/inst/tmp_9_reg_16993_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.996ns  (logic 2.393ns (29.928%)  route 5.603ns (70.072%))
  Logic Levels:           8  (CARRY4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.630ns = ( 12.630 - 10.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7876, routed)        1.632     2.926    design_1_i/yolo_conv_top_0/inst/ap_clk
    SLICE_X37Y75         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/ap_enable_reg_pp2_iter1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y75         FDRE (Prop_fdre_C_Q)         0.419     3.345 r  design_1_i/yolo_conv_top_0/inst/ap_enable_reg_pp2_iter1_reg/Q
                         net (fo=103, routed)         1.409     4.754    design_1_i/yolo_conv_top_0/inst/ap_enable_reg_pp2_iter1_reg_n_0
    SLICE_X41Y82         LUT6 (Prop_lut6_I2_O)        0.297     5.051 f  design_1_i/yolo_conv_top_0/inst/icmp_ln95_reg_16509[0]_i_12/O
                         net (fo=1, routed)           0.802     5.853    design_1_i/yolo_conv_top_0/inst/icmp_ln95_reg_16509[0]_i_12_n_0
    SLICE_X42Y82         LUT6 (Prop_lut6_I0_O)        0.124     5.977 r  design_1_i/yolo_conv_top_0/inst/icmp_ln95_reg_16509[0]_i_6/O
                         net (fo=1, routed)           0.000     5.977    design_1_i/yolo_conv_top_0/inst/icmp_ln95_reg_16509[0]_i_6_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.510 r  design_1_i/yolo_conv_top_0/inst/icmp_ln95_reg_16509_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.510    design_1_i/yolo_conv_top_0/inst/icmp_ln95_reg_16509_reg[0]_i_2_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     6.791 f  design_1_i/yolo_conv_top_0/inst/icmp_ln95_reg_16509_reg[0]_i_1/CO[0]
                         net (fo=39, routed)          0.985     7.776    design_1_i/yolo_conv_top_0/inst/p_0_in392_in
    SLICE_X35Y73         LUT6 (Prop_lut6_I3_O)        0.367     8.143 r  design_1_i/yolo_conv_top_0/inst/col_idx_V_reg_16538[5]_i_2/O
                         net (fo=2, routed)           0.659     8.802    design_1_i/yolo_conv_top_0/inst/col_idx_V_reg_16538[5]_i_2_n_0
    SLICE_X35Y75         LUT6 (Prop_lut6_I2_O)        0.124     8.926 r  design_1_i/yolo_conv_top_0/inst/select_ln895_1_reg_16563[0]_i_3/O
                         net (fo=2, routed)           0.767     9.692    design_1_i/yolo_conv_top_0/inst/select_ln895_1_reg_16563[0]_i_3_n_0
    SLICE_X36Y76         LUT6 (Prop_lut6_I3_O)        0.124     9.816 r  design_1_i/yolo_conv_top_0/inst/icmp_ln879_5_reg_16951[0]_i_1/O
                         net (fo=33, routed)          0.981    10.798    design_1_i/yolo_conv_top_0/inst/out_stream_group_9_s_fifo_U/icmp_ln879_5_reg_169510
    SLICE_X52Y76         LUT5 (Prop_lut5_I2_O)        0.124    10.922 r  design_1_i/yolo_conv_top_0/inst/out_stream_group_9_s_fifo_U/tmp_9_reg_16993[0]_i_1/O
                         net (fo=1, routed)           0.000    10.922    design_1_i/yolo_conv_top_0/inst/out_stream_group_9_s_fifo_U_n_1
    SLICE_X52Y76         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/tmp_9_reg_16993_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7876, routed)        1.451    12.630    design_1_i/yolo_conv_top_0/inst/ap_clk
    SLICE_X52Y76         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/tmp_9_reg_16993_reg[0]/C
                         clock pessimism              0.129    12.759    
                         clock uncertainty           -0.154    12.605    
    SLICE_X52Y76         FDRE (Setup_fdre_C_D)        0.031    12.636    design_1_i/yolo_conv_top_0/inst/tmp_9_reg_16993_reg[0]
  -------------------------------------------------------------------
                         required time                         12.636    
                         arrival time                         -10.922    
  -------------------------------------------------------------------
                         slack                                  1.714    

Slack (MET) :             1.735ns  (required time - arrival time)
  Source:                 design_1_i/yolo_conv_top_0/inst/ap_enable_reg_pp2_iter1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_conv_top_0/inst/icmp_ln879_5_reg_16951_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.738ns  (logic 2.269ns (29.322%)  route 5.469ns (70.678%))
  Logic Levels:           7  (CARRY4=2 LUT6=5)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.630ns = ( 12.630 - 10.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7876, routed)        1.632     2.926    design_1_i/yolo_conv_top_0/inst/ap_clk
    SLICE_X37Y75         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/ap_enable_reg_pp2_iter1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y75         FDRE (Prop_fdre_C_Q)         0.419     3.345 r  design_1_i/yolo_conv_top_0/inst/ap_enable_reg_pp2_iter1_reg/Q
                         net (fo=103, routed)         1.409     4.754    design_1_i/yolo_conv_top_0/inst/ap_enable_reg_pp2_iter1_reg_n_0
    SLICE_X41Y82         LUT6 (Prop_lut6_I2_O)        0.297     5.051 f  design_1_i/yolo_conv_top_0/inst/icmp_ln95_reg_16509[0]_i_12/O
                         net (fo=1, routed)           0.802     5.853    design_1_i/yolo_conv_top_0/inst/icmp_ln95_reg_16509[0]_i_12_n_0
    SLICE_X42Y82         LUT6 (Prop_lut6_I0_O)        0.124     5.977 r  design_1_i/yolo_conv_top_0/inst/icmp_ln95_reg_16509[0]_i_6/O
                         net (fo=1, routed)           0.000     5.977    design_1_i/yolo_conv_top_0/inst/icmp_ln95_reg_16509[0]_i_6_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.510 r  design_1_i/yolo_conv_top_0/inst/icmp_ln95_reg_16509_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.510    design_1_i/yolo_conv_top_0/inst/icmp_ln95_reg_16509_reg[0]_i_2_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     6.791 f  design_1_i/yolo_conv_top_0/inst/icmp_ln95_reg_16509_reg[0]_i_1/CO[0]
                         net (fo=39, routed)          0.985     7.776    design_1_i/yolo_conv_top_0/inst/p_0_in392_in
    SLICE_X35Y73         LUT6 (Prop_lut6_I3_O)        0.367     8.143 r  design_1_i/yolo_conv_top_0/inst/col_idx_V_reg_16538[5]_i_2/O
                         net (fo=2, routed)           0.659     8.802    design_1_i/yolo_conv_top_0/inst/col_idx_V_reg_16538[5]_i_2_n_0
    SLICE_X35Y75         LUT6 (Prop_lut6_I2_O)        0.124     8.926 r  design_1_i/yolo_conv_top_0/inst/select_ln895_1_reg_16563[0]_i_3/O
                         net (fo=2, routed)           0.767     9.692    design_1_i/yolo_conv_top_0/inst/select_ln895_1_reg_16563[0]_i_3_n_0
    SLICE_X36Y76         LUT6 (Prop_lut6_I3_O)        0.124     9.816 r  design_1_i/yolo_conv_top_0/inst/icmp_ln879_5_reg_16951[0]_i_1/O
                         net (fo=33, routed)          0.848    10.664    design_1_i/yolo_conv_top_0/inst/icmp_ln879_5_reg_169510
    SLICE_X53Y76         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/icmp_ln879_5_reg_16951_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7876, routed)        1.451    12.630    design_1_i/yolo_conv_top_0/inst/ap_clk
    SLICE_X53Y76         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/icmp_ln879_5_reg_16951_reg[0]/C
                         clock pessimism              0.129    12.759    
                         clock uncertainty           -0.154    12.605    
    SLICE_X53Y76         FDRE (Setup_fdre_C_CE)      -0.205    12.400    design_1_i/yolo_conv_top_0/inst/icmp_ln879_5_reg_16951_reg[0]
  -------------------------------------------------------------------
                         required time                         12.400    
                         arrival time                         -10.664    
  -------------------------------------------------------------------
                         slack                                  1.735    

Slack (MET) :             1.746ns  (required time - arrival time)
  Source:                 design_1_i/yolo_conv_top_0/inst/ap_enable_reg_pp2_iter1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_conv_top_0/inst/tmp_30_reg_17081_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.964ns  (logic 2.393ns (30.050%)  route 5.571ns (69.950%))
  Logic Levels:           8  (CARRY4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.630ns = ( 12.630 - 10.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7876, routed)        1.632     2.926    design_1_i/yolo_conv_top_0/inst/ap_clk
    SLICE_X37Y75         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/ap_enable_reg_pp2_iter1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y75         FDRE (Prop_fdre_C_Q)         0.419     3.345 r  design_1_i/yolo_conv_top_0/inst/ap_enable_reg_pp2_iter1_reg/Q
                         net (fo=103, routed)         1.409     4.754    design_1_i/yolo_conv_top_0/inst/ap_enable_reg_pp2_iter1_reg_n_0
    SLICE_X41Y82         LUT6 (Prop_lut6_I2_O)        0.297     5.051 f  design_1_i/yolo_conv_top_0/inst/icmp_ln95_reg_16509[0]_i_12/O
                         net (fo=1, routed)           0.802     5.853    design_1_i/yolo_conv_top_0/inst/icmp_ln95_reg_16509[0]_i_12_n_0
    SLICE_X42Y82         LUT6 (Prop_lut6_I0_O)        0.124     5.977 r  design_1_i/yolo_conv_top_0/inst/icmp_ln95_reg_16509[0]_i_6/O
                         net (fo=1, routed)           0.000     5.977    design_1_i/yolo_conv_top_0/inst/icmp_ln95_reg_16509[0]_i_6_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.510 r  design_1_i/yolo_conv_top_0/inst/icmp_ln95_reg_16509_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.510    design_1_i/yolo_conv_top_0/inst/icmp_ln95_reg_16509_reg[0]_i_2_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     6.791 f  design_1_i/yolo_conv_top_0/inst/icmp_ln95_reg_16509_reg[0]_i_1/CO[0]
                         net (fo=39, routed)          0.985     7.776    design_1_i/yolo_conv_top_0/inst/p_0_in392_in
    SLICE_X35Y73         LUT6 (Prop_lut6_I3_O)        0.367     8.143 r  design_1_i/yolo_conv_top_0/inst/col_idx_V_reg_16538[5]_i_2/O
                         net (fo=2, routed)           0.659     8.802    design_1_i/yolo_conv_top_0/inst/col_idx_V_reg_16538[5]_i_2_n_0
    SLICE_X35Y75         LUT6 (Prop_lut6_I2_O)        0.124     8.926 r  design_1_i/yolo_conv_top_0/inst/select_ln895_1_reg_16563[0]_i_3/O
                         net (fo=2, routed)           0.767     9.692    design_1_i/yolo_conv_top_0/inst/select_ln895_1_reg_16563[0]_i_3_n_0
    SLICE_X36Y76         LUT6 (Prop_lut6_I3_O)        0.124     9.816 r  design_1_i/yolo_conv_top_0/inst/icmp_ln879_5_reg_16951[0]_i_1/O
                         net (fo=33, routed)          0.949    10.766    design_1_i/yolo_conv_top_0/inst/out_stream_group_31_fifo_U/icmp_ln879_5_reg_169510
    SLICE_X51Y73         LUT5 (Prop_lut5_I2_O)        0.124    10.890 r  design_1_i/yolo_conv_top_0/inst/out_stream_group_31_fifo_U/tmp_30_reg_17081[0]_i_1/O
                         net (fo=1, routed)           0.000    10.890    design_1_i/yolo_conv_top_0/inst/out_stream_group_31_fifo_U_n_1
    SLICE_X51Y73         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/tmp_30_reg_17081_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7876, routed)        1.451    12.630    design_1_i/yolo_conv_top_0/inst/ap_clk
    SLICE_X51Y73         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/tmp_30_reg_17081_reg[0]/C
                         clock pessimism              0.129    12.759    
                         clock uncertainty           -0.154    12.605    
    SLICE_X51Y73         FDRE (Setup_fdre_C_D)        0.031    12.636    design_1_i/yolo_conv_top_0/inst/tmp_30_reg_17081_reg[0]
  -------------------------------------------------------------------
                         required time                         12.636    
                         arrival time                         -10.890    
  -------------------------------------------------------------------
                         slack                                  1.746    

Slack (MET) :             1.748ns  (required time - arrival time)
  Source:                 design_1_i/yolo_conv_top_0/inst/input_ch_V_read_reg_15317_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_conv_top_0/inst/mul_ln56_1_reg_15642_reg/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.116ns  (logic 1.525ns (37.050%)  route 2.591ns (62.950%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7876, routed)        1.682     2.976    design_1_i/yolo_conv_top_0/inst/ap_clk
    SLICE_X31Y72         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/input_ch_V_read_reg_15317_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDRE (Prop_fdre_C_Q)         0.456     3.432 r  design_1_i/yolo_conv_top_0/inst/input_ch_V_read_reg_15317_reg[2]/Q
                         net (fo=6, routed)           1.191     4.623    design_1_i/yolo_conv_top_0/inst/input_ch_V_read_reg_15317[2]
    SLICE_X30Y71         LUT6 (Prop_lut6_I1_O)        0.124     4.747 r  design_1_i/yolo_conv_top_0/inst/mul_ln56_1_reg_15642_reg_i_7/O
                         net (fo=2, routed)           0.592     5.339    design_1_i/yolo_conv_top_0/inst/mul_ln56_1_reg_15642_reg_i_7_n_0
    SLICE_X31Y71         LUT6 (Prop_lut6_I0_O)        0.124     5.463 r  design_1_i/yolo_conv_top_0/inst/mul_ln56_1_reg_15642_reg_i_11/O
                         net (fo=1, routed)           0.000     5.463    design_1_i/yolo_conv_top_0/inst/mul_ln56_1_reg_15642_reg_i_11_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.013 r  design_1_i/yolo_conv_top_0/inst/mul_ln56_1_reg_15642_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.013    design_1_i/yolo_conv_top_0/inst/mul_ln56_1_reg_15642_reg_i_3_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.284 r  design_1_i/yolo_conv_top_0/inst/mul_ln56_1_reg_15642_reg_i_2/CO[0]
                         net (fo=1, routed)           0.808     7.092    design_1_i/yolo_conv_top_0/inst/A[8]
    DSP48_X2Y28          DSP48E1                                      r  design_1_i/yolo_conv_top_0/inst/mul_ln56_1_reg_15642_reg/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7876, routed)        1.557    12.736    design_1_i/yolo_conv_top_0/inst/ap_clk
    DSP48_X2Y28          DSP48E1                                      r  design_1_i/yolo_conv_top_0/inst/mul_ln56_1_reg_15642_reg/CLK
                         clock pessimism              0.229    12.966    
                         clock uncertainty           -0.154    12.811    
    DSP48_X2Y28          DSP48E1 (Setup_dsp48e1_CLK_A[8])
                                                     -3.971     8.840    design_1_i/yolo_conv_top_0/inst/mul_ln56_1_reg_15642_reg
  -------------------------------------------------------------------
                         required time                          8.840    
                         arrival time                          -7.092    
  -------------------------------------------------------------------
                         slack                                  1.748    

Slack (MET) :             1.751ns  (required time - arrival time)
  Source:                 design_1_i/yolo_conv_top_0/inst/ap_enable_reg_pp2_iter1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_conv_top_0/inst/tmp_4_reg_16973_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.960ns  (logic 2.393ns (30.062%)  route 5.567ns (69.938%))
  Logic Levels:           8  (CARRY4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 12.634 - 10.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7876, routed)        1.632     2.926    design_1_i/yolo_conv_top_0/inst/ap_clk
    SLICE_X37Y75         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/ap_enable_reg_pp2_iter1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y75         FDRE (Prop_fdre_C_Q)         0.419     3.345 r  design_1_i/yolo_conv_top_0/inst/ap_enable_reg_pp2_iter1_reg/Q
                         net (fo=103, routed)         1.409     4.754    design_1_i/yolo_conv_top_0/inst/ap_enable_reg_pp2_iter1_reg_n_0
    SLICE_X41Y82         LUT6 (Prop_lut6_I2_O)        0.297     5.051 f  design_1_i/yolo_conv_top_0/inst/icmp_ln95_reg_16509[0]_i_12/O
                         net (fo=1, routed)           0.802     5.853    design_1_i/yolo_conv_top_0/inst/icmp_ln95_reg_16509[0]_i_12_n_0
    SLICE_X42Y82         LUT6 (Prop_lut6_I0_O)        0.124     5.977 r  design_1_i/yolo_conv_top_0/inst/icmp_ln95_reg_16509[0]_i_6/O
                         net (fo=1, routed)           0.000     5.977    design_1_i/yolo_conv_top_0/inst/icmp_ln95_reg_16509[0]_i_6_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.510 r  design_1_i/yolo_conv_top_0/inst/icmp_ln95_reg_16509_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.510    design_1_i/yolo_conv_top_0/inst/icmp_ln95_reg_16509_reg[0]_i_2_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     6.791 f  design_1_i/yolo_conv_top_0/inst/icmp_ln95_reg_16509_reg[0]_i_1/CO[0]
                         net (fo=39, routed)          0.985     7.776    design_1_i/yolo_conv_top_0/inst/p_0_in392_in
    SLICE_X35Y73         LUT6 (Prop_lut6_I3_O)        0.367     8.143 r  design_1_i/yolo_conv_top_0/inst/col_idx_V_reg_16538[5]_i_2/O
                         net (fo=2, routed)           0.659     8.802    design_1_i/yolo_conv_top_0/inst/col_idx_V_reg_16538[5]_i_2_n_0
    SLICE_X35Y75         LUT6 (Prop_lut6_I2_O)        0.124     8.926 r  design_1_i/yolo_conv_top_0/inst/select_ln895_1_reg_16563[0]_i_3/O
                         net (fo=2, routed)           0.767     9.692    design_1_i/yolo_conv_top_0/inst/select_ln895_1_reg_16563[0]_i_3_n_0
    SLICE_X36Y76         LUT6 (Prop_lut6_I3_O)        0.124     9.816 r  design_1_i/yolo_conv_top_0/inst/icmp_ln879_5_reg_16951[0]_i_1/O
                         net (fo=33, routed)          0.946    10.762    design_1_i/yolo_conv_top_0/inst/out_stream_group_4_s_fifo_U/icmp_ln879_5_reg_169510
    SLICE_X52Y79         LUT5 (Prop_lut5_I2_O)        0.124    10.886 r  design_1_i/yolo_conv_top_0/inst/out_stream_group_4_s_fifo_U/tmp_4_reg_16973[0]_i_1/O
                         net (fo=1, routed)           0.000    10.886    design_1_i/yolo_conv_top_0/inst/out_stream_group_4_s_fifo_U_n_2
    SLICE_X52Y79         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/tmp_4_reg_16973_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7876, routed)        1.455    12.634    design_1_i/yolo_conv_top_0/inst/ap_clk
    SLICE_X52Y79         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/tmp_4_reg_16973_reg[0]/C
                         clock pessimism              0.129    12.763    
                         clock uncertainty           -0.154    12.609    
    SLICE_X52Y79         FDRE (Setup_fdre_C_D)        0.029    12.638    design_1_i/yolo_conv_top_0/inst/tmp_4_reg_16973_reg[0]
  -------------------------------------------------------------------
                         required time                         12.638    
                         arrival time                         -10.886    
  -------------------------------------------------------------------
                         slack                                  1.751    

Slack (MET) :             1.758ns  (required time - arrival time)
  Source:                 design_1_i/yolo_conv_top_0/inst/ap_enable_reg_pp2_iter1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_conv_top_0/inst/tmp_13_reg_17013_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.997ns  (logic 2.393ns (29.922%)  route 5.604ns (70.078%))
  Logic Levels:           8  (CARRY4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.630ns = ( 12.630 - 10.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7876, routed)        1.632     2.926    design_1_i/yolo_conv_top_0/inst/ap_clk
    SLICE_X37Y75         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/ap_enable_reg_pp2_iter1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y75         FDRE (Prop_fdre_C_Q)         0.419     3.345 r  design_1_i/yolo_conv_top_0/inst/ap_enable_reg_pp2_iter1_reg/Q
                         net (fo=103, routed)         1.409     4.754    design_1_i/yolo_conv_top_0/inst/ap_enable_reg_pp2_iter1_reg_n_0
    SLICE_X41Y82         LUT6 (Prop_lut6_I2_O)        0.297     5.051 f  design_1_i/yolo_conv_top_0/inst/icmp_ln95_reg_16509[0]_i_12/O
                         net (fo=1, routed)           0.802     5.853    design_1_i/yolo_conv_top_0/inst/icmp_ln95_reg_16509[0]_i_12_n_0
    SLICE_X42Y82         LUT6 (Prop_lut6_I0_O)        0.124     5.977 r  design_1_i/yolo_conv_top_0/inst/icmp_ln95_reg_16509[0]_i_6/O
                         net (fo=1, routed)           0.000     5.977    design_1_i/yolo_conv_top_0/inst/icmp_ln95_reg_16509[0]_i_6_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.510 r  design_1_i/yolo_conv_top_0/inst/icmp_ln95_reg_16509_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.510    design_1_i/yolo_conv_top_0/inst/icmp_ln95_reg_16509_reg[0]_i_2_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     6.791 f  design_1_i/yolo_conv_top_0/inst/icmp_ln95_reg_16509_reg[0]_i_1/CO[0]
                         net (fo=39, routed)          0.985     7.776    design_1_i/yolo_conv_top_0/inst/p_0_in392_in
    SLICE_X35Y73         LUT6 (Prop_lut6_I3_O)        0.367     8.143 r  design_1_i/yolo_conv_top_0/inst/col_idx_V_reg_16538[5]_i_2/O
                         net (fo=2, routed)           0.659     8.802    design_1_i/yolo_conv_top_0/inst/col_idx_V_reg_16538[5]_i_2_n_0
    SLICE_X35Y75         LUT6 (Prop_lut6_I2_O)        0.124     8.926 r  design_1_i/yolo_conv_top_0/inst/select_ln895_1_reg_16563[0]_i_3/O
                         net (fo=2, routed)           0.767     9.692    design_1_i/yolo_conv_top_0/inst/select_ln895_1_reg_16563[0]_i_3_n_0
    SLICE_X36Y76         LUT6 (Prop_lut6_I3_O)        0.124     9.816 r  design_1_i/yolo_conv_top_0/inst/icmp_ln879_5_reg_16951[0]_i_1/O
                         net (fo=33, routed)          0.983    10.799    design_1_i/yolo_conv_top_0/inst/out_stream_group_14_fifo_U/icmp_ln879_5_reg_169510
    SLICE_X50Y73         LUT5 (Prop_lut5_I2_O)        0.124    10.923 r  design_1_i/yolo_conv_top_0/inst/out_stream_group_14_fifo_U/tmp_13_reg_17013[0]_i_1/O
                         net (fo=1, routed)           0.000    10.923    design_1_i/yolo_conv_top_0/inst/out_stream_group_14_fifo_U_n_6
    SLICE_X50Y73         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/tmp_13_reg_17013_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7876, routed)        1.451    12.630    design_1_i/yolo_conv_top_0/inst/ap_clk
    SLICE_X50Y73         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/tmp_13_reg_17013_reg[0]/C
                         clock pessimism              0.129    12.759    
                         clock uncertainty           -0.154    12.605    
    SLICE_X50Y73         FDRE (Setup_fdre_C_D)        0.077    12.682    design_1_i/yolo_conv_top_0/inst/tmp_13_reg_17013_reg[0]
  -------------------------------------------------------------------
                         required time                         12.682    
                         arrival time                         -10.923    
  -------------------------------------------------------------------
                         slack                                  1.758    

Slack (MET) :             1.765ns  (required time - arrival time)
  Source:                 design_1_i/yolo_conv_top_0/inst/ap_enable_reg_pp2_iter1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_conv_top_0/inst/tmp_22_reg_17049_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.994ns  (logic 2.393ns (29.933%)  route 5.601ns (70.067%))
  Logic Levels:           8  (CARRY4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.630ns = ( 12.630 - 10.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7876, routed)        1.632     2.926    design_1_i/yolo_conv_top_0/inst/ap_clk
    SLICE_X37Y75         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/ap_enable_reg_pp2_iter1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y75         FDRE (Prop_fdre_C_Q)         0.419     3.345 r  design_1_i/yolo_conv_top_0/inst/ap_enable_reg_pp2_iter1_reg/Q
                         net (fo=103, routed)         1.409     4.754    design_1_i/yolo_conv_top_0/inst/ap_enable_reg_pp2_iter1_reg_n_0
    SLICE_X41Y82         LUT6 (Prop_lut6_I2_O)        0.297     5.051 f  design_1_i/yolo_conv_top_0/inst/icmp_ln95_reg_16509[0]_i_12/O
                         net (fo=1, routed)           0.802     5.853    design_1_i/yolo_conv_top_0/inst/icmp_ln95_reg_16509[0]_i_12_n_0
    SLICE_X42Y82         LUT6 (Prop_lut6_I0_O)        0.124     5.977 r  design_1_i/yolo_conv_top_0/inst/icmp_ln95_reg_16509[0]_i_6/O
                         net (fo=1, routed)           0.000     5.977    design_1_i/yolo_conv_top_0/inst/icmp_ln95_reg_16509[0]_i_6_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.510 r  design_1_i/yolo_conv_top_0/inst/icmp_ln95_reg_16509_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.510    design_1_i/yolo_conv_top_0/inst/icmp_ln95_reg_16509_reg[0]_i_2_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     6.791 f  design_1_i/yolo_conv_top_0/inst/icmp_ln95_reg_16509_reg[0]_i_1/CO[0]
                         net (fo=39, routed)          0.985     7.776    design_1_i/yolo_conv_top_0/inst/p_0_in392_in
    SLICE_X35Y73         LUT6 (Prop_lut6_I3_O)        0.367     8.143 r  design_1_i/yolo_conv_top_0/inst/col_idx_V_reg_16538[5]_i_2/O
                         net (fo=2, routed)           0.659     8.802    design_1_i/yolo_conv_top_0/inst/col_idx_V_reg_16538[5]_i_2_n_0
    SLICE_X35Y75         LUT6 (Prop_lut6_I2_O)        0.124     8.926 r  design_1_i/yolo_conv_top_0/inst/select_ln895_1_reg_16563[0]_i_3/O
                         net (fo=2, routed)           0.767     9.692    design_1_i/yolo_conv_top_0/inst/select_ln895_1_reg_16563[0]_i_3_n_0
    SLICE_X36Y76         LUT6 (Prop_lut6_I3_O)        0.124     9.816 r  design_1_i/yolo_conv_top_0/inst/icmp_ln879_5_reg_16951[0]_i_1/O
                         net (fo=33, routed)          0.980    10.796    design_1_i/yolo_conv_top_0/inst/out_stream_group_23_fifo_U/icmp_ln879_5_reg_169510
    SLICE_X50Y73         LUT5 (Prop_lut5_I2_O)        0.124    10.920 r  design_1_i/yolo_conv_top_0/inst/out_stream_group_23_fifo_U/tmp_22_reg_17049[0]_i_1/O
                         net (fo=1, routed)           0.000    10.920    design_1_i/yolo_conv_top_0/inst/out_stream_group_23_fifo_U_n_4
    SLICE_X50Y73         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/tmp_22_reg_17049_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7876, routed)        1.451    12.630    design_1_i/yolo_conv_top_0/inst/ap_clk
    SLICE_X50Y73         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/tmp_22_reg_17049_reg[0]/C
                         clock pessimism              0.129    12.759    
                         clock uncertainty           -0.154    12.605    
    SLICE_X50Y73         FDRE (Setup_fdre_C_D)        0.081    12.686    design_1_i/yolo_conv_top_0/inst/tmp_22_reg_17049_reg[0]
  -------------------------------------------------------------------
                         required time                         12.686    
                         arrival time                         -10.920    
  -------------------------------------------------------------------
                         slack                                  1.765    

Slack (MET) :             1.768ns  (required time - arrival time)
  Source:                 design_1_i/yolo_conv_top_0/inst/ap_enable_reg_pp2_iter1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_conv_top_0/inst/tmp_29_reg_17077_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.987ns  (logic 2.393ns (29.960%)  route 5.594ns (70.040%))
  Logic Levels:           8  (CARRY4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.628ns = ( 12.628 - 10.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7876, routed)        1.632     2.926    design_1_i/yolo_conv_top_0/inst/ap_clk
    SLICE_X37Y75         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/ap_enable_reg_pp2_iter1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y75         FDRE (Prop_fdre_C_Q)         0.419     3.345 r  design_1_i/yolo_conv_top_0/inst/ap_enable_reg_pp2_iter1_reg/Q
                         net (fo=103, routed)         1.409     4.754    design_1_i/yolo_conv_top_0/inst/ap_enable_reg_pp2_iter1_reg_n_0
    SLICE_X41Y82         LUT6 (Prop_lut6_I2_O)        0.297     5.051 f  design_1_i/yolo_conv_top_0/inst/icmp_ln95_reg_16509[0]_i_12/O
                         net (fo=1, routed)           0.802     5.853    design_1_i/yolo_conv_top_0/inst/icmp_ln95_reg_16509[0]_i_12_n_0
    SLICE_X42Y82         LUT6 (Prop_lut6_I0_O)        0.124     5.977 r  design_1_i/yolo_conv_top_0/inst/icmp_ln95_reg_16509[0]_i_6/O
                         net (fo=1, routed)           0.000     5.977    design_1_i/yolo_conv_top_0/inst/icmp_ln95_reg_16509[0]_i_6_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.510 r  design_1_i/yolo_conv_top_0/inst/icmp_ln95_reg_16509_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.510    design_1_i/yolo_conv_top_0/inst/icmp_ln95_reg_16509_reg[0]_i_2_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     6.791 f  design_1_i/yolo_conv_top_0/inst/icmp_ln95_reg_16509_reg[0]_i_1/CO[0]
                         net (fo=39, routed)          0.985     7.776    design_1_i/yolo_conv_top_0/inst/p_0_in392_in
    SLICE_X35Y73         LUT6 (Prop_lut6_I3_O)        0.367     8.143 r  design_1_i/yolo_conv_top_0/inst/col_idx_V_reg_16538[5]_i_2/O
                         net (fo=2, routed)           0.659     8.802    design_1_i/yolo_conv_top_0/inst/col_idx_V_reg_16538[5]_i_2_n_0
    SLICE_X35Y75         LUT6 (Prop_lut6_I2_O)        0.124     8.926 r  design_1_i/yolo_conv_top_0/inst/select_ln895_1_reg_16563[0]_i_3/O
                         net (fo=2, routed)           0.767     9.692    design_1_i/yolo_conv_top_0/inst/select_ln895_1_reg_16563[0]_i_3_n_0
    SLICE_X36Y76         LUT6 (Prop_lut6_I3_O)        0.124     9.816 r  design_1_i/yolo_conv_top_0/inst/icmp_ln879_5_reg_16951[0]_i_1/O
                         net (fo=33, routed)          0.973    10.789    design_1_i/yolo_conv_top_0/inst/out_stream_group_30_fifo_U/icmp_ln879_5_reg_169510
    SLICE_X50Y74         LUT5 (Prop_lut5_I2_O)        0.124    10.913 r  design_1_i/yolo_conv_top_0/inst/out_stream_group_30_fifo_U/tmp_29_reg_17077[0]_i_1/O
                         net (fo=1, routed)           0.000    10.913    design_1_i/yolo_conv_top_0/inst/out_stream_group_30_fifo_U_n_2
    SLICE_X50Y74         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/tmp_29_reg_17077_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7876, routed)        1.449    12.628    design_1_i/yolo_conv_top_0/inst/ap_clk
    SLICE_X50Y74         FDRE                                         r  design_1_i/yolo_conv_top_0/inst/tmp_29_reg_17077_reg[0]/C
                         clock pessimism              0.129    12.757    
                         clock uncertainty           -0.154    12.603    
    SLICE_X50Y74         FDRE (Setup_fdre_C_D)        0.079    12.682    design_1_i/yolo_conv_top_0/inst/tmp_29_reg_17077_reg[0]
  -------------------------------------------------------------------
                         required time                         12.682    
                         arrival time                         -10.913    
  -------------------------------------------------------------------
                         slack                                  1.768    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1064]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.164ns (42.155%)  route 0.225ns (57.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7876, routed)        0.574     0.910    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/m_axi_mm2s_aclk
    SLICE_X26Y51         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y51         FDRE (Prop_fdre_C_Q)         0.164     1.074 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[3]/Q
                         net (fo=2, routed)           0.225     1.299    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1144]_0[8]
    SLICE_X25Y49         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1064]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7876, routed)        0.860     1.226    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/aclk
    SLICE_X25Y49         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1064]/C
                         clock pessimism             -0.030     1.196    
    SLICE_X25Y49         FDRE (Hold_fdre_C_D)         0.066     1.262    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1064]
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][102]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7876, routed)        0.596     0.932    design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X13Y46         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][102]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][102]/Q
                         net (fo=1, routed)           0.056     1.128    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/DIA0
    SLICE_X12Y46         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7876, routed)        0.865     1.231    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/WCLK
    SLICE_X12Y46         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
                         clock pessimism             -0.286     0.944    
    SLICE_X12Y46         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.091    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][120]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7876, routed)        0.597     0.933    design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X13Y47         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][120]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.141     1.074 r  design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][120]/Q
                         net (fo=1, routed)           0.056     1.129    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/DIA0
    SLICE_X12Y47         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7876, routed)        0.866     1.232    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/WCLK
    SLICE_X12Y47         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMA/CLK
                         clock pessimism             -0.286     0.946    
    SLICE_X12Y47         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.092    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMA
  -------------------------------------------------------------------
                         required time                         -1.093    
                         arrival time                           1.129    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][84]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7876, routed)        0.595     0.931    design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X13Y41         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][84]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][84]/Q
                         net (fo=1, routed)           0.056     1.127    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/DIA0
    SLICE_X12Y41         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7876, routed)        0.864     1.230    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/WCLK
    SLICE_X12Y41         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA/CLK
                         clock pessimism             -0.286     0.944    
    SLICE_X12Y41         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.090    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.127    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.955%)  route 0.241ns (63.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7876, routed)        0.557     0.893    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X43Y51         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[11]/Q
                         net (fo=2, routed)           0.241     1.274    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[11]
    SLICE_X43Y48         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7876, routed)        0.830     1.196    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X43Y48         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[27]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X43Y48         FDRE (Hold_fdre_C_D)         0.070     1.236    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i_reg[1139]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i_reg[1139]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.182%)  route 0.200ns (51.818%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7876, routed)        0.591     0.927    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/aclk
    SLICE_X31Y48         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i_reg[1139]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i_reg[1139]/Q
                         net (fo=2, routed)           0.200     1.268    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/Q[44]
    SLICE_X29Y51         LUT3 (Prop_lut3_I1_O)        0.045     1.313 r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i[1139]_i_1/O
                         net (fo=1, routed)           0.000     1.313    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i[1139]_i_1_n_0
    SLICE_X29Y51         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i_reg[1139]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7876, routed)        0.845     1.211    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/aclk
    SLICE_X29Y51         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i_reg[1139]/C
                         clock pessimism             -0.030     1.181    
    SLICE_X29Y51         FDRE (Hold_fdre_C_D)         0.092     1.273    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i_reg[1139]
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.071%)  route 0.115ns (44.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7876, routed)        0.573     0.909    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X29Y87         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.115     1.165    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[32]
    SLICE_X26Y87         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7876, routed)        0.839     1.205    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y87         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
                         clock pessimism             -0.264     0.941    
    SLICE_X26Y87         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.124    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.165    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.252ns (59.608%)  route 0.171ns (40.392%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7876, routed)        0.556     0.892    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X43Y53         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[18]/Q
                         net (fo=1, routed)           0.171     1.203    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/data[2]
    SLICE_X43Y49         LUT3 (Prop_lut3_I0_O)        0.045     1.248 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_5/O
                         net (fo=1, routed)           0.000     1.248    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_5_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.314 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.314    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[0]_i_2_n_5
    SLICE_X43Y49         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7876, routed)        0.830     1.196    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X43Y49         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[2]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X43Y49         FDRE (Hold_fdre_C_D)         0.105     1.271    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.249ns (58.898%)  route 0.174ns (41.102%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7876, routed)        0.556     0.892    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X49Y51         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y51         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[15]/Q
                         net (fo=1, routed)           0.174     1.206    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg_n_0_[15]
    SLICE_X49Y47         LUT3 (Prop_lut3_I0_O)        0.045     1.251 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[12]_i_2/O
                         net (fo=1, routed)           0.000     1.251    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[12]_i_2_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.314 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.314    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh_reg[12]_i_1_n_4
    SLICE_X49Y47         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7876, routed)        0.830     1.196    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X49Y47         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh_reg[15]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X49Y47         FDRE (Hold_fdre_C_D)         0.105     1.271    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.324%)  route 0.237ns (62.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7876, routed)        0.555     0.891    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X48Y55         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y55         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[4]/Q
                         net (fo=3, routed)           0.237     1.268    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[4]
    SLICE_X51Y56         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7876, routed)        0.820     1.186    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X51Y56         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[4]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X51Y56         FDRE (Hold_fdre_C_D)         0.071     1.222    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.687         10.000      6.313      DSP48_X2Y28     design_1_i/yolo_conv_top_0/inst/mul_ln56_1_reg_15642_reg/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y8     design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y8     design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6     design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6     design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y12    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y12    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y5     design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y5     design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y36    design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y36    design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y36    design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y36    design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y36    design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y36    design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y36    design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y36    design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y35    design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y35    design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X18Y38    design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y42    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y42    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y42    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y42    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y42    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y42    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X18Y38    design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X18Y38    design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X18Y38    design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMB_D1/CLK



