
-- VHDL netlist produced by program ldbanno, Version Diamond (64-bit) 3.12.0.240.2

-- ldbanno -n VHDL -o Ext10GenDvi_A_vho.vho -w -neg -gui -msgset C:/Users/cypri/Documents/GIT/PGE/05_CustumerRelationship/ProjetsDiamonds/GenVideo/Diamond1.4/promote.xml Ext10GenDvi_A.ncd 
-- Netlist created on Mon Mar 08 17:06:03 2021
-- Netlist written on Mon Mar 08 17:07:09 2021
-- Design is for device LFE3-70EA
-- Design is for package FPBGA672
-- Design is for performance grade 7

-- entity ec3iobuf
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity ec3iobuf is
    port (I: in Std_logic; T: in Std_logic; Z: out Std_logic; 
          PAD: out Std_logic; PADI: in Std_logic);

    ATTRIBUTE Vital_Level0 OF ec3iobuf : ENTITY IS TRUE;

  end ec3iobuf;

  architecture Structure of ec3iobuf is
    component IBPU
      port (I: in Std_logic; O: out Std_logic);
    end component;
    component OBZPU
      port (I: in Std_logic; T: in Std_logic; O: out Std_logic);
    end component;
  begin
    INST1: IBPU
      port map (I=>PADI, O=>Z);
    INST2: OBZPU
      port map (I=>I, T=>T, O=>PAD);
  end Structure;

-- entity inverter
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity inverter is
    port (I: in Std_logic; Z: out Std_logic);

    ATTRIBUTE Vital_Level0 OF inverter : ENTITY IS TRUE;

  end inverter;

  architecture Structure of inverter is
    component INV
      port (A: in Std_logic; Z: out Std_logic);
    end component;
  begin
    INST1: INV
      port map (A=>I, Z=>Z);
  end Structure;

-- entity PinSdaB
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity PinSdaB is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "PinSdaB";

      tipd_PADDT  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_PADDO  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_PinSdaS  	: VitalDelayType01 := (0 ns, 0 ns);

        tpd_PADDT_PinSdaS	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        ;

        tpd_PADDO_PinSdaS	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        ;
      tpd_PinSdaS_PADDI	 : VitalDelayType01 := (0 ns, 0 ns);
      tperiod_PinSdaS 	: VitalDelayType := 0 ns;
      tpw_PinSdaS_posedge	: VitalDelayType := 0 ns;
      tpw_PinSdaS_negedge	: VitalDelayType := 0 ns;

        tpd_PinSdaS_PinSdaS	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (PADDI: out Std_logic; PADDT: in Std_logic; PADDO: in Std_logic; 
          PinSdaS: inout Std_logic);

    ATTRIBUTE Vital_Level0 OF PinSdaB : ENTITY IS TRUE;

  end PinSdaB;

  architecture Structure of PinSdaB is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal PADDI_out 	: std_logic := 'X';
    signal PADDT_ipd 	: std_logic := 'X';
    signal PADDO_ipd 	: std_logic := 'X';
    signal PinSdaS_ipd 	: std_logic := 'X';
    signal PinSdaS_out 	: std_logic := 'Z';

    signal PADDT_NOTIN: Std_logic;
    component ec3iobuf
      port (I: in Std_logic; T: in Std_logic; Z: out Std_logic; 
            PAD: out Std_logic; PADI: in Std_logic);
    end component;
    component inverter
      port (I: in Std_logic; Z: out Std_logic);
    end component;
  begin
    PinSda_pad: ec3iobuf
      port map (I=>PADDO_ipd, T=>PADDT_NOTIN, Z=>PADDI_out, PAD=>PinSdaS_out, 
                PADI=>PinSdaS_ipd);
    PADDT_INVERTERIN: inverter
      port map (I=>PADDT_ipd, Z=>PADDT_NOTIN);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(PADDT_ipd, PADDT, tipd_PADDT);
      VitalWireDelay(PADDO_ipd, PADDO, tipd_PADDO);
      VitalWireDelay(PinSdaS_ipd, PinSdaS, tipd_PinSdaS);
    END BLOCK;

    VitalBehavior : PROCESS (PADDI_out, PADDT_ipd, PADDO_ipd, PinSdaS_ipd, 
      PinSdaS_out)
    VARIABLE PADDI_zd         	: std_logic := 'X';
    VARIABLE PADDI_GlitchData 	: VitalGlitchDataType;
    VARIABLE PinSdaS_zd         	: std_logic := 'X';
    VARIABLE PinSdaS_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_PinSdaS_PinSdaS          	: x01 := '0';
    VARIABLE periodcheckinfo_PinSdaS	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalPeriodPulseCheck (
        TestSignal => PinSdaS_ipd,
        TestSignalName => "PinSdaS",
        Period => tperiod_PinSdaS,
        PulseWidthHigh => tpw_PinSdaS_posedge,
        PulseWidthLow => tpw_PinSdaS_negedge,
        PeriodData => periodcheckinfo_PinSdaS,
        Violation => tviol_PinSdaS_PinSdaS,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    PADDI_zd 	:= PADDI_out;
    PinSdaS_zd 	:= PinSdaS_out;

    VitalPathDelay01 (
      OutSignal => PADDI, OutSignalName => "PADDI", OutTemp => PADDI_zd,
      Paths      => (0 => (InputChangeTime => PinSdaS_ipd'last_event,
                           PathDelay => tpd_PinSdaS_PADDI,
                           PathCondition => TRUE)),
      GlitchData => PADDI_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01Z (
      OutSignal => PinSdaS, OutSignalName => "PinSdaS", OutTemp => PinSdaS_zd,
      Paths      => (0 => (InputChangeTime => PADDT_ipd'last_event,
                           PathDelay => tpd_PADDT_PinSdaS,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => PADDO_ipd'last_event,
                           PathDelay => tpd_PADDO_PinSdaS,
                           PathCondition => TRUE)),
      GlitchData => PinSdaS_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity smuxlregsre
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity smuxlregsre is
    port (D0: in Std_logic; SP: in Std_logic; CK: in Std_logic; 
          LSR: in Std_logic; Q: out Std_logic);

    ATTRIBUTE Vital_Level0 OF smuxlregsre : ENTITY IS TRUE;

  end smuxlregsre;

  architecture Structure of smuxlregsre is
    component IFS1P3DX
      generic (GSR: String);
      port (D: in Std_logic; SP: in Std_logic; SCLK: in Std_logic; 
            CD: in Std_logic; Q: out Std_logic);
    end component;
  begin
    INST01: IFS1P3DX
      generic map (GSR => "DISABLED")
      port map (D=>D0, SP=>SP, SCLK=>CK, CD=>LSR, Q=>Q);
  end Structure;

-- entity gndB
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity gndB is
    port (PWR0: out Std_logic);

    ATTRIBUTE Vital_Level0 OF gndB : ENTITY IS TRUE;

  end gndB;

  architecture Structure of gndB is
    component VLO
      port (Z: out Std_logic);
    end component;
  begin
    INST1: VLO
      port map (Z=>PWR0);
  end Structure;

-- entity PinSda_MGIOL
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity PinSda_MGIOL is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "PinSda_MGIOL";

      tipd_DI  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_CLK  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_CE  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLK_INB	 : VitalDelayType01 := (0 ns, 0 ns);
      ticd_CLK	: VitalDelayType := 0 ns;
      tisd_DI_CLK	: VitalDelayType := 0 ns;
      tsetup_DI_CLK_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DI_CLK_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_CE_CLK	: VitalDelayType := 0 ns;
      tsetup_CE_CLK_noedge_posedge	: VitalDelayType := 0 ns;
      thold_CE_CLK_noedge_posedge	: VitalDelayType := 0 ns;
      tperiod_CLK 	: VitalDelayType := 0 ns;
      tpw_CLK_posedge	: VitalDelayType := 0 ns;
      tpw_CLK_negedge	: VitalDelayType := 0 ns);

    port (DI: in Std_logic; CLK: in Std_logic; CE: in Std_logic; 
          INB: out Std_logic);

    ATTRIBUTE Vital_Level0 OF PinSda_MGIOL : ENTITY IS TRUE;

  end PinSda_MGIOL;

  architecture Structure of PinSda_MGIOL is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal DI_ipd 	: std_logic := 'X';
    signal DI_dly 	: std_logic := 'X';
    signal CLK_ipd 	: std_logic := 'X';
    signal CLK_dly 	: std_logic := 'X';
    signal CE_ipd 	: std_logic := 'X';
    signal CE_dly 	: std_logic := 'X';
    signal INB_out 	: std_logic := 'X';

    signal GNDI: Std_logic;
    component smuxlregsre
      port (D0: in Std_logic; SP: in Std_logic; CK: in Std_logic; 
            LSR: in Std_logic; Q: out Std_logic);
    end component;
    component gndB
      port (PWR0: out Std_logic);
    end component;
  begin
    uMaster_uDevice_DatSrRio_0: smuxlregsre
      port map (D0=>DI_dly, SP=>CE_dly, CK=>CLK_dly, LSR=>GNDI, Q=>INB_out);
    DRIVEGND: gndB
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(DI_ipd, DI, tipd_DI);
      VitalWireDelay(CLK_ipd, CLK, tipd_CLK);
      VitalWireDelay(CE_ipd, CE, tipd_CE);
    END BLOCK;

    --  Setup and Hold DELAYs
    SignalDelay : BLOCK
    BEGIN
      VitalSignalDelay(DI_dly, DI_ipd, tisd_DI_CLK);
      VitalSignalDelay(CLK_dly, CLK_ipd, ticd_CLK);
      VitalSignalDelay(CE_dly, CE_ipd, tisd_CE_CLK);
    END BLOCK;

    VitalBehavior : PROCESS (DI_dly, CLK_dly, CE_dly, INB_out)
    VARIABLE INB_zd         	: std_logic := 'X';
    VARIABLE INB_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_DI_CLK       	: x01 := '0';
    VARIABLE DI_CLK_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_CE_CLK       	: x01 := '0';
    VARIABLE CE_CLK_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_CLK_CLK          	: x01 := '0';
    VARIABLE periodcheckinfo_CLK	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalSetupHoldCheck (
        TestSignal => DI_dly,
        TestSignalName => "DI",
        TestDelay => tisd_DI_CLK,
        RefSignal => CLK_dly,
        RefSignalName => "CLK",
        RefDelay => ticd_CLK,
        SetupHigh => tsetup_DI_CLK_noedge_posedge,
        SetupLow => tsetup_DI_CLK_noedge_posedge,
        HoldHigh => thold_DI_CLK_noedge_posedge,
        HoldLow => thold_DI_CLK_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DI_CLK_TimingDatash,
        Violation => tviol_DI_CLK,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => CE_dly,
        TestSignalName => "CE",
        TestDelay => tisd_CE_CLK,
        RefSignal => CLK_dly,
        RefSignalName => "CLK",
        RefDelay => ticd_CLK,
        SetupHigh => tsetup_CE_CLK_noedge_posedge,
        SetupLow => tsetup_CE_CLK_noedge_posedge,
        HoldHigh => thold_CE_CLK_noedge_posedge,
        HoldLow => thold_CE_CLK_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => CE_CLK_TimingDatash,
        Violation => tviol_CE_CLK,
        MsgSeverity => warning);
      VitalPeriodPulseCheck (
        TestSignal => CLK_ipd,
        TestSignalName => "CLK",
        Period => tperiod_CLK,
        PulseWidthHigh => tpw_CLK_posedge,
        PulseWidthLow => tpw_CLK_negedge,
        PeriodData => periodcheckinfo_CLK,
        Violation => tviol_CLK_CLK,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    INB_zd 	:= INB_out;

    VitalPathDelay01 (
      OutSignal => INB, OutSignalName => "INB", OutTemp => INB_zd,
      Paths      => (0 => (InputChangeTime => CLK_dly'last_event,
                           PathDelay => tpd_CLK_INB,
                           PathCondition => TRUE)),
      GlitchData => INB_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity ec3iobuf0001
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity ec3iobuf0001 is
    port (I: in Std_logic; T: in Std_logic; PAD: out Std_logic);

    ATTRIBUTE Vital_Level0 OF ec3iobuf0001 : ENTITY IS TRUE;

  end ec3iobuf0001;

  architecture Structure of ec3iobuf0001 is
    component OBZPU
      port (I: in Std_logic; T: in Std_logic; O: out Std_logic);
    end component;
  begin
    INST5: OBZPU
      port map (I=>I, T=>T, O=>PAD);
  end Structure;

-- entity PinLedXvB
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity PinLedXvB is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "PinLedXvB";

      tipd_PADDO  	: VitalDelayType01 := (0 ns, 0 ns);

        tpd_PADDO_PinLedXvS	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (PADDO: in Std_logic; PinLedXvS: out Std_logic);

    ATTRIBUTE Vital_Level0 OF PinLedXvB : ENTITY IS TRUE;

  end PinLedXvB;

  architecture Structure of PinLedXvB is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal PADDO_ipd 	: std_logic := 'X';
    signal PinLedXvS_out 	: std_logic := 'X';

    signal GNDI: Std_logic;
    component gndB
      port (PWR0: out Std_logic);
    end component;
    component ec3iobuf0001
      port (I: in Std_logic; T: in Std_logic; PAD: out Std_logic);
    end component;
  begin
    PinLedXv_pad: ec3iobuf0001
      port map (I=>PADDO_ipd, T=>GNDI, PAD=>PinLedXvS_out);
    DRIVEGND: gndB
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(PADDO_ipd, PADDO, tipd_PADDO);
    END BLOCK;

    VitalBehavior : PROCESS (PADDO_ipd, PinLedXvS_out)
    VARIABLE PinLedXvS_zd         	: std_logic := 'X';
    VARIABLE PinLedXvS_GlitchData 	: VitalGlitchDataType;


    BEGIN

    IF (TimingChecksOn) THEN

    END IF;

    PinLedXvS_zd 	:= PinLedXvS_out;

    VitalPathDelay01Z (
      OutSignal => PinLedXvS, OutSignalName => "PinLedXvS", OutTemp => PinLedXvS_zd,
      Paths      => (0 => (InputChangeTime => PADDO_ipd'last_event,
                           PathDelay => tpd_PADDO_PinLedXvS,
                           PathCondition => TRUE)),
      GlitchData => PinLedXvS_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity ec3iobuf0002
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity ec3iobuf0002 is
    port (Z: out Std_logic; PAD: in Std_logic);

    ATTRIBUTE Vital_Level0 OF ec3iobuf0002 : ENTITY IS TRUE;

  end ec3iobuf0002;

  architecture Structure of ec3iobuf0002 is
    component IBPU
      port (I: in Std_logic; O: out Std_logic);
    end component;
  begin
    INST1: IBPU
      port map (I=>PAD, O=>Z);
  end Structure;

-- entity PinClk125B
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity PinClk125B is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "PinClk125B";

      tipd_PinClk125S  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_PinClk125S_PADDI	 : VitalDelayType01 := (0 ns, 0 ns);
      tperiod_PinClk125S 	: VitalDelayType := 0 ns;
      tpw_PinClk125S_posedge	: VitalDelayType := 0 ns;
      tpw_PinClk125S_negedge	: VitalDelayType := 0 ns);

    port (PADDI: out Std_logic; PinClk125S: in Std_logic);

    ATTRIBUTE Vital_Level0 OF PinClk125B : ENTITY IS TRUE;

  end PinClk125B;

  architecture Structure of PinClk125B is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal PADDI_out 	: std_logic := 'X';
    signal PinClk125S_ipd 	: std_logic := 'X';

    component ec3iobuf0002
      port (Z: out Std_logic; PAD: in Std_logic);
    end component;
  begin
    PinClk125_pad: ec3iobuf0002
      port map (Z=>PADDI_out, PAD=>PinClk125S_ipd);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(PinClk125S_ipd, PinClk125S, tipd_PinClk125S);
    END BLOCK;

    VitalBehavior : PROCESS (PADDI_out, PinClk125S_ipd)
    VARIABLE PADDI_zd         	: std_logic := 'X';
    VARIABLE PADDI_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_PinClk125S_PinClk125S          	: x01 := '0';
    VARIABLE periodcheckinfo_PinClk125S	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalPeriodPulseCheck (
        TestSignal => PinClk125S_ipd,
        TestSignalName => "PinClk125S",
        Period => tperiod_PinClk125S,
        PulseWidthHigh => tpw_PinClk125S_posedge,
        PulseWidthLow => tpw_PinClk125S_negedge,
        PeriodData => periodcheckinfo_PinClk125S,
        Violation => tviol_PinClk125S_PinClk125S,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    PADDI_zd 	:= PADDI_out;

    VitalPathDelay01 (
      OutSignal => PADDI, OutSignalName => "PADDI", OutTemp => PADDI_zd,
      Paths      => (0 => (InputChangeTime => PinClk125S_ipd'last_event,
                           PathDelay => tpd_PinClk125S_PADDI,
                           PathCondition => TRUE)),
      GlitchData => PADDI_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity PinSclB
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity PinSclB is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "PinSclB";

      tipd_IOLDO  	: VitalDelayType01 := (0 ns, 0 ns);

        tpd_IOLDO_PinSclS	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (IOLDO: in Std_logic; PinSclS: out Std_logic);

    ATTRIBUTE Vital_Level0 OF PinSclB : ENTITY IS TRUE;

  end PinSclB;

  architecture Structure of PinSclB is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal IOLDO_ipd 	: std_logic := 'X';
    signal PinSclS_out 	: std_logic := 'X';

    signal GNDI: Std_logic;
    component gndB
      port (PWR0: out Std_logic);
    end component;
    component ec3iobuf0001
      port (I: in Std_logic; T: in Std_logic; PAD: out Std_logic);
    end component;
  begin
    PinScl_pad: ec3iobuf0001
      port map (I=>IOLDO_ipd, T=>GNDI, PAD=>PinSclS_out);
    DRIVEGND: gndB
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(IOLDO_ipd, IOLDO, tipd_IOLDO);
    END BLOCK;

    VitalBehavior : PROCESS (IOLDO_ipd, PinSclS_out)
    VARIABLE PinSclS_zd         	: std_logic := 'X';
    VARIABLE PinSclS_GlitchData 	: VitalGlitchDataType;


    BEGIN

    IF (TimingChecksOn) THEN

    END IF;

    PinSclS_zd 	:= PinSclS_out;

    VitalPathDelay01Z (
      OutSignal => PinSclS, OutSignalName => "PinSclS", OutTemp => PinSclS_zd,
      Paths      => (0 => (InputChangeTime => IOLDO_ipd'last_event,
                           PathDelay => tpd_IOLDO_PinSclS,
                           PathCondition => TRUE)),
      GlitchData => PinSclS_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity mfflsre
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity mfflsre is
    port (D0: in Std_logic; SP: in Std_logic; CK: in Std_logic; 
          LSR: in Std_logic; Q: out Std_logic);

    ATTRIBUTE Vital_Level0 OF mfflsre : ENTITY IS TRUE;

  end mfflsre;

  architecture Structure of mfflsre is
    component FD1P3JX
      generic (GSR: String);
      port (D: in Std_logic; SP: in Std_logic; CK: in Std_logic; 
            PD: in Std_logic; Q: out Std_logic);
    end component;
  begin
    INST01: FD1P3JX
      generic map (GSR => "DISABLED")
      port map (D=>D0, SP=>SP, CK=>CK, PD=>LSR, Q=>Q);
  end Structure;

-- entity PinScl_MGIOL
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity PinScl_MGIOL is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "PinScl_MGIOL";

      tipd_CLK  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_CE  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_LSR  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_OPOSA  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLK_IOLDO	 : VitalDelayType01 := (0 ns, 0 ns);
      ticd_CLK	: VitalDelayType := 0 ns;
      tisd_CE_CLK	: VitalDelayType := 0 ns;
      tsetup_CE_CLK_noedge_posedge	: VitalDelayType := 0 ns;
      thold_CE_CLK_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_LSR_CLK	: VitalDelayType := 0 ns;
      tsetup_LSR_CLK_noedge_posedge	: VitalDelayType := 0 ns;
      thold_LSR_CLK_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_OPOSA_CLK	: VitalDelayType := 0 ns;
      tsetup_OPOSA_CLK_noedge_posedge	: VitalDelayType := 0 ns;
      thold_OPOSA_CLK_noedge_posedge	: VitalDelayType := 0 ns;
      tperiod_CLK 	: VitalDelayType := 0 ns;
      tpw_CLK_posedge	: VitalDelayType := 0 ns;
      tpw_CLK_negedge	: VitalDelayType := 0 ns);

    port (IOLDO: out Std_logic; CLK: in Std_logic; CE: in Std_logic; 
          LSR: in Std_logic; OPOSA: in Std_logic);

    ATTRIBUTE Vital_Level0 OF PinScl_MGIOL : ENTITY IS TRUE;

  end PinScl_MGIOL;

  architecture Structure of PinScl_MGIOL is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal IOLDO_out 	: std_logic := 'X';
    signal CLK_ipd 	: std_logic := 'X';
    signal CLK_dly 	: std_logic := 'X';
    signal CE_ipd 	: std_logic := 'X';
    signal CE_dly 	: std_logic := 'X';
    signal LSR_ipd 	: std_logic := 'X';
    signal LSR_dly 	: std_logic := 'X';
    signal OPOSA_ipd 	: std_logic := 'X';
    signal OPOSA_dly 	: std_logic := 'X';

    component mfflsre
      port (D0: in Std_logic; SP: in Std_logic; CK: in Std_logic; 
            LSR: in Std_logic; Q: out Std_logic);
    end component;
  begin
    uMaster_uDevice_lSclio: mfflsre
      port map (D0=>OPOSA_dly, SP=>CE_dly, CK=>CLK_dly, LSR=>LSR_dly, 
                Q=>IOLDO_out);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(CLK_ipd, CLK, tipd_CLK);
      VitalWireDelay(CE_ipd, CE, tipd_CE);
      VitalWireDelay(LSR_ipd, LSR, tipd_LSR);
      VitalWireDelay(OPOSA_ipd, OPOSA, tipd_OPOSA);
    END BLOCK;

    --  Setup and Hold DELAYs
    SignalDelay : BLOCK
    BEGIN
      VitalSignalDelay(CLK_dly, CLK_ipd, ticd_CLK);
      VitalSignalDelay(CE_dly, CE_ipd, tisd_CE_CLK);
      VitalSignalDelay(LSR_dly, LSR_ipd, tisd_LSR_CLK);
      VitalSignalDelay(OPOSA_dly, OPOSA_ipd, tisd_OPOSA_CLK);
    END BLOCK;

    VitalBehavior : PROCESS (IOLDO_out, CLK_dly, CE_dly, LSR_dly, OPOSA_dly)
    VARIABLE IOLDO_zd         	: std_logic := 'X';
    VARIABLE IOLDO_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_CE_CLK       	: x01 := '0';
    VARIABLE CE_CLK_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_LSR_CLK       	: x01 := '0';
    VARIABLE LSR_CLK_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_OPOSA_CLK       	: x01 := '0';
    VARIABLE OPOSA_CLK_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_CLK_CLK          	: x01 := '0';
    VARIABLE periodcheckinfo_CLK	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalSetupHoldCheck (
        TestSignal => CE_dly,
        TestSignalName => "CE",
        TestDelay => tisd_CE_CLK,
        RefSignal => CLK_dly,
        RefSignalName => "CLK",
        RefDelay => ticd_CLK,
        SetupHigh => tsetup_CE_CLK_noedge_posedge,
        SetupLow => tsetup_CE_CLK_noedge_posedge,
        HoldHigh => thold_CE_CLK_noedge_posedge,
        HoldLow => thold_CE_CLK_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => CE_CLK_TimingDatash,
        Violation => tviol_CE_CLK,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => LSR_dly,
        TestSignalName => "LSR",
        TestDelay => tisd_LSR_CLK,
        RefSignal => CLK_dly,
        RefSignalName => "CLK",
        RefDelay => ticd_CLK,
        SetupHigh => tsetup_LSR_CLK_noedge_posedge,
        SetupLow => tsetup_LSR_CLK_noedge_posedge,
        HoldHigh => thold_LSR_CLK_noedge_posedge,
        HoldLow => thold_LSR_CLK_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => LSR_CLK_TimingDatash,
        Violation => tviol_LSR_CLK,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => OPOSA_dly,
        TestSignalName => "OPOSA",
        TestDelay => tisd_OPOSA_CLK,
        RefSignal => CLK_dly,
        RefSignalName => "CLK",
        RefDelay => ticd_CLK,
        SetupHigh => tsetup_OPOSA_CLK_noedge_posedge,
        SetupLow => tsetup_OPOSA_CLK_noedge_posedge,
        HoldHigh => thold_OPOSA_CLK_noedge_posedge,
        HoldLow => thold_OPOSA_CLK_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => OPOSA_CLK_TimingDatash,
        Violation => tviol_OPOSA_CLK,
        MsgSeverity => warning);
      VitalPeriodPulseCheck (
        TestSignal => CLK_ipd,
        TestSignalName => "CLK",
        Period => tperiod_CLK,
        PulseWidthHigh => tpw_CLK_posedge,
        PulseWidthLow => tpw_CLK_negedge,
        PeriodData => periodcheckinfo_CLK,
        Violation => tviol_CLK_CLK,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    IOLDO_zd 	:= IOLDO_out;

    VitalPathDelay01 (
      OutSignal => IOLDO, OutSignalName => "IOLDO", OutTemp => IOLDO_zd,
      Paths      => (0 => (InputChangeTime => CLK_dly'last_event,
                           PathDelay => tpd_CLK_IOLDO,
                           PathCondition => TRUE)),
      GlitchData => IOLDO_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity PinDat_23_B
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity PinDat_23_B is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "PinDat_23_B";

      tipd_IOLDO  	: VitalDelayType01 := (0 ns, 0 ns);

        tpd_IOLDO_PinDat23	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (IOLDO: in Std_logic; PinDat23: out Std_logic);

    ATTRIBUTE Vital_Level0 OF PinDat_23_B : ENTITY IS TRUE;

  end PinDat_23_B;

  architecture Structure of PinDat_23_B is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal IOLDO_ipd 	: std_logic := 'X';
    signal PinDat23_out 	: std_logic := 'X';

    signal GNDI: Std_logic;
    component gndB
      port (PWR0: out Std_logic);
    end component;
    component ec3iobuf0001
      port (I: in Std_logic; T: in Std_logic; PAD: out Std_logic);
    end component;
  begin
    PinDat_pad_23: ec3iobuf0001
      port map (I=>IOLDO_ipd, T=>GNDI, PAD=>PinDat23_out);
    DRIVEGND: gndB
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(IOLDO_ipd, IOLDO, tipd_IOLDO);
    END BLOCK;

    VitalBehavior : PROCESS (IOLDO_ipd, PinDat23_out)
    VARIABLE PinDat23_zd         	: std_logic := 'X';
    VARIABLE PinDat23_GlitchData 	: VitalGlitchDataType;


    BEGIN

    IF (TimingChecksOn) THEN

    END IF;

    PinDat23_zd 	:= PinDat23_out;

    VitalPathDelay01Z (
      OutSignal => PinDat23, OutSignalName => "PinDat23", OutTemp => PinDat23_zd,
      Paths      => (0 => (InputChangeTime => IOLDO_ipd'last_event,
                           PathDelay => tpd_IOLDO_PinDat23,
                           PathCondition => TRUE)),
      GlitchData => PinDat23_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity mfflsre0003
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity mfflsre0003 is
    port (D0: in Std_logic; SP: in Std_logic; CK: in Std_logic; 
          LSR: in Std_logic; Q: out Std_logic);

    ATTRIBUTE Vital_Level0 OF mfflsre0003 : ENTITY IS TRUE;

  end mfflsre0003;

  architecture Structure of mfflsre0003 is
    component FD1P3DX
      generic (GSR: String);
      port (D: in Std_logic; SP: in Std_logic; CK: in Std_logic; 
            CD: in Std_logic; Q: out Std_logic);
    end component;
  begin
    INST01: FD1P3DX
      generic map (GSR => "DISABLED")
      port map (D=>D0, SP=>SP, CK=>CK, CD=>LSR, Q=>Q);
  end Structure;

-- entity vcc
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity vcc is
    port (PWR1: out Std_logic);

    ATTRIBUTE Vital_Level0 OF vcc : ENTITY IS TRUE;

  end vcc;

  architecture Structure of vcc is
    component VHI
      port (Z: out Std_logic);
    end component;
  begin
    INST1: VHI
      port map (Z=>PWR1);
  end Structure;

-- entity PinDat_23_MGIOL
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity PinDat_23_MGIOL is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "PinDat_23_MGIOL";

      tipd_CLK  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_OPOSA  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLK_IOLDO	 : VitalDelayType01 := (0 ns, 0 ns);
      ticd_CLK	: VitalDelayType := 0 ns;
      tisd_OPOSA_CLK	: VitalDelayType := 0 ns;
      tsetup_OPOSA_CLK_noedge_posedge	: VitalDelayType := 0 ns;
      thold_OPOSA_CLK_noedge_posedge	: VitalDelayType := 0 ns;
      tperiod_CLK 	: VitalDelayType := 0 ns;
      tpw_CLK_posedge	: VitalDelayType := 0 ns;
      tpw_CLK_negedge	: VitalDelayType := 0 ns);

    port (IOLDO: out Std_logic; CLK: in Std_logic; OPOSA: in Std_logic);

    ATTRIBUTE Vital_Level0 OF PinDat_23_MGIOL : ENTITY IS TRUE;

  end PinDat_23_MGIOL;

  architecture Structure of PinDat_23_MGIOL is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal IOLDO_out 	: std_logic := 'X';
    signal CLK_ipd 	: std_logic := 'X';
    signal CLK_dly 	: std_logic := 'X';
    signal OPOSA_ipd 	: std_logic := 'X';
    signal OPOSA_dly 	: std_logic := 'X';

    signal VCCI: Std_logic;
    signal GNDI: Std_logic;
    component gndB
      port (PWR0: out Std_logic);
    end component;
    component mfflsre0003
      port (D0: in Std_logic; SP: in Std_logic; CK: in Std_logic; 
            LSR: in Std_logic; Q: out Std_logic);
    end component;
    component vcc
      port (PWR1: out Std_logic);
    end component;
  begin
    uDvi_PinTfpDatio_23: mfflsre0003
      port map (D0=>OPOSA_dly, SP=>VCCI, CK=>CLK_dly, LSR=>GNDI, Q=>IOLDO_out);
    DRIVEVCC: vcc
      port map (PWR1=>VCCI);
    DRIVEGND: gndB
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(CLK_ipd, CLK, tipd_CLK);
      VitalWireDelay(OPOSA_ipd, OPOSA, tipd_OPOSA);
    END BLOCK;

    --  Setup and Hold DELAYs
    SignalDelay : BLOCK
    BEGIN
      VitalSignalDelay(CLK_dly, CLK_ipd, ticd_CLK);
      VitalSignalDelay(OPOSA_dly, OPOSA_ipd, tisd_OPOSA_CLK);
    END BLOCK;

    VitalBehavior : PROCESS (IOLDO_out, CLK_dly, OPOSA_dly)
    VARIABLE IOLDO_zd         	: std_logic := 'X';
    VARIABLE IOLDO_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_OPOSA_CLK       	: x01 := '0';
    VARIABLE OPOSA_CLK_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_CLK_CLK          	: x01 := '0';
    VARIABLE periodcheckinfo_CLK	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalSetupHoldCheck (
        TestSignal => OPOSA_dly,
        TestSignalName => "OPOSA",
        TestDelay => tisd_OPOSA_CLK,
        RefSignal => CLK_dly,
        RefSignalName => "CLK",
        RefDelay => ticd_CLK,
        SetupHigh => tsetup_OPOSA_CLK_noedge_posedge,
        SetupLow => tsetup_OPOSA_CLK_noedge_posedge,
        HoldHigh => thold_OPOSA_CLK_noedge_posedge,
        HoldLow => thold_OPOSA_CLK_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => OPOSA_CLK_TimingDatash,
        Violation => tviol_OPOSA_CLK,
        MsgSeverity => warning);
      VitalPeriodPulseCheck (
        TestSignal => CLK_ipd,
        TestSignalName => "CLK",
        Period => tperiod_CLK,
        PulseWidthHigh => tpw_CLK_posedge,
        PulseWidthLow => tpw_CLK_negedge,
        PeriodData => periodcheckinfo_CLK,
        Violation => tviol_CLK_CLK,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    IOLDO_zd 	:= IOLDO_out;

    VitalPathDelay01 (
      OutSignal => IOLDO, OutSignalName => "IOLDO", OutTemp => IOLDO_zd,
      Paths      => (0 => (InputChangeTime => CLK_dly'last_event,
                           PathDelay => tpd_CLK_IOLDO,
                           PathCondition => TRUE)),
      GlitchData => IOLDO_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity PinDat_22_B
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity PinDat_22_B is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "PinDat_22_B";

      tipd_IOLDO  	: VitalDelayType01 := (0 ns, 0 ns);

        tpd_IOLDO_PinDat22	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (IOLDO: in Std_logic; PinDat22: out Std_logic);

    ATTRIBUTE Vital_Level0 OF PinDat_22_B : ENTITY IS TRUE;

  end PinDat_22_B;

  architecture Structure of PinDat_22_B is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal IOLDO_ipd 	: std_logic := 'X';
    signal PinDat22_out 	: std_logic := 'X';

    signal GNDI: Std_logic;
    component gndB
      port (PWR0: out Std_logic);
    end component;
    component ec3iobuf0001
      port (I: in Std_logic; T: in Std_logic; PAD: out Std_logic);
    end component;
  begin
    PinDat_pad_22: ec3iobuf0001
      port map (I=>IOLDO_ipd, T=>GNDI, PAD=>PinDat22_out);
    DRIVEGND: gndB
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(IOLDO_ipd, IOLDO, tipd_IOLDO);
    END BLOCK;

    VitalBehavior : PROCESS (IOLDO_ipd, PinDat22_out)
    VARIABLE PinDat22_zd         	: std_logic := 'X';
    VARIABLE PinDat22_GlitchData 	: VitalGlitchDataType;


    BEGIN

    IF (TimingChecksOn) THEN

    END IF;

    PinDat22_zd 	:= PinDat22_out;

    VitalPathDelay01Z (
      OutSignal => PinDat22, OutSignalName => "PinDat22", OutTemp => PinDat22_zd,
      Paths      => (0 => (InputChangeTime => IOLDO_ipd'last_event,
                           PathDelay => tpd_IOLDO_PinDat22,
                           PathCondition => TRUE)),
      GlitchData => PinDat22_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity PinDat_22_MGIOL
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity PinDat_22_MGIOL is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "PinDat_22_MGIOL";

      tipd_CLK  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_OPOSA  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLK_IOLDO	 : VitalDelayType01 := (0 ns, 0 ns);
      ticd_CLK	: VitalDelayType := 0 ns;
      tisd_OPOSA_CLK	: VitalDelayType := 0 ns;
      tsetup_OPOSA_CLK_noedge_posedge	: VitalDelayType := 0 ns;
      thold_OPOSA_CLK_noedge_posedge	: VitalDelayType := 0 ns;
      tperiod_CLK 	: VitalDelayType := 0 ns;
      tpw_CLK_posedge	: VitalDelayType := 0 ns;
      tpw_CLK_negedge	: VitalDelayType := 0 ns);

    port (IOLDO: out Std_logic; CLK: in Std_logic; OPOSA: in Std_logic);

    ATTRIBUTE Vital_Level0 OF PinDat_22_MGIOL : ENTITY IS TRUE;

  end PinDat_22_MGIOL;

  architecture Structure of PinDat_22_MGIOL is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal IOLDO_out 	: std_logic := 'X';
    signal CLK_ipd 	: std_logic := 'X';
    signal CLK_dly 	: std_logic := 'X';
    signal OPOSA_ipd 	: std_logic := 'X';
    signal OPOSA_dly 	: std_logic := 'X';

    signal VCCI: Std_logic;
    signal GNDI: Std_logic;
    component gndB
      port (PWR0: out Std_logic);
    end component;
    component mfflsre0003
      port (D0: in Std_logic; SP: in Std_logic; CK: in Std_logic; 
            LSR: in Std_logic; Q: out Std_logic);
    end component;
    component vcc
      port (PWR1: out Std_logic);
    end component;
  begin
    uDvi_PinTfpDatio_22: mfflsre0003
      port map (D0=>OPOSA_dly, SP=>VCCI, CK=>CLK_dly, LSR=>GNDI, Q=>IOLDO_out);
    DRIVEVCC: vcc
      port map (PWR1=>VCCI);
    DRIVEGND: gndB
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(CLK_ipd, CLK, tipd_CLK);
      VitalWireDelay(OPOSA_ipd, OPOSA, tipd_OPOSA);
    END BLOCK;

    --  Setup and Hold DELAYs
    SignalDelay : BLOCK
    BEGIN
      VitalSignalDelay(CLK_dly, CLK_ipd, ticd_CLK);
      VitalSignalDelay(OPOSA_dly, OPOSA_ipd, tisd_OPOSA_CLK);
    END BLOCK;

    VitalBehavior : PROCESS (IOLDO_out, CLK_dly, OPOSA_dly)
    VARIABLE IOLDO_zd         	: std_logic := 'X';
    VARIABLE IOLDO_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_OPOSA_CLK       	: x01 := '0';
    VARIABLE OPOSA_CLK_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_CLK_CLK          	: x01 := '0';
    VARIABLE periodcheckinfo_CLK	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalSetupHoldCheck (
        TestSignal => OPOSA_dly,
        TestSignalName => "OPOSA",
        TestDelay => tisd_OPOSA_CLK,
        RefSignal => CLK_dly,
        RefSignalName => "CLK",
        RefDelay => ticd_CLK,
        SetupHigh => tsetup_OPOSA_CLK_noedge_posedge,
        SetupLow => tsetup_OPOSA_CLK_noedge_posedge,
        HoldHigh => thold_OPOSA_CLK_noedge_posedge,
        HoldLow => thold_OPOSA_CLK_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => OPOSA_CLK_TimingDatash,
        Violation => tviol_OPOSA_CLK,
        MsgSeverity => warning);
      VitalPeriodPulseCheck (
        TestSignal => CLK_ipd,
        TestSignalName => "CLK",
        Period => tperiod_CLK,
        PulseWidthHigh => tpw_CLK_posedge,
        PulseWidthLow => tpw_CLK_negedge,
        PeriodData => periodcheckinfo_CLK,
        Violation => tviol_CLK_CLK,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    IOLDO_zd 	:= IOLDO_out;

    VitalPathDelay01 (
      OutSignal => IOLDO, OutSignalName => "IOLDO", OutTemp => IOLDO_zd,
      Paths      => (0 => (InputChangeTime => CLK_dly'last_event,
                           PathDelay => tpd_CLK_IOLDO,
                           PathCondition => TRUE)),
      GlitchData => IOLDO_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity PinDat_21_B
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity PinDat_21_B is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "PinDat_21_B";

      tipd_IOLDO  	: VitalDelayType01 := (0 ns, 0 ns);

        tpd_IOLDO_PinDat21	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (IOLDO: in Std_logic; PinDat21: out Std_logic);

    ATTRIBUTE Vital_Level0 OF PinDat_21_B : ENTITY IS TRUE;

  end PinDat_21_B;

  architecture Structure of PinDat_21_B is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal IOLDO_ipd 	: std_logic := 'X';
    signal PinDat21_out 	: std_logic := 'X';

    signal GNDI: Std_logic;
    component gndB
      port (PWR0: out Std_logic);
    end component;
    component ec3iobuf0001
      port (I: in Std_logic; T: in Std_logic; PAD: out Std_logic);
    end component;
  begin
    PinDat_pad_21: ec3iobuf0001
      port map (I=>IOLDO_ipd, T=>GNDI, PAD=>PinDat21_out);
    DRIVEGND: gndB
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(IOLDO_ipd, IOLDO, tipd_IOLDO);
    END BLOCK;

    VitalBehavior : PROCESS (IOLDO_ipd, PinDat21_out)
    VARIABLE PinDat21_zd         	: std_logic := 'X';
    VARIABLE PinDat21_GlitchData 	: VitalGlitchDataType;


    BEGIN

    IF (TimingChecksOn) THEN

    END IF;

    PinDat21_zd 	:= PinDat21_out;

    VitalPathDelay01Z (
      OutSignal => PinDat21, OutSignalName => "PinDat21", OutTemp => PinDat21_zd,
      Paths      => (0 => (InputChangeTime => IOLDO_ipd'last_event,
                           PathDelay => tpd_IOLDO_PinDat21,
                           PathCondition => TRUE)),
      GlitchData => PinDat21_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity PinDat_21_MGIOL
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity PinDat_21_MGIOL is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "PinDat_21_MGIOL";

      tipd_CLK  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_OPOSA  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLK_IOLDO	 : VitalDelayType01 := (0 ns, 0 ns);
      ticd_CLK	: VitalDelayType := 0 ns;
      tisd_OPOSA_CLK	: VitalDelayType := 0 ns;
      tsetup_OPOSA_CLK_noedge_posedge	: VitalDelayType := 0 ns;
      thold_OPOSA_CLK_noedge_posedge	: VitalDelayType := 0 ns;
      tperiod_CLK 	: VitalDelayType := 0 ns;
      tpw_CLK_posedge	: VitalDelayType := 0 ns;
      tpw_CLK_negedge	: VitalDelayType := 0 ns);

    port (IOLDO: out Std_logic; CLK: in Std_logic; OPOSA: in Std_logic);

    ATTRIBUTE Vital_Level0 OF PinDat_21_MGIOL : ENTITY IS TRUE;

  end PinDat_21_MGIOL;

  architecture Structure of PinDat_21_MGIOL is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal IOLDO_out 	: std_logic := 'X';
    signal CLK_ipd 	: std_logic := 'X';
    signal CLK_dly 	: std_logic := 'X';
    signal OPOSA_ipd 	: std_logic := 'X';
    signal OPOSA_dly 	: std_logic := 'X';

    signal VCCI: Std_logic;
    signal GNDI: Std_logic;
    component gndB
      port (PWR0: out Std_logic);
    end component;
    component mfflsre0003
      port (D0: in Std_logic; SP: in Std_logic; CK: in Std_logic; 
            LSR: in Std_logic; Q: out Std_logic);
    end component;
    component vcc
      port (PWR1: out Std_logic);
    end component;
  begin
    uDvi_PinTfpDatio_21: mfflsre0003
      port map (D0=>OPOSA_dly, SP=>VCCI, CK=>CLK_dly, LSR=>GNDI, Q=>IOLDO_out);
    DRIVEVCC: vcc
      port map (PWR1=>VCCI);
    DRIVEGND: gndB
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(CLK_ipd, CLK, tipd_CLK);
      VitalWireDelay(OPOSA_ipd, OPOSA, tipd_OPOSA);
    END BLOCK;

    --  Setup and Hold DELAYs
    SignalDelay : BLOCK
    BEGIN
      VitalSignalDelay(CLK_dly, CLK_ipd, ticd_CLK);
      VitalSignalDelay(OPOSA_dly, OPOSA_ipd, tisd_OPOSA_CLK);
    END BLOCK;

    VitalBehavior : PROCESS (IOLDO_out, CLK_dly, OPOSA_dly)
    VARIABLE IOLDO_zd         	: std_logic := 'X';
    VARIABLE IOLDO_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_OPOSA_CLK       	: x01 := '0';
    VARIABLE OPOSA_CLK_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_CLK_CLK          	: x01 := '0';
    VARIABLE periodcheckinfo_CLK	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalSetupHoldCheck (
        TestSignal => OPOSA_dly,
        TestSignalName => "OPOSA",
        TestDelay => tisd_OPOSA_CLK,
        RefSignal => CLK_dly,
        RefSignalName => "CLK",
        RefDelay => ticd_CLK,
        SetupHigh => tsetup_OPOSA_CLK_noedge_posedge,
        SetupLow => tsetup_OPOSA_CLK_noedge_posedge,
        HoldHigh => thold_OPOSA_CLK_noedge_posedge,
        HoldLow => thold_OPOSA_CLK_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => OPOSA_CLK_TimingDatash,
        Violation => tviol_OPOSA_CLK,
        MsgSeverity => warning);
      VitalPeriodPulseCheck (
        TestSignal => CLK_ipd,
        TestSignalName => "CLK",
        Period => tperiod_CLK,
        PulseWidthHigh => tpw_CLK_posedge,
        PulseWidthLow => tpw_CLK_negedge,
        PeriodData => periodcheckinfo_CLK,
        Violation => tviol_CLK_CLK,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    IOLDO_zd 	:= IOLDO_out;

    VitalPathDelay01 (
      OutSignal => IOLDO, OutSignalName => "IOLDO", OutTemp => IOLDO_zd,
      Paths      => (0 => (InputChangeTime => CLK_dly'last_event,
                           PathDelay => tpd_CLK_IOLDO,
                           PathCondition => TRUE)),
      GlitchData => IOLDO_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity PinDat_20_B
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity PinDat_20_B is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "PinDat_20_B";

      tipd_IOLDO  	: VitalDelayType01 := (0 ns, 0 ns);

        tpd_IOLDO_PinDat20	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (IOLDO: in Std_logic; PinDat20: out Std_logic);

    ATTRIBUTE Vital_Level0 OF PinDat_20_B : ENTITY IS TRUE;

  end PinDat_20_B;

  architecture Structure of PinDat_20_B is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal IOLDO_ipd 	: std_logic := 'X';
    signal PinDat20_out 	: std_logic := 'X';

    signal GNDI: Std_logic;
    component gndB
      port (PWR0: out Std_logic);
    end component;
    component ec3iobuf0001
      port (I: in Std_logic; T: in Std_logic; PAD: out Std_logic);
    end component;
  begin
    PinDat_pad_20: ec3iobuf0001
      port map (I=>IOLDO_ipd, T=>GNDI, PAD=>PinDat20_out);
    DRIVEGND: gndB
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(IOLDO_ipd, IOLDO, tipd_IOLDO);
    END BLOCK;

    VitalBehavior : PROCESS (IOLDO_ipd, PinDat20_out)
    VARIABLE PinDat20_zd         	: std_logic := 'X';
    VARIABLE PinDat20_GlitchData 	: VitalGlitchDataType;


    BEGIN

    IF (TimingChecksOn) THEN

    END IF;

    PinDat20_zd 	:= PinDat20_out;

    VitalPathDelay01Z (
      OutSignal => PinDat20, OutSignalName => "PinDat20", OutTemp => PinDat20_zd,
      Paths      => (0 => (InputChangeTime => IOLDO_ipd'last_event,
                           PathDelay => tpd_IOLDO_PinDat20,
                           PathCondition => TRUE)),
      GlitchData => PinDat20_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity PinDat_20_MGIOL
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity PinDat_20_MGIOL is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "PinDat_20_MGIOL";

      tipd_CLK  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_OPOSA  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLK_IOLDO	 : VitalDelayType01 := (0 ns, 0 ns);
      ticd_CLK	: VitalDelayType := 0 ns;
      tisd_OPOSA_CLK	: VitalDelayType := 0 ns;
      tsetup_OPOSA_CLK_noedge_posedge	: VitalDelayType := 0 ns;
      thold_OPOSA_CLK_noedge_posedge	: VitalDelayType := 0 ns;
      tperiod_CLK 	: VitalDelayType := 0 ns;
      tpw_CLK_posedge	: VitalDelayType := 0 ns;
      tpw_CLK_negedge	: VitalDelayType := 0 ns);

    port (IOLDO: out Std_logic; CLK: in Std_logic; OPOSA: in Std_logic);

    ATTRIBUTE Vital_Level0 OF PinDat_20_MGIOL : ENTITY IS TRUE;

  end PinDat_20_MGIOL;

  architecture Structure of PinDat_20_MGIOL is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal IOLDO_out 	: std_logic := 'X';
    signal CLK_ipd 	: std_logic := 'X';
    signal CLK_dly 	: std_logic := 'X';
    signal OPOSA_ipd 	: std_logic := 'X';
    signal OPOSA_dly 	: std_logic := 'X';

    signal VCCI: Std_logic;
    signal GNDI: Std_logic;
    component gndB
      port (PWR0: out Std_logic);
    end component;
    component mfflsre0003
      port (D0: in Std_logic; SP: in Std_logic; CK: in Std_logic; 
            LSR: in Std_logic; Q: out Std_logic);
    end component;
    component vcc
      port (PWR1: out Std_logic);
    end component;
  begin
    uDvi_PinTfpDatio_20: mfflsre0003
      port map (D0=>OPOSA_dly, SP=>VCCI, CK=>CLK_dly, LSR=>GNDI, Q=>IOLDO_out);
    DRIVEVCC: vcc
      port map (PWR1=>VCCI);
    DRIVEGND: gndB
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(CLK_ipd, CLK, tipd_CLK);
      VitalWireDelay(OPOSA_ipd, OPOSA, tipd_OPOSA);
    END BLOCK;

    --  Setup and Hold DELAYs
    SignalDelay : BLOCK
    BEGIN
      VitalSignalDelay(CLK_dly, CLK_ipd, ticd_CLK);
      VitalSignalDelay(OPOSA_dly, OPOSA_ipd, tisd_OPOSA_CLK);
    END BLOCK;

    VitalBehavior : PROCESS (IOLDO_out, CLK_dly, OPOSA_dly)
    VARIABLE IOLDO_zd         	: std_logic := 'X';
    VARIABLE IOLDO_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_OPOSA_CLK       	: x01 := '0';
    VARIABLE OPOSA_CLK_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_CLK_CLK          	: x01 := '0';
    VARIABLE periodcheckinfo_CLK	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalSetupHoldCheck (
        TestSignal => OPOSA_dly,
        TestSignalName => "OPOSA",
        TestDelay => tisd_OPOSA_CLK,
        RefSignal => CLK_dly,
        RefSignalName => "CLK",
        RefDelay => ticd_CLK,
        SetupHigh => tsetup_OPOSA_CLK_noedge_posedge,
        SetupLow => tsetup_OPOSA_CLK_noedge_posedge,
        HoldHigh => thold_OPOSA_CLK_noedge_posedge,
        HoldLow => thold_OPOSA_CLK_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => OPOSA_CLK_TimingDatash,
        Violation => tviol_OPOSA_CLK,
        MsgSeverity => warning);
      VitalPeriodPulseCheck (
        TestSignal => CLK_ipd,
        TestSignalName => "CLK",
        Period => tperiod_CLK,
        PulseWidthHigh => tpw_CLK_posedge,
        PulseWidthLow => tpw_CLK_negedge,
        PeriodData => periodcheckinfo_CLK,
        Violation => tviol_CLK_CLK,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    IOLDO_zd 	:= IOLDO_out;

    VitalPathDelay01 (
      OutSignal => IOLDO, OutSignalName => "IOLDO", OutTemp => IOLDO_zd,
      Paths      => (0 => (InputChangeTime => CLK_dly'last_event,
                           PathDelay => tpd_CLK_IOLDO,
                           PathCondition => TRUE)),
      GlitchData => IOLDO_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity PinDat_19_B
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity PinDat_19_B is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "PinDat_19_B";

      tipd_IOLDO  	: VitalDelayType01 := (0 ns, 0 ns);

        tpd_IOLDO_PinDat19	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (IOLDO: in Std_logic; PinDat19: out Std_logic);

    ATTRIBUTE Vital_Level0 OF PinDat_19_B : ENTITY IS TRUE;

  end PinDat_19_B;

  architecture Structure of PinDat_19_B is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal IOLDO_ipd 	: std_logic := 'X';
    signal PinDat19_out 	: std_logic := 'X';

    signal GNDI: Std_logic;
    component gndB
      port (PWR0: out Std_logic);
    end component;
    component ec3iobuf0001
      port (I: in Std_logic; T: in Std_logic; PAD: out Std_logic);
    end component;
  begin
    PinDat_pad_19: ec3iobuf0001
      port map (I=>IOLDO_ipd, T=>GNDI, PAD=>PinDat19_out);
    DRIVEGND: gndB
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(IOLDO_ipd, IOLDO, tipd_IOLDO);
    END BLOCK;

    VitalBehavior : PROCESS (IOLDO_ipd, PinDat19_out)
    VARIABLE PinDat19_zd         	: std_logic := 'X';
    VARIABLE PinDat19_GlitchData 	: VitalGlitchDataType;


    BEGIN

    IF (TimingChecksOn) THEN

    END IF;

    PinDat19_zd 	:= PinDat19_out;

    VitalPathDelay01Z (
      OutSignal => PinDat19, OutSignalName => "PinDat19", OutTemp => PinDat19_zd,
      Paths      => (0 => (InputChangeTime => IOLDO_ipd'last_event,
                           PathDelay => tpd_IOLDO_PinDat19,
                           PathCondition => TRUE)),
      GlitchData => PinDat19_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity PinDat_19_MGIOL
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity PinDat_19_MGIOL is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "PinDat_19_MGIOL";

      tipd_CLK  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_OPOSA  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLK_IOLDO	 : VitalDelayType01 := (0 ns, 0 ns);
      ticd_CLK	: VitalDelayType := 0 ns;
      tisd_OPOSA_CLK	: VitalDelayType := 0 ns;
      tsetup_OPOSA_CLK_noedge_posedge	: VitalDelayType := 0 ns;
      thold_OPOSA_CLK_noedge_posedge	: VitalDelayType := 0 ns;
      tperiod_CLK 	: VitalDelayType := 0 ns;
      tpw_CLK_posedge	: VitalDelayType := 0 ns;
      tpw_CLK_negedge	: VitalDelayType := 0 ns);

    port (IOLDO: out Std_logic; CLK: in Std_logic; OPOSA: in Std_logic);

    ATTRIBUTE Vital_Level0 OF PinDat_19_MGIOL : ENTITY IS TRUE;

  end PinDat_19_MGIOL;

  architecture Structure of PinDat_19_MGIOL is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal IOLDO_out 	: std_logic := 'X';
    signal CLK_ipd 	: std_logic := 'X';
    signal CLK_dly 	: std_logic := 'X';
    signal OPOSA_ipd 	: std_logic := 'X';
    signal OPOSA_dly 	: std_logic := 'X';

    signal VCCI: Std_logic;
    signal GNDI: Std_logic;
    component gndB
      port (PWR0: out Std_logic);
    end component;
    component mfflsre0003
      port (D0: in Std_logic; SP: in Std_logic; CK: in Std_logic; 
            LSR: in Std_logic; Q: out Std_logic);
    end component;
    component vcc
      port (PWR1: out Std_logic);
    end component;
  begin
    uDvi_PinTfpDatio_19: mfflsre0003
      port map (D0=>OPOSA_dly, SP=>VCCI, CK=>CLK_dly, LSR=>GNDI, Q=>IOLDO_out);
    DRIVEVCC: vcc
      port map (PWR1=>VCCI);
    DRIVEGND: gndB
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(CLK_ipd, CLK, tipd_CLK);
      VitalWireDelay(OPOSA_ipd, OPOSA, tipd_OPOSA);
    END BLOCK;

    --  Setup and Hold DELAYs
    SignalDelay : BLOCK
    BEGIN
      VitalSignalDelay(CLK_dly, CLK_ipd, ticd_CLK);
      VitalSignalDelay(OPOSA_dly, OPOSA_ipd, tisd_OPOSA_CLK);
    END BLOCK;

    VitalBehavior : PROCESS (IOLDO_out, CLK_dly, OPOSA_dly)
    VARIABLE IOLDO_zd         	: std_logic := 'X';
    VARIABLE IOLDO_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_OPOSA_CLK       	: x01 := '0';
    VARIABLE OPOSA_CLK_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_CLK_CLK          	: x01 := '0';
    VARIABLE periodcheckinfo_CLK	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalSetupHoldCheck (
        TestSignal => OPOSA_dly,
        TestSignalName => "OPOSA",
        TestDelay => tisd_OPOSA_CLK,
        RefSignal => CLK_dly,
        RefSignalName => "CLK",
        RefDelay => ticd_CLK,
        SetupHigh => tsetup_OPOSA_CLK_noedge_posedge,
        SetupLow => tsetup_OPOSA_CLK_noedge_posedge,
        HoldHigh => thold_OPOSA_CLK_noedge_posedge,
        HoldLow => thold_OPOSA_CLK_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => OPOSA_CLK_TimingDatash,
        Violation => tviol_OPOSA_CLK,
        MsgSeverity => warning);
      VitalPeriodPulseCheck (
        TestSignal => CLK_ipd,
        TestSignalName => "CLK",
        Period => tperiod_CLK,
        PulseWidthHigh => tpw_CLK_posedge,
        PulseWidthLow => tpw_CLK_negedge,
        PeriodData => periodcheckinfo_CLK,
        Violation => tviol_CLK_CLK,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    IOLDO_zd 	:= IOLDO_out;

    VitalPathDelay01 (
      OutSignal => IOLDO, OutSignalName => "IOLDO", OutTemp => IOLDO_zd,
      Paths      => (0 => (InputChangeTime => CLK_dly'last_event,
                           PathDelay => tpd_CLK_IOLDO,
                           PathCondition => TRUE)),
      GlitchData => IOLDO_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity PinDat_18_B
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity PinDat_18_B is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "PinDat_18_B";

      tipd_IOLDO  	: VitalDelayType01 := (0 ns, 0 ns);

        tpd_IOLDO_PinDat18	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (IOLDO: in Std_logic; PinDat18: out Std_logic);

    ATTRIBUTE Vital_Level0 OF PinDat_18_B : ENTITY IS TRUE;

  end PinDat_18_B;

  architecture Structure of PinDat_18_B is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal IOLDO_ipd 	: std_logic := 'X';
    signal PinDat18_out 	: std_logic := 'X';

    signal GNDI: Std_logic;
    component gndB
      port (PWR0: out Std_logic);
    end component;
    component ec3iobuf0001
      port (I: in Std_logic; T: in Std_logic; PAD: out Std_logic);
    end component;
  begin
    PinDat_pad_18: ec3iobuf0001
      port map (I=>IOLDO_ipd, T=>GNDI, PAD=>PinDat18_out);
    DRIVEGND: gndB
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(IOLDO_ipd, IOLDO, tipd_IOLDO);
    END BLOCK;

    VitalBehavior : PROCESS (IOLDO_ipd, PinDat18_out)
    VARIABLE PinDat18_zd         	: std_logic := 'X';
    VARIABLE PinDat18_GlitchData 	: VitalGlitchDataType;


    BEGIN

    IF (TimingChecksOn) THEN

    END IF;

    PinDat18_zd 	:= PinDat18_out;

    VitalPathDelay01Z (
      OutSignal => PinDat18, OutSignalName => "PinDat18", OutTemp => PinDat18_zd,
      Paths      => (0 => (InputChangeTime => IOLDO_ipd'last_event,
                           PathDelay => tpd_IOLDO_PinDat18,
                           PathCondition => TRUE)),
      GlitchData => PinDat18_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity PinDat_18_MGIOL
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity PinDat_18_MGIOL is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "PinDat_18_MGIOL";

      tipd_CLK  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_OPOSA  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLK_IOLDO	 : VitalDelayType01 := (0 ns, 0 ns);
      ticd_CLK	: VitalDelayType := 0 ns;
      tisd_OPOSA_CLK	: VitalDelayType := 0 ns;
      tsetup_OPOSA_CLK_noedge_posedge	: VitalDelayType := 0 ns;
      thold_OPOSA_CLK_noedge_posedge	: VitalDelayType := 0 ns;
      tperiod_CLK 	: VitalDelayType := 0 ns;
      tpw_CLK_posedge	: VitalDelayType := 0 ns;
      tpw_CLK_negedge	: VitalDelayType := 0 ns);

    port (IOLDO: out Std_logic; CLK: in Std_logic; OPOSA: in Std_logic);

    ATTRIBUTE Vital_Level0 OF PinDat_18_MGIOL : ENTITY IS TRUE;

  end PinDat_18_MGIOL;

  architecture Structure of PinDat_18_MGIOL is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal IOLDO_out 	: std_logic := 'X';
    signal CLK_ipd 	: std_logic := 'X';
    signal CLK_dly 	: std_logic := 'X';
    signal OPOSA_ipd 	: std_logic := 'X';
    signal OPOSA_dly 	: std_logic := 'X';

    signal VCCI: Std_logic;
    signal GNDI: Std_logic;
    component gndB
      port (PWR0: out Std_logic);
    end component;
    component mfflsre0003
      port (D0: in Std_logic; SP: in Std_logic; CK: in Std_logic; 
            LSR: in Std_logic; Q: out Std_logic);
    end component;
    component vcc
      port (PWR1: out Std_logic);
    end component;
  begin
    uDvi_PinTfpDatio_18: mfflsre0003
      port map (D0=>OPOSA_dly, SP=>VCCI, CK=>CLK_dly, LSR=>GNDI, Q=>IOLDO_out);
    DRIVEVCC: vcc
      port map (PWR1=>VCCI);
    DRIVEGND: gndB
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(CLK_ipd, CLK, tipd_CLK);
      VitalWireDelay(OPOSA_ipd, OPOSA, tipd_OPOSA);
    END BLOCK;

    --  Setup and Hold DELAYs
    SignalDelay : BLOCK
    BEGIN
      VitalSignalDelay(CLK_dly, CLK_ipd, ticd_CLK);
      VitalSignalDelay(OPOSA_dly, OPOSA_ipd, tisd_OPOSA_CLK);
    END BLOCK;

    VitalBehavior : PROCESS (IOLDO_out, CLK_dly, OPOSA_dly)
    VARIABLE IOLDO_zd         	: std_logic := 'X';
    VARIABLE IOLDO_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_OPOSA_CLK       	: x01 := '0';
    VARIABLE OPOSA_CLK_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_CLK_CLK          	: x01 := '0';
    VARIABLE periodcheckinfo_CLK	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalSetupHoldCheck (
        TestSignal => OPOSA_dly,
        TestSignalName => "OPOSA",
        TestDelay => tisd_OPOSA_CLK,
        RefSignal => CLK_dly,
        RefSignalName => "CLK",
        RefDelay => ticd_CLK,
        SetupHigh => tsetup_OPOSA_CLK_noedge_posedge,
        SetupLow => tsetup_OPOSA_CLK_noedge_posedge,
        HoldHigh => thold_OPOSA_CLK_noedge_posedge,
        HoldLow => thold_OPOSA_CLK_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => OPOSA_CLK_TimingDatash,
        Violation => tviol_OPOSA_CLK,
        MsgSeverity => warning);
      VitalPeriodPulseCheck (
        TestSignal => CLK_ipd,
        TestSignalName => "CLK",
        Period => tperiod_CLK,
        PulseWidthHigh => tpw_CLK_posedge,
        PulseWidthLow => tpw_CLK_negedge,
        PeriodData => periodcheckinfo_CLK,
        Violation => tviol_CLK_CLK,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    IOLDO_zd 	:= IOLDO_out;

    VitalPathDelay01 (
      OutSignal => IOLDO, OutSignalName => "IOLDO", OutTemp => IOLDO_zd,
      Paths      => (0 => (InputChangeTime => CLK_dly'last_event,
                           PathDelay => tpd_CLK_IOLDO,
                           PathCondition => TRUE)),
      GlitchData => IOLDO_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity PinDat_17_B
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity PinDat_17_B is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "PinDat_17_B";

      tipd_IOLDO  	: VitalDelayType01 := (0 ns, 0 ns);

        tpd_IOLDO_PinDat17	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (IOLDO: in Std_logic; PinDat17: out Std_logic);

    ATTRIBUTE Vital_Level0 OF PinDat_17_B : ENTITY IS TRUE;

  end PinDat_17_B;

  architecture Structure of PinDat_17_B is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal IOLDO_ipd 	: std_logic := 'X';
    signal PinDat17_out 	: std_logic := 'X';

    signal GNDI: Std_logic;
    component gndB
      port (PWR0: out Std_logic);
    end component;
    component ec3iobuf0001
      port (I: in Std_logic; T: in Std_logic; PAD: out Std_logic);
    end component;
  begin
    PinDat_pad_17: ec3iobuf0001
      port map (I=>IOLDO_ipd, T=>GNDI, PAD=>PinDat17_out);
    DRIVEGND: gndB
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(IOLDO_ipd, IOLDO, tipd_IOLDO);
    END BLOCK;

    VitalBehavior : PROCESS (IOLDO_ipd, PinDat17_out)
    VARIABLE PinDat17_zd         	: std_logic := 'X';
    VARIABLE PinDat17_GlitchData 	: VitalGlitchDataType;


    BEGIN

    IF (TimingChecksOn) THEN

    END IF;

    PinDat17_zd 	:= PinDat17_out;

    VitalPathDelay01Z (
      OutSignal => PinDat17, OutSignalName => "PinDat17", OutTemp => PinDat17_zd,
      Paths      => (0 => (InputChangeTime => IOLDO_ipd'last_event,
                           PathDelay => tpd_IOLDO_PinDat17,
                           PathCondition => TRUE)),
      GlitchData => PinDat17_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity PinDat_17_MGIOL
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity PinDat_17_MGIOL is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "PinDat_17_MGIOL";

      tipd_CLK  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_OPOSA  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLK_IOLDO	 : VitalDelayType01 := (0 ns, 0 ns);
      ticd_CLK	: VitalDelayType := 0 ns;
      tisd_OPOSA_CLK	: VitalDelayType := 0 ns;
      tsetup_OPOSA_CLK_noedge_posedge	: VitalDelayType := 0 ns;
      thold_OPOSA_CLK_noedge_posedge	: VitalDelayType := 0 ns;
      tperiod_CLK 	: VitalDelayType := 0 ns;
      tpw_CLK_posedge	: VitalDelayType := 0 ns;
      tpw_CLK_negedge	: VitalDelayType := 0 ns);

    port (IOLDO: out Std_logic; CLK: in Std_logic; OPOSA: in Std_logic);

    ATTRIBUTE Vital_Level0 OF PinDat_17_MGIOL : ENTITY IS TRUE;

  end PinDat_17_MGIOL;

  architecture Structure of PinDat_17_MGIOL is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal IOLDO_out 	: std_logic := 'X';
    signal CLK_ipd 	: std_logic := 'X';
    signal CLK_dly 	: std_logic := 'X';
    signal OPOSA_ipd 	: std_logic := 'X';
    signal OPOSA_dly 	: std_logic := 'X';

    signal VCCI: Std_logic;
    signal GNDI: Std_logic;
    component gndB
      port (PWR0: out Std_logic);
    end component;
    component mfflsre0003
      port (D0: in Std_logic; SP: in Std_logic; CK: in Std_logic; 
            LSR: in Std_logic; Q: out Std_logic);
    end component;
    component vcc
      port (PWR1: out Std_logic);
    end component;
  begin
    uDvi_PinTfpDatio_17: mfflsre0003
      port map (D0=>OPOSA_dly, SP=>VCCI, CK=>CLK_dly, LSR=>GNDI, Q=>IOLDO_out);
    DRIVEVCC: vcc
      port map (PWR1=>VCCI);
    DRIVEGND: gndB
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(CLK_ipd, CLK, tipd_CLK);
      VitalWireDelay(OPOSA_ipd, OPOSA, tipd_OPOSA);
    END BLOCK;

    --  Setup and Hold DELAYs
    SignalDelay : BLOCK
    BEGIN
      VitalSignalDelay(CLK_dly, CLK_ipd, ticd_CLK);
      VitalSignalDelay(OPOSA_dly, OPOSA_ipd, tisd_OPOSA_CLK);
    END BLOCK;

    VitalBehavior : PROCESS (IOLDO_out, CLK_dly, OPOSA_dly)
    VARIABLE IOLDO_zd         	: std_logic := 'X';
    VARIABLE IOLDO_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_OPOSA_CLK       	: x01 := '0';
    VARIABLE OPOSA_CLK_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_CLK_CLK          	: x01 := '0';
    VARIABLE periodcheckinfo_CLK	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalSetupHoldCheck (
        TestSignal => OPOSA_dly,
        TestSignalName => "OPOSA",
        TestDelay => tisd_OPOSA_CLK,
        RefSignal => CLK_dly,
        RefSignalName => "CLK",
        RefDelay => ticd_CLK,
        SetupHigh => tsetup_OPOSA_CLK_noedge_posedge,
        SetupLow => tsetup_OPOSA_CLK_noedge_posedge,
        HoldHigh => thold_OPOSA_CLK_noedge_posedge,
        HoldLow => thold_OPOSA_CLK_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => OPOSA_CLK_TimingDatash,
        Violation => tviol_OPOSA_CLK,
        MsgSeverity => warning);
      VitalPeriodPulseCheck (
        TestSignal => CLK_ipd,
        TestSignalName => "CLK",
        Period => tperiod_CLK,
        PulseWidthHigh => tpw_CLK_posedge,
        PulseWidthLow => tpw_CLK_negedge,
        PeriodData => periodcheckinfo_CLK,
        Violation => tviol_CLK_CLK,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    IOLDO_zd 	:= IOLDO_out;

    VitalPathDelay01 (
      OutSignal => IOLDO, OutSignalName => "IOLDO", OutTemp => IOLDO_zd,
      Paths      => (0 => (InputChangeTime => CLK_dly'last_event,
                           PathDelay => tpd_CLK_IOLDO,
                           PathCondition => TRUE)),
      GlitchData => IOLDO_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity PinDat_16_B
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity PinDat_16_B is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "PinDat_16_B";

      tipd_IOLDO  	: VitalDelayType01 := (0 ns, 0 ns);

        tpd_IOLDO_PinDat16	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (IOLDO: in Std_logic; PinDat16: out Std_logic);

    ATTRIBUTE Vital_Level0 OF PinDat_16_B : ENTITY IS TRUE;

  end PinDat_16_B;

  architecture Structure of PinDat_16_B is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal IOLDO_ipd 	: std_logic := 'X';
    signal PinDat16_out 	: std_logic := 'X';

    signal GNDI: Std_logic;
    component gndB
      port (PWR0: out Std_logic);
    end component;
    component ec3iobuf0001
      port (I: in Std_logic; T: in Std_logic; PAD: out Std_logic);
    end component;
  begin
    PinDat_pad_16: ec3iobuf0001
      port map (I=>IOLDO_ipd, T=>GNDI, PAD=>PinDat16_out);
    DRIVEGND: gndB
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(IOLDO_ipd, IOLDO, tipd_IOLDO);
    END BLOCK;

    VitalBehavior : PROCESS (IOLDO_ipd, PinDat16_out)
    VARIABLE PinDat16_zd         	: std_logic := 'X';
    VARIABLE PinDat16_GlitchData 	: VitalGlitchDataType;


    BEGIN

    IF (TimingChecksOn) THEN

    END IF;

    PinDat16_zd 	:= PinDat16_out;

    VitalPathDelay01Z (
      OutSignal => PinDat16, OutSignalName => "PinDat16", OutTemp => PinDat16_zd,
      Paths      => (0 => (InputChangeTime => IOLDO_ipd'last_event,
                           PathDelay => tpd_IOLDO_PinDat16,
                           PathCondition => TRUE)),
      GlitchData => PinDat16_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity PinDat_16_MGIOL
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity PinDat_16_MGIOL is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "PinDat_16_MGIOL";

      tipd_CLK  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_OPOSA  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLK_IOLDO	 : VitalDelayType01 := (0 ns, 0 ns);
      ticd_CLK	: VitalDelayType := 0 ns;
      tisd_OPOSA_CLK	: VitalDelayType := 0 ns;
      tsetup_OPOSA_CLK_noedge_posedge	: VitalDelayType := 0 ns;
      thold_OPOSA_CLK_noedge_posedge	: VitalDelayType := 0 ns;
      tperiod_CLK 	: VitalDelayType := 0 ns;
      tpw_CLK_posedge	: VitalDelayType := 0 ns;
      tpw_CLK_negedge	: VitalDelayType := 0 ns);

    port (IOLDO: out Std_logic; CLK: in Std_logic; OPOSA: in Std_logic);

    ATTRIBUTE Vital_Level0 OF PinDat_16_MGIOL : ENTITY IS TRUE;

  end PinDat_16_MGIOL;

  architecture Structure of PinDat_16_MGIOL is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal IOLDO_out 	: std_logic := 'X';
    signal CLK_ipd 	: std_logic := 'X';
    signal CLK_dly 	: std_logic := 'X';
    signal OPOSA_ipd 	: std_logic := 'X';
    signal OPOSA_dly 	: std_logic := 'X';

    signal VCCI: Std_logic;
    signal GNDI: Std_logic;
    component gndB
      port (PWR0: out Std_logic);
    end component;
    component mfflsre0003
      port (D0: in Std_logic; SP: in Std_logic; CK: in Std_logic; 
            LSR: in Std_logic; Q: out Std_logic);
    end component;
    component vcc
      port (PWR1: out Std_logic);
    end component;
  begin
    uDvi_PinTfpDatio_16: mfflsre0003
      port map (D0=>OPOSA_dly, SP=>VCCI, CK=>CLK_dly, LSR=>GNDI, Q=>IOLDO_out);
    DRIVEVCC: vcc
      port map (PWR1=>VCCI);
    DRIVEGND: gndB
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(CLK_ipd, CLK, tipd_CLK);
      VitalWireDelay(OPOSA_ipd, OPOSA, tipd_OPOSA);
    END BLOCK;

    --  Setup and Hold DELAYs
    SignalDelay : BLOCK
    BEGIN
      VitalSignalDelay(CLK_dly, CLK_ipd, ticd_CLK);
      VitalSignalDelay(OPOSA_dly, OPOSA_ipd, tisd_OPOSA_CLK);
    END BLOCK;

    VitalBehavior : PROCESS (IOLDO_out, CLK_dly, OPOSA_dly)
    VARIABLE IOLDO_zd         	: std_logic := 'X';
    VARIABLE IOLDO_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_OPOSA_CLK       	: x01 := '0';
    VARIABLE OPOSA_CLK_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_CLK_CLK          	: x01 := '0';
    VARIABLE periodcheckinfo_CLK	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalSetupHoldCheck (
        TestSignal => OPOSA_dly,
        TestSignalName => "OPOSA",
        TestDelay => tisd_OPOSA_CLK,
        RefSignal => CLK_dly,
        RefSignalName => "CLK",
        RefDelay => ticd_CLK,
        SetupHigh => tsetup_OPOSA_CLK_noedge_posedge,
        SetupLow => tsetup_OPOSA_CLK_noedge_posedge,
        HoldHigh => thold_OPOSA_CLK_noedge_posedge,
        HoldLow => thold_OPOSA_CLK_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => OPOSA_CLK_TimingDatash,
        Violation => tviol_OPOSA_CLK,
        MsgSeverity => warning);
      VitalPeriodPulseCheck (
        TestSignal => CLK_ipd,
        TestSignalName => "CLK",
        Period => tperiod_CLK,
        PulseWidthHigh => tpw_CLK_posedge,
        PulseWidthLow => tpw_CLK_negedge,
        PeriodData => periodcheckinfo_CLK,
        Violation => tviol_CLK_CLK,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    IOLDO_zd 	:= IOLDO_out;

    VitalPathDelay01 (
      OutSignal => IOLDO, OutSignalName => "IOLDO", OutTemp => IOLDO_zd,
      Paths      => (0 => (InputChangeTime => CLK_dly'last_event,
                           PathDelay => tpd_CLK_IOLDO,
                           PathCondition => TRUE)),
      GlitchData => IOLDO_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity PinDat_15_B
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity PinDat_15_B is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "PinDat_15_B";

      tipd_IOLDO  	: VitalDelayType01 := (0 ns, 0 ns);

        tpd_IOLDO_PinDat15	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (IOLDO: in Std_logic; PinDat15: out Std_logic);

    ATTRIBUTE Vital_Level0 OF PinDat_15_B : ENTITY IS TRUE;

  end PinDat_15_B;

  architecture Structure of PinDat_15_B is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal IOLDO_ipd 	: std_logic := 'X';
    signal PinDat15_out 	: std_logic := 'X';

    signal GNDI: Std_logic;
    component gndB
      port (PWR0: out Std_logic);
    end component;
    component ec3iobuf0001
      port (I: in Std_logic; T: in Std_logic; PAD: out Std_logic);
    end component;
  begin
    PinDat_pad_15: ec3iobuf0001
      port map (I=>IOLDO_ipd, T=>GNDI, PAD=>PinDat15_out);
    DRIVEGND: gndB
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(IOLDO_ipd, IOLDO, tipd_IOLDO);
    END BLOCK;

    VitalBehavior : PROCESS (IOLDO_ipd, PinDat15_out)
    VARIABLE PinDat15_zd         	: std_logic := 'X';
    VARIABLE PinDat15_GlitchData 	: VitalGlitchDataType;


    BEGIN

    IF (TimingChecksOn) THEN

    END IF;

    PinDat15_zd 	:= PinDat15_out;

    VitalPathDelay01Z (
      OutSignal => PinDat15, OutSignalName => "PinDat15", OutTemp => PinDat15_zd,
      Paths      => (0 => (InputChangeTime => IOLDO_ipd'last_event,
                           PathDelay => tpd_IOLDO_PinDat15,
                           PathCondition => TRUE)),
      GlitchData => PinDat15_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity PinDat_15_MGIOL
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity PinDat_15_MGIOL is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "PinDat_15_MGIOL";

      tipd_CLK  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_OPOSA  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLK_IOLDO	 : VitalDelayType01 := (0 ns, 0 ns);
      ticd_CLK	: VitalDelayType := 0 ns;
      tisd_OPOSA_CLK	: VitalDelayType := 0 ns;
      tsetup_OPOSA_CLK_noedge_posedge	: VitalDelayType := 0 ns;
      thold_OPOSA_CLK_noedge_posedge	: VitalDelayType := 0 ns;
      tperiod_CLK 	: VitalDelayType := 0 ns;
      tpw_CLK_posedge	: VitalDelayType := 0 ns;
      tpw_CLK_negedge	: VitalDelayType := 0 ns);

    port (IOLDO: out Std_logic; CLK: in Std_logic; OPOSA: in Std_logic);

    ATTRIBUTE Vital_Level0 OF PinDat_15_MGIOL : ENTITY IS TRUE;

  end PinDat_15_MGIOL;

  architecture Structure of PinDat_15_MGIOL is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal IOLDO_out 	: std_logic := 'X';
    signal CLK_ipd 	: std_logic := 'X';
    signal CLK_dly 	: std_logic := 'X';
    signal OPOSA_ipd 	: std_logic := 'X';
    signal OPOSA_dly 	: std_logic := 'X';

    signal VCCI: Std_logic;
    signal GNDI: Std_logic;
    component gndB
      port (PWR0: out Std_logic);
    end component;
    component mfflsre0003
      port (D0: in Std_logic; SP: in Std_logic; CK: in Std_logic; 
            LSR: in Std_logic; Q: out Std_logic);
    end component;
    component vcc
      port (PWR1: out Std_logic);
    end component;
  begin
    uDvi_PinTfpDatio_15: mfflsre0003
      port map (D0=>OPOSA_dly, SP=>VCCI, CK=>CLK_dly, LSR=>GNDI, Q=>IOLDO_out);
    DRIVEVCC: vcc
      port map (PWR1=>VCCI);
    DRIVEGND: gndB
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(CLK_ipd, CLK, tipd_CLK);
      VitalWireDelay(OPOSA_ipd, OPOSA, tipd_OPOSA);
    END BLOCK;

    --  Setup and Hold DELAYs
    SignalDelay : BLOCK
    BEGIN
      VitalSignalDelay(CLK_dly, CLK_ipd, ticd_CLK);
      VitalSignalDelay(OPOSA_dly, OPOSA_ipd, tisd_OPOSA_CLK);
    END BLOCK;

    VitalBehavior : PROCESS (IOLDO_out, CLK_dly, OPOSA_dly)
    VARIABLE IOLDO_zd         	: std_logic := 'X';
    VARIABLE IOLDO_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_OPOSA_CLK       	: x01 := '0';
    VARIABLE OPOSA_CLK_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_CLK_CLK          	: x01 := '0';
    VARIABLE periodcheckinfo_CLK	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalSetupHoldCheck (
        TestSignal => OPOSA_dly,
        TestSignalName => "OPOSA",
        TestDelay => tisd_OPOSA_CLK,
        RefSignal => CLK_dly,
        RefSignalName => "CLK",
        RefDelay => ticd_CLK,
        SetupHigh => tsetup_OPOSA_CLK_noedge_posedge,
        SetupLow => tsetup_OPOSA_CLK_noedge_posedge,
        HoldHigh => thold_OPOSA_CLK_noedge_posedge,
        HoldLow => thold_OPOSA_CLK_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => OPOSA_CLK_TimingDatash,
        Violation => tviol_OPOSA_CLK,
        MsgSeverity => warning);
      VitalPeriodPulseCheck (
        TestSignal => CLK_ipd,
        TestSignalName => "CLK",
        Period => tperiod_CLK,
        PulseWidthHigh => tpw_CLK_posedge,
        PulseWidthLow => tpw_CLK_negedge,
        PeriodData => periodcheckinfo_CLK,
        Violation => tviol_CLK_CLK,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    IOLDO_zd 	:= IOLDO_out;

    VitalPathDelay01 (
      OutSignal => IOLDO, OutSignalName => "IOLDO", OutTemp => IOLDO_zd,
      Paths      => (0 => (InputChangeTime => CLK_dly'last_event,
                           PathDelay => tpd_CLK_IOLDO,
                           PathCondition => TRUE)),
      GlitchData => IOLDO_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity PinDat_14_B
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity PinDat_14_B is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "PinDat_14_B";

      tipd_IOLDO  	: VitalDelayType01 := (0 ns, 0 ns);

        tpd_IOLDO_PinDat14	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (IOLDO: in Std_logic; PinDat14: out Std_logic);

    ATTRIBUTE Vital_Level0 OF PinDat_14_B : ENTITY IS TRUE;

  end PinDat_14_B;

  architecture Structure of PinDat_14_B is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal IOLDO_ipd 	: std_logic := 'X';
    signal PinDat14_out 	: std_logic := 'X';

    signal GNDI: Std_logic;
    component gndB
      port (PWR0: out Std_logic);
    end component;
    component ec3iobuf0001
      port (I: in Std_logic; T: in Std_logic; PAD: out Std_logic);
    end component;
  begin
    PinDat_pad_14: ec3iobuf0001
      port map (I=>IOLDO_ipd, T=>GNDI, PAD=>PinDat14_out);
    DRIVEGND: gndB
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(IOLDO_ipd, IOLDO, tipd_IOLDO);
    END BLOCK;

    VitalBehavior : PROCESS (IOLDO_ipd, PinDat14_out)
    VARIABLE PinDat14_zd         	: std_logic := 'X';
    VARIABLE PinDat14_GlitchData 	: VitalGlitchDataType;


    BEGIN

    IF (TimingChecksOn) THEN

    END IF;

    PinDat14_zd 	:= PinDat14_out;

    VitalPathDelay01Z (
      OutSignal => PinDat14, OutSignalName => "PinDat14", OutTemp => PinDat14_zd,
      Paths      => (0 => (InputChangeTime => IOLDO_ipd'last_event,
                           PathDelay => tpd_IOLDO_PinDat14,
                           PathCondition => TRUE)),
      GlitchData => PinDat14_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity PinDat_14_MGIOL
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity PinDat_14_MGIOL is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "PinDat_14_MGIOL";

      tipd_CLK  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_OPOSA  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLK_IOLDO	 : VitalDelayType01 := (0 ns, 0 ns);
      ticd_CLK	: VitalDelayType := 0 ns;
      tisd_OPOSA_CLK	: VitalDelayType := 0 ns;
      tsetup_OPOSA_CLK_noedge_posedge	: VitalDelayType := 0 ns;
      thold_OPOSA_CLK_noedge_posedge	: VitalDelayType := 0 ns;
      tperiod_CLK 	: VitalDelayType := 0 ns;
      tpw_CLK_posedge	: VitalDelayType := 0 ns;
      tpw_CLK_negedge	: VitalDelayType := 0 ns);

    port (IOLDO: out Std_logic; CLK: in Std_logic; OPOSA: in Std_logic);

    ATTRIBUTE Vital_Level0 OF PinDat_14_MGIOL : ENTITY IS TRUE;

  end PinDat_14_MGIOL;

  architecture Structure of PinDat_14_MGIOL is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal IOLDO_out 	: std_logic := 'X';
    signal CLK_ipd 	: std_logic := 'X';
    signal CLK_dly 	: std_logic := 'X';
    signal OPOSA_ipd 	: std_logic := 'X';
    signal OPOSA_dly 	: std_logic := 'X';

    signal VCCI: Std_logic;
    signal GNDI: Std_logic;
    component gndB
      port (PWR0: out Std_logic);
    end component;
    component mfflsre0003
      port (D0: in Std_logic; SP: in Std_logic; CK: in Std_logic; 
            LSR: in Std_logic; Q: out Std_logic);
    end component;
    component vcc
      port (PWR1: out Std_logic);
    end component;
  begin
    uDvi_PinTfpDatio_14: mfflsre0003
      port map (D0=>OPOSA_dly, SP=>VCCI, CK=>CLK_dly, LSR=>GNDI, Q=>IOLDO_out);
    DRIVEVCC: vcc
      port map (PWR1=>VCCI);
    DRIVEGND: gndB
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(CLK_ipd, CLK, tipd_CLK);
      VitalWireDelay(OPOSA_ipd, OPOSA, tipd_OPOSA);
    END BLOCK;

    --  Setup and Hold DELAYs
    SignalDelay : BLOCK
    BEGIN
      VitalSignalDelay(CLK_dly, CLK_ipd, ticd_CLK);
      VitalSignalDelay(OPOSA_dly, OPOSA_ipd, tisd_OPOSA_CLK);
    END BLOCK;

    VitalBehavior : PROCESS (IOLDO_out, CLK_dly, OPOSA_dly)
    VARIABLE IOLDO_zd         	: std_logic := 'X';
    VARIABLE IOLDO_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_OPOSA_CLK       	: x01 := '0';
    VARIABLE OPOSA_CLK_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_CLK_CLK          	: x01 := '0';
    VARIABLE periodcheckinfo_CLK	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalSetupHoldCheck (
        TestSignal => OPOSA_dly,
        TestSignalName => "OPOSA",
        TestDelay => tisd_OPOSA_CLK,
        RefSignal => CLK_dly,
        RefSignalName => "CLK",
        RefDelay => ticd_CLK,
        SetupHigh => tsetup_OPOSA_CLK_noedge_posedge,
        SetupLow => tsetup_OPOSA_CLK_noedge_posedge,
        HoldHigh => thold_OPOSA_CLK_noedge_posedge,
        HoldLow => thold_OPOSA_CLK_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => OPOSA_CLK_TimingDatash,
        Violation => tviol_OPOSA_CLK,
        MsgSeverity => warning);
      VitalPeriodPulseCheck (
        TestSignal => CLK_ipd,
        TestSignalName => "CLK",
        Period => tperiod_CLK,
        PulseWidthHigh => tpw_CLK_posedge,
        PulseWidthLow => tpw_CLK_negedge,
        PeriodData => periodcheckinfo_CLK,
        Violation => tviol_CLK_CLK,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    IOLDO_zd 	:= IOLDO_out;

    VitalPathDelay01 (
      OutSignal => IOLDO, OutSignalName => "IOLDO", OutTemp => IOLDO_zd,
      Paths      => (0 => (InputChangeTime => CLK_dly'last_event,
                           PathDelay => tpd_CLK_IOLDO,
                           PathCondition => TRUE)),
      GlitchData => IOLDO_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity PinDat_13_B
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity PinDat_13_B is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "PinDat_13_B";

      tipd_IOLDO  	: VitalDelayType01 := (0 ns, 0 ns);

        tpd_IOLDO_PinDat13	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (IOLDO: in Std_logic; PinDat13: out Std_logic);

    ATTRIBUTE Vital_Level0 OF PinDat_13_B : ENTITY IS TRUE;

  end PinDat_13_B;

  architecture Structure of PinDat_13_B is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal IOLDO_ipd 	: std_logic := 'X';
    signal PinDat13_out 	: std_logic := 'X';

    signal GNDI: Std_logic;
    component gndB
      port (PWR0: out Std_logic);
    end component;
    component ec3iobuf0001
      port (I: in Std_logic; T: in Std_logic; PAD: out Std_logic);
    end component;
  begin
    PinDat_pad_13: ec3iobuf0001
      port map (I=>IOLDO_ipd, T=>GNDI, PAD=>PinDat13_out);
    DRIVEGND: gndB
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(IOLDO_ipd, IOLDO, tipd_IOLDO);
    END BLOCK;

    VitalBehavior : PROCESS (IOLDO_ipd, PinDat13_out)
    VARIABLE PinDat13_zd         	: std_logic := 'X';
    VARIABLE PinDat13_GlitchData 	: VitalGlitchDataType;


    BEGIN

    IF (TimingChecksOn) THEN

    END IF;

    PinDat13_zd 	:= PinDat13_out;

    VitalPathDelay01Z (
      OutSignal => PinDat13, OutSignalName => "PinDat13", OutTemp => PinDat13_zd,
      Paths      => (0 => (InputChangeTime => IOLDO_ipd'last_event,
                           PathDelay => tpd_IOLDO_PinDat13,
                           PathCondition => TRUE)),
      GlitchData => PinDat13_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity PinDat_13_MGIOL
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity PinDat_13_MGIOL is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "PinDat_13_MGIOL";

      tipd_CLK  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_OPOSA  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLK_IOLDO	 : VitalDelayType01 := (0 ns, 0 ns);
      ticd_CLK	: VitalDelayType := 0 ns;
      tisd_OPOSA_CLK	: VitalDelayType := 0 ns;
      tsetup_OPOSA_CLK_noedge_posedge	: VitalDelayType := 0 ns;
      thold_OPOSA_CLK_noedge_posedge	: VitalDelayType := 0 ns;
      tperiod_CLK 	: VitalDelayType := 0 ns;
      tpw_CLK_posedge	: VitalDelayType := 0 ns;
      tpw_CLK_negedge	: VitalDelayType := 0 ns);

    port (IOLDO: out Std_logic; CLK: in Std_logic; OPOSA: in Std_logic);

    ATTRIBUTE Vital_Level0 OF PinDat_13_MGIOL : ENTITY IS TRUE;

  end PinDat_13_MGIOL;

  architecture Structure of PinDat_13_MGIOL is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal IOLDO_out 	: std_logic := 'X';
    signal CLK_ipd 	: std_logic := 'X';
    signal CLK_dly 	: std_logic := 'X';
    signal OPOSA_ipd 	: std_logic := 'X';
    signal OPOSA_dly 	: std_logic := 'X';

    signal VCCI: Std_logic;
    signal GNDI: Std_logic;
    component gndB
      port (PWR0: out Std_logic);
    end component;
    component mfflsre0003
      port (D0: in Std_logic; SP: in Std_logic; CK: in Std_logic; 
            LSR: in Std_logic; Q: out Std_logic);
    end component;
    component vcc
      port (PWR1: out Std_logic);
    end component;
  begin
    uDvi_PinTfpDatio_13: mfflsre0003
      port map (D0=>OPOSA_dly, SP=>VCCI, CK=>CLK_dly, LSR=>GNDI, Q=>IOLDO_out);
    DRIVEVCC: vcc
      port map (PWR1=>VCCI);
    DRIVEGND: gndB
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(CLK_ipd, CLK, tipd_CLK);
      VitalWireDelay(OPOSA_ipd, OPOSA, tipd_OPOSA);
    END BLOCK;

    --  Setup and Hold DELAYs
    SignalDelay : BLOCK
    BEGIN
      VitalSignalDelay(CLK_dly, CLK_ipd, ticd_CLK);
      VitalSignalDelay(OPOSA_dly, OPOSA_ipd, tisd_OPOSA_CLK);
    END BLOCK;

    VitalBehavior : PROCESS (IOLDO_out, CLK_dly, OPOSA_dly)
    VARIABLE IOLDO_zd         	: std_logic := 'X';
    VARIABLE IOLDO_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_OPOSA_CLK       	: x01 := '0';
    VARIABLE OPOSA_CLK_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_CLK_CLK          	: x01 := '0';
    VARIABLE periodcheckinfo_CLK	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalSetupHoldCheck (
        TestSignal => OPOSA_dly,
        TestSignalName => "OPOSA",
        TestDelay => tisd_OPOSA_CLK,
        RefSignal => CLK_dly,
        RefSignalName => "CLK",
        RefDelay => ticd_CLK,
        SetupHigh => tsetup_OPOSA_CLK_noedge_posedge,
        SetupLow => tsetup_OPOSA_CLK_noedge_posedge,
        HoldHigh => thold_OPOSA_CLK_noedge_posedge,
        HoldLow => thold_OPOSA_CLK_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => OPOSA_CLK_TimingDatash,
        Violation => tviol_OPOSA_CLK,
        MsgSeverity => warning);
      VitalPeriodPulseCheck (
        TestSignal => CLK_ipd,
        TestSignalName => "CLK",
        Period => tperiod_CLK,
        PulseWidthHigh => tpw_CLK_posedge,
        PulseWidthLow => tpw_CLK_negedge,
        PeriodData => periodcheckinfo_CLK,
        Violation => tviol_CLK_CLK,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    IOLDO_zd 	:= IOLDO_out;

    VitalPathDelay01 (
      OutSignal => IOLDO, OutSignalName => "IOLDO", OutTemp => IOLDO_zd,
      Paths      => (0 => (InputChangeTime => CLK_dly'last_event,
                           PathDelay => tpd_CLK_IOLDO,
                           PathCondition => TRUE)),
      GlitchData => IOLDO_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity PinDat_12_B
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity PinDat_12_B is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "PinDat_12_B";

      tipd_IOLDO  	: VitalDelayType01 := (0 ns, 0 ns);

        tpd_IOLDO_PinDat12	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (IOLDO: in Std_logic; PinDat12: out Std_logic);

    ATTRIBUTE Vital_Level0 OF PinDat_12_B : ENTITY IS TRUE;

  end PinDat_12_B;

  architecture Structure of PinDat_12_B is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal IOLDO_ipd 	: std_logic := 'X';
    signal PinDat12_out 	: std_logic := 'X';

    signal GNDI: Std_logic;
    component gndB
      port (PWR0: out Std_logic);
    end component;
    component ec3iobuf0001
      port (I: in Std_logic; T: in Std_logic; PAD: out Std_logic);
    end component;
  begin
    PinDat_pad_12: ec3iobuf0001
      port map (I=>IOLDO_ipd, T=>GNDI, PAD=>PinDat12_out);
    DRIVEGND: gndB
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(IOLDO_ipd, IOLDO, tipd_IOLDO);
    END BLOCK;

    VitalBehavior : PROCESS (IOLDO_ipd, PinDat12_out)
    VARIABLE PinDat12_zd         	: std_logic := 'X';
    VARIABLE PinDat12_GlitchData 	: VitalGlitchDataType;


    BEGIN

    IF (TimingChecksOn) THEN

    END IF;

    PinDat12_zd 	:= PinDat12_out;

    VitalPathDelay01Z (
      OutSignal => PinDat12, OutSignalName => "PinDat12", OutTemp => PinDat12_zd,
      Paths      => (0 => (InputChangeTime => IOLDO_ipd'last_event,
                           PathDelay => tpd_IOLDO_PinDat12,
                           PathCondition => TRUE)),
      GlitchData => PinDat12_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity PinDat_12_MGIOL
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity PinDat_12_MGIOL is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "PinDat_12_MGIOL";

      tipd_CLK  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_OPOSA  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLK_IOLDO	 : VitalDelayType01 := (0 ns, 0 ns);
      ticd_CLK	: VitalDelayType := 0 ns;
      tisd_OPOSA_CLK	: VitalDelayType := 0 ns;
      tsetup_OPOSA_CLK_noedge_posedge	: VitalDelayType := 0 ns;
      thold_OPOSA_CLK_noedge_posedge	: VitalDelayType := 0 ns;
      tperiod_CLK 	: VitalDelayType := 0 ns;
      tpw_CLK_posedge	: VitalDelayType := 0 ns;
      tpw_CLK_negedge	: VitalDelayType := 0 ns);

    port (IOLDO: out Std_logic; CLK: in Std_logic; OPOSA: in Std_logic);

    ATTRIBUTE Vital_Level0 OF PinDat_12_MGIOL : ENTITY IS TRUE;

  end PinDat_12_MGIOL;

  architecture Structure of PinDat_12_MGIOL is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal IOLDO_out 	: std_logic := 'X';
    signal CLK_ipd 	: std_logic := 'X';
    signal CLK_dly 	: std_logic := 'X';
    signal OPOSA_ipd 	: std_logic := 'X';
    signal OPOSA_dly 	: std_logic := 'X';

    signal VCCI: Std_logic;
    signal GNDI: Std_logic;
    component gndB
      port (PWR0: out Std_logic);
    end component;
    component mfflsre0003
      port (D0: in Std_logic; SP: in Std_logic; CK: in Std_logic; 
            LSR: in Std_logic; Q: out Std_logic);
    end component;
    component vcc
      port (PWR1: out Std_logic);
    end component;
  begin
    uDvi_PinTfpDatio_12: mfflsre0003
      port map (D0=>OPOSA_dly, SP=>VCCI, CK=>CLK_dly, LSR=>GNDI, Q=>IOLDO_out);
    DRIVEVCC: vcc
      port map (PWR1=>VCCI);
    DRIVEGND: gndB
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(CLK_ipd, CLK, tipd_CLK);
      VitalWireDelay(OPOSA_ipd, OPOSA, tipd_OPOSA);
    END BLOCK;

    --  Setup and Hold DELAYs
    SignalDelay : BLOCK
    BEGIN
      VitalSignalDelay(CLK_dly, CLK_ipd, ticd_CLK);
      VitalSignalDelay(OPOSA_dly, OPOSA_ipd, tisd_OPOSA_CLK);
    END BLOCK;

    VitalBehavior : PROCESS (IOLDO_out, CLK_dly, OPOSA_dly)
    VARIABLE IOLDO_zd         	: std_logic := 'X';
    VARIABLE IOLDO_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_OPOSA_CLK       	: x01 := '0';
    VARIABLE OPOSA_CLK_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_CLK_CLK          	: x01 := '0';
    VARIABLE periodcheckinfo_CLK	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalSetupHoldCheck (
        TestSignal => OPOSA_dly,
        TestSignalName => "OPOSA",
        TestDelay => tisd_OPOSA_CLK,
        RefSignal => CLK_dly,
        RefSignalName => "CLK",
        RefDelay => ticd_CLK,
        SetupHigh => tsetup_OPOSA_CLK_noedge_posedge,
        SetupLow => tsetup_OPOSA_CLK_noedge_posedge,
        HoldHigh => thold_OPOSA_CLK_noedge_posedge,
        HoldLow => thold_OPOSA_CLK_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => OPOSA_CLK_TimingDatash,
        Violation => tviol_OPOSA_CLK,
        MsgSeverity => warning);
      VitalPeriodPulseCheck (
        TestSignal => CLK_ipd,
        TestSignalName => "CLK",
        Period => tperiod_CLK,
        PulseWidthHigh => tpw_CLK_posedge,
        PulseWidthLow => tpw_CLK_negedge,
        PeriodData => periodcheckinfo_CLK,
        Violation => tviol_CLK_CLK,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    IOLDO_zd 	:= IOLDO_out;

    VitalPathDelay01 (
      OutSignal => IOLDO, OutSignalName => "IOLDO", OutTemp => IOLDO_zd,
      Paths      => (0 => (InputChangeTime => CLK_dly'last_event,
                           PathDelay => tpd_CLK_IOLDO,
                           PathCondition => TRUE)),
      GlitchData => IOLDO_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity PinDat_11_B
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity PinDat_11_B is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "PinDat_11_B";

      tipd_IOLDO  	: VitalDelayType01 := (0 ns, 0 ns);

        tpd_IOLDO_PinDat11	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (IOLDO: in Std_logic; PinDat11: out Std_logic);

    ATTRIBUTE Vital_Level0 OF PinDat_11_B : ENTITY IS TRUE;

  end PinDat_11_B;

  architecture Structure of PinDat_11_B is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal IOLDO_ipd 	: std_logic := 'X';
    signal PinDat11_out 	: std_logic := 'X';

    signal GNDI: Std_logic;
    component gndB
      port (PWR0: out Std_logic);
    end component;
    component ec3iobuf0001
      port (I: in Std_logic; T: in Std_logic; PAD: out Std_logic);
    end component;
  begin
    PinDat_pad_11: ec3iobuf0001
      port map (I=>IOLDO_ipd, T=>GNDI, PAD=>PinDat11_out);
    DRIVEGND: gndB
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(IOLDO_ipd, IOLDO, tipd_IOLDO);
    END BLOCK;

    VitalBehavior : PROCESS (IOLDO_ipd, PinDat11_out)
    VARIABLE PinDat11_zd         	: std_logic := 'X';
    VARIABLE PinDat11_GlitchData 	: VitalGlitchDataType;


    BEGIN

    IF (TimingChecksOn) THEN

    END IF;

    PinDat11_zd 	:= PinDat11_out;

    VitalPathDelay01Z (
      OutSignal => PinDat11, OutSignalName => "PinDat11", OutTemp => PinDat11_zd,
      Paths      => (0 => (InputChangeTime => IOLDO_ipd'last_event,
                           PathDelay => tpd_IOLDO_PinDat11,
                           PathCondition => TRUE)),
      GlitchData => PinDat11_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity PinDat_11_MGIOL
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity PinDat_11_MGIOL is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "PinDat_11_MGIOL";

      tipd_CLK  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_OPOSA  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLK_IOLDO	 : VitalDelayType01 := (0 ns, 0 ns);
      ticd_CLK	: VitalDelayType := 0 ns;
      tisd_OPOSA_CLK	: VitalDelayType := 0 ns;
      tsetup_OPOSA_CLK_noedge_posedge	: VitalDelayType := 0 ns;
      thold_OPOSA_CLK_noedge_posedge	: VitalDelayType := 0 ns;
      tperiod_CLK 	: VitalDelayType := 0 ns;
      tpw_CLK_posedge	: VitalDelayType := 0 ns;
      tpw_CLK_negedge	: VitalDelayType := 0 ns);

    port (IOLDO: out Std_logic; CLK: in Std_logic; OPOSA: in Std_logic);

    ATTRIBUTE Vital_Level0 OF PinDat_11_MGIOL : ENTITY IS TRUE;

  end PinDat_11_MGIOL;

  architecture Structure of PinDat_11_MGIOL is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal IOLDO_out 	: std_logic := 'X';
    signal CLK_ipd 	: std_logic := 'X';
    signal CLK_dly 	: std_logic := 'X';
    signal OPOSA_ipd 	: std_logic := 'X';
    signal OPOSA_dly 	: std_logic := 'X';

    signal VCCI: Std_logic;
    signal GNDI: Std_logic;
    component gndB
      port (PWR0: out Std_logic);
    end component;
    component mfflsre0003
      port (D0: in Std_logic; SP: in Std_logic; CK: in Std_logic; 
            LSR: in Std_logic; Q: out Std_logic);
    end component;
    component vcc
      port (PWR1: out Std_logic);
    end component;
  begin
    uDvi_PinTfpDatio_11: mfflsre0003
      port map (D0=>OPOSA_dly, SP=>VCCI, CK=>CLK_dly, LSR=>GNDI, Q=>IOLDO_out);
    DRIVEVCC: vcc
      port map (PWR1=>VCCI);
    DRIVEGND: gndB
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(CLK_ipd, CLK, tipd_CLK);
      VitalWireDelay(OPOSA_ipd, OPOSA, tipd_OPOSA);
    END BLOCK;

    --  Setup and Hold DELAYs
    SignalDelay : BLOCK
    BEGIN
      VitalSignalDelay(CLK_dly, CLK_ipd, ticd_CLK);
      VitalSignalDelay(OPOSA_dly, OPOSA_ipd, tisd_OPOSA_CLK);
    END BLOCK;

    VitalBehavior : PROCESS (IOLDO_out, CLK_dly, OPOSA_dly)
    VARIABLE IOLDO_zd         	: std_logic := 'X';
    VARIABLE IOLDO_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_OPOSA_CLK       	: x01 := '0';
    VARIABLE OPOSA_CLK_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_CLK_CLK          	: x01 := '0';
    VARIABLE periodcheckinfo_CLK	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalSetupHoldCheck (
        TestSignal => OPOSA_dly,
        TestSignalName => "OPOSA",
        TestDelay => tisd_OPOSA_CLK,
        RefSignal => CLK_dly,
        RefSignalName => "CLK",
        RefDelay => ticd_CLK,
        SetupHigh => tsetup_OPOSA_CLK_noedge_posedge,
        SetupLow => tsetup_OPOSA_CLK_noedge_posedge,
        HoldHigh => thold_OPOSA_CLK_noedge_posedge,
        HoldLow => thold_OPOSA_CLK_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => OPOSA_CLK_TimingDatash,
        Violation => tviol_OPOSA_CLK,
        MsgSeverity => warning);
      VitalPeriodPulseCheck (
        TestSignal => CLK_ipd,
        TestSignalName => "CLK",
        Period => tperiod_CLK,
        PulseWidthHigh => tpw_CLK_posedge,
        PulseWidthLow => tpw_CLK_negedge,
        PeriodData => periodcheckinfo_CLK,
        Violation => tviol_CLK_CLK,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    IOLDO_zd 	:= IOLDO_out;

    VitalPathDelay01 (
      OutSignal => IOLDO, OutSignalName => "IOLDO", OutTemp => IOLDO_zd,
      Paths      => (0 => (InputChangeTime => CLK_dly'last_event,
                           PathDelay => tpd_CLK_IOLDO,
                           PathCondition => TRUE)),
      GlitchData => IOLDO_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity PinDat_10_B
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity PinDat_10_B is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "PinDat_10_B";

      tipd_IOLDO  	: VitalDelayType01 := (0 ns, 0 ns);

        tpd_IOLDO_PinDat10	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (IOLDO: in Std_logic; PinDat10: out Std_logic);

    ATTRIBUTE Vital_Level0 OF PinDat_10_B : ENTITY IS TRUE;

  end PinDat_10_B;

  architecture Structure of PinDat_10_B is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal IOLDO_ipd 	: std_logic := 'X';
    signal PinDat10_out 	: std_logic := 'X';

    signal GNDI: Std_logic;
    component gndB
      port (PWR0: out Std_logic);
    end component;
    component ec3iobuf0001
      port (I: in Std_logic; T: in Std_logic; PAD: out Std_logic);
    end component;
  begin
    PinDat_pad_10: ec3iobuf0001
      port map (I=>IOLDO_ipd, T=>GNDI, PAD=>PinDat10_out);
    DRIVEGND: gndB
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(IOLDO_ipd, IOLDO, tipd_IOLDO);
    END BLOCK;

    VitalBehavior : PROCESS (IOLDO_ipd, PinDat10_out)
    VARIABLE PinDat10_zd         	: std_logic := 'X';
    VARIABLE PinDat10_GlitchData 	: VitalGlitchDataType;


    BEGIN

    IF (TimingChecksOn) THEN

    END IF;

    PinDat10_zd 	:= PinDat10_out;

    VitalPathDelay01Z (
      OutSignal => PinDat10, OutSignalName => "PinDat10", OutTemp => PinDat10_zd,
      Paths      => (0 => (InputChangeTime => IOLDO_ipd'last_event,
                           PathDelay => tpd_IOLDO_PinDat10,
                           PathCondition => TRUE)),
      GlitchData => PinDat10_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity PinDat_10_MGIOL
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity PinDat_10_MGIOL is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "PinDat_10_MGIOL";

      tipd_CLK  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_OPOSA  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLK_IOLDO	 : VitalDelayType01 := (0 ns, 0 ns);
      ticd_CLK	: VitalDelayType := 0 ns;
      tisd_OPOSA_CLK	: VitalDelayType := 0 ns;
      tsetup_OPOSA_CLK_noedge_posedge	: VitalDelayType := 0 ns;
      thold_OPOSA_CLK_noedge_posedge	: VitalDelayType := 0 ns;
      tperiod_CLK 	: VitalDelayType := 0 ns;
      tpw_CLK_posedge	: VitalDelayType := 0 ns;
      tpw_CLK_negedge	: VitalDelayType := 0 ns);

    port (IOLDO: out Std_logic; CLK: in Std_logic; OPOSA: in Std_logic);

    ATTRIBUTE Vital_Level0 OF PinDat_10_MGIOL : ENTITY IS TRUE;

  end PinDat_10_MGIOL;

  architecture Structure of PinDat_10_MGIOL is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal IOLDO_out 	: std_logic := 'X';
    signal CLK_ipd 	: std_logic := 'X';
    signal CLK_dly 	: std_logic := 'X';
    signal OPOSA_ipd 	: std_logic := 'X';
    signal OPOSA_dly 	: std_logic := 'X';

    signal VCCI: Std_logic;
    signal GNDI: Std_logic;
    component gndB
      port (PWR0: out Std_logic);
    end component;
    component mfflsre0003
      port (D0: in Std_logic; SP: in Std_logic; CK: in Std_logic; 
            LSR: in Std_logic; Q: out Std_logic);
    end component;
    component vcc
      port (PWR1: out Std_logic);
    end component;
  begin
    uDvi_PinTfpDatio_10: mfflsre0003
      port map (D0=>OPOSA_dly, SP=>VCCI, CK=>CLK_dly, LSR=>GNDI, Q=>IOLDO_out);
    DRIVEVCC: vcc
      port map (PWR1=>VCCI);
    DRIVEGND: gndB
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(CLK_ipd, CLK, tipd_CLK);
      VitalWireDelay(OPOSA_ipd, OPOSA, tipd_OPOSA);
    END BLOCK;

    --  Setup and Hold DELAYs
    SignalDelay : BLOCK
    BEGIN
      VitalSignalDelay(CLK_dly, CLK_ipd, ticd_CLK);
      VitalSignalDelay(OPOSA_dly, OPOSA_ipd, tisd_OPOSA_CLK);
    END BLOCK;

    VitalBehavior : PROCESS (IOLDO_out, CLK_dly, OPOSA_dly)
    VARIABLE IOLDO_zd         	: std_logic := 'X';
    VARIABLE IOLDO_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_OPOSA_CLK       	: x01 := '0';
    VARIABLE OPOSA_CLK_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_CLK_CLK          	: x01 := '0';
    VARIABLE periodcheckinfo_CLK	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalSetupHoldCheck (
        TestSignal => OPOSA_dly,
        TestSignalName => "OPOSA",
        TestDelay => tisd_OPOSA_CLK,
        RefSignal => CLK_dly,
        RefSignalName => "CLK",
        RefDelay => ticd_CLK,
        SetupHigh => tsetup_OPOSA_CLK_noedge_posedge,
        SetupLow => tsetup_OPOSA_CLK_noedge_posedge,
        HoldHigh => thold_OPOSA_CLK_noedge_posedge,
        HoldLow => thold_OPOSA_CLK_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => OPOSA_CLK_TimingDatash,
        Violation => tviol_OPOSA_CLK,
        MsgSeverity => warning);
      VitalPeriodPulseCheck (
        TestSignal => CLK_ipd,
        TestSignalName => "CLK",
        Period => tperiod_CLK,
        PulseWidthHigh => tpw_CLK_posedge,
        PulseWidthLow => tpw_CLK_negedge,
        PeriodData => periodcheckinfo_CLK,
        Violation => tviol_CLK_CLK,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    IOLDO_zd 	:= IOLDO_out;

    VitalPathDelay01 (
      OutSignal => IOLDO, OutSignalName => "IOLDO", OutTemp => IOLDO_zd,
      Paths      => (0 => (InputChangeTime => CLK_dly'last_event,
                           PathDelay => tpd_CLK_IOLDO,
                           PathCondition => TRUE)),
      GlitchData => IOLDO_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity PinDat_9_B
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity PinDat_9_B is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "PinDat_9_B";

      tipd_IOLDO  	: VitalDelayType01 := (0 ns, 0 ns);

        tpd_IOLDO_PinDat9	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (IOLDO: in Std_logic; PinDat9: out Std_logic);

    ATTRIBUTE Vital_Level0 OF PinDat_9_B : ENTITY IS TRUE;

  end PinDat_9_B;

  architecture Structure of PinDat_9_B is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal IOLDO_ipd 	: std_logic := 'X';
    signal PinDat9_out 	: std_logic := 'X';

    signal GNDI: Std_logic;
    component gndB
      port (PWR0: out Std_logic);
    end component;
    component ec3iobuf0001
      port (I: in Std_logic; T: in Std_logic; PAD: out Std_logic);
    end component;
  begin
    PinDat_pad_9: ec3iobuf0001
      port map (I=>IOLDO_ipd, T=>GNDI, PAD=>PinDat9_out);
    DRIVEGND: gndB
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(IOLDO_ipd, IOLDO, tipd_IOLDO);
    END BLOCK;

    VitalBehavior : PROCESS (IOLDO_ipd, PinDat9_out)
    VARIABLE PinDat9_zd         	: std_logic := 'X';
    VARIABLE PinDat9_GlitchData 	: VitalGlitchDataType;


    BEGIN

    IF (TimingChecksOn) THEN

    END IF;

    PinDat9_zd 	:= PinDat9_out;

    VitalPathDelay01Z (
      OutSignal => PinDat9, OutSignalName => "PinDat9", OutTemp => PinDat9_zd,
      Paths      => (0 => (InputChangeTime => IOLDO_ipd'last_event,
                           PathDelay => tpd_IOLDO_PinDat9,
                           PathCondition => TRUE)),
      GlitchData => PinDat9_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity PinDat_9_MGIOL
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity PinDat_9_MGIOL is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "PinDat_9_MGIOL";

      tipd_CLK  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_OPOSA  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLK_IOLDO	 : VitalDelayType01 := (0 ns, 0 ns);
      ticd_CLK	: VitalDelayType := 0 ns;
      tisd_OPOSA_CLK	: VitalDelayType := 0 ns;
      tsetup_OPOSA_CLK_noedge_posedge	: VitalDelayType := 0 ns;
      thold_OPOSA_CLK_noedge_posedge	: VitalDelayType := 0 ns;
      tperiod_CLK 	: VitalDelayType := 0 ns;
      tpw_CLK_posedge	: VitalDelayType := 0 ns;
      tpw_CLK_negedge	: VitalDelayType := 0 ns);

    port (IOLDO: out Std_logic; CLK: in Std_logic; OPOSA: in Std_logic);

    ATTRIBUTE Vital_Level0 OF PinDat_9_MGIOL : ENTITY IS TRUE;

  end PinDat_9_MGIOL;

  architecture Structure of PinDat_9_MGIOL is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal IOLDO_out 	: std_logic := 'X';
    signal CLK_ipd 	: std_logic := 'X';
    signal CLK_dly 	: std_logic := 'X';
    signal OPOSA_ipd 	: std_logic := 'X';
    signal OPOSA_dly 	: std_logic := 'X';

    signal VCCI: Std_logic;
    signal GNDI: Std_logic;
    component gndB
      port (PWR0: out Std_logic);
    end component;
    component mfflsre0003
      port (D0: in Std_logic; SP: in Std_logic; CK: in Std_logic; 
            LSR: in Std_logic; Q: out Std_logic);
    end component;
    component vcc
      port (PWR1: out Std_logic);
    end component;
  begin
    uDvi_PinTfpDatio_9: mfflsre0003
      port map (D0=>OPOSA_dly, SP=>VCCI, CK=>CLK_dly, LSR=>GNDI, Q=>IOLDO_out);
    DRIVEVCC: vcc
      port map (PWR1=>VCCI);
    DRIVEGND: gndB
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(CLK_ipd, CLK, tipd_CLK);
      VitalWireDelay(OPOSA_ipd, OPOSA, tipd_OPOSA);
    END BLOCK;

    --  Setup and Hold DELAYs
    SignalDelay : BLOCK
    BEGIN
      VitalSignalDelay(CLK_dly, CLK_ipd, ticd_CLK);
      VitalSignalDelay(OPOSA_dly, OPOSA_ipd, tisd_OPOSA_CLK);
    END BLOCK;

    VitalBehavior : PROCESS (IOLDO_out, CLK_dly, OPOSA_dly)
    VARIABLE IOLDO_zd         	: std_logic := 'X';
    VARIABLE IOLDO_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_OPOSA_CLK       	: x01 := '0';
    VARIABLE OPOSA_CLK_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_CLK_CLK          	: x01 := '0';
    VARIABLE periodcheckinfo_CLK	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalSetupHoldCheck (
        TestSignal => OPOSA_dly,
        TestSignalName => "OPOSA",
        TestDelay => tisd_OPOSA_CLK,
        RefSignal => CLK_dly,
        RefSignalName => "CLK",
        RefDelay => ticd_CLK,
        SetupHigh => tsetup_OPOSA_CLK_noedge_posedge,
        SetupLow => tsetup_OPOSA_CLK_noedge_posedge,
        HoldHigh => thold_OPOSA_CLK_noedge_posedge,
        HoldLow => thold_OPOSA_CLK_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => OPOSA_CLK_TimingDatash,
        Violation => tviol_OPOSA_CLK,
        MsgSeverity => warning);
      VitalPeriodPulseCheck (
        TestSignal => CLK_ipd,
        TestSignalName => "CLK",
        Period => tperiod_CLK,
        PulseWidthHigh => tpw_CLK_posedge,
        PulseWidthLow => tpw_CLK_negedge,
        PeriodData => periodcheckinfo_CLK,
        Violation => tviol_CLK_CLK,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    IOLDO_zd 	:= IOLDO_out;

    VitalPathDelay01 (
      OutSignal => IOLDO, OutSignalName => "IOLDO", OutTemp => IOLDO_zd,
      Paths      => (0 => (InputChangeTime => CLK_dly'last_event,
                           PathDelay => tpd_CLK_IOLDO,
                           PathCondition => TRUE)),
      GlitchData => IOLDO_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity PinDat_8_B
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity PinDat_8_B is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "PinDat_8_B";

      tipd_IOLDO  	: VitalDelayType01 := (0 ns, 0 ns);

        tpd_IOLDO_PinDat8	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (IOLDO: in Std_logic; PinDat8: out Std_logic);

    ATTRIBUTE Vital_Level0 OF PinDat_8_B : ENTITY IS TRUE;

  end PinDat_8_B;

  architecture Structure of PinDat_8_B is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal IOLDO_ipd 	: std_logic := 'X';
    signal PinDat8_out 	: std_logic := 'X';

    signal GNDI: Std_logic;
    component gndB
      port (PWR0: out Std_logic);
    end component;
    component ec3iobuf0001
      port (I: in Std_logic; T: in Std_logic; PAD: out Std_logic);
    end component;
  begin
    PinDat_pad_8: ec3iobuf0001
      port map (I=>IOLDO_ipd, T=>GNDI, PAD=>PinDat8_out);
    DRIVEGND: gndB
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(IOLDO_ipd, IOLDO, tipd_IOLDO);
    END BLOCK;

    VitalBehavior : PROCESS (IOLDO_ipd, PinDat8_out)
    VARIABLE PinDat8_zd         	: std_logic := 'X';
    VARIABLE PinDat8_GlitchData 	: VitalGlitchDataType;


    BEGIN

    IF (TimingChecksOn) THEN

    END IF;

    PinDat8_zd 	:= PinDat8_out;

    VitalPathDelay01Z (
      OutSignal => PinDat8, OutSignalName => "PinDat8", OutTemp => PinDat8_zd,
      Paths      => (0 => (InputChangeTime => IOLDO_ipd'last_event,
                           PathDelay => tpd_IOLDO_PinDat8,
                           PathCondition => TRUE)),
      GlitchData => PinDat8_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity PinDat_8_MGIOL
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity PinDat_8_MGIOL is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "PinDat_8_MGIOL";

      tipd_CLK  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_OPOSA  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLK_IOLDO	 : VitalDelayType01 := (0 ns, 0 ns);
      ticd_CLK	: VitalDelayType := 0 ns;
      tisd_OPOSA_CLK	: VitalDelayType := 0 ns;
      tsetup_OPOSA_CLK_noedge_posedge	: VitalDelayType := 0 ns;
      thold_OPOSA_CLK_noedge_posedge	: VitalDelayType := 0 ns;
      tperiod_CLK 	: VitalDelayType := 0 ns;
      tpw_CLK_posedge	: VitalDelayType := 0 ns;
      tpw_CLK_negedge	: VitalDelayType := 0 ns);

    port (IOLDO: out Std_logic; CLK: in Std_logic; OPOSA: in Std_logic);

    ATTRIBUTE Vital_Level0 OF PinDat_8_MGIOL : ENTITY IS TRUE;

  end PinDat_8_MGIOL;

  architecture Structure of PinDat_8_MGIOL is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal IOLDO_out 	: std_logic := 'X';
    signal CLK_ipd 	: std_logic := 'X';
    signal CLK_dly 	: std_logic := 'X';
    signal OPOSA_ipd 	: std_logic := 'X';
    signal OPOSA_dly 	: std_logic := 'X';

    signal VCCI: Std_logic;
    signal GNDI: Std_logic;
    component gndB
      port (PWR0: out Std_logic);
    end component;
    component mfflsre0003
      port (D0: in Std_logic; SP: in Std_logic; CK: in Std_logic; 
            LSR: in Std_logic; Q: out Std_logic);
    end component;
    component vcc
      port (PWR1: out Std_logic);
    end component;
  begin
    uDvi_PinTfpDatio_8: mfflsre0003
      port map (D0=>OPOSA_dly, SP=>VCCI, CK=>CLK_dly, LSR=>GNDI, Q=>IOLDO_out);
    DRIVEVCC: vcc
      port map (PWR1=>VCCI);
    DRIVEGND: gndB
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(CLK_ipd, CLK, tipd_CLK);
      VitalWireDelay(OPOSA_ipd, OPOSA, tipd_OPOSA);
    END BLOCK;

    --  Setup and Hold DELAYs
    SignalDelay : BLOCK
    BEGIN
      VitalSignalDelay(CLK_dly, CLK_ipd, ticd_CLK);
      VitalSignalDelay(OPOSA_dly, OPOSA_ipd, tisd_OPOSA_CLK);
    END BLOCK;

    VitalBehavior : PROCESS (IOLDO_out, CLK_dly, OPOSA_dly)
    VARIABLE IOLDO_zd         	: std_logic := 'X';
    VARIABLE IOLDO_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_OPOSA_CLK       	: x01 := '0';
    VARIABLE OPOSA_CLK_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_CLK_CLK          	: x01 := '0';
    VARIABLE periodcheckinfo_CLK	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalSetupHoldCheck (
        TestSignal => OPOSA_dly,
        TestSignalName => "OPOSA",
        TestDelay => tisd_OPOSA_CLK,
        RefSignal => CLK_dly,
        RefSignalName => "CLK",
        RefDelay => ticd_CLK,
        SetupHigh => tsetup_OPOSA_CLK_noedge_posedge,
        SetupLow => tsetup_OPOSA_CLK_noedge_posedge,
        HoldHigh => thold_OPOSA_CLK_noedge_posedge,
        HoldLow => thold_OPOSA_CLK_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => OPOSA_CLK_TimingDatash,
        Violation => tviol_OPOSA_CLK,
        MsgSeverity => warning);
      VitalPeriodPulseCheck (
        TestSignal => CLK_ipd,
        TestSignalName => "CLK",
        Period => tperiod_CLK,
        PulseWidthHigh => tpw_CLK_posedge,
        PulseWidthLow => tpw_CLK_negedge,
        PeriodData => periodcheckinfo_CLK,
        Violation => tviol_CLK_CLK,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    IOLDO_zd 	:= IOLDO_out;

    VitalPathDelay01 (
      OutSignal => IOLDO, OutSignalName => "IOLDO", OutTemp => IOLDO_zd,
      Paths      => (0 => (InputChangeTime => CLK_dly'last_event,
                           PathDelay => tpd_CLK_IOLDO,
                           PathCondition => TRUE)),
      GlitchData => IOLDO_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity PinDat_7_B
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity PinDat_7_B is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "PinDat_7_B";

      tipd_IOLDO  	: VitalDelayType01 := (0 ns, 0 ns);

        tpd_IOLDO_PinDat7	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (IOLDO: in Std_logic; PinDat7: out Std_logic);

    ATTRIBUTE Vital_Level0 OF PinDat_7_B : ENTITY IS TRUE;

  end PinDat_7_B;

  architecture Structure of PinDat_7_B is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal IOLDO_ipd 	: std_logic := 'X';
    signal PinDat7_out 	: std_logic := 'X';

    signal GNDI: Std_logic;
    component gndB
      port (PWR0: out Std_logic);
    end component;
    component ec3iobuf0001
      port (I: in Std_logic; T: in Std_logic; PAD: out Std_logic);
    end component;
  begin
    PinDat_pad_7: ec3iobuf0001
      port map (I=>IOLDO_ipd, T=>GNDI, PAD=>PinDat7_out);
    DRIVEGND: gndB
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(IOLDO_ipd, IOLDO, tipd_IOLDO);
    END BLOCK;

    VitalBehavior : PROCESS (IOLDO_ipd, PinDat7_out)
    VARIABLE PinDat7_zd         	: std_logic := 'X';
    VARIABLE PinDat7_GlitchData 	: VitalGlitchDataType;


    BEGIN

    IF (TimingChecksOn) THEN

    END IF;

    PinDat7_zd 	:= PinDat7_out;

    VitalPathDelay01Z (
      OutSignal => PinDat7, OutSignalName => "PinDat7", OutTemp => PinDat7_zd,
      Paths      => (0 => (InputChangeTime => IOLDO_ipd'last_event,
                           PathDelay => tpd_IOLDO_PinDat7,
                           PathCondition => TRUE)),
      GlitchData => PinDat7_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity PinDat_7_MGIOL
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity PinDat_7_MGIOL is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "PinDat_7_MGIOL";

      tipd_CLK  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_OPOSA  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLK_IOLDO	 : VitalDelayType01 := (0 ns, 0 ns);
      ticd_CLK	: VitalDelayType := 0 ns;
      tisd_OPOSA_CLK	: VitalDelayType := 0 ns;
      tsetup_OPOSA_CLK_noedge_posedge	: VitalDelayType := 0 ns;
      thold_OPOSA_CLK_noedge_posedge	: VitalDelayType := 0 ns;
      tperiod_CLK 	: VitalDelayType := 0 ns;
      tpw_CLK_posedge	: VitalDelayType := 0 ns;
      tpw_CLK_negedge	: VitalDelayType := 0 ns);

    port (IOLDO: out Std_logic; CLK: in Std_logic; OPOSA: in Std_logic);

    ATTRIBUTE Vital_Level0 OF PinDat_7_MGIOL : ENTITY IS TRUE;

  end PinDat_7_MGIOL;

  architecture Structure of PinDat_7_MGIOL is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal IOLDO_out 	: std_logic := 'X';
    signal CLK_ipd 	: std_logic := 'X';
    signal CLK_dly 	: std_logic := 'X';
    signal OPOSA_ipd 	: std_logic := 'X';
    signal OPOSA_dly 	: std_logic := 'X';

    signal VCCI: Std_logic;
    signal GNDI: Std_logic;
    component gndB
      port (PWR0: out Std_logic);
    end component;
    component mfflsre0003
      port (D0: in Std_logic; SP: in Std_logic; CK: in Std_logic; 
            LSR: in Std_logic; Q: out Std_logic);
    end component;
    component vcc
      port (PWR1: out Std_logic);
    end component;
  begin
    uDvi_PinTfpDatio_7: mfflsre0003
      port map (D0=>OPOSA_dly, SP=>VCCI, CK=>CLK_dly, LSR=>GNDI, Q=>IOLDO_out);
    DRIVEVCC: vcc
      port map (PWR1=>VCCI);
    DRIVEGND: gndB
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(CLK_ipd, CLK, tipd_CLK);
      VitalWireDelay(OPOSA_ipd, OPOSA, tipd_OPOSA);
    END BLOCK;

    --  Setup and Hold DELAYs
    SignalDelay : BLOCK
    BEGIN
      VitalSignalDelay(CLK_dly, CLK_ipd, ticd_CLK);
      VitalSignalDelay(OPOSA_dly, OPOSA_ipd, tisd_OPOSA_CLK);
    END BLOCK;

    VitalBehavior : PROCESS (IOLDO_out, CLK_dly, OPOSA_dly)
    VARIABLE IOLDO_zd         	: std_logic := 'X';
    VARIABLE IOLDO_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_OPOSA_CLK       	: x01 := '0';
    VARIABLE OPOSA_CLK_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_CLK_CLK          	: x01 := '0';
    VARIABLE periodcheckinfo_CLK	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalSetupHoldCheck (
        TestSignal => OPOSA_dly,
        TestSignalName => "OPOSA",
        TestDelay => tisd_OPOSA_CLK,
        RefSignal => CLK_dly,
        RefSignalName => "CLK",
        RefDelay => ticd_CLK,
        SetupHigh => tsetup_OPOSA_CLK_noedge_posedge,
        SetupLow => tsetup_OPOSA_CLK_noedge_posedge,
        HoldHigh => thold_OPOSA_CLK_noedge_posedge,
        HoldLow => thold_OPOSA_CLK_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => OPOSA_CLK_TimingDatash,
        Violation => tviol_OPOSA_CLK,
        MsgSeverity => warning);
      VitalPeriodPulseCheck (
        TestSignal => CLK_ipd,
        TestSignalName => "CLK",
        Period => tperiod_CLK,
        PulseWidthHigh => tpw_CLK_posedge,
        PulseWidthLow => tpw_CLK_negedge,
        PeriodData => periodcheckinfo_CLK,
        Violation => tviol_CLK_CLK,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    IOLDO_zd 	:= IOLDO_out;

    VitalPathDelay01 (
      OutSignal => IOLDO, OutSignalName => "IOLDO", OutTemp => IOLDO_zd,
      Paths      => (0 => (InputChangeTime => CLK_dly'last_event,
                           PathDelay => tpd_CLK_IOLDO,
                           PathCondition => TRUE)),
      GlitchData => IOLDO_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity PinDat_6_B
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity PinDat_6_B is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "PinDat_6_B";

      tipd_IOLDO  	: VitalDelayType01 := (0 ns, 0 ns);

        tpd_IOLDO_PinDat6	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (IOLDO: in Std_logic; PinDat6: out Std_logic);

    ATTRIBUTE Vital_Level0 OF PinDat_6_B : ENTITY IS TRUE;

  end PinDat_6_B;

  architecture Structure of PinDat_6_B is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal IOLDO_ipd 	: std_logic := 'X';
    signal PinDat6_out 	: std_logic := 'X';

    signal GNDI: Std_logic;
    component gndB
      port (PWR0: out Std_logic);
    end component;
    component ec3iobuf0001
      port (I: in Std_logic; T: in Std_logic; PAD: out Std_logic);
    end component;
  begin
    PinDat_pad_6: ec3iobuf0001
      port map (I=>IOLDO_ipd, T=>GNDI, PAD=>PinDat6_out);
    DRIVEGND: gndB
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(IOLDO_ipd, IOLDO, tipd_IOLDO);
    END BLOCK;

    VitalBehavior : PROCESS (IOLDO_ipd, PinDat6_out)
    VARIABLE PinDat6_zd         	: std_logic := 'X';
    VARIABLE PinDat6_GlitchData 	: VitalGlitchDataType;


    BEGIN

    IF (TimingChecksOn) THEN

    END IF;

    PinDat6_zd 	:= PinDat6_out;

    VitalPathDelay01Z (
      OutSignal => PinDat6, OutSignalName => "PinDat6", OutTemp => PinDat6_zd,
      Paths      => (0 => (InputChangeTime => IOLDO_ipd'last_event,
                           PathDelay => tpd_IOLDO_PinDat6,
                           PathCondition => TRUE)),
      GlitchData => PinDat6_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity PinDat_6_MGIOL
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity PinDat_6_MGIOL is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "PinDat_6_MGIOL";

      tipd_CLK  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_OPOSA  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLK_IOLDO	 : VitalDelayType01 := (0 ns, 0 ns);
      ticd_CLK	: VitalDelayType := 0 ns;
      tisd_OPOSA_CLK	: VitalDelayType := 0 ns;
      tsetup_OPOSA_CLK_noedge_posedge	: VitalDelayType := 0 ns;
      thold_OPOSA_CLK_noedge_posedge	: VitalDelayType := 0 ns;
      tperiod_CLK 	: VitalDelayType := 0 ns;
      tpw_CLK_posedge	: VitalDelayType := 0 ns;
      tpw_CLK_negedge	: VitalDelayType := 0 ns);

    port (IOLDO: out Std_logic; CLK: in Std_logic; OPOSA: in Std_logic);

    ATTRIBUTE Vital_Level0 OF PinDat_6_MGIOL : ENTITY IS TRUE;

  end PinDat_6_MGIOL;

  architecture Structure of PinDat_6_MGIOL is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal IOLDO_out 	: std_logic := 'X';
    signal CLK_ipd 	: std_logic := 'X';
    signal CLK_dly 	: std_logic := 'X';
    signal OPOSA_ipd 	: std_logic := 'X';
    signal OPOSA_dly 	: std_logic := 'X';

    signal VCCI: Std_logic;
    signal GNDI: Std_logic;
    component gndB
      port (PWR0: out Std_logic);
    end component;
    component mfflsre0003
      port (D0: in Std_logic; SP: in Std_logic; CK: in Std_logic; 
            LSR: in Std_logic; Q: out Std_logic);
    end component;
    component vcc
      port (PWR1: out Std_logic);
    end component;
  begin
    uDvi_PinTfpDatio_6: mfflsre0003
      port map (D0=>OPOSA_dly, SP=>VCCI, CK=>CLK_dly, LSR=>GNDI, Q=>IOLDO_out);
    DRIVEVCC: vcc
      port map (PWR1=>VCCI);
    DRIVEGND: gndB
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(CLK_ipd, CLK, tipd_CLK);
      VitalWireDelay(OPOSA_ipd, OPOSA, tipd_OPOSA);
    END BLOCK;

    --  Setup and Hold DELAYs
    SignalDelay : BLOCK
    BEGIN
      VitalSignalDelay(CLK_dly, CLK_ipd, ticd_CLK);
      VitalSignalDelay(OPOSA_dly, OPOSA_ipd, tisd_OPOSA_CLK);
    END BLOCK;

    VitalBehavior : PROCESS (IOLDO_out, CLK_dly, OPOSA_dly)
    VARIABLE IOLDO_zd         	: std_logic := 'X';
    VARIABLE IOLDO_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_OPOSA_CLK       	: x01 := '0';
    VARIABLE OPOSA_CLK_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_CLK_CLK          	: x01 := '0';
    VARIABLE periodcheckinfo_CLK	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalSetupHoldCheck (
        TestSignal => OPOSA_dly,
        TestSignalName => "OPOSA",
        TestDelay => tisd_OPOSA_CLK,
        RefSignal => CLK_dly,
        RefSignalName => "CLK",
        RefDelay => ticd_CLK,
        SetupHigh => tsetup_OPOSA_CLK_noedge_posedge,
        SetupLow => tsetup_OPOSA_CLK_noedge_posedge,
        HoldHigh => thold_OPOSA_CLK_noedge_posedge,
        HoldLow => thold_OPOSA_CLK_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => OPOSA_CLK_TimingDatash,
        Violation => tviol_OPOSA_CLK,
        MsgSeverity => warning);
      VitalPeriodPulseCheck (
        TestSignal => CLK_ipd,
        TestSignalName => "CLK",
        Period => tperiod_CLK,
        PulseWidthHigh => tpw_CLK_posedge,
        PulseWidthLow => tpw_CLK_negedge,
        PeriodData => periodcheckinfo_CLK,
        Violation => tviol_CLK_CLK,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    IOLDO_zd 	:= IOLDO_out;

    VitalPathDelay01 (
      OutSignal => IOLDO, OutSignalName => "IOLDO", OutTemp => IOLDO_zd,
      Paths      => (0 => (InputChangeTime => CLK_dly'last_event,
                           PathDelay => tpd_CLK_IOLDO,
                           PathCondition => TRUE)),
      GlitchData => IOLDO_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity PinDat_5_B
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity PinDat_5_B is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "PinDat_5_B";

      tipd_IOLDO  	: VitalDelayType01 := (0 ns, 0 ns);

        tpd_IOLDO_PinDat5	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (IOLDO: in Std_logic; PinDat5: out Std_logic);

    ATTRIBUTE Vital_Level0 OF PinDat_5_B : ENTITY IS TRUE;

  end PinDat_5_B;

  architecture Structure of PinDat_5_B is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal IOLDO_ipd 	: std_logic := 'X';
    signal PinDat5_out 	: std_logic := 'X';

    signal GNDI: Std_logic;
    component gndB
      port (PWR0: out Std_logic);
    end component;
    component ec3iobuf0001
      port (I: in Std_logic; T: in Std_logic; PAD: out Std_logic);
    end component;
  begin
    PinDat_pad_5: ec3iobuf0001
      port map (I=>IOLDO_ipd, T=>GNDI, PAD=>PinDat5_out);
    DRIVEGND: gndB
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(IOLDO_ipd, IOLDO, tipd_IOLDO);
    END BLOCK;

    VitalBehavior : PROCESS (IOLDO_ipd, PinDat5_out)
    VARIABLE PinDat5_zd         	: std_logic := 'X';
    VARIABLE PinDat5_GlitchData 	: VitalGlitchDataType;


    BEGIN

    IF (TimingChecksOn) THEN

    END IF;

    PinDat5_zd 	:= PinDat5_out;

    VitalPathDelay01Z (
      OutSignal => PinDat5, OutSignalName => "PinDat5", OutTemp => PinDat5_zd,
      Paths      => (0 => (InputChangeTime => IOLDO_ipd'last_event,
                           PathDelay => tpd_IOLDO_PinDat5,
                           PathCondition => TRUE)),
      GlitchData => PinDat5_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity PinDat_5_MGIOL
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity PinDat_5_MGIOL is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "PinDat_5_MGIOL";

      tipd_CLK  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_OPOSA  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLK_IOLDO	 : VitalDelayType01 := (0 ns, 0 ns);
      ticd_CLK	: VitalDelayType := 0 ns;
      tisd_OPOSA_CLK	: VitalDelayType := 0 ns;
      tsetup_OPOSA_CLK_noedge_posedge	: VitalDelayType := 0 ns;
      thold_OPOSA_CLK_noedge_posedge	: VitalDelayType := 0 ns;
      tperiod_CLK 	: VitalDelayType := 0 ns;
      tpw_CLK_posedge	: VitalDelayType := 0 ns;
      tpw_CLK_negedge	: VitalDelayType := 0 ns);

    port (IOLDO: out Std_logic; CLK: in Std_logic; OPOSA: in Std_logic);

    ATTRIBUTE Vital_Level0 OF PinDat_5_MGIOL : ENTITY IS TRUE;

  end PinDat_5_MGIOL;

  architecture Structure of PinDat_5_MGIOL is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal IOLDO_out 	: std_logic := 'X';
    signal CLK_ipd 	: std_logic := 'X';
    signal CLK_dly 	: std_logic := 'X';
    signal OPOSA_ipd 	: std_logic := 'X';
    signal OPOSA_dly 	: std_logic := 'X';

    signal VCCI: Std_logic;
    signal GNDI: Std_logic;
    component gndB
      port (PWR0: out Std_logic);
    end component;
    component mfflsre0003
      port (D0: in Std_logic; SP: in Std_logic; CK: in Std_logic; 
            LSR: in Std_logic; Q: out Std_logic);
    end component;
    component vcc
      port (PWR1: out Std_logic);
    end component;
  begin
    uDvi_PinTfpDatio_5: mfflsre0003
      port map (D0=>OPOSA_dly, SP=>VCCI, CK=>CLK_dly, LSR=>GNDI, Q=>IOLDO_out);
    DRIVEVCC: vcc
      port map (PWR1=>VCCI);
    DRIVEGND: gndB
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(CLK_ipd, CLK, tipd_CLK);
      VitalWireDelay(OPOSA_ipd, OPOSA, tipd_OPOSA);
    END BLOCK;

    --  Setup and Hold DELAYs
    SignalDelay : BLOCK
    BEGIN
      VitalSignalDelay(CLK_dly, CLK_ipd, ticd_CLK);
      VitalSignalDelay(OPOSA_dly, OPOSA_ipd, tisd_OPOSA_CLK);
    END BLOCK;

    VitalBehavior : PROCESS (IOLDO_out, CLK_dly, OPOSA_dly)
    VARIABLE IOLDO_zd         	: std_logic := 'X';
    VARIABLE IOLDO_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_OPOSA_CLK       	: x01 := '0';
    VARIABLE OPOSA_CLK_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_CLK_CLK          	: x01 := '0';
    VARIABLE periodcheckinfo_CLK	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalSetupHoldCheck (
        TestSignal => OPOSA_dly,
        TestSignalName => "OPOSA",
        TestDelay => tisd_OPOSA_CLK,
        RefSignal => CLK_dly,
        RefSignalName => "CLK",
        RefDelay => ticd_CLK,
        SetupHigh => tsetup_OPOSA_CLK_noedge_posedge,
        SetupLow => tsetup_OPOSA_CLK_noedge_posedge,
        HoldHigh => thold_OPOSA_CLK_noedge_posedge,
        HoldLow => thold_OPOSA_CLK_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => OPOSA_CLK_TimingDatash,
        Violation => tviol_OPOSA_CLK,
        MsgSeverity => warning);
      VitalPeriodPulseCheck (
        TestSignal => CLK_ipd,
        TestSignalName => "CLK",
        Period => tperiod_CLK,
        PulseWidthHigh => tpw_CLK_posedge,
        PulseWidthLow => tpw_CLK_negedge,
        PeriodData => periodcheckinfo_CLK,
        Violation => tviol_CLK_CLK,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    IOLDO_zd 	:= IOLDO_out;

    VitalPathDelay01 (
      OutSignal => IOLDO, OutSignalName => "IOLDO", OutTemp => IOLDO_zd,
      Paths      => (0 => (InputChangeTime => CLK_dly'last_event,
                           PathDelay => tpd_CLK_IOLDO,
                           PathCondition => TRUE)),
      GlitchData => IOLDO_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity PinDat_4_B
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity PinDat_4_B is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "PinDat_4_B";

      tipd_IOLDO  	: VitalDelayType01 := (0 ns, 0 ns);

        tpd_IOLDO_PinDat4	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (IOLDO: in Std_logic; PinDat4: out Std_logic);

    ATTRIBUTE Vital_Level0 OF PinDat_4_B : ENTITY IS TRUE;

  end PinDat_4_B;

  architecture Structure of PinDat_4_B is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal IOLDO_ipd 	: std_logic := 'X';
    signal PinDat4_out 	: std_logic := 'X';

    signal GNDI: Std_logic;
    component gndB
      port (PWR0: out Std_logic);
    end component;
    component ec3iobuf0001
      port (I: in Std_logic; T: in Std_logic; PAD: out Std_logic);
    end component;
  begin
    PinDat_pad_4: ec3iobuf0001
      port map (I=>IOLDO_ipd, T=>GNDI, PAD=>PinDat4_out);
    DRIVEGND: gndB
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(IOLDO_ipd, IOLDO, tipd_IOLDO);
    END BLOCK;

    VitalBehavior : PROCESS (IOLDO_ipd, PinDat4_out)
    VARIABLE PinDat4_zd         	: std_logic := 'X';
    VARIABLE PinDat4_GlitchData 	: VitalGlitchDataType;


    BEGIN

    IF (TimingChecksOn) THEN

    END IF;

    PinDat4_zd 	:= PinDat4_out;

    VitalPathDelay01Z (
      OutSignal => PinDat4, OutSignalName => "PinDat4", OutTemp => PinDat4_zd,
      Paths      => (0 => (InputChangeTime => IOLDO_ipd'last_event,
                           PathDelay => tpd_IOLDO_PinDat4,
                           PathCondition => TRUE)),
      GlitchData => PinDat4_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity PinDat_4_MGIOL
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity PinDat_4_MGIOL is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "PinDat_4_MGIOL";

      tipd_CLK  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_OPOSA  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLK_IOLDO	 : VitalDelayType01 := (0 ns, 0 ns);
      ticd_CLK	: VitalDelayType := 0 ns;
      tisd_OPOSA_CLK	: VitalDelayType := 0 ns;
      tsetup_OPOSA_CLK_noedge_posedge	: VitalDelayType := 0 ns;
      thold_OPOSA_CLK_noedge_posedge	: VitalDelayType := 0 ns;
      tperiod_CLK 	: VitalDelayType := 0 ns;
      tpw_CLK_posedge	: VitalDelayType := 0 ns;
      tpw_CLK_negedge	: VitalDelayType := 0 ns);

    port (IOLDO: out Std_logic; CLK: in Std_logic; OPOSA: in Std_logic);

    ATTRIBUTE Vital_Level0 OF PinDat_4_MGIOL : ENTITY IS TRUE;

  end PinDat_4_MGIOL;

  architecture Structure of PinDat_4_MGIOL is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal IOLDO_out 	: std_logic := 'X';
    signal CLK_ipd 	: std_logic := 'X';
    signal CLK_dly 	: std_logic := 'X';
    signal OPOSA_ipd 	: std_logic := 'X';
    signal OPOSA_dly 	: std_logic := 'X';

    signal VCCI: Std_logic;
    signal GNDI: Std_logic;
    component gndB
      port (PWR0: out Std_logic);
    end component;
    component mfflsre0003
      port (D0: in Std_logic; SP: in Std_logic; CK: in Std_logic; 
            LSR: in Std_logic; Q: out Std_logic);
    end component;
    component vcc
      port (PWR1: out Std_logic);
    end component;
  begin
    uDvi_PinTfpDatio_4: mfflsre0003
      port map (D0=>OPOSA_dly, SP=>VCCI, CK=>CLK_dly, LSR=>GNDI, Q=>IOLDO_out);
    DRIVEVCC: vcc
      port map (PWR1=>VCCI);
    DRIVEGND: gndB
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(CLK_ipd, CLK, tipd_CLK);
      VitalWireDelay(OPOSA_ipd, OPOSA, tipd_OPOSA);
    END BLOCK;

    --  Setup and Hold DELAYs
    SignalDelay : BLOCK
    BEGIN
      VitalSignalDelay(CLK_dly, CLK_ipd, ticd_CLK);
      VitalSignalDelay(OPOSA_dly, OPOSA_ipd, tisd_OPOSA_CLK);
    END BLOCK;

    VitalBehavior : PROCESS (IOLDO_out, CLK_dly, OPOSA_dly)
    VARIABLE IOLDO_zd         	: std_logic := 'X';
    VARIABLE IOLDO_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_OPOSA_CLK       	: x01 := '0';
    VARIABLE OPOSA_CLK_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_CLK_CLK          	: x01 := '0';
    VARIABLE periodcheckinfo_CLK	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalSetupHoldCheck (
        TestSignal => OPOSA_dly,
        TestSignalName => "OPOSA",
        TestDelay => tisd_OPOSA_CLK,
        RefSignal => CLK_dly,
        RefSignalName => "CLK",
        RefDelay => ticd_CLK,
        SetupHigh => tsetup_OPOSA_CLK_noedge_posedge,
        SetupLow => tsetup_OPOSA_CLK_noedge_posedge,
        HoldHigh => thold_OPOSA_CLK_noedge_posedge,
        HoldLow => thold_OPOSA_CLK_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => OPOSA_CLK_TimingDatash,
        Violation => tviol_OPOSA_CLK,
        MsgSeverity => warning);
      VitalPeriodPulseCheck (
        TestSignal => CLK_ipd,
        TestSignalName => "CLK",
        Period => tperiod_CLK,
        PulseWidthHigh => tpw_CLK_posedge,
        PulseWidthLow => tpw_CLK_negedge,
        PeriodData => periodcheckinfo_CLK,
        Violation => tviol_CLK_CLK,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    IOLDO_zd 	:= IOLDO_out;

    VitalPathDelay01 (
      OutSignal => IOLDO, OutSignalName => "IOLDO", OutTemp => IOLDO_zd,
      Paths      => (0 => (InputChangeTime => CLK_dly'last_event,
                           PathDelay => tpd_CLK_IOLDO,
                           PathCondition => TRUE)),
      GlitchData => IOLDO_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity PinDat_3_B
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity PinDat_3_B is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "PinDat_3_B";

      tipd_IOLDO  	: VitalDelayType01 := (0 ns, 0 ns);

        tpd_IOLDO_PinDat3	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (IOLDO: in Std_logic; PinDat3: out Std_logic);

    ATTRIBUTE Vital_Level0 OF PinDat_3_B : ENTITY IS TRUE;

  end PinDat_3_B;

  architecture Structure of PinDat_3_B is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal IOLDO_ipd 	: std_logic := 'X';
    signal PinDat3_out 	: std_logic := 'X';

    signal GNDI: Std_logic;
    component gndB
      port (PWR0: out Std_logic);
    end component;
    component ec3iobuf0001
      port (I: in Std_logic; T: in Std_logic; PAD: out Std_logic);
    end component;
  begin
    PinDat_pad_3: ec3iobuf0001
      port map (I=>IOLDO_ipd, T=>GNDI, PAD=>PinDat3_out);
    DRIVEGND: gndB
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(IOLDO_ipd, IOLDO, tipd_IOLDO);
    END BLOCK;

    VitalBehavior : PROCESS (IOLDO_ipd, PinDat3_out)
    VARIABLE PinDat3_zd         	: std_logic := 'X';
    VARIABLE PinDat3_GlitchData 	: VitalGlitchDataType;


    BEGIN

    IF (TimingChecksOn) THEN

    END IF;

    PinDat3_zd 	:= PinDat3_out;

    VitalPathDelay01Z (
      OutSignal => PinDat3, OutSignalName => "PinDat3", OutTemp => PinDat3_zd,
      Paths      => (0 => (InputChangeTime => IOLDO_ipd'last_event,
                           PathDelay => tpd_IOLDO_PinDat3,
                           PathCondition => TRUE)),
      GlitchData => PinDat3_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity PinDat_3_MGIOL
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity PinDat_3_MGIOL is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "PinDat_3_MGIOL";

      tipd_CLK  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_OPOSA  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLK_IOLDO	 : VitalDelayType01 := (0 ns, 0 ns);
      ticd_CLK	: VitalDelayType := 0 ns;
      tisd_OPOSA_CLK	: VitalDelayType := 0 ns;
      tsetup_OPOSA_CLK_noedge_posedge	: VitalDelayType := 0 ns;
      thold_OPOSA_CLK_noedge_posedge	: VitalDelayType := 0 ns;
      tperiod_CLK 	: VitalDelayType := 0 ns;
      tpw_CLK_posedge	: VitalDelayType := 0 ns;
      tpw_CLK_negedge	: VitalDelayType := 0 ns);

    port (IOLDO: out Std_logic; CLK: in Std_logic; OPOSA: in Std_logic);

    ATTRIBUTE Vital_Level0 OF PinDat_3_MGIOL : ENTITY IS TRUE;

  end PinDat_3_MGIOL;

  architecture Structure of PinDat_3_MGIOL is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal IOLDO_out 	: std_logic := 'X';
    signal CLK_ipd 	: std_logic := 'X';
    signal CLK_dly 	: std_logic := 'X';
    signal OPOSA_ipd 	: std_logic := 'X';
    signal OPOSA_dly 	: std_logic := 'X';

    signal VCCI: Std_logic;
    signal GNDI: Std_logic;
    component gndB
      port (PWR0: out Std_logic);
    end component;
    component mfflsre0003
      port (D0: in Std_logic; SP: in Std_logic; CK: in Std_logic; 
            LSR: in Std_logic; Q: out Std_logic);
    end component;
    component vcc
      port (PWR1: out Std_logic);
    end component;
  begin
    uDvi_PinTfpDatio_3: mfflsre0003
      port map (D0=>OPOSA_dly, SP=>VCCI, CK=>CLK_dly, LSR=>GNDI, Q=>IOLDO_out);
    DRIVEVCC: vcc
      port map (PWR1=>VCCI);
    DRIVEGND: gndB
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(CLK_ipd, CLK, tipd_CLK);
      VitalWireDelay(OPOSA_ipd, OPOSA, tipd_OPOSA);
    END BLOCK;

    --  Setup and Hold DELAYs
    SignalDelay : BLOCK
    BEGIN
      VitalSignalDelay(CLK_dly, CLK_ipd, ticd_CLK);
      VitalSignalDelay(OPOSA_dly, OPOSA_ipd, tisd_OPOSA_CLK);
    END BLOCK;

    VitalBehavior : PROCESS (IOLDO_out, CLK_dly, OPOSA_dly)
    VARIABLE IOLDO_zd         	: std_logic := 'X';
    VARIABLE IOLDO_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_OPOSA_CLK       	: x01 := '0';
    VARIABLE OPOSA_CLK_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_CLK_CLK          	: x01 := '0';
    VARIABLE periodcheckinfo_CLK	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalSetupHoldCheck (
        TestSignal => OPOSA_dly,
        TestSignalName => "OPOSA",
        TestDelay => tisd_OPOSA_CLK,
        RefSignal => CLK_dly,
        RefSignalName => "CLK",
        RefDelay => ticd_CLK,
        SetupHigh => tsetup_OPOSA_CLK_noedge_posedge,
        SetupLow => tsetup_OPOSA_CLK_noedge_posedge,
        HoldHigh => thold_OPOSA_CLK_noedge_posedge,
        HoldLow => thold_OPOSA_CLK_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => OPOSA_CLK_TimingDatash,
        Violation => tviol_OPOSA_CLK,
        MsgSeverity => warning);
      VitalPeriodPulseCheck (
        TestSignal => CLK_ipd,
        TestSignalName => "CLK",
        Period => tperiod_CLK,
        PulseWidthHigh => tpw_CLK_posedge,
        PulseWidthLow => tpw_CLK_negedge,
        PeriodData => periodcheckinfo_CLK,
        Violation => tviol_CLK_CLK,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    IOLDO_zd 	:= IOLDO_out;

    VitalPathDelay01 (
      OutSignal => IOLDO, OutSignalName => "IOLDO", OutTemp => IOLDO_zd,
      Paths      => (0 => (InputChangeTime => CLK_dly'last_event,
                           PathDelay => tpd_CLK_IOLDO,
                           PathCondition => TRUE)),
      GlitchData => IOLDO_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity PinDat_2_B
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity PinDat_2_B is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "PinDat_2_B";

      tipd_IOLDO  	: VitalDelayType01 := (0 ns, 0 ns);

        tpd_IOLDO_PinDat2	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (IOLDO: in Std_logic; PinDat2: out Std_logic);

    ATTRIBUTE Vital_Level0 OF PinDat_2_B : ENTITY IS TRUE;

  end PinDat_2_B;

  architecture Structure of PinDat_2_B is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal IOLDO_ipd 	: std_logic := 'X';
    signal PinDat2_out 	: std_logic := 'X';

    signal GNDI: Std_logic;
    component gndB
      port (PWR0: out Std_logic);
    end component;
    component ec3iobuf0001
      port (I: in Std_logic; T: in Std_logic; PAD: out Std_logic);
    end component;
  begin
    PinDat_pad_2: ec3iobuf0001
      port map (I=>IOLDO_ipd, T=>GNDI, PAD=>PinDat2_out);
    DRIVEGND: gndB
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(IOLDO_ipd, IOLDO, tipd_IOLDO);
    END BLOCK;

    VitalBehavior : PROCESS (IOLDO_ipd, PinDat2_out)
    VARIABLE PinDat2_zd         	: std_logic := 'X';
    VARIABLE PinDat2_GlitchData 	: VitalGlitchDataType;


    BEGIN

    IF (TimingChecksOn) THEN

    END IF;

    PinDat2_zd 	:= PinDat2_out;

    VitalPathDelay01Z (
      OutSignal => PinDat2, OutSignalName => "PinDat2", OutTemp => PinDat2_zd,
      Paths      => (0 => (InputChangeTime => IOLDO_ipd'last_event,
                           PathDelay => tpd_IOLDO_PinDat2,
                           PathCondition => TRUE)),
      GlitchData => PinDat2_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity PinDat_2_MGIOL
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity PinDat_2_MGIOL is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "PinDat_2_MGIOL";

      tipd_CLK  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_OPOSA  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLK_IOLDO	 : VitalDelayType01 := (0 ns, 0 ns);
      ticd_CLK	: VitalDelayType := 0 ns;
      tisd_OPOSA_CLK	: VitalDelayType := 0 ns;
      tsetup_OPOSA_CLK_noedge_posedge	: VitalDelayType := 0 ns;
      thold_OPOSA_CLK_noedge_posedge	: VitalDelayType := 0 ns;
      tperiod_CLK 	: VitalDelayType := 0 ns;
      tpw_CLK_posedge	: VitalDelayType := 0 ns;
      tpw_CLK_negedge	: VitalDelayType := 0 ns);

    port (IOLDO: out Std_logic; CLK: in Std_logic; OPOSA: in Std_logic);

    ATTRIBUTE Vital_Level0 OF PinDat_2_MGIOL : ENTITY IS TRUE;

  end PinDat_2_MGIOL;

  architecture Structure of PinDat_2_MGIOL is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal IOLDO_out 	: std_logic := 'X';
    signal CLK_ipd 	: std_logic := 'X';
    signal CLK_dly 	: std_logic := 'X';
    signal OPOSA_ipd 	: std_logic := 'X';
    signal OPOSA_dly 	: std_logic := 'X';

    signal VCCI: Std_logic;
    signal GNDI: Std_logic;
    component gndB
      port (PWR0: out Std_logic);
    end component;
    component mfflsre0003
      port (D0: in Std_logic; SP: in Std_logic; CK: in Std_logic; 
            LSR: in Std_logic; Q: out Std_logic);
    end component;
    component vcc
      port (PWR1: out Std_logic);
    end component;
  begin
    uDvi_PinTfpDatio_2: mfflsre0003
      port map (D0=>OPOSA_dly, SP=>VCCI, CK=>CLK_dly, LSR=>GNDI, Q=>IOLDO_out);
    DRIVEVCC: vcc
      port map (PWR1=>VCCI);
    DRIVEGND: gndB
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(CLK_ipd, CLK, tipd_CLK);
      VitalWireDelay(OPOSA_ipd, OPOSA, tipd_OPOSA);
    END BLOCK;

    --  Setup and Hold DELAYs
    SignalDelay : BLOCK
    BEGIN
      VitalSignalDelay(CLK_dly, CLK_ipd, ticd_CLK);
      VitalSignalDelay(OPOSA_dly, OPOSA_ipd, tisd_OPOSA_CLK);
    END BLOCK;

    VitalBehavior : PROCESS (IOLDO_out, CLK_dly, OPOSA_dly)
    VARIABLE IOLDO_zd         	: std_logic := 'X';
    VARIABLE IOLDO_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_OPOSA_CLK       	: x01 := '0';
    VARIABLE OPOSA_CLK_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_CLK_CLK          	: x01 := '0';
    VARIABLE periodcheckinfo_CLK	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalSetupHoldCheck (
        TestSignal => OPOSA_dly,
        TestSignalName => "OPOSA",
        TestDelay => tisd_OPOSA_CLK,
        RefSignal => CLK_dly,
        RefSignalName => "CLK",
        RefDelay => ticd_CLK,
        SetupHigh => tsetup_OPOSA_CLK_noedge_posedge,
        SetupLow => tsetup_OPOSA_CLK_noedge_posedge,
        HoldHigh => thold_OPOSA_CLK_noedge_posedge,
        HoldLow => thold_OPOSA_CLK_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => OPOSA_CLK_TimingDatash,
        Violation => tviol_OPOSA_CLK,
        MsgSeverity => warning);
      VitalPeriodPulseCheck (
        TestSignal => CLK_ipd,
        TestSignalName => "CLK",
        Period => tperiod_CLK,
        PulseWidthHigh => tpw_CLK_posedge,
        PulseWidthLow => tpw_CLK_negedge,
        PeriodData => periodcheckinfo_CLK,
        Violation => tviol_CLK_CLK,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    IOLDO_zd 	:= IOLDO_out;

    VitalPathDelay01 (
      OutSignal => IOLDO, OutSignalName => "IOLDO", OutTemp => IOLDO_zd,
      Paths      => (0 => (InputChangeTime => CLK_dly'last_event,
                           PathDelay => tpd_CLK_IOLDO,
                           PathCondition => TRUE)),
      GlitchData => IOLDO_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity PinDat_1_B
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity PinDat_1_B is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "PinDat_1_B";

      tipd_IOLDO  	: VitalDelayType01 := (0 ns, 0 ns);

        tpd_IOLDO_PinDat1	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (IOLDO: in Std_logic; PinDat1: out Std_logic);

    ATTRIBUTE Vital_Level0 OF PinDat_1_B : ENTITY IS TRUE;

  end PinDat_1_B;

  architecture Structure of PinDat_1_B is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal IOLDO_ipd 	: std_logic := 'X';
    signal PinDat1_out 	: std_logic := 'X';

    signal GNDI: Std_logic;
    component gndB
      port (PWR0: out Std_logic);
    end component;
    component ec3iobuf0001
      port (I: in Std_logic; T: in Std_logic; PAD: out Std_logic);
    end component;
  begin
    PinDat_pad_1: ec3iobuf0001
      port map (I=>IOLDO_ipd, T=>GNDI, PAD=>PinDat1_out);
    DRIVEGND: gndB
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(IOLDO_ipd, IOLDO, tipd_IOLDO);
    END BLOCK;

    VitalBehavior : PROCESS (IOLDO_ipd, PinDat1_out)
    VARIABLE PinDat1_zd         	: std_logic := 'X';
    VARIABLE PinDat1_GlitchData 	: VitalGlitchDataType;


    BEGIN

    IF (TimingChecksOn) THEN

    END IF;

    PinDat1_zd 	:= PinDat1_out;

    VitalPathDelay01Z (
      OutSignal => PinDat1, OutSignalName => "PinDat1", OutTemp => PinDat1_zd,
      Paths      => (0 => (InputChangeTime => IOLDO_ipd'last_event,
                           PathDelay => tpd_IOLDO_PinDat1,
                           PathCondition => TRUE)),
      GlitchData => PinDat1_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity PinDat_1_MGIOL
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity PinDat_1_MGIOL is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "PinDat_1_MGIOL";

      tipd_CLK  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_OPOSA  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLK_IOLDO	 : VitalDelayType01 := (0 ns, 0 ns);
      ticd_CLK	: VitalDelayType := 0 ns;
      tisd_OPOSA_CLK	: VitalDelayType := 0 ns;
      tsetup_OPOSA_CLK_noedge_posedge	: VitalDelayType := 0 ns;
      thold_OPOSA_CLK_noedge_posedge	: VitalDelayType := 0 ns;
      tperiod_CLK 	: VitalDelayType := 0 ns;
      tpw_CLK_posedge	: VitalDelayType := 0 ns;
      tpw_CLK_negedge	: VitalDelayType := 0 ns);

    port (IOLDO: out Std_logic; CLK: in Std_logic; OPOSA: in Std_logic);

    ATTRIBUTE Vital_Level0 OF PinDat_1_MGIOL : ENTITY IS TRUE;

  end PinDat_1_MGIOL;

  architecture Structure of PinDat_1_MGIOL is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal IOLDO_out 	: std_logic := 'X';
    signal CLK_ipd 	: std_logic := 'X';
    signal CLK_dly 	: std_logic := 'X';
    signal OPOSA_ipd 	: std_logic := 'X';
    signal OPOSA_dly 	: std_logic := 'X';

    signal VCCI: Std_logic;
    signal GNDI: Std_logic;
    component gndB
      port (PWR0: out Std_logic);
    end component;
    component mfflsre0003
      port (D0: in Std_logic; SP: in Std_logic; CK: in Std_logic; 
            LSR: in Std_logic; Q: out Std_logic);
    end component;
    component vcc
      port (PWR1: out Std_logic);
    end component;
  begin
    uDvi_PinTfpDatio_1: mfflsre0003
      port map (D0=>OPOSA_dly, SP=>VCCI, CK=>CLK_dly, LSR=>GNDI, Q=>IOLDO_out);
    DRIVEVCC: vcc
      port map (PWR1=>VCCI);
    DRIVEGND: gndB
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(CLK_ipd, CLK, tipd_CLK);
      VitalWireDelay(OPOSA_ipd, OPOSA, tipd_OPOSA);
    END BLOCK;

    --  Setup and Hold DELAYs
    SignalDelay : BLOCK
    BEGIN
      VitalSignalDelay(CLK_dly, CLK_ipd, ticd_CLK);
      VitalSignalDelay(OPOSA_dly, OPOSA_ipd, tisd_OPOSA_CLK);
    END BLOCK;

    VitalBehavior : PROCESS (IOLDO_out, CLK_dly, OPOSA_dly)
    VARIABLE IOLDO_zd         	: std_logic := 'X';
    VARIABLE IOLDO_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_OPOSA_CLK       	: x01 := '0';
    VARIABLE OPOSA_CLK_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_CLK_CLK          	: x01 := '0';
    VARIABLE periodcheckinfo_CLK	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalSetupHoldCheck (
        TestSignal => OPOSA_dly,
        TestSignalName => "OPOSA",
        TestDelay => tisd_OPOSA_CLK,
        RefSignal => CLK_dly,
        RefSignalName => "CLK",
        RefDelay => ticd_CLK,
        SetupHigh => tsetup_OPOSA_CLK_noedge_posedge,
        SetupLow => tsetup_OPOSA_CLK_noedge_posedge,
        HoldHigh => thold_OPOSA_CLK_noedge_posedge,
        HoldLow => thold_OPOSA_CLK_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => OPOSA_CLK_TimingDatash,
        Violation => tviol_OPOSA_CLK,
        MsgSeverity => warning);
      VitalPeriodPulseCheck (
        TestSignal => CLK_ipd,
        TestSignalName => "CLK",
        Period => tperiod_CLK,
        PulseWidthHigh => tpw_CLK_posedge,
        PulseWidthLow => tpw_CLK_negedge,
        PeriodData => periodcheckinfo_CLK,
        Violation => tviol_CLK_CLK,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    IOLDO_zd 	:= IOLDO_out;

    VitalPathDelay01 (
      OutSignal => IOLDO, OutSignalName => "IOLDO", OutTemp => IOLDO_zd,
      Paths      => (0 => (InputChangeTime => CLK_dly'last_event,
                           PathDelay => tpd_CLK_IOLDO,
                           PathCondition => TRUE)),
      GlitchData => IOLDO_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity PinDat_0_B
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity PinDat_0_B is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "PinDat_0_B";

      tipd_IOLDO  	: VitalDelayType01 := (0 ns, 0 ns);

        tpd_IOLDO_PinDat0	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (IOLDO: in Std_logic; PinDat0: out Std_logic);

    ATTRIBUTE Vital_Level0 OF PinDat_0_B : ENTITY IS TRUE;

  end PinDat_0_B;

  architecture Structure of PinDat_0_B is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal IOLDO_ipd 	: std_logic := 'X';
    signal PinDat0_out 	: std_logic := 'X';

    signal GNDI: Std_logic;
    component gndB
      port (PWR0: out Std_logic);
    end component;
    component ec3iobuf0001
      port (I: in Std_logic; T: in Std_logic; PAD: out Std_logic);
    end component;
  begin
    PinDat_pad_0: ec3iobuf0001
      port map (I=>IOLDO_ipd, T=>GNDI, PAD=>PinDat0_out);
    DRIVEGND: gndB
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(IOLDO_ipd, IOLDO, tipd_IOLDO);
    END BLOCK;

    VitalBehavior : PROCESS (IOLDO_ipd, PinDat0_out)
    VARIABLE PinDat0_zd         	: std_logic := 'X';
    VARIABLE PinDat0_GlitchData 	: VitalGlitchDataType;


    BEGIN

    IF (TimingChecksOn) THEN

    END IF;

    PinDat0_zd 	:= PinDat0_out;

    VitalPathDelay01Z (
      OutSignal => PinDat0, OutSignalName => "PinDat0", OutTemp => PinDat0_zd,
      Paths      => (0 => (InputChangeTime => IOLDO_ipd'last_event,
                           PathDelay => tpd_IOLDO_PinDat0,
                           PathCondition => TRUE)),
      GlitchData => PinDat0_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity PinDat_0_MGIOL
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity PinDat_0_MGIOL is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "PinDat_0_MGIOL";

      tipd_CLK  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_OPOSA  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLK_IOLDO	 : VitalDelayType01 := (0 ns, 0 ns);
      ticd_CLK	: VitalDelayType := 0 ns;
      tisd_OPOSA_CLK	: VitalDelayType := 0 ns;
      tsetup_OPOSA_CLK_noedge_posedge	: VitalDelayType := 0 ns;
      thold_OPOSA_CLK_noedge_posedge	: VitalDelayType := 0 ns;
      tperiod_CLK 	: VitalDelayType := 0 ns;
      tpw_CLK_posedge	: VitalDelayType := 0 ns;
      tpw_CLK_negedge	: VitalDelayType := 0 ns);

    port (IOLDO: out Std_logic; CLK: in Std_logic; OPOSA: in Std_logic);

    ATTRIBUTE Vital_Level0 OF PinDat_0_MGIOL : ENTITY IS TRUE;

  end PinDat_0_MGIOL;

  architecture Structure of PinDat_0_MGIOL is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal IOLDO_out 	: std_logic := 'X';
    signal CLK_ipd 	: std_logic := 'X';
    signal CLK_dly 	: std_logic := 'X';
    signal OPOSA_ipd 	: std_logic := 'X';
    signal OPOSA_dly 	: std_logic := 'X';

    signal VCCI: Std_logic;
    signal GNDI: Std_logic;
    component gndB
      port (PWR0: out Std_logic);
    end component;
    component mfflsre0003
      port (D0: in Std_logic; SP: in Std_logic; CK: in Std_logic; 
            LSR: in Std_logic; Q: out Std_logic);
    end component;
    component vcc
      port (PWR1: out Std_logic);
    end component;
  begin
    uDvi_PinTfpDatio_0: mfflsre0003
      port map (D0=>OPOSA_dly, SP=>VCCI, CK=>CLK_dly, LSR=>GNDI, Q=>IOLDO_out);
    DRIVEVCC: vcc
      port map (PWR1=>VCCI);
    DRIVEGND: gndB
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(CLK_ipd, CLK, tipd_CLK);
      VitalWireDelay(OPOSA_ipd, OPOSA, tipd_OPOSA);
    END BLOCK;

    --  Setup and Hold DELAYs
    SignalDelay : BLOCK
    BEGIN
      VitalSignalDelay(CLK_dly, CLK_ipd, ticd_CLK);
      VitalSignalDelay(OPOSA_dly, OPOSA_ipd, tisd_OPOSA_CLK);
    END BLOCK;

    VitalBehavior : PROCESS (IOLDO_out, CLK_dly, OPOSA_dly)
    VARIABLE IOLDO_zd         	: std_logic := 'X';
    VARIABLE IOLDO_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_OPOSA_CLK       	: x01 := '0';
    VARIABLE OPOSA_CLK_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_CLK_CLK          	: x01 := '0';
    VARIABLE periodcheckinfo_CLK	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalSetupHoldCheck (
        TestSignal => OPOSA_dly,
        TestSignalName => "OPOSA",
        TestDelay => tisd_OPOSA_CLK,
        RefSignal => CLK_dly,
        RefSignalName => "CLK",
        RefDelay => ticd_CLK,
        SetupHigh => tsetup_OPOSA_CLK_noedge_posedge,
        SetupLow => tsetup_OPOSA_CLK_noedge_posedge,
        HoldHigh => thold_OPOSA_CLK_noedge_posedge,
        HoldLow => thold_OPOSA_CLK_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => OPOSA_CLK_TimingDatash,
        Violation => tviol_OPOSA_CLK,
        MsgSeverity => warning);
      VitalPeriodPulseCheck (
        TestSignal => CLK_ipd,
        TestSignalName => "CLK",
        Period => tperiod_CLK,
        PulseWidthHigh => tpw_CLK_posedge,
        PulseWidthLow => tpw_CLK_negedge,
        PeriodData => periodcheckinfo_CLK,
        Violation => tviol_CLK_CLK,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    IOLDO_zd 	:= IOLDO_out;

    VitalPathDelay01 (
      OutSignal => IOLDO, OutSignalName => "IOLDO", OutTemp => IOLDO_zd,
      Paths      => (0 => (InputChangeTime => CLK_dly'last_event,
                           PathDelay => tpd_CLK_IOLDO,
                           PathCondition => TRUE)),
      GlitchData => IOLDO_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity PinTfpClkNB
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity PinTfpClkNB is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "PinTfpClkNB";

      tipd_PADDO  	: VitalDelayType01 := (0 ns, 0 ns);

        tpd_PADDO_PinTfpClkNS	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (PADDO: in Std_logic; PinTfpClkNS: out Std_logic);

    ATTRIBUTE Vital_Level0 OF PinTfpClkNB : ENTITY IS TRUE;

  end PinTfpClkNB;

  architecture Structure of PinTfpClkNB is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal PADDO_ipd 	: std_logic := 'X';
    signal PinTfpClkNS_out 	: std_logic := 'X';

    signal GNDI: Std_logic;
    component gndB
      port (PWR0: out Std_logic);
    end component;
    component ec3iobuf0001
      port (I: in Std_logic; T: in Std_logic; PAD: out Std_logic);
    end component;
  begin
    PinTfpClkN_pad: ec3iobuf0001
      port map (I=>PADDO_ipd, T=>GNDI, PAD=>PinTfpClkNS_out);
    DRIVEGND: gndB
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(PADDO_ipd, PADDO, tipd_PADDO);
    END BLOCK;

    VitalBehavior : PROCESS (PADDO_ipd, PinTfpClkNS_out)
    VARIABLE PinTfpClkNS_zd         	: std_logic := 'X';
    VARIABLE PinTfpClkNS_GlitchData 	: VitalGlitchDataType;


    BEGIN

    IF (TimingChecksOn) THEN

    END IF;

    PinTfpClkNS_zd 	:= PinTfpClkNS_out;

    VitalPathDelay01Z (

        OutSignal => PinTfpClkNS, OutSignalName => "PinTfpClkNS", OutTemp => PinTfpClkNS_zd,
      Paths      => (0 => (InputChangeTime => PADDO_ipd'last_event,
                           PathDelay => tpd_PADDO_PinTfpClkNS,
                           PathCondition => TRUE)),
      GlitchData => PinTfpClkNS_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity PinTfpClkPB
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity PinTfpClkPB is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "PinTfpClkPB";

      tipd_PADDO  	: VitalDelayType01 := (0 ns, 0 ns);

        tpd_PADDO_PinTfpClkPS	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (PADDO: in Std_logic; PinTfpClkPS: out Std_logic);

    ATTRIBUTE Vital_Level0 OF PinTfpClkPB : ENTITY IS TRUE;

  end PinTfpClkPB;

  architecture Structure of PinTfpClkPB is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal PADDO_ipd 	: std_logic := 'X';
    signal PinTfpClkPS_out 	: std_logic := 'X';

    signal GNDI: Std_logic;
    component gndB
      port (PWR0: out Std_logic);
    end component;
    component ec3iobuf0001
      port (I: in Std_logic; T: in Std_logic; PAD: out Std_logic);
    end component;
  begin
    PinTfpClkP_pad: ec3iobuf0001
      port map (I=>PADDO_ipd, T=>GNDI, PAD=>PinTfpClkPS_out);
    DRIVEGND: gndB
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(PADDO_ipd, PADDO, tipd_PADDO);
    END BLOCK;

    VitalBehavior : PROCESS (PADDO_ipd, PinTfpClkPS_out)
    VARIABLE PinTfpClkPS_zd         	: std_logic := 'X';
    VARIABLE PinTfpClkPS_GlitchData 	: VitalGlitchDataType;


    BEGIN

    IF (TimingChecksOn) THEN

    END IF;

    PinTfpClkPS_zd 	:= PinTfpClkPS_out;

    VitalPathDelay01Z (

        OutSignal => PinTfpClkPS, OutSignalName => "PinTfpClkPS", OutTemp => PinTfpClkPS_zd,
      Paths      => (0 => (InputChangeTime => PADDO_ipd'last_event,
                           PathDelay => tpd_PADDO_PinTfpClkPS,
                           PathCondition => TRUE)),
      GlitchData => PinTfpClkPS_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity PinDeB
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity PinDeB is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "PinDeB";

      tipd_IOLDO  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_IOLDO_PinDeS	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (IOLDO: in Std_logic; PinDeS: out Std_logic);

    ATTRIBUTE Vital_Level0 OF PinDeB : ENTITY IS TRUE;

  end PinDeB;

  architecture Structure of PinDeB is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal IOLDO_ipd 	: std_logic := 'X';
    signal PinDeS_out 	: std_logic := 'X';

    signal GNDI: Std_logic;
    component gndB
      port (PWR0: out Std_logic);
    end component;
    component ec3iobuf0001
      port (I: in Std_logic; T: in Std_logic; PAD: out Std_logic);
    end component;
  begin
    PinDe_pad: ec3iobuf0001
      port map (I=>IOLDO_ipd, T=>GNDI, PAD=>PinDeS_out);
    DRIVEGND: gndB
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(IOLDO_ipd, IOLDO, tipd_IOLDO);
    END BLOCK;

    VitalBehavior : PROCESS (IOLDO_ipd, PinDeS_out)
    VARIABLE PinDeS_zd         	: std_logic := 'X';
    VARIABLE PinDeS_GlitchData 	: VitalGlitchDataType;


    BEGIN

    IF (TimingChecksOn) THEN

    END IF;

    PinDeS_zd 	:= PinDeS_out;

    VitalPathDelay01Z (
      OutSignal => PinDeS, OutSignalName => "PinDeS", OutTemp => PinDeS_zd,
      Paths      => (0 => (InputChangeTime => IOLDO_ipd'last_event,
                           PathDelay => tpd_IOLDO_PinDeS,
                           PathCondition => TRUE)),
      GlitchData => PinDeS_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity PinDe_MGIOL
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity PinDe_MGIOL is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "PinDe_MGIOL";

      tipd_CLK  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_OPOSA  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLK_IOLDO	 : VitalDelayType01 := (0 ns, 0 ns);
      ticd_CLK	: VitalDelayType := 0 ns;
      tisd_OPOSA_CLK	: VitalDelayType := 0 ns;
      tsetup_OPOSA_CLK_noedge_posedge	: VitalDelayType := 0 ns;
      thold_OPOSA_CLK_noedge_posedge	: VitalDelayType := 0 ns;
      tperiod_CLK 	: VitalDelayType := 0 ns;
      tpw_CLK_posedge	: VitalDelayType := 0 ns;
      tpw_CLK_negedge	: VitalDelayType := 0 ns);

    port (IOLDO: out Std_logic; CLK: in Std_logic; OPOSA: in Std_logic);

    ATTRIBUTE Vital_Level0 OF PinDe_MGIOL : ENTITY IS TRUE;

  end PinDe_MGIOL;

  architecture Structure of PinDe_MGIOL is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal IOLDO_out 	: std_logic := 'X';
    signal CLK_ipd 	: std_logic := 'X';
    signal CLK_dly 	: std_logic := 'X';
    signal OPOSA_ipd 	: std_logic := 'X';
    signal OPOSA_dly 	: std_logic := 'X';

    signal VCCI: Std_logic;
    signal GNDI: Std_logic;
    component gndB
      port (PWR0: out Std_logic);
    end component;
    component mfflsre0003
      port (D0: in Std_logic; SP: in Std_logic; CK: in Std_logic; 
            LSR: in Std_logic; Q: out Std_logic);
    end component;
    component vcc
      port (PWR1: out Std_logic);
    end component;
  begin
    uDvi_U_gen_tim_dvi_deio: mfflsre0003
      port map (D0=>OPOSA_dly, SP=>VCCI, CK=>CLK_dly, LSR=>GNDI, Q=>IOLDO_out);
    DRIVEVCC: vcc
      port map (PWR1=>VCCI);
    DRIVEGND: gndB
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(CLK_ipd, CLK, tipd_CLK);
      VitalWireDelay(OPOSA_ipd, OPOSA, tipd_OPOSA);
    END BLOCK;

    --  Setup and Hold DELAYs
    SignalDelay : BLOCK
    BEGIN
      VitalSignalDelay(CLK_dly, CLK_ipd, ticd_CLK);
      VitalSignalDelay(OPOSA_dly, OPOSA_ipd, tisd_OPOSA_CLK);
    END BLOCK;

    VitalBehavior : PROCESS (IOLDO_out, CLK_dly, OPOSA_dly)
    VARIABLE IOLDO_zd         	: std_logic := 'X';
    VARIABLE IOLDO_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_OPOSA_CLK       	: x01 := '0';
    VARIABLE OPOSA_CLK_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_CLK_CLK          	: x01 := '0';
    VARIABLE periodcheckinfo_CLK	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalSetupHoldCheck (
        TestSignal => OPOSA_dly,
        TestSignalName => "OPOSA",
        TestDelay => tisd_OPOSA_CLK,
        RefSignal => CLK_dly,
        RefSignalName => "CLK",
        RefDelay => ticd_CLK,
        SetupHigh => tsetup_OPOSA_CLK_noedge_posedge,
        SetupLow => tsetup_OPOSA_CLK_noedge_posedge,
        HoldHigh => thold_OPOSA_CLK_noedge_posedge,
        HoldLow => thold_OPOSA_CLK_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => OPOSA_CLK_TimingDatash,
        Violation => tviol_OPOSA_CLK,
        MsgSeverity => warning);
      VitalPeriodPulseCheck (
        TestSignal => CLK_ipd,
        TestSignalName => "CLK",
        Period => tperiod_CLK,
        PulseWidthHigh => tpw_CLK_posedge,
        PulseWidthLow => tpw_CLK_negedge,
        PeriodData => periodcheckinfo_CLK,
        Violation => tviol_CLK_CLK,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    IOLDO_zd 	:= IOLDO_out;

    VitalPathDelay01 (
      OutSignal => IOLDO, OutSignalName => "IOLDO", OutTemp => IOLDO_zd,
      Paths      => (0 => (InputChangeTime => CLK_dly'last_event,
                           PathDelay => tpd_CLK_IOLDO,
                           PathCondition => TRUE)),
      GlitchData => IOLDO_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity PinHSyncB
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity PinHSyncB is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "PinHSyncB";

      tipd_IOLDO  	: VitalDelayType01 := (0 ns, 0 ns);

        tpd_IOLDO_PinHSyncS	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (IOLDO: in Std_logic; PinHSyncS: out Std_logic);

    ATTRIBUTE Vital_Level0 OF PinHSyncB : ENTITY IS TRUE;

  end PinHSyncB;

  architecture Structure of PinHSyncB is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal IOLDO_ipd 	: std_logic := 'X';
    signal PinHSyncS_out 	: std_logic := 'X';

    signal GNDI: Std_logic;
    component gndB
      port (PWR0: out Std_logic);
    end component;
    component ec3iobuf0001
      port (I: in Std_logic; T: in Std_logic; PAD: out Std_logic);
    end component;
  begin
    PinHSync_pad: ec3iobuf0001
      port map (I=>IOLDO_ipd, T=>GNDI, PAD=>PinHSyncS_out);
    DRIVEGND: gndB
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(IOLDO_ipd, IOLDO, tipd_IOLDO);
    END BLOCK;

    VitalBehavior : PROCESS (IOLDO_ipd, PinHSyncS_out)
    VARIABLE PinHSyncS_zd         	: std_logic := 'X';
    VARIABLE PinHSyncS_GlitchData 	: VitalGlitchDataType;


    BEGIN

    IF (TimingChecksOn) THEN

    END IF;

    PinHSyncS_zd 	:= PinHSyncS_out;

    VitalPathDelay01Z (
      OutSignal => PinHSyncS, OutSignalName => "PinHSyncS", OutTemp => PinHSyncS_zd,
      Paths      => (0 => (InputChangeTime => IOLDO_ipd'last_event,
                           PathDelay => tpd_IOLDO_PinHSyncS,
                           PathCondition => TRUE)),
      GlitchData => PinHSyncS_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity PinHSync_MGIOL
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity PinHSync_MGIOL is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "PinHSync_MGIOL";

      tipd_CLK  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_OPOSA  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLK_IOLDO	 : VitalDelayType01 := (0 ns, 0 ns);
      ticd_CLK	: VitalDelayType := 0 ns;
      tisd_OPOSA_CLK	: VitalDelayType := 0 ns;
      tsetup_OPOSA_CLK_noedge_posedge	: VitalDelayType := 0 ns;
      thold_OPOSA_CLK_noedge_posedge	: VitalDelayType := 0 ns;
      tperiod_CLK 	: VitalDelayType := 0 ns;
      tpw_CLK_posedge	: VitalDelayType := 0 ns;
      tpw_CLK_negedge	: VitalDelayType := 0 ns);

    port (IOLDO: out Std_logic; CLK: in Std_logic; OPOSA: in Std_logic);

    ATTRIBUTE Vital_Level0 OF PinHSync_MGIOL : ENTITY IS TRUE;

  end PinHSync_MGIOL;

  architecture Structure of PinHSync_MGIOL is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal IOLDO_out 	: std_logic := 'X';
    signal CLK_ipd 	: std_logic := 'X';
    signal CLK_dly 	: std_logic := 'X';
    signal OPOSA_ipd 	: std_logic := 'X';
    signal OPOSA_dly 	: std_logic := 'X';

    signal VCCI: Std_logic;
    signal GNDI: Std_logic;
    component gndB
      port (PWR0: out Std_logic);
    end component;
    component mfflsre0003
      port (D0: in Std_logic; SP: in Std_logic; CK: in Std_logic; 
            LSR: in Std_logic; Q: out Std_logic);
    end component;
    component vcc
      port (PWR1: out Std_logic);
    end component;
  begin
    uDvi_U_gen_sync_hsio: mfflsre0003
      port map (D0=>OPOSA_dly, SP=>VCCI, CK=>CLK_dly, LSR=>GNDI, Q=>IOLDO_out);
    DRIVEVCC: vcc
      port map (PWR1=>VCCI);
    DRIVEGND: gndB
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(CLK_ipd, CLK, tipd_CLK);
      VitalWireDelay(OPOSA_ipd, OPOSA, tipd_OPOSA);
    END BLOCK;

    --  Setup and Hold DELAYs
    SignalDelay : BLOCK
    BEGIN
      VitalSignalDelay(CLK_dly, CLK_ipd, ticd_CLK);
      VitalSignalDelay(OPOSA_dly, OPOSA_ipd, tisd_OPOSA_CLK);
    END BLOCK;

    VitalBehavior : PROCESS (IOLDO_out, CLK_dly, OPOSA_dly)
    VARIABLE IOLDO_zd         	: std_logic := 'X';
    VARIABLE IOLDO_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_OPOSA_CLK       	: x01 := '0';
    VARIABLE OPOSA_CLK_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_CLK_CLK          	: x01 := '0';
    VARIABLE periodcheckinfo_CLK	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalSetupHoldCheck (
        TestSignal => OPOSA_dly,
        TestSignalName => "OPOSA",
        TestDelay => tisd_OPOSA_CLK,
        RefSignal => CLK_dly,
        RefSignalName => "CLK",
        RefDelay => ticd_CLK,
        SetupHigh => tsetup_OPOSA_CLK_noedge_posedge,
        SetupLow => tsetup_OPOSA_CLK_noedge_posedge,
        HoldHigh => thold_OPOSA_CLK_noedge_posedge,
        HoldLow => thold_OPOSA_CLK_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => OPOSA_CLK_TimingDatash,
        Violation => tviol_OPOSA_CLK,
        MsgSeverity => warning);
      VitalPeriodPulseCheck (
        TestSignal => CLK_ipd,
        TestSignalName => "CLK",
        Period => tperiod_CLK,
        PulseWidthHigh => tpw_CLK_posedge,
        PulseWidthLow => tpw_CLK_negedge,
        PeriodData => periodcheckinfo_CLK,
        Violation => tviol_CLK_CLK,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    IOLDO_zd 	:= IOLDO_out;

    VitalPathDelay01 (
      OutSignal => IOLDO, OutSignalName => "IOLDO", OutTemp => IOLDO_zd,
      Paths      => (0 => (InputChangeTime => CLK_dly'last_event,
                           PathDelay => tpd_CLK_IOLDO,
                           PathCondition => TRUE)),
      GlitchData => IOLDO_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity PinVSyncB
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity PinVSyncB is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "PinVSyncB";

      tipd_IOLDO  	: VitalDelayType01 := (0 ns, 0 ns);

        tpd_IOLDO_PinVSyncS	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (IOLDO: in Std_logic; PinVSyncS: out Std_logic);

    ATTRIBUTE Vital_Level0 OF PinVSyncB : ENTITY IS TRUE;

  end PinVSyncB;

  architecture Structure of PinVSyncB is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal IOLDO_ipd 	: std_logic := 'X';
    signal PinVSyncS_out 	: std_logic := 'X';

    signal GNDI: Std_logic;
    component gndB
      port (PWR0: out Std_logic);
    end component;
    component ec3iobuf0001
      port (I: in Std_logic; T: in Std_logic; PAD: out Std_logic);
    end component;
  begin
    PinVSync_pad: ec3iobuf0001
      port map (I=>IOLDO_ipd, T=>GNDI, PAD=>PinVSyncS_out);
    DRIVEGND: gndB
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(IOLDO_ipd, IOLDO, tipd_IOLDO);
    END BLOCK;

    VitalBehavior : PROCESS (IOLDO_ipd, PinVSyncS_out)
    VARIABLE PinVSyncS_zd         	: std_logic := 'X';
    VARIABLE PinVSyncS_GlitchData 	: VitalGlitchDataType;


    BEGIN

    IF (TimingChecksOn) THEN

    END IF;

    PinVSyncS_zd 	:= PinVSyncS_out;

    VitalPathDelay01Z (
      OutSignal => PinVSyncS, OutSignalName => "PinVSyncS", OutTemp => PinVSyncS_zd,
      Paths      => (0 => (InputChangeTime => IOLDO_ipd'last_event,
                           PathDelay => tpd_IOLDO_PinVSyncS,
                           PathCondition => TRUE)),
      GlitchData => PinVSyncS_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity PinVSync_MGIOL
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity PinVSync_MGIOL is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "PinVSync_MGIOL";

      tipd_CLK  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_OPOSA  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLK_IOLDO	 : VitalDelayType01 := (0 ns, 0 ns);
      ticd_CLK	: VitalDelayType := 0 ns;
      tisd_OPOSA_CLK	: VitalDelayType := 0 ns;
      tsetup_OPOSA_CLK_noedge_posedge	: VitalDelayType := 0 ns;
      thold_OPOSA_CLK_noedge_posedge	: VitalDelayType := 0 ns;
      tperiod_CLK 	: VitalDelayType := 0 ns;
      tpw_CLK_posedge	: VitalDelayType := 0 ns;
      tpw_CLK_negedge	: VitalDelayType := 0 ns);

    port (IOLDO: out Std_logic; CLK: in Std_logic; OPOSA: in Std_logic);

    ATTRIBUTE Vital_Level0 OF PinVSync_MGIOL : ENTITY IS TRUE;

  end PinVSync_MGIOL;

  architecture Structure of PinVSync_MGIOL is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal IOLDO_out 	: std_logic := 'X';
    signal CLK_ipd 	: std_logic := 'X';
    signal CLK_dly 	: std_logic := 'X';
    signal OPOSA_ipd 	: std_logic := 'X';
    signal OPOSA_dly 	: std_logic := 'X';

    signal VCCI: Std_logic;
    signal GNDI: Std_logic;
    component gndB
      port (PWR0: out Std_logic);
    end component;
    component mfflsre0003
      port (D0: in Std_logic; SP: in Std_logic; CK: in Std_logic; 
            LSR: in Std_logic; Q: out Std_logic);
    end component;
    component vcc
      port (PWR1: out Std_logic);
    end component;
  begin
    uDvi_U_gen_sync_vsio: mfflsre0003
      port map (D0=>OPOSA_dly, SP=>VCCI, CK=>CLK_dly, LSR=>GNDI, Q=>IOLDO_out);
    DRIVEVCC: vcc
      port map (PWR1=>VCCI);
    DRIVEGND: gndB
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(CLK_ipd, CLK, tipd_CLK);
      VitalWireDelay(OPOSA_ipd, OPOSA, tipd_OPOSA);
    END BLOCK;

    --  Setup and Hold DELAYs
    SignalDelay : BLOCK
    BEGIN
      VitalSignalDelay(CLK_dly, CLK_ipd, ticd_CLK);
      VitalSignalDelay(OPOSA_dly, OPOSA_ipd, tisd_OPOSA_CLK);
    END BLOCK;

    VitalBehavior : PROCESS (IOLDO_out, CLK_dly, OPOSA_dly)
    VARIABLE IOLDO_zd         	: std_logic := 'X';
    VARIABLE IOLDO_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_OPOSA_CLK       	: x01 := '0';
    VARIABLE OPOSA_CLK_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_CLK_CLK          	: x01 := '0';
    VARIABLE periodcheckinfo_CLK	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalSetupHoldCheck (
        TestSignal => OPOSA_dly,
        TestSignalName => "OPOSA",
        TestDelay => tisd_OPOSA_CLK,
        RefSignal => CLK_dly,
        RefSignalName => "CLK",
        RefDelay => ticd_CLK,
        SetupHigh => tsetup_OPOSA_CLK_noedge_posedge,
        SetupLow => tsetup_OPOSA_CLK_noedge_posedge,
        HoldHigh => thold_OPOSA_CLK_noedge_posedge,
        HoldLow => thold_OPOSA_CLK_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => OPOSA_CLK_TimingDatash,
        Violation => tviol_OPOSA_CLK,
        MsgSeverity => warning);
      VitalPeriodPulseCheck (
        TestSignal => CLK_ipd,
        TestSignalName => "CLK",
        Period => tperiod_CLK,
        PulseWidthHigh => tpw_CLK_posedge,
        PulseWidthLow => tpw_CLK_negedge,
        PeriodData => periodcheckinfo_CLK,
        Violation => tviol_CLK_CLK,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    IOLDO_zd 	:= IOLDO_out;

    VitalPathDelay01 (
      OutSignal => IOLDO, OutSignalName => "IOLDO", OutTemp => IOLDO_zd,
      Paths      => (0 => (InputChangeTime => CLK_dly'last_event,
                           PathDelay => tpd_CLK_IOLDO,
                           PathCondition => TRUE)),
      GlitchData => IOLDO_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity PinClkB
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity PinClkB is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "PinClkB";

      tipd_PADDO  	: VitalDelayType01 := (0 ns, 0 ns);

        tpd_PADDO_PinClkS	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (PADDO: in Std_logic; PinClkS: out Std_logic);

    ATTRIBUTE Vital_Level0 OF PinClkB : ENTITY IS TRUE;

  end PinClkB;

  architecture Structure of PinClkB is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal PADDO_ipd 	: std_logic := 'X';
    signal PinClkS_out 	: std_logic := 'X';

    signal GNDI: Std_logic;
    component gndB
      port (PWR0: out Std_logic);
    end component;
    component ec3iobuf0001
      port (I: in Std_logic; T: in Std_logic; PAD: out Std_logic);
    end component;
  begin
    PinClk_pad: ec3iobuf0001
      port map (I=>PADDO_ipd, T=>GNDI, PAD=>PinClkS_out);
    DRIVEGND: gndB
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(PADDO_ipd, PADDO, tipd_PADDO);
    END BLOCK;

    VitalBehavior : PROCESS (PADDO_ipd, PinClkS_out)
    VARIABLE PinClkS_zd         	: std_logic := 'X';
    VARIABLE PinClkS_GlitchData 	: VitalGlitchDataType;


    BEGIN

    IF (TimingChecksOn) THEN

    END IF;

    PinClkS_zd 	:= PinClkS_out;

    VitalPathDelay01Z (
      OutSignal => PinClkS, OutSignalName => "PinClkS", OutTemp => PinClkS_zd,
      Paths      => (0 => (InputChangeTime => PADDO_ipd'last_event,
                           PathDelay => tpd_PADDO_PinClkS,
                           PathCondition => TRUE)),
      GlitchData => PinClkS_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity PinPortTxB
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity PinPortTxB is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "PinPortTxB";

      tipd_IOLDO  	: VitalDelayType01 := (0 ns, 0 ns);

        tpd_IOLDO_PinPortTxS	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (IOLDO: in Std_logic; PinPortTxS: out Std_logic);

    ATTRIBUTE Vital_Level0 OF PinPortTxB : ENTITY IS TRUE;

  end PinPortTxB;

  architecture Structure of PinPortTxB is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal IOLDO_ipd 	: std_logic := 'X';
    signal PinPortTxS_out 	: std_logic := 'X';

    signal GNDI: Std_logic;
    component gndB
      port (PWR0: out Std_logic);
    end component;
    component ec3iobuf0001
      port (I: in Std_logic; T: in Std_logic; PAD: out Std_logic);
    end component;
  begin
    PinPortTx_pad: ec3iobuf0001
      port map (I=>IOLDO_ipd, T=>GNDI, PAD=>PinPortTxS_out);
    DRIVEGND: gndB
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(IOLDO_ipd, IOLDO, tipd_IOLDO);
    END BLOCK;

    VitalBehavior : PROCESS (IOLDO_ipd, PinPortTxS_out)
    VARIABLE PinPortTxS_zd         	: std_logic := 'X';
    VARIABLE PinPortTxS_GlitchData 	: VitalGlitchDataType;


    BEGIN

    IF (TimingChecksOn) THEN

    END IF;

    PinPortTxS_zd 	:= PinPortTxS_out;

    VitalPathDelay01Z (

        OutSignal => PinPortTxS, OutSignalName => "PinPortTxS", OutTemp => PinPortTxS_zd,
      Paths      => (0 => (InputChangeTime => IOLDO_ipd'last_event,
                           PathDelay => tpd_IOLDO_PinPortTxS,
                           PathCondition => TRUE)),
      GlitchData => PinPortTxS_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity PinPortTx_MGIOL
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity PinPortTx_MGIOL is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "PinPortTx_MGIOL";

      tipd_CLK  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_LSR  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_OPOSA  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLK_IOLDO	 : VitalDelayType01 := (0 ns, 0 ns);
      ticd_CLK	: VitalDelayType := 0 ns;
      tisd_LSR_CLK	: VitalDelayType := 0 ns;
      tsetup_LSR_CLK_noedge_posedge	: VitalDelayType := 0 ns;
      thold_LSR_CLK_noedge_posedge	: VitalDelayType := 0 ns;
      tisd_OPOSA_CLK	: VitalDelayType := 0 ns;
      tsetup_OPOSA_CLK_noedge_posedge	: VitalDelayType := 0 ns;
      thold_OPOSA_CLK_noedge_posedge	: VitalDelayType := 0 ns;
      tperiod_CLK 	: VitalDelayType := 0 ns;
      tpw_CLK_posedge	: VitalDelayType := 0 ns;
      tpw_CLK_negedge	: VitalDelayType := 0 ns);

    port (IOLDO: out Std_logic; CLK: in Std_logic; LSR: in Std_logic; 
          OPOSA: in Std_logic);

    ATTRIBUTE Vital_Level0 OF PinPortTx_MGIOL : ENTITY IS TRUE;

  end PinPortTx_MGIOL;

  architecture Structure of PinPortTx_MGIOL is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal IOLDO_out 	: std_logic := 'X';
    signal CLK_ipd 	: std_logic := 'X';
    signal CLK_dly 	: std_logic := 'X';
    signal LSR_ipd 	: std_logic := 'X';
    signal LSR_dly 	: std_logic := 'X';
    signal OPOSA_ipd 	: std_logic := 'X';
    signal OPOSA_dly 	: std_logic := 'X';

    signal VCCI: Std_logic;
    component mfflsre
      port (D0: in Std_logic; SP: in Std_logic; CK: in Std_logic; 
            LSR: in Std_logic; Q: out Std_logic);
    end component;
    component vcc
      port (PWR1: out Std_logic);
    end component;
  begin
    uForth_uart1_uTx_Txio: mfflsre
      port map (D0=>OPOSA_dly, SP=>VCCI, CK=>CLK_dly, LSR=>LSR_dly, 
                Q=>IOLDO_out);
    DRIVEVCC: vcc
      port map (PWR1=>VCCI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(CLK_ipd, CLK, tipd_CLK);
      VitalWireDelay(LSR_ipd, LSR, tipd_LSR);
      VitalWireDelay(OPOSA_ipd, OPOSA, tipd_OPOSA);
    END BLOCK;

    --  Setup and Hold DELAYs
    SignalDelay : BLOCK
    BEGIN
      VitalSignalDelay(CLK_dly, CLK_ipd, ticd_CLK);
      VitalSignalDelay(LSR_dly, LSR_ipd, tisd_LSR_CLK);
      VitalSignalDelay(OPOSA_dly, OPOSA_ipd, tisd_OPOSA_CLK);
    END BLOCK;

    VitalBehavior : PROCESS (IOLDO_out, CLK_dly, LSR_dly, OPOSA_dly)
    VARIABLE IOLDO_zd         	: std_logic := 'X';
    VARIABLE IOLDO_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_LSR_CLK       	: x01 := '0';
    VARIABLE LSR_CLK_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_OPOSA_CLK       	: x01 := '0';
    VARIABLE OPOSA_CLK_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_CLK_CLK          	: x01 := '0';
    VARIABLE periodcheckinfo_CLK	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalSetupHoldCheck (
        TestSignal => LSR_dly,
        TestSignalName => "LSR",
        TestDelay => tisd_LSR_CLK,
        RefSignal => CLK_dly,
        RefSignalName => "CLK",
        RefDelay => ticd_CLK,
        SetupHigh => tsetup_LSR_CLK_noedge_posedge,
        SetupLow => tsetup_LSR_CLK_noedge_posedge,
        HoldHigh => thold_LSR_CLK_noedge_posedge,
        HoldLow => thold_LSR_CLK_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => LSR_CLK_TimingDatash,
        Violation => tviol_LSR_CLK,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => OPOSA_dly,
        TestSignalName => "OPOSA",
        TestDelay => tisd_OPOSA_CLK,
        RefSignal => CLK_dly,
        RefSignalName => "CLK",
        RefDelay => ticd_CLK,
        SetupHigh => tsetup_OPOSA_CLK_noedge_posedge,
        SetupLow => tsetup_OPOSA_CLK_noedge_posedge,
        HoldHigh => thold_OPOSA_CLK_noedge_posedge,
        HoldLow => thold_OPOSA_CLK_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => OPOSA_CLK_TimingDatash,
        Violation => tviol_OPOSA_CLK,
        MsgSeverity => warning);
      VitalPeriodPulseCheck (
        TestSignal => CLK_ipd,
        TestSignalName => "CLK",
        Period => tperiod_CLK,
        PulseWidthHigh => tpw_CLK_posedge,
        PulseWidthLow => tpw_CLK_negedge,
        PeriodData => periodcheckinfo_CLK,
        Violation => tviol_CLK_CLK,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    IOLDO_zd 	:= IOLDO_out;

    VitalPathDelay01 (
      OutSignal => IOLDO, OutSignalName => "IOLDO", OutTemp => IOLDO_zd,
      Paths      => (0 => (InputChangeTime => CLK_dly'last_event,
                           PathDelay => tpd_CLK_IOLDO,
                           PathCondition => TRUE)),
      GlitchData => IOLDO_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity PinPortRxB
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity PinPortRxB is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "PinPortRxB";

      tipd_PinPortRxS  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_PinPortRxS_PADDI	 : VitalDelayType01 := (0 ns, 0 ns);
      tperiod_PinPortRxS 	: VitalDelayType := 0 ns;
      tpw_PinPortRxS_posedge	: VitalDelayType := 0 ns;
      tpw_PinPortRxS_negedge	: VitalDelayType := 0 ns);

    port (PADDI: out Std_logic; PinPortRxS: in Std_logic);

    ATTRIBUTE Vital_Level0 OF PinPortRxB : ENTITY IS TRUE;

  end PinPortRxB;

  architecture Structure of PinPortRxB is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal PADDI_out 	: std_logic := 'X';
    signal PinPortRxS_ipd 	: std_logic := 'X';

    component ec3iobuf0002
      port (Z: out Std_logic; PAD: in Std_logic);
    end component;
  begin
    PinPortRx_pad: ec3iobuf0002
      port map (Z=>PADDI_out, PAD=>PinPortRxS_ipd);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(PinPortRxS_ipd, PinPortRxS, tipd_PinPortRxS);
    END BLOCK;

    VitalBehavior : PROCESS (PADDI_out, PinPortRxS_ipd)
    VARIABLE PADDI_zd         	: std_logic := 'X';
    VARIABLE PADDI_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_PinPortRxS_PinPortRxS          	: x01 := '0';
    VARIABLE periodcheckinfo_PinPortRxS	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalPeriodPulseCheck (
        TestSignal => PinPortRxS_ipd,
        TestSignalName => "PinPortRxS",
        Period => tperiod_PinPortRxS,
        PulseWidthHigh => tpw_PinPortRxS_posedge,
        PulseWidthLow => tpw_PinPortRxS_negedge,
        PeriodData => periodcheckinfo_PinPortRxS,
        Violation => tviol_PinPortRxS_PinPortRxS,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    PADDI_zd 	:= PADDI_out;

    VitalPathDelay01 (
      OutSignal => PADDI, OutSignalName => "PADDI", OutTemp => PADDI_zd,
      Paths      => (0 => (InputChangeTime => PinPortRxS_ipd'last_event,
                           PathDelay => tpd_PinPortRxS_PADDI,
                           PathCondition => TRUE)),
      GlitchData => PADDI_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity PinPortRx_MGIOL
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity PinPortRx_MGIOL is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "PinPortRx_MGIOL";

      tipd_DI  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_CLK  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLK_INB	 : VitalDelayType01 := (0 ns, 0 ns);
      ticd_CLK	: VitalDelayType := 0 ns;
      tisd_DI_CLK	: VitalDelayType := 0 ns;
      tsetup_DI_CLK_noedge_posedge	: VitalDelayType := 0 ns;
      thold_DI_CLK_noedge_posedge	: VitalDelayType := 0 ns;
      tperiod_CLK 	: VitalDelayType := 0 ns;
      tpw_CLK_posedge	: VitalDelayType := 0 ns;
      tpw_CLK_negedge	: VitalDelayType := 0 ns);

    port (DI: in Std_logic; CLK: in Std_logic; INB: out Std_logic);

    ATTRIBUTE Vital_Level0 OF PinPortRx_MGIOL : ENTITY IS TRUE;

  end PinPortRx_MGIOL;

  architecture Structure of PinPortRx_MGIOL is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal DI_ipd 	: std_logic := 'X';
    signal DI_dly 	: std_logic := 'X';
    signal CLK_ipd 	: std_logic := 'X';
    signal CLK_dly 	: std_logic := 'X';
    signal INB_out 	: std_logic := 'X';

    signal VCCI: Std_logic;
    signal GNDI: Std_logic;
    component smuxlregsre
      port (D0: in Std_logic; SP: in Std_logic; CK: in Std_logic; 
            LSR: in Std_logic; Q: out Std_logic);
    end component;
    component gndB
      port (PWR0: out Std_logic);
    end component;
    component vcc
      port (PWR1: out Std_logic);
    end component;
  begin
    uForth_uart1_uRx_Rx0io: smuxlregsre
      port map (D0=>DI_dly, SP=>VCCI, CK=>CLK_dly, LSR=>GNDI, Q=>INB_out);
    DRIVEVCC: vcc
      port map (PWR1=>VCCI);
    DRIVEGND: gndB
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(DI_ipd, DI, tipd_DI);
      VitalWireDelay(CLK_ipd, CLK, tipd_CLK);
    END BLOCK;

    --  Setup and Hold DELAYs
    SignalDelay : BLOCK
    BEGIN
      VitalSignalDelay(DI_dly, DI_ipd, tisd_DI_CLK);
      VitalSignalDelay(CLK_dly, CLK_ipd, ticd_CLK);
    END BLOCK;

    VitalBehavior : PROCESS (DI_dly, CLK_dly, INB_out)
    VARIABLE INB_zd         	: std_logic := 'X';
    VARIABLE INB_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_DI_CLK       	: x01 := '0';
    VARIABLE DI_CLK_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_CLK_CLK          	: x01 := '0';
    VARIABLE periodcheckinfo_CLK	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalSetupHoldCheck (
        TestSignal => DI_dly,
        TestSignalName => "DI",
        TestDelay => tisd_DI_CLK,
        RefSignal => CLK_dly,
        RefSignalName => "CLK",
        RefDelay => ticd_CLK,
        SetupHigh => tsetup_DI_CLK_noedge_posedge,
        SetupLow => tsetup_DI_CLK_noedge_posedge,
        HoldHigh => thold_DI_CLK_noedge_posedge,
        HoldLow => thold_DI_CLK_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DI_CLK_TimingDatash,
        Violation => tviol_DI_CLK,
        MsgSeverity => warning);
      VitalPeriodPulseCheck (
        TestSignal => CLK_ipd,
        TestSignalName => "CLK",
        Period => tperiod_CLK,
        PulseWidthHigh => tpw_CLK_posedge,
        PulseWidthLow => tpw_CLK_negedge,
        PeriodData => periodcheckinfo_CLK,
        Violation => tviol_CLK_CLK,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    INB_zd 	:= INB_out;

    VitalPathDelay01 (
      OutSignal => INB, OutSignalName => "INB", OutTemp => INB_zd,
      Paths      => (0 => (InputChangeTime => CLK_dly'last_event,
                           PathDelay => tpd_CLK_INB,
                           PathCondition => TRUE)),
      GlitchData => INB_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity DP16KCB
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity DP16KCB is
    port (CEA: in Std_logic; OCEA: in Std_logic; CLKA: in Std_logic; 
          WEA: in Std_logic; CSA0: in Std_logic; CSA1: in Std_logic; 
          CSA2: in Std_logic; RSTA: in Std_logic; CEB: in Std_logic; 
          OCEB: in Std_logic; CLKB: in Std_logic; WEB: in Std_logic; 
          CSB0: in Std_logic; CSB1: in Std_logic; CSB2: in Std_logic; 
          RSTB: in Std_logic; DIA0: in Std_logic; DIA1: in Std_logic; 
          DIA2: in Std_logic; DIA3: in Std_logic; DIA4: in Std_logic; 
          DIA5: in Std_logic; DIA6: in Std_logic; DIA7: in Std_logic; 
          DIA8: in Std_logic; DIA9: in Std_logic; DIA10: in Std_logic; 
          DIA11: in Std_logic; DIA12: in Std_logic; DIA13: in Std_logic; 
          DIA14: in Std_logic; DIA15: in Std_logic; DIA16: in Std_logic; 
          DIA17: in Std_logic; ADA0: in Std_logic; ADA1: in Std_logic; 
          ADA2: in Std_logic; ADA3: in Std_logic; ADA4: in Std_logic; 
          ADA5: in Std_logic; ADA6: in Std_logic; ADA7: in Std_logic; 
          ADA8: in Std_logic; ADA9: in Std_logic; ADA10: in Std_logic; 
          ADA11: in Std_logic; ADA12: in Std_logic; ADA13: in Std_logic; 
          DIB0: in Std_logic; DIB1: in Std_logic; DIB2: in Std_logic; 
          DIB3: in Std_logic; DIB4: in Std_logic; DIB5: in Std_logic; 
          DIB6: in Std_logic; DIB7: in Std_logic; DIB8: in Std_logic; 
          DIB9: in Std_logic; DIB10: in Std_logic; DIB11: in Std_logic; 
          DIB12: in Std_logic; DIB13: in Std_logic; DIB14: in Std_logic; 
          DIB15: in Std_logic; DIB16: in Std_logic; DIB17: in Std_logic; 
          ADB0: in Std_logic; ADB1: in Std_logic; ADB2: in Std_logic; 
          ADB3: in Std_logic; ADB4: in Std_logic; ADB5: in Std_logic; 
          ADB6: in Std_logic; ADB7: in Std_logic; ADB8: in Std_logic; 
          ADB9: in Std_logic; ADB10: in Std_logic; ADB11: in Std_logic; 
          ADB12: in Std_logic; ADB13: in Std_logic; DOA0: out Std_logic; 
          DOA1: out Std_logic; DOA2: out Std_logic; DOA3: out Std_logic; 
          DOA4: out Std_logic; DOA5: out Std_logic; DOA6: out Std_logic; 
          DOA7: out Std_logic; DOA8: out Std_logic; DOA9: out Std_logic; 
          DOA10: out Std_logic; DOA11: out Std_logic; DOA12: out Std_logic; 
          DOA13: out Std_logic; DOA14: out Std_logic; DOA15: out Std_logic; 
          DOA16: out Std_logic; DOA17: out Std_logic; DOB0: out Std_logic; 
          DOB1: out Std_logic; DOB2: out Std_logic; DOB3: out Std_logic; 
          DOB4: out Std_logic; DOB5: out Std_logic; DOB6: out Std_logic; 
          DOB7: out Std_logic; DOB8: out Std_logic; DOB9: out Std_logic; 
          DOB10: out Std_logic; DOB11: out Std_logic; DOB12: out Std_logic; 
          DOB13: out Std_logic; DOB14: out Std_logic; DOB15: out Std_logic; 
          DOB16: out Std_logic; DOB17: out Std_logic);

    ATTRIBUTE Vital_Level0 OF DP16KCB : ENTITY IS TRUE;

  end DP16KCB;

  architecture Structure of DP16KCB is
    component DP16KC
      generic (CSDECODE_A: String; CSDECODE_B: String; DATA_WIDTH_A: INTEGER; 
               DATA_WIDTH_B: INTEGER; GSR: String; INITVAL_00: String; 
               INITVAL_01: String; INITVAL_02: String; INITVAL_03: String; 
               INITVAL_04: String; INITVAL_05: String; INITVAL_06: String; 
               INITVAL_07: String; INITVAL_08: String; INITVAL_09: String; 
               INITVAL_0A: String; INITVAL_0B: String; INITVAL_0C: String; 
               INITVAL_0D: String; INITVAL_0E: String; INITVAL_0F: String; 
               INITVAL_10: String; INITVAL_11: String; INITVAL_12: String; 
               INITVAL_13: String; INITVAL_14: String; INITVAL_15: String; 
               INITVAL_16: String; INITVAL_17: String; INITVAL_18: String; 
               INITVAL_19: String; INITVAL_1A: String; INITVAL_1B: String; 
               INITVAL_1C: String; INITVAL_1D: String; INITVAL_1E: String; 
               INITVAL_1F: String; INITVAL_20: String; INITVAL_21: String; 
               INITVAL_22: String; INITVAL_23: String; INITVAL_24: String; 
               INITVAL_25: String; INITVAL_26: String; INITVAL_27: String; 
               INITVAL_28: String; INITVAL_29: String; INITVAL_2A: String; 
               INITVAL_2B: String; INITVAL_2C: String; INITVAL_2D: String; 
               INITVAL_2E: String; INITVAL_2F: String; INITVAL_30: String; 
               INITVAL_31: String; INITVAL_32: String; INITVAL_33: String; 
               INITVAL_34: String; INITVAL_35: String; INITVAL_36: String; 
               INITVAL_37: String; INITVAL_38: String; INITVAL_39: String; 
               INITVAL_3A: String; INITVAL_3B: String; INITVAL_3C: String; 
               INITVAL_3D: String; INITVAL_3E: String; INITVAL_3F: String; 
               REGMODE_A: String; REGMODE_B: String; WRITEMODE_A: String; 
               WRITEMODE_B: String);
      port (DIA0: in Std_logic; DIA1: in Std_logic; DIA2: in Std_logic; 
            DIA3: in Std_logic; DIA4: in Std_logic; DIA5: in Std_logic; 
            DIA6: in Std_logic; DIA7: in Std_logic; DIA8: in Std_logic; 
            DIA9: in Std_logic; DIA10: in Std_logic; DIA11: in Std_logic; 
            DIA12: in Std_logic; DIA13: in Std_logic; DIA14: in Std_logic; 
            DIA15: in Std_logic; DIA16: in Std_logic; DIA17: in Std_logic; 
            ADA0: in Std_logic; ADA1: in Std_logic; ADA2: in Std_logic; 
            ADA3: in Std_logic; ADA4: in Std_logic; ADA5: in Std_logic; 
            ADA6: in Std_logic; ADA7: in Std_logic; ADA8: in Std_logic; 
            ADA9: in Std_logic; ADA10: in Std_logic; ADA11: in Std_logic; 
            ADA12: in Std_logic; ADA13: in Std_logic; CEA: in Std_logic; 
            CLKA: in Std_logic; OCEA: in Std_logic; WEA: in Std_logic; 
            CSA0: in Std_logic; CSA1: in Std_logic; CSA2: in Std_logic; 
            RSTA: in Std_logic; DIB0: in Std_logic; DIB1: in Std_logic; 
            DIB2: in Std_logic; DIB3: in Std_logic; DIB4: in Std_logic; 
            DIB5: in Std_logic; DIB6: in Std_logic; DIB7: in Std_logic; 
            DIB8: in Std_logic; DIB9: in Std_logic; DIB10: in Std_logic; 
            DIB11: in Std_logic; DIB12: in Std_logic; DIB13: in Std_logic; 
            DIB14: in Std_logic; DIB15: in Std_logic; DIB16: in Std_logic; 
            DIB17: in Std_logic; ADB0: in Std_logic; ADB1: in Std_logic; 
            ADB2: in Std_logic; ADB3: in Std_logic; ADB4: in Std_logic; 
            ADB5: in Std_logic; ADB6: in Std_logic; ADB7: in Std_logic; 
            ADB8: in Std_logic; ADB9: in Std_logic; ADB10: in Std_logic; 
            ADB11: in Std_logic; ADB12: in Std_logic; ADB13: in Std_logic; 
            CEB: in Std_logic; CLKB: in Std_logic; OCEB: in Std_logic; 
            WEB: in Std_logic; CSB0: in Std_logic; CSB1: in Std_logic; 
            CSB2: in Std_logic; RSTB: in Std_logic; DOA0: out Std_logic; 
            DOA1: out Std_logic; DOA2: out Std_logic; DOA3: out Std_logic; 
            DOA4: out Std_logic; DOA5: out Std_logic; DOA6: out Std_logic; 
            DOA7: out Std_logic; DOA8: out Std_logic; DOA9: out Std_logic; 
            DOA10: out Std_logic; DOA11: out Std_logic; DOA12: out Std_logic; 
            DOA13: out Std_logic; DOA14: out Std_logic; DOA15: out Std_logic; 
            DOA16: out Std_logic; DOA17: out Std_logic; DOB0: out Std_logic; 
            DOB1: out Std_logic; DOB2: out Std_logic; DOB3: out Std_logic; 
            DOB4: out Std_logic; DOB5: out Std_logic; DOB6: out Std_logic; 
            DOB7: out Std_logic; DOB8: out Std_logic; DOB9: out Std_logic; 
            DOB10: out Std_logic; DOB11: out Std_logic; DOB12: out Std_logic; 
            DOB13: out Std_logic; DOB14: out Std_logic; DOB15: out Std_logic; 
            DOB16: out Std_logic; DOB17: out Std_logic);
    end component;
  begin
    INST10: DP16KC
      generic map (CSDECODE_A => "0b000", CSDECODE_B => "0b111", 
                   DATA_WIDTH_A => 4, DATA_WIDTH_B => 4, GSR => "DISABLED", 
                   INITVAL_00 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_01 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_02 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_03 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_04 => "0x00201020001E0010200F002010000100015000110020108800020100A0000201201E010020002050"
                   , 
                   INITVAL_05 => "0x028010200102A0000010002000220000001000100021001000100040100010050100040001100201"
                   , 
                   INITVAL_06 => "0x02200022000201002040020000204000201022110220100204000100202000010020100A01100011"
                   , 
                   INITVAL_07 => "0x0A000020000000008001000000020100800000100020100210002000021102211002200020002010"
                   , 
                   INITVAL_08 => "0x0000F00000000000001008010000110021008010002010201008001000100AA00008000000400000"
                   , 
                   INITVAL_09 => "0x000000020000A500000000000080100200100000020500201000200000120A0100020F000001E200"
                   , 
                   INITVAL_0A => "0x00000088000005000001000010E00002001000000000000800000100000000000000011E00008000"
                   , 
                   INITVAL_0B => "0x0201000201002000201F00001000110001F002010000002200006400001102001000000001000204"
                   , 
                   INITVAL_0C => "0x00010002200000000000020000001002050000000080100010020010080000000080100220102010"
                   , 
                   INITVAL_0D => "0x04C00002000000000000000000000000000000010020000250000010020100000020700007002000"
                   , 
                   INITVAL_0E => "0x00200000100A0100220100210020100000000000000000021100200000100020002000000F000200"
                   , 
                   INITVAL_0F => "0x00001000010221002000008000200100800000000005000000000100020102000000000800000001"
                   , 
                   INITVAL_10 => "0x02A000000001E00000010200000000080101E2101FE0003E1100000000F00001F020110020102060"
                   , 
                   INITVAL_11 => "0x0080000000000000080000005002010000000001000100021100C010200000000000000204000010"
                   , 
                   INITVAL_12 => "0x0800000004000000000000001002060CC000200000A400000000010000100A010000100006000000"
                   , 
                   INITVAL_13 => "0x08A00000140800000000088000001000000000400000000000000000000400001000000020008000"
                   , 
                   INITVAL_14 => "0x00200000440001101E10000010001600204000100000108801000000800000010002000040000000"
                   , 
                   INITVAL_15 => "0x02000000000800000000020100001200000000000000000000000000000000800000000020000010"
                   , 
                   INITVAL_16 => "0x0000000000000000000106200000400000000200008000200101E000201100200008000020000000"
                   , 
                   INITVAL_17 => "0x000010001002001000100004000010020000020000000000010000001E00002000200000A0100000"
                   , 
                   INITVAL_18 => "0x00A40002010000F00000000500200000000000000000002010008010000002000000000000000200"
                   , 
                   INITVAL_19 => "0x020000000002000000010020000000000001E000000100001100010020000200100001000F000000"
                   , 
                   INITVAL_1A => "0x0000400000000000001000040000100005000010000500000100A000200400000080000000002000"
                   , 
                   INITVAL_1B => "0x0000000040020010000000000020000000000200000040020008000020050020002A000000500000"
                   , 
                   INITVAL_1C => "0x00000000440020000000000000000000000020000020400000000000880000000008500000000004"
                   , 
                   INITVAL_1D => "0x02000000000000F000000204002A01000100A0010080100800020010200002001000100024400204"
                   , 
                   INITVAL_1E => "0x0800000000000001C0060CC0108015002400204002A0002050020000200102050022500220000200"
                   , 
                   INITVAL_1F => "0x0E0E00CE011DC0000A010001000000000000E000000E000C601C0060E0E00680E006401C03401C03"
                   , 
                   INITVAL_20 => "0x1DC000080001C0006C0E00060000E0006601C0040000001C060CC0E00C60000E000E701C00701C00"
                   , 
                   INITVAL_21 => "0x000000000000E3000004000000CE70000700000000000000000EC60000000CE520E4650E0000E000"
                   , 
                   INITVAL_22 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_23 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_24 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_25 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_26 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_27 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_28 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_29 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_2A => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_2B => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_2C => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_2D => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_2E => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_2F => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_30 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_31 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_32 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_33 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_34 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_35 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_36 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_37 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_38 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_39 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_3A => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_3B => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_3C => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_3D => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_3E => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_3F => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , REGMODE_A => "NOREG", REGMODE_B => "NOREG", 
                   WRITEMODE_A => "NORMAL", WRITEMODE_B => "NORMAL")
      port map (DIA0=>DIA0, DIA1=>DIA1, DIA2=>DIA2, DIA3=>DIA3, DIA4=>DIA4, 
                DIA5=>DIA5, DIA6=>DIA6, DIA7=>DIA7, DIA8=>DIA8, DIA9=>DIA9, 
                DIA10=>DIA10, DIA11=>DIA11, DIA12=>DIA12, DIA13=>DIA13, 
                DIA14=>DIA14, DIA15=>DIA15, DIA16=>DIA16, DIA17=>DIA17, 
                ADA0=>ADA0, ADA1=>ADA1, ADA2=>ADA2, ADA3=>ADA3, ADA4=>ADA4, 
                ADA5=>ADA5, ADA6=>ADA6, ADA7=>ADA7, ADA8=>ADA8, ADA9=>ADA9, 
                ADA10=>ADA10, ADA11=>ADA11, ADA12=>ADA12, ADA13=>ADA13, 
                CEA=>CEA, CLKA=>CLKA, OCEA=>OCEA, WEA=>WEA, CSA0=>CSA0, 
                CSA1=>CSA1, CSA2=>CSA2, RSTA=>RSTA, DIB0=>DIB0, DIB1=>DIB1, 
                DIB2=>DIB2, DIB3=>DIB3, DIB4=>DIB4, DIB5=>DIB5, DIB6=>DIB6, 
                DIB7=>DIB7, DIB8=>DIB8, DIB9=>DIB9, DIB10=>DIB10, DIB11=>DIB11, 
                DIB12=>DIB12, DIB13=>DIB13, DIB14=>DIB14, DIB15=>DIB15, 
                DIB16=>DIB16, DIB17=>DIB17, ADB0=>ADB0, ADB1=>ADB1, ADB2=>ADB2, 
                ADB3=>ADB3, ADB4=>ADB4, ADB5=>ADB5, ADB6=>ADB6, ADB7=>ADB7, 
                ADB8=>ADB8, ADB9=>ADB9, ADB10=>ADB10, ADB11=>ADB11, 
                ADB12=>ADB12, ADB13=>ADB13, CEB=>CEB, CLKB=>CLKB, OCEB=>OCEB, 
                WEB=>WEB, CSB0=>CSB0, CSB1=>CSB1, CSB2=>CSB2, RSTB=>RSTB, 
                DOA0=>DOA0, DOA1=>DOA1, DOA2=>DOA2, DOA3=>DOA3, DOA4=>DOA4, 
                DOA5=>DOA5, DOA6=>DOA6, DOA7=>DOA7, DOA8=>DOA8, DOA9=>DOA9, 
                DOA10=>DOA10, DOA11=>DOA11, DOA12=>DOA12, DOA13=>DOA13, 
                DOA14=>DOA14, DOA15=>DOA15, DOA16=>DOA16, DOA17=>DOA17, 
                DOB0=>DOB0, DOB1=>DOB1, DOB2=>DOB2, DOB3=>DOB3, DOB4=>DOB4, 
                DOB5=>DOB5, DOB6=>DOB6, DOB7=>DOB7, DOB8=>DOB8, DOB9=>DOB9, 
                DOB10=>DOB10, DOB11=>DOB11, DOB12=>DOB12, DOB13=>DOB13, 
                DOB14=>DOB14, DOB15=>DOB15, DOB16=>DOB16, DOB17=>DOB17);
  end Structure;

-- entity uForth_uForthMem_pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_7_0
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity uForth_uForthMem_pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_7_0 is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;

        InstancePath  	: string := "uForth_uForthMem_pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_7_0"
        ;

      tipd_DIA3  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA2  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA1  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA0  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA13  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA12  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA11  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA10  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA9  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA8  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA7  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA6  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA5  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA4  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA3  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA2  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_WEA  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_CLKA  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_OCLKA  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_WEB  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIB0  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIB1  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIB2  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIB3  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLKA_DOA3	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLKA_DOA2	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLKA_DOA1	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLKA_DOA0	 : VitalDelayType01 := (0 ns, 0 ns);
      tperiod_CLKA 	: VitalDelayType := 0 ns;
      tpw_CLKA_posedge	: VitalDelayType := 0 ns;
      tpw_CLKA_negedge	: VitalDelayType := 0 ns;
      tperiod_OCLKA 	: VitalDelayType := 0 ns;
      tpw_OCLKA_posedge	: VitalDelayType := 0 ns;
      tpw_OCLKA_negedge	: VitalDelayType := 0 ns;
      ticd_CLKA	: VitalDelayType := 0 ns;
      tisd_DIA3_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA3_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_DIA3_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_DIA2_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA2_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_DIA2_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_DIA1_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA1_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_DIA1_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_DIA0_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA0_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_DIA0_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADA13_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA13_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADA13_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADA12_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA12_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADA12_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADA11_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA11_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADA11_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADA10_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA10_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADA10_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADA9_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA9_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADA9_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADA8_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA8_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADA8_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADA7_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA7_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADA7_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADA6_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA6_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADA6_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADA5_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA5_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADA5_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADA4_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA4_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADA4_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADA3_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA3_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADA3_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADA2_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA2_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADA2_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_WEA_CLKA	: VitalDelayType := 0 ns;
      tsetup_WEA_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_WEA_CLKA_noedge_negedge	: VitalDelayType := 0 ns);

    port (DIA3: in Std_logic; DIA2: in Std_logic; DIA1: in Std_logic; 
          DIA0: in Std_logic; ADA13: in Std_logic; ADA12: in Std_logic; 
          ADA11: in Std_logic; ADA10: in Std_logic; ADA9: in Std_logic; 
          ADA8: in Std_logic; ADA7: in Std_logic; ADA6: in Std_logic; 
          ADA5: in Std_logic; ADA4: in Std_logic; ADA3: in Std_logic; 
          ADA2: in Std_logic; DOA3: out Std_logic; DOA2: out Std_logic; 
          DOA1: out Std_logic; DOA0: out Std_logic; WEA: in Std_logic; 
          CLKA: in Std_logic; OCLKA: in Std_logic; WEB: in Std_logic; 
          DIB0: in Std_logic; DIB1: in Std_logic; DIB2: in Std_logic; 
          DIB3: in Std_logic);


          ATTRIBUTE Vital_Level0 OF uForth_uForthMem_pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_7_0 : ENTITY IS TRUE;

  end uForth_uForthMem_pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_7_0;


    architecture Structure of uForth_uForthMem_pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_7_0 is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal DIA3_ipd 	: std_logic := 'X';
    signal DIA3_dly 	: std_logic := 'X';
    signal DIA2_ipd 	: std_logic := 'X';
    signal DIA2_dly 	: std_logic := 'X';
    signal DIA1_ipd 	: std_logic := 'X';
    signal DIA1_dly 	: std_logic := 'X';
    signal DIA0_ipd 	: std_logic := 'X';
    signal DIA0_dly 	: std_logic := 'X';
    signal ADA13_ipd 	: std_logic := 'X';
    signal ADA13_dly 	: std_logic := 'X';
    signal ADA12_ipd 	: std_logic := 'X';
    signal ADA12_dly 	: std_logic := 'X';
    signal ADA11_ipd 	: std_logic := 'X';
    signal ADA11_dly 	: std_logic := 'X';
    signal ADA10_ipd 	: std_logic := 'X';
    signal ADA10_dly 	: std_logic := 'X';
    signal ADA9_ipd 	: std_logic := 'X';
    signal ADA9_dly 	: std_logic := 'X';
    signal ADA8_ipd 	: std_logic := 'X';
    signal ADA8_dly 	: std_logic := 'X';
    signal ADA7_ipd 	: std_logic := 'X';
    signal ADA7_dly 	: std_logic := 'X';
    signal ADA6_ipd 	: std_logic := 'X';
    signal ADA6_dly 	: std_logic := 'X';
    signal ADA5_ipd 	: std_logic := 'X';
    signal ADA5_dly 	: std_logic := 'X';
    signal ADA4_ipd 	: std_logic := 'X';
    signal ADA4_dly 	: std_logic := 'X';
    signal ADA3_ipd 	: std_logic := 'X';
    signal ADA3_dly 	: std_logic := 'X';
    signal ADA2_ipd 	: std_logic := 'X';
    signal ADA2_dly 	: std_logic := 'X';
    signal DOA3_out 	: std_logic := 'X';
    signal DOA2_out 	: std_logic := 'X';
    signal DOA1_out 	: std_logic := 'X';
    signal DOA0_out 	: std_logic := 'X';
    signal WEA_ipd 	: std_logic := 'X';
    signal WEA_dly 	: std_logic := 'X';
    signal CLKA_ipd 	: std_logic := 'X';
    signal CLKA_dly 	: std_logic := 'X';
    signal OCLKA_ipd 	: std_logic := 'X';
    signal WEB_ipd 	: std_logic := 'X';
    signal DIB0_ipd 	: std_logic := 'X';
    signal DIB1_ipd 	: std_logic := 'X';
    signal DIB2_ipd 	: std_logic := 'X';
    signal DIB3_ipd 	: std_logic := 'X';

    signal VCCI: Std_logic;
    signal OCLKA_NOTIN: Std_logic;
    signal GNDI: Std_logic;
    component inverter
      port (I: in Std_logic; Z: out Std_logic);
    end component;
    component gndB
      port (PWR0: out Std_logic);
    end component;
    component vcc
      port (PWR1: out Std_logic);
    end component;
    component DP16KCB
      port (CEA: in Std_logic; OCEA: in Std_logic; CLKA: in Std_logic; 
            WEA: in Std_logic; CSA0: in Std_logic; CSA1: in Std_logic; 
            CSA2: in Std_logic; RSTA: in Std_logic; CEB: in Std_logic; 
            OCEB: in Std_logic; CLKB: in Std_logic; WEB: in Std_logic; 
            CSB0: in Std_logic; CSB1: in Std_logic; CSB2: in Std_logic; 
            RSTB: in Std_logic; DIA0: in Std_logic; DIA1: in Std_logic; 
            DIA2: in Std_logic; DIA3: in Std_logic; DIA4: in Std_logic; 
            DIA5: in Std_logic; DIA6: in Std_logic; DIA7: in Std_logic; 
            DIA8: in Std_logic; DIA9: in Std_logic; DIA10: in Std_logic; 
            DIA11: in Std_logic; DIA12: in Std_logic; DIA13: in Std_logic; 
            DIA14: in Std_logic; DIA15: in Std_logic; DIA16: in Std_logic; 
            DIA17: in Std_logic; ADA0: in Std_logic; ADA1: in Std_logic; 
            ADA2: in Std_logic; ADA3: in Std_logic; ADA4: in Std_logic; 
            ADA5: in Std_logic; ADA6: in Std_logic; ADA7: in Std_logic; 
            ADA8: in Std_logic; ADA9: in Std_logic; ADA10: in Std_logic; 
            ADA11: in Std_logic; ADA12: in Std_logic; ADA13: in Std_logic; 
            DIB0: in Std_logic; DIB1: in Std_logic; DIB2: in Std_logic; 
            DIB3: in Std_logic; DIB4: in Std_logic; DIB5: in Std_logic; 
            DIB6: in Std_logic; DIB7: in Std_logic; DIB8: in Std_logic; 
            DIB9: in Std_logic; DIB10: in Std_logic; DIB11: in Std_logic; 
            DIB12: in Std_logic; DIB13: in Std_logic; DIB14: in Std_logic; 
            DIB15: in Std_logic; DIB16: in Std_logic; DIB17: in Std_logic; 
            ADB0: in Std_logic; ADB1: in Std_logic; ADB2: in Std_logic; 
            ADB3: in Std_logic; ADB4: in Std_logic; ADB5: in Std_logic; 
            ADB6: in Std_logic; ADB7: in Std_logic; ADB8: in Std_logic; 
            ADB9: in Std_logic; ADB10: in Std_logic; ADB11: in Std_logic; 
            ADB12: in Std_logic; ADB13: in Std_logic; DOA0: out Std_logic; 
            DOA1: out Std_logic; DOA2: out Std_logic; DOA3: out Std_logic; 
            DOA4: out Std_logic; DOA5: out Std_logic; DOA6: out Std_logic; 
            DOA7: out Std_logic; DOA8: out Std_logic; DOA9: out Std_logic; 
            DOA10: out Std_logic; DOA11: out Std_logic; DOA12: out Std_logic; 
            DOA13: out Std_logic; DOA14: out Std_logic; DOA15: out Std_logic; 
            DOA16: out Std_logic; DOA17: out Std_logic; DOB0: out Std_logic; 
            DOB1: out Std_logic; DOB2: out Std_logic; DOB3: out Std_logic; 
            DOB4: out Std_logic; DOB5: out Std_logic; DOB6: out Std_logic; 
            DOB7: out Std_logic; DOB8: out Std_logic; DOB9: out Std_logic; 
            DOB10: out Std_logic; DOB11: out Std_logic; DOB12: out Std_logic; 
            DOB13: out Std_logic; DOB14: out Std_logic; DOB15: out Std_logic; 
            DOB16: out Std_logic; DOB17: out Std_logic);
    end component;
  begin
    uForth_uForthMem_pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_7_0_DP16KC: DP16KCB
      port map (CEA=>VCCI, OCEA=>VCCI, CLKA=>OCLKA_NOTIN, WEA=>WEA_dly, 
                CSA0=>GNDI, CSA1=>GNDI, CSA2=>GNDI, RSTA=>GNDI, CEB=>VCCI, 
                OCEB=>VCCI, CLKB=>GNDI, WEB=>WEB_ipd, CSB0=>GNDI, CSB1=>GNDI, 
                CSB2=>GNDI, RSTB=>GNDI, DIA0=>DIA0_dly, DIA1=>DIA1_dly, 
                DIA2=>DIA2_dly, DIA3=>DIA3_dly, DIA4=>GNDI, DIA5=>GNDI, 
                DIA6=>GNDI, DIA7=>GNDI, DIA8=>GNDI, DIA9=>GNDI, DIA10=>GNDI, 
                DIA11=>GNDI, DIA12=>GNDI, DIA13=>GNDI, DIA14=>GNDI, 
                DIA15=>GNDI, DIA16=>GNDI, DIA17=>GNDI, ADA0=>GNDI, ADA1=>GNDI, 
                ADA2=>ADA2_dly, ADA3=>ADA3_dly, ADA4=>ADA4_dly, ADA5=>ADA5_dly, 
                ADA6=>ADA6_dly, ADA7=>ADA7_dly, ADA8=>ADA8_dly, ADA9=>ADA9_dly, 
                ADA10=>ADA10_dly, ADA11=>ADA11_dly, ADA12=>ADA12_dly, 
                ADA13=>ADA13_dly, DIB0=>DIB0_ipd, DIB1=>DIB1_ipd, 
                DIB2=>DIB2_ipd, DIB3=>DIB3_ipd, DIB4=>GNDI, DIB5=>GNDI, 
                DIB6=>GNDI, DIB7=>GNDI, DIB8=>GNDI, DIB9=>GNDI, DIB10=>GNDI, 
                DIB11=>GNDI, DIB12=>GNDI, DIB13=>GNDI, DIB14=>GNDI, 
                DIB15=>GNDI, DIB16=>GNDI, DIB17=>GNDI, ADB0=>GNDI, ADB1=>GNDI, 
                ADB2=>GNDI, ADB3=>GNDI, ADB4=>GNDI, ADB5=>GNDI, ADB6=>GNDI, 
                ADB7=>GNDI, ADB8=>GNDI, ADB9=>GNDI, ADB10=>GNDI, ADB11=>GNDI, 
                ADB12=>GNDI, ADB13=>GNDI, DOA0=>DOA0_out, DOA1=>DOA1_out, 
                DOA2=>DOA2_out, DOA3=>DOA3_out, DOA4=>open, DOA5=>open, 
                DOA6=>open, DOA7=>open, DOA8=>open, DOA9=>open, DOA10=>open, 
                DOA11=>open, DOA12=>open, DOA13=>open, DOA14=>open, 
                DOA15=>open, DOA16=>open, DOA17=>open, DOB0=>open, DOB1=>open, 
                DOB2=>open, DOB3=>open, DOB4=>open, DOB5=>open, DOB6=>open, 
                DOB7=>open, DOB8=>open, DOB9=>open, DOB10=>open, DOB11=>open, 
                DOB12=>open, DOB13=>open, DOB14=>open, DOB15=>open, 
                DOB16=>open, DOB17=>open);
    DRIVEVCC: vcc
      port map (PWR1=>VCCI);
    OCLKA_INVERTERIN: inverter
      port map (I=>CLKA_dly, Z=>OCLKA_NOTIN);
    DRIVEGND: gndB
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(DIA3_ipd, DIA3, tipd_DIA3);
      VitalWireDelay(DIA2_ipd, DIA2, tipd_DIA2);
      VitalWireDelay(DIA1_ipd, DIA1, tipd_DIA1);
      VitalWireDelay(DIA0_ipd, DIA0, tipd_DIA0);
      VitalWireDelay(ADA13_ipd, ADA13, tipd_ADA13);
      VitalWireDelay(ADA12_ipd, ADA12, tipd_ADA12);
      VitalWireDelay(ADA11_ipd, ADA11, tipd_ADA11);
      VitalWireDelay(ADA10_ipd, ADA10, tipd_ADA10);
      VitalWireDelay(ADA9_ipd, ADA9, tipd_ADA9);
      VitalWireDelay(ADA8_ipd, ADA8, tipd_ADA8);
      VitalWireDelay(ADA7_ipd, ADA7, tipd_ADA7);
      VitalWireDelay(ADA6_ipd, ADA6, tipd_ADA6);
      VitalWireDelay(ADA5_ipd, ADA5, tipd_ADA5);
      VitalWireDelay(ADA4_ipd, ADA4, tipd_ADA4);
      VitalWireDelay(ADA3_ipd, ADA3, tipd_ADA3);
      VitalWireDelay(ADA2_ipd, ADA2, tipd_ADA2);
      VitalWireDelay(WEA_ipd, WEA, tipd_WEA);
      VitalWireDelay(CLKA_ipd, CLKA, tipd_CLKA);
      VitalWireDelay(OCLKA_ipd, OCLKA, tipd_OCLKA);
      VitalWireDelay(WEB_ipd, WEB, tipd_WEB);
      VitalWireDelay(DIB0_ipd, DIB0, tipd_DIB0);
      VitalWireDelay(DIB1_ipd, DIB1, tipd_DIB1);
      VitalWireDelay(DIB2_ipd, DIB2, tipd_DIB2);
      VitalWireDelay(DIB3_ipd, DIB3, tipd_DIB3);
    END BLOCK;

    --  Setup and Hold DELAYs
    SignalDelay : BLOCK
    BEGIN
      VitalSignalDelay(DIA3_dly, DIA3_ipd, tisd_DIA3_CLKA);
      VitalSignalDelay(DIA2_dly, DIA2_ipd, tisd_DIA2_CLKA);
      VitalSignalDelay(DIA1_dly, DIA1_ipd, tisd_DIA1_CLKA);
      VitalSignalDelay(DIA0_dly, DIA0_ipd, tisd_DIA0_CLKA);
      VitalSignalDelay(ADA13_dly, ADA13_ipd, tisd_ADA13_CLKA);
      VitalSignalDelay(ADA12_dly, ADA12_ipd, tisd_ADA12_CLKA);
      VitalSignalDelay(ADA11_dly, ADA11_ipd, tisd_ADA11_CLKA);
      VitalSignalDelay(ADA10_dly, ADA10_ipd, tisd_ADA10_CLKA);
      VitalSignalDelay(ADA9_dly, ADA9_ipd, tisd_ADA9_CLKA);
      VitalSignalDelay(ADA8_dly, ADA8_ipd, tisd_ADA8_CLKA);
      VitalSignalDelay(ADA7_dly, ADA7_ipd, tisd_ADA7_CLKA);
      VitalSignalDelay(ADA6_dly, ADA6_ipd, tisd_ADA6_CLKA);
      VitalSignalDelay(ADA5_dly, ADA5_ipd, tisd_ADA5_CLKA);
      VitalSignalDelay(ADA4_dly, ADA4_ipd, tisd_ADA4_CLKA);
      VitalSignalDelay(ADA3_dly, ADA3_ipd, tisd_ADA3_CLKA);
      VitalSignalDelay(ADA2_dly, ADA2_ipd, tisd_ADA2_CLKA);
      VitalSignalDelay(WEA_dly, WEA_ipd, tisd_WEA_CLKA);
      VitalSignalDelay(CLKA_dly, CLKA_ipd, ticd_CLKA);
    END BLOCK;

    VitalBehavior : PROCESS (DIA3_dly, DIA2_dly, DIA1_dly, DIA0_dly, ADA13_dly, 
      ADA12_dly, ADA11_dly, ADA10_dly, ADA9_dly, ADA8_dly, ADA7_dly, ADA6_dly, 
      ADA5_dly, ADA4_dly, ADA3_dly, ADA2_dly, DOA3_out, DOA2_out, DOA1_out, 
      DOA0_out, WEA_dly, CLKA_dly, OCLKA_ipd, WEB_ipd, DIB0_ipd, DIB1_ipd, 
      DIB2_ipd, DIB3_ipd)
    VARIABLE DOA3_zd         	: std_logic := 'X';
    VARIABLE DOA3_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOA2_zd         	: std_logic := 'X';
    VARIABLE DOA2_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOA1_zd         	: std_logic := 'X';
    VARIABLE DOA1_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOA0_zd         	: std_logic := 'X';
    VARIABLE DOA0_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_DIA3_CLKA       	: x01 := '0';
    VARIABLE DIA3_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA2_CLKA       	: x01 := '0';
    VARIABLE DIA2_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA1_CLKA       	: x01 := '0';
    VARIABLE DIA1_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA0_CLKA       	: x01 := '0';
    VARIABLE DIA0_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA13_CLKA       	: x01 := '0';
    VARIABLE ADA13_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA12_CLKA       	: x01 := '0';
    VARIABLE ADA12_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA11_CLKA       	: x01 := '0';
    VARIABLE ADA11_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA10_CLKA       	: x01 := '0';
    VARIABLE ADA10_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA9_CLKA       	: x01 := '0';
    VARIABLE ADA9_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA8_CLKA       	: x01 := '0';
    VARIABLE ADA8_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA7_CLKA       	: x01 := '0';
    VARIABLE ADA7_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA6_CLKA       	: x01 := '0';
    VARIABLE ADA6_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA5_CLKA       	: x01 := '0';
    VARIABLE ADA5_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA4_CLKA       	: x01 := '0';
    VARIABLE ADA4_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA3_CLKA       	: x01 := '0';
    VARIABLE ADA3_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA2_CLKA       	: x01 := '0';
    VARIABLE ADA2_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_WEA_CLKA       	: x01 := '0';
    VARIABLE WEA_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_CLKA_CLKA          	: x01 := '0';
    VARIABLE periodcheckinfo_CLKA	: VitalPeriodDataType;
    VARIABLE tviol_OCLKA_OCLKA          	: x01 := '0';
    VARIABLE periodcheckinfo_OCLKA	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalSetupHoldCheck (
        TestSignal => DIA3_dly,
        TestSignalName => "DIA3",
        TestDelay => tisd_DIA3_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA3_CLKA_noedge_negedge,
        SetupLow => tsetup_DIA3_CLKA_noedge_negedge,
        HoldHigh => thold_DIA3_CLKA_noedge_negedge,
        HoldLow => thold_DIA3_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA3_CLKA_TimingDatash,
        Violation => tviol_DIA3_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA2_dly,
        TestSignalName => "DIA2",
        TestDelay => tisd_DIA2_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA2_CLKA_noedge_negedge,
        SetupLow => tsetup_DIA2_CLKA_noedge_negedge,
        HoldHigh => thold_DIA2_CLKA_noedge_negedge,
        HoldLow => thold_DIA2_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA2_CLKA_TimingDatash,
        Violation => tviol_DIA2_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA1_dly,
        TestSignalName => "DIA1",
        TestDelay => tisd_DIA1_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA1_CLKA_noedge_negedge,
        SetupLow => tsetup_DIA1_CLKA_noedge_negedge,
        HoldHigh => thold_DIA1_CLKA_noedge_negedge,
        HoldLow => thold_DIA1_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA1_CLKA_TimingDatash,
        Violation => tviol_DIA1_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA0_dly,
        TestSignalName => "DIA0",
        TestDelay => tisd_DIA0_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA0_CLKA_noedge_negedge,
        SetupLow => tsetup_DIA0_CLKA_noedge_negedge,
        HoldHigh => thold_DIA0_CLKA_noedge_negedge,
        HoldLow => thold_DIA0_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA0_CLKA_TimingDatash,
        Violation => tviol_DIA0_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA13_dly,
        TestSignalName => "ADA13",
        TestDelay => tisd_ADA13_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA13_CLKA_noedge_negedge,
        SetupLow => tsetup_ADA13_CLKA_noedge_negedge,
        HoldHigh => thold_ADA13_CLKA_noedge_negedge,
        HoldLow => thold_ADA13_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA13_CLKA_TimingDatash,
        Violation => tviol_ADA13_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA12_dly,
        TestSignalName => "ADA12",
        TestDelay => tisd_ADA12_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA12_CLKA_noedge_negedge,
        SetupLow => tsetup_ADA12_CLKA_noedge_negedge,
        HoldHigh => thold_ADA12_CLKA_noedge_negedge,
        HoldLow => thold_ADA12_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA12_CLKA_TimingDatash,
        Violation => tviol_ADA12_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA11_dly,
        TestSignalName => "ADA11",
        TestDelay => tisd_ADA11_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA11_CLKA_noedge_negedge,
        SetupLow => tsetup_ADA11_CLKA_noedge_negedge,
        HoldHigh => thold_ADA11_CLKA_noedge_negedge,
        HoldLow => thold_ADA11_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA11_CLKA_TimingDatash,
        Violation => tviol_ADA11_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA10_dly,
        TestSignalName => "ADA10",
        TestDelay => tisd_ADA10_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA10_CLKA_noedge_negedge,
        SetupLow => tsetup_ADA10_CLKA_noedge_negedge,
        HoldHigh => thold_ADA10_CLKA_noedge_negedge,
        HoldLow => thold_ADA10_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA10_CLKA_TimingDatash,
        Violation => tviol_ADA10_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA9_dly,
        TestSignalName => "ADA9",
        TestDelay => tisd_ADA9_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA9_CLKA_noedge_negedge,
        SetupLow => tsetup_ADA9_CLKA_noedge_negedge,
        HoldHigh => thold_ADA9_CLKA_noedge_negedge,
        HoldLow => thold_ADA9_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA9_CLKA_TimingDatash,
        Violation => tviol_ADA9_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA8_dly,
        TestSignalName => "ADA8",
        TestDelay => tisd_ADA8_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA8_CLKA_noedge_negedge,
        SetupLow => tsetup_ADA8_CLKA_noedge_negedge,
        HoldHigh => thold_ADA8_CLKA_noedge_negedge,
        HoldLow => thold_ADA8_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA8_CLKA_TimingDatash,
        Violation => tviol_ADA8_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA7_dly,
        TestSignalName => "ADA7",
        TestDelay => tisd_ADA7_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA7_CLKA_noedge_negedge,
        SetupLow => tsetup_ADA7_CLKA_noedge_negedge,
        HoldHigh => thold_ADA7_CLKA_noedge_negedge,
        HoldLow => thold_ADA7_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA7_CLKA_TimingDatash,
        Violation => tviol_ADA7_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA6_dly,
        TestSignalName => "ADA6",
        TestDelay => tisd_ADA6_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA6_CLKA_noedge_negedge,
        SetupLow => tsetup_ADA6_CLKA_noedge_negedge,
        HoldHigh => thold_ADA6_CLKA_noedge_negedge,
        HoldLow => thold_ADA6_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA6_CLKA_TimingDatash,
        Violation => tviol_ADA6_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA5_dly,
        TestSignalName => "ADA5",
        TestDelay => tisd_ADA5_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA5_CLKA_noedge_negedge,
        SetupLow => tsetup_ADA5_CLKA_noedge_negedge,
        HoldHigh => thold_ADA5_CLKA_noedge_negedge,
        HoldLow => thold_ADA5_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA5_CLKA_TimingDatash,
        Violation => tviol_ADA5_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA4_dly,
        TestSignalName => "ADA4",
        TestDelay => tisd_ADA4_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA4_CLKA_noedge_negedge,
        SetupLow => tsetup_ADA4_CLKA_noedge_negedge,
        HoldHigh => thold_ADA4_CLKA_noedge_negedge,
        HoldLow => thold_ADA4_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA4_CLKA_TimingDatash,
        Violation => tviol_ADA4_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA3_dly,
        TestSignalName => "ADA3",
        TestDelay => tisd_ADA3_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA3_CLKA_noedge_negedge,
        SetupLow => tsetup_ADA3_CLKA_noedge_negedge,
        HoldHigh => thold_ADA3_CLKA_noedge_negedge,
        HoldLow => thold_ADA3_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA3_CLKA_TimingDatash,
        Violation => tviol_ADA3_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA2_dly,
        TestSignalName => "ADA2",
        TestDelay => tisd_ADA2_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA2_CLKA_noedge_negedge,
        SetupLow => tsetup_ADA2_CLKA_noedge_negedge,
        HoldHigh => thold_ADA2_CLKA_noedge_negedge,
        HoldLow => thold_ADA2_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA2_CLKA_TimingDatash,
        Violation => tviol_ADA2_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => WEA_dly,
        TestSignalName => "WEA",
        TestDelay => tisd_WEA_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_WEA_CLKA_noedge_negedge,
        SetupLow => tsetup_WEA_CLKA_noedge_negedge,
        HoldHigh => thold_WEA_CLKA_noedge_negedge,
        HoldLow => thold_WEA_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => WEA_CLKA_TimingDatash,
        Violation => tviol_WEA_CLKA,
        MsgSeverity => warning);
      VitalPeriodPulseCheck (
        TestSignal => CLKA_ipd,
        TestSignalName => "CLKA",
        Period => tperiod_CLKA,
        PulseWidthHigh => tpw_CLKA_posedge,
        PulseWidthLow => tpw_CLKA_negedge,
        PeriodData => periodcheckinfo_CLKA,
        Violation => tviol_CLKA_CLKA,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);
      VitalPeriodPulseCheck (
        TestSignal => OCLKA_ipd,
        TestSignalName => "OCLKA",
        Period => tperiod_OCLKA,
        PulseWidthHigh => tpw_OCLKA_posedge,
        PulseWidthLow => tpw_OCLKA_negedge,
        PeriodData => periodcheckinfo_OCLKA,
        Violation => tviol_OCLKA_OCLKA,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    DOA3_zd 	:= DOA3_out;
    DOA2_zd 	:= DOA2_out;
    DOA1_zd 	:= DOA1_out;
    DOA0_zd 	:= DOA0_out;

    VitalPathDelay01 (
      OutSignal => DOA3, OutSignalName => "DOA3", OutTemp => DOA3_zd,
      Paths      => (0 => (InputChangeTime => CLKA_dly'last_event,
                           PathDelay => tpd_CLKA_DOA3,
                           PathCondition => TRUE)),
      GlitchData => DOA3_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOA2, OutSignalName => "DOA2", OutTemp => DOA2_zd,
      Paths      => (0 => (InputChangeTime => CLKA_dly'last_event,
                           PathDelay => tpd_CLKA_DOA2,
                           PathCondition => TRUE)),
      GlitchData => DOA2_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOA1, OutSignalName => "DOA1", OutTemp => DOA1_zd,
      Paths      => (0 => (InputChangeTime => CLKA_dly'last_event,
                           PathDelay => tpd_CLKA_DOA1,
                           PathCondition => TRUE)),
      GlitchData => DOA1_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOA0, OutSignalName => "DOA0", OutTemp => DOA0_zd,
      Paths      => (0 => (InputChangeTime => CLKA_dly'last_event,
                           PathDelay => tpd_CLKA_DOA0,
                           PathCondition => TRUE)),
      GlitchData => DOA0_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity DP16KC0004
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity DP16KC0004 is
    port (CEA: in Std_logic; OCEA: in Std_logic; CLKA: in Std_logic; 
          WEA: in Std_logic; CSA0: in Std_logic; CSA1: in Std_logic; 
          CSA2: in Std_logic; RSTA: in Std_logic; CEB: in Std_logic; 
          OCEB: in Std_logic; CLKB: in Std_logic; WEB: in Std_logic; 
          CSB0: in Std_logic; CSB1: in Std_logic; CSB2: in Std_logic; 
          RSTB: in Std_logic; DIA0: in Std_logic; DIA1: in Std_logic; 
          DIA2: in Std_logic; DIA3: in Std_logic; DIA4: in Std_logic; 
          DIA5: in Std_logic; DIA6: in Std_logic; DIA7: in Std_logic; 
          DIA8: in Std_logic; DIA9: in Std_logic; DIA10: in Std_logic; 
          DIA11: in Std_logic; DIA12: in Std_logic; DIA13: in Std_logic; 
          DIA14: in Std_logic; DIA15: in Std_logic; DIA16: in Std_logic; 
          DIA17: in Std_logic; ADA0: in Std_logic; ADA1: in Std_logic; 
          ADA2: in Std_logic; ADA3: in Std_logic; ADA4: in Std_logic; 
          ADA5: in Std_logic; ADA6: in Std_logic; ADA7: in Std_logic; 
          ADA8: in Std_logic; ADA9: in Std_logic; ADA10: in Std_logic; 
          ADA11: in Std_logic; ADA12: in Std_logic; ADA13: in Std_logic; 
          DIB0: in Std_logic; DIB1: in Std_logic; DIB2: in Std_logic; 
          DIB3: in Std_logic; DIB4: in Std_logic; DIB5: in Std_logic; 
          DIB6: in Std_logic; DIB7: in Std_logic; DIB8: in Std_logic; 
          DIB9: in Std_logic; DIB10: in Std_logic; DIB11: in Std_logic; 
          DIB12: in Std_logic; DIB13: in Std_logic; DIB14: in Std_logic; 
          DIB15: in Std_logic; DIB16: in Std_logic; DIB17: in Std_logic; 
          ADB0: in Std_logic; ADB1: in Std_logic; ADB2: in Std_logic; 
          ADB3: in Std_logic; ADB4: in Std_logic; ADB5: in Std_logic; 
          ADB6: in Std_logic; ADB7: in Std_logic; ADB8: in Std_logic; 
          ADB9: in Std_logic; ADB10: in Std_logic; ADB11: in Std_logic; 
          ADB12: in Std_logic; ADB13: in Std_logic; DOA0: out Std_logic; 
          DOA1: out Std_logic; DOA2: out Std_logic; DOA3: out Std_logic; 
          DOA4: out Std_logic; DOA5: out Std_logic; DOA6: out Std_logic; 
          DOA7: out Std_logic; DOA8: out Std_logic; DOA9: out Std_logic; 
          DOA10: out Std_logic; DOA11: out Std_logic; DOA12: out Std_logic; 
          DOA13: out Std_logic; DOA14: out Std_logic; DOA15: out Std_logic; 
          DOA16: out Std_logic; DOA17: out Std_logic; DOB0: out Std_logic; 
          DOB1: out Std_logic; DOB2: out Std_logic; DOB3: out Std_logic; 
          DOB4: out Std_logic; DOB5: out Std_logic; DOB6: out Std_logic; 
          DOB7: out Std_logic; DOB8: out Std_logic; DOB9: out Std_logic; 
          DOB10: out Std_logic; DOB11: out Std_logic; DOB12: out Std_logic; 
          DOB13: out Std_logic; DOB14: out Std_logic; DOB15: out Std_logic; 
          DOB16: out Std_logic; DOB17: out Std_logic);

    ATTRIBUTE Vital_Level0 OF DP16KC0004 : ENTITY IS TRUE;

  end DP16KC0004;

  architecture Structure of DP16KC0004 is
    component DP16KC
      generic (CSDECODE_A: String; CSDECODE_B: String; DATA_WIDTH_A: INTEGER; 
               DATA_WIDTH_B: INTEGER; GSR: String; INITVAL_00: String; 
               INITVAL_01: String; INITVAL_02: String; INITVAL_03: String; 
               INITVAL_04: String; INITVAL_05: String; INITVAL_06: String; 
               INITVAL_07: String; INITVAL_08: String; INITVAL_09: String; 
               INITVAL_0A: String; INITVAL_0B: String; INITVAL_0C: String; 
               INITVAL_0D: String; INITVAL_0E: String; INITVAL_0F: String; 
               INITVAL_10: String; INITVAL_11: String; INITVAL_12: String; 
               INITVAL_13: String; INITVAL_14: String; INITVAL_15: String; 
               INITVAL_16: String; INITVAL_17: String; INITVAL_18: String; 
               INITVAL_19: String; INITVAL_1A: String; INITVAL_1B: String; 
               INITVAL_1C: String; INITVAL_1D: String; INITVAL_1E: String; 
               INITVAL_1F: String; INITVAL_20: String; INITVAL_21: String; 
               INITVAL_22: String; INITVAL_23: String; INITVAL_24: String; 
               INITVAL_25: String; INITVAL_26: String; INITVAL_27: String; 
               INITVAL_28: String; INITVAL_29: String; INITVAL_2A: String; 
               INITVAL_2B: String; INITVAL_2C: String; INITVAL_2D: String; 
               INITVAL_2E: String; INITVAL_2F: String; INITVAL_30: String; 
               INITVAL_31: String; INITVAL_32: String; INITVAL_33: String; 
               INITVAL_34: String; INITVAL_35: String; INITVAL_36: String; 
               INITVAL_37: String; INITVAL_38: String; INITVAL_39: String; 
               INITVAL_3A: String; INITVAL_3B: String; INITVAL_3C: String; 
               INITVAL_3D: String; INITVAL_3E: String; INITVAL_3F: String; 
               REGMODE_A: String; REGMODE_B: String; WRITEMODE_A: String; 
               WRITEMODE_B: String);
      port (DIA0: in Std_logic; DIA1: in Std_logic; DIA2: in Std_logic; 
            DIA3: in Std_logic; DIA4: in Std_logic; DIA5: in Std_logic; 
            DIA6: in Std_logic; DIA7: in Std_logic; DIA8: in Std_logic; 
            DIA9: in Std_logic; DIA10: in Std_logic; DIA11: in Std_logic; 
            DIA12: in Std_logic; DIA13: in Std_logic; DIA14: in Std_logic; 
            DIA15: in Std_logic; DIA16: in Std_logic; DIA17: in Std_logic; 
            ADA0: in Std_logic; ADA1: in Std_logic; ADA2: in Std_logic; 
            ADA3: in Std_logic; ADA4: in Std_logic; ADA5: in Std_logic; 
            ADA6: in Std_logic; ADA7: in Std_logic; ADA8: in Std_logic; 
            ADA9: in Std_logic; ADA10: in Std_logic; ADA11: in Std_logic; 
            ADA12: in Std_logic; ADA13: in Std_logic; CEA: in Std_logic; 
            CLKA: in Std_logic; OCEA: in Std_logic; WEA: in Std_logic; 
            CSA0: in Std_logic; CSA1: in Std_logic; CSA2: in Std_logic; 
            RSTA: in Std_logic; DIB0: in Std_logic; DIB1: in Std_logic; 
            DIB2: in Std_logic; DIB3: in Std_logic; DIB4: in Std_logic; 
            DIB5: in Std_logic; DIB6: in Std_logic; DIB7: in Std_logic; 
            DIB8: in Std_logic; DIB9: in Std_logic; DIB10: in Std_logic; 
            DIB11: in Std_logic; DIB12: in Std_logic; DIB13: in Std_logic; 
            DIB14: in Std_logic; DIB15: in Std_logic; DIB16: in Std_logic; 
            DIB17: in Std_logic; ADB0: in Std_logic; ADB1: in Std_logic; 
            ADB2: in Std_logic; ADB3: in Std_logic; ADB4: in Std_logic; 
            ADB5: in Std_logic; ADB6: in Std_logic; ADB7: in Std_logic; 
            ADB8: in Std_logic; ADB9: in Std_logic; ADB10: in Std_logic; 
            ADB11: in Std_logic; ADB12: in Std_logic; ADB13: in Std_logic; 
            CEB: in Std_logic; CLKB: in Std_logic; OCEB: in Std_logic; 
            WEB: in Std_logic; CSB0: in Std_logic; CSB1: in Std_logic; 
            CSB2: in Std_logic; RSTB: in Std_logic; DOA0: out Std_logic; 
            DOA1: out Std_logic; DOA2: out Std_logic; DOA3: out Std_logic; 
            DOA4: out Std_logic; DOA5: out Std_logic; DOA6: out Std_logic; 
            DOA7: out Std_logic; DOA8: out Std_logic; DOA9: out Std_logic; 
            DOA10: out Std_logic; DOA11: out Std_logic; DOA12: out Std_logic; 
            DOA13: out Std_logic; DOA14: out Std_logic; DOA15: out Std_logic; 
            DOA16: out Std_logic; DOA17: out Std_logic; DOB0: out Std_logic; 
            DOB1: out Std_logic; DOB2: out Std_logic; DOB3: out Std_logic; 
            DOB4: out Std_logic; DOB5: out Std_logic; DOB6: out Std_logic; 
            DOB7: out Std_logic; DOB8: out Std_logic; DOB9: out Std_logic; 
            DOB10: out Std_logic; DOB11: out Std_logic; DOB12: out Std_logic; 
            DOB13: out Std_logic; DOB14: out Std_logic; DOB15: out Std_logic; 
            DOB16: out Std_logic; DOB17: out Std_logic);
    end component;
  begin
    INST10: DP16KC
      generic map (CSDECODE_A => "0b000", CSDECODE_B => "0b111", 
                   DATA_WIDTH_A => 4, DATA_WIDTH_B => 4, GSR => "DISABLED", 
                   INITVAL_00 => "0x0000000000000000000000000004000C0A0000000000000000000000000000000000000000000072"
                   , 
                   INITVAL_01 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_02 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_03 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_04 => "0x1F4FA1242E01CF5124BF1DCFE0281E1D0E3142EE03C170EE3E1D0E00981E1C0E30BEEE13C211C250"
                   , 
                   INITVAL_05 => "0x1A66E1D8AE1A69E0C2EE0DC161DA1C1CC1E1CCF40DCD2082E603C441A6EE05C3805C9415EE91F4FA"
                   , 
                   INITVAL_06 => "0x1DCF61DCC11D6E61DE5D1D4191D4381D2140CC660CC0E03A4403C8119A671DAE10E2780DCEE0B4ED"
                   , 
                   INITVAL_07 => "0x086EF1DA901FEA10BCEF1046E07C9E1EA8E188EA0BC5E0DCD209CA113CC306633006311DC1800EE3"
                   , 
                   INITVAL_08 => "0x07C1F1DCBE062EE164DB0A6E803CFD19CCC08EEB03C1A100E60BCEE0AAE50B0A41C64E00E731EEE5"
                   , 
                   INITVAL_09 => "0x0A45E1BC301247B1C077152E90BAE61D68E1BEEB1C26F1D0EB15CDF1D6E10F8E21FC2F1D4BB01C71"
                   , 
                   INITVAL_0A => "0x14AA112E550023B1C8CE09E5E066E10EA0E054E51BC161C83E090ED058E50EAE107C0D1E07409C0E"
                   , 
                   INITVAL_0B => "0x1C2E103C5E0B4321CAAF1CE570307919AEF1D21A0CAC415205144701DAEE0B4AE02E71152E101496"
                   , 
                   INITVAL_0C => "0x1FCDF014311CC6D15C251D21E0CAEE1CA4E1C80E06C2E12CEB1CE0A04ABE0C0E30AAE515C0E1ECE1"
                   , 
                   INITVAL_0D => "0x04E9E1DC1D1CEDC1CC4A0A8151CED409E291CE0E034441FC3F1CE0E034CE052E7114351D439022CD"
                   , 
                   INITVAL_0E => "0x05632156E30BCE115C1A02EE10FCEB03CB60B80B1C27B1BC9E002C11D0E603C001D2C01D6FB07CBC"
                   , 
                   INITVAL_0F => "0x01C5E1AA1E0147D1DAFE0AA611DAF50AADE022E1128471C21E032E100E0A1BEFE120E50AEE21E018"
                   , 
                   INITVAL_10 => "0x1C6EE0D0E601EE611CCE1A47E06CE50A2181F4891FEE11DED8180B116EF11C6EF0B0E9034BF1484E"
                   , 
                   INITVAL_11 => "0x04A221C03A100EB04AC1030560DC1A12E7F0DAFE020AE11CDE0AC5E13CF21E0E111C3D1C04E1C276"
                   , 
                   INITVAL_12 => "0x0741C120E30720103A1E02E0E1DC90018701D859048AF0046F1CEE013AEF0AAEA00E8A1846E1C2AE"
                   , 
                   INITVAL_13 => "0x0AE711D0E00FCE801CB51B27E0E2D1022E71FE5A03CF9122060A84401C4407C9E0A29E19C9C090E2"
                   , 
                   INITVAL_14 => "0x01C6512AD8102E80DEA80F48E18CE315C5614EE012C9E12E3101ECC0CCEE0E2DD1EAF21C6EE110EE"
                   , 
                   INITVAL_15 => "0x1DC8E0CAE0090EF03CA91C8ED14CE305CE9122D9162151C0481DC1E1CC8D04A811C0C701CE80AAE3"
                   , 
                   INITVAL_16 => "0x1DC1E1F85C1FCCD0CC0E0140E0563E1DA7F1D0101C6AE1FCEF15EE81D0ED17C6E1AA7E0BE1911C25"
                   , 
                   INITVAL_17 => "0x144DE022A51C0170F4EE0A8461C4E51C41E15C1E0BCDD1BADD0A46E17EEF1BC451CCE208A9E198DE"
                   , 
                   INITVAL_18 => "0x0AE8D03C8F0D47F1B65912E661D62A1B2710AE4F1AEEF1D4E2088EE086A210A2E006A109A5E05A34"
                   , 
                   INITVAL_19 => "0x1C090060D41DA1E15C1A1B0001141E148E81FCFE040ED006AB0D0AF000FF15A3E1BA3E1ACEE0C05E"
                   , 
                   INITVAL_1A => "0x1DA150BC801DA2D1D0E0112551D0E01125D1D0E0108461DA8E1C60E1BAE417C190BAE30003A1D40D"
                   , 
                   INITVAL_1B => "0x13C0912A4F1DC7E02AAE04CE71C2561C4CE0FC150FC260E26C0A0E21DC54142DE1C64E05E5619C80"
                   , 
                   INITVAL_1C => "0x11C800E85905C991C2CE046D10BC7913C2C1D08E0BC3405C8801CB40709E100E20B2801D0571D616"
                   , 
                   INITVAL_1D => "0x024A01C4611C42F1C4D11C26A1C67E026EF0BCE9048A10086E1842E184EE184BE030E109C3701C44"
                   , 
                   INITVAL_1E => "0x0F8E213C2E1C4C10BC54098BE070E30BC311C04E1C69E11C561C42E1E4DE1A0491D0351CA210221E"
                   , 
                   INITVAL_1F => "0x0D41E06E2E0640A1CAFE058E207CC60A0ED0B2EC1808E0A89311C2411C7E12E971D2740DC971ECE9"
                   , 
                   INITVAL_20 => "0x0880A04A2E124E3050D31D2651D21E06E8001C250DC9C00AE4096111C6791D40E13EA40BC461E8E4"
                   , 
                   INITVAL_21 => "0x0BCED1BEDE1847A040440BC2E00ADA042451C60E110E21FC25044B31CC210622F064940B424094EA"
                   , 
                   INITVAL_22 => "0x00000000000000000000000000000000000000000000000000000000000000000000000002210E4D"
                   , 
                   INITVAL_23 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_24 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_25 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_26 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_27 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_28 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_29 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_2A => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_2B => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_2C => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_2D => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_2E => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_2F => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_30 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_31 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_32 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_33 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_34 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_35 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_36 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_37 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_38 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_39 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_3A => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_3B => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_3C => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_3D => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_3E => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_3F => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , REGMODE_A => "NOREG", REGMODE_B => "NOREG", 
                   WRITEMODE_A => "NORMAL", WRITEMODE_B => "NORMAL")
      port map (DIA0=>DIA0, DIA1=>DIA1, DIA2=>DIA2, DIA3=>DIA3, DIA4=>DIA4, 
                DIA5=>DIA5, DIA6=>DIA6, DIA7=>DIA7, DIA8=>DIA8, DIA9=>DIA9, 
                DIA10=>DIA10, DIA11=>DIA11, DIA12=>DIA12, DIA13=>DIA13, 
                DIA14=>DIA14, DIA15=>DIA15, DIA16=>DIA16, DIA17=>DIA17, 
                ADA0=>ADA0, ADA1=>ADA1, ADA2=>ADA2, ADA3=>ADA3, ADA4=>ADA4, 
                ADA5=>ADA5, ADA6=>ADA6, ADA7=>ADA7, ADA8=>ADA8, ADA9=>ADA9, 
                ADA10=>ADA10, ADA11=>ADA11, ADA12=>ADA12, ADA13=>ADA13, 
                CEA=>CEA, CLKA=>CLKA, OCEA=>OCEA, WEA=>WEA, CSA0=>CSA0, 
                CSA1=>CSA1, CSA2=>CSA2, RSTA=>RSTA, DIB0=>DIB0, DIB1=>DIB1, 
                DIB2=>DIB2, DIB3=>DIB3, DIB4=>DIB4, DIB5=>DIB5, DIB6=>DIB6, 
                DIB7=>DIB7, DIB8=>DIB8, DIB9=>DIB9, DIB10=>DIB10, DIB11=>DIB11, 
                DIB12=>DIB12, DIB13=>DIB13, DIB14=>DIB14, DIB15=>DIB15, 
                DIB16=>DIB16, DIB17=>DIB17, ADB0=>ADB0, ADB1=>ADB1, ADB2=>ADB2, 
                ADB3=>ADB3, ADB4=>ADB4, ADB5=>ADB5, ADB6=>ADB6, ADB7=>ADB7, 
                ADB8=>ADB8, ADB9=>ADB9, ADB10=>ADB10, ADB11=>ADB11, 
                ADB12=>ADB12, ADB13=>ADB13, CEB=>CEB, CLKB=>CLKB, OCEB=>OCEB, 
                WEB=>WEB, CSB0=>CSB0, CSB1=>CSB1, CSB2=>CSB2, RSTB=>RSTB, 
                DOA0=>DOA0, DOA1=>DOA1, DOA2=>DOA2, DOA3=>DOA3, DOA4=>DOA4, 
                DOA5=>DOA5, DOA6=>DOA6, DOA7=>DOA7, DOA8=>DOA8, DOA9=>DOA9, 
                DOA10=>DOA10, DOA11=>DOA11, DOA12=>DOA12, DOA13=>DOA13, 
                DOA14=>DOA14, DOA15=>DOA15, DOA16=>DOA16, DOA17=>DOA17, 
                DOB0=>DOB0, DOB1=>DOB1, DOB2=>DOB2, DOB3=>DOB3, DOB4=>DOB4, 
                DOB5=>DOB5, DOB6=>DOB6, DOB7=>DOB7, DOB8=>DOB8, DOB9=>DOB9, 
                DOB10=>DOB10, DOB11=>DOB11, DOB12=>DOB12, DOB13=>DOB13, 
                DOB14=>DOB14, DOB15=>DOB15, DOB16=>DOB16, DOB17=>DOB17);
  end Structure;

-- entity uForth_uForthMem_pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_0_7
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity uForth_uForthMem_pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_0_7 is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;

        InstancePath  	: string := "uForth_uForthMem_pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_0_7"
        ;

      tipd_DIA3  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA2  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA1  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA0  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA13  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA12  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA11  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA10  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA9  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA8  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA7  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA6  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA5  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA4  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA3  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA2  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_WEA  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_CLKA  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_OCLKA  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_WEB  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIB0  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIB1  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIB2  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIB3  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLKA_DOA3	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLKA_DOA2	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLKA_DOA1	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLKA_DOA0	 : VitalDelayType01 := (0 ns, 0 ns);
      tperiod_CLKA 	: VitalDelayType := 0 ns;
      tpw_CLKA_posedge	: VitalDelayType := 0 ns;
      tpw_CLKA_negedge	: VitalDelayType := 0 ns;
      tperiod_OCLKA 	: VitalDelayType := 0 ns;
      tpw_OCLKA_posedge	: VitalDelayType := 0 ns;
      tpw_OCLKA_negedge	: VitalDelayType := 0 ns;
      ticd_CLKA	: VitalDelayType := 0 ns;
      tisd_DIA3_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA3_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_DIA3_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_DIA2_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA2_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_DIA2_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_DIA1_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA1_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_DIA1_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_DIA0_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA0_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_DIA0_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADA13_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA13_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADA13_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADA12_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA12_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADA12_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADA11_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA11_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADA11_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADA10_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA10_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADA10_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADA9_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA9_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADA9_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADA8_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA8_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADA8_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADA7_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA7_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADA7_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADA6_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA6_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADA6_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADA5_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA5_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADA5_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADA4_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA4_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADA4_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADA3_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA3_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADA3_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADA2_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA2_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADA2_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_WEA_CLKA	: VitalDelayType := 0 ns;
      tsetup_WEA_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_WEA_CLKA_noedge_negedge	: VitalDelayType := 0 ns);

    port (DIA3: in Std_logic; DIA2: in Std_logic; DIA1: in Std_logic; 
          DIA0: in Std_logic; ADA13: in Std_logic; ADA12: in Std_logic; 
          ADA11: in Std_logic; ADA10: in Std_logic; ADA9: in Std_logic; 
          ADA8: in Std_logic; ADA7: in Std_logic; ADA6: in Std_logic; 
          ADA5: in Std_logic; ADA4: in Std_logic; ADA3: in Std_logic; 
          ADA2: in Std_logic; DOA3: out Std_logic; DOA2: out Std_logic; 
          DOA1: out Std_logic; DOA0: out Std_logic; WEA: in Std_logic; 
          CLKA: in Std_logic; OCLKA: in Std_logic; WEB: in Std_logic; 
          DIB0: in Std_logic; DIB1: in Std_logic; DIB2: in Std_logic; 
          DIB3: in Std_logic);


          ATTRIBUTE Vital_Level0 OF uForth_uForthMem_pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_0_7 : ENTITY IS TRUE;

  end uForth_uForthMem_pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_0_7;


    architecture Structure of uForth_uForthMem_pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_0_7 is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal DIA3_ipd 	: std_logic := 'X';
    signal DIA3_dly 	: std_logic := 'X';
    signal DIA2_ipd 	: std_logic := 'X';
    signal DIA2_dly 	: std_logic := 'X';
    signal DIA1_ipd 	: std_logic := 'X';
    signal DIA1_dly 	: std_logic := 'X';
    signal DIA0_ipd 	: std_logic := 'X';
    signal DIA0_dly 	: std_logic := 'X';
    signal ADA13_ipd 	: std_logic := 'X';
    signal ADA13_dly 	: std_logic := 'X';
    signal ADA12_ipd 	: std_logic := 'X';
    signal ADA12_dly 	: std_logic := 'X';
    signal ADA11_ipd 	: std_logic := 'X';
    signal ADA11_dly 	: std_logic := 'X';
    signal ADA10_ipd 	: std_logic := 'X';
    signal ADA10_dly 	: std_logic := 'X';
    signal ADA9_ipd 	: std_logic := 'X';
    signal ADA9_dly 	: std_logic := 'X';
    signal ADA8_ipd 	: std_logic := 'X';
    signal ADA8_dly 	: std_logic := 'X';
    signal ADA7_ipd 	: std_logic := 'X';
    signal ADA7_dly 	: std_logic := 'X';
    signal ADA6_ipd 	: std_logic := 'X';
    signal ADA6_dly 	: std_logic := 'X';
    signal ADA5_ipd 	: std_logic := 'X';
    signal ADA5_dly 	: std_logic := 'X';
    signal ADA4_ipd 	: std_logic := 'X';
    signal ADA4_dly 	: std_logic := 'X';
    signal ADA3_ipd 	: std_logic := 'X';
    signal ADA3_dly 	: std_logic := 'X';
    signal ADA2_ipd 	: std_logic := 'X';
    signal ADA2_dly 	: std_logic := 'X';
    signal DOA3_out 	: std_logic := 'X';
    signal DOA2_out 	: std_logic := 'X';
    signal DOA1_out 	: std_logic := 'X';
    signal DOA0_out 	: std_logic := 'X';
    signal WEA_ipd 	: std_logic := 'X';
    signal WEA_dly 	: std_logic := 'X';
    signal CLKA_ipd 	: std_logic := 'X';
    signal CLKA_dly 	: std_logic := 'X';
    signal OCLKA_ipd 	: std_logic := 'X';
    signal WEB_ipd 	: std_logic := 'X';
    signal DIB0_ipd 	: std_logic := 'X';
    signal DIB1_ipd 	: std_logic := 'X';
    signal DIB2_ipd 	: std_logic := 'X';
    signal DIB3_ipd 	: std_logic := 'X';

    signal VCCI: Std_logic;
    signal OCLKA_NOTIN: Std_logic;
    signal GNDI: Std_logic;
    component inverter
      port (I: in Std_logic; Z: out Std_logic);
    end component;
    component gndB
      port (PWR0: out Std_logic);
    end component;
    component vcc
      port (PWR1: out Std_logic);
    end component;
    component DP16KC0004
      port (CEA: in Std_logic; OCEA: in Std_logic; CLKA: in Std_logic; 
            WEA: in Std_logic; CSA0: in Std_logic; CSA1: in Std_logic; 
            CSA2: in Std_logic; RSTA: in Std_logic; CEB: in Std_logic; 
            OCEB: in Std_logic; CLKB: in Std_logic; WEB: in Std_logic; 
            CSB0: in Std_logic; CSB1: in Std_logic; CSB2: in Std_logic; 
            RSTB: in Std_logic; DIA0: in Std_logic; DIA1: in Std_logic; 
            DIA2: in Std_logic; DIA3: in Std_logic; DIA4: in Std_logic; 
            DIA5: in Std_logic; DIA6: in Std_logic; DIA7: in Std_logic; 
            DIA8: in Std_logic; DIA9: in Std_logic; DIA10: in Std_logic; 
            DIA11: in Std_logic; DIA12: in Std_logic; DIA13: in Std_logic; 
            DIA14: in Std_logic; DIA15: in Std_logic; DIA16: in Std_logic; 
            DIA17: in Std_logic; ADA0: in Std_logic; ADA1: in Std_logic; 
            ADA2: in Std_logic; ADA3: in Std_logic; ADA4: in Std_logic; 
            ADA5: in Std_logic; ADA6: in Std_logic; ADA7: in Std_logic; 
            ADA8: in Std_logic; ADA9: in Std_logic; ADA10: in Std_logic; 
            ADA11: in Std_logic; ADA12: in Std_logic; ADA13: in Std_logic; 
            DIB0: in Std_logic; DIB1: in Std_logic; DIB2: in Std_logic; 
            DIB3: in Std_logic; DIB4: in Std_logic; DIB5: in Std_logic; 
            DIB6: in Std_logic; DIB7: in Std_logic; DIB8: in Std_logic; 
            DIB9: in Std_logic; DIB10: in Std_logic; DIB11: in Std_logic; 
            DIB12: in Std_logic; DIB13: in Std_logic; DIB14: in Std_logic; 
            DIB15: in Std_logic; DIB16: in Std_logic; DIB17: in Std_logic; 
            ADB0: in Std_logic; ADB1: in Std_logic; ADB2: in Std_logic; 
            ADB3: in Std_logic; ADB4: in Std_logic; ADB5: in Std_logic; 
            ADB6: in Std_logic; ADB7: in Std_logic; ADB8: in Std_logic; 
            ADB9: in Std_logic; ADB10: in Std_logic; ADB11: in Std_logic; 
            ADB12: in Std_logic; ADB13: in Std_logic; DOA0: out Std_logic; 
            DOA1: out Std_logic; DOA2: out Std_logic; DOA3: out Std_logic; 
            DOA4: out Std_logic; DOA5: out Std_logic; DOA6: out Std_logic; 
            DOA7: out Std_logic; DOA8: out Std_logic; DOA9: out Std_logic; 
            DOA10: out Std_logic; DOA11: out Std_logic; DOA12: out Std_logic; 
            DOA13: out Std_logic; DOA14: out Std_logic; DOA15: out Std_logic; 
            DOA16: out Std_logic; DOA17: out Std_logic; DOB0: out Std_logic; 
            DOB1: out Std_logic; DOB2: out Std_logic; DOB3: out Std_logic; 
            DOB4: out Std_logic; DOB5: out Std_logic; DOB6: out Std_logic; 
            DOB7: out Std_logic; DOB8: out Std_logic; DOB9: out Std_logic; 
            DOB10: out Std_logic; DOB11: out Std_logic; DOB12: out Std_logic; 
            DOB13: out Std_logic; DOB14: out Std_logic; DOB15: out Std_logic; 
            DOB16: out Std_logic; DOB17: out Std_logic);
    end component;
  begin

      uForth_uForthMem_pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_0_7_DP16KC: DP16KC0004
      port map (CEA=>VCCI, OCEA=>VCCI, CLKA=>OCLKA_NOTIN, WEA=>WEA_dly, 
                CSA0=>GNDI, CSA1=>GNDI, CSA2=>GNDI, RSTA=>GNDI, CEB=>VCCI, 
                OCEB=>VCCI, CLKB=>GNDI, WEB=>WEB_ipd, CSB0=>GNDI, CSB1=>GNDI, 
                CSB2=>GNDI, RSTB=>GNDI, DIA0=>DIA0_dly, DIA1=>DIA1_dly, 
                DIA2=>DIA2_dly, DIA3=>DIA3_dly, DIA4=>GNDI, DIA5=>GNDI, 
                DIA6=>GNDI, DIA7=>GNDI, DIA8=>GNDI, DIA9=>GNDI, DIA10=>GNDI, 
                DIA11=>GNDI, DIA12=>GNDI, DIA13=>GNDI, DIA14=>GNDI, 
                DIA15=>GNDI, DIA16=>GNDI, DIA17=>GNDI, ADA0=>GNDI, ADA1=>GNDI, 
                ADA2=>ADA2_dly, ADA3=>ADA3_dly, ADA4=>ADA4_dly, ADA5=>ADA5_dly, 
                ADA6=>ADA6_dly, ADA7=>ADA7_dly, ADA8=>ADA8_dly, ADA9=>ADA9_dly, 
                ADA10=>ADA10_dly, ADA11=>ADA11_dly, ADA12=>ADA12_dly, 
                ADA13=>ADA13_dly, DIB0=>DIB0_ipd, DIB1=>DIB1_ipd, 
                DIB2=>DIB2_ipd, DIB3=>DIB3_ipd, DIB4=>GNDI, DIB5=>GNDI, 
                DIB6=>GNDI, DIB7=>GNDI, DIB8=>GNDI, DIB9=>GNDI, DIB10=>GNDI, 
                DIB11=>GNDI, DIB12=>GNDI, DIB13=>GNDI, DIB14=>GNDI, 
                DIB15=>GNDI, DIB16=>GNDI, DIB17=>GNDI, ADB0=>GNDI, ADB1=>GNDI, 
                ADB2=>GNDI, ADB3=>GNDI, ADB4=>GNDI, ADB5=>GNDI, ADB6=>GNDI, 
                ADB7=>GNDI, ADB8=>GNDI, ADB9=>GNDI, ADB10=>GNDI, ADB11=>GNDI, 
                ADB12=>GNDI, ADB13=>GNDI, DOA0=>DOA0_out, DOA1=>DOA1_out, 
                DOA2=>DOA2_out, DOA3=>DOA3_out, DOA4=>open, DOA5=>open, 
                DOA6=>open, DOA7=>open, DOA8=>open, DOA9=>open, DOA10=>open, 
                DOA11=>open, DOA12=>open, DOA13=>open, DOA14=>open, 
                DOA15=>open, DOA16=>open, DOA17=>open, DOB0=>open, DOB1=>open, 
                DOB2=>open, DOB3=>open, DOB4=>open, DOB5=>open, DOB6=>open, 
                DOB7=>open, DOB8=>open, DOB9=>open, DOB10=>open, DOB11=>open, 
                DOB12=>open, DOB13=>open, DOB14=>open, DOB15=>open, 
                DOB16=>open, DOB17=>open);
    DRIVEVCC: vcc
      port map (PWR1=>VCCI);
    OCLKA_INVERTERIN: inverter
      port map (I=>CLKA_dly, Z=>OCLKA_NOTIN);
    DRIVEGND: gndB
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(DIA3_ipd, DIA3, tipd_DIA3);
      VitalWireDelay(DIA2_ipd, DIA2, tipd_DIA2);
      VitalWireDelay(DIA1_ipd, DIA1, tipd_DIA1);
      VitalWireDelay(DIA0_ipd, DIA0, tipd_DIA0);
      VitalWireDelay(ADA13_ipd, ADA13, tipd_ADA13);
      VitalWireDelay(ADA12_ipd, ADA12, tipd_ADA12);
      VitalWireDelay(ADA11_ipd, ADA11, tipd_ADA11);
      VitalWireDelay(ADA10_ipd, ADA10, tipd_ADA10);
      VitalWireDelay(ADA9_ipd, ADA9, tipd_ADA9);
      VitalWireDelay(ADA8_ipd, ADA8, tipd_ADA8);
      VitalWireDelay(ADA7_ipd, ADA7, tipd_ADA7);
      VitalWireDelay(ADA6_ipd, ADA6, tipd_ADA6);
      VitalWireDelay(ADA5_ipd, ADA5, tipd_ADA5);
      VitalWireDelay(ADA4_ipd, ADA4, tipd_ADA4);
      VitalWireDelay(ADA3_ipd, ADA3, tipd_ADA3);
      VitalWireDelay(ADA2_ipd, ADA2, tipd_ADA2);
      VitalWireDelay(WEA_ipd, WEA, tipd_WEA);
      VitalWireDelay(CLKA_ipd, CLKA, tipd_CLKA);
      VitalWireDelay(OCLKA_ipd, OCLKA, tipd_OCLKA);
      VitalWireDelay(WEB_ipd, WEB, tipd_WEB);
      VitalWireDelay(DIB0_ipd, DIB0, tipd_DIB0);
      VitalWireDelay(DIB1_ipd, DIB1, tipd_DIB1);
      VitalWireDelay(DIB2_ipd, DIB2, tipd_DIB2);
      VitalWireDelay(DIB3_ipd, DIB3, tipd_DIB3);
    END BLOCK;

    --  Setup and Hold DELAYs
    SignalDelay : BLOCK
    BEGIN
      VitalSignalDelay(DIA3_dly, DIA3_ipd, tisd_DIA3_CLKA);
      VitalSignalDelay(DIA2_dly, DIA2_ipd, tisd_DIA2_CLKA);
      VitalSignalDelay(DIA1_dly, DIA1_ipd, tisd_DIA1_CLKA);
      VitalSignalDelay(DIA0_dly, DIA0_ipd, tisd_DIA0_CLKA);
      VitalSignalDelay(ADA13_dly, ADA13_ipd, tisd_ADA13_CLKA);
      VitalSignalDelay(ADA12_dly, ADA12_ipd, tisd_ADA12_CLKA);
      VitalSignalDelay(ADA11_dly, ADA11_ipd, tisd_ADA11_CLKA);
      VitalSignalDelay(ADA10_dly, ADA10_ipd, tisd_ADA10_CLKA);
      VitalSignalDelay(ADA9_dly, ADA9_ipd, tisd_ADA9_CLKA);
      VitalSignalDelay(ADA8_dly, ADA8_ipd, tisd_ADA8_CLKA);
      VitalSignalDelay(ADA7_dly, ADA7_ipd, tisd_ADA7_CLKA);
      VitalSignalDelay(ADA6_dly, ADA6_ipd, tisd_ADA6_CLKA);
      VitalSignalDelay(ADA5_dly, ADA5_ipd, tisd_ADA5_CLKA);
      VitalSignalDelay(ADA4_dly, ADA4_ipd, tisd_ADA4_CLKA);
      VitalSignalDelay(ADA3_dly, ADA3_ipd, tisd_ADA3_CLKA);
      VitalSignalDelay(ADA2_dly, ADA2_ipd, tisd_ADA2_CLKA);
      VitalSignalDelay(WEA_dly, WEA_ipd, tisd_WEA_CLKA);
      VitalSignalDelay(CLKA_dly, CLKA_ipd, ticd_CLKA);
    END BLOCK;

    VitalBehavior : PROCESS (DIA3_dly, DIA2_dly, DIA1_dly, DIA0_dly, ADA13_dly, 
      ADA12_dly, ADA11_dly, ADA10_dly, ADA9_dly, ADA8_dly, ADA7_dly, ADA6_dly, 
      ADA5_dly, ADA4_dly, ADA3_dly, ADA2_dly, DOA3_out, DOA2_out, DOA1_out, 
      DOA0_out, WEA_dly, CLKA_dly, OCLKA_ipd, WEB_ipd, DIB0_ipd, DIB1_ipd, 
      DIB2_ipd, DIB3_ipd)
    VARIABLE DOA3_zd         	: std_logic := 'X';
    VARIABLE DOA3_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOA2_zd         	: std_logic := 'X';
    VARIABLE DOA2_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOA1_zd         	: std_logic := 'X';
    VARIABLE DOA1_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOA0_zd         	: std_logic := 'X';
    VARIABLE DOA0_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_DIA3_CLKA       	: x01 := '0';
    VARIABLE DIA3_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA2_CLKA       	: x01 := '0';
    VARIABLE DIA2_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA1_CLKA       	: x01 := '0';
    VARIABLE DIA1_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA0_CLKA       	: x01 := '0';
    VARIABLE DIA0_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA13_CLKA       	: x01 := '0';
    VARIABLE ADA13_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA12_CLKA       	: x01 := '0';
    VARIABLE ADA12_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA11_CLKA       	: x01 := '0';
    VARIABLE ADA11_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA10_CLKA       	: x01 := '0';
    VARIABLE ADA10_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA9_CLKA       	: x01 := '0';
    VARIABLE ADA9_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA8_CLKA       	: x01 := '0';
    VARIABLE ADA8_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA7_CLKA       	: x01 := '0';
    VARIABLE ADA7_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA6_CLKA       	: x01 := '0';
    VARIABLE ADA6_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA5_CLKA       	: x01 := '0';
    VARIABLE ADA5_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA4_CLKA       	: x01 := '0';
    VARIABLE ADA4_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA3_CLKA       	: x01 := '0';
    VARIABLE ADA3_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA2_CLKA       	: x01 := '0';
    VARIABLE ADA2_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_WEA_CLKA       	: x01 := '0';
    VARIABLE WEA_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_CLKA_CLKA          	: x01 := '0';
    VARIABLE periodcheckinfo_CLKA	: VitalPeriodDataType;
    VARIABLE tviol_OCLKA_OCLKA          	: x01 := '0';
    VARIABLE periodcheckinfo_OCLKA	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalSetupHoldCheck (
        TestSignal => DIA3_dly,
        TestSignalName => "DIA3",
        TestDelay => tisd_DIA3_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA3_CLKA_noedge_negedge,
        SetupLow => tsetup_DIA3_CLKA_noedge_negedge,
        HoldHigh => thold_DIA3_CLKA_noedge_negedge,
        HoldLow => thold_DIA3_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA3_CLKA_TimingDatash,
        Violation => tviol_DIA3_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA2_dly,
        TestSignalName => "DIA2",
        TestDelay => tisd_DIA2_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA2_CLKA_noedge_negedge,
        SetupLow => tsetup_DIA2_CLKA_noedge_negedge,
        HoldHigh => thold_DIA2_CLKA_noedge_negedge,
        HoldLow => thold_DIA2_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA2_CLKA_TimingDatash,
        Violation => tviol_DIA2_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA1_dly,
        TestSignalName => "DIA1",
        TestDelay => tisd_DIA1_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA1_CLKA_noedge_negedge,
        SetupLow => tsetup_DIA1_CLKA_noedge_negedge,
        HoldHigh => thold_DIA1_CLKA_noedge_negedge,
        HoldLow => thold_DIA1_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA1_CLKA_TimingDatash,
        Violation => tviol_DIA1_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA0_dly,
        TestSignalName => "DIA0",
        TestDelay => tisd_DIA0_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA0_CLKA_noedge_negedge,
        SetupLow => tsetup_DIA0_CLKA_noedge_negedge,
        HoldHigh => thold_DIA0_CLKA_noedge_negedge,
        HoldLow => thold_DIA0_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA0_CLKA_TimingDatash,
        Violation => tviol_DIA0_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA13_dly,
        TestSignalName => "ADA13",
        TestDelay => tisd_ADA13_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA13_CLKA_noedge_negedge,
        SetupLow => tsetup_ADA13_CLKA_noedge_negedge,
        HoldHigh => thold_ADA13_CLKA_noedge_negedge,
        HoldLow => thold_ADA13_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA13_CLKA_TimingDatash,
        Violation => tviol_ADA13_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA12_dly,
        TestSignalName => "ADA12",
        TestDelay => tisd_ADA12_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA12_CLKA_noedge_negedge,
        SetupLow => tsetup_ADA12_CLKA_noedge_negedge,
        HoldHigh => thold_ADA12_CLKA_noedge_negedge,
        HoldLow => thold_ADA12_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA12_CLKA_TimingDatash,
        Violation => tviol_ADA12_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA11_dly,
        TestSignalName => "ADA11",
        TestDelay => tisd_ADA11_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA11_CLKA_noedge_negedge,
        SetupLow => tsetup_ADA11_CLKA_noedge_negedge,
        HoldHigh => thold_ADA11_CLKA_noedge_negedge,
        HoldLow => thold_ADA11_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA11_CLKA_TimingDatash,
        Violation => tviol_ADA11_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA10_dly,
        TestSignalName => "ADA10",
        TestDelay => tisd_ADA10_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA10_CLKA_noedge_negedge,
        SetupLow => tsetup_ADA10_CLKA_noedge_negedge,
        HoldHigh => thold_ADA10_CLKA_noedge_negedge,
        HoldLow => thold_ADA10_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA10_CLKA_TimingDatash,
        Violation => tviol_ADA10_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA9_dly,
        TestSignalName => "ADA9",
        TestDelay => tisd_ADA9_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA9_CLKA_noedge_negedge,
        SetupLow => tsetup_ADA9_CLKA_noedge_negedge,
        HoldHigh => thold_ADA9_CLKA_noedge_negedge,
        HoldLow => thold_ADA9_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA9_CLKA_TimingDatash,
        Violation => tviol_ADA9_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA8_dly,
        TestSignalName => "ADA8",
        TestDelay => tisd_ADA8_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA8_CLKA_noedge_negedge,
        SetupLow => tsetup_ADA8_CLKA_noedge_negedge,
        HoldHigh => thold_ADA8_CLKA_noedge_negedge,
        HoldLow => thold_ADA8_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA8_CLKA_TimingDatash,
        Violation => tviol_ADA8_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA7_dly,
        TestSignalName => "ADA7",
        TestDelay => tisd_ADA7_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA7_CLKA_noedge_negedge,
        SetupLow => tsetup_ADA7_CLKA_noedge_negedge,
        HoldHigh => thold_ADA7_CLKA_noedge_negedge,
        HoldLow => thold_ADA7_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA7_CLKA_TimingDatash,
        Violation => tviol_ADA7_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA6_dly,
        TestSignalName => "ADA6",
        TestDelay => tisd_ADA6_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA6_CLKA_noedge_negedge,
        SetupLow => tsetup_ADA6_CLKA_noedge_negedge,
        HoldHigh => thold_ADA6_CLKA_noedge_negedge,
        HoldLow => thold_ADA6_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA6_CLKA_TimingDatash,
        Violation => tviol_ADA6_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA5_dly,
        TestSignalName => "ADA5",
        TestDelay => tisd_ADA5_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA5_CLKA_noedge_negedge,
        SetupLow => tsetup_ADA5_CLKA_noedge_negedge,
        HoldHigh => thold_ADA5_CLKA_noedge_negedge,
        HoldLow => thold_ADA5_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA5_CLKA_TimingDatash,
        Violation => tviol_ADA5_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA4_dly,
        TestSignalName => "ADA4",
        TestDelay => tisd_ADA4_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA4_CLKA_noedge_negedge,
        SetupLow => tsetup_ADA4_CLKA_noedge_negedge,
        HoldHigh => thold_ADA4_CLKA_noedge_negedge,
        HoldLow => thold_ADA4_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA4_CLKA_TimingDatash,
        Violation => tviol_ADA4_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA3_dly,
        TestSignalName => "ADA3",
        TestDelay => tisd_ADA3_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA3_CLKA_noedge_negedge,
        SetupLow => tsetup_ADA3_CLKA_noedge_negedge,
        HoldHigh => thold_ADA3_CLKA_noedge_negedge,
        HoldLow => thold_ADA3_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA3_CLKA_TimingDatash,
        Violation => tviol_ADA3_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA2_dly,
        TestSignalName => "ADA2",
        TestDelay => tisd_ADA2_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA2_CLKA_noedge_negedge,
        SetupLow => tsetup_ADA2_CLKA_noedge_negedge,
        HoldHigh => thold_ADA2_CLKA_noedge_negedge,
        HoldLow => thold_ADA2_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA2_CLKA_TimingDatash,
        Violation => tviol_ADA2_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => WEA_dly,
        TestSignalName => "WEA",
        TestDelay => tisd_WEA_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_WEA_CLKA_noedge_negedge,
        SetupLow => tsetup_WEA_CLKA_noedge_negedge,
        HoldHigh => thold_WEA_CLKA_noedge_negedge,
        HoldLow => thold_WEA_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => WEA_CLKA_TimingDatash,
        Violation => tviol_WEA_CLKA,
        MsgSeverity => warning);
      VitalPeriodPulseCheck (
        TestSignal => CLKA_ipd,
        TestSignalName => "CLKA",
        Period => tperiod_CLKA,
        PulseWidthHigh => tpw_CLKA_posedge,
        PulseWidthLow => tpw_CLKA_negedge,
        PeriodData => periodcheckinfo_CLKA,
        Violation => tviol_CLKA_CLKA,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);
      VitalPeriodPulseCheck (
        TestSignal => OCLKA_ipd,
        TestSignalName => "OCLKA",
        Period => tperiod_OCLKA,
        PulseWidthHigh => tpw_OCLKA_posedge,
        PulseWidthLow => tpw_OCLKA_negedge,
        PeriodData => periodcheckinfo_OCLKA,
        Violation => tviol_OCLKA_OCLKA,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    DOA3_zd 	:= DOA3_out;
    DOA2_zd 	:= DOA2_out;
    DOA1_zd 	:= DOA1_out;
    DOA0_zd 	:= DOA0_out;

    VitalPathDelay01 (
      OutSignal => DOA3, OutSignalName => "DOA3", OutTemp => DOA3_zd,
      Paths      => (0 => (InputChangeTime => CLKA_dly'last_event,
                           PathDelay => tpd_CLKA_DOA3,
                           PathCondition => TRUE)),
      GlitchData => DOA3_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOA2, OutSignalName => "DOA2", OutTemp => DOA2_zd,
      Paths      => (0 => (InputChangeTime => CLKA_dly'last_event,
                           PathDelay => tpd_CLKA_DOA2,
                           PathCondition => TRUE)),
      GlitchData => DOA2_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOA1, OutSignalName => "DOA1", OutTemp => DOA1_zd,
      Paths      => (0 => (InputChangeTime => CLKA_dly'last_event,
                           PathDelay => tpd_CLKA_DOA1,
                           PathCondition => TRUE)),
      GlitchData => DOA1_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOA0, OutSignalName => "DOA0", OutTemp => DOA0_zd,
      Paths      => (0 => (InputChangeTime => CLKA_dly'last_event,
                           PathDelay => tpd_CLKA_DOA0,
                           PathCondition => TRUE)),
      GlitchData => DOA0_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity DP16KC0005
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity DP16KC0005 is
    port (CEA: in Std_logic; OCEA: in Std_logic; CLKA: in Std_logic; 
          WEA: in Std_logic; CSA0: in Std_logic; CSA1: in Std_logic; 
          CSA2: in Std_logic; RSTA: in Std_logic; CEB: in Std_logic; 
          OCEB: in Std_logic; CLKB: in Std_logic; WEB: in Std_logic; 
          CSB0: in Std_logic; CSB1: in Std_logic; CSB2: in Std_logic; 
          RSTB: in Std_logic; DIA0: in Std_logic; DIA1: in Std_logic; 
          DIA2: in Std_logic; DIA3: in Std_logic; DIA4: in Std_logic; 
          DIA5: in Std_logic; DIA6: in Std_logic; DIA7: in Std_logic; 
          DIA8: in Std_logic; DIA9: in Std_logic; DIA10: in Std_logic; 
          DIA11: in Std_logic; DIA12: in Std_logic; DIA13: in Std_logic; 
          DIA14: in Std_logic; DIA15: in Std_logic; DIA16: in Std_logic; 
          DIA17: in Std_logic; ADA0: in Std_logic; ADA1: in Std_logic; 
          ADA2: in Std_logic; ADA3: in Std_logic; ADA4: in Std_logic; 
          ADA5: in Std_logic; ADA6: in Std_logic; ADA7: in Std_logic; 
          ADA8: in Std_logic; ADA9: in Std_logic; ADA10: in Std_logic; 
          ADA11: in Std_logic; ADA12: in Std_logic; ADA13: in Std_logic; 
          DIB0: in Std_logic; DIB1: in Std_logic; DIB2: in Std_logic; 
          DIB3: in Std_logic; DIB4: in Std_logic; DIB5: in Std_logic; 
          DIB6: in Std_logic; DIB7: in Std_logic; DIB8: in Std_logic; 
          DIB9: in Std_logic; DIB10: in Std_logic; DIB11: in Std_logic; 
          DIB12: in Std_logic; DIB13: in Std_logic; DIB14: in Std_logic; 
          DIB15: in Std_logic; DIB16: in Std_logic; DIB17: in Std_logic; 
          ADB0: in Std_logic; ADB1: in Std_logic; ADB2: in Std_logic; 
          ADB3: in Std_logic; ADB4: in Std_logic; ADB5: in Std_logic; 
          ADB6: in Std_logic; ADB7: in Std_logic; ADB8: in Std_logic; 
          ADB9: in Std_logic; ADB10: in Std_logic; ADB11: in Std_logic; 
          ADB12: in Std_logic; ADB13: in Std_logic; DOA0: out Std_logic; 
          DOA1: out Std_logic; DOA2: out Std_logic; DOA3: out Std_logic; 
          DOA4: out Std_logic; DOA5: out Std_logic; DOA6: out Std_logic; 
          DOA7: out Std_logic; DOA8: out Std_logic; DOA9: out Std_logic; 
          DOA10: out Std_logic; DOA11: out Std_logic; DOA12: out Std_logic; 
          DOA13: out Std_logic; DOA14: out Std_logic; DOA15: out Std_logic; 
          DOA16: out Std_logic; DOA17: out Std_logic; DOB0: out Std_logic; 
          DOB1: out Std_logic; DOB2: out Std_logic; DOB3: out Std_logic; 
          DOB4: out Std_logic; DOB5: out Std_logic; DOB6: out Std_logic; 
          DOB7: out Std_logic; DOB8: out Std_logic; DOB9: out Std_logic; 
          DOB10: out Std_logic; DOB11: out Std_logic; DOB12: out Std_logic; 
          DOB13: out Std_logic; DOB14: out Std_logic; DOB15: out Std_logic; 
          DOB16: out Std_logic; DOB17: out Std_logic);

    ATTRIBUTE Vital_Level0 OF DP16KC0005 : ENTITY IS TRUE;

  end DP16KC0005;

  architecture Structure of DP16KC0005 is
    component DP16KC
      generic (CSDECODE_A: String; CSDECODE_B: String; DATA_WIDTH_A: INTEGER; 
               DATA_WIDTH_B: INTEGER; GSR: String; INITVAL_00: String; 
               INITVAL_01: String; INITVAL_02: String; INITVAL_03: String; 
               INITVAL_04: String; INITVAL_05: String; INITVAL_06: String; 
               INITVAL_07: String; INITVAL_08: String; INITVAL_09: String; 
               INITVAL_0A: String; INITVAL_0B: String; INITVAL_0C: String; 
               INITVAL_0D: String; INITVAL_0E: String; INITVAL_0F: String; 
               INITVAL_10: String; INITVAL_11: String; INITVAL_12: String; 
               INITVAL_13: String; INITVAL_14: String; INITVAL_15: String; 
               INITVAL_16: String; INITVAL_17: String; INITVAL_18: String; 
               INITVAL_19: String; INITVAL_1A: String; INITVAL_1B: String; 
               INITVAL_1C: String; INITVAL_1D: String; INITVAL_1E: String; 
               INITVAL_1F: String; INITVAL_20: String; INITVAL_21: String; 
               INITVAL_22: String; INITVAL_23: String; INITVAL_24: String; 
               INITVAL_25: String; INITVAL_26: String; INITVAL_27: String; 
               INITVAL_28: String; INITVAL_29: String; INITVAL_2A: String; 
               INITVAL_2B: String; INITVAL_2C: String; INITVAL_2D: String; 
               INITVAL_2E: String; INITVAL_2F: String; INITVAL_30: String; 
               INITVAL_31: String; INITVAL_32: String; INITVAL_33: String; 
               INITVAL_34: String; INITVAL_35: String; INITVAL_36: String; 
               INITVAL_37: String; INITVAL_38: String; INITVAL_39: String; 
               INITVAL_3A: String; INITVAL_3B: String; INITVAL_3C: String; 
               INITVAL_3D: String; INITVAL_3E: String; INITVAL_3F: String; 
               REGMODE_A: String; REGMODE_B: String; WRITEMODE_A: String; 
               WRITEMODE_B: String);
      port (DIA0: in Std_logic; DIA1: in Std_logic; DIA2: in Std_logic; 
            DIA3: in Std_logic; DIA4: in Std_logic; DIA5: in Std_logic; 
            DIA6: in Std_logic; DIA7: in Std_logic; DIA8: in Std_logic; 
            DIA9: in Std_logic; DIA10: in Std_logic; DIA11: in Std_logic; 
            DIA12: in Std_logic; DIA13: in Std_logic; DIA14: in Std_logic; 
            DIA15: in Std_logic; DIA16: in Std_logic; DIA17: in Std_logic; 
            ADA0: in Std_logic; ADA1: in Std_logic; ADA2: in Std_logic; 
            ADA3: in Std_logic; ADA4: in Std_logic; ADA5: in Std_logic; 
            ADA6: in Std_logic; ADA7: in Std_logic; ADA8: in Std_logic; 
            ADA9: in Std_logic; ADA10: in Std_logic; ADA11: in Std_logic; 
            ADA12: in Std_logic; ADA13: in Std_logic; CEA: in Std_logic; 
            CLKA: in Std_logic; OCEA: in Std_logic; WEA: in Std_logic; 
            CSA0: in Std_logic; CSA1: in Std_logic; CSA2: in Std_logic; 
            RSTA: in Std_logic; DIB0: in Std_logic; DIB1: in Std_logic; 
            DIB2: in Std_logic; DIB3: in Std_logic; DIB4: in Std_logic; 
            DIB5: in Std_logic; DIB6: in Std_logic; DIB7: in Std_logic; 
            DIB8: in Std_logic; DIB9: in Std_logic; DIB10: in Std_logic; 
            DIB11: in Std_logic; DIB12: in Std_logic; DIB13: in Std_logic; 
            DIB14: in Std_logic; DIB15: in Std_logic; DIB16: in Std_logic; 
            DIB17: in Std_logic; ADB0: in Std_logic; ADB1: in Std_logic; 
            ADB2: in Std_logic; ADB3: in Std_logic; ADB4: in Std_logic; 
            ADB5: in Std_logic; ADB6: in Std_logic; ADB7: in Std_logic; 
            ADB8: in Std_logic; ADB9: in Std_logic; ADB10: in Std_logic; 
            ADB11: in Std_logic; ADB12: in Std_logic; ADB13: in Std_logic; 
            CEB: in Std_logic; CLKB: in Std_logic; OCEB: in Std_logic; 
            WEB: in Std_logic; CSB0: in Std_logic; CSB1: in Std_logic; 
            CSB2: in Std_logic; RSTB: in Std_logic; DOA0: out Std_logic; 
            DOA1: out Std_logic; DOA2: out Std_logic; DOA3: out Std_logic; 
            DOA4: out Std_logic; DOA5: out Std_logic; DOA6: out Std_logic; 
            DOA7: out Std_logic; DOA8: out Std_logic; DOA9: out Std_logic; 
            DOA10: out Std_logic; DOA11: out Std_logic; DOA12: out Std_logic; 
            DOA13: out Std_logic; DOA14: out Std_logic; DOA15: out Std_logic; 
            DOA16: out Std_logic; DOA17: out Std_logic; DOB0: out Std_logic; 
            DOB1: out Std_logic; DOB2: out Std_logic; DOB3: out Std_logic; 
            DOB4: out Std_logic; DOB5: out Std_logic; DOB6: out Std_logic; 
            DOB7: out Std_logic; DOB8: out Std_logic; DOB9: out Std_logic; 
            DOB10: out Std_logic; DOB11: out Std_logic; DOB12: out Std_logic; 
            DOB13: out Std_logic; DOB14: out Std_logic; DOB15: out Std_logic; 
            DOB16: out Std_logic; DOB17: out Std_logic);
    end component;
  begin
    INST10: DP16KC
      generic map (CSDECODE_A => "0b000", CSDECODE_B => "0b111", 
                   DATA_WIDTH_A => 4, DATA_WIDTH_B => 4, GSR => "DISABLED", 
                   INITVAL_00 => "0x000000000000000000000007001AA710E08000000000000000000000000000000000000000000067"
                   , 
                   INITVAL_01 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_02 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_03 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_04 => "0x1F0F802039000F90202F12A29004051249002059052090801912295000090A29001E950120012800"
                   , 
                   INITVAL_05 => "0x120790AE6912069000D901270032051200D12056002900A05501250080540120400A5007E511F0F8"
                   , 
                   INITVAL_06 => "0x13AB013210036901280A0B20A1320912209132991320900240132100A80812A901209400E9510C91"
                   , 
                   INITVAL_07 => "0x01E9513E820EE8401C951C0E9172D9080D903C9C04A29002901B2C018ADD1BADD01A0B132050B899"
                   , 
                   INITVAL_08 => "0x01A4F1A6290681004094004920124904A540029101A0C1A4950009902294080020A0090A4901E454"
                   , 
                   INITVAL_09 => "0x000790CA9002A06126090C09400A561266909E93128040AA930B241126940089004A4F1A82400830"
                   , 
                   INITVAL_0A => "0x1640C080B20380A1349912E29014901202D01298052A00809913298010980E4901122D1E49400E25"
                   , 
                   INITVAL_0B => "0x1201F01AD90480C124CF1201100A110449F1220417C22182020080C12A9902C090009D0C09007840"
                   , 
                   INITVAL_0C => "0x1F2150600312A5001202124090BE9212801122290801902A9112E040A0090A49401A92012091A050"
                   , 
                   INITVAL_0D => "0x0E0790D2061240A12C70052061240A12E0512429018A90F20412429018A9008920A6041260300014"
                   , 
                   INITVAL_0E => "0x048221809500E901920C0129013499012A014422120921B21901080132900122D13222124F41722D"
                   , 
                   INITVAL_0F => "0x012F91E2091A21F12819080E00A819080D9060901680C12609002500723812E1916494016921900D"
                   , 
                   INITVAL_10 => "0x120290A09505E950123102029004940004E1FA501FED213E1503E20082F01221312291000240AC0E"
                   , 
                   INITVAL_11 => "0x0A0720A02C0AA900A06218A400B20C0A8630CA59004C40C2990C04903225064950125012A0312095"
                   , 
                   INITVAL_12 => "0x008C2054D0164AC1129917A39132720E0840B4120AA08106531249302094010931045310E0712229"
                   , 
                   INITVAL_13 => "0x090F00BCD501C9E012D4090E50409001C921880D132D2180DD18EB211A50192B918229192C401693"
                   , 
                   INITVAL_14 => "0x10A41048400525505EC2050E9026900326008493024290801001E1400099040941F2D2120F91DC99"
                   , 
                   INITVAL_15 => "0x134091641500C960125012E900A0900D252180520780512ABE13284124290A0391204D0729E02894"
                   , 
                   INITVAL_16 => "0x09409136181F2B00D6090102907A091202112A53120890B09513E9913C9913229080790488601238"
                   , 
                   INITVAL_17 => "0x000E9040C013E091E2940080D1269013C090F22900A4408844000C919E99012D112493080A914409"
                   , 
                   INITVAL_18 => "0x08802132240502F12612188011223200400124A11009712493080F9044021B829004C20520905222"
                   , 
                   INITVAL_19 => "0x1264300A471200901264082440D8290CE961F2390C0900E0450008403E640004900009000F900069"
                   , 
                   INITVAL_1A => "0x13048172E01308A13C900288A13C900288913C9002A89130E9130950B04811204106990004809806"
                   , 
                   INITVAL_1B => "0x1F2521880E132090024911C9012014130D901201112581A8B411A990B6481888B130C913448172E0"
                   , 
                   INITVAL_1C => "0x072281AA40072B213029044980522B0528113C2903250032EE012F50A0091C0900880013C1F13E40"
                   , 
                   INITVAL_1D => "0x18072120701207F120600A8061206900C9400A910A0540A0590A059120490A049008900924009250"
                   , 
                   INITVAL_1E => "0x016901720A13620012670E0A9014901520A12A09120990A8090A0990008512A08122081220801807"
                   , 
                   INITVAL_1F => "0x01E150A0F90220C0C0E901C901D2DD1AA9401A9D040090CE0D00A75018250C0C20AC0C04A6016456"
                   , 
                   INITVAL_20 => "0x0660C06039026960A0230A802122390CA0206A3003212006940E0120A80012E290CC0004A501E455"
                   , 
                   INITVAL_21 => "0x1049810EC916604068400D2360EC04066051220904092172B40EE04136360EC660CE470483600697"
                   , 
                   INITVAL_22 => "0x0000000000000000000000000000000000000000000000000000000000000000000000000D30A4A8"
                   , 
                   INITVAL_23 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_24 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_25 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_26 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_27 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_28 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_29 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_2A => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_2B => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_2C => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_2D => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_2E => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_2F => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_30 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_31 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_32 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_33 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_34 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_35 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_36 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_37 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_38 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_39 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_3A => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_3B => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_3C => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_3D => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_3E => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_3F => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , REGMODE_A => "NOREG", REGMODE_B => "NOREG", 
                   WRITEMODE_A => "NORMAL", WRITEMODE_B => "NORMAL")
      port map (DIA0=>DIA0, DIA1=>DIA1, DIA2=>DIA2, DIA3=>DIA3, DIA4=>DIA4, 
                DIA5=>DIA5, DIA6=>DIA6, DIA7=>DIA7, DIA8=>DIA8, DIA9=>DIA9, 
                DIA10=>DIA10, DIA11=>DIA11, DIA12=>DIA12, DIA13=>DIA13, 
                DIA14=>DIA14, DIA15=>DIA15, DIA16=>DIA16, DIA17=>DIA17, 
                ADA0=>ADA0, ADA1=>ADA1, ADA2=>ADA2, ADA3=>ADA3, ADA4=>ADA4, 
                ADA5=>ADA5, ADA6=>ADA6, ADA7=>ADA7, ADA8=>ADA8, ADA9=>ADA9, 
                ADA10=>ADA10, ADA11=>ADA11, ADA12=>ADA12, ADA13=>ADA13, 
                CEA=>CEA, CLKA=>CLKA, OCEA=>OCEA, WEA=>WEA, CSA0=>CSA0, 
                CSA1=>CSA1, CSA2=>CSA2, RSTA=>RSTA, DIB0=>DIB0, DIB1=>DIB1, 
                DIB2=>DIB2, DIB3=>DIB3, DIB4=>DIB4, DIB5=>DIB5, DIB6=>DIB6, 
                DIB7=>DIB7, DIB8=>DIB8, DIB9=>DIB9, DIB10=>DIB10, DIB11=>DIB11, 
                DIB12=>DIB12, DIB13=>DIB13, DIB14=>DIB14, DIB15=>DIB15, 
                DIB16=>DIB16, DIB17=>DIB17, ADB0=>ADB0, ADB1=>ADB1, ADB2=>ADB2, 
                ADB3=>ADB3, ADB4=>ADB4, ADB5=>ADB5, ADB6=>ADB6, ADB7=>ADB7, 
                ADB8=>ADB8, ADB9=>ADB9, ADB10=>ADB10, ADB11=>ADB11, 
                ADB12=>ADB12, ADB13=>ADB13, CEB=>CEB, CLKB=>CLKB, OCEB=>OCEB, 
                WEB=>WEB, CSB0=>CSB0, CSB1=>CSB1, CSB2=>CSB2, RSTB=>RSTB, 
                DOA0=>DOA0, DOA1=>DOA1, DOA2=>DOA2, DOA3=>DOA3, DOA4=>DOA4, 
                DOA5=>DOA5, DOA6=>DOA6, DOA7=>DOA7, DOA8=>DOA8, DOA9=>DOA9, 
                DOA10=>DOA10, DOA11=>DOA11, DOA12=>DOA12, DOA13=>DOA13, 
                DOA14=>DOA14, DOA15=>DOA15, DOA16=>DOA16, DOA17=>DOA17, 
                DOB0=>DOB0, DOB1=>DOB1, DOB2=>DOB2, DOB3=>DOB3, DOB4=>DOB4, 
                DOB5=>DOB5, DOB6=>DOB6, DOB7=>DOB7, DOB8=>DOB8, DOB9=>DOB9, 
                DOB10=>DOB10, DOB11=>DOB11, DOB12=>DOB12, DOB13=>DOB13, 
                DOB14=>DOB14, DOB15=>DOB15, DOB16=>DOB16, DOB17=>DOB17);
  end Structure;

-- entity uForth_uForthMem_pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_1_6
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity uForth_uForthMem_pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_1_6 is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;

        InstancePath  	: string := "uForth_uForthMem_pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_1_6"
        ;

      tipd_DIA3  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA2  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA1  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA0  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA13  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA12  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA11  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA10  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA9  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA8  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA7  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA6  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA5  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA4  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA3  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA2  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_WEA  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_CLKA  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_OCLKA  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_WEB  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIB0  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIB1  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIB2  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIB3  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLKA_DOA3	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLKA_DOA2	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLKA_DOA1	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLKA_DOA0	 : VitalDelayType01 := (0 ns, 0 ns);
      tperiod_CLKA 	: VitalDelayType := 0 ns;
      tpw_CLKA_posedge	: VitalDelayType := 0 ns;
      tpw_CLKA_negedge	: VitalDelayType := 0 ns;
      tperiod_OCLKA 	: VitalDelayType := 0 ns;
      tpw_OCLKA_posedge	: VitalDelayType := 0 ns;
      tpw_OCLKA_negedge	: VitalDelayType := 0 ns;
      ticd_CLKA	: VitalDelayType := 0 ns;
      tisd_DIA3_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA3_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_DIA3_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_DIA2_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA2_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_DIA2_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_DIA1_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA1_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_DIA1_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_DIA0_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA0_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_DIA0_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADA13_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA13_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADA13_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADA12_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA12_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADA12_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADA11_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA11_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADA11_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADA10_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA10_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADA10_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADA9_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA9_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADA9_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADA8_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA8_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADA8_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADA7_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA7_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADA7_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADA6_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA6_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADA6_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADA5_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA5_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADA5_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADA4_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA4_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADA4_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADA3_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA3_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADA3_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADA2_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA2_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADA2_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_WEA_CLKA	: VitalDelayType := 0 ns;
      tsetup_WEA_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_WEA_CLKA_noedge_negedge	: VitalDelayType := 0 ns);

    port (DIA3: in Std_logic; DIA2: in Std_logic; DIA1: in Std_logic; 
          DIA0: in Std_logic; ADA13: in Std_logic; ADA12: in Std_logic; 
          ADA11: in Std_logic; ADA10: in Std_logic; ADA9: in Std_logic; 
          ADA8: in Std_logic; ADA7: in Std_logic; ADA6: in Std_logic; 
          ADA5: in Std_logic; ADA4: in Std_logic; ADA3: in Std_logic; 
          ADA2: in Std_logic; DOA3: out Std_logic; DOA2: out Std_logic; 
          DOA1: out Std_logic; DOA0: out Std_logic; WEA: in Std_logic; 
          CLKA: in Std_logic; OCLKA: in Std_logic; WEB: in Std_logic; 
          DIB0: in Std_logic; DIB1: in Std_logic; DIB2: in Std_logic; 
          DIB3: in Std_logic);


          ATTRIBUTE Vital_Level0 OF uForth_uForthMem_pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_1_6 : ENTITY IS TRUE;

  end uForth_uForthMem_pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_1_6;


    architecture Structure of uForth_uForthMem_pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_1_6 is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal DIA3_ipd 	: std_logic := 'X';
    signal DIA3_dly 	: std_logic := 'X';
    signal DIA2_ipd 	: std_logic := 'X';
    signal DIA2_dly 	: std_logic := 'X';
    signal DIA1_ipd 	: std_logic := 'X';
    signal DIA1_dly 	: std_logic := 'X';
    signal DIA0_ipd 	: std_logic := 'X';
    signal DIA0_dly 	: std_logic := 'X';
    signal ADA13_ipd 	: std_logic := 'X';
    signal ADA13_dly 	: std_logic := 'X';
    signal ADA12_ipd 	: std_logic := 'X';
    signal ADA12_dly 	: std_logic := 'X';
    signal ADA11_ipd 	: std_logic := 'X';
    signal ADA11_dly 	: std_logic := 'X';
    signal ADA10_ipd 	: std_logic := 'X';
    signal ADA10_dly 	: std_logic := 'X';
    signal ADA9_ipd 	: std_logic := 'X';
    signal ADA9_dly 	: std_logic := 'X';
    signal ADA8_ipd 	: std_logic := 'X';
    signal ADA8_dly 	: std_logic := 'X';
    signal ADA7_ipd 	: std_logic := 'X';
    signal ADA7_dly 	: std_logic := 'X';
    signal ADA6_ipd 	: std_logic := 'X';
    signal ADA6_dly 	: std_logic := 'X';
    signal ADA5_ipd 	: std_logic := 'X';
    signal ADA5_dly 	: std_logic := 'X';
    signal ADA4_ipd 	: std_logic := 'X';
    signal ADA4_dly 	: std_logic := 'X';
    signal ADA3_ipd 	: std_logic := 'X';
    signal ADA3_dly 	: std_logic := 'X';
    signal ADA2_ipd 	: std_logic := 'X';
    signal ADA2_dly 	: std_logic := 'X';
    signal DOA3_out 	: std_logic := 'X';
    signal DOA2_out 	: std_logic := 'X';
    signal DOA1_out 	: std_logic := 'X';
    signal DOA0_out 	: std_logic := 'X';
    signal WEA_ipd 	: std_logic := 'X';
    signal WEA_dly 	: std_logic := 'X';
    signal CLKA_ipd 	: std_logic := 'X';
    signal CLKA_dly 	: std_logic := 'X';
    signal OCLKA_ipd 	: std_logic := 'X';
    signal WEB_ipd 	: std_logic := 'X';
    signal DIB0_ipd 	: std_logic := 'X';
    signal DIB1_ipd 	: std_logic := 'X';
    signal DIB2_ipd 	: std_logic := 'X';
    signal DIB3_ipd 	: std_logic := 'X';

    signal VCCI: Std_logic;
    signal OCLKA_NOTIN: Std_logic;
    signal GNDI: Std_logic;
    component inverter
      port (I: in Std_logic; Z: out Std_logic);
    end component;
    component gndB
      port (PWR0: out Std_logic);
    end component;
    component vcc
      port (PWR1: out Std_logic);
    end component;
    component DP16KC0005
      port (CEA: in Std_logic; OCEA: in Std_logic; CLKA: in Std_logic; 
            WEA: in Std_logic; CSA0: in Std_logic; CSA1: in Std_logic; 
            CSA2: in Std_logic; RSTA: in Std_logic; CEB: in Std_logic; 
            OCEB: in Std_logic; CLKB: in Std_logic; WEB: in Std_logic; 
            CSB0: in Std_logic; CSB1: in Std_logic; CSB2: in Std_logic; 
            RSTB: in Std_logic; DIA0: in Std_logic; DIA1: in Std_logic; 
            DIA2: in Std_logic; DIA3: in Std_logic; DIA4: in Std_logic; 
            DIA5: in Std_logic; DIA6: in Std_logic; DIA7: in Std_logic; 
            DIA8: in Std_logic; DIA9: in Std_logic; DIA10: in Std_logic; 
            DIA11: in Std_logic; DIA12: in Std_logic; DIA13: in Std_logic; 
            DIA14: in Std_logic; DIA15: in Std_logic; DIA16: in Std_logic; 
            DIA17: in Std_logic; ADA0: in Std_logic; ADA1: in Std_logic; 
            ADA2: in Std_logic; ADA3: in Std_logic; ADA4: in Std_logic; 
            ADA5: in Std_logic; ADA6: in Std_logic; ADA7: in Std_logic; 
            ADA8: in Std_logic; ADA9: in Std_logic; ADA10: in Std_logic; 
            ADA11: in Std_logic; ADA12: in Std_logic; ADA13: in Std_logic; 
            DIB0: in Std_logic; DIB1: in Std_logic; DIB2: in Std_logic; 
            DIB3: in Std_logic; DIB4: in Std_logic; DIB5: in Std_logic; 
            DIB6: in Std_logic; DIB7: in Std_logic; DIB8: in Std_logic; 
            DIB9: in Std_logic; DIB10: in Std_logic; DIB11: in Std_logic; 
            DIB12: in Std_logic; DIB13: in Std_logic; DIB14: in Std_logic; 
            DIB15: in Std_logic; DIB16: in Std_logic; DIB17: in Std_logic; 
            ADB0: in Std_logic; ADB1: in Std_logic; ADB2: in Std_logic; 
            ADB3: in Std_logic; ADB4: in Std_logic; ADB5: in Std_logic; 
            ADB6: in Std_logic; ADB7: in Std_logic; ADB8: in Std_logic; 
            ADB9: in Std_logic; ADB10: in Std_logic; ADB11: in Std_logic; 
            ADB12: in Std_logic; ADB13: in Std_logic; DOA0: out Std_logic; 
            DOA1: out Std_logic; DOA2: out Std_logic; DOA3: out Std_logic; 
            DOA4: out Std_logic; DOA5: out Std_logic; DOA6: out Std_logic; 
            DOA7: out Std_logic; DOA8: out Std_logic; DOA9: out Std_logic; 
            DOA10: out Std_logic; DOA11: out Std_logic; DOA12: out Std_logic; 
            DOA13: out Std_logic; DOA14: out Std_logic; DOA15: out Std_logic; 
            DOA16: out Std_logic; DOA17: out Std_logic; DOB0: out Std_logic; 
            DOB1: out Std_logic; DOB2: out Std_logic; DOB3: out Std_logic; 
            DOB4: out Std_logic; DOB5: out Std_logic; DOB6: out Std_logic; 
            DOB7: out Std_logic; DOB8: out Std_logic; DOB9: out Std_logic; 
            DOB10: out Std_logic; DOB11: out Std_logic; DOB12: out Std_logic; 
            DOB13: out Std_logic; DOB14: out Std_logic; DOB15: out Std_logic; 
            DOB16: out Std_logic; DOB17: out Std_logic);
    end component;
  begin

      uForth_uForthMem_pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_1_6_DP16KC: DP16KC0005
      port map (CEA=>VCCI, OCEA=>VCCI, CLKA=>OCLKA_NOTIN, WEA=>WEA_dly, 
                CSA0=>GNDI, CSA1=>GNDI, CSA2=>GNDI, RSTA=>GNDI, CEB=>VCCI, 
                OCEB=>VCCI, CLKB=>GNDI, WEB=>WEB_ipd, CSB0=>GNDI, CSB1=>GNDI, 
                CSB2=>GNDI, RSTB=>GNDI, DIA0=>DIA0_dly, DIA1=>DIA1_dly, 
                DIA2=>DIA2_dly, DIA3=>DIA3_dly, DIA4=>GNDI, DIA5=>GNDI, 
                DIA6=>GNDI, DIA7=>GNDI, DIA8=>GNDI, DIA9=>GNDI, DIA10=>GNDI, 
                DIA11=>GNDI, DIA12=>GNDI, DIA13=>GNDI, DIA14=>GNDI, 
                DIA15=>GNDI, DIA16=>GNDI, DIA17=>GNDI, ADA0=>GNDI, ADA1=>GNDI, 
                ADA2=>ADA2_dly, ADA3=>ADA3_dly, ADA4=>ADA4_dly, ADA5=>ADA5_dly, 
                ADA6=>ADA6_dly, ADA7=>ADA7_dly, ADA8=>ADA8_dly, ADA9=>ADA9_dly, 
                ADA10=>ADA10_dly, ADA11=>ADA11_dly, ADA12=>ADA12_dly, 
                ADA13=>ADA13_dly, DIB0=>DIB0_ipd, DIB1=>DIB1_ipd, 
                DIB2=>DIB2_ipd, DIB3=>DIB3_ipd, DIB4=>GNDI, DIB5=>GNDI, 
                DIB6=>GNDI, DIB7=>GNDI, DIB8=>GNDI, DIB9=>GNDI, DIB10=>GNDI, 
                DIB11=>GNDI, DIB12=>GNDI, DIB13=>GNDI, DIB14=>GNDI, 
                DIB15=>GNDI, DIB16=>GNDI, DIB17=>GNDI, ADB0=>GNDI, ADB1=>GNDI, 
                ADB2=>GNDI, ADB3=>GNDI, ADB4=>GNDI, ADB5=>GNDI, ADB6=>GNDI, 
                ADB7=>GNDI, ADB8=>GNDI, ADB9=>GNDI, ADB10=>GNDI, ADB11=>GNDI, 
                ADB12=>GNDI, ADB13=>GNDI, DOA0=>DOA0_out, DOA1=>DOA1_out, 
                DOA2=>DOA2_out, DOA3=>DOA3_out, DOA4=>open, DOA5=>open, 
                DOA6=>open, DOA7=>open, DOA8=>open, DOA9=>open, DOA10=>open, 
                DOA11=>open, DOA12=>open, DOA13=>open, DOA14=>open, 
                DOA15=>open, DOA16=>open, DOA17=>open, DOB0=>open, DOB1=>open, 
                DOB2=>open, DOB3=>open, DOB4=>open, DOB5=>open, DOB6=>open, 
                DOB7=>open, DOB8=>open, DOB9=>open, DOB10=>open, DOB11=>open, 
                DOB12=>open, DOB13=>open, DOB14=>open, DOB15=>open, 
                DOB16=>open, DOB17=>open);
    DRIVEVCC: vcc
      port map (PWR1=>VCCI);
    OCLKA_INVERTERIN: inverter
      port map (I=>CLKA_dly, Z=>OCLKA_NOTIN);
    DRIVEGND: gndB
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(DIA3_ipd, DIA3, tipd_DIA3);
      VitalWireDelay(DIA2_ipd, DIA2, tipd_DIA2);
      VitalWireDelay(DIA1_ipd, DIA1, tipd_DIA1);
      VitalWireDelay(DIA0_ipd, DIA0, tipd_DIA0);
      VitalWireDelay(ADA13_ipd, ADA13, tipd_ADA13);
      VitalWireDelay(ADA12_ipd, ADA12, tipd_ADA12);
      VitalWireDelay(ADA11_ipd, ADA11, tipd_ADA11);
      VitalWireDelay(ADA10_ipd, ADA10, tipd_ADA10);
      VitalWireDelay(ADA9_ipd, ADA9, tipd_ADA9);
      VitalWireDelay(ADA8_ipd, ADA8, tipd_ADA8);
      VitalWireDelay(ADA7_ipd, ADA7, tipd_ADA7);
      VitalWireDelay(ADA6_ipd, ADA6, tipd_ADA6);
      VitalWireDelay(ADA5_ipd, ADA5, tipd_ADA5);
      VitalWireDelay(ADA4_ipd, ADA4, tipd_ADA4);
      VitalWireDelay(ADA3_ipd, ADA3, tipd_ADA3);
      VitalWireDelay(ADA2_ipd, ADA2, tipd_ADA2);
      VitalWireDelay(WEA_ipd, WEA, tipd_WEA);
      VitalWireDelay(CLKA_ipd, CLKA, tipd_CLKA);
      VitalWireDelay(OCLKA_ipd, OCLKA, tipd_OCLKA);
      VitalWireDelay(WEB_ipd, WEB, tipd_WEB);
      VitalWireDelay(DIB0_ipd, DIB0, tipd_DIB0);
      VitalWireDelay(DIB1_ipd, DIB1, tipd_DIB1);
      VitalWireDelay(DIB2_ipd, DIB2, tipd_DIB2);
      VitalWireDelay(DIB3_ipd, DIB3, tipd_DIB3);
    END BLOCK;

    --  Setup and Hold DELAYs
    SignalDelay : BLOCK
    BEGIN
      VitalSignalDelay(DIA3_dly, DIA3_ipd, tisd_DIA3_CLKA);
      VitalSignalDelay(DIA2_dly, DIA2_ipd, tisd_DIA2_CLKA);
      VitalSignalDelay(DIA1_dly, DIA1_ipd, tisd_DIA1_CLKA);
      VitalSignalDelay(DIA0_dly, DIA0_ipd, tisd_DIA0_CLKA);
      VitalSignalDelay(ADA13_dly, ADA13_ipd, tisd_ADA13_CLKA);
      VitalSignalDelay(ADA12_dly, ADA12_ipd, tisd_ADA12_CLKA);
      VitalSignalDelay(ADA11_dly, ADA11_ipd, tisd_ADA11_CLKA);
      VitalSignalDelay(ADA10_dly, ADA10_ipd, tisd_ADA10_CLKA);
      VitalSignalDelay(ADA9_dly, ADA9_ipd, tisd_ADA9_CLKA);
      VitalSignalDelay(ADA8_dly, ADA8_ipd, tisd_ADA8_CLKA);
      VitalSignalDelay(ADA7_dly, ADA7_ipd, tisd_ADA7_CLKA);
      VitalSignalDelay(ADA6_dly, ADA6_ipd, tisd_ADA6_CLKA);
      VitalSignalDelay(ADA5_dly, ADA5_ipd, tisd_ADA5_CLKA);
      VitalSignalDelay(ADA4_dly, ADA4_ipd, tisd_ADA4_CLKA);
      VitalSignalDelay(ADA3_dly, ADA3_ipd, tisd_ADA3_CLKA);
      VitalSignalDelay(ADA2_dly, ADA2_ipd, tisd_ADA2_CLKA);
      VitalSignalDelay(WEA_dly, WEA_ipd, tisd_WEA_CLKA);
      VitalSignalDelay(CLKA_dly, CLKA_ipd, ticd_CLKA);
    END BLOCK;

    VitalBehavior : PROCESS (DIA3_dly, DIA2_dly, DIA1_dly, DIA0_dly, ADA13_dly, 
      ADA12_dly, ADA11_dly, ADA10_dly, ADA9_dly, ADA8_dly, ADA7_dly, ADA6_dly, 
      ADA5_dly, ADA4_dly, ADA3_dly, ADA2_dly, DOA3_out, DOA2_out, DOA1_out, 
      DOA0_out, WEA_dly, CLKA_dly, OCLKA_ipd, WEB_ipd, DIB0_ipd, DIB1_ipd, 
      DIB2_ipd, DIB3_ipd)
    VARIABLE DOA3_zd         	: std_logic := 'X';
    VARIABLE DOA3_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOA2_zd         	: std_logic := 'X';
    VARIABLE DOA2_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOA1_zd         	: std_logic := 'X';
    VARIABLE DOA1_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOA0_zd         	: std_logic := 'X';
    VARIABLE DOA0_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_DIA3_CLKA       	: x01 := '0';
    VARIABLE DIA3_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA2_CLKA       	: x01 := '0';
    VARIABLE DIA2_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA1_CLKA       	: x01 := '0';
    VARIABLE DIA1_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA0_CLKA       	: x01 := '0';
    VARIABLE DIA0_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA13_CLKA       	: x01 := '0';
    VARIABLE ADA13_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA12_CLKA       	: x01 := '0';
    VARIABLE ADA12_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA11_CLKA       	: x01 := '0';
    VARIABLE ADA11_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA10_CLKA       	: x01 := '0';
    VARIABLE ADA10_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA9_CLKA       	: x01 := '0';
    VARIABLE ADA9_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA8_CLKA       	: x01 := '0';
    VARIABLE ADA8_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA7_CLKA       	: x01 := '0';
    VARIABLE ADA7_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA6_CLKA       	: x01 := '0';
    VARIABLE ADA6_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA5_CLKA       	: x01 := '0';
    VARIABLE ADA5_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA4_CLKA       	: x01 := '0';
    VARIABLE ADA4_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA3_CLKA       	: x01 := '0';
    VARIABLE ADA3_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA2_CLKA       	: x01 := '0';
    VARIABLE ADA2_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_WEA_CLKA       	: x01 := '0';
    VARIABLE WEA_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_CLKA_CLKA          	: x01 := '0';
    VARIABLE periodcheckinfo_CLKA	: VitalPeriodDataType;
    VARIABLE tviol_OCLKA_OCLKA          	: x01 := '0';
    VARIABLE periodcheckinfo_OCLKA	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalSetupHoldCheck (
        TestSignal => DIA3_dly,
        TestSignalName => "DIA3",
        TestDelay => tisd_DIA3_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA3_CLKA_noedge_negedge,
        SetupLow => tsetup_DIA3_CLKA_noedge_negedge,
        HoldHigh => thold_DIA3_CLKA_noedge_negedge,
        HoldLow => thold_DIA3_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA3_CLKA_TimingDatash,
        Violation => tviol_DIA3_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA2_dly,
        TestSignalName => "DIA2",
        TestDelay => tisd_DIA2_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA2_CLKA_noedge_negedge,
        SetupLow => tsetup_DIA2_CLKA_noedge_negedge,
        HoldHigh => thold_DIA2_CLKA_noedge_negedge,
        HoldLow => thold_DIA2_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA2_CLKA_TimingDatash,
        Violation => tviol_DIA2_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA1_dly,
        TestSignalName => "DIA1",
        TestDelay => tisd_DIA1_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA1_CLKA_noedge_negedge,
        SetupLow => tsetup_DIA1_CLKA_noedge_negedge,
        HoldHigh => thold_DIA1_CLKA_noedge_negedge,
        HoldLow => thold_DIA1_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA1_CLKA_TimingDatash,
        Violation => tviol_DIA1_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA0_dly,
        TestSignalName => "DIA0",
        TestDelay => tisd_DIA0_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA0_CLKA_noedge_negedge,
        SetupLow => tsetup_DIA0_CLKA_noedge_negedge,
        HoldHigh => thold_DIA0_CLKA_noedge_negedge,
        HoldLow => thold_DIA0_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA0_CLKA_TimingDatash,
        Violation => tviol_DIA0_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA13_dly,
        TestSignalName => "ADA13",
        TestDelay => tisd_ADA13_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA13_CLKA_noedge_negedge,
        SetupLow => tsetup_ADA13_CLKA_noedge_negedge,
        HoldHigh => thold_ADA13_CLKA_noedge_negedge,
        HoldLow => thold_ADA13_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA13_CLKA_TimingDatash,
        Violation => tviol_ADA13_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA12_dly,
        TestSignalName => "ADA12",
        TestDelay => tisd_ADA12_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA12_CLKA_noedge_negedge,
        SetupLow => tsetup_ADA12_CLKA_noedge_negedge,
        HoldHigh => thold_ADA12_CLKA_noedge_negedge,
        HoldLow => thold_ADA12_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA12_CLKA_TimingDatash,
        Violation => tviol_ADA12_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA11_dly,
        TestSignalName => "ADA11",
        TestDelay => tisd_ADA11_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA11_CLKA_noedge_negedge,
        SetupLow => tsetup_ADA11_CLKA_noedge_negedge,
        HoldHigh => thold_ADA11_CLKA_noedge_negedge,
        HoldLow => thold_ADA11_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA11_CLKA_TimingDatash,
        Violation => tviol_ADA11_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA10_dly,
        TestSignalName => "ADA10",
        TestDelay => tisd_ADA10_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA10_CLKA_noedge_negedge,
        SetupLow => tsetup_ADA10_CLKA_noedge_negedge,
        HoldHigh => thold_ADA10_CLKA_noedge_negedge,
        HoldLow => thold_ADA10_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA10_CLKA_TimingDatash,
        Violation => tviol_ADA10_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA9_dly,
        TestSignalName => "ADA9",
        TestDelay => tisd_ADA9_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA9_CLKA_noedge_negedge,
        SetupLow => tsetup_ADA9_CLKA_noedge_negedge,
        HoldHigh => thold_ADA9_CLKA_noedge_negedge,
        HoldLow => thold_ADA9_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA9_CLKA_TimingDatash,
        Violation => tviol_ADA9_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA8_dly,
        TestSignalName => "ADA8",
        TestDelay => tisd_ADA8_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA8_CLKA_noedge_negedge,
        SetupLow => tsetup_ADA8_CLKA_noedge_negedge,
        HoldHigh => thold_ADA8_CLKA_noedge_negedge,
        HoldLow => thold_ADA8_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA8_CLKA_TimingDatash,
        Violation => tviol_ADA8_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA7_dly,
        TestSignalName => "ADA7",
        TestDelay => tisd_ADA7_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA7_CLKA_noedge_negedge,
        SetupLow => tsetup_ADA7_CLKA_noedge_negedge,
        HoldHigh => thold_ADA7_CLKA_noedge_negedge,
        HoldLow => thold_ADA7_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA7_CLKA_TimingDatash,
        Violation => tviol_ADA7_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA6_dly,
        TestSignalName => "ADA6",
        TestDelay => tisd_ADA6_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA6_CLKA_noedge_negedge,
        SetupLow => tsetup_ADA6_CLKA_noedge_negedge,
        HoldHigh => thold_ADA6_CLKA_noedge_negedge,
        HoldLow => thold_ADA6_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA6_CLKA_TimingDatash,
        Violation => tviol_ADA6_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA5_dly,
        TestSignalName => "ADA5",
        TestDelay => tisd_ADA5_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA5_CLKA_noedge_negedge,
        SetupLow => tsetup_ADA5_CLKA_noedge_negedge,
        HoldHigh => thold_ADA5_CLKA_noedge_negedge,
        HoldLow => thold_ADA5_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA5_CLKA_TimingDatash,
        Violation => tviol_ADA5_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA4_dly,
        TestSignalName => "ADA4",
        TestDelay => tisd_ADA4_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA4_CLKA_noedge_negedge,
        SetupLow => tsetup_ADA4_CLKA_noedge_negedge,
        HoldHigh => thold_ADA4_CLKA_noedge_negedge,
        HoldLow => thold_ADA4_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA4_CLKA_TimingDatash,
        Violation => tviol_ADA4_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA3_dly,
        TestSignalName => "ADA3",
        TestDelay => tisd_ADA3_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA3_CLKA_noedge_negedge,
        SetupLow => tsetup_ADA3_CLKA_noedge_negedge,
        HoldHigh => thold_ADA3_CLKA_noedge_negedge,
        HoldLow => thold_ADA3_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA3_CLKA_TimingDatash,
        Violation => tviol_ADA3_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA2_dly,
        TestSignalName => "ADA2",
        TestDelay => tisd_ADA2_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA2_CLKA_noedge_negedge,
        SetupLow => tsetup_ADA2_CLKA_noedge_negedge,
        HoldHigh => thold_ADA2_CLKA_noedge_negedge,
        HoldLow => thold_ADA2_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA2_CLKA_TimingDatash,
        Violation => tviol_ADA2_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => WEA_dly,
        TestSignalName => "WEA",
        TestDelay => tisd_WEA_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_WEA_CLKA_noedge_negedge,
        SetupLow => tsetup_WEA_CLKA_noedge_negedge,
        HoldHigh => thold_WEA_CLKA_noedge_negedge,
        HoldLow => thold_WEA_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => WEA_CLKA_TimingDatash,
        Violation => tviol_WEA_CLKA,
        MsgSeverity => warning);
      VitalPeriodPulseCheck (
        TestSignal => CLKA_ipd,
        TestSignalName => "CLKA",
        Period => tperiod_CLKA,
        PulseWidthHigh => tpw_CLKA_posedge,
        PulseWidthLow => tpw_CLKA_negedge,
        PeriodData => periodcheckinfo_CLKA,
        Violation => tviol_CLKA_CLKA,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);
      VitalPeriodPulseCheck (
        TestSignal => OCLKA_ipd,
        TestSignalName => "OCLKA",
        Period => tperiod_OCLKA,
        PulseWidthHigh => tpw_OCLKA_posedge,
        PulseWidthLow => tpw_OCLKA_negedge,
        PeriodData => periodcheckinfo_OCLKA,
        Violation => tviol_OCLKA_OCLKA,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    DOA3_zd 	:= DOA3_out;
    DOA2_zd 	:= DOA2_out;
    DOA1_zd 	:= DOA1_out;
    DOA0_zd 	:= DOA0_out;

    VitalPathDelay01 (
      OutSignal => DOA3, OutSignalName => "DOA3", OutTemp => DOA3_zd,
      Paths      => (0 => (InputChangeTime => CLKA_dly'last_event,
                           PathDelay => tpd_CLKA_DOA3,
                           PathCondition => TRUE)),
      GlitchData => DOA3_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOA2, OutSignalName => "DOA2", OutTemp => DOA2_zd,
      Paths      => (0 => (InputChangeTime => CLKA_dly'last_event,
                           PathDelay => tpd_CLKA_DOA2,
                           PathCondition => TRUE)),
      GlitchData => DOA2_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOA1, OutSignalName => "DOA1", OutTemp => DOA1_zd,
      Paths      => (0 => (InputChangeTime => CLKA_dly'last_event,
                           PathDelay => tpd_CLKA_DOA1,
                           PathCondition => TRUE)),
      GlitchData => DOA1_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOA0, OutSignalName => "DOA0", OutTemp => DOA0_zd,
      Paths      => (0 => (InputChangeTime => CLKA_dly'last_event,
                           PathDelay => tpd_CLKA_DOA0,
                           PathCondition => TRUE)),
      GlitchData => DOA0_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity DP16KC0006
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity DP16KC0006 is
    port (CEA: in Std_logic; OCEA: in Std_logic; CLKA: in Std_logic; 
          WEA: in Std_logic; CSA0: in Std_logic; CSA1: in Std_logic; 
          CSA2: in Std_logic; RSTA: in Std_logic; CEB: in Std_logic; 
          OCEB: in Std_logic; CLKB: in Std_logic; WEB: in Std_logic; 
          CSB0: in Std_logic; CSB1: in Std_logic; CSB2: in Std_logic; 
          RSTB: in Std_logic; DIA0: in Std_logic; DIA1: in Std_logic; 
          DIA2: in Std_logic; DIA3: in Std_logic; DIA4: in Std_logic; 
          DIA5: in Std_logic; DIA6: in Std_logic; DIA7: in Std_logic; 
          DIA8: in Std_logic; DIA9: in Std_logic; DIA10: in Std_logic; 
          DIA11: in Std_logic; DIA12: in Std_logic; DIA13: in Std_logic; 
          DIA14: in Std_logic; DIA15: in Std_logic; DIA16: in Std_logic; 
          DIA17: in Std_logic; ADA0: in Std_logic; ADA1: in Std_logic; 
          ADA2: in Std_logic; ADA3: in Std_logic; ADA4: in Std_logic; 
          ADA5: in Std_logic; ADA6: in Std_logic; ADA7: in Std_logic; 
          ADA8: in Std_logic; ADA9: in Std_logic; ADA10: in Std_logic; 
          ADA11: in Std_logic; ADA12: in Std_logic; ADA13: in Std_logic; 
          DIB0: in Std_logic; DIB1: in Std_logic; DIB2: in Std_logic; 
          DIB3: in Std_logic; DIB4: in Std_logic; DIB5: in Std_logic; 
          DIB6: in Std_logic; DIB7: in Std_logic; DIB8: in Std_logic; 
          DIB9: in Std_logic; DIB10: in Std_logic; DIB11: in Std_logic; 
          DIB12: in Std_logic; DIB13: in Std_logic; DIB14: in Std_logic; 
          DIB15: in Std_logic; DIB16: in Std_logic; DIB17: in Std_logic; 
          ADB0: in Std_logic; ADB1: in Std_logic; ADB2: in Std_logic; 
          ADB3: in Std_logic; ADB4: in Std_logic; ADB5: in Std_logic; 
          ADB6: in Std_logic; ADB7: in Std_logic; ADB8: in Std_logic; 
          ADB9: in Std_logic; ADB10: in Std_logic; ADB11: in Std_logic; 
          ADB12: in Std_logic; ADB13: in Std_logic; DOA0: out Std_logic; 
          DOA1: out Std_logic; DOA2: out Std_logic; DOA3: out Std_logic; 
          DOA4: out Std_logic; DOA5: out Std_logic; DOA6: out Std_logic; 
          DOA7: out Std_logic; DOA8: out Std_logic; DOA9: out Std_logic; 
          DOA10: out Std_logic; DOA11: out Std_logic; DOA12: out Std_logic; 
          DOA13: out Std_logic; DOA14: out Std_logic; DOA15: out Std_logic; 
          DOA16: out Std_logic; DOA17: out Std_logic; DOB0: out Std_logic; 
          DOB1: out Std_logic; DOB2: out Std_logic; DOB3: out Std_logic; 
          DOB4: out Std_logic; DOB5: out Std_logic; DOB6: out Std_logic; 
          DOB7: out Std_logic; DOB8: out Std_logic; DOB9: out Std_logic; 
          DOB10: out Std_logic; DOB11: out Std_logic; DOB12: out Std_logic; 
          DOB13: out Std_logic; DOB14: out Std_logic; DOB15: out Std_logic; 
          DOB16: out Std_logic; DOB17: out Std_logic);

    ATTRIBUTE Vital_Level0 OF DP16KC0006 : ENTITY IS TRUE;

  end DP16KC0006;

  architecture Structure of DP16KC0006 is
    component DP16KC
      generic (CSDECODE_A: String; CSDECODE_B: String; DATA_WIDTH_A: INTEGER; 
               DATA_WIDTH_B: INTEGER; GSR: String; INITVAL_00: String; 
               INITVAL_01: String; INITVAL_02: String; INITVAL_03: String; 
               INITVAL_04: String; INITVAL_05: String; INITVAL_06: String; 
               INITVAL_07: String; INITVAL_08: String; INITVAL_09: String; 
               INITVAL_0A: String; INITVAL_0B: String; INITVAL_0C: String; 
               INITVAL_0D: String; INITVAL_0E: String; INITVAL_0F: String; 
               INITVAL_10: String; INITVAL_11: String; INITVAL_12: String; 
               INITVAL_13: String; INITVAL_14: String; INITVAL_15: String; 
               INITVAL_16: String; INITVAL_17: String; INITVAL_18: String; 
               INITVAL_19: String; INITVAL_1A: String; INITVAL_1B: String; 
               INITVAL_1C: String; INITVAL_1D: String; INITVAL_1E: String; 
               INITVAL_1F: String; INITVAL_20: String; INITVAL_21: String; 
               INITVAL_22: String; INITVAL_23: String; INITVAL_24: String; 
               INITVAL_25: String; INITVAL_26: String; INITVAL_27: String; 
               INITVAL_28: String; INITVAL_29: String; INITVAL_2A: String; 
               INITVAL_2B: String; INITVAL_2C: String; INITVAL_2D: String; 
               INITVAL_2E: String; INITVAL_2F: String; INITVAL_30: String; 
               INITVAL_31: String; INITVAL_32: String; INITVAL_33: String; 
               INITVAL_34: String; INITVAL_35: String; INITVAL_36: String; 
               INITVAL_37: String; INITVAL_38: String; INITVAL_39: String; 
               INITVAL_3A: String; INITVAL_3B: String; INITVAL_3C: String; 
               INITVAL_3D: String; INITVAL_3E: String; INITVAL_3F: String; 
               REGMODE_A: String; REGMODE_B: String; WRITEMODE_A: String; 
               WRITEMODE_B: String);
      port (DIA0: in Std_logic; DIA1: in Std_logic; DIA2: in Std_logic; 
            DIA3: in Std_logic; DIA4: in Std_logic; DIA5: in Std_logic; 
            DIA6: in Std_logic; DIA7: in Std_logic; DIA8: in Std_logic; 
            DIA9: in Std_logic; DIA10: in Std_logic; DIA11: in Std_logic; 
            DIA12: in Std_logic; DIA13: in Std_logic; DIA14: in Std_logic; 
            DIA15: in Std_logic; DIA16: in Std_logic; DIA17: in Std_logic; 
            ADA0: in Std_logic; ADA1: in Std_logic; ADA2: in Std_logic; 
            ADA3: in Std_logic; ADA4: in Std_logic; ADA5: in Std_logic; 
            ADA6: in Std_logic; ADA7: in Std_logic; ADA8: in Std_logic; 
            ADA9: in Std_logic; ADA10: in Std_logic; ADA11: in Std_logic; 
            ADA12: in Std_logic; ADA13: in Std_logic; CEA: in Std_logic; 
            CLKA: in Std_logic; OCEA: in Std_logic; WEA: in Std_logic; 
            CSA0: in Std_logic; CSA1: in Std_logic; CSA2: in Std_logic; 
            RSTA: in Std_logic; DIB0: in Std_logic; DIB1: in Std_logic; 
            DIB2: in Std_logic; DIB3: in Std_logic; DIB4: in Std_logic; 
            DIB5: in Std_logic; DIB6: in Std_logic; DIB7: in Std_logic; 
            DIB8: in Std_logic; DIB9: in Std_logic; DIB10: in Std_logic; 
            DIB11: in Std_logic; DIB12: in Std_logic; DIB13: in Std_logic; 
            DIB14: in Std_logic; DIB15: in Std_logic; DIB16: in Std_logic; 
            DIB17: in Std_logic; ADB0: in Std_logic; ADB1: in Std_logic; 
            ADB2: in Std_logic; ADB3: in Std_logic; ADB4: in Std_logic; 
            ADB5: in Std_logic; ADB6: in Std_logic; ADB7: in Std_logic; 
            ADB8: in Std_logic; ADB9: in Std_logic; ADB10: in Std_logic; 
            ADB11: in Std_logic; ADB12: in Std_logic; ADB13: in Std_logic; 
            CEB: in Std_logic; CLKB: in Std_logic; OCEB: in Std_logic; 
            WEB: in Std_logic; CSB0: in Std_logic; CSB1: in Std_logic; 
            CSB2: in Std_logic; RSTB: in Std_logic; DOA0: out Std_logic; 
            DOA1: out Std_logic; DOA2: out Std_logic; DOA3: out Std_logic; 
            DOA4: out Std_logic; DOA5: out Std_logic; DOA6: out Std_logic; 
            DOA7: out Std_logic; DOA8: out Std_logic; DOA9: out Std_logic; 
            DOA10: out Std_logic; DOA11: out Std_logic; DOA12: out Std_logic; 
            DOA13: out Std_logic; DOA14: out Std_logic; DOA15: out Std_logic; 
            DOA16: out Std_logic; DOA17: out Std_logic; DOB0: out Std_logic; 
            DOB1: out Std_logic; DOB2: out Std_logic; DOB3: out Std_logic; 
            DOB4: out Std_logic; DOB5: out Std_logic; DOB6: out Std_logic; 
            DOB7: out Std_logic; DOB8: out Std_logic; DOB9: out Std_logic; 
            DOB10: out Std_logic; DOB11: out Std_logic; DOB12: out Std_logic; 
            DOB13: out Std_logic; DOB14: out Std_logic; DOB15: out Std_logic; 
            DOB16: out Std_logic; DOB17: out Std_logic);
    end component;
  begin
    INST10: DP16KC
      generic map (CSDECODE_A => "0b000", CSDECODE_B => "0b111", 
                   DATA_WIDTH_A => 4, DATA_WIDTH_B => 4, GSR => "DISABLED", 
                   INITVAL_00 => "0x00000000000000000000000800084811000000000000000000000000000000000000000000000088"
                   , 
                   INITVAL_01 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_02 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_03 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_04 => "0x00C060FC171EA020E41F0E0171A2000E2710200702E02028170E2701E2070027503E7002E010E440"
                   , 
                   INITVAL_05 => "0x0DA170C2170DA170205702E110ACC10E2050E26102A650200100E050200100EB10000F0200700C06"
                   , 
                   INITVAL_06 => "0x0EA110EE100E2710E8D1002F10E2D10EC020AA550AA0700E0F022600FE510E270040290E27602277"
                   , 
                   INITVAL_07 => "0x102700E210000221C2760341702E17094170227102C1702A6D02E1A0204408844008510EE070C271"
                   , 
                   INITVAL_08 => "0x00A2F0640702477000240047200E7604C600C47200A0304475064770427006020008270002002000"
                   , 
                   INITVAL_09 => "0x0582704C100C2520E00202074084020E227040710E6520047104E200E2730A4740402F064071EA20"
                   , 
                   INITVAL_0A => "0x040031A820006820E4270441706470044020647200E210062704472064720407304E031E02010400"
                   , 
                   INITVAL_0B => "0x0E67200A1700C320E02F0E61700E460202F0EC060441004E000EAE20E2770C207000220207000A44"
                   , 
                   INITVAL_0C => "0x00E6200E430E21000E330E607022730E0430E6070A637062730E2060663702075064700CE070E660"
                   , 
                   INITVAL_0D => "0x0703706EF30E6320E630004E30E632044530E63700A2204E530E63700A271C6730C6E30E6430E072"
                   , 
                   INITVAL_0E => "0x00E000A475006700AE05004700467300E3106200040200CE6700C300E67100E020E6100E0F706E06"
                   , 
                   INITVAL_0F => "0x00E370620704C730E4071E630004021DC3704072060730E40704460004060C2070607E086700A605"
                   , 
                   INITVAL_10 => "0x0E8470207101E7100E450FC470807F1C8631EA741FE540FE77086000E8F00E85F0487600E070C063"
                   , 
                   INITVAL_11 => "0x082400000708072122400E83508E0508844082070005108A67002470CE440807400E400E0B40E021"
                   , 
                   INITVAL_12 => "0x006410082E0804316847084070EE0F126400A8140AA44086100E6700E6720A87308663088140E407"
                   , 
                   INITVAL_13 => "0x05840008290687400E4D0164000022188700A81408E4406E44088400060108E470840708E300A873"
                   , 
                   INITVAL_14 => "0x00A51080040A80701E5000C370AA740AE62066700EA4703E5401E4C10A7700022004300E84708877"
                   , 
                   INITVAL_15 => "0x0E2070407008A7500E3004A73060740AE55074500A6D50EA440EEB50E00209E540EA5200E740AA75"
                   , 
                   INITVAL_16 => "0x02A070AA151EE5306A0700C07068350E6300EC200FC570CA760BE750E6760AE070BC5700E5500E35"
                   , 
                   INITVAL_17 => "0x0FE57000520EA020A071040250E6720EA0706E07046330663305C570BE7506E510E07306E570A207"
                   , 
                   INITVAL_18 => "0x01C4608E0700C0F04C1406A660EC3606C0004626040720EC73006570006006807000300042700400"
                   , 
                   INITVAL_19 => "0x0E020000760E20700E0500E00006070C0761EE070C07100056000200E0000A20702207022F702007"
                   , 
                   INITVAL_1A => "0x0EC410CE400EC960E87009C160E870098560E870080E60EC470EC600CC040CE2E04C71020020C205"
                   , 
                   INITVAL_1B => "0x0CE55060360EE5704A371CC750E4530E8670AE2508E410CC650EC760CC050CC660E2670CC120CE40"
                   , 
                   INITVAL_1C => "0x0EE0004A490EE300F0770002C0EE3300EE70E6070AE040EE4400E600867708077002670E8560EC43"
                   , 
                   INITVAL_1D => "0x076700E4700E27F0E270008E70FC7716E7004E7601E76006770DC770C4770C47700E710EE550EE05"
                   , 
                   INITVAL_1E => "0x0EE740EE570EE100040412E7706E780EE170E0470E8770C837004770C4700C0270EC270ECF700AD7"
                   , 
                   INITVAL_1F => "0x06E000A677000030847708E7F0EE770267308E7702002048770000906E000647000677000320E003"
                   , 
                   INITVAL_20 => "0x00003064871007008880004C80F007004480003710E810002F12E8001E480E6071F828000030E000"
                   , 
                   INITVAL_21 => "0x04072044070425306C0310E3008493060980F0071007800E78086580E4300669C1E800086301B073"
                   , 
                   INITVAL_22 => "0x00000000000000000000000000000000000000000000000000000000000000000000000004310622"
                   , 
                   INITVAL_23 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_24 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_25 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_26 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_27 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_28 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_29 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_2A => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_2B => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_2C => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_2D => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_2E => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_2F => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_30 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_31 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_32 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_33 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_34 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_35 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_36 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_37 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_38 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_39 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_3A => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_3B => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_3C => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_3D => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_3E => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_3F => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , REGMODE_A => "NOREG", REGMODE_B => "NOREG", 
                   WRITEMODE_A => "NORMAL", WRITEMODE_B => "NORMAL")
      port map (DIA0=>DIA0, DIA1=>DIA1, DIA2=>DIA2, DIA3=>DIA3, DIA4=>DIA4, 
                DIA5=>DIA5, DIA6=>DIA6, DIA7=>DIA7, DIA8=>DIA8, DIA9=>DIA9, 
                DIA10=>DIA10, DIA11=>DIA11, DIA12=>DIA12, DIA13=>DIA13, 
                DIA14=>DIA14, DIA15=>DIA15, DIA16=>DIA16, DIA17=>DIA17, 
                ADA0=>ADA0, ADA1=>ADA1, ADA2=>ADA2, ADA3=>ADA3, ADA4=>ADA4, 
                ADA5=>ADA5, ADA6=>ADA6, ADA7=>ADA7, ADA8=>ADA8, ADA9=>ADA9, 
                ADA10=>ADA10, ADA11=>ADA11, ADA12=>ADA12, ADA13=>ADA13, 
                CEA=>CEA, CLKA=>CLKA, OCEA=>OCEA, WEA=>WEA, CSA0=>CSA0, 
                CSA1=>CSA1, CSA2=>CSA2, RSTA=>RSTA, DIB0=>DIB0, DIB1=>DIB1, 
                DIB2=>DIB2, DIB3=>DIB3, DIB4=>DIB4, DIB5=>DIB5, DIB6=>DIB6, 
                DIB7=>DIB7, DIB8=>DIB8, DIB9=>DIB9, DIB10=>DIB10, DIB11=>DIB11, 
                DIB12=>DIB12, DIB13=>DIB13, DIB14=>DIB14, DIB15=>DIB15, 
                DIB16=>DIB16, DIB17=>DIB17, ADB0=>ADB0, ADB1=>ADB1, ADB2=>ADB2, 
                ADB3=>ADB3, ADB4=>ADB4, ADB5=>ADB5, ADB6=>ADB6, ADB7=>ADB7, 
                ADB8=>ADB8, ADB9=>ADB9, ADB10=>ADB10, ADB11=>ADB11, 
                ADB12=>ADB12, ADB13=>ADB13, CEB=>CEB, CLKB=>CLKB, OCEB=>OCEB, 
                WEB=>WEB, CSB0=>CSB0, CSB1=>CSB1, CSB2=>CSB2, RSTB=>RSTB, 
                DOA0=>DOA0, DOA1=>DOA1, DOA2=>DOA2, DOA3=>DOA3, DOA4=>DOA4, 
                DOA5=>DOA5, DOA6=>DOA6, DOA7=>DOA7, DOA8=>DOA8, DOA9=>DOA9, 
                DOA10=>DOA10, DOA11=>DOA11, DOA12=>DOA12, DOA13=>DOA13, 
                DOA14=>DOA14, DOA15=>DOA15, DOA16=>DOA16, DOA17=>DOA17, 
                DOB0=>DOB0, DOB1=>DOB1, DOB2=>DOB2, DOB3=>DOB3, DOB4=>DOB4, 
                DOB5=>DOB5, DOB6=>DOB6, DOB7=>DOB7, DOB8=>DOB8, DOB9=>DOB9, 
                DOB10=>DOB10, DOB11=>DOB11, DOB12=>DOB12, DOB13=>DOB13, 
                DOB14=>DOB14, DOB15=>DOB15, DOB16=>DOB16, DOB17=>DOB17);
  end Structure;

-- entity uForth_uForthMem_pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_2_5
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity uForth_uForthMem_pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_2_5 is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;

        InstancePath  	: string := "uForth_uForthMem_pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_2_5"
        ;

      tipd_DIA3  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA2  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA1  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA0  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA13  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA12  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA11  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA10  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA9  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA8  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA7  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA6  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA5  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA4  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA3  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA2  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_WEA  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_CLKA  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_OCLKA  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_WEB  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIB0  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIB1  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIB2  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIB3  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLKA_DOA3	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLKA_DOA2	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLKA_DOA1	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLKA_DOA0	 : VitalDelayType01 := (0 ns, 0 ns);
      tperiod_CLKA 	: VitalDelayType := 0 ns;
      tpw_CLKA_posedge	: VitalDelayType := 0 ns;
      tpw_CLKA_negedge	: VitalDelayType := 0 ns;
      tperiod_OCLKA 	: VitalDelayType := 0 ns;
      tpw_OCLKA_posedge	: VitalDelayType := 0 ns;
      tpw_OCLKA_negedge	: VitalDelayType := 0 ns;
      ticd_CLKA	: VitalDelayType := 0 ns;
      tisd_DIA3_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA3_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_DIA3_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_DIA2_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA2_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_DIA2_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_DIA1_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA1_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_DIA1_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_DIA0_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA0_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_DIA0_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADA13_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA13_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADA13_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADA12_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA12_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADA12_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADA11_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA11_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADA11_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADA10_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA10_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADA10_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADA9_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA9_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADA9_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADA8_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA8_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADA8_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADA7_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA7_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADA7_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADA6_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA6_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADA6_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADA5_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA5_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADA5_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADA4_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA4_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADA4_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADA3_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA3_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADA3_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADA2_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA2_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADA2_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_WEA_CLKA	: VitalDelayType := 0 ns;
      tsetup_WEA_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_WEA_CLKA_noedge_negedge	: VitalDelayType := 0 ns);

    port (DIA3: in Std_logic; DIA2: in Std_logic; DIA1: in Std_logic; 
          DIA0: in Std_logic; ADA13: in Std_logic; ADA12: in Std_logic; 
          ADA11: in Std_logic; ADA10: in Std_logic; ADA9: in Std_logic; 
          ADA8: in Std_logic; ADA7: in Std_logic; ADA6: in Std_logic; 
          ADA5: in Std_logic; ADA4: in Std_logic; ADA3: in Std_logic; 
          ADA2: in Std_logic; DOA3: out Std_logic; DOA2: out Std_logic; 
          DOA1: out Std_logic; DOA0: out Std_logic; WEA: in Std_logic; 
          CLKA: in Std_logic; OCLKA: in Std_logic; WEB: in Std_logic; 
          DIB0: in Std_logic; DIB1: in Std_logic; DIB2: in Std_logic; 
          DIB3: in Std_logic);


          ATTRIBUTE Vital_Level0 OF uForth_uForthMem_pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_2_5 : ENTITY IS TRUE;

  end uForth_uForthMem_pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_2_5;


    architecture Structure of uForth_uForthMem_pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_2_5 is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal DIA3_ipd 	: std_logic := 'X';
    signal DIA3_dly 	: std_logic := 'X';
    signal DIA2_ipd 	: std_logic := 'X';
    signal DIA2_dly 	: std_logic := 'X';
    signal DIA1_ipd 	: std_logic := 'X';
    signal DIA1_dly 	: std_logic := 'X';
    signal DIA0_ipd 	: std_logic := 'X';
    signal DIA0_dly 	: std_logic := 'X';
    signal ADA13_ipd 	: std_logic := 'X';
    signal ADA13_dly 	: std_logic := 'X';
    signal ADA12_ipd 	: std_logic := 'X';
    signal ADA12_dly 	: std_logic := 'X';
    signal ADA11_ipd 	: std_logic := 'X';
    signal ADA11_dly 	: std_logic := 'X';
    signal ADA10_ipd 	: std_logic := 'X';
    signal ADA10_dly 	: std_logic := 'X';
    signal ADA9_ipd 	: std_logic := 'X';
    signal ADA9_dly 	: std_logic := 'X';
    signal ADA8_ipd 	: std_logic := 'X';
    signal ADA8_dly 	: std_logic := 'X';
    signal ADA7_ipd 	: std_logic := 'X';
    signal ADA7_dly 	: std_logic := 'X';
    signal ADA6_ipd 	: std_logic := 'X';
    signal ADA6_dly 	: std_logic := 'X';
    signal ADA5_ipd 	: std_logic := 'X';
    signal ADA5_dly 	: std_logic := 'X';
    signal ADA4_ipd 	: std_logic := 'X';
    signal ADA4_dly 	: std_logic := 'X';
    signal ADA3_ipd 	: std_logic := 'X';
    signal ADA3_dly 	: std_logic := 'X';
    signal ADA2_ipd 	: std_logic := 'X';
    signal ADA2_dly 	: std_logic := 'X';
    signal DOA3_out 	: std_logic := 'X';
    signal DOA2_out 	: std_logic := 'X';
    signal DOA1_out 	: std_logic := 'X';
    signal DOA0_out 	: std_logic := 'X';
    signal WEA_ipd 	: std_logic := 'X';
    signal WEA_dly 	: std_logic := 'X';
    signal CLKA_ipd 	: std_logic := 'X';
    signal CLKA_dly 	: std_logic := 'X';
    signal OCLKA_ipd 	: std_logic := 'X';
    signal WEB_ipd 	: std_logic := 'X';
    signal DIB0_ipd 	: std_logic := 'X';
    signal DIB1_ipd 	: std_logic := 'X';
    signal DIB2_ipd 	: std_logic := 'X';
    signal DIB3_ipd 	: std_logic := 'X';

    signal VCCI: Std_logic;
    signal OCLKA_NOTIN: Std_logic;
    signal GNDI: Std_logic;
    component inverter
      port (I: in Std_logic; Z: out Std_logic);
    end component;
    component gndB
      port (PWR0: out Std_logic);
    end component;
    component vcc
      port (PWR1: out Std_logic);
    end component;
    component DP16KC0006
      port (CEA: in Std_logic; OCEA: in Std_logic; CLKA: in Std_logic; 
            WEA: in Std_logic; CSA0: in Std_logic; CSA1: in Std_logic; 
            CSA2: in Std_logic; RSTA: in Std_logic; CEB: in Std_logic; 
            OCEB: in Std_logic; CLKB: in Std_logic; WEB: in Std_logic; 
            CSB0: in Std_logic; CSB1: in Std_logic; CSB2: in Std_logic; 
            RSTB: in Std_logic; DIA0: in Std_logic; DIA1: in Std_logic; 
            DIA2: in Std_logic; DIA3: in Std_logic; DIA4: in Std_logic; 
            DIA5: in Std_logic; DIA6: in Std_logic; DIA7: in Std_logic; 
            DIA8: in Std_logic; DIA9: in Std_logic; DIA10: in Std_logic; 
            DIA11: in Std_logic; DIA12: in Std_logic; DIA13: in Std_logic; 
            DIA14: in Std_logic; DIA15: in Std_logic; DIA16: in Std_logic; 
            DIA17: in Std_logic; ADA0: in Std_logic; ADA1: in Std_logic; 
            ADA2: in Std_logic; ADA3: in Std_logic; ADA4: in Std_logic; 
            ADA5: in Std_logic; ADA6: in Std_logic; ADA7: in Std_logic; 
            ADA8: in Std_logic; ADA9: in Std_logic; ADA10: in Std_logic; 
            ADA11: in Std_logic; ADA12: in Std_logic; ADA13: in Std_logic; 
            DIB0: in Std_logic; DIB1: in Std_logic; DIB2: in Std_logic; 
            DIB3: in Std_logic; DIB4: in Std_logic; DIB5: in Std_logic; 
            DIB6: in Std_logic; DIB7: in Std_logic; DIB8: in Std_logic; 
            DIB9: in Std_logic; DIB10: in Std_logic; DIB11: in Std_logic; 
            DIB12: in Std_logic; DIB13: in Std_logic; DIB14: in Std_logic; 
            DIB15: in Std_logic; DIB16: in Std_logic; DIB17: in Std_logic; 
            ADB0: in Std_logic; ADB1: in Std_logic; ADB2: in Std_logic; 
            ADB3: in Std_logic; ADB4: in Std_logic; ADB5: in Std_logic; 
            ADB6: in Std_logic; ADB7: in Std_logic; ADB8: in Std_logic; 
            ADB9: in Std_logic; ADB10: in Std_logic; ADB11: in Std_logic; 
            ADB12: in Std_logic; ADB13: in Std_logic; DOA0: out Std_logic; 
            DOA1: out Std_logic; DOA2: out Std_logic; DOA3: out Std_logic; 
            DOA4: out Std_logic; DOA5: out Std_logic; DOA6: out Std_logic; 
            DOA7: out Std_logic; DOA8: out Std_logic; DOA9: out Std_logic; 
            DOA10: out Std_logic; DOA11: out Std_logic; DOA12: out Std_logic; 
            DOA13: out Std_logic; DOA14: out Std_logic; DOA15: out Std_logic; 
            DOA16: out Std_logic; DOA17: out Std_logic; DOB0: out Std_logic; 
            DOB1: out Std_logic; DOB2: out Std_logic; DOB3: out Std_logic; 
            DOB4: out Std_logic; DOB5: out Std_logic; DOB6: out Std_logic; 
            DOB7: out Std_logic; DOB8: out Std_logic; DOB9: out Std_logic; 
            DOB10: out Std_logic; DOB11: out Std_logic; DOB12: out Std_logic; 
            DOB13: out Std_logic; DOB14: out Std_logic; DOB15: out Std_logic; 
            DOB16: out Std_logic; DOB17: out Std_logic);
    end component;
  begin

      uForth_uForthMem_pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_2_5_DP16KC: DP16KC0006
      port map (CEA=>VCCI, OCEA=>VCCI, CLKA=>OCLKA_NOTIN, WEA=>WEA_dly, 
                CSA0=>GNDI, CSA1=>GNDI, CSA2=>GNDI, RSTA=>GNDI, CEB=>VCCI, 
                OCEB=>VCCI, CLKB=>GNDI, WEB=>WEB_ipd, CSB0=>GNDI, CSB1=>GNDI, 
                CSB2=>GNDI, RSTB=>GNDI, DIA0=>DIA0_dly, DIA1=>DIA1_dly, 
                DIA2=>DIA2_dly, DIA3=>DIA3_dly, DIA4=>GNDI, DIA5=>GNDI, 
                DIA6=>GNDI, DIA7=>GNDI, DIA8=>GNDI, DIA9=>GNDI, DIA10=>GNDI, 
                DIA11=>GNDI, DIA12=>GNDI, DIA13=>GNDI, DIA14=>GNDI, 
                DIA15=>GNDI, DIA16=>GNDI, DIA17=>GNDI, ADA0=>GNDI, ADA1=>GNDI, 
                ADA2=>ADA2_dly, ADA3=>ADA3_dly, ADA4=>ADA4_dly, ADA5=>ADA5_dly, 
                ADA6=>ADA6_dly, ADA7=>ADA7_dly, ADA8=>ADA8_dly, ADA9=>ADA9_dly, 
                ADA10=>ADA10_dly, ADA11=>ADA11_dly, ADA12=>ADA12_dly, 
                ADA13=>ADA13_dly, DIB0=>DIB0_ipd, DIB1=>DIB1_ipd, 
                DIB2=>DIB2_ipd, DIB3=>DIB3_ipd, DIB4=>GNDI, DIB5=>GNDI, 
                DIB6=>GNDI, DIB7=>GNDI, DIB8=>GNDI, DIB9=>GNDI, DIB10=>GNDI, 
                DIB11=>GNDI, DIB12=>GNDI, DIB13=>GNDI, DIB14=>GNDI, 
                DIB15=>GNDI, DIB16=>GNDI, DIB17=>GNDI, ADB0=>GNDI, ADB1=>GNDI, 
                ADB2=>GNDI, ADB3=>GNDI, ADB4=>GNDI, ADB5=>GNDI, ADB6=>GNDI, 
                ADB7=>GNDI, ADB8=>GNDI, ADB9=>GNDI, ADB10=>GNDI, ADB11=>GNDI, 
                ADB12=>GNDI, ADB13=>GNDI, DOA0=>DOA0_out, DOA1=>DOA1_out, 
                DOA2=>DOA2_out, DOA3=>DOA3_out, DOA4=>open, DOA5=>open, 
                DOA6=>open, DOA7=>open, DOA8=>open, DOA9=>open, DOA10=>open, 
                DOA11=>open, DOA12=>open, DOA13=>open, DOA14=>open, 
                DOA15=>open, DOA16=>open, DOA17=>open, DOB0=>open, DOB1=>open, 
                DOB2=>open, DOB3=>open, DOB4=>open, DOB5=>open, DOB6=>open, 
                DOB7=>open, DOB8=>open, DOB9=>open, DOB10=>open, DOB11=>open, 
                DOB12=>open, DOB13=>open, DOB14=>open, DOB15=>open, 
                DOB16=>open, DOB17=>open);
    DRIVEVCC: vcc
      port map (PWR1=>VCCI);
    OCLKA_INVERTERIN: inverter
      port map (I=>CLKA_dly, Z=>OCLKA_NOTIN);
    DRIVEGND: gndB
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(DIA3_ipd, DIA3, tipd_DIA3);
      VitalWireDelay(DIA2_ipd, DIA2, tipd_DIA2);
      VitalWireDelay(DIA1_ipd, DIA1, tipd_DIA1);
      VitalWireDelay(DIA0_ipd, DIA0, tipd_DIA0);
      VitalWireDelay(ADA13_ipd, ADA13, tipd_ADA13);
      VitalWireDelay(ADA12_ipd, ADA12, tipd_ADA12);
      VitalWireDelay(ADA11_ipd, ADA11, tipd_ADA11);
      VitalWireDelay(ADA10_ipd, ADA10, tipd_ADA10);
      VitalWireDelay(ADA9_ipd, ADA9, tipd_ADA9);
      VitalWireDelay(ADA8_ipd, ADA8, tipd_ADA8);
      VitalWireDelay(ADA7_ipd, ADA7, tipd_ADA7);
      VitalWireDelay(ADA6_ipd, ADA6, tipd_ADA6);
      VitalWireDelay(ADA5_ipd, ADA5, tipd_ADA5);
      VitalWireDelay(ADA4_ipd, ADA4, tipd_ADA4);
      VitalWireDelay(ADA3_ipd, ADA3, tipd_ADA3);
      VitalWireDelay(ADA2_ipd, ADA2, tipd_ADA2);
      VitalWireDelay(WEA_ipd, WEA, tipd_WEA);
      VitalWireDelay(CLKA_ipd, CLKA, tipd_CLKA);
      VitalWireDelay(OCLKA_ipd, OCLKA, tipd_OCLKA);
      VitalWireDelay(WEB_ipd, WEB, tipd_WEB);
      VitalWireDelay(DIB0_ipd, DIB0, tipd_DIB0);
      VitalWireDelay(DIB1_ipd, DIB1, tipd_DIB1);
      VitalWireDelay(DIB2_ipd, DIB2, tipd_DIB2);
      VitalWireDelay(DIB3_ipd, DIB3, tipd_DIB3);
    END BLOCK;

    --  Setup and Hold DELAYs
    SignalDelay : BLOCK
    BEGIN
      VitalSignalDelay(DIA3_dly, DIA3_ipd, tisd_DIA3_CLKA);
      VitalSignalDelay(DIA2_dly, DIA2_ipd, tisd_DIA2_CLKA);
      VitalSignalDelay(DIA1_dly, DIA1_ipd, tisd_DIA1_CLKA);
      VitalSignalDelay(DIA0_dly, DIA0_ipd, tisd_DIA0_CLKA);
      VitalSignalDelay(ADA13_dly, ADA13_ipd, tisd_ADA13_CLKA);
      VitalSignalDelay(ADA12_dly, ADA12_ipd, tisd_ADA12_CLKA);
      VitalSignalDelay(ADA11_dly, ADA11_ipd, tisd_ADA11_CLKA);
      VitalSignalDelay(ADA10_dly, ADA10_ipd, tisd_ADA10_CLKA);
      VitalSignalDelay(ADA9_dly, ADA9_ipd, tisd_ADA9_CLKA);
      VitalSignalDelay(ADA8_dly, ADA8_ipd, tisd_ADA8_CLKA);
      VitalSignalDelay(ADA7_dly, ADA7_ipd, tisd_ADA7_CLKA);
      VitalSignalDelay(ADA6_dly, ADA6_ipd, tisd_ADA6_CLKA);
      VitalSignalDelay(ADA5_dly, ADA5_ipd, tisd_ADA5_CLKA);
      VitalSignalDelay(ADA4_dly, ADA4_ipd, tisd_ADA4_CLKA);
      VitalSignalDelay(ADA3_dly, ADA3_ipd, tisd_ADA3_CLKA);
      VitalSignalDelay(ADA2_dly, ADA2_ipd, tisd_ADA2_CLKA);
      VitalSignalDelay(WEA_dly, WEA_ipd, tisd_WEA_CLKA);
      VitalSignalDelay(CLKA_dly, CLKA_ipd, ticd_CLKA);
    END BLOCK;

    VitalBehavior : PROCESS (DIA3_dly, DIA2_dly, DIA1_dly, DIA0_dly, ADA13_dly, 
      ADA12_dly, ADA11_dly, ADA10_dly, ADA9_dly, ADA8_dly, ADA7_dly, ADA6_dly, 
      ADA5_dly, ADA4_dly, ADA3_dly, ADA2_dly, DOA3_out, DOA2_out, DOA1_out, 
      DOA0_out, WEA_dly, CLKA_dly, OCLKA_ipd, WEB_ipd, DIB0_ipd, DIB1_ipd, 
      DIB2_ipd, DIB3_ipd)
    VARIABLE DOA3_zd         	: std_logic := 'X';
    VARIABLE DOA3_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOA2_zd         	: std_logic := 'X';
    VARIABLE DOA2_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOA1_zd         	: std_logic := 'X';
    VARIABLE DOA1_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOA0_zd         	: std_logic := 'X';
    VARIABLE DOA0_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_DIA3_CLKA       	: x01 := '0';
    VARIABLE DIA3_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA2_CLKA       	: x01 := '0';
    VARIABLE DIA2_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA1_CLKA       	: x01 := '0';
    VARIABLE DIA1_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA0_CLKA       	: x01 := '0';
    VARIABLE DIA0_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA13_CLKA       	: x01 := '0';
    VARIABLE ADA13_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA12_CLKA       	: x01 := '0';
    VARIABLE ADA12_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA11_CLKA       	: x01 := '0';
    VARIABLE ADA11_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA10_CLKA       	: x01 := '0';
    VARIABLE ADA10_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA9_CLKA       	: x01 := '0';
    VARIABLE ADA9_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA8_CLKA       	: x01 := '0';
    VARIABLE ADA8_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA7_CLKA       	: x01 := '0';
    VARIABLE ADA7_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA6_CLKA       	: x01 := '0';
    VARIABLE ADA6_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA5_CLKA       	: x01 := '0';
    VARIABLE ADA5_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA4_CLKA       	: x01 := '0';
    VARIABLE ADA4_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA3_CLKA       	: x01 := '0';
    VARIABLE ADA3_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA2_CLKA       	: x01 := '0';
    VARIABLE ADA2_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_WEA_CLKA       	: x01 := '0';
    VARIABLE WEA_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_CLKA_CLKA          	: x01 := '0';
    VARIABLE periodcheckinfo_CLKA	: VitalPeriodDataType;
    VARIABLE tviol_OCLKA_OCLKA          	: x01 := '0';
    VARIABLE periodcheckinfo_OCLKA	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalSetupHoldCheck (
        TestSignal => DIA3_dly,
        TestSignalName => "DIA3",
        TestDelay => tisd_DIA3_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA3_CLKA_noedge_negedge,
        SetupLow => tsetup_DIA3_CLKA_noedge_negedge,
        HoldHigh => thold_DIA3_CLKA_noedge_negedge,
        HoldLow => thold_DIA3_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA3_CLKA_TimingDatash,
        Violation => tviol_DIA3_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA2_dly,
        TestSignalName => "DIA2",
        TestDelay => tisd_DIA2_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA2_CLKA_noedge_negedge,
        SetupLow => tsetup_DIA2_CLKA_noedge_negedge,
        HoldHigh => thold_DIA2_CLKA_noedge_negedge,
        HoldLow => thold_DIA2_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA2_CLKA_TimingDatash,
        Violation => tviol_DIA2_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA1_dly,
        TestSignalName => "DIA1",
        TestDelay => tisd_DIA1_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA1_CLKA_noedge_negedge,
        SetupLow => tsetup_DIA1_CLKA_noedge_negedge,
        HoldHigh => thold_DIA1_CLKA_noedge_negedge,
        HoldLow => thold_DIA1_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA1_CLKA_TimingDatash,
        Violation => tviol_DIA1_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA0_dly,
        TestSignalName => "DIA0",
        TestDelay => tisd_DIA0_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA0_CLKA_noedge_negedge,
        SetupLow => tsetup_DIA0_CLKA_noedge_negedge,
        HoldHigh => thold_DIA0_CLKA_noedge_negedge,
        HoldLow => thold_DIA0_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA0_CLKA_TimingDatash,
        Violation => tviol_DIA0_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA13_dly,
        TestSignalName => "ADA13",
        TestDelay => tisd_ADA13_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA13_CLKA_noedge_negedge,
        SetupLow => tsetup_ADA13_CLKA_noedge_negedge,
        HoldHigh => thold_ADA13_CLKA_noedge_negedge,
        HoldLow => thold_ADA13_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA13_CLKA_TimingDatash,
        Violation => tviol_ADA13_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA12_dly,
        TestSignalName => "ADA12",
        TestDelay => tisd_ADA12_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA12_CLKA_noedge_negedge,
        SetupLow => tsetup_ADA12_CLKA_noedge_negedge,
        HoldHigh => thold_ADA12_CLKA_noedge_negedge,
        HoldLow => thold_ADA12_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA12_CLKA_TimingDatash,
        Violation => tviol_ADA12_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA11_dly,
        TestSignalName => "ADA11",
        TestDelay => tisd_ADA11_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA11_CLKA_noedge_negedge,
        SetupLow => tsetup_ADA11_CLKA_noedge_negedge,
        HoldHigh => thold_ADA11_CLKA_noedge_negedge,
        HoldLow => thold_ADA11_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA11_CLKA_TimingDatash,
        Violation => tviol_ADA11_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA10_dly,
        TestSignalName => "ADA10",
        TestDelay => tisd_ADA10_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA10_CLKA_noedge_negedge,
        SetupLow => tsetup_ADA10_CLKA_noedge_negedge,
        HoldHigh => thold_ADA10_CLKA_noedge_negedge,
        HoldLow => thold_ADA10_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA10_CLKA_TimingDatash,
        Violation => tviol_ADA10_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA9_dly,
        TestSignalName => "ADA9",
        TestDelay => tisd_ADA9_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA9_CLKA_noedge_negedge,
        SetupLow => tsetup_ADA9_CLKA_noedge_negedge,
        HoldHigh => thold_ADA9_CLKA_noedge_negedge,
        HoldLow => thold_ADA9_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA9_CLKA_TimingDatash,
        Violation => tviol_ADA9_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA8_dly,
        TestSignalName => "ADA8",
        TestDelay => tisd_ADA8_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA8_CLKA_noedge_negedge,
        SetupLow => tsetup_ADA8_CLKA_noedge_negedge,
        HoldHigh => thold_ADA8_CLKA_noedge_negedge,
        HoldLow => thold_ADA8_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA8_CLKA_TimingDatash,
        Violation => tviol_ADA8_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA7_dly,
        TestSignalName => "ADA7",
        TestDelay => tisd_ADA7_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA7_CLKA_noedge_negedge,
        SetupLow => tsetup_ADA7_CLKA_noedge_negedge,
        HoldHigh => thold_ADA7_CLKA_noedge_negedge,
        HoldLow => thold_ADA7_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA7_CLKA_TimingDatash,
        Violation => tviol_ADA7_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA6_dly,
        TestSignalName => "ADA6",
        TestDelay => tisd_ADA6_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA6_CLKA_noedge_negedge,
        SetupLow => tsetup_ADA6_CLKA_noedge_negedge,
        HoldHigh => thold_ADA6_CLKA_noedge_negedge,
        HoldLow => thold_ADA6_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA6_CLKA_TimingDatash,
        Violation => tviol_ADA6_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA5_dly,
        TestSignalName => "ADA5",
        TestDelay => tisd_ADA5_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA5_CLKA_noedge_negedge,
        SetupLow => tsetup_ADA5_CLKA_noedge_negedge,
        HoldHigh => thold_ADA5_CLKA_noedge_negedge,
        HoldLow => thold_ADA5_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA5_CLKA_TimingDatash,
        Violation => tviol_ADA5_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA4_dly,
        TestSignalName => "ADA4",
        TestDelay => tisd_ADA4_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA4_CLKA_noedge_negedge,
        SetupLow => tsetup_ADA4_CLKA_noedge_negedge,
        HoldHigh => thold_ADA4_CLKA_noedge_negedge,
        HoldLow => thold_ADA4_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA4_CLKA_TimingDatash,
        Violation => tviol_ADA4_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA3_dly,
        TestSignalName => "ADA3",
        TestDelay => tisd_ADA3_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA3_CLKA_noedge_negedge,
        SetupLow => tsetup_ADA3_CLKA_noedge_negedge,
        HoldHigh => thold_ADA3_CLKA_noedge_negedge,
        HoldLow => thold_ADA3_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA3_CLKA_TimingDatash,
        Violation => tviol_ADA3_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA2_dly,
        TestSignalName => "ADA2",
        TestDelay => tisd_ADA2_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA2_CLKA_noedge_negedge,
        SetupLow => tsetup_ADA2_CLKA_noedge_negedge,
        HoldHigh => thold_ADA2_CLKA_noedge_negedge,
        HoldLow => thold_ADA2_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA2_CLKA_TimingDatash,
        Violation => tviol_ADA2_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => WEA_dly,
        TestSignalName => "WEA",
        TestDelay => tisd_WEA_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_WEA_CLKA_noedge_negedge,
        SetupLow => tsetup_WEA_CLKA_noedge_negedge,
        HoldHigh => thold_WEA_CLKA_noedge_negedge,
        HoldLow => thold_WEA_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => WEA_CLKA_TimingDatash,
        Violation => tviol_WEA_CLKA,
        MsgSeverity => warning);
      VitalPeriodPulseCheck (
        TestSignal => CLKA_ipd,
        TestSignalName => "CLKA",
        Period => tperiod_CLKA,
        PulseWidthHigh => tpw_CLKA_posedge,
        PulseWidthLow => tpw_CLKA_negedge,
        PeriodData => periodcheckinfo_CLKA,
        Violation => tviol_CLKA_CLKA,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);
      VitalPeriodPulseCheck (
        TestSignal => OCLKA_ipd,
        TestSignalName => "OCLKA",
        Period => tperiod_OCLKA,
        PulseWidthHigh => tpw_OCLKA_posedge,
        PulseWidthLow => tpw_OCLKA_negedge,
        PeriodData => periodcheckinfo_OCLKA,
        Violation => tviol_OCLKA_OCLKA,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    DOA3_zd 	:= DOA3_out;
    DOA2_zd 	:= DOA2_out;
    DOA1_zd 	:= DOA1_out;
    DOA0_zd 	:= DOA0_out;

    VitalPathDelay01 (
      OutSignal => DOA3, OutSignalName => "DOA3", OutTemp => DOA3_zd,
      Paths      => (0 => (InputChangeTime => CLKA_dly'last_event,
                           PathDelay => tpd_CLKA_DOA3,
                           PathCondition => TRUE)),
      GlitchData => DOA3_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOA2, OutSignalName => "DOA2", OutTemp => DOA2_zd,
      Paths      => (0 => (InputChangeTime => CLKA_dly'last_event,
                           PathDelay => tpd_CLKA_DOA2,
                           PathCondition => TRUE)),
      GlitchData => DOA2_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOA1, OutSignalName => "DOA1", OutTemp => DOA1_zd,
      Paths      => (0 => (InputChangeTime => CLKA_dly'last_event,
                           PathDelay => tpd_CLKA_DOA1,
                           PathCondition => TRUE)),
      GlitchData => DOA1_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOA0, OutSignalName => "DOA0", OutTemp => DOA0_zd,
      Paths      => (0 => (InputChangeTime => CLKA_dly'last_event,
                           PathDelay => tpd_CLKA_DOA0,
                           PathCondition => TRUE)),
      GlitchData => DOA0_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity DP16KC0007
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity DP16KC0007 is
    port (CEA: in Std_logic; OCEA: in Std_logic; CLKA: in Std_logic; 
          WEA: in Std_logic; CSA0: in Std_logic; CSA1: in Std_logic; 
          CSA2: in Std_logic; RSTA: in Std_logic; CEB: in Std_logic; 
          OCEB: in Std_logic; CLKB: in Std_logic; WEB: in Std_logic; 
          CSB0: in Std_logic; CSB1: in Std_logic; CSB2: in Std_logic; 
          RSTB: in Std_logic; DIA0: in Std_logic; DIA1: in Std_logic; 
          DIA2: in Std_logic; DIA3: in Std_logic; DIA4: in Std_logic; 
          DIA5: in Std_logic; DIA6: in Std_logic; DIA7: in Std_logic; 
          DIA8: in Std_logic; DIA9: in Std_logic; DIA10: in Std_logic; 
          DIA11: in Std_logic; DIA12: in Std_logic; DIA13: in Std_logic; 
          DIA14: in Std_logic; DIA15: in Std_logic; DIA16: in Std_logic; 
          DIA17: in Std_logic; ADA0: in Std_logic; ADA1: in Std_logic; 
          ADA2: in Std_logic; ADA3: in Std_logic; ADA4: in Std_logic; 
          ADA5: in Std_logic; ADA6: in Std_logic; ADA7: in Std_logic; 
          ADA8: in Std_logic; ADA9: in Std_logic; ADA10: in Std_logic; 
          ADA11: in Std_logic; ADA12: in Std_logic; ADA13: in Std_logic; 
          DIB0: in Std_logic; DIB1: in Std_logic; DIB2: in Std_logic; 
          DIB3: in Std_logic; DIB4: in Std_logic; DIB5: in Std_logic; 
          DIB6: in Std_logic; DIB7: in Std_logic; DIB8: in Std_logic; 
          DIB9: in Std_logic; DIB10: in Std_logic; DIB11: in Std_logic; 
          DIB12: in Std_logic; DIB13: in Std_logic; DIB14: in Std_logic; 
          DIB15: in Std_logic; DIB16: in Std_logic; DIB17: in Std_logic; 
          ADB0: in Std_logic; ADB1: in Std_logic; ADB2: in Std_logic; 
          ADB3: in Std_logic; ADB4: in Std_logic; ADB5: in Std_logic; 
          ADB6: in Std_logic; ADB7: in Std_logic; ADB8: in Std_logic; 
          ADB9: in Std_logic; ADB10: in Std_logic; ADB11: in Std_logic; 
          ADB12: in Std_logic; ADB13: in Std_logic; DOA0: out Std_logic; 
          DOA1: out Std_logic; DOA2: out Std_logic; DOA3: out Std_logic; 
          DOA4: out Std_logic; DOA5: out Std_logic; DOA6: out Std_logic; 
          DOA7: out Std_logic; DOA8: out Std_logic; DOA9: out Std_logic; 
          DOA10: out Std_logic; DOA11: out Std_logic; DOA12: out Std_logic; 
          DOA13: out Std_logic; DOA14: out Std_logic; DOA15: out Std_logic; 
          DOA16: out Std_logic; DOA17: out Std_logic; DOB0: out Std_logic; 
          DOB1: out Std_logic; DOB2: out Std_logic; DOB3: out Std_logic; 
          DOB4: out Std_logic; DOB5: out Std_logic; DOB6: out Std_logic; 
          DOB7: out Std_logic; DOB8: out Std_logic; DOB9: out Std_logic; 
          DOB10: out Std_logic; DOB11: out Std_logic; DOB12: out Std_logic; 
          DOB13: out Std_logic; DOB14: out Std_logic; DOB15: out Std_logic; 
          DOB16: out Std_logic; DOB17: out Std_logic);

    ATTRIBUTE Vital_Level0 OF DP16KC0007 : ENTITY IS TRUE;

  end DP16KC0007;

  architecture Structure of DP16KC0007 is
    component DP16KC
      generic (CSDECODE_A: String; CSDECODE_B: String; DATA_WIDTH_A: INTEGER; 
               DATA_WIDTH_B: INTEGER; GSR: String; INITVAL_00: String; 
               INITVAL_01: String; INITVAL_02: String; INITVAL_03: String; 
               INITVAL_04: String; INITVAL_05: String; INITVAL_06: String; 
               INITVAL_07: String; INITVAL_08: String; INITVAL_09: String; 
               INITVAL_0A: String; INITVAL_0B: String; INITVAL_0C: String; 
               INITVAL_0D: String; INITVAL_0E: String; INITVAL_0F: String; 
               INITVAL_10: String; INITVAL_11: String; INITVAL_12: String; 
               INITVAL_13: String; INITVAL_14: String; INITVAL_15: String; 
               INITVAL_16: String; INITVAL_17: String; INITVAL_18: String; 
               INITVAL_19: String; INITVAL_1A: String; INITVAL_1B: String; 
               INITVAL_1C: String; INITVAL_1D: String; INITVAL_1E: String; 
               INITVAL_1F: String; INITVAL_20: String; INITVAL_21: String; 
               INITVAL_22: String; INITVAL_23: String; INITVAL_24: String; 
               INITVAL_25: String; INITVAL_26: String; INITVAL_27: String; 
               INITVAL_28: String; INITVAL_29: String; INITVAL_2A: String; 
               INITVAL_2B: String; INITVAL_2C: String; INITVAL_2D: String; 
               INITVAL_2E: String; INITVAL_2F: String; INITVAL_30: String; 
               INITVAL_31: String; INITVAL_32: String; INITVAL_33: String; 
               INITVAL_34: String; INITVAL_35: String; INITVAL_36: String; 
               INITVAL_37: String; INITVAL_38: String; INITVAL_39: String; 
               INITVAL_3A: String; INITVAL_3B: String; INITVAL_3C: String; 
               INITVAL_3D: String; INITVAL_3E: String; INITVAL_3F: String; 
               REGMODE_A: String; REGMODE_B: String; WRITEMODE_A: String; 
               WRITEMODE_B: String);
      port (DIA0: in Std_logic; DIA1: in Std_logic; DIA2: in Std_logic; 
            DIA3: in Std_logic; DIA4: in Std_logic; DIA5: in Std_logic; 
            DIA6: in Std_logic; DIA7: in Std_logic; DIA8: in Std_logic; 
            DIA9: in Std_logic; DIA10: in Std_logic; DIA11: in Std_logic; 
            DIA12: in Std_logic; DIA13: in Std_logic; DIA14: in Std_logic; 
            DIA15: in Std_logic; DIA16: in Std_logic; DIA17: in Std_logic; 
            ADA0: in Std_logic; ADA1: in Std_logic; ADA2: in Std_logic; 
            ADA3: in Std_logic; ADA4: in Std_logic; ADA5: in Std_logic; 
            ADA6: in Std_logic; ADA7: in Std_logic; ADA8: in Std_logic; 
            ADA9: in Std_logic; ADA10: in Std_logic; ADA11: in Std_logic; 
            ADA12: in Std_logic; ADA13: in Std_logic; CEA: in Std_logic; 
            CLKA: in Std_logic; OCEA: in Std_logic; WEA: in Std_logic; 
            CSA0: in Std_logic; CSA1: in Std_logic; CSA2: in Std_logic; 
            RSTA: in Std_logic; DIB0: in Std_logic; DIB1: in Std_logic; 
            DIB2: in Std_logic; DIB3: in Std_logic; DIB4: in Std_logic; 
            DIB5: in Std_logic; DIB6: in Std_logic; DIB7: in Std_logic; 
            DIB8: in Std_logic; DIB9: in Std_logic; DIB10: in Std_logic; 
            DIB11: in Std_logic; DIB12: in Std_logic; DIB13: in Std_logic; 
            DIB14: in Std_logic; DIB15: in Std_logic; DIB16: in Std_logic; 
            DIB17: in Std_logic; ADB0: in Std_logic; ADB1: in Std_logic; 
            ADB2: in Std_logic; ADB3: in Std_logic; ADB4: in Std_logic; 
            ADB5: in Std_logic; ADB6: in Std_logic; ADB7: in Std_logic; 
            ADB8: in Std_logic; ADB9: in Std_logic; ADB10: in Std_logic; 
            ADB11: in Std_logic; ADB12: in Std_logic; ADB13: in Std_logic; 
            CEB: in Std_logic; CLKB: in Std_logic; OCEB: in Std_logic; 
            WEB: in Std_logic; CSB0: in Std_logic; CSB1: in Std_logic; 
            CSB2: in Std_logic; RSTB: in Std_logic; DOA0: out Std_logic; 
            DOA1: out Std_logic; DOA2: out Std_logic; DOA3: out Std_logic; 
            DOA4: out Std_logic; DOA5: out Std_logic; DOA6: out Std_logic; 
            DOA7: out Std_logic; DOA8: out Std_logic; DOA9: out Std_logic; 
            DOA10: out Std_logic; DOA11: out Std_logic; DOA12: out Std_logic; 
            DOA13: out Std_logic; DOA14: out Std_logic; DOA15: out Std_logic; 
            DOA16: out Std_logic; DOA17: out Std_logic; DOB0: out Std_logic; 
            DOB1: out Std_logic; DOB2: out Std_logic; DOB3: out Std_logic; 
            DOB4: out Std_logic; DOB5: out Std_logic; DOB6: out Std_logic; 
            DOB7: out Std_logic; DOB8: out Std_logic; DOB9: out Std_logic; 
            DOB10: out Std_logic; DOB11: out Std_logic; DOB12: out Std_logic; 
            DOB13: out Std_logic; DOB14: out Std_logic; DOB15: out Std_logic; 
            DOB16: out Std_logic; DOB17: out Std_logic);
    end component;
  begin
    INST10: DP16KC
      generic map (CSDECODE_A => "0b000", CSDECODE_B => "0b111", 
                   DATA_WIDTH_A => 4, DATA_WIDTH_B => 4, GSR => "DISABLED", 
                   INITVAL_00 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_01 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_02 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_03 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_04 => "0x01C0D126011EA0D1280F1C80E060071C0E40007E01C000880E1C0E00600E080E501EE401C301CA40"
                   , 
                   INITVAL_05 => "0x1880E100081880E000AE01C00118301C00A1C080010C5000F001604000B001640016030005E01C0E"
                   , 
                   INITVAL_06 => "0x1D8001DC000E0E01C840100201C0401DE060CC660CC0E00E02000D00E8501C0E00E0740A0E8000E8"
                   , 
                   INITVAL_07 => "0x080E01C000000A5060E80040E01C0E0840E000E00100E010C401C020103306633006501DC0C100E0"
                   , 
                   INITVAL_08 => "0x0140F0E00B0008A000A20A01001C8C01080080100140D1A0E4080EE000E00880016A0E000B5000B0"
                   , 
                   INITVAL_09 => "0x0060E010001A8401C007000E5080801C00E000E01C850100E001C001C0E40A0130100F0E00A1F400"
                   , 
                   INITVAL_0A => "0x0000D0880001A401C00E0000E0E0E00E00D040E001C0000A0E000E0040E0000B201C0D1E0B00800F"
                   , 
                   INITVAL_0B => "0x0E0A00140E010001C0DF1800A018CD000BF1DA08000001B200168401C0EE0000E00070000B000054"
                   , 
                   INITVAL_0C => "0x00AC0014601C00001C401C00E000B01C0501C00E08A0E000E01C0080A80E000E40A0101FC0E1E080"
                   , 
                   INITVAL_0D => "0x0E40E01C301C0001C000016201C000000501C00E0000001C501C00E0000E040E0180201C02012070"
                   , 
                   INITVAL_0E => "0x01400160E40A0E001C0000EE0140E001C00000001607017CDE014001C0E000E0D1C0001C0FA01C0F"
                   , 
                   INITVAL_0F => "0x01C01000071B6A01C00E06A000E00B0680E000E0000501C00E00080014081800E000E40A0E01600A"
                   , 
                   INITVAL_10 => "0x1CA0E000E001EA001C0B10A0E000E3080801F4C01FEA003E7C00000140F0140CF160AD0160A10060"
                   , 
                   INITVAL_11 => "0x0A8001E00F000E00AA001E04401C00000000000E00000010CB0EC011BC00000E001C00080601C0F0"
                   , 
                   INITVAL_12 => "0x04000000D20000D0A00E0000E1DC060CC001400008820000001C0E0120E5080E0000C000E601C00E"
                   , 
                   INITVAL_13 => "0x0A800180D4080E001C050AA0F00070040E016A4001C00004000000001A0501C0E0000E01600080E0"
                   , 
                   INITVAL_14 => "0x0140000052000FC01EA001E0E000B201C67000E01200E0A60501EA4040EE00070016001C40E000EE"
                   , 
                   INITVAL_15 => "0x1C00E000B0080E001C00160E0000E601C000060001A501C0001DC301C00B0A8001C00001CE0000E0"
                   , 
                   INITVAL_16 => "0x0000E000001FC00000040160E000501C0001D8001C40E100E801EE01C08C0140E0860E0140001C00"
                   , 
                   INITVAL_17 => "0x16801000A01C00F00040000501C0E01C00E01C0E01ADD1BADD0040E01EE001C001C0E00AA0E0000E"
                   , 
                   INITVAL_18 => "0x0084001C0A0160F14000008401C0000000014000000E0160E000A01000F01A00F000D001E0E01800"
                   , 
                   INITVAL_19 => "0x140D0000A01C00E01C080140001A0E000E01FC0E000E00005800000000001400E0000E000FE0000E"
                   , 
                   INITVAL_1A => "0x1C04401C001C0401C0E0188401C0E0188501C0E0180401C00E1C80F1000501C04080E00002A10006"
                   , 
                   INITVAL_1B => "0x01C00000401DC0E0000E040E01C0001C40E01C0001C54010040A0E010004010001C80E0004501C00"
                   , 
                   INITVAL_1C => "0x01C001A844002001C40E000B501C0001C200200B01C0401C0001C000A80E000E0008501C0001C054"
                   , 
                   INITVAL_1D => "0x0E4001C8000260F026000EA401C80E04015060ED0080800A0E1860110A0E10A010801201C5400204"
                   , 
                   INITVAL_1E => "0x0A0E401C401C0000160408A0E080E501C401C0401C80E18A401660E1A608180301DA501C04001420"
                   , 
                   INITVAL_1F => "0x0A00F0CA010000D0CA010C01601C00018E7080E00000B0EA5001E060A00B0EA001EE5001675000F7"
                   , 
                   INITVAL_20 => "0x0000D0CA0E000F00CA001E6401C00F00E5001E6501C00000B608A001EC401C00E0CC5001E75000F7"
                   , 
                   INITVAL_21 => "0x000E00000E00E600000401C020EE40000401C00E000E001C000EA501C0020EC760CE220A0000C0E0"
                   , 
                   INITVAL_22 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_23 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_24 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_25 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_26 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_27 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_28 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_29 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_2A => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_2B => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_2C => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_2D => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_2E => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_2F => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_30 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_31 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_32 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_33 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_34 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_35 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_36 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_37 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_38 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_39 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_3A => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_3B => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_3C => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_3D => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_3E => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_3F => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , REGMODE_A => "NOREG", REGMODE_B => "NOREG", 
                   WRITEMODE_A => "NORMAL", WRITEMODE_B => "NORMAL")
      port map (DIA0=>DIA0, DIA1=>DIA1, DIA2=>DIA2, DIA3=>DIA3, DIA4=>DIA4, 
                DIA5=>DIA5, DIA6=>DIA6, DIA7=>DIA7, DIA8=>DIA8, DIA9=>DIA9, 
                DIA10=>DIA10, DIA11=>DIA11, DIA12=>DIA12, DIA13=>DIA13, 
                DIA14=>DIA14, DIA15=>DIA15, DIA16=>DIA16, DIA17=>DIA17, 
                ADA0=>ADA0, ADA1=>ADA1, ADA2=>ADA2, ADA3=>ADA3, ADA4=>ADA4, 
                ADA5=>ADA5, ADA6=>ADA6, ADA7=>ADA7, ADA8=>ADA8, ADA9=>ADA9, 
                ADA10=>ADA10, ADA11=>ADA11, ADA12=>ADA12, ADA13=>ADA13, 
                CEA=>CEA, CLKA=>CLKA, OCEA=>OCEA, WEA=>WEA, CSA0=>CSA0, 
                CSA1=>CSA1, CSA2=>CSA2, RSTA=>RSTA, DIB0=>DIB0, DIB1=>DIB1, 
                DIB2=>DIB2, DIB3=>DIB3, DIB4=>DIB4, DIB5=>DIB5, DIB6=>DIB6, 
                DIB7=>DIB7, DIB8=>DIB8, DIB9=>DIB9, DIB10=>DIB10, DIB11=>DIB11, 
                DIB12=>DIB12, DIB13=>DIB13, DIB14=>DIB14, DIB15=>DIB15, 
                DIB16=>DIB16, DIB17=>DIB17, ADB0=>ADB0, ADB1=>ADB1, ADB2=>ADB2, 
                ADB3=>ADB3, ADB4=>ADB4, ADB5=>ADB5, ADB6=>ADB6, ADB7=>ADB7, 
                ADB8=>ADB8, ADB9=>ADB9, ADB10=>ADB10, ADB11=>ADB11, 
                ADB12=>ADB12, ADB13=>ADB13, CEB=>CEB, CLKB=>CLKB, OCEB=>OCEB, 
                WEB=>WEB, CSB0=>CSB0, CSB1=>CSB1, CSB2=>CSB2, RSTB=>RSTB, 
                DOA0=>DOA0, DOA1=>DOA1, DOA2=>DOA2, DOA3=>DOA3, DOA4=>DOA4, 
                DOA5=>DOA5, DOA6=>DOA6, DOA7=>DOA7, DOA8=>DOA8, DOA9=>DOA9, 
                DOA10=>DOA10, DOA11=>DOA11, DOA12=>DOA12, DOA13=>DOA13, 
                DOA14=>DOA14, DOA15=>DOA15, DOA16=>DOA16, DOA17=>DOA17, 
                DOB0=>DOB0, DOB1=>DOB1, DOB2=>DOB2, DOB3=>DOB3, DOB4=>DOB4, 
                DOB5=>DOB5, DOB6=>DOB6, DOB7=>DOB7, DOB8=>DOB8, DOB9=>DOB9, 
                DOB10=>DOB10, DOB11=>DOB11, DOB12=>DOB12, DOB13=>DOB13, 
                DOB14=>DOB14, DOB15=>DOB15, DOB16=>DOB16, DOB17=>DOB17);
  end Structure;

-- entity uForth_uForthMem_pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_3_4
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity uForth_uForthMem_pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_3_4 is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;

        InstancePath  	: string := "uForth_uForthMem_pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_3_4"
        ;

      tipd_DIA3  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA2  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA1  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA0  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA13  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA12  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA11  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA10  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA9  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA8  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA7  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA6  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA5  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA4  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA3  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA2  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_WEA  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_CLKA  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_OCLKA  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_WEB  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIB0  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIB1  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIB2  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIB3  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLKA_DOA3	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLKA_DOA2	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLKA_DOA1	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLKA_DOA0	 : VitalDelayType01 := (0 ns, 0 ns);
      tperiod_CLKA 	: VitalDelayType := 0 ns;
      tpw_CLKA_posedge	: VitalDelayType := 0 ns;
      tpw_CLKA_negedge	: VitalDelayType := 0 ns;
      tperiod_OCLKA 	: VitalDelayType := 0 ns;
      tpw_OCLKA_posedge	: VitalDelayType := 0 ns;
      tpw_OCLKA_negedge	: VitalDelayType := 0 ns;
      ticd_CLKA	: VitalDelayType := 0 ns;
      tisd_DIA3_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA3_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_DIA3_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_DIA2_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA2_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_DIA2_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_DIA1_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA1_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_DIA1_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_DIA0_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA0_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_DIA0_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADA13_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA13_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADA13_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADA12_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA12_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADA12_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADA11_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA11_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADA11_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADA10_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA10_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADA10_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADA9_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA9_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADA9_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADA8_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA8_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADA8_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADA7_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA7_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADA7_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADA6_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA6_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADA6_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADA5_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA5_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADA5_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADA4_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA4_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADA4_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADA3_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA3_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADA3_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADA2_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA2_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADA2_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_WEA_CLKA	: VitalDelayType := 0 ns;
      tsetup_WEA_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_WEA_CLKA_noedge_negedge	: VitalDelayType := 0 ns);

    port (DIA3: in Std_logic; DIA2: in Std_logic; DIA1: in Std_logic; 
          DIA0: in Std_logic; ADA13: in Std_logic; ADA12: in Std_logic; 
          ADA11: in Std_logic; ADA10: in Std_logic; ADA9: in Std_logic; 
          ADA8: in Std_logic; ADA7: in Std_logic; ADA6: in Std_logic; 
          ADA5: in Std_logic; ADA4: in Std_logic; ADA3: in Std_logic; 
          ADA2: in Std_logic; DOA3: out Std_logic; DOA2: out Std_logic; 
          DOA1: out Std_logic; DOA0: out Std_logic; WEA: in Std_logic; 
          CLKA: in Std_logic; OCLKA: in Std_logic; WEB: in Std_logic; 
          DIB0: in Std_logic; DIB1: in Std_logic; DIB2: in Std_logic; 
          DIB3: in Std_logic);


          ATTRIBUTE Vital_Level0 OF uForth_uForthMem_pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_3_4 : ENTITY IS TRUE;

  end uForth_uForthMem_pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_3_4;


    architecture Structure of uForth_uForthMem_pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_3_4 is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal DIA3_ipd 	: std_logic := 'X';
    signal DIA3_dly 	: std_logic := 'X';
    signal DIA2_ipd 	: std_logic := 'X';
    signal DIA2_dly 	: std_logic := 'X';
    signal DIA1_ipd 	: std_logic := 'X';
    signal DIA1_dly 	: std_logic := 'X';
    signal DIA0_ipd 	: std_logic := 'X';
    signal DIA0_dly 	: std_logic := 'X';
    signal ADA13_ipd 	: std_logic := 'X';
    signal ADA13_dly 	: std_logic := 'X';
    signal ADA12_ipd 	: std_logic := 'X';
    signal ADA12_dly 	: std_logic := 'X';
    signal ADA11_ipd 	: std_logic := 'X';
    signal ADA11_dly 	: std_logic := 'X';
    signal ADA10_ipd 	: std_logic := 'X';
    signal ADA10_dly 	: std_logic := 'X';
    signal ADA9_ipd 	: std_logic := 'X';
    signal ADA9_dly 	: std_logic := 'X';
    signal ADA8_ipd 	: std_logic := 'X';
    signal ADA8_dly 	: std_logic := 'X';
    signal ADA7_ipd 	: std_logic := 'X';
    signal ADA7_dly 	: std_logic := 'X';
    signal ADA6_ipd 	: std_logic := 'X';
    signal ADA6_dly 	: std_logic := 'X';
    signal ADA5_ipd 	: std_logic := 'X';
    signal ADA5_dly 	: std_logic := 'X';
    signal ADA4_ipd 	: std_logic := 'X';
    signal ADA4_dly 	: std_logic := 'X';
    signal ADA3_ipd 	: std_logic := 'X';
    signal ADA3_dly 	: std_logic := 'X';
    signal ADA2_ipd 	: std_logic := 'X';
    signal ADA2_dly 	: std_logic := 'X';
    signal DOA3_out 	: std_logic := 'X';
    signal DOA2_out 	: std_logic := 'X';
    signal DOA1_out 	: std_logic := 'X';
    signal DOA0_out 	: std_logic := 'X';
    signal WEA_ipd 	: std_logic := 'X';
    signal WEA_dly 	: std_logic := 'X';
    signal CLKA_ipd 	: std_logic := 'X';
    signal CLKA_dly 	: std_logic := 'X';
    signal OCLKA_ipd 	: std_logic := 'X';
    signal WEB_ipd 	: std_logic := 'X';
    signal DIB0_ipd 	: std_logic := 'X';
    signal DIB1_ipd 	: std_logic := 'X';
    signal DIB2_ipd 	: std_logic := 'X';
    signal DIB3_ipd 	: std_logic := 'X';

    signal VCCI: Std_logic;
    signal OCLKA_NOTIN: Std_logic;
    signal GNDI: Std_logic;
    component inverter
      port (I: in Std_logic; Z: out Std_logic);
    end component;
    component gndB
      port (PWR0: out Std_logic);
    end component;
    component vcc
      port (PWR1: out Std_logic);
    end component;
    component DP16KC0007
      port (CEA: in Std_logic; OCEA: in Std_logic; CLKA: in Std_logic; 
            WEA: in Std_logic; CSA0: in Std_logic; CSA1: in Std_logic; 
            CSA2: in Std_logic; RSTA: in Std_logic; CEB: in Std_logic; 
            OCEB: in Std_logic; CLKB: in Std_logic; WEB: in Std_logic; 
            CSB0: in Std_logic; CSB1: in Std_logic; CSB2: in Std_logic; 
            RSTB: in Std_logic; DIA0: in Std_logic; DIA1: in Std_logic; 
            DIA2: in Std_logic; DIA3: in Std_logic; DIA4: in Std_logic; 
            DIA5: in Std_logic; DIA6: in Std_logic; DIA7: in Std_logic; 
            DIA8: in Std_logic; DIA9: in Std_logic; DIA10: in Std_logic; 
            DIA11: in Std_logic; DIA12: in Std_logic; DIA13: in Std_logic; 
            DIA14: in Std_logic; DIA15: in Std_logic; DIA16: in Std_logic; 
            DIA17: in Std_logic; ADA0: in Std_logic; ADA1: in Std_logic; 
            ADA2: in Std_logic; ADA3: in Std_logic; ADA4: in Std_logic; 
            ADA5: in Std_logic; ADA6: in Std_logic; ADA7: in Std_logic; 
            ADA8: in Std_logic; ADA9: in Std_logic; ADA10: in Std_logic; 
            ADA11: in Std_logic; ADA12: in Std_logic; ADA13: in Std_logic; 
            DIB0: in Std_logic; DIB1: in Std_logic; DIB2: in Std_logic; 
            DIB3: in Std_logic; DIB4: in Std_logic; DIB5: in Std_logic; 
            DIB6: in Std_logic; DIB7: in Std_logic; DIB8: in Std_logic; 
            DIB9: in Std_logic; DIB10: in Std_logic; DIB11: in Std_logic; 
            DIB12: in Std_logic; DIB13: in Std_logic; DIB14: in Std_logic; 
            DIB15: in Std_logic; DIB16: in Std_logic; DIB17: in Std_logic; 
            ADB0: in Std_logic; ADB1: in Std_logic; ADB2: in Std_logic; 
            ADB3: in Std_logic; ADB4: in Std_logic; ADB5: in Std_logic; 
            ADB6: in Std_logic; ADB7: in Std_logic; ADB8: in Std_logic; 
            ADB9: in Std_logic; ADB10: in Std_logic; ADB11: in Std_logic; 
            ADB12: in Std_logic; ADB13: in Std_logic; DOA0: out Std_logic; 
            DOA1: out Std_logic; DOA2: out Std_logic; DOA3: out Std_logic; 
            DOA4: out Std_logic; DOA5: out Std_logic; DOA6: out Std_logic; 
            DOA7: out Std_logic; DOA8: out Std_logic; DOA9: out Std_logic; 
            DOA10: out Std_logic; DOA11: out Std_logic; DOA12: out Std_logic; 
            DOA13: out Std_logic; DOA14: out Std_logic; DOA15: out Std_logic; 
            DOA16: out Std_logic; DOA17: out Std_logic; DOB0: out Std_logic; 
            DOB1: out Std_logic; DOB2: out Std_logic; DOB3: out Std_logic; 
            DOB4: out Std_logic; DOB5: out Std_logic; DOB6: out Std_logic; 
            DOB7: out Std_logic; DOB8: out Std_logic; DOB9: out Std_logic; 
            DOB10: out Std_logic; DOB11: out Std_logic; DOB12: out Std_logic; 
            DOB13: out Std_logic; DOB14: out Std_logic; DOB15: out Std_logic; 
            DOB16: out Std_logic; DOB17: out Std_logic);
    end component;
  begin

      uForth_uForthMem_pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_3_4_DP16KC: DP16KC0007
      port map (CEA=>VCCI, OCEA=>VCCI, CLKA=>OCLKA_NOTIN, WEA=>WEA_dly, 
                CSA0=>GNDI, CSA1=>GNDI, CSA2=>GNDI, RSTA=>GNDI, CEB=>VCCI, 
                OCEB=>VCCI, CLKB=>GNDI, WEB=>WEB_ipd, CSB0=>GNDI, CSB1=>GNDI, 
                CSB2=>GNDI, RSTB=>GNDI, DIA0=>DIA0_dly, DIA1=>DIA1_dly, 
                DIA2=>DIA2_dly, DIA3=>DIA3_dly, DIA4=>GNDI, DIA5=>GNDI, 
                DIA6=>GNDI, DIA7=>GNDI, DIA8=>GNDI, DIA9=>GNDI, DIA10=>GNDI, 
                DIA11=>GNDI, DIA12=>GNDI, DIA13=>GNDI, DIA14=>GNDI, 
                DIA15=>GNDI, DIA16=>GNDI, DIA17=>GNDI, ADA0=>GNDI, ADA1=>GNDI, 
                ADA2=>ADA2_dly, ADA3=>ADA3_dly, ADA4=>ADA4_dly, ADA5=>ADA5_dly, 
                ADA6=>ADA6_dly, ADA7=>ADA7_dly, ADA8=>ADA8_dly, ADA9=>ADA9_dly, 
                ADA10=>ADA10_dly, ADA11=>ADA11_dly, ADA12=>ADA12_dly, 
                ADA13=>ADA13_dly, DIB0=>DIB0_ipd, DIB1=>DIB1_ipd, 
                DIB2=>DIB2_ipd, DIB3=>DIB3_ipd, DIB4=>GNDI, DIB5=>GNDI, 
                DIB6=>GNDI, DIB7=>GNDI, DIB8=>GNDI, DIB9=>GNDI, DIB10=>GNDI, 
                DIB11=>GNDI, DIB12=>GNDI, DIB13=>GNDI, DIB14=>GNDI, 
                DIB15=>GNDI, DIB16=>GNDI, DIB17=>GNDI, ADB0=>GNDI, ADB1=>GNDI, 
                ADB2=>GNDI, ADB3=>GNDI, ADB4=>GNDI, ADB5=>GNDI, ADB6=>GNDI, 
                ADB7=>GNDI, ADB8=>GNDI, ADB9=>GNDI, ADB10=>GNDI, ADB11=>GNDI, 
                ADB12=>GNDI, ADB13=>GNDI, DOA0=>DOA0_out, DOA1=>DOA1_out, 
                DOA2=>DOA2_out, DOA3=>DOA3_out, DOA4=>open, DOA5=>open, 
                DOA6=>open, DOA7=>open, DOA8=>open, DOA9=>open, DOA10=>open, 
                DOA11=>open, DOA12=>open, DOA13=>open, DOA14=>open, 
                DOA15=>open, DOA16=>open, DOA17=>open, DOB0=>open, DOB1=>open, 
                DOB2=>open, DOB3=>open, DOB4=>open, DOB5=>open, DOB6=>open, 
                DOB7=>open, DOB8=>open, DOB9=>open, DOB10=>open, DOB11=>open, 
                DOB12=>open, DOB13=>open, DOB14=>open, DOB15=>open, 
                DOB16=>open, DOB17=>open);
    DRIVEVCC: vcc
      port map (PWR1=>VCCI);
    OCLKA_INVERTERIN: inverter
      port map (I=>CLKA_dly, Z=>OCLKA_NOTIN);
    DRIVEGND: gndB
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(DIA3_ipd, DIA3, tipd_DIA3);
      VitalWireDelay(DIA2_ipd, DIA2, tipd_DIA2);
      VitalWireDelay(DIA1_ipd, DIA1, tipd_DIA1);
      VitalWireDelay(DIA0_ipd, DIA0, tipd_DIA0);
      VitalWireDelay(ADA13_ipd, ADA13, tipd_ADA13);
      VitalWireDelay(ADA12_ipd, ADA12, tipd_ADA12);
      VitalWireDelay(ADA11_ipd, ADA11, tipd_ADA11);
      VitalWireDelay(ADA10_ipd, ADA10, tipd_ADA10);
      VitalWireDelay(ADA9_ipd, ADA9, tipd_ADA9);
      VitalWireDelay(ADA8_ipd, ADA8, tipd_ADA8);
      VitalWireDelay(ADA7_ipd, ADA7, tipd_ADA7);
      VitalWireDelay(ADA6_ipd, ADA6, tipd_ADA6);
      VitalWireDelay(ADA5_ipd, ADA5, tipd_ADA5);
      VitalWireDelay(ADA4_ipd, ADA4, tipd_ADA4);
      VitalWireDelay(ADA3_ipd, ADA3, tipd_ADA3);
      VitalWireDelay(ADA2_ipd, ADA2, tipd_ADA2);
      VitalWireDelay(WEA_ipd, WEA, tipd_WEA);
      VitalWireDelay(CLKA_ipd, CLKA, tipd_CLKA);
      VitalWireDelay(OCLKA_ipd, OCLKA, tipd_OCLKA);
      VitalWireDelay(WEB_ipd, WEB, tipd_WEB);
      VitalWireDelay(DIB0_ipd, DIB0, tipd_DIB0);
      VitalWireDelay(DIB1_ipd, DIB1, tipd_DIB1);
      VitalWireDelay(DIB2_ipd, DIB2, tipd_DIB2);
      VitalWireDelay(DIB3_ipd, DIB3, tipd_DIB3);
    END BLOCK;

    --  Setup and Hold DELAYs
    SignalDelay : BLOCK
    BEGIN
      VitalSignalDelay(DIA3_dly, DIA3_ipd, tisd_DIA3_CLKA);
      VitalSignalDelay(DIA2_dly, DIA2_ipd, tisd_DIA2_CLKA);
      VitalSignalDelay(DIA1_dly, DIA1_ipd, tisd_DIA1_CLKA);
      VitalSignalDelay(DIA0_dly, DIA0_ipd, tisd_DIA0_CLKA);
      VitalSignalDelay(ADA13_dly, ADA13_ipd, tisd_ADA13_CLKA);
      VitalSignalDelay(ADA12_dly, ADA12_ipd, tisd_ADA12_CLKA);
      VitalSignalDelay(ADA11_dly, ADA11_ipd, tisd_ADA11_CLKA);
      VitalSignalDelay(ADA10_dly, ADA10_ipd, tisd_ADA10_CLKA);
      VitalSignalDelay(ADA9_dly, ADA9_ipd, tisd_ADA9_CLKA);
      VitalSignalDelay(ADA8_dly, ADA8_ipd, tisd_ADA8_CLKA);
      VitalSignalDelay(ADA7_dly, ADA7_ipd, tisd_ADA7_CLKA);
      VitalSignalDelay(ADA6_dly, ADA6_ipd, tisd_ADA6_CLKA);
      VitalSignalDelay(ADA5_dly, ADA5_ipd, tisd_ADA5_CLKA);
      VitalSignalDelay(ADA4_dly, ADA4_ipd, tisd_ADA4_CLKA);
      VitalSignalDelay(ADA3_dly, ADA3_ipd, tisd_ADA3_CLKA);
      VitalSignalDelay(ADA2_dly, ADA2_ipd, tisd_ADA2_CLKA);
      VitalSignalDelay(WEA_dly, WEA_ipd, tisd_WEA_CLKA);
      VitalSignalDelay(CLKA_dly, CLKA_ipd, ticd_CLKA);
    END BLOCK;

    VitalBehavior : PROCESS (DIA3_dly, DIA2_dly, DIA1_dly, DIA0_dly, ADA13_dly, 
      ADA12_dly, ADA11_dly, ADA10_dly, ADA9_dly, ADA8_dly, ADA7_dly, ADA6_dly, 
      ADA5_dly, ADA4_dly, ADA3_dly, ADA2_dly, DOA3_out, DOA2_out, DOA1_out, 
      DOA0_out, WEA_dly, CLKA_dly, OCLKA_ipd, WEB_ipd, DIB0_ipd, DIB1_ipd, 
      DIB2_ipd, DIB3_ipd)
    VARIABLE DOA3_zd         	: std_logic := 'X';
    VARIABLE DOA3_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOA2_zd         	: std_logic := 'X';
    VARIABLE DOA2_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOA1_zd         	: std_logic := 'X';
    VARIABLE DOA1_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOA0_zd         	: std_logic := 'X';
    VARIABLE DOA0_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_DIA3_CLKA       	: x01 := '0';
    VARIABLE DIA3_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA2_CLKA       	: x01 := '0';
    VARIABLE DIA2_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA1_CLKA       	: x01 := '0';
    VARIABLE DIA1_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA0_CLKA       	: x01 := '0';
    VARIABLE DIA0_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA13_CLKA       	: x01 := '0';
    VARIABLE ADA13_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA12_CLKA       	: x01 := '0';
    VARIABLE ADA12_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA11_CLKA       	: x01 := '0';
    VARIABLE ADA11_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA10_CLKA       	: x01 := '0';
    VARIABLE ADA10_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA9_CLKA       	: x01 := '0';
    VARIABLE ADA9_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA8_CLKA       	: x01 := '0';
    VARIABLE ADA8_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA7_CLKA       	: x01 := '0';
    VARIABLE ADA7_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA6_CLKA       	: x01 := '0';
    VARIABLE ADA6_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA5_CLKA       	: x01 := '0';
    VARIABLE ADA5_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA4_CLKA       	: x01 := '0';
    VARIABLE ADA4_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA3_CLKA       	: x01 := '0';
    VARIABLE ADA3_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA2_CLKA       	: x01 := '0';
    VARIABLE ADA2_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_WEA_CLKA       	: x01 := '0';
    VARIABLE WEA_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_CLKA_CLKA          	: x01 := '0';
    VARIABLE periodcheckinfo_CLKA	: VitalPeriodDataType;
    VARIABLE tviol_OCLKA_OCLKA          	: x01 := '0';
    VARIABLE periodcheckinfo_OCLKA	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalSetupHoldCheck (
        TestSignal => DIA3_dly,
        TestSignalName => "DIA3",
        TestDelay => tisd_DIA3_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA3_CLKA_noedge_negedge,
        SetupLow => tsetup_DIA3_CLKA_noedge_negedge,
        HoldHigh => thold_DIA3_CLKA_noedge_negedge,
        HoldLow => thold_DIA3_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA3_CLKA_TimingDatash,
        Violation => tviol_DIA3_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA2_dly,
        TestSignalName => "DIA2",
        TestDelay => tisd_DIA2_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA2_CLKA_noedge_negedge,
        SetupLow => tsetup_DIA2_CLKA_noedge_negedge,
        HoldHigh => thold_DIA2_CLKA_noedge_negedge,
        HoldLow => thold_DIA2_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA2_CLKA_TimingDatash,
        Violation => tviol_DIA2_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA1_dly,
        TestSignalName => "DIA1",
        TestDelay => tisd_DIA1_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA1_CLKA_noedge_negedge,
        SetupLow => tsetup_DIA1_CLKA_noedge_negedge,
        HoldHigh => thold_DIA1_CLKA_noedge_negedge,
        HoldLow => thold_DIA1_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA1_CLKA_TimingDatash,
        Violation => tviol_DIA1_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA0_dly,
        TestSignalName => "DIA0",
        TestDelay => tisd_DIA0_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA0_CLKA_noedge_negedge,
        SetupLow => tsetup_DIA0_CLKA_noedge_negedge,
        HoldHigh => thold_DIA0_CLKA_noedge_negedge,
        HoldLow => thold_DIA0_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA0_CLKA_TimingDatash,
        Violation => tviol_DIA0_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA13_dly,
        TestSignalName => "ADA13",
        TestDelay => tisd_ADA13_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA13_CLKA_noedge_negedge,
        SetupLow => tsetup_ADA13_CLKA_noedge_negedge,
        HoldHigh => thold_ADA13_CLKA_noedge_negedge,
        HoldLow => thold_ADA13_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA13_CLKA_TimingDatash,
        Violation => tviol_ADA13_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA12_dly,
        TestSignalName => "ADA12",
        TestDelay => tisd_ADA12_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA12_CLKA_noedge_negedge,
        SetupLow => tsetup_ADA12_CLKA_noedge_negedge,
        HoldHigh => thold_ADA12_CLKA_noedge_negedge,
        HoldLow => thold_ADA12_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA12_CLKA_TimingDatash,
        Violation => tviol_ADA12_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA11_dly,
        TestSignalName => "ADA11",
        TestDelay => tisd_ADA11_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA11_CLKA_noedge_negedge,
        SetupLow => tsetup_ADA11_CLKA_noedge_negedge,
        HoldHigh => thold_ADA11_CLKA_noedge_negedge,
        HoldLow => thold_ADA11_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA11_CLKA_TimingDatash,
        Violation => tviol_ADA11_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA10_dly,
        TestSignalName => "ADA10",
        TestDelay => tisd_ADA10_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA10_CLKA_noedge_negedge,
        SetupLow => tsetup_ADA10_CLKA_noedge_negedge,
        HoldHigh => thold_ADA10_CLKA_noedge_negedge,
        HoldLow => thold_ADA10_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA10_CLKA_TimingDatash,
        Violation => tviol_ADA10_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA9_dly,
        TestSignalName => "ADA9",
        TestDelay => tisd_ADA9_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA9_CLKA_noedge_negedge,
        SetupLow => tsetup_ADA9_CLKA_noedge_negedge,
        HoldHigh => thold_ADA9_CLKA_noedge_negedge,
        HoldLow => thold_ADA9_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA9_CLKA_TimingDatash,
        Violation => tviol_ADA9_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA8_dly,
        TestSignalName => "ADA8",
        TestDelay => tisd_ADA8_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA8_CLKA_noedge_negedge,
        SetupLow => tsetup_ADA8_CLKA_noedge_negedge,
        HoldHigh => thold_ADA8_CLKA_noedge_negedge,
        HoldLow => thold_ADA8_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA8_CLKA_TimingDatash,
        Violation => tviol_ADA8_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA7_dly,
        TestSignalName => "ADA7",
        TestDelay => tisd_ADA7_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA7_CLKA_noedge_negedge,
        SetupLow => tsetup_ADA7_CLKA_noedge_negedge,
        HoldHigh => thold_ADA7_CLKA_noedge_negedge,
        HoldLow => thold_ADA7_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA7_CLKA_TimingDatash,
        Violation => tviol_ADA7_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA6_dly,
        TestSignalName => "ADA6",
        TestDelay => tisd_ADA6_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA6_CLKA_noedge_negedge,
        SetupLow => tsetup_ADA6_CLKA_noedge_negedge,
        HoldHigh => thold_ADA6_CLKA_noedge_negedge,
        HoldLow => thold_ADA6_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA6_CLKA_TimingDatash,
        Violation => tviol_ADA6_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA5_dly,
        TestSignalName => "ADA5",
        TestDelay => tisd_ADA5_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA5_CLKA_noedge_negedge,
        SetupLow => tsetup_ADA5_CLKA_noedge_negedge,
        HoldHigh => thold_ADA5_CLKA_noedge_negedge,
        HoldLow => thold_ADA5_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA5_CLKA_TimingDatash,
        Violation => tviol_ADA5_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA4_dly,
        TestSignalName => "ADA4",
        TestDelay => tisd_ADA4_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA4_CLKA_noedge_negedge,
        SetupLow => tsetup_ADA4_CLKA_noedge_negedge,
        HoldHigh => thold_ADA4_CLKA_noedge_negedge,
        HoldLow => thold_ADA4_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA4_CLKA_TimingDatash,
        Violation => tviol_ADA4_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA3_dly,
        TestSignalName => "ADA3",
        TestDelay => tisd_ADA3_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA3_CLKA_noedge_negedge,
        SetupLow => tsetup_ADA3_CLKA_noedge_negedge,
        HoldHigh => thold_ADA3_CLKA_noedge_negedge,
        HoldLow => thold_ADA3_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA3_CLKA_TimingDatash,
        Violation => tviol_ADA3_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA2_dly,
        TestSignalName => "ADA2",
        TestDelay => tisd_ADA2_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA2_CLKA_noedge_negedge,
        SetupLow => tsetup_ADA2_CLKA_noedge_negedge,
        HoldHigh => thold_ADA2_CLKA_noedge_negedge,
        HoldLow => thold_ADA2_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA2_CLKA_TimingDatash,
        Violation => tviol_ADA2_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => WEA_dly,
        TestSignalName => "WEA",
        TestDelay => tisd_WEA_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_WEA_CLKA_noedge_negedge,
        SetupLow => tsetup_WEA_CLKA_noedge_negedge,
        HoldHigh => thold_WEA_CLKA_noedge_negedge,
        HoldLow => thold_WEA_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => WEA_CLKA_TimingDatash,
        Violation => tviol_WEA_CLKA,
        MsgSeverity => warning);
      VitalPeriodPulseCheck (
        TestSignal => CLKA_ipd,
        TestSignalName => "CLKA",
        Period => tperiod_CLKA,
        PulseWidthHigh => tpw_CLKA_posedge,
        PulseWidthLow => tpw_CLKA_negedge,
        PeriodData => periodcheckinfo_CLKA,
        Violation => tviol_CLKA_CLKA,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);
      VitalPeriodPulseCheck (
        TestSignal => OCLKA_ipd,
        TestSignalName => "OCLKA",
        Period => tperiod_OCLKA,
        PulseWidthHigh => tpw_OCLKA_posedge,
        PulseWidthLow => tpw_OCLKA_negedge,
        PeriodData => periodcheckinfo_OCLKA,
        Violation => tviol_OCLKA_OCLKA,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    DOA3_zd 	:= DOA3_out;
    DOA2_zd 	:= DOA2_out;
    DOA1_zd 	:= DOA1_out;
    DOA0_zd 	:= DOA0_out;

    VitalPathDelay01 (
      OutSignal => DOA3, OutSignalName => "DOA3", OutTemp => DOA3_zd,
      Paths      => (0 => (InputChangeTime => CLKA_dly'last_event,
                           PathDelay => tpd_CLKA_DOA3,
                           PathCondition => TRUE)),
      GlitchData => DOA3_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOA2, OutSignalName => "DOA2", OutTemp => DOA2_zd,
      Paths      => (0 => (InputChangeTime => CLKA_dly'last_event,
                           PathDelay => tpd_CLKA_DOA2,
                           PathCondition => TRUE)),
      GlitchData => DOA2_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOA1, OutSignalName => "DOA1", OutTemp => DOA1_zd,
      Paths      => (0 => (InputChangeTime => CLKA_dly'last_event,
                           PathDelay => tpd_CLKA_DOA1,
                           PathCondition => TRUE)),
      GlitchData => DOA1_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOA0, OutSignalName => "DOA0", OutTemp => DOA0_zd,
      Paths      => (0 => (InputChangeTime => CLKA_dly'last_event,
                           PathDelay => tpd_CLKA_DOA0,
                           PathCondition => TRUE)),
      GlitchData => DOA0_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity DP16KC0008
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity DP16KC0008 is
    port (CEA: in Std_logic; OCEA: in Std_logic; CLKA: in Std_logic; 
          WEA: in Std_logic; CSA0: in Std_logic; CSA1: in Std_logic; 
          CSA2: in Std_logic; RSTA: in Std_logic; CEB: in Std_logic; 
          OCEB: in Std_logic; CLKB: in Std_logic; WEB: in Std_logic; 
          CSB0: in Std_logic; CSB1: in Std_logic; CSB2: in Std_logic; 
          RSTB: in Std_logic; DIA0: in Std_logic; DIA1: in Std_logic; 
          DIA2: in Std_logic; DIA3: in Std_logic; DIA4: in Std_logic; 
          DIA5: in Std_logic; DIA6: in Std_logic; DIA7: in Std_logic; 
          DIA8: in Std_logic; DIA9: in Std_logic; DIA10: in Std_logic; 
          DIA11: in Std_logic; DIA12: in Std_logic; DIA13: in Std_logic; 
          DIA14: in Std_logic; DIA15: in Std_logic; DIA16: in Std_logic; 
          DIA17: in Std_logic; ADA0: in Std_logic; ADA1: in Std_logic; 
          ADA2: in Std_logic; ADA3: in Std_logic; ADA4: in Std_logic; 
          ADA5: in Std_logic; ADA6: in Std_logic; ADA7: in Std_logic; 
          ADA8: in Std_logic; ADA9: in Std_logic; ADA10: in Std_logic; 
          ADA11: in Std_logic; ADA12: in Std_logic; ADA13: in Std_logic; 
          DIB0: in Std_logic; DIB1: in Std_logic; DIB2: in Std_logic; 
          DIB3: in Std_logic; DIB4: in Std_logic; DIB5: in Std_logic; 
          DIB6: in Std_logic; DIB7: in Std_logic; DIB8: in Std_logic; 
          DIB9: in Std_logic; DIB10: in Std_logic; DIB11: in Std_logic; 
          DIB12: in Std_logic; DIB13: in Std_logic; DIB14: in Std_logic; 
          DIB15: in Std_logic; DIB16: in Std_logic; DIB17: in Std_logic; 
          ADB0: in Std_logic; ADB1: in Std_logic; ADB2: in Std_logic; 
          ADB3: in Std_logic; ADB4: in Std_logic; ADB5: in Std_logic; 
          ADB6: in Std_logic; ADB7: in Std_logic; ADB8: in Std_logic; 
          ADB9: in Std_logic; ADB10: in Std_logic; ADB11: in Std_logic; 
          ADB12: in Std_logic; ADB13: in Std_logic; DOA0: out Std_logic; 
          DOA1: out Std_logic; DOA2: out Std_logic; DOA3: out Std_logic; 
          DOA4: out Std_logic; DOA5: out Std_logic; DOA6: out Std_logic; 
          DOA7: out Std_logic; DOA8: out Std_logic; DOA9: out Std_logic; 
          DOA10: out Std_logic; DOA11: out Std_logic; DOA12: out Std_logic; 
          DOA13: out Std_logic; DOA14: out Std_logic; DOA15: out Std_logic; 
          DOA16: out Std_logic; DOA17: out Std_logic; DOB0: out Std_logic; 
          DOB1: out Std_logic; DOB2: out Std_logic; DOB3: out Std_logic; 
          DOB4: out Std_logic; DOB5: out Std_logic; DOB6: out Std_logic; 
          DOB7: out Std_logic; DOB8: out Std_logic; DOB9: out Std_logic; 
          DOB10: out Std_logic; DOB11: out Std_logic; DOB12: out Std_logic; 
          DOB13: out Std_logic; DOB14: out Std_logic; DOB15: out Std_logic; 
          DOB16: out Std_logic; DOB17: out Std_logic);

    ATTRIBUTE Vital_Level0 OF DP16KC0008 : ENTITY IS TRUE;

  end DP16KC0008;

  architecture Structure of DP16KC0008 is
    component DP16KC
      generic (CSDECODE_A: String; CSDECODE_B: String; DATA_WIDTH_A: INTEGER; 
               DATA_WIDTH_B: INTEGER; GSR: String; INITVAL_00: String; 
               INITVAL_01: String; INITVAL_02: String; INITVAL_03: String; 
               INITVAL_04: String; INITVAL_05: String; INITVAL_06: String; 
               INITVAL_07: String; INITVAL_08: String; INITVAL_09: String; 
               INITVAL_0A: String; INITVAL_0B: String; INITVAL_0C: String; 
               INITVAL_0D: String; INITVAL_0E: String; INITVAL_0F: String; 
               INITVAL_10: String; INITVAL_11: String; INITVAL_12: String; 
               INITVAL_13: String; INITVAL_14: String; INITVAL_15: String; 
               INITVAL_16: String; INITVAL_17: String; INITVAL_18: String; 
               INITVAL_19: String; INITVAL_1A: String; INITVAL_1B: String; 
               INITVAL_1C: String; INITVAL_1D: String; INITVAL_1E: String; 
               INITVAL_1F: String; INITVAL_20: String; INITVAL_21: String; 
               INITVAL_22: String; INITVAL_23: String; INITVAL_24: String; 
               INITVAL_25: String; INITVAL_26: String; INITVAL_27: String; 
               INITVAL_28: String; INITVAL_29: String; INITVAL_2A: String; 
               INITVAL_2B: String; INITVAL_2C: String; INITVAL_2D: String; 
               INITVAL_2E: String; INITVAL_2F: String; INITVAL_30: String; 
               INITVAL_31: String; INITVAL_32: String; INITVAL_33: String; 
               INITVAL_34: String; INITVAL_35: String; INITVAL_36: String; 
               INITVAL_37: String; INITVAL_38: String; INITVAL_39: String; 
               INITVAL_3A: String; INITVAL_3B: String; INITVAL_3C: String; 
               INITVAL_3D: String; INITVAL_3E: String; INITVAL_3F: String; 
               REGMODE_A: String; REGMODE_B: String; WRITEMODE_A: String; 
               WRITEMODE_B: String);
      port (DIA0: in Std_logic; DIA1: in Std_logic; DIA2: in Std_logic; 
            DIA3: in Std_logic; DIA4: in Std_logic; DIA5: in Std_logic; 
            DIA6: in Std_logic; DIA7: in Std_logic; DIA8: in Std_logic; 
            DIA9: in Std_logic; DIA10: in Std_logic; DIA11: in Std_logic; 
            DIA12: in Std_logic; DIA13: in Std_logic; DIA14: in Std_logic; 
            DIA15: in Std_logic; DIA16: in Std_logic; DIA17: in Std_logic; 
            ADA0: in Std_logic; ADA1: in Std_logic; ADA2: in Std_logic; 
            ADA3: in Std_logic; ADA4: in Std_logic; ADA5: in Std_logic; 
            ADA6: in Std_logic; ADA7: in Std_logic; ADA8: in Std_logic; 
            ADA9: in Std_logic; ADA10: in Std_logic; ADA11: in Std_logic; 
            ADA12: in Std_logic; ADA13: in Std_logic; CEA: in Std_logic; 
            CLKA: in Std_logic; OCEA: in Std_logic; WEA: in Std_logic; 
            CSA0: in Std_logic; CSA1: in Std_logic; CSA2: in Std_logic; 
            RSTA: in Std_logic; DIB0: in Std_logic; DIB1: in Std_logic; 
            DIB2: in Std_logic; DIB3: in Std_logic; DIB4: in Std_logic; 
            DIB5: in Std_logic; DIB6: in Std_logic; DIB7: in Std_logic; 
            DIB8: in Std_logic; DIB9: in Std_logic; DIB10: in Std_logic; 
            DIB11: in Std_logic; DIB12: in Std_logic; DIB13: in Std_logic; 
            DIB14: in Std_logic; DIB15: in Std_logic; DIB16: in Std_logic; 
            DIB17: in Std_logic; ADB0: in Std_logic; ADB1: in Std_logic; 
            ADB2: in Std_logic; ADB3: in Std_logic; ADB4: in Std_logic; 
            ADB5: in Std_logic; ADB6: in Std_logic; ADB7: in Std_logic; 
            ADB8: in Std_logic; ADB9: in Std_logic; ADB10: in Std_logic; 
            ADB11: in Std_logic; ADB12: in Std_logic; ADB13: in Std_logic; 
            CEB: in Std_logic; CLKB: in Std_logic; OCEB: in Std_logic; 
            WEB: in Std_logic; CSB0: in Std_logic; CSB1: in Std_logic; 
            CSB2: in Std_logic; RSTB: in Std_logic; DOA0: out Std_logic; 
            DOA1: out Std_logic; DOA2: out Std_logic; DOA3: out Std_logic; 
            DOA4: out Std_logic; DOA5: out Std_logic; DOA6: out Std_logic; 
            DOA7: out Std_logic; DOA8: out Std_logic; DOA9: out Std_logic; 
            DOA10: out Std_logic; DOA11: out Std_logic; DOA12: out Std_logic; 
            DOA13: out Std_logic; DOA14: out Std_logic; DOA15: out Std_logic; 
            DOA16: out Std_logic; DOA17: out Std_logic; DOB0: out Std_logic; 
            DOB1: out Std_logic; DOB2: out Std_logic; DOB3: out Std_logic; 
            DOB4: out Std_logic; DOB5: out Std_logic; DOB6: out Std_logic; 
            DOB7: out Std_logic; DOB8: out Std_logic; DOB9: out Std_logic; 
            DOB10: out Std_logic; DOB11: out Std_logic; DOB12: out Std_logic; 
            DOB13: out Std_logic; DOB14: out Std_logic; DOB15: out Std_logic; 
            DOB16: out Std_logic; DOB17: out Std_logic);
    end component;
  begin
    INST10: DP16KC
      generic map (CSDECODE_A => "0b000", CSDECODE_B => "0b111", 
                   DATA_WIDTH_A => 4, DATA_WIDTH_B => 4, GSR => "DISABLED", 
                   INITVAL_00 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_01 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_02 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_03 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_04 => "0x00801084041F20109C0F0B2090000912052000950120109C090A090080051209D01E59012C00A0F0"
                   , 
                   INITVAL_05 => "0x032050A00502209000C9012000A2001200C1205000A1C000400080D00040008500080B0009400804"
                   , 
                   INITVAL_06 => "0x132001320012010120F01A0000A0F01220913299132090120D00010128D0120900201E1205500055"
                   , 
                   INITVAL_07 => "0x0A09012000000500609501E090120901E090009000A0900A1A00A0000ADD1BADD012D01320D0A090"
                   , 
                   INITVAL_08 => "0x0180F120040005500000020C001A5100A50120C000001120901A095000D00AA00092090004100040"
                   , 
                   INITVAL_09 => "0x0060900A000268012005000D0120D01200900050036E01A090012000A01B1C08F01A0F120041F800"
                   , 
                   INITVAL_0A => "0x0000902A0001250120090000108090020091C090012000120900090060900004000A091E0401E004"
                   , 
                   INITVAL_0B => "0x120100000D00A001A01F1A00101A910004F1A205000001A8000845012019020090001000090012F9"
                   , 
                   INITVAL_0C => "0x01290002F012000012200A00D0004012090120090600500090120050100900090000C01B20902050"
                   , 
                   INITVAL_0D => "0x0A00901A0012000120000080012000000E01200901A00012E01200901A09040900A02012020020D0"
                   , 
                   INITVAL_0E => "0x01800080900205002A01002901A01001A00000000801009219018001A0900120D12000120FC01204"
                   , 
                   INITVAL_0F => "0x00A0C000091BA1012005002001200400209000D0000F01200D000500180502009000901E0900800C"
                   , 
                   INITVAL_10 => "0x122090009001EC0012051B00900090020501F8D01FEC009E9D00000180F01809F080D10080C0A090"
                   , 
                   INITVAL_11 => "0x00400080040009000A000804800A0D00000000090009000A1D086080320000090002001204012040"
                   , 
                   INITVAL_12 => "0x1E0000009F00009000090000912A0E19E00180000849000000120900809004050000500042012009"
                   , 
                   INITVAL_13 => "0x032001A09C1E09001A00126040009000090080C0012000000000000012050120900009008000C090"
                   , 
                   INITVAL_14 => "0x01800000930004D01EC0008090004C00A0500090080090AA0101E490609900090008001380900099"
                   , 
                   INITVAL_15 => "0x12009000400A09001A00080900009D01200000000120012000132000A00400C00120000129000050"
                   , 
                   INITVAL_16 => "0x0000D000001EA00000090080100050120000AA00132090A09501ED01205101A0901C090000001200"
                   , 
                   INITVAL_17 => "0x0960C000C0120040009000050120D01200D0120100844088440060901ED0012001A09001E0500009"
                   , 
                   INITVAL_18 => "0x01E9000A0C0080F1A000008F00A000000001A000000100809000A0C0004012004000900080101A00"
                   , 
                   INITVAL_19 => "0x100900008012009002010180001209000901F209000900009500050120001000900009000F900009"
                   , 
                   INITVAL_1A => "0x120080120012060120100207012010020E012010020501200913E0C0A008012000A090000080A000"
                   , 
                   INITVAL_1B => "0x01200000F00B20D00009040901A0001240901A000122200A00100900A00C00A0012C090004501200"
                   , 
                   INITVAL_1C => "0x00A001209D0180012005000400120001280180040120F012000920003E0900090004101200012052"
                   , 
                   INITVAL_1D => "0x1A2000B8001960F19A0012A500BE05000C00809900C0500E090A4000A0090BC0C000C000A4801808"
                   , 
                   INITVAL_1E => "0x0405900A90120000080F1C2051E05F00AE00A0200AA090A0F00800900205020400A2F00A22001800"
                   , 
                   INITVAL_1F => "0x0A0040AA0C000090080C040C201200000901809000004012100080D0A00406800086200083400043"
                   , 
                   INITVAL_20 => "0x0000900809000401240008650120040122000802012000004E0420009C60120091CA500082500041"
                   , 
                   INITVAL_21 => "0x0009000009000000000F01200124E000030120A900090012000A830120000B0051D0640A0001E090"
                   , 
                   INITVAL_22 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_23 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_24 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_25 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_26 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_27 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_28 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_29 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_2A => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_2B => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_2C => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_2D => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_2E => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_2F => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_30 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_31 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_32 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_33 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_34 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_35 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_36 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_37 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_38 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_39 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_3A => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_3B => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_3C => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_3D => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_3E => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_3F => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , REGMODE_A => "NOREG", REGMODE_B => "NOREG", 
                   WRITEMODE_A => "NORMAL", WRITEMODE_B => "NORMAL")
      port map (DIA0=>DIA0, DIA1=>DIA1, DIA2=>DIA2, DIA3=>DIA3, DIA4=>DIA4, 
                DIA5=>DIA5, DIA6=>DIA6, DIA7=>DIA7, DIA8=>DIA8, DIA9=>DIA9, 
                DIA10=>DIA10, DIA11=>DIA11, DIA12=>DIA12, DIA13=>DIA13, 
                DIA14=>DIA14, DIA15=>DIA15, DIA16=>DIA16, DIA17=>DIA17, 
                ADA0=>ADA0, ADA1=>ADA1, ADA2=>ADA2, ADA3=>ADA3, ADA4=>ADA4, 
                ADA5=>ADA5, ADA6=>ADA6, ADA7=>ADA7, ADA8=>ADA8, ADA9=>ADA9, 
                ADA10=>ADA10, ADA11=>ADA11, ADA12=>ADA12, ADA13=>ADA13, 
                CEA=>CEA, CLKA=>CLKA, OCEA=>OCEA, WEA=>WEA, CSA0=>CSA0, 
                CSA1=>CSA1, CSA2=>CSA2, RSTA=>RSTA, DIB0=>DIB0, DIB1=>DIB1, 
                DIB2=>DIB2, DIB3=>DIB3, DIB4=>DIB4, DIB5=>DIB5, DIB6=>DIB6, 
                DIB7=>DIB7, DIB8=>DIB8, DIB9=>DIB9, DIB10=>DIB10, DIB11=>DIB11, 
                DIB12=>DIB12, DIB13=>DIB13, DIB14=>DIB14, DIB15=>DIB15, 
                DIB16=>DIB16, DIB17=>DIB17, ADB0=>ADB0, ADB1=>ADB1, ADB2=>ADB2, 
                ADB3=>ADB3, ADB4=>ADB4, ADB5=>ADB5, ADB6=>ADB6, ADB7=>ADB7, 
                ADB8=>ADB8, ADB9=>ADB9, ADB10=>ADB10, ADB11=>ADB11, 
                ADB12=>ADB12, ADB13=>ADB13, CEB=>CEB, CLKB=>CLKB, OCEB=>OCEB, 
                WEB=>WEB, CSB0=>CSB0, CSB1=>CSB1, CSB2=>CSB2, RSTB=>RSTB, 
                DOA0=>DOA0, DOA1=>DOA1, DOA2=>DOA2, DOA3=>DOA3, DOA4=>DOA4, 
                DOA5=>DOA5, DOA6=>DOA6, DOA7=>DOA7, DOA8=>DOA8, DOA9=>DOA9, 
                DOA10=>DOA10, DOA11=>DOA11, DOA12=>DOA12, DOA13=>DOA13, 
                DOA14=>DOA14, DOA15=>DOA15, DOA16=>DOA16, DOA17=>DOA17, 
                DOB0=>DOB0, DOB1=>DOB1, DOB2=>DOB2, DOB3=>DOB3, DOB4=>DOB4, 
                DOB5=>DOB5, DOB6=>DOB6, DOB7=>DOB7, DOB8=>DOB8, DOB9=>DOB9, 
                DOB10=>DOB10, DOB11=>DOB11, DOB12=>DOB12, DOB13=>DOB13, 
                DOB14=>DOB14, DOB15=>DOB15, DOB16=>DOB16, DOB17=>DOB17);
  end Structure;

-- entity uForth_uForthMem_pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_4_3
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity uForth_uForthMem_pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_4_3 is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;

        InstancePath  	: string := "uForth_uForthMem_pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_4_3"
        ;

      tipd_DIA3  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA2  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA1  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA0  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA13  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA12  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA11  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA10  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA9  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA8  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA7  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA6  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA5  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA4  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA3  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA2  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_WEA  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_CLKA  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_OCLKA  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_WEB  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIB0  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIB1  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIB2  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIB3  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLKA_DOA3	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLKA_DOA2	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLKA_DOA1	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLKA_DOA0	 : VitalDelayType01 := (0 ns, 0 ns);
      tperiod_CLKA 	: VitalDelayType := 0 ns;
      tpw_CLKA_posedge	: VitalDelayType := 0 ns;
      tpw_CLKA_negedge	: VitalDelayType := 0 ns;
      tperiod_OCLKA 	: VitalDelayType := 0 ns;
      tpw_OCLKA_posedge	: VitalDelayType := 0 ns;
      tpw_OCLKA_negedge	: VitalDelayType := 0 ns;
      ticd_CLKA	: VitalDelayType := 0 ns;
      tisd_DIA3_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA3_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_DIA3_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_DIA2_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA2_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_DIA2_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_DIA1_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA1_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_DIA1_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_DIA0_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA0_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_DIA0_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADA13_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA13_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADA13_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADA12_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA12_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADA12_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADA11_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA11_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADA11_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADA10_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA10_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADA10_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADA9_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA9_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADA9_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADA8_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA8_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADA8_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADA7_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA7_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADA7_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADA6_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA6_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADA6_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADA5_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA5_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADA5_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADA4_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA4_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADA4_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADA3_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA3_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADA3_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADA2_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA2_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADA2_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_WEA_CLKA	: VitalDelayType := 0 ns;
      tsetup_WEA_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_WEA_CLKA_noedge_negedge	: VitalDelayType := 0 ns);

    port (DIA3: in Std_logic; DIA2: in Std_logic; DIA1: in Std_logic; 
          DIA0: in Std_logic; ADA13: in Std_logic; ADA12: in Std_logic; 
          ADA11: in Std_logic; ADA10: in Std_logic; ADA9: in Std_logic; 
          ADA8: in Std_logic; ADA7: in Std_logic; ADA6: in Std_logic; 
          ADA5: in Std_logic; ADA4: in Std_logic; ADA3: in Std_logic; 
          ADA2: in Std_logic; DOA3: out Std_logic; DOA2: out Std_logic; 
          DOA1: out Std_logic; DOA0: out Std_logic; WEA: in Std_logic; 
          CLKA: in Std_logic; OCLKA: in Std_logic; WEB: in Std_logic; 
          DIB0: in Std_logic; DIB1: in Std_logic; DIB2: in Std_logic; 
          DIB3: in Std_logic);


          ATTRIBUTE Vital_Level0 OF uForth_uForthMem_pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_4_3 : ENTITY IS TRUE;

  end uForth_uForthMem_pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_4_3;


    architecture Structure of uForth_uForthMem_pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_4_3 is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal DIA3_ipd 	: std_logic := 'X';
    signal DIA3_dly 	: std_logic := 'X';
    signal DIA2_ipd 	: std_logic := 'X';
    signal DIA2_dly 	: std_logic := 'X';
    signal DIA1_ipd 	: std_logic := 'X';
    signal DIA1_dly 	: std_logic := 'X';
    signal DIA0_ipd 	: std_logic := 'X';
    signal DIA0_dly 	: std_logic := 'X';
    signal ADA13_ipd 	: std_logic := 'X';
    signal ADA13_dly 	: std_logic := 'X';
    signal ADA12_ipd 	: std_logic := 'X';
    signal ADA12_dly 	: std_logic := 'X';
    signal ADA11_ipd 	: std_logic := 'X';
    signal ADA11_dly 	: std_logic := 'X';
    signal ADA10_ipd 	: std_logic := 'X';
    signal ADA10_dly 	: std_logic := 'X';
    signal ADA9_ipd 	: std_logic := 'X';
    signal ADA9_dly 	: std_logic := 'X';
    signal ADA8_ipd 	: std_logic := 'X';
    signal ADA8_dly 	: std_logic := 'X';
    signal ADA7_ipd 	: std_logic := 'X';
    signal ADA7_dly 	: std_logic := 'X';
    signal ADA6_ipd 	: std_logic := 'X';
    signal ADA6_dly 	: std_logic := 'X';
    signal ADA5_ipd 	: std_logic := 'X';
    signal ADA5_dly 	: std_logic := 'X';
    signal ADA4_ipd 	: std_logic := 'X';
    signal ADA4_dly 	: std_logic := 'X';
    signal ADA3_ipd 	: std_logic := 'X';
    signal ADA3_dly 	: std_logic := 'X';
    signal ADA2_ipd 	: std_logic := 'X';
    signal ADA2_dly 	: std_logic := 'X';
    signal DOA3_out 	: std_logic := 'X';
    signal DOA2_out 	: std_logic := 'X';
    signal DOA1_out 	: std_logic := 'X';
    signal DOA0_out 	: std_logic := 'X';
    signal WEA_ipd 	: std_logic := 'X';
    signal WEA_dly 	: std_logic := 'X';
    signal CLKA_ipd 	: std_logic := 'X';
    signal CLKA_dly 	: std_logic := 'X';
    signal OCLKA_ipd 	: std_logic := 'X';
    signal WEB_ipd 	: std_logic := 'X';
    signal DIB0_ipd 	: std_logic := 'X';
    signal DIB1_ipd 	: std_logic := 'X';
    signal DIB2_ipd 	: std_logic := 'X';
    signal DIB3_ipd 	: std_logic := 'X';

    signal VCCI: Std_logic;
    signal OCLKA_NOTIN: Std_logic;
    signal GNDI: Std_logic;
    component inverter
      port (I: in Std_logic; Z: out Std_logic);
    end component;
    component gndB
      port (PWR0: out Std_logic);
    end component;
    component vcc
      port (PWR1: out Std_logic);
    end component;
    component DP16KC0008
      port (CEA: in Std_logic; OCEA: in Std_logic; CLKA: in Std_logic; 
            WEA: in Std_logic; CSA0: in Std_logic; CSA1: in Std_logic; 
            CSA2: in Std_logic; RSTA: in Std_logic; CEB: in Std_logic; 
            OCEB: in Std_logic; CLKB: in Std_logic; WEB: in Std_logic; 
            CSB0: in Std_logic; CSB1: in Std_logic; CSB2: in Std_logic; 
            RSTB: in Std_logic; DIA0: in Std_logic; DIA1: in Std_logic; 
            DIA2: in Std_logic; DIA3: in Std_logic; DIA4: in Std_logic; 
            DIA5: in Std_logic; DIA6: in Std_logic; DIA7: in Std_logic; 
            DIA8: in Std_logic; DIA9: in Std_logic; DIA10: in Std_logic; 
            DIA11: in Std_logic; DIA12: in Std_logic; DIA13: in Std_logic; 
            DIA14: in Std_logic; DIA15: in Std_logic; DIA16: in Std_logic; 
            DIA17: in Std_logic; ADA0: in Std_logic; ADA1: in Std_logic; 
            ADA2: in Std_logic; ADA3: in Std_logic; ADA4: in Std_logic; 
            ADA5: in Std_logic; ADA6: in Std_logic; ADA7: in Std_logic; 
            ADA8: in Std_logic; ADA9: in Std_logic; ADA10: in Std_logic; 
            ADA11: in Std_logic; ADA12: in Std_logic; ADA13: in Std_logic; 
            DIB0: in Std_logic; DIB1: in Std_logic; DIB2: in Std_logic; 
            DIB3: in Std_logic; DIB4: in Std_logic; DIB5: in Std_logic; 
            DIB6: in Std_logic; DIB7: in Std_logic; DIB8: in Std_logic; 
            DIB9: in Std_logic; DIB10: in Std_logic; DIB11: in Std_logic; 
            DIB12: in Std_logic; DIB13: in Std_logic; DIB14: in Std_logic; 
            DIB15: in Std_logic; DIB16: in Std_logic; DIB17: in Std_logic; 
            ADB0: in Std_logic; ADB1: in Std_logic; ADB2: in Std_logic; 
            ADB3: in Std_logic; ADB4: in Std_logic; ADB5: in Std_logic; 
            ADB6: in Std_logic; ADB7: in Std_logic; ADB8: in Std_logic; 
            ADB9: in Std_logic; ADB10: in Std_logic; ADB11: in Std_logic; 
            ADB12: in Std_logic; ADB13: in Std_logic; DOA0: out Std_logic; 
            DOA1: out Std_logic; DOA2: out Std_logic; DOA3: out Std_logic; 
            DOA4: out Std_logic; DOA5: out Std_logic; DOA6: out Std_logic; 
            DOA7: out Std_logic; DOA8: out Std_logic; DOA9: out Std_logic; 
            DOA10: out Std_logic; DOA11: out Std_logic; DOA12: out Std_logic; 
            DOA13: out Std_logic; DOA14: out Std_logic; DOA15: out Std_logic; 
            DOA16: out Std_logic; DOA17: out Std_logic; DOB0: out Std_logic; 
            DOB1: out Std_logic; DOB2: out Std_logic; DOB3: out Std_logic; 
            DOB4: out Std_logic; DOB5: out Std_logic; DOB6: out Std_logic; 
            DOB7: out Std_logic; DOB8: out Std_logic; DOB9: out Std_logic; 
            DOB10: out Std_logic; DOB11: out Std_logic; DOB12: out Std_logic; 
            DOB13: out Std_logic; DOB14: out Std_logic; DOB15: out Std_logic; 
            DOB16: out Std_logic; DOB17: out Std_logic);
    end component;
  begin

      uForth_uForthMem_pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_4_3_DP16KC: DP16KC0008
      port map (CEA=>VCCI, OCEA=>VCCI, CLKA=>OCLKA_NOTIN, WEA=>WEA_dly, 
                CSA0=>GNDI, CSA1=>GNDI, CSA2=>GNDI, RSTA=>GNDI, CEB=>VCCI, 
                OCEB=>VCCI, CLKB=>GNDI, WEB=>WEB_ipd, CSB0=>GNDI, CSB1=>GNDI, 
                CSB2=>GNDI, RSTB=>GNDI, DIA0=>DIA0_dly, DIA1=>DIA1_dly, 
                DIA2=>DIA2_dly, DIA3=>DIA3_dly, DIA4=>GNDI, DIA5=>GNDI, 
                DIA6=>GNDI, DIA7=>GNDI, DIA8=>GNDI, DIA9=>GNDI, DIA10=>GNDI, 
                DIA11=>GNDI, DIA12=>GNDI, DIA13=>GNDI, DIA14=>GNDI, 
                DIA15=>GNDI, DIA16=>GNDI, DIA17=>GNDI, ADA0=>GNDI, ADA1=>GNDI, 
                ADA2=>ADA2_dly, ADA3=>ADA3_dly, ADA4=>ADA4_dly, ADA5=>ADA5_dly, 
                ADA6=>ADA6_dly, ADA7=>ADA7_dly, ADA8=>ADA8_dly, ADA9=>ADA9_dly, 
                ADA10=>ADA10_dly, ADA11=>ADA11_dly, ADA12=>ADA12_dly, 
                ADA13=>ADA13_dly, DIB0=>DIB0_ipd, DIB1=>DIB1_ipd, 
                DIB2=>DIB2_ipd, DIB3=>DIB3_ipd, DIB4=>GNDI, DIB5=>GNDI, 
                DIB6=>GNDI, DIB7=>GNDI, DIB8=>GNDI, DIB9=>GNDI, DIB10=>GNDI, 
                DIB11=>GNDI, DIB12=>GNDI, DIB13=>GNDI, DIB14=>GNDI, 
                DIB15=>GNDI, DIB16=>GNDI, DIB17=>GNDI, ADB0=>GNDI, ADB1=>GNDI, 
                ADB2=>GNDI, ADB3=>GNDI, ADB4=>GNDI, ADB5=>GNDI, ADB6=>GNDI, 
                ADB7=>GNDI, ADB8=>GNDI, ADB9=>GNDI, ADB10=>GNDI, ADB11=>GNDI, 
                ADB12=>GNDI, ADB13=>GNDI, DOA0=>DOA0_out, DOA1=>DOA1_out, 
                DOA2=>DOA2_out, DOA3=>DOA3_out, DOA4=>open, DOA5=>open, 
                DOA6=>open, DOA7=>open, DOA8=>open, DOA9=>open, DOA10=>open, 
                DOA11=>open, DOA12=>open, DOA13=>open, DOA14=>open, 
                DOA15=>open, DOA16=>open, DOA17=>open, DOB0=>open, DOB1=>open, 
                DOB2=>open, DOB3=>open, DOB4=>open, DOB5=>open, DOB6=>open, 
                DOB7=>open, DOB8=>open, DOB9=>open, DOB10=>open, DOB11=>open, 
                DOB12=>open, DOB13=>open, DOB14=>open, DOB15=>open, 
                DOB16=>open, DOB17=>open);
    DRIVEVCC: vcc
      port map (PWR1=>VCCI);
    OCLKA_INVERTERIN: inverter
      port map (I=>CLKA_dly, Z=>OCLKA_NOTIN);
    DRIVEGND: gndB
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(DIA3_ipd, DIA3, tipd_DIA3);
      VitalWireDelay(DIA2_ipd, DIA2, tipd_DIA2);
      VitalWireDelay(DIA1_ipd, DIA1, tipd_DIA1);
      VitalWireDelay(DIA0_ipd, DIA0, tipd_DIA0);
      VitalWireDelay(ADA13_ipd, ADA13, tipd_ADA13);
      VitalWireDelay(ADA12_ipd, ADA12, tipd_ADA12);
      VitalWireDelay(ADA11_ipd, ADA11, tipd_ADA11);
      VitalWireDelay(ADA10_ipd, ADA10, tipd_ADA10);
      VitalWireDelay(ADA9_ipd, ADA9, tipd_ADA9);
      VitalWireDelay(ADA8_ipd, ADA8, tipd_ADA8);
      VitalWireDelay(ADA7_ipd, ADA7, tipd_ADA7);
      VitalWireDelay(ADA6_ipd, ADA6, tipd_ADA6);
      VitalWireDelay(ADA5_ipd, ADA5, tipd_ADA5);
      VitalWireDelay(ADA4_ipd, ADA4, tipd_ADA4);
      VitalWireDelay(ADA3_ipd, ADA3, tipd_ADA3);
      VitalWireDelay(ADA2_ipd, ADA2, tipd_ADA2);
      VitalWireDelay(WEA_ipd, WEA, tipd_WEA);
      VitalWireDelay(CLKA_ipd, CLKA, tipd_CLKA);
      VitalWireDelay(OCLKA_ipd, OCLKA, tipd_OCLKA);
      VitalWireDelay(WEB_ipd, WEB, tipd_WEB);
      VitalWireDelay(DIB0_ipd, DIB0, tipd_DIB0);
      VitalWireDelay(DIB1_ipd, DIB1, tipd_DIB1);
      VitalWireDelay(DIB2_ipd, DIB2, tipd_DIB2);
      VitalWireDelay(DIB3_ipd, DIB3, tipd_DIB3);
    END BLOCK;

    --  Setup and Hold DELAYs
    SignalDelay : BLOCK
    BEGIN
      VitalSignalDelay(DIA3_dly, DIA3_ipd, tisd_DIA3_CLKA);
      VitalSignalDelay(DIA2_dly, DIA2_ipd, tisd_DIA2_CLKA);
      VitalSignalDelay(DIA1_dly, DIA1_ipd, tisd_DIA1_CLKA);
      VitalSignalDelay(DIA0_dly, DIA0_ipd, tisd_DIA0_CLKA);
      VitalSignalDelay(ADA13_dly, ADA13_ipd, tisd_ADA13_CLKA);
      VitalSignalDelay(ADA12_dly, ADA12_ipd, tisd_ADA12_CLKA);
      VitalSignalDelay(ADA11_dly, ADA11_ipd, tisd_ADA11_CLKA);
      VitalSignalDelay(ADA10_dly, ADA10_ipd, tisd_ADA10_CLKA);
      VitalSignalDelay(ADA9_dly, ADA9_ipd, tisd_ADA9_CLKA);
      VitalSignalDelay(ADA8_dly, ADA8_ipd, tisd_ADA8_CLKA);
      VitalSignalDelay(ADA7_dly, ADA7_ipd, tisd_ADA7_CLKA);
      VitalSignalDelay(ADA6_dly, ADA6_ipd, tisd_ADA6_CLKA);
      VitalSignalDelay(ADA5_dly, ADA5_ipd, tisd_ADA5_CLKA);
      VitalSignalDelay(ADA4_dly, ADA4_ipd, tisd_ADA4_CLKA);
      VitalSignalDelay(ADA3_dly, ADA3_ipd, tisd_ADA3_CLKA);
      VitalSignalDelay(ADA2_dly, ADA2_ipd, tisd_ADA2_CLKA);
      VitalSignalDelay(WEA_dly, WEA_ipd, tisd_WEA_CLKA);
      VitalSignalDelay(CLKA_dly, CLKA_ipd, ticd_CLKA);
    END BLOCK;

    VitalBehavior : PROCESS (DIA3_dly, DIA2_dly, DIA1_dly, DIA0_dly, ADA13_dly, 
      ADA12_dly, ADA11_dly, ADA10_dly, ADA9_dly, ADA8_dly, ADA7_dly, ADA6_dly, 
      ADA5_dly, ADA4_dly, ADA3_dly, ADA2_dly, DOA3_out, DOA2_out, DOA1_out, 
      DOA0_out, WEA_dly, CLKA_dly, OCLKA_ipd, WEB_ipd, DIB0_ipd, DIB1_ipd, 
      DIB2_ipd, DIB3_ipd)
    VARIABLE DOA3_zd         	: std_logic := 'X';
    VARIABLE DOA3_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOA2_zd         	: std_logic := 'X';
    VARIABLE DOA2_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOA1_zd         	: std_logic := 'X';
    VARIABLE DOA1_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOA0_zd         	: std_logic := 'X';
    VARIABLE DOA0_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_DIA3_CLKA       	: x01 := '0';
    VARIABLE DIA3_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA2_CLKA       	: x01 := '0';
    VARIABLE DIA2_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA1_CLKA       	: x01 := '0';
    VARIABLE DIA1_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA0_CLKA       	: x01 := '0';
    VARIABLE DIA0_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA13_CLKA       	: x01 := '0';
    VARIABLE ADA13_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA12_CLKA       	: x01 := '0';
    VARIABLE ADA12_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA11_CLKA       	: x01 := '0';
    VARIABLE ADA11_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA10_CLKA       	: x01 := '0';
    VARIABLE ADA10_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA9_CLKA       	: x01 := '0';
    VARIABLE ADA9_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA8_CLKA       	: x01 := '0';
    VARIABLE ADA8_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA7_CLKA       	: x01 := '0';
    VARIABLE ADA7_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA6_CLKA       	: x01 := '0';
    VARIABLE ADA6_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA5_CLKA       	: x01 := '0';
    VARIABLE ADA5_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA4_CLKA       	: x01 := '0';
    VARIABLE ADA4_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA3_CLKA       	: x01 := '0';
    VARIABLE ADA3_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA2_CLKA       	: x01 := '0';
    VARIABLE ADA2_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_WEA_CLKA       	: x01 := '0';
    VARIABLE WEA_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_CLKA_CLKA          	: x01 := '0';
    VARIABLE periodcheckinfo_CLKA	: VitalPeriodDataType;
    VARIABLE tviol_OCLKA_OCLKA          	: x01 := '0';
    VARIABLE periodcheckinfo_OCLKA	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalSetupHoldCheck (
        TestSignal => DIA3_dly,
        TestSignalName => "DIA3",
        TestDelay => tisd_DIA3_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA3_CLKA_noedge_negedge,
        SetupLow => tsetup_DIA3_CLKA_noedge_negedge,
        HoldHigh => thold_DIA3_CLKA_noedge_negedge,
        HoldLow => thold_DIA3_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA3_CLKA_TimingDatash,
        Violation => tviol_DIA3_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA2_dly,
        TestSignalName => "DIA2",
        TestDelay => tisd_DIA2_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA2_CLKA_noedge_negedge,
        SetupLow => tsetup_DIA2_CLKA_noedge_negedge,
        HoldHigh => thold_DIA2_CLKA_noedge_negedge,
        HoldLow => thold_DIA2_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA2_CLKA_TimingDatash,
        Violation => tviol_DIA2_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA1_dly,
        TestSignalName => "DIA1",
        TestDelay => tisd_DIA1_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA1_CLKA_noedge_negedge,
        SetupLow => tsetup_DIA1_CLKA_noedge_negedge,
        HoldHigh => thold_DIA1_CLKA_noedge_negedge,
        HoldLow => thold_DIA1_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA1_CLKA_TimingDatash,
        Violation => tviol_DIA1_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA0_dly,
        TestSignalName => "DIA0",
        TestDelay => tisd_DIA0_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA0_CLKA_noedge_negedge,
        SetupLow => tsetup_DIA0_CLKA_noedge_negedge,
        HoldHigh => thold_DIA0_CLKA_noedge_negedge,
        HoldLow => thold_DIA0_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA0_CLKA_TimingDatash,
        Violation => tviol_DIA0_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA13_dly,
        TestSignalName => "ADA13",
        TestDelay => tisd_ADA13_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA13_CLKA_noedge_negedge,
        SetupLow => tsetup_ADA13_CLKA_noedge_negedge,
        HoldHigh => thold_ADA13_CLKA_noedge_negedge,
        HoldLow => thold_ADA13_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA13_CLKA_TimingDatash,
        Violation => tviol_ADA13_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA12_dly,
        TestSignalName => "ADA12",
        TestDelay => tisd_ADA12_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA12_CLKA_noedge_negedge,
        SetupLow => tsetup_ADA12_CLKA_noedge_negedge,
        HoldHigh => thold_ADA12_CLKA_noedge_negedge,
        HoldLow => thold_ADA12_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA12_CLKA_TimingDatash,
        Violation => tviol_ADA12_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA11_dly,
        TestSignalName => "ADA11",
        TestDelay => tisd_ADA11_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA11_CLKA_noedge_negedge,
        SetupLow => tsetup_ADA11_CLKA_noedge_negedge,
        HoldHigh => thold_ADA11_CLKA_noedge_negedge,
        HoldLow => thold_ADA11_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA11_CLKA_TimingDatash,
        Violation => tviol_ADA11_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA10_dly,
        TestSignalName => "ADA10",
        TestDelay => tisd_ADA10_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA10_CLKA_noedge_negedge,
        SetupLow => tsetup_ADA10_CLKA_noedge_negedge,
        HoldHigh => thold_ADA10_CLKA_noedge_negedge,
        HoldLow => thold_ADA10_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA10_CLKA_TimingDatash,
        Violation => tviol_ADA10_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA9_dly,
        TestSignalName => "ADA9",
        TestDelay => tisd_ADA9_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA9_CLKA_noedge_negedge,
        SetupLow => tsetup_ADA9_CLKA_noedge_negedge,
        HoldHigh => thold_ADA9_CLKA_noedge_negedge,
        HoldLow => thold_ADA9_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA9_CLKA_TimingDatash,
        Violation => tviol_ADA9_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA8_dly,
        TestSignalName => "ADA8",
        TestDelay => tisd_ADA8_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA8_CLKA_noedge_negedge,
        SetupLow => tsetup_ADA8_CLKA_noedge_negedge,
        HoldHigh => thold_ADA8_CLKA_noedge_negedge,
        HoldLow => thold_ADA8_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA8_CLKA_TimingDatash,
        Violation => tviol_ADA8_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA7_dly,
        TestSignalName => "ADA7",
        TestDelay => tisd_ADA7_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA7_CLKA_noedge_negedge,
        SetupLow => tsetup_ADA7_CLKA_noedge_negedge,
        HoldHigh => thold_ADA7_CLKA_noedge_negedge,
        HoldLow => thold_ADA7_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA7_CLKA_TimingDatash,
        Violation => tviol_ADA7_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA6_dly,
        TestSignalName => "ADA6",
        TestDelay => tisd_ADA6_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA6_CLKA_noedge_negedge,
        SetupLow => tsetup_ADA6_CLKA_noedge_negedge,
        HoldHigh => thold_ADA6_CLKA_noedge_negedge,
        HoldLow => thold_ADA6_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA6_CLKA_TimingDatash,
        Violation => tviol_ADA6_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA5_dly,
        TestSignalName => "ADA5",
        TestDelay => tisd_ADA5_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA5_CLKA_noedge_negedge,
        SetupLow => tsetup_ADA5_CLKA_noedge_negedge,
        HoldHigh => thold_ADA5_CLKA_noedge_negedge,
        HoldLow => thold_ADA5_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA5_CLKA_TimingDatash,
        Violation => tviol_ADA5_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA4_dly,
        TestSignalName => "ADA4",
        TestDelay => tisd_ADA4_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA4_CLKA_noedge_negedge,
        SetupLow => tsetup_ADA4_CLKA_noedge_negedge,
        HoldHigh => thold_ADA4_CLKA_noedge_negedge,
        HoldLow => thold_ADA4_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA4_CLKA_TimingDatash,
        Violation => tviol_ADA4_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA3_dly,
        TestSignalName => "ADA3",
        TestDelay => tisd_ADA3_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA3_CLKA_noedge_negedge,
        SetupLow => tsetup_ADA3_CLKA_noedge_negedge,
        HoldHigh => thold_ADA3_CLKA_noedge_negedge,
        HoldLow => thold_ADA3_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA3_CLKA_TimingDatash,
        Violation => tviol_ADA3_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA2_dly,
        TestSignalName => "ADA2",
        TestDelay => tisd_ADA2_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA2_CLKA_noedge_negedge,
        SetupLow => tsetup_ADA2_CLKA_noedge_negedge,
        HoldHigh => thold_ADA2_CLKA_noedge_negedge,
        HoldLow => thold_ADA2_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA2_CLKA_TimingDatash,
        Violation => tviol_ADA2_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => WEA_dly,
        TestSignalName => "WEA",
        TestDelay => tisd_WEA_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_WEA_CLKA_noedge_negedge,
        SetupLow => tsetup_WEA_CLKA_noedge_negedge,
        HoldHigh => thold_WEA_CLKA_noedge_negedge,
        HoldLow => thold_WEA_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => WEA_CLKA_TimingDatash,
        Violation => tviol_WEA_CLKA,
        MsgSeverity => warning);
      VitalPeriodPulseCheck (
        TestSignal => CLKA_ipd,
        TestSignalName => "CLKA",
        Period => tperiod_CLKA,
        PulseWidthHigh => tpw_CLKA_posedge,
        PulseWidthLow => tpw_CLKA_negedge,
        PeriodData => periodcheckinfo_CLKA,
        Violation => tviol_CLKA_CLKA,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);
      VitalPeriodPulseCheck (
        TestSignal => OCLKA_ipd,
        TestSignalName => "OCLKA",
        Period => tperiod_OCLKA,
        PulseWidthHigh => tpw_OCLKA_posedge,
        PulseWidthLow => tpw_OCLKA_negedge,
        PeriodData => periodcheckinfo_OCLKA,
        Violation => tviol_OCLKA_OCLKA,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    DOA3_zd 	:= DOA3_out;
    DOA2_zd 	:= DOA2_out;
    DOA1_zd 	:= DOA1_out;
    DOA0_zd 	:= DOA0_out;

    VitalPathDelay01 (
      OutSignal => DOA3, OutSignalName => "DOA3", OutTemp => DOA3_zd,
      Paths      => (0 => (InputChangeTime => CLKA_dly'last_event,
                           PathDelay => tpd_CLKA_DOA3,
                           PathCondition => TRUE)),
      GlitchData => DOA3_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOA2, OutSignalName => "DOA2", OutTemp => DOA2_zd,
      Paths      => (0 => (InputChangeTime => CLKA_dly'last_event,
                           PathDelay => tpd_CLKA_DOA2,
                           PathCondition => TRUE)),
      GlitchData => DOA2_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOA1, OutSignalName => "DOA1", OutTemp => DOA1_zd,
      Paths      => (0 => (InputChangeTime => CLKA_dly'last_event,
                           PathDelay => tpd_CLKA_DOA1,
                           PathCondition => TRUE)),
      GlitchData => DOA1_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOA0, OutSignalName => "DOA0", OutTemp => DOA0_zd,
      Paths      => (0 => (InputChangeTime => CLKA_dly'last_event,
                           PathDelay => tpd_CLKA_DOA0,
                           PathCondition => TRUE)),
      GlitchData => DOA0_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity DP16KC0009
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity DP16KC0009 is
    port (CEA: in Std_logic; OCEA: in Std_logic; CLKA: in Std_logic; 
          WEA: in Std_logic; CSA0: in Std_logic; CSA1: in Std_logic; 
          CSA2: in Std_logic; RSTA: in Std_logic; CEB: in Std_logic; 
          OCEB: in Std_logic; CLKB: in Std_logic; WEB: in Std_logic; 
          CSB0: in Std_logic; CSB1: in Std_logic; CSB2: in Std_logic; 
          RSTB: in Std_logic; DIA0: in Std_logic; DIA1: in Std_logic; 
          DIA2: in Std_logic; DIA3: in Std_logic; DIA4: in Std_logic; 
          DIA5: in Std_logic; DIA6: in Std_logic; DIA7: in Std_logic; 
          DIA8: in Std_logic; DIA9: in Std_logic; DIA10: in Std_logic; 
          DIA11: in Std_logic; DIA12: in Std_logic; DIA13: in Std_logic; 
          DIA14: in Std_logic; DIA15: in Std_logic; DIA16: in Std_logic; 
          DIA17: in Std_logic; ADA0: in Std_logic; ADA1: in Std_logic; 
          ADA2: in Std_logic; ADA3: in Std_logic; ADA4: in Std_logic; 
          ADA5: in Std_logic; ADA6: in Std_logic; ADA7: in Std_logic; 
          ADA8: in Std_logic; ADA9: in Std_logic; ADA10: in Std_logic; 
          ADA11: in Std_logic; ADA12: in Std_logic; ADA13: in Std_logic; 
          DIB0: in Std_logic; DIB1: in Std_logic; DIB2: in Std_logic; 
          DIB3: in Std_logic; DIB4: in Std_logic; DIB5: in Std_logic; 
          DIB6: in Std_logic; DIB7: in Std_logic; DIB8: in Std_logic; 
          DIB9: in Std_logic; DIB10: in Std_logic; DIB11: in Std_logic; 
          DIB12: in Std_logic; DIB13: in Std_logic; DIB14: in Std_logic; 
          DIB15: in Std_logic; DIB16: in Std_logic; DIB17: in Std_logic; 
          ADB0: in Std_logic; ADB1: in Std_logic; ADB2: in Std_logic; 
          ADB3: in Std_logic; ADB4: in Std_logic; ADB5: in Std_logic; 
          ADB6: in Std_logic; ADB7: in Std_logic; ADB8: in Std_logic; 
          ADB9: in Std_logic; ADB10: in Std_logic; ADB11: in Std_logic; 
          ADB12: in Std_logic; ADB13: in Std_logic; DOA0: out Std_logic; 
          DOA1: out Std_logic; DOA2: out Std_logic; DOA3: out Std_logic; 
          DOA4: out Std_logic; DOA5: out Std_logic; DOA6: out Std_logic; 
          DOA7: out Std_logic; DOA8: out Std_logic; DOA9: out Std_logic; 
          DOA10: out Std_logic; DOA11: out Std_logic; DOA12: out Std_logic; 
          DOA13: out Std_logic; DOA14: out Std_logic; DOA15: out Std_logic; 
          DOA16: out Std_logic; DOA17: out Std_logic; DOB0: out Std_logic; 
          DOB1: out Std_logic; DOB2: out Std_logic; DOB3: out Std_logic; 
          DOB4: out Std_logic; DOB5: out Std_logic; DOB6: out Std_logic; 
          DOB7: out Std_logic; DOB8: out Std_logic; DOB9: out Std_logic; 
          DOB10: out Std_logic; DOB11: out Std_logic; DOB12: out Std_logic; 
          DOB13: out Std_logic; DOB14: out Std_logic; DOB15: out Std_logic; 
          DOB16: out Std_logic; DOB17: out Std_logic);

    ATTRIBUTE Vital_Level0 OF DP16KC0009 : ENTITY IS TRUE;

  end DP16KC0009;

  architecture Structure of DP16KC0009 is
    component DP16KC
      generic (CSDECODE_A: String; CSDECODE_B: String; DATA_WIDTH_A: INTEGER; 
               DATA_WIDTH_B: INTEGER; GSR: String; INITVAL_00: String; 
               INITVAL_01: String; INITVAL_02: String; INITVAL_03: String; 
               INITVAL_04: String; INITVAL_05: String; INITVAL_06: String; 
               INITVAL_07: String; INITVAL_08: String; INITVAL_09: String; 
               INITVAL_0A: String; INITVAL_0B: String; INITVAL_0C: String; 
               INITVAL_0D: String; INITVAL_0E: String; INITVAL_0F: String; 
               INITVAL_10: String; INITVAL_11: String; INITVAL_12: String; 
               INITVAL_13: String; INITVAL_14: String; INITVAL_15: String; 
               INITVAL_16: String; INITVAL_17: String; INITVAL_18: String; 
               INITVAL_19: String; INITVAL_1A: String; INITVAL_1B: String; 
               INITVAL_1C: String; INITVAL_1D: String; INITVAL_1E: String; 
               INITVAL_1F: String; INITVAL_20: String; INITVAL_21: String; 
               INITVAL_22: String; INITVAL_23: String; INITVAL_24: String; 
               INITVAL_25: String; INITVAL_26: String; INITVAL_27: String; 
               INITVAL_28: String; INITVAL_29: String; INITVAL_2A: String; 
               INITVAL_2B: String; INITVAL_2C: String; INITVAL_2D: String; 
               INITVAL_2E: String; INITVAL_2F: String; INITVAL_30: String; 
               INITVAL_31: String; INITVAL_32: String; INITVAL_33: String; 
               INITVAL_34: String; INITVAL_35: String; INITVAL_36: String; 
               INITVAL_37: String; INITVAL_38: String; INITVAL_39: String; 
               INITVAL_3A: String; INITVAL_3B: String; INITVAL_3C: String; 
               INITVAL_3D: String; INITVAL_3E: String; INITVAL_3F: String; 
               REGMODE_A: String; REGMODE_B: String; WRITEMODE_A: String; 
               WRITEMODE_B: String);
      port (DIA0: in Std_logic; DIA1: in Std_logic; DIA2: in Std_logic; 
            DIA3: in Std_logic; DIA4: in Std_logic; DIA5: in Std_logic; 
            DIA6: in Std_logic; DIA7: in Std_logic; DIA8: in Std_logic; 
            DIA9: in Std_logic; DIA10: in Std_logic; DIA11: in Std_logic; 
            DIA12: in Std_logic; DIA13: in Std_logic; DIA14: in Std_logic; 
            DIA15: in Std_logic; DIA16: in Std_logic; DIA17: in Std_logic; 
            ADA0: in Std_logic; ADA1: in Std_logic; ADA2: in Std_logic; 
            ADA3: in Std_logic; ADA4: in Std_logic; ADA5: in Std_logic; 
            ADA6: in Std_logic; ADA7: in Std_logic; ADA8: in Std_logic; 
            ADA9: in Std_logic; ADA10: in Std_logic; ADA11: in Std_logic; 
            ADA12: in Std_logic; ADA13: in Std_logic; CEA: in Std_logic; 
            CLKA: in Std_logic; OCEA: in Std_logic; WEA: in Std_logic; 
            CSA0: in Std_logic; CSA1: in Std_logic; CSA2: in Std_logic; 
            RSTA: in Std_logic; DIB0: in Std_logic; DIB1: in Std_logic; 
            DIB2: in Std_logic; DIB3: in Std_logic; DIB4: in Std_logic; 
            DIB5: in Std_logic; DIB6: in Std_logic; DIB7: in Std_logic; 
            DIB8: in Std_logic; DIB9: in Std_logic; DIB10: in Std_logic; 
            DIB11: in Std_logic; DIB12: in Std_logic; DIB13: in Std_logic; 
            DIB14: in Std_logic; DIB15: in Std_logic; DIB16: in Std_logic; 
            DIB17: in Std_logic; ADB0: in Std_logic; ADB1: in Std_logic; 
            ADB2: in Std_logic; ADB3: in Std_logic; ADB4: in Std_logic; 
            ADB5: in Std_logic; ADB6: in Std_logic; ADB7: in Std_logic; 
            ADB8: in Std_logic; ADB9: in Std_logic; ADB10: in Std_logic; 
            ADB11: in Std_logic; ADB12: in Std_logic; ADB13: in Std_logic; 
            CEB: in Std_logic; CLKB: in Std_logic; OCEB: in Std_logic; 
            WEB: in Std_logic; CSB0: in Std_logic; CSB1: in Std_logic; 
            CSB2: in Std_logic; RSTB: in Std_logic; DOA0: out Std_logic; 
            DOA1: out Std_logic; DOA2: out Std_logic; DOA3: out Std_logic; 
            DOA4: out Std_logic; DOA5: out Std_logic; DOA6: out Std_logic; 
            DOA7: out Std_logic; DOA8: out Std_logic; DOA9: out Std_logic; 
            DOA10: out Std_logic; DOA11: out Std_logic; DOA12: out Std_logic; 
            DOA13: out Std_logic; DOA14: out Std_logic; DOA15: out Std_logic; 
            DOA16: out Std_logic; DOA17: out Std_logic; DOB0: out Std_logic; 
            DOB1: out Std_logic; DOB2: out Std_logic; DOB3: out Std_logic; 
            DOB4: out Std_logic; DOB5: out Std_logic; DOB6: out Std_logic; 
            DOB7: out Std_logic; DOB8: out Std_logic; DOB9: out Std_logic; 
            DOB10: out Std_logic; DOB11: out Std_logic; DOB12: out Std_logic; 
            DOB13: out Std_logic; DOB14: out Std_logic; DOB15: out Std_logic; 
            DOB16: out Std_logic; DOB17: out Std_logic);
    end component;
  begin
    INST10: DP16KC
      generic map (CSDECODE_A => "0b000", CSDECODE_B => "0b111", 
                   DATA_WIDTH_A => 4, DATA_WIDTH_B => 4, GSR => "DISABLED", 
                   INITVAL_00 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_01 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_02 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_03 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_04 => "0x006060E8061E4060E60F00C07000020E0440002000E070A80700070080000C06401E0600E3000040"
                   , 
                   INITVAL_05 => "0x0E8000E0060E8070005700E000CE000E0050E07000C730007000E040007000E4000E040002300603"
                   , 
                   INITVAL_06 => "0x0EC000CE00040700E0200E000000400EE050AA550AA020040400070048400E070080440800700066"
                   , 
                   INITVAL_07 => "0x080700400000050080770040700E07004070007000E0700C720000000C4408844004400EE050E070"
                   , 
                   INITVAL_08 => "0x0060F0400700067000700807000A6700E700807000C070C07008070000200A8000E8070007400070"
                   , 
                   INITVAL_09 => "0x0040700E000E8500E00500060080700E007000500E8400E07000E000A0740804200E0F040061E400"
                   , 
                   INITVAL_0A => "0x0000208800004400E007000070E070080020607000E0000807000700A07000070000021E07008007"
                   , 
                   INITVAL_0B => "0x0406000C0200E000407F0A00600A670007F0AE07000000CE000EA500E0670E002000400002000434"
                   , 
                   INITVAL_0C => "0x0046000C600E0000045000005000700E0500E0070AA00000700E00700807000700A0300EE020C070"
                   , 
                   INITVAL_0D => "0x0CE07004000E0000E00000E000E000000200E00700C0000E200E00700C070A070040200E0200C050"
                   , 
                   INITVAL_0E => "0x004000E070080000C006008700E07000A00000000E0400EE7700E000A070004060E0000E0F500E07"
                   , 
                   INITVAL_0F => "0x00007000020A4600E00500800040070080700050000400E00500070006060E00700070080700E005"
                   , 
                   INITVAL_10 => "0x0E8070007001E5000E060C80700070080701EE701FE500DE27000000A0F00A06F0E02700E020E060"
                   , 
                   INITVAL_11 => "0x008000E0070007000A000E0550000600000000020002000C750EC060EE000007000A00040500E070"
                   , 
                   INITVAL_12 => "0x08000000240000200007000020E0060CC00040000AA40000000E0700E0700A00000020004600E007"
                   , 
                   INITVAL_13 => "0x088000A0640807000A000880700020000700E04000E0000000000000040500E070000700E000A070"
                   , 
                   INITVAL_14 => "0x00400000440007201E3000E070007200026000700E0070AA0601E52080770002000E000E40700077"
                   , 
                   INITVAL_15 => "0x0E007000700A07000A000E0700002600E0000000004000E0000EE000000700A000E0000047000000"
                   , 
                   INITVAL_16 => "0x00005000001EA000000200E07000400E0000A4000E8070E07701E500E067004070080700C0000E00"
                   , 
                   INITVAL_17 => "0x0E803000500E00700020000400E0200E00500E07006330663300A0701E5000E00040700080000007"
                   , 
                   INITVAL_18 => "0x008400000300E0F0A00000A4000000000000A000000700E0700080300070040070002000E0700400"
                   , 
                   INITVAL_19 => "0x04020000200E00700E070040000407000701EE07000200002700050040000400200002000F700002"
                   , 
                   INITVAL_1A => "0x0E00400E000E0400E040080400E040080400E040080400E0070E8050E00400E0008070000030E000"
                   , 
                   INITVAL_1B => "0x00E000004000E030000704070060000E4070060000E2400E00080700E00400E000E8070005400E00"
                   , 
                   INITVAL_1C => "0x000000404400E000E0000007000E0000E200600700E0400E0000E000880700070008400E0000E045"
                   , 
                   INITVAL_1D => "0x04400008000A40F0A4000484000800000700807600A0700A070EA070E8070E602000300005500E05"
                   , 
                   INITVAL_1E => "0x0E004000400E00000E060CC0008004000400005000A0704040048070E4060E04000E4000E5000A00"
                   , 
                   INITVAL_1F => "0x0C0070CC020000200C070606300E00000700C0700000700C6000E060C0070CC000EC7000E6600076"
                   , 
                   INITVAL_20 => "0x0000200C070007008E000EC600E0070087000E0700E000007606C000EC700E0070CE6000E3600073"
                   , 
                   INITVAL_21 => "0x0007000007004500000400E000CE60000700E0170007000E000EE700E0000CC260CC440C0000C070"
                   , 
                   INITVAL_22 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_23 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_24 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_25 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_26 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_27 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_28 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_29 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_2A => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_2B => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_2C => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_2D => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_2E => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_2F => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_30 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_31 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_32 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_33 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_34 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_35 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_36 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_37 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_38 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_39 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_3A => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_3B => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_3C => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_3D => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_3E => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_3F => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , REGMODE_A => "NOREG", REGMODE_B => "NOREG", 
                   WRITEMODE_A => "NORMAL", WRITEMODE_B => "NORMAL")
      port map (DIA0=>DIA0, DIA1=>DIA1, DIA2=>DIA2, DIA3=>DIA3, DIA4=>DIA4, 
                DIA5=>DIA5, DIA6=>DIA6, DIA7=>DIA7, DIA8=>DIA8, DIA9=>DIA9, 
                DIA10=>DIA10, DIA11=>DIA11, DIA12=>DIA12, DIA13=>DIA13, 
                DIA14=>DIA14, DIA15=>DIA15, DIA16=>DIA16, DIA17=>DIA17, 
                ADA0=>ADA0, ADA1=>ADA1, ADA2=>ADA2, ADA3=>ADA3, ADA4=>ADA4, 
                ADA5=>ADA5, ADA6=>ADA6, ADA7=>ADA7, ADA8=>ADA8, ADA9=>ADA9, 
                ADA10=>ADA10, ADA11=>ADA11, ADA12=>ADA12, ADA13=>ADA13, 
                CEA=>CEA, CLKA=>CLKA, OCEA=>OCEA, WEA=>WEA, CSA0=>CSA0, 
                CSA1=>CSA1, CSA2=>CSA2, RSTA=>RSTA, DIB0=>DIB0, DIB1=>DIB1, 
                DIB2=>DIB2, DIB3=>DIB3, DIB4=>DIB4, DIB5=>DIB5, DIB6=>DIB6, 
                DIB7=>DIB7, DIB8=>DIB8, DIB9=>DIB9, DIB10=>DIB10, DIB11=>DIB11, 
                DIB12=>DIB12, DIB13=>DIB13, DIB14=>DIB14, DIB15=>DIB15, 
                DIB16=>DIB16, DIB17=>DIB17, ADB0=>ADB0, ADB1=>ADB1, ADB2=>ADB2, 
                ADB3=>ADB3, ADB4=>ADB4, ADB5=>ADB5, ADB6=>ADB6, ADB7=>ADB7, 
                ADB8=>ADB8, ADB9=>ADB9, ADB10=>ADB10, ADB11=>ADB11, 
                ADB12=>ADB12, ADB13=>ADB13, CEB=>CEB, CLKB=>CLKB, OCEB=>OCEB, 
                WEB=>WEB, CSB0=>CSB0, CSB1=>CSB1, CSB2=>CSB2, RSTB=>RSTB, 
                DOA0=>DOA0, DOA1=>DOA1, DOA2=>DOA2, DOA3=>DOA3, DOA4=>DOA4, 
                DOA5=>DOA5, DOA6=>DOA6, DOA7=>DOA7, DOA8=>DOA8, DOA9=>DOA9, 
                DOA10=>DOA10, DOA11=>DOA11, DOA12=>DOA12, DOA13=>DOA13, 
                DOA14=>DOA14, DOA15=>DOA15, DOA16=>DOA16, DOA17=>DOA17, 
                DOB0=>DOB0, DOB1=>DOB1, DOB2=>DOB2, DOB3=>DOB3, DOB4=>DOB4, 
                DOB5=>DOB5, DOB6=>DOB6, DOB7=>DOB7, DOB8=>DOB8, DOB9=>DOB9, 
                DOB10=>DOB10, DOB11=>DOB11, DOB12=>DOB12, DOB13=>DOB13, 
                DOB14=>DOB14, DOB15=>DOB15, DOB16=>DOB16, DOB17=>DOB17);
  end Structure;

-- entity uForth_uForthMem_pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_5_2
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity uForth_uForthMem_pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_5_2 is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;

        InstancePath  	: string := "uForth_uForthMem_pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_5_2"
        ;

      tipd_DIA3  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA2  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA1  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA0  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA13  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA12  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA11  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA10  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA9  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA8  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA7  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA6  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA5  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA4  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA3  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA2  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_WEA  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_CLKA  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_OCLKA  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_WEB  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIB0  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIB1  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIB2  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIB3  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLKA_DOA3	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLKA_DOA2	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLKA_DOA1	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLKA_DOA0	 : VitalDelayType01 := (0 ns, 0 ns);
      tperiod_CLKA 	: VitalDelayType := 0 ns;
      tpw_CLKA_posedge	: VitalDelayType := 0 ns;
      tpw_CLKA_negedge	: VitalDelayType := 0 ns;
      tperiod_OCLKA 	: VitalDelayType := 0 ns;
      tpw_OCLKA_posedge	: VitalDelayType := 0 ns;
      tpw_OCLKA_negedge	: VitalDelayType := 0 ns;
      ticd_CLKA	: VitalDelayType := 0 ns;
      tisd_DIA3_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA3_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_DIA3_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_DIA2_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA2_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_DIA2_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_DIA1_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA1_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_DIA1_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_DIA0_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA0_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_DIA0_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADA13_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA13_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADA13_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADA12_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA12_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADA12_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADA11_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA11_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADA11_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADA10_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA10_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADA10_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADA9_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA9_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADA9_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADA8_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA8_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADA8_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADA7_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA7_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADA7_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADA6_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA6_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADA6_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADA5_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA5_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADA5_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADA4_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA4_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADA4_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADA3_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA3_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADA3_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADA2_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA2_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADA2_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_WEA_CLKA	: VitalDelayType := 0 ns;
      tsetup_WEA_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_WEA_CLKA_noedge_negedge	: VitalDelayType := 0 ns);

    port (DIA3: in Std_logic; DIA2: in Std_logic; DIA1: in Std_logic; 
          DIA0: in Std_logic; ADA13: in Std_logic; ADA12: in Std_logic; 
          ADA11: in Std_logic; ADA10: in Std_logic; ADA9: in Std_logic; 
          ADA8: in Std_logic; ADA7: in Std_logic; ADA6: in Std_logic; 
          ADA5: in Std_logic; ADA4: in Std_logic; ADA3: in Std_logic; 
          ADA2: in Std_logic; DOA3: out Std_logic; DOA2: out Std_logic; 
          DOA1: out Std_logic; DOA0: out Std_logic; WEA: in Std_logic; 
          CLKA: in Std_logic; OCLKA: in Std_logic; WEB: in Std_logic; 
          DIB0: in Std_logic; DIB1: in Std_logic; DIB2: in Std_logic; 
          DIB3: in Std_logic);


          ATTRIBUTE Vital_Level0 OF uForth_uForthMem_pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_5_2 : ENTITY IS TRUE;

  end uForth_uForthMem_pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_5_2;


    architecture Structure of uForth_uForthMem_pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_5_2 is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal DIA3_ipd 	: std_logic := 'X';
    signal DIA3_dly 	: std_logic := 'X';
    signal DIA2_ipd 	: std_logic := 'X';
    signal DIA2_dly 	: std_logic := 'X';
    signal DIA1_ipd 	: std_logic := 'X';
    signal DIA1_dly 	: std_logic := 'X';
    signal DIA0_ipd 	: std_logic := 'X';
    signal DIA0_dly 	: std_logic := 'X';
    signal ADA13_ipd 	: std_logic := 'X';
    signal ADA13_dly 	: std_logic := 'X';
    signal ADA12_ipd 	: std_logic := 'X';
    signal ADA12_dly 	: std_logic := 'X';
    signal ADA11_ipd 	: std_logic := 'X';
    signal ADA11_dly 	: std_logic := 'X';
    signal ADA10_ipd 	: std_logic := 'X';
    signal ADA10_dly 	: std_logic := 'X';
    signal ADA9_ipd 	: std_logic := 'X';
    signal ADA9_dly 	: std_logic := 'X';
    signal ADA8_ipd 	: std_logic := 'X';
    signal ADA8_dly 	: std_logic := 'X';
    signal ADA7_ipd 	: std_logic := 'X';
    signal ADA7_dly 	: std_logic := 'X';
    signal ADA6_ipd 	: std_logic := 'X';
    signal ADA6_dly 	: std_logic := 'X';
    signal ADA5_ipd 	: std_logic := 'X';
    signal ADA5_dly 	: std_logic := 'X';
    signal ADA4_ipd 	: std_logic := 'X';
    signal ADA4_dly 	: std_logic := 'X';
    signal ADA3_ipd 	: std_logic := 'X';
    signal ADA3_dly 	: std_logic := 'X';
    signal ADA2_ipd 	: std_logic := 'X';
    signal ADA2_dly 	: std_logic := 'X';
    signal DOA3_out 	: std_logic := 'X';
    signal DOA2_out 	: std_logic := 'X';
    signal DOA1_out 	: std_logic := 'X';
    signal DOA0_out 	: std_logic := 'X';
    signal WEA_ipd 	: std_logic := 'X';
    signal WEA_dly 	: std_logic := 'X';
    signal CLKA_ipd 	: std_logic := 'X';
    signal CLKA_dly 	: std_logic := 'X';
    signal OCLKA_ipd 	: std_logic := 'X';
    signal WEB_ipd 	: std_logic := 'X';
    signal DIB0_ipd 	: std_logic := 'X';
    signal DIB1_ipd 	: std_logic := 'X';
    signal DIB2_ipd 	: std_logic := 'X';
    signal DIB3_ipd 	: std_logic := 'X';

    signal VCCI: Std_logic;
    signal OCLKA_NOTIN: Std_logic;
    signal GNDI: Std_logic;
    component inverter
      port (I: in Std_logic; Z: out Std_logic);
    end component;
    component gndB
      port (PWR0: out Std_logic);
    end component;
    component vcc
      port (PWR1: out Std_logic);
    end component;
    component DP16KC0009
      port (CEA: in Std_logic; OCEA: in Std_logic; CLKA: in Std_logic; 
            WEA: in Std_logic; CSA0: in Std_logic; CSA1: in Std_logic; 
            CSA2: in Std_logic; RSTA: in Std_logic; CEB: in Std_logic; 
            OCEB: in Std_logic; CLKB: in Std_logic; WEB: in Std_logic; 
            CSB0: in Std_logic; CSB1: in Std_logic; CSB2: in Std_logic; 
            RSTB: in Std_logic; DIA0: in Std_logic; DIA1: in Std_logic; 
            DIA2: in Std_logic; DIA3: in Std_logic; DIA4: in Std_logic; 
            DIA5: in Std_logic; DIA6: in Std_logic; DIA7: in Std_logic; 
            DIA8: in Std_logic; DIA9: in Std_logic; DIA10: in Std_logic; 
            DIA11: in Std_logic; DIA12: in Std_logic; DIA13: in Std_logic; 
            DIA14: in Std_logic; DIA15: in Std_logic; DIA16: in Std_logic; 
            DIA17: in Std_logic; ADA0: in Std_logic; ADA1: in Std_logic; 
            ADA2: in Std_logic; ADA3: in Std_logic; ADA4: in Std_logic; 
            ADA5: in Std_logic; ADA6: in Std_logic; ADA7: in Std_logic; 
            ADA8: in Std_logic; ADA9: in Std_logic; ADA10: in Std_logic; 
            ADA11: in Std_logic; ADA12: in Std_logic; ADA13: in Std_logic; 
            DIB0: in Std_logic; DIB1: in Std_logic; DIB2: in Std_logic; 
            DIB3: in Std_logic; DIB4: in Std_logic; DIB5: in Std_logic; 
            DIB6: in Std_logic; DIB7: in Std_logic; DIB8: in Std_logic; 
            DIB9: in Std_logic; DIB10: in Std_logic; DIB11: in Std_logic; 
            DIB12: in Std_logic; DIB13: in Std_logic; DIB14: in Std_logic; 
            DIB15: in Std_logic; DIB16: in Std_logic; DIB17: in Std_logic; 
            ADB0: in Std_logic; ADB1: in Std_logic; ADB2: in Std_logic; 
            ADB3: in Std_logic; ADB4: in Std_logic; ADB5: in Std_logic; 
            ADB6: in Std_logic; ADB7: in Std_logic; ADB8: in Std_logic; 
            ADB9: in Std_logic; ADB10: in Std_logic; ADB11: in Std_logic; 
            ADB12: in Std_logic; ADB13: in Std_logic; DOA0: out Std_logic; 
            DOA1: out Std_logic; DOA2: out Std_logic; DOA3: out Std_logic; 
            DOA4: out Std_logic; DOA5: out Std_logic; DOA6: out Std_logic; 
            DOA7: out Std_logic; DOA8: out Std_logic; DOA9: out Std_logic; 
            DOA10: out Std_logic; DOA11: out Std_logic; DOA12: out Std_logic; 
            DOA13: out Std_logic; DOA14: out Std_logic; DOA15: out Std_logic; 
            DOA16: out Std_logic; DOA17: out Std_logic; DOB0: out Std_logic; 
            DOB1: out Std_logic; DOB2: out Std_logic; DOB3: out Std_logic; 
            DOB4: out Std_logic; DOB5: out Std_logic; DOB6: out Std_logic; 
            DOB7: out Std_logic; DOB8: out Std_logic; DOB9: out Std_logic; 
            DOB10: out Std_logic; DOB11: out Std_logic; DOB12: out Std_logic; 
            DOB13: out Std_logic; DOB14: out Std_logic; DOB15: out Std_logic; 
            DOB16: out Std_logic; DOB17: out Std_logic);
    end component;
  begin

      uForth_uForthMem_pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_5_2_DP16KC: DP16KC0009
      port map (CEA=>VCCI, OCEA=>VCCI, CLKA=>OCLKA_NOTIN, WEA=>WEA_dly, 
                CSA0=>GNDI, CSA1=>GNDI, CSA2=>GNDI, RSTA=>GNDI, CEB=>VCCI, 
                OCEB=>VCCI, CLKB=>GNDI, WEB=>WEB_ipd, CSB0=>GNDI, CSB1=>GNDI, 
                CSB2=>GNDI, RSTB=>GNDI, DIA0=>DIA0_dly, DIA1=>DIA1_dly, 
                DIA2=>DIA2_dly, DIA3=>DIA3_dly, DIA4=>GNDI, DIA5=>GNDI, 
                DIA6=>GNDI, DIA7=>GNDI, DIA8=>GNDI, DIA9=>GNDI, DIA10=>GNDI, 
                DIA11=>GNDI, DIA12=>GNDI, DIA13=>GNDI, DIA14=>GNDI, 
                DIA15=>GNDI, DIA16=>GNDI, DIA17=>GNDI, ADA0=>GNDI, ADA1=>GNDI, 
                ADA2=>ADA2_dly, ADA3=>ADA3_dly, ADA4=>ADA4_dly, ADA5=>ADA5_dly, 
                ADA6=>ADA6_dly, ADA7=>ADA7_dly, ADA8=>ADA8_dly, ADA9=>ADA9_dly, 
                ADA10=>ADA10_dly, ADA11=>ADA11_dly, ADA12=>ADA12_dly, 
                ADA13=>ADA13_dly, DIB0=>DIB0_ipd, DIB1=>DIB1_ipd, 
                DIB2=>DIB2_ipd, DIB3=>DIB3_ipd, DIB4=>GNDI, DIB5=>GNDI, 
                DIB6=>GNDI, DIB7=>GNDI, DIB8=>GNDI, DIB9=>GNDI, DIB10=>GNDI, 
                DIB11=>GNDI, DIB12=>GNDI, DIB13=>GNDI, DIB14=>GNDI, 
                DIB15=>GNDI, DIB16=>GNDI, DIB17=>GNDI, ADB0=>GNDI, ADB1=>GNDI, 
                ADB2=>GNDI, ADB3=>GNDI, ADB4=>GNDI, ADB5=>GNDI, ADB6=>GNDI, 
                ADB7=>GNDI, ADB8=>GNDI, ADB9=>GNDI, ADB10=>GNDI, ADB11=>GNDI, 
                ADB12=>GNDI, ADB13=>GNDI, DOA0=>DOA0_out, DOA1=>DOA1_out, 
                DOA2=>DOA2_out, DOA3=>DOA3_out, DOA4=>open, DOA5=>open, 
                DOA6=>open, DOA7=>open, DOA8=>open, DOA9=>open, DOA10=>open, 
                DOA11=>open, DOA12=>open, DOA13=>open, DOA14=>open, 
                DOA15=>open, DOA16=>open, DOA17=>open, DOB0=>open, DOB1=>open, 
                DOB2=>open, DOB3=>open, DOB4=>open, DOB5=>open, DOB6=>open, 
                DOB7=>open, DOB8=>open, DOB9=>open, DOB10=>open, DOB11=>open, 
                DOB12=>open, DOB13=>open, DOB14=>open, DOB15=>open, 
                DOB16=>open, DOB17=>open);
    DRIVEVCC: vcc
      port map (PWR1=>VCCI);
    OCLKA_INVERTERIN: inverter
      port map (I=>CLKA_dly, Z=>OCLKA_NOTIN);
    DRIVEGND: gndB
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(DIA3_ipd, DIA3, tipd_DIA3);
      VitalWireDelay(DIA2_ipd, DIA2, tipd_DIA2);
      VitalWireDelay(DIA1_ipd, DIA1, tipd_DIA1);
      VitalWireDelay(DIA0_ipd, DIA0, tipd_DIA0);
      VitalWireDelay(ADA13_ipd, ADA13, tipd_ADA13);
      VitalWireDelay(ADA12_ipd, ADA12, tipd_ADA12);
      VitalWireDelay(ADA11_ipd, ADA11, tipd_ADA11);
      VitalWireDelay(ADA10_ipd, ADA10, tipd_ADA10);
      VitalWireDelay(ADA9_ipd, ADA9, tipd_ADA9);
      VitalWireDelay(ADA8_ipd, ADA8, tipd_ADA8);
      VitalWireDelay(ADA7_ipd, ADA7, tipd_ADA7);
      VitalWireDelay(ADA6_ipd, ADA6, tipd_ADA6);
      VitalWireDelay(ADA5_ipd, ADA5, tipd_ADA5);
      VitalWireDelay(ADA4_ipd, ADA4, tipd_ADA4);
      VitalWireDelay(ADA3_ipd, ADA3, tipd_ADA3);
      VitalWireDelay(ADA2_ipd, ADA2, tipd_ADA2);
      VitalWireDelay(WEA_ipd, WEA, tipd_WEA);
      VitalWireDelay(CLKA_ipd, CLKA, tipd_CLKA);
      VitalWireDelay(OCLKA_ipd, OCLKA, tipd_OCLKA);
      VitalWireDelay(WEB_ipd, WEB, tipd_WEB);
      VitalWireDelay(DIB0_ipd, DIB0, tipd_DIB0);
      VitalWireDelay(DIB1_ipd, DIB1, tipd_DIB1);
      VitalWireDelay(DIB2_ipd, DIB2, tipd_DIB2);
      VitalWireDelay(DIB3_ipd, DIB3, tipd_DIB3);
    END BLOCK;

    --  Setup and Hold DELAYs
    SignalDelay : BLOCK
    BEGIN
      VitalSignalDelay(DIA3_dly, DIA3_ipd, tisd_DIA3_CLKA);
      VitalSignalDelay(DIA2_dly, DIA2_ipd, tisd_DIA2_CLKA);
      VitalSignalDelay(DIA1_dly, DIA1_ipd, tisd_DIA1_CLKA);
      VitalSignalDelay(DIA0_dly, DIA0_ipd, tisd_DIA0_CLKA);
      VitalSignalDelay(ADA13_dly, ADA13_ipd, tisd_ADA13_CLKA);
      VitalSignalDelay(ADA12_dly, ADA12_ipd, tisd_ADA12_CLKA);
      VitalSignalDelay(ADA11_dly, ADA11_ipd, tisd_ADA11_CLKA);
      VitalSignalDelay(ADA10_dly, ADA10_ipd, tisd_ADA10_CLKA);
      VitalSignalDelay(ADA9_dly, ADA9_ipd, tisd_ADA9_CLKA);
      VitalSignalDelay(ADA8_dly, ADA8_ipd, tisd_ADA8_CLKA);
      VitalSignalDelay(ADA7_dly, ADA7_ipd, tisd_ADA7_CLKA);
      VitalSignalDelay(ADA6_dly, ADA6_ipd, tisd_ADA6_CLKA);
      VitalSignalDelay(ADA5_dly, ADA5_ipd, tisd_ADA5_CLKA);
      VitalSignalDelay(ADA4_dly, ADA4_ipd, tisd_ADA4_CLKA);
      VitalSignalDelay(ADA3_dly, ADA3_ipd, tisd_ADA3_CLKA);
      VitalSignalDelay(ADA2_dly, ADA2_ipd, tisd_ADA2_CLKA);
      VitalSignalDelay(WEA_dly, WEA_ipd, tisd_WEA_CLKA);
      VitalSignalDelay(CLKA_dly, CLKA_ipd, ticd_CLKA);
    END BLOCK;

    VitalBehavior : PROCESS (DIA3_dly, DIA2_dly, DIA1_dly, DIA0_dly, ADA13_dly, 
      ADA12_dly, ADA11_dly, ADA10_dly, ADA9_dly, ADA8_dly, ADA7_dly, ADA6_dly, 
      ADA5_dly, ADA4_dly, ADA3_dly, ADA2_dly, DOA3_out, DOA2_out, DOA1_out, 
      DOA0_out, WEA_dly, CLKA_dly, OCLKA_ipd, WEB_ipd, DIB0_ipd, DIB1_ipd, 
      DIB2_ipd, DIB3_ipd)
    VARIABLE DOA3_zd         	: std_logic := 'X';
    VARIABLE DOA3_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOA2_zd         	: std_logic := 'X';
    VARIABLE DOA2_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOA1_zd         	: std_logic := 'X';
    VARIABLE DOA1_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOA0_zd         	: std_logic := 'X';
    VARIABLE DOA0_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_DIA3_CLKA       	: x01 := '0';
    VARIABLE DIA3_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA2_CLKA       	: x01 := '0';
    VARIABLE DIA2_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA1_CLKA       	: x01 := '0';
    VARIABLE DIA1_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA0_CLKA       	: x01 := '0';
    VARIABLE DIA0_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA13_CLKA       	: x01 := '0';
    VARIABLE ADA13_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA12_CLKA       	: x01 := '0';
    VARIABLE ADA12_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA11_CLKA       	: x01 := '0';
    VARIABLE ADA11_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA10_CLKA       	: x01 := '0';
    VARIABLE ADA10_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA9_CLKA       	: x01 := '0';
    VARIABLE ADA9_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA8_CLKA       	: x01 := '0';
    VARIABLE ADA8_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA7_CLKA       	: x01 := '0';
    VARIABLE ADA7_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA6_CLKA       	: x01 := '0';
    VARIABLE ADA6_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA5_CLKA       	: x01 := '0';
    VARIABLE ADA5_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA4_CLKA       	: x01 := '0';
    VARIABLE ADA4_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA3_CLKA       	: x01 := '0';
    VARIABLE ADA3_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA2_CLKA       	: x01 := '0';
    VARIABLE ADA2_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_WEA_CLKA       	: x01 := '0';
    VARIABLE WEA_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_CLKA_CLKA          	: x01 := '0';
    VARIABLE periodcheckinfo_CLKA	: VitalPeriodDataType;
    VARIABLE tviol_OCLKA_OCLKA          	: x01 := '0';
    VARIABLE periodcheckinfo_OCLKA	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalSetupHoldCheck (
        TestSignal => DIA3_dly,
        TestSignalName => "DIA3",
        TestDelay => tisd_DIA3_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA3_CLKA_noedge_negedge,
        SetupLow => tsetup_DIA3_CLKA_noedge_negedge,
        HoldHigh => thold_DIA3_CLKA_noedge_negedge,
        HoldLow => thold_DIA3_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA3_CLKA_TimingDatash,
        Violation => tviol_DIA3_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA2_dly,
        TestSignalName => "DIA2",
        TestDelay => tisd_DIA2_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA2_CLKA_noedge_negedge,
        SetupLow => tsetup_DIA2_CLKA_noedge_negedge,
        HoldHigh => thold_DIA2_CLKA_noedge_negedge,
        HoldLow => thold_DIA2_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA2_CLKA_TimingDatash,
        Violation => tviol_DIA2_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA1_dly,
        TestSignalName => "DIA1",
        TestDelay => tisd_DIA1_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA1_CLKA_noedge_negedge,
        SetupLow => tsetup_DIA1_CLKA_noedge_negedge,
        HoldHigh => thold_DIA1_CLKA_noedge_negedge,
        HoldLow => thold_DIA1_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA1_CLKA_TimingDatash,
        Violation => tviol_DIA1_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA0_dly,
        TestSignalName => "DIA0",
        TestDelay => tisd_DIA0_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA0_CLKA_noedge_negedge,
        SetupLow => tsetup_DIA0_CLKA_noedge_negedge,
        HoldHigh => thold_DIA0_CLKA_noedge_negedge,
        HoldLow => thold_DIA0_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA0_CLKA_TimingDatash,
        Violation => tviol_DIA0_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA13_dly,
        TestSignalName => "ADA13",
        TestDelay => tisd_ADA13_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA13_CLKA_noedge_negedge,
        SetupLow => tsetup_ADA13_CLKA_noedge_negedge,
        HoldHigh => thold_ADA13_CLKA_noedge_negedge,
        HoldLow => thold_ADA13_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA13_CLKA_TimingDatash,
        Violation => tviol_ADA13_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA12_dly,
        TestSignalName => "ADA12",
        TestDelay => tisd_ADA12_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA12_CLKA_noedge_negedge,
        SetupLow => tsetup_ADA12_CLKA_noedge_negedge,
        HoldHigh => thold_ADA12_CLKA_noedge_negedge,
        HoldLow => thold_ADA12_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA12_CLKA_TimingDatash,
        Violation => tviol_ADA12_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA11_dly,
        TestSignalName => "ADA11",
        TestDelay => tisd_ADA11_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA11_CLKA_noedge_negedge,
        SetupLow => tsetup_ADA11_CLKA_noedge_negedge,
        HoldHigh => thold_ADA11_CLKA_noedge_negedge,
        HoldLow => thold_ADA11_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA11_CLKA_TimingDatash,
        Violation => tviol_ADA11_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA10_dly,
        TestSignalName => "ADA10",
        TestDelay => tisd_ADA10_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA10_CLKA_noedge_negedge,
        SetupLow => tsetup_ADA10_CLKA_noedge_negedge,
        HoldHigh => thold_ADA10_CLKA_noedge_negedge,
        HoldLow => thold_ADA10_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA10_CLKA_TimingDatash,
        Violation => tviol_ADA10_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA9_dly,
        TestSignalName => "ADA9",
        TestDelay => tisd_ADA9_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA9_CLKA_noedge_negedge,
        SetupLow => tsetup_ADA9_CLKA_noedge_negedge,
        HoldHigh => thold_ADA9_CLKA_noedge_negedge,
        HoldLow => thold_ADA9_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA9_CLKA_TimingDatash,
        Violation => tviol_ADA9_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA8_dly,
        TestSignalName => "ADA8",
        TestDelay => tisd_ADA8_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA8_CLKA_noedge_negedge,
        SetupLow => tsetup_ADA8_CLKA_noedge_negedge,
        HoldHigh => thold_ADA8_CLKA_noedge_negedge,
        HoldLow => thold_ADA8_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA8_CLKA_TimingDatash,
        Violation => tviol_ADA8_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA7_dly,
        TestSignalName => "ADA7",
        TestDelay => tisd_ADA7_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA7_CLKA_noedge_negedge,
        SetupLow => tsetup_ADA7_CLKA_noedge_negedge,
        HoldHigh => thold_ADA7_CLKA_noedge_negedge,
        HoldLow => thold_ADA7_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA7_CLKA_TimingDatash,
        Violation => tviol_ADA7_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA6_dly,
        TestSignalName => "ADA6",
        TestDelay => tisd_ADA6_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA6_CLKA_noedge_negedge,
        SetupLow => tsetup_ADA6_CLKA_noedge_negedge,
        HoldHigh => thold_ADA6_CLKA_noedge_negedge,
        HoldLow => thold_ADA6_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA6_CLKA_TimingDatash,
        Violation => tviol_ADA6_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA5_dly,
        TestSignalName => "ADA5",
        TestDelay => tisd_ADA5_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA5_CLKA_noedge_negedge,
        SetupLow => tsetup_ADA5_CLKA_noedge_negedge,
        HoldHigh => thold_ADA5_CLKA_noedge_negedge,
        HoldLow => thold_ADA5_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA5_CLKA_TimingDatash,
        Violation => tviol_ADA5_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA4_dly,
        TestSignalName => "ADA4",
        TestDelay => tisd_ADA4_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA4_CLKA_noedge_negedge,
        SetupLow => tsetup_ADA4_CLKA_noedge_negedge,
        HoldHigh => thold_ADA4_CLKA_noedge_negedge,
        HoldLow => thold_ADA4_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA4_CLKA_TimingDatash,
        Violation => tviol_ADA4_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA3_dly,
        TestSignalName => "ADA3",
        TestDelay => tisd_ADA3_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA3_CLKA_noedge_negedge,
        SetupLow => tsetup_ADA3_CLKA_noedge_negedge,
        HoldHigh => thold_ADA3_CLKA_noedge_negedge,
        HoldLow => thold_ADA3_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA3_CLKA_TimingDatash,
        Violation => tviol_ADA3_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA2_dly,
        TestSignalName => "ADA2",
        TestDelay => tisd_ADA2_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA2_CLKA_noedge_negedge,
        SetupLow => tsetup_ADA2_CLKA_noedge_negedge,
        HoldHigh => thold_ADA2_CLKA_noedge_negedge,
        HoldLow => thold_ADA2_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA2_CLKA_TimingDatash,
        Violation => tviol_ADA2_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => WEA_dly,
        TestSignalName => "WEA",
        TestDelay => tisd_WEA_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_WEA_CLKA_noedge_negedge,
        SetupLow => tsetup_WEA_CLKA_noedge_negedge,
        HoldHigh => thold_WEA_CLKA_noedge_negedge,
        HoldLow => thold_WEA_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => WEA_CLKA_TimingDatash,
        Violation => tviol_WEA_CLKA,
        MsgSeverity => warning);
      VitalPeriodPulseCheck (
        TestSignal => CLKA_ipd,
        TestSignalName => "CLKA",
        Period => tperiod_CLKA,
        PulseWidthHigh => tpw_CLKA_posedge,
        PulseWidthLow => tpw_CLKA_negedge,
        PeriodData => periodcheckinfo_CLKA,
        Violation => tviol_CLKA_CLKA,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);
      VitalPeriodPulseCheck (
        TestSignal => OCLKA_ipd,
        TestSignalName => "OCLKA",
        Period => tperiod_OCLKA,
        PulseWidthHigh => tpw_OCLKA_posedge,
        PulseWidthLow => tpw_OCLKA_negedge,
        PeriodData => periodcheckinfo_OCLKA,
        Violation => tviol_OCLKA_OCLKA,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    DOA3_zd 	:= DOA3_out;
    DOA2_zd 	:= DOA2_out;
    DOA1_zd 	:= DOA1_out;
    DOA0_zd 	:= DOA0_out;

    VitalPathDelay01 (
      OutSignal => DOA3, OutSignalName => "DOA3", OutTemp => DOA3_zd,
      Paths      => (0 => (InputChangeTime => CLKA_dly'last_event,
                           PathDelay => tpd_CLKA_DOA3,
                           PathCondition => TRUE)),
      GlitchData => DOA3_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOA2, OutSignalName => "DOA2", OutTemp => DOA2_zd,
      Paths      => (0 => (InputChangeTime => CLKA_dly'last_event,
                           PathDelay => tpd_CLKA_DOA2,
                           PathCondition => TRUE)),
      GlitchData => DOA2_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOA1, OutSignalName => "DOA1", OutTemp => DOA1_zd,
      Paths      => (0 => (InputChangeTime => CLKA_dly'last_event,
                           PathDelay => tpd_CLKA_DOA1,
                           PathCondition => TRUE)),
      GlitchData => DOA1_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOA0, OutSignalName => "DOA0", OutTemp => DOA0_zd,
      Paths      => (0 => (InputChangeTime => CLKA_dly'last_event,
                           PathDelay => tpd_CLKA_DOA0,
                           PathCondition => TRUE)),
      GlitchData => DOA0_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity DP16KC0010
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity DP16KC0010 is
    port (CEA: in Std_logic; OCEA: in Std_logic; CLKA: in Std_logic; 
          WEA: in Std_logic; CSA0: in Std_logic; CSA1: in Std_logic; 
          CSA2: in Std_logic; RSTA: in Std_logic; CEB: in Std_logic; 
          OCEB: in Std_logic; CLKB: in Std_logic; WEB: in Std_logic; 
          CSB0: in Std_logic; CSB1: in Std_logic; CSB2: in Std_logic; 
          RSTB: in Std_logic; DIA0: in Std_logic; DIA1: in Std_logic; 
          DIA2: in Std_logic; DIA3: in Std_logic; DIA4: in Std_logic; 
          DIA5: in Std_logic; DIA6: in Std_logic; DIA7: in Std_logic; 
          DIA8: in Std_logic; DIA9: in Std_logic; DIA10: in Std_logic; 
          DIA11: in Std_logic; DIA12: in Std_logic; DIA13: in Std_logic; 
          DIA14: in Std_logic; DIA15: in Std_logic; DIA16: in Std_logic; 
          DIA17: in Std_logic; ADA0: in Std_logic; ADA1: in Std_logic; 
          ADA2: in Std_logic; ADA3: in Std_logic; ADA4: in Std_logic; 
          ADA5: in Std_logic; ADA6: in Std_logic; ADA7: in Std_logic; 
          ADA8: in Std_logic; ADA9: in Std_logic; ADA10: in Std_logic; 
          ADA11: in Std_logic; ADA12: in Std_logic; ADA13: in Std_logic; 
          DIB0: in Std_logic; DIB1: in Std_logic; DIB2: in Std_logic; 
          DIB3: in Std_logic; DIB4: in Std_logic; DIB5: in Std_logic; 
          DIB6: in Std_logic; DIB7: in Std_logic; DIB8: in Std_logic; 
          DIB9: in Std_logic; DIB10: in Std_logic; DIB11: in Std_logic; 
          DIB12: in Std_logic; DIB13: in Std_logic; DIB14: in Std_logic; 
          DIB15: in Std_logic; DIB16: in Std_logic; DIB17: in Std_logic; 
          ADB0: in Std_logic; ADB1: in Std_logic; ADB2: in Std_logic; 
          ADB3: in Std_logic; ADB4: in Std_logic; ADB5: in Std_logic; 
          ADB6: in Std_logic; ADB7: in Std_logic; ADB8: in Std_logic; 
          ADB9: in Std_logic; ADB10: in Std_logic; ADB11: in Std_logic; 
          ADB12: in Std_logic; ADB13: in Std_logic; DOA0: out Std_logic; 
          DOA1: out Std_logic; DOA2: out Std_logic; DOA3: out Std_logic; 
          DOA4: out Std_logic; DOA5: out Std_logic; DOA6: out Std_logic; 
          DOA7: out Std_logic; DOA8: out Std_logic; DOA9: out Std_logic; 
          DOA10: out Std_logic; DOA11: out Std_logic; DOA12: out Std_logic; 
          DOA13: out Std_logic; DOA14: out Std_logic; DOA15: out Std_logic; 
          DOA16: out Std_logic; DOA17: out Std_logic; DOB0: out Std_logic; 
          DOB1: out Std_logic; DOB2: out Std_logic; DOB3: out Std_logic; 
          DOB4: out Std_logic; DOB5: out Std_logic; DOB6: out Std_logic; 
          DOB7: out Std_logic; DOB8: out Std_logic; DOB9: out Std_logic; 
          DOB10: out Std_logic; DOB11: out Std_logic; DOB12: out Std_logic; 
          DOB13: out Std_logic; DOB14: out Std_logic; DOB15: out Std_logic; 
          DOB16: out Std_logic; DOB17: out Std_logic);

    ATTRIBUTE Vital_Level0 OF DP16KC0010 : ENTITY IS TRUE;

  end DP16KC0010;

  architecture Structure of DP16KC0010 is
    component DP16KC
      generic (CSDECODE_A: String; CSDECODE_B: String; DATA_WIDTH_A: INTEGER; 
               DATA_WIDTH_B: INTEGER; GSR: String; INITVAL_00: String; 
               INITVAL_01: String; INITVAL_02: String; INITVAL_03: String; 
               INITVAL_04: String; INITVAL_05: String; INITVAL_06: String; 
               INITVAL_07: String; INITVAL_08: String; INITVAL_09: String; 
               INITVAL_0A: String; INITVAL_0B: String; INITVAL_0C: String; 
               INITVAL_0D: String; INITVAL_0E: String; INITVAL_0F: String; 
               INITVAL_10: String; INITVAL_11: String; INITVAL_12: String; 
               INITVAL_13: String; INITVAL_14: String; INITVAL_15: String; 
               INITVAL_16: String; INITVAL_17: String; INITVAL_18: String; 
               INITVAL_19: String; INITVAL_1A: String; INITVAL_1B: String; 
               INITVAL_1C: String; INITVAL_1D: String; INITVAL_1E: String; 
               INITVAL_1F: String; INITVAL_20: String; INITVAL_21: String; 
               INITVAL_22: String; INITVAL_23: String; INITVAL_24: String; 
               INITVAL_25: String; INITVAL_26: String; INITVAL_27: String; 
               INITVAL_28: String; INITVAL_29: String; INITVAL_2A: String; 
               INITVAL_2B: String; INITVAL_2C: String; INITVAL_2D: String; 
               INITVAL_2E: String; INITVAL_2F: String; INITVAL_30: String; 
               INITVAL_31: String; INITVAL_32: String; INITVAL_33: String; 
               INITVAL_34: String; INITVAL_35: String; INITVAL_36: String; 
               INITVAL_37: String; INITVAL_38: String; INITVAL_39: String; 
               INITVAL_3A: String; INITVAL_3B: String; INITVAL_3C: String; 
               INITVAL_3D: String; INITVAL_3E: String; INITVAL_3F: String; 
               REGMODE_A: String; REGMODE_B: String; WRITEMODE_A: String; 
               WRITEMODE_B: String);
      port (DIA0: in Std_logic; DIA1: in Std_logic; DIA2: in Std_logic; 
            DIA3: in Std_logic; DIA4: in Std_logic; DIA5: in Std_logic; 
            DIA6: in Std_logic; DIA7: in Std_logic; DIA8: in Std_logic; 
            DIA9: in Std_logic; DIA10: in Std_logic; DIA11: in Std_logic; 
            DIA12: in Std_logic; DIA13: in Std_logic; DIA14: in Std_logic; 
            DIA15: in Std_logic; DIA16: in Std_logic; DIA17: in Std_logic; 
            ADA0: in Std_logic; ADA1: in Std_logic; ADA2: in Std_logic; 
            ADA3: in Std_logic; ADA4: in Std_logic; ADA5: in Std_logic; 
            ADA6: in Std_logic; ADA7: in Std_logic; ADA8: in Std_logic; 
            ADA9: in Std_logic; ADA10: in Std_logic; ADA11: in Std_logic; 
            ADA12: in Std_logic; ADA13: in Std_logic; CEA: in Std_logic; 
            CLKA: in Std_logic; OCEA: in Std_logic; WEA: in Std_logic; 
            CSA0: in Std_logic; CSA1: in Std_logic; CSA2: in Std_logic; 
            RSTA: in Std_logic; DIB0: in Std_logic; DIB1: in Std_logic; 
            DIB2: in Std_logic; DIB3: in Std_logic; DIB4: in Std_logic; 
            DIB5: in Std_logic; DIB6: in Std_logic; DIB7: in Std_logic; 
            DIB8: in Std_logic; DIB9: in Std_logic; DIB10: in Std_logic; 
            DIB11: in Std_logic; DIB12: in Std_logic; DIB13: in Std_logic; 
            DIB14: in Std_logic; DIB15: in Std_logic; DIB16: in Std_logic; 
            DIB17: in Std_logic; ADB0: in Std_logic; ADB1: in Std_logic; 
            ADB2: in Std_logic; ADB3: in Std_logic; ADB4: in Std_logic; 
            ADB5: in Std_logic; ADB6: in Std_logic; ADB7: in Std_logic; 
            ADB8: in Std_logic; ADB9: in Std_logic; ADB10: in Std_logic; 
            ADB11: in Std_logic; ADB12: in Std_logic; ADB13: in Std_logic; 
            CEB: in Std_logic; CLKB: in Std_logic; OCEB: in Std_logic; 
            WEB: in Std_logic; CSB0: in Std_logic; CSB1: in Std_logic; 
            CSB2: in Std_logic; RSTB: in Std_logic; DOA0: out Std_logic; 
            DOA1: out Std_logic; DOA2: out Std_logic; DOA3: out Std_logic; 
            DOA4: out Std_logic; DOA5: out Std_logic; DOA6: out Std_logic; 
            DOA7: out Std_logic; DOA8: out Std_logic; DOA9: out Std_logic; 
            DOA10: out Std_logic; DOA11: out Std_logic; DOA12: out Std_logic; 
            DOA13: out Std_logic; DOA14: out Std_logic; DOA15: out Std_logic; 
            DOA16: out Std_logic; DOA17: out Std_logic; DOB0: out Std_logic; 
            DOB1: out Std_logic; DOB2: out Std_logic; DOB3: out Std_logic; 
            DOB4: out Std_logic; DOB5: out Std_logic; DOB6: out Std_logic; 
            DOB7: out Std_logic; DOB8: out Std_logic; DOB9: out Std_logic; 
            DOB10: out Std_logic; DOB11: out Std_logic; DOB12: out Std_logic; 
            DOB13: out Std_logic; DOB14: out Std_logic; DOB15: out Std_logic; 
            DOB16: out Std_logic; DOB17: out Std_logic);
    end component;
  begin
    INST10: DP16KC
      generic map (CSDECODE_A => "0b000", CSDECODE_B => "0b111", 
                   DATA_WIDTH_A => 4, DATA_WIDTH_B => 4, GSR => "DISABLED", 
                   INITVAL_00 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_01 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_02 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_03 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_04 => "0x00A081800F1F6081800F1542400000026A300088074000AA01144A00A00A1467B01EAA0620010060"
                   , 
                   INITVAL_05 => "0x15C0F18448150010800109E241140002800028C2090A0000A201409000A201490014050008500A05"
                   , 
                   INITVAL_06 => "0x1102419040004A4140D0188001E840024060CC660CC080000F00090000F002880180B0080FC04888"
                   , 
                   INITVAL_07 => "0x040101E440000A01001C080010904C01A01084840984C090A001E4001E330663301AA00320A18484"
                   , 
                   INITVAL_08 => "0x0140F1640A080FF000A0060F50148A018C0180F500E0A180C01E01C048D00900014401000A4000A0"
                   , 
                   INITVAL_09 => "0x0800109840148400200A080A00E0F51E80C080A4140001EAF401840148A40002001E0F1640F1FA50"
                   , 
                   INITVAL_0A => "0x0000A1860001480028480884A040101680F000140142400E01004A400014080A001E0A1E0A01800A"
                   , 
                   INITVAL_0B => "0x004F500E4D018241A0AF144490148C080BF14E0C084401160015ED0028A00080A000A20807001807"
                   , 
                   INITVAL_0C => "0x016840104002840014001EA0A088A0180000280A0020F0A8A01880C00201080A0020D01140F100C0"
                   , 
                   INITVAL_0D => "0x1220109A000284402820014000284408800028470104409820028470104C000141A8C0028C01A0A4"
                   , 
                   INITVAL_0E => "0x01A00148C00407016E08016C0100A50142404800140B0158B8010501440400E0A18440140FA0540A"
                   , 
                   INITVAL_0F => "0x014580480719AB01880A01A000E80A01A01080A4080200280A088C001A081480A080A01601014800"
                   , 
                   INITVAL_10 => "0x14001080A401EA40142818001080A01A0C41F2801FEA211E9800800140F01448F144D70140D180E0"
                   , 
                   INITVAL_11 => "0x01E001400A080A400A001480000E0F0080404807000A4050AB0060F1E240080A20142014010020B4"
                   , 
                   INITVAL_12 => "0x16824000AB0000A000410480F0380C0BA401A444000E00884014880148F0040F4088D4040F00280A"
                   , 
                   INITVAL_13 => "0x18800148851A0140944019E0F000A400010140C0082240800008840014090024F0080A0544002014"
                   , 
                   INITVAL_14 => "0x01A24080CF0089D01ED00144A084AE01E04088801444A0BC00080A00201F000740144014401088AA"
                   , 
                   INITVAL_15 => "0x1880A080A01A01501440140C4080BB00244080000140002844034001E00A00A040282401E14080C2"
                   , 
                   INITVAL_16 => "0x08A0A0844401404084451F40A088500284015A40148011801C01EA20888A05A0A0020101E5401440"
                   , 
                   INITVAL_17 => "0x1400D000041E00B040A408010028D41EA0A0940A09ADD1BADD0800101EA4094241A0A40040F0480A"
                   , 
                   INITVAL_18 => "0x0061009E0D01E0F14444080201EA400840014845080A4140C401C0D000A01080A000B00144B01A00"
                   , 
                   INITVAL_19 => "0x080D0000A51E80A0140A01A000140A000A21F40A040F40004C000800A0001E80F0880F088FA0800A"
                   , 
                   INITVAL_1A => "0x1480500242148000285014010028521404002855140800284C1440B18805002400E0140000E18810"
                   , 
                   INITVAL_1B => "0x00244080401024D0880A000141A8401400109A440140F018401201418803018441E8010880000240"
                   , 
                   INITVAL_1C => "0x01E001401D01E401400F000A000244014001A80A0900500244154401DC01080A4018200284014805"
                   , 
                   INITVAL_1D => "0x1A000140001400F140000007000807000F00401C00A0C0020110009100011000D000D00185501009"
                   , 
                   INITVAL_1E => "0x1A07000C00024400140E132001A04200A401E0F0140011A0501A0011A00814050138400000000000"
                   , 
                   INITVAL_1F => "0x0800A0880D0000A0040F000B000244080A0120120800A01A90014050800A05A00144D00141D000A1"
                   , 
                   INITVAL_20 => "0x0000A01201080A004E00140E00280A004700140900224000A50720014C900280A0083001404000A0"
                   , 
                   INITVAL_21 => "0x080A40880A08C340880C002401EA44080200281A080A40144400250028401B240060F60684008014"
                   , 
                   INITVAL_22 => "0x00000000000000000000000000000000000000000000000000000000000000000000000004408844"
                   , 
                   INITVAL_23 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_24 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_25 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_26 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_27 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_28 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_29 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_2A => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_2B => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_2C => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_2D => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_2E => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_2F => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_30 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_31 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_32 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_33 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_34 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_35 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_36 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_37 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_38 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_39 => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_3A => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_3B => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_3C => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_3D => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_3E => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , 
                   INITVAL_3F => "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000"
                   , REGMODE_A => "NOREG", REGMODE_B => "NOREG", 
                   WRITEMODE_A => "NORMAL", WRITEMODE_B => "NORMAL")
      port map (DIA0=>DIA0, DIA1=>DIA1, DIA2=>DIA2, DIA3=>DIA3, DIA4=>DIA4, 
                DIA5=>DIA5, DIA6=>DIA6, DIA7=>DIA7, DIA8=>DIA8, DIA9=>DIA9, 
                DIA10=>DIA10, DIA11=>DIA11, DIA12=>DIA12, DIA13=>DIA13, 
                DIA14=>DIA14, DIA15=>DIA15, DIA16=>DIA16, DIA17=>DIA17, 
                ADA0=>ADA0, ADA1=>ADA1, ADA2=>ADA2, ADA3=>ADA3, ADA4=>ADA4, 
                ADA5=>ADA5, ADA6=>ADA6, ADA7=>ADA7, ADA8=>ADA8, ADA9=>ADA9, 
                ADA10=>ADA10, ADA11=>ADA11, ADA12=>ADA12, ADA13=>ADA13, 
                CEA=>CEA, CLKA=>CLKA, OCEA=>OCEA, WEA=>WEA, CSA0=>CSA0, 
                CSA1=>CSA1, CSA2=>CSA2, RSTA=>RSTA, DIB0=>DIB0, DIB1=>DIB1, 
                DIB2=>DIB2, DIB3=>DIB3, DIB4=>DIB4, DIB5=>DIB5, DIB6=>DIB6, 
                DIB7=>DIB7, DIB8=>DIB8, DIB9=>DIB9, DIB10=>DIB10, DIB11=>DIB11, 
                DIB12=>DIB12, DIB13=>DIB13, DIB14=>DIB14, DIB15=>DIB15, 
                DIB16=>DIB16, DIB17=>DIB17, ADB0=>ADB0, ADB1=>ADB1, ADB2=>ADB2, 
                ADB3=>ADB3, ADB4=>ADB4, ADB5=>ADB5, ADB6=>ADB6, ADB7=>ADB7, 
                ADB8=>ADB8, ADB9=>ADB9, ADB10=>ADB10, ADB11=>ADB11, 
                ADB12=>ADB12, ADB13=>ADB13, CEB=>CEB, CLKB=>CLKB, OCEB=>OCEB, 
                WEB=>WEB, CSB0=>CSB0, CSB1=>CSB1, CSB2=>CSB2, RSTB=>RSTB, 
                DOA0=>DOA0, DOA1=>DOA1, DOA2=>DOA2, DOA3=>DOA3, DOA4=>DOA4, 
                DOA5=>DOA5, DOA6=>DOA6, DOA7=>DOA7, DOA8=>DOA8, DOA9=>DOA9, 
                DOA10=>DOA10, DOA11=>DOA11, DOA12=>DOA12, DOA13=>DOA13, 
                DOA14=>DOA14, DOA15=>DOA15, DOA16=>DOA16, DOA17=>DOA17, 
                DOB0=>DOB0, DOB1=>DOB1, DOB2=>DOB2, DOB3=>DOB3, DOB4=>DOB4, 
                DOB5=>DOB5, DOB6=>DOB6, DOB7=>DOB7, DOB8=>DOB8, DOB9=>DOB9, 
                DOB10=>DOB10, DOB11=>DOB11, DOB12=>DOB12, DOB13=>DOB13, 
                DOB14=>DOB14, DOB15=>DOB15, DOB16=>DOB16, DOB17=>DOB17);
  end Structure;

-- entity uForth_uForthMem_pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_6_1
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity uForth_uForthMem_pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_6_1 is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;

        InstancePath  	: string := "uForth_uForthMem_pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_6_1"
        ;

      tipd_DIA3  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA2  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA1  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIA0  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA13  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA12  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA11  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA10  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA9  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA8  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA7  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA6  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA5  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA4  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA3  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_ADA2  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_WEA  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_CLKA  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_OCLKA  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_WEB  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIB0  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIB1  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIB2  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DIB3  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLKA_DOA3	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLKA_DOA2	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLKA_DOA1	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLKA_DOA0	 : VitalDelayType01 := (0 ns, 0 ns);
      tperiod_CLKA 	: VitalDelayType := 0 ns;
      tpw_CLKA_posedge	: VitalDelayType := 0 ns;
      tpw_CLKA_negedge	: VitalDelayType := 0 ns;
      tperiod_OCLKA 	: VitalDelayType := 0 ns;
      tpw_OCLKA_posedge	: VitalDelayType := 0 ns;
      tpw_OCLKA_negedge	: VitalDelayType := 0 ns;
      ticd_CLKA	: VitalDelayType := 0 ns;
      tisd_DIA3_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA3_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_DIA3_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_DIA2_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA2_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_DIA2_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_DIA1_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA1_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_DIA1_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_DIA0_CLKA	: VitalDelayType := 0 ns;
      tsetup_DIA0_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_DIA0_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADA13_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA13_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADA13_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADA12_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA12_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADA12_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADA11_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA11_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADA11_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADA10_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA10_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADA10_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADA9_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA9_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADA9_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADA8_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA8_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADA8_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADA7_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA7_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADA7_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADA6_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA6_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADA6_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADA5_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA5_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADA5_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADA4_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA4_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADA4_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADA3_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA3_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADA3_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_ADA2_CLKA	: VitalDelayType := 0 ns;
      tsetup_ADA2_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_ADA2_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      tisd_WEA_CLKA	: VitalDelayType := 0 ns;
      tsetup_WEA_CLKA_noedge_negedge	: VitalDelayType := 0 ns;
      thold_WEA_CLKA_noedge_negedge	: VitalDelayType := 0 ns);

    port (DIA3: in Std_logic; DIA2: in Std_logic; DIA1: in Std_logic; 
          DIA0: in Std_logic; ADA13: in Std_logic; ADA12: in Std_logic; 
          ADA11: in Std_logic; ADA10: in Std_logic; ADA9: in Std_logic; 
          ADA8: in Std_logic; ADA7: in Std_logic; ADA6: in Std_logic; 
          ADA5: in Std_logic; ADA4: in Std_logic; ADA3: in Std_logic; 
          ADA2: in Std_logic; DOA3: out Std_logic; DOA2: out Std_logic; 
          DOA1: out Std_logic; DOA0: out Std_logic; WEA: in Std_logic; 
          CLKA: in Std_logic; OCLKA: in Std_logic; WEB: in Std_logic; 
          DIB0: in Std_logic; DIB1: in Std_logic; DIB2: in Std_logic; 
          DIB3: in Std_logic);


          ATTRIBUTE Vital_Level0 OF uForth_uForthMem_pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_6_1 : ENTITY IS TRUE;

  end uForth_uForthMem_pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_6_1;


    architecture Structure of uForth_uForthMem_pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_6_1 is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal DIA3_ipd 	: std_logic := 'X';
    signal DIA3_dly 	: std_logic := 'X';
    signal DIA2_ipd 	: std_logic := 'X';
    signal DIA2_dly 	: std_logic := 'X';
    signal DIA1_ipd 	: std_logic := 'X';
    signal DIA1_dly 	: std_logic := 'X';
    signal DIA0_ipd 	: std_logic := 'X';
    signal DIA0_dly 	: std_logic := 'X';
    signal ADA13_ipd 	: std_logic := 'X';
    signal ADA13_dly 	: std_logic := 'X';
    signal ADA12_ipd 	: std_logic := 'X';
    signal ADA12_dly 	: std_logic := 'X';
    signal ADA11_ipd 	: std_logic := 'X';
    signal ADA11_dly 	: std_logic := 'X';
    signal ADA10_ipd 	: std_logic := 'X';
    signal ADA10_dly 	: std_logic := 'X';
    signal ADA9_ipd 	: std_logic := 'X';
    signal ADA9_dly 	: std_logic := 'X';
    signal ADA8_ipd 	: std_logic := 'X';
    signal ADA8_dly 	: std_logic := 'X';
    signal ADA7_ipd 	: std_logic := 'X';
    signal ADA7_dly 	: std_logic := 'X';
    signal ADA6_ipd 	: std_logic := 'X';
    signal ADA6_dly 	: std_logic := 'X';
    signal ADA5_ipd 	: std_logic := 'X';
    signal ADA5_dly 	: std_logic := 'X';
    signal ADA4_ipd 	: std_logic := 'X';
    signal ADA4_dly 	: std_logic := 'X';
    signal ADA3_ipd 	: std_logic := 'X';
    signal ADA3_dly 	: std_logic := 'X';
    signal ADA2_ipd 	: std_logic := 'X';
    signal ADA2_dly 	: std_logic := 'X';
    signal DOA3_out 	: std_logic := 'X';
    signal DOA2_out 	: std_logic := 'X';
    signal DOA1_out 	: std_logic := 'X';
    signal DOA0_out 	: std_logic := 'X';
    signal WEA_ipd 	: std_logic := 'X';
    signal WEA_dly 	: std_logic := 'X';
    signal CLKA_ipd 	: std_logic := 'X';
    signal CLKA_dly 	: std_logic := 'X';
    signal OCLKA_ipd 	: std_logic := 'X';
    signal WEB_ipd 	: std_logic := 'X';
    signal DIB0_ipd 	: std_logic := 'X';
    signal DIB1_ipd 	: std_logic := 'X';
    signal DIB2_ipd 	: std_logic := 'X';
    signal DIB3_ipd 	: std_logic := 'X';

    signal VCCI: Std_logic;
    signal OCLKA_NOTIN: Std_logic;
    signal GNDI: Std_logic;
    component inverter
      port (I: in Std_logic; Z: out Std_logic);
    end component;
    component gndB
      port (PWR0: out Std_logic);
    end component;
    component vcc
      port (PWR1: out Std_logic);
    end component;
    component DP16KC0010
      port (CEA: in Std_logic; OCEA: in Std_logic; CLKA: in Std_logic; 
            WEA: in Std_logic; CSA0: in Std_logic; CSA1: in Std_logic; 
            CSA2: in Std_logic; RSTA: in Std_logic; CEB: in Std_logic; 
            OCEB: in Std_logic; CLKB: in Std_logic; WEB: in Std_logic; 
            CSB0: in Std_logic; CSB1: in Std_logic; CSB2: in Std_logic; 
            RSTB: in Std_logic; DIA0: in Std_logic; DIA1: in Std_logic; 
            DIA2: in Std_logic; DIA3: in Std_logic; DIA4: in Std_logic; 
            DIA5: in Std_logic; DIA6: in Std_logic; DIA7: in Std_logic; 
            DIA8: in Std_logic; DIA9: in Std_logic; DIA10: in Std_logic; 
            DIA11: in Std_logic; DIA12: in Std_logic; DIA13: in Std_logic; 
            DIA14: in Std_logic; DIA15: in Std_logic; DIA16: in Std_logic; 
            DIA17: in Std_logic; ADA0: in Std_logic; ADA1: in Std_logic; 
            ADA2: in Std_logic; ADA3: in Std_logic; ADA4: in Std_logic; 
            ADA5: in Std_logic; ADA6: in Std_logic; ADA7: in Std_logic; 
            ADA8: in Std_logic; ADA9: in Std_logic; ADA10: in Std_logic; 
            ADA11: in Std_logic; ADA12: in Std_logic; ADA13: in Std_logic; 
            DIB0: in Std_logic; DIB1: in Std_logic; DIB2: in Std_logic; 
            DIB3: in Std_logic; DIB4: in Std_logic; DIB5: in Std_logic; 
            DIB6: in Std_logic; DIB7: in Std_logic; DIB8: in Std_logic; 
            DIB9: in Std_logic; DIB10: in Std_logic; DIB11: in Std_logic; 
            DIB12: in Std_logic; DIB13: in Std_logic; DIB14: in Std_logic; 
            DIB15: in Std_logic; DIB16: in Std_logic; DIB17: in Std_logic; 
            ADB0: in Std_logic; ADB1: in Std_logic; ADB2: in Std_logic; 
            ADB3: in Std_logic; ADB4: in Std_logic; ADB5: in Std_logic; 
            ADB6: in Std_logic; ADB7: in Std_logic; ADB8: in Std_logic; 
            ADB9: in Std_logic; ADB10: in Std_logic; ADB11: in Std_logic; 
            ADB12: in Std_logic; ADB13: in Std_logic; DOA0: out Std_logic; 
            DOA1: out Std_logic; DOA2: out Std_logic; DOA3: out Std_logic; 
            DOA4: out Std_logic; DOA5: out Std_logic; DOA6: out Std_logic; 
            DOA7: out Std_logic; DOA8: out Std_logic; DOA9: out Std_logic; 
            DOA10: out Std_logic; DOA11: out Std_logic; DOA12: out Std_logic; 
            DOA13: out Std_logic; DOA14: out Std_logic; DOA15: out Std_logic; 
            DOA16: out Std_logic; DOA17: out Std_logic; DOB0: out Std_logic; 
            DOB1: out Std_logic; DOB2: out Std_logic; DOB3: out Std_logic; 
            DOB4: out Std_logic; DOB5: out Std_logic; DOB6: out Std_logic; 
            DOB7: out Std_logic; DOB8: out Std_logic; DOB9: out Std_logic; 
            DOB10: out Std_logic; DOB11: out Std_logic; DOB12: out Std_logic; 
            DOB13: out Std_logic; DOB14: out Std_logic; DOB15: out Std_logic; 
            DOB16: out Std_logic; DOB17: out Std_logic);
    end component;
  begin

      uForth_uForthMem_pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_6_1_DP16KC: DP16KC0010
      port map (CEA=>VCCI, OCEA=>VCCI, CLKA=>OCLKA_NOTIN, WEA=>WEA_dly, 
                CSA0=>GNDI, CSA1=>GNDI, CSA2=>GNDI, RSTA=>GNDI, CEB=>VCCI, 
                OCEB=>VCCI, CLKB=>GNDI, WEB=>WEB_ipd, CSB0=>GNDI, CSB1=>GNDI, 
                CSB2=>GNDI, RSTB=>GNDI, DIA0=>DIA0_dly, DIA1=>DIA1_dly, 
                DIA2=>DIA2_dly, DIA3=>DIA3_dly, DIA4=>GNDI, DIA5=>GNDI, 
                DIA6=>GNDI, DIA7=>GNDI, DIA8=>GNDI, DIA9=>GNDI, DIA10=>GNDI, 
                DIA11=>GNDI, DIA12=>GNDI, DIA13=>GNDI, DIA14=>GNDI, 
                DIA15=>GNDI, DIA16=>GNDI, DIA17=>GNDI, ADA0=>GNDI, ADA1=>GNDI, 
                ADA2=>ADA2_dly, ADA3=>ADA3_dly, ADA4=>ADA4_dly, ADA5=>ADA5_dly, 
                ADA6=>ADA6_dly, ADA7=>ADA7_dly, ADA8=>ADA8_dly, ADA9=>ADA9_dly, 
                ADA10=>ADA10_dly, ADA11=>ADA11_dly, ADA12=>ADA12_dly, 
                ADA13=>ADA13_dly, DIB0=>DIB0_ipd, DIB1=>DIB1_ipd, 
                DIB2=>DIB2_ipd, DIB3=>DIB3_ipd, DIB4=>GNDI, DIB5=>GNDI, 
                DIB6=>GNDI, DIB7=>GNDI, DIB8=>GNDI, DIB9=>GNDI, DIB10=>GNDI, 
                DIB11=>GNDI, DIB12=>GNDI, DIB13=>GNDI, DIB14=>GNDI, 
                DIB15=>GNDI, DIB16=>GNDI, DIB17=>GNDI, ADB0=>GNDI, ADB1=>GNDI, 
                ADB2=>GNDI, ADB3=>GNDI, ADB4=>GNDI, ADB5=>GNDI, ADB6=>GNDI, 
                ADB7=>GNDI, ADB8=>GNDI, ADB9=>GNDI, ADB10=>GNDI, ADB11=>GNDI, 
                ADB12=>GNDI, ADB13=>GNDI, DOA0=>DOA0_out, DOA1=>DOA1_out, 
                DOA2=>DOA2_out, DOA3=>DOA3_out, DOA4=>open, DOA5=>open, 
                DOA6=>open, DOA7=>open, DOA8=>open, DOA9=>open, DOA10=>open, 
                DOA11=>open, DOA12=>open, DOA13=>open, DOA14=>open, 
                DOA15=>open, DOA16=>open, DOA17=>open, DOB0=>open, DOB1=>open, 
                DOB2=>open, DOB3=>open, DOB4=>open, DOB5=>open, DOB6=>open, 
                DOB7=>open, DOB8=>open, DOB9=>open, DOB10=>open, DOB11=>open, 
                DOB12=>open, DOB13=>open, DOB14=>open, DOB15=>open, 
                DOB16=>open, DOB17=>open);
    DRIVEVCC: vcc
      port map (PWR1=>VCCI);
    OCLKA_INVERTERIN: inverter
      port map (I=>CLKA_dly, Z=>OCLKA_NOTIN);
    DRIVEGND: gndB
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(DIA3_ipd, DIA3, tipd_DIA3);
      VitalWireDelay(DIA2_ipd, DIA2, tipd_DIA2);
      VitalWireDelay(DIA1_ipd, DIA1, tipd_DIA1);
      VitalWireDelay(DIA0_ipd, DIA0, tipd_DIA0);
      VitalWireDelay(ADA13_ipd, ADA13, tipd_ADA13);
      VitalWireDelay(ADA12_ipd, ADA12, tipd_ADA12);
      VitalWireDelay(ADA11_ipd, ADA11, tipd_ADA11);
      VitalWireDelay(ADA10_ipd, ADA10, tipd_ADA10);
      VitalWireDelay(ADA9_ipd, ADA9, tipd_ADA9);
      VitalWireDelay(ADA8_ipd, ADA8, tipd_ADA8);
      VitalWireDelay(ADA7_ipd, ADA7, tipd_ADA7);
      VitalWireDelay(ADA6_ipd, ADA6, tipd_ADA6);
      VitalWireDelay(ADA5_ipd, ADA5, tipd_ADA5);
      VitalWireDelay(ADA4_ipd, ADA4, tipd_ADA4);
      VitalWireDelay(ADA3_ipd, ADA3, tipd_ADA3);
      VitalWireDelay(ADA2_ipd, ADA2, tipd_ADA2);
      VitalWireDelay(WEA_ipd, WEA, tipd_WEA);
      VitalWireDelay(CLKA_ipd, CLKA, tipd_CLKA);
      VitalWireDelay(OCLKA_ipd, OCLKA, tipd_OCLKA);
      VitalWireDelay(WEB_ipd, WEB, tipd_WEB);
      VitalWireDelay(DIB0_ipd, DIB0, tipd_DIB0);
      VitalWireDelay(DIB1_ipd, DIB1, tipd_DIB1);
      VitalWireDelay(DIB2_ipd, DIB2, tipd_DIB2);
      VitalWireDelay(DIB3_ipd, DIB3, tipd_DIB3);
    END BLOCK;

    --  Setup and Hold DELAYs
    SignalDelay : BLOCK
    BEGIN
      VitalSignalDelay(DIA3_dly, DIA3_ipd, tisd_DIA3_CLKA);
      VitalSignalDelay(DIA2_dly, DIA2_ipd, tisd_DIA2_CLKA);
      VitalSignalDelay(DIA1_dly, DIA1_ipd, tisd_DIA1_CLKA);
      VitalSignalDelay(DIA0_dly, DIA0_ipd, tisd_DIA0_CLKA);
      VitalSignalDelay(ADA13_dly, ADA13_ipd, tisd_ADA13_CLKA);
      VitalSignalDelay(ADA12_dly, ADA12_ipd, tisd_ADA12_CLKA);
      VitalSignalDelay(ADA11_dly, ADA11_ipd, tisd_ADA11_CLKA);
      VitalSignalDelay(ADA10_dly, ADA10_ipd, tisd_ADA10_CLKA);
      VitalSignalDelay(ADA9_dly, ADA9_ipd, tisd_ADA9_CLKA);
      VitalSignalDelay(ADA8_dly, ADA8_ipd, tisd_ADA8_CLKA);
      VitalSignalDelay(ADA7_dly, ADA7_ipd, tisd_ADA7_CLKA);
      VitalSignalDelay(ADA6_dly, ADA6_ipd, tisd_ADA6_CLKA);
      VitalSignalDelay(ADA5_dly, ADA5_ipd, tisd_ADA5_CLKA);
      VitalSignalDelay(ADA4_dly, ADA4_ipd, tisd_ADA4_CLKA);
      VitalSignalDelay(ADA3_dly, ADA3_ipd, tisd_ADA3_CLKA);
      VitalSignalDelay(ADA2_dly, ADA2_ipd, tisd_ADA2_CLKA);
      VitalSignalDelay(WEA_dly, WEA_ipd, tisd_WEA_CLKA);
      VitalSignalDelay(CLKA_dly, CLKA_ipd, ticd_CLKA);
    END BLOCK;

    VitalBehavior : PROCESS (DIA3_dly, DIA2_dly, DIA1_dly, DIA0_dly, ADA13_dly, 
      ADA12_dly, ADA11_dly, ADA10_dly, ADA9_dly, ADA8_dly, ADA7_dly, ADA6_dly, 
      ADA5_dly, ADA4_dly, ADA3_dly, ADA2_dly, DOA3_out, DOA2_out, DOA1_out, 
      DOA0_out, WEA_dly, CLKA_dly, OCLKA_ipd, WEB_ipd, DIB0_ipd, DIB1_ipd, 
      DIB2_ipd, DIB3_ipd)
    VARIABLE DOA3_zd         	: std_logic := 'X';
    VARIABLE DOA3_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOA2_zd         	: std_logic := 'X';
    VARIABLE DOA2_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOA1_zd         	: std_logic := 'X';
    VARIABLE DOA1_GlitchData 	: VitalGlitchDataType;
    VARIABLE DOA0_zd         	: std_logic := 'X';
    VARIABLE DOA0_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_DIA3_CLKA       	: x01 := '0';
    VARIABLE DIA3_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA2_CLKA       	: x01 := '0';
    VARIABLE DIA2_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA1_CLKA       	: x01 := '0';
    VARIABLE DIA1_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_DIA0_CLKA       	: x01 := '0';
    VARIABLE DIA0_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA13_CLKA       	: x01 := '0';
    VARIABLE ADA13_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA12_CLKA       	: x01 := '0';
    VARIABLE ADA12_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA11_CLKA       	: x01 := '0';
    VARIABLE ADA11_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA10_CLKA       	: x01 := '0';
    VARIABLE ADA10_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA9_CLKA       	: x01 := '0';
    VARIABLE ADA9_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA8_CLKA       	: x01 := '0';
    VARIABLE ADA8_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA7_CLKA       	: x01 := '0';
    VARIABLE ADA7_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA6_CLKA       	: x01 := '0';
    VARIABLE ADA6_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA5_CLKA       	: x01 := '0';
    VARIABLE ADA5_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA4_CLKA       	: x01 := '0';
    VARIABLE ADA4_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA3_CLKA       	: x01 := '0';
    VARIABLE ADA3_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_ADA2_CLKA       	: x01 := '0';
    VARIABLE ADA2_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_WEA_CLKA       	: x01 := '0';
    VARIABLE WEA_CLKA_TimingDatash	: VitalTimingDataType;
    VARIABLE tviol_CLKA_CLKA          	: x01 := '0';
    VARIABLE periodcheckinfo_CLKA	: VitalPeriodDataType;
    VARIABLE tviol_OCLKA_OCLKA          	: x01 := '0';
    VARIABLE periodcheckinfo_OCLKA	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalSetupHoldCheck (
        TestSignal => DIA3_dly,
        TestSignalName => "DIA3",
        TestDelay => tisd_DIA3_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA3_CLKA_noedge_negedge,
        SetupLow => tsetup_DIA3_CLKA_noedge_negedge,
        HoldHigh => thold_DIA3_CLKA_noedge_negedge,
        HoldLow => thold_DIA3_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA3_CLKA_TimingDatash,
        Violation => tviol_DIA3_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA2_dly,
        TestSignalName => "DIA2",
        TestDelay => tisd_DIA2_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA2_CLKA_noedge_negedge,
        SetupLow => tsetup_DIA2_CLKA_noedge_negedge,
        HoldHigh => thold_DIA2_CLKA_noedge_negedge,
        HoldLow => thold_DIA2_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA2_CLKA_TimingDatash,
        Violation => tviol_DIA2_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA1_dly,
        TestSignalName => "DIA1",
        TestDelay => tisd_DIA1_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA1_CLKA_noedge_negedge,
        SetupLow => tsetup_DIA1_CLKA_noedge_negedge,
        HoldHigh => thold_DIA1_CLKA_noedge_negedge,
        HoldLow => thold_DIA1_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA1_CLKA_TimingDatash,
        Violation => tviol_DIA1_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => DIA0_dly,
        TestSignalName => "DIA0",
        TestDelay => tisd_DIA0_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_DIA0_CLKA_noedge_negedge,
        SetupLow => tsetup_DIA0_CLKA_noedge_negedge,
        HoldHigh => thold_DIA0_CLKA_noedge_negedge,
        HoldLow => thold_DIA0_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => DIA0_CLKA_TimingDatash,
        Violation => tviol_DIA0_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA13_dly,
        TestSignalName => "ADA13",
        TestDelay => tisd_ADA13_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA13_CLKA_noedge_negedge,
        SetupLow => tsetup_ADA13_CLKA_noedge_negedge,
        HoldHigh => thold_ADA13_CLKA_noedge_negedge,
        HoldLow => thold_ADA13_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA13_CLKA_TimingDatash,
        Violation => tviol_ADA13_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA12_dly,
        TestSignalName => "ADA12",
        TestDelay => tisd_ADA12_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA12_CLKA_noedge_negedge,
        SetupLow => tsetup_ADA12_CLKA_noedge_negedge,
        HoldHigh => thold_ADA12_CLKA_noedge_negedge,
        HoldLow => thold_ADA12_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA12_CLKA_TimingDatash,
        Violation => tviol_ADA12_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA11_dly,
        TestSignalName => "ADA11",
        TestDelay => tisd_ADA11_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA11_CLKA_noedge_negedge,
        SetupLow => tsetup_ADA11_CLKA_noedge_negedge,
        HoldHigh => thold_ADA11_CLKA_noedge_negedge,
        HoldLow => thold_ADA11_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA11_CLKA_TimingDatash,
        Violation => tviol_ADA11_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA10_dly,
        TestSignalName => "ADA10",
        TestDelay => tisd_ADA10_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA10_CLKA_noedge_negedge,
        SetupLow => tsetup_ADA10_CLKA_noedge_negedge,
        HoldHigh => thold_ADA10_CLKA_noedge_negedge,
        HoldLow => thold_ADA10_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA10_CLKA_TimingDatash,
        Violation => tviol_ADA10_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA9_dly,
        TestSignalName => "ADA9",
        TestDelay => tisd_ADA9_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA9_CLKA_noedge_negedge,
        SetupLow => tsetup_ADA9_CLKA_noedge_negedge,
        HoldHigh => thold_ADA9_CLKA_noedge_negedge,
        HoldLow => thold_ADA9_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA9_CLKA_TimingDatash,
        Violation => tviol_ADA9_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA8_dly,
        TestSignalName => "ADA8",
        TestDelay => tisd_ADA8_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA8_CLKA_noedge_negedge,
        SetupLow => tsetup_ADA8_CLKA_noedge_negedge,
        HoldHigh => thold_ADA8_CLKA_noedge_negedge,
        HoldLow => thold_ADA8_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA8_CLKA_TimingDatash,
        Violation => tviol_ADA8_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA7_dly,
        TestSignalName => "ADA7",
        TestDelay => tisd_ADA7_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA7_CLKA_noedge_negedge,
        SetupLow => tsetup_ADA7_CLKA_noedge_negedge,
        HoldHigh => thold_ADA7_CLKA_noedge_negedge,
        HoldLow => thold_ADA7_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA7_CLKA_TimingDatash,
        Violation => tviol_ADA7_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA6_dly,
        TestSignalName => "ADA6",
        TestDelay => tisd_ADA6_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA6_CLKA_noedge_negedge,
        SetupLow => tsetup_ADA6_CLKA_noedge_negedge,
        HoldHigh => thold_ADA6_CLKA_noedge_negedge,
        HoldLow => thold_ADA6_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA6_CLKA_TimingDatash,
        Violation => tviol_ADA6_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA5_dly,
        TestSignalName => "ADA5",
        TestDelay => tisd_ADA5_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA5_CLKA_noedge_negedge,
        SetupLow => tsetup_ADA5_CLKA_noedge_negedge,
        HoldHigh => thold_ADA5_CLKA_noedge_negedge,
        HoldLow => thold_ADA5_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA5_CLKA_TimingDatash,
        Violation => tviol_ADA5_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA4_dly,
        TestSignalName => "ADA4",
        TestDelay => tisd_ADA4_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA4_CLKA_noedge_negedge,
        SetupLow => tsetup_ADA4_CLKA_noedge_negedge,
        HoldHigh => thold_ADA4_CLKA_noedge_negedge,
        HoldLow => thold_ADA4_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA4_CLKA_TimingDatash,
        Violation => tviol_ADA4_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA3_dly,
        TestSignalName => "ADA3",
        TestDelay => tisd_ADA3_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA3_CLKA_noedge_negedge,
        SetupLow => tsetup_ADA3_CLKA_noedge_negedge,
        HoldHigh => thold_ADA3_CLKA_noedge_negedge,
        HoldLow => thold_ADA3_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA3_CLKA_TimingDatash,
        Violation => tviol_ADA3_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => ADA2_dly,
        TestSignalName => "ADA2",
        TestDelay => tisd_ADA2_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_ADA2_CLKA_noedge_negedge,
        SetupLow => tsetup_ADA2_CLKA_noedge_negedge,
        HoldHigh => thold_ADA2_CLKA_noedge_negedge,
        HoldLow => thold_ADA2_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => ADA2_CLKA_TimingDatash,
        Violation => tviol_ADA2_CLKA,
        MsgSeverity => warning);
      VitalSetupHoldCheck (
        TestSignal => WEA_dly,
        TestSignalName => "WEA",
        TestDelay => tisd_WEA_CLKA,
        RefSignal => CLKA_dly,
        RefSignalName => "CLKA",
        RefDelay => ticd_CLKA,
        SetupHigh => tsetup_WEA_CLKA_noedge_negedge,
        SetupLow => tsetup_WEA_CLKA_noedge_negedge,
        HoldHigh => thold_WEA_CLKA_noedge_negedge,
        HoldLow => thold_WEA_CLKA_noedge_negedge,
        CheckEnabled => TRUE,
        RefTransition => '\',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => WEA_CLKA_TimingDatash,
        Violation => tviol_WEA_CLKA,
        MsgSeverity => warning);
      VitalPeriodPulseCheck (
        TestSignal => CLKA_ipd,
        TestSignalName => "CLKA",
        Period => tperiod_CLKA,
        PulseWidthHigh => tpw_CLKA_posedge,
        PulseWidthLow => tpw_CLKA_negedge,
        PeriodData => periodcheckinfo_CLKA,
        Violation => tviol_CLKA_CLKA,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);
      VitalPeriodPulseCheck (
        TestSignal => OCLKA_ipd,
        TestSignalName => "OCLKA",
        Period => tperiod_OCLKA,
        PulseWidthHigh => tpw_OCLKA_posedge,
        PulseWidthLow => tpw_OCLKA_negedge,
        PeriodData => periodcheckinfo_OCLKA,
        Violation => tviol_OCLKA_OCLKA,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    DOA3_zd 	:= DOA3_out;
    DOA2_zd 	:= DOA2_out;
    DOA1_zd 	:= DOA1_out;
    DOA0_zd 	:= DOA0_out;

    VitalPathDelay01 (
      OutSignal => DOA3, OutSignalName => "DOA3", OutTemp => DOA3_zd,
      Paths      => (0 => (InputChangeTime => CLKA_dly'last_event,
                           PathDelay => tpd_CLKA_DOA3,
                           PathCondition => TRUE)),
      GlitchData => DOA3_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOA2, OutSignalName => "DOA2", OutTemp => DOA2_zd,
      Paths      => (0 => (InputChangeTime => CLKA_dly'last_event,
                           PathDelay => tpd_CLKA_DOA2,
                           PathCondition => TRUE)),
      GlitchData => DOA2_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOA1, OutSignalName => "DOA1", OutTemp => DOA1_zd,
      Paths      => (0 => (InputChangeTime => CLKA_dly'last_event,
                           PathDelay => tpd_CLKA_DOA1,
                           PathCondition => TRUE)),
      GlitchData => DOA1_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => DOA0, OutSignalName => "DOA0", OutTemp => DOA0_zd,
      Paths      => (0 => (InputChangeTime => CLKA_dly'last_event,
                           PathDelay => tpd_CLKA_DOA0,
                           PathCondition => TRUE)),
      GlitchData => DOA0_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity EHXPLLFB
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity EHXPLLFB is
    port (CLKI: in Std_logic; CLKFB: in Std_logic; RST: in Std_logic; 
          RSTK: in Std_logic; DRPAI3: in Std_logic; DRPAI2: in Std_logic; 
          DRPAI1: in Std_logic; DRPAI0: in Std_logic; DFPAI3: in Std_logic; 
          DFPAI2: in Std_logic; DFPAI1: in Std_logic; DFPAI0: in Std_logic; 
          FDA3: in Std_logic; FDA2: in Std_logic; FDA1: in Std_logic; 
          FDA0: in Std_logic; WRDEL: in Std_logic; CLKOP: out Std_logic; 
          CLKOS: out Std_logic; CLKOK: out Std_logic; CLKOK2: out Std_logic; 
          LOCK: out Std_logic; CLKINTFB: out Std_logic);



  end EHXPLLFB;

  architecture Structure of EHXPLLFB is
    component EHXPLLF
      generic (CLKFB_DIV: INTEGER; CLKI_DIV: INTEGER; CLKOK_BYPASS: String; 
               CLKOK_DIV: INTEGER; CLKOK_INPUT: String; CLKOP_BYPASS: String; 
               CLKOP_DIV: INTEGER; CLKOP_TRIM_DELAY: INTEGER; 
               CLKOP_TRIM_POL: String; CLKOS_BYPASS: String; 
               CLKOS_TRIM_DELAY: INTEGER; CLKOS_TRIM_POL: String; 
               DELAY_PWD: String; DELAY_VAL: INTEGER; DUTY: INTEGER; 
               FEEDBK_PATH: String; FIN: String; PHASEADJ: String; 
               PHASE_DELAY_CNTL: String);
      port (CLKI: in Std_logic; CLKFB: in Std_logic; RST: in Std_logic; 
            RSTK: in Std_logic; DRPAI3: in Std_logic; DRPAI2: in Std_logic; 
            DRPAI1: in Std_logic; DRPAI0: in Std_logic; DFPAI3: in Std_logic; 
            DFPAI2: in Std_logic; DFPAI1: in Std_logic; DFPAI0: in Std_logic; 
            FDA3: in Std_logic; FDA2: in Std_logic; FDA1: in Std_logic; 
            FDA0: in Std_logic; WRDEL: in Std_logic; CLKOP: out Std_logic; 
            CLKOS: out Std_logic; CLKOK: out Std_logic; CLKOK2: out Std_logic; 
            LOCK: out Std_logic; CLKINTFB: out Std_logic);
    end component;
  begin
    INST10: EHXPLLF
      generic map (CLKFB_DIV => 4, CLKI_DIV => 5, CLKOK_BYPASS => "DISABLED", 
                   CLKOK_DIV => 2, CLKOK_INPUT => "CLKOP", 
                   CLKOP_BYPASS => "DISABLED", CLKOP_DIV => 8, 
                   CLKOP_TRIM_DELAY => 0, CLKOP_TRIM_POL => "RISING", 
                   CLKOS_BYPASS => "DISABLED", CLKOS_TRIM_DELAY => 0, 
                   CLKOS_TRIM_POL => "RISING", DELAY_PWD => "DISABLED", 
                   DELAY_VAL => 0, DUTY => 8, FEEDBK_PATH => "CLKOP", 
                   FIN => "125.000000", PHASEADJ => "0.0", 
                   PHASE_DELAY_CNTL => "STATIC")
      port map (CLKI=>CLKI, CLKFB=>CLKFB, RST=>RST, RSTK=>RSTK, DRPAI3=>DRPAI3, 
                DRPAI2=>DRPAI2, DRPAI1=>DRPAI1, DRPAI0=>DRPAI0, DFPAI3=>DFPAI3, 
                DFPAI2=>DFPAI2, DFPAI1=>DFPAI1, DFPAI0=>DFPAI0, FDA3=>FDA3, 
                FDA2=>FDA2, FDA1=>FDA1, FDA0=>FDA0, WRDEL=>WRDEL, CLKOP=>CLKOP, 
                CLKOS=>CLKOS, CLKOK=>CLKOK, CLKOK2=>CLKOK2, LOCK=>LOCK, 
                CLKINTFB=>CLKINTFB);
  end Structure;

-- entity uPll_PLLInst_0
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity uPll_PLLInst_0 is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "uPll_PLLInst_0";

      tipd_CLKI  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_CLKFB  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DRPAI0  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DRPAI1  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DRPAI2  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DRPAI3  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DFPAI0  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DFPAI1  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DFPAI2  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_DFPAI3  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_FDA3  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_FDA2  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_FDA1  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_FDA0  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_WRDEL  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLKI_CLKOK	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLKI_CLKOP	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLKFB_CLKOK	 : VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLKFB_CLKOP	 : VitalDelayType01 := (0 ns, 0 ns));

    port (CLKI: in Std_logic; CLKFB: in Std_logic; DRPAI0: in Std_logic; 
          DRPAI1: in Std_logic; DRPAI2: in Std_logic; DRPAI3: in Std_logic; 
          DFPAI0: in Std_logic; DFPAI1: in Std_logic; DFPAI2: in Std_logic; 
          DFPAI3: in Std_logic; LOCK: out Std_logic; CLKOK: out Std_logic; 
          CLKOP: out Std_logic; FDA3: in Std_logic; FDA2: in Std_logic; 
          FDA1: in Std_logic; FDA0: in Std_logic; WRDEL: in Std_logic);



  end uPll_PLLInst_0;

  architecture Structure of uPll_PLLInst_0 is
    signal CLKI_ipd 	: std_logic := 'X';
    signal CLKFB_ipd 	: std_logic := 'X';
    signal DRPAI0_ipd 	: std_logic := 'X';
    signal DRPAI1_ipd 	: std_logic := 'X';
    signal DRPAI2_ipd 	: std_logic := 'X';
    signal DRPAI3_ipd 	: std_logic := 'X';
    signal DFPAI0_ipd 	: std_logic := 'X';
    signal DFPAI1_ipd 	: std_logic := 'X';
    signal DFPAI2_ipd 	: std_logic := 'X';
    signal DFPAI3_ipd 	: std_logic := 'X';
    signal LOCK_out 	: std_logic := 'X';
    signal CLKOK_out 	: std_logic := 'X';
    signal CLKOP_out 	: std_logic := 'X';
    signal FDA3_ipd 	: std_logic := 'X';
    signal FDA2_ipd 	: std_logic := 'X';
    signal FDA1_ipd 	: std_logic := 'X';
    signal FDA0_ipd 	: std_logic := 'X';
    signal WRDEL_ipd 	: std_logic := 'X';

    signal GNDI: Std_logic;
    component gndB
      port (PWR0: out Std_logic);
    end component;
    component EHXPLLFB
      port (CLKI: in Std_logic; CLKFB: in Std_logic; RST: in Std_logic; 
            RSTK: in Std_logic; DRPAI3: in Std_logic; DRPAI2: in Std_logic; 
            DRPAI1: in Std_logic; DRPAI0: in Std_logic; DFPAI3: in Std_logic; 
            DFPAI2: in Std_logic; DFPAI1: in Std_logic; DFPAI0: in Std_logic; 
            FDA3: in Std_logic; FDA2: in Std_logic; FDA1: in Std_logic; 
            FDA0: in Std_logic; WRDEL: in Std_logic; CLKOP: out Std_logic; 
            CLKOS: out Std_logic; CLKOK: out Std_logic; CLKOK2: out Std_logic; 
            LOCK: out Std_logic; CLKINTFB: out Std_logic);
    end component;
  begin
    uPll_PLLInst_0_EHXPLLF: EHXPLLFB
      port map (CLKI=>CLKI_ipd, CLKFB=>CLKFB_ipd, RST=>GNDI, RSTK=>GNDI, 
                DRPAI3=>DRPAI3_ipd, DRPAI2=>DRPAI2_ipd, DRPAI1=>DRPAI1_ipd, 
                DRPAI0=>DRPAI0_ipd, DFPAI3=>DFPAI3_ipd, DFPAI2=>DFPAI2_ipd, 
                DFPAI1=>DFPAI1_ipd, DFPAI0=>DFPAI0_ipd, FDA3=>FDA3_ipd, 
                FDA2=>FDA2_ipd, FDA1=>FDA1_ipd, FDA0=>FDA0_ipd, 
                WRDEL=>WRDEL_ipd, CLKOP=>CLKOP_out, CLKOS=>open, 
                CLKOK=>CLKOK_out, CLKOK2=>open, LOCK=>LOCK_out, CLKINTFB=>open);
    DRIVEGND: gndB
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(CLKI_ipd, CLKI, tipd_CLKI);
      VitalWireDelay(CLKFB_ipd, CLKFB, tipd_CLKFB);
      VitalWireDelay(DRPAI0_ipd, DRPAI0, tipd_DRPAI0);
      VitalWireDelay(DRPAI1_ipd, DRPAI1, tipd_DRPAI1);
      VitalWireDelay(DRPAI2_ipd, DRPAI2, tipd_DRPAI2);
      VitalWireDelay(DRPAI3_ipd, DRPAI3, tipd_DRPAI3);
      VitalWireDelay(DFPAI0_ipd, DFPAI0, tipd_DFPAI0);
      VitalWireDelay(DFPAI1_ipd, DFPAI1, tipd_DFPAI1);
      VitalWireDelay(DFPAI2_ipd, DFPAI2, tipd_DFPAI2);
      VitalWireDelay(DFPAI3_ipd, DFPAI3, tipd_DFPAI3);
      VitalWireDelay(FDA3_ipd, FDA3, tipd_FDA3);
      VitalWireDelay(FDA2_ipd, FDA2, tipd_FDA2);
      VitalWireDelay(FDA1_ipd, FDA1, tipd_FDA1);
      VitalWireDelay(FDA0_ipd, FDA0, tipd_FDA0);
      VitalWireDelay(WRDEL_ipd, WRDEL, tipd_WRDEL);
    END BLOCK;

    VitalBehavior : PROCESS (CLKI_ipd, CLKFB_ipd, DRPAI0_ipd, DRPAI1_ipd, 
      DRPAI2_ipd, DRPAI3_ipd, DFPAI0_ipd, DFPAI1_ipd, DFPAI2_ipd, DFPAI3_ipd, 
      LOCK_out, CLKOK_out, CLKOP_out, FDA3_ipd, FDA2_ipd, FDA1_ipd, FDA0_ipd, 
      WRDEL_ipd)
    VARIABLE CLKOK_zd         	: std_logic := 'X';
    VARIABLE CLKOK_GlitchData 	: VitalGlitchDataType;
    VARIABLE CLKOP_zd         	: std_logic := 'X';
    VARIABLE CLKOP_GlitchData 	: VitalGlitchDataType;


    BEGIN

    IF (TimingChecksOn) THEN

    END IF;

    LOCK 	<= LOCK_out;
    CLKOK_zd 	:= CLKOK_out;
    CLKOP_zd 	:= CLKOP_out;

    VitalPathDelay01 (
      OutSignal => CLKOK, OutSignalName => "CLKOK", OutTemp => CLKOK_zd,
      Paths      => (0 => (InputChangeTime => CLKI_ipd'last_event,
                           PathDelay => tpd_CLKI_CLKOK,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => CLKFB_ipd'last_event,
                           PathDelay => tpd_CLKFB_CLKOK,
                           PathCondition => TRUE)),
      GlitchData => CLKOK_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);
    VitalPathDelay01 (
      OutSignal => CLKOP, OutSignalName => "CLKOP", OutTemp => CLKOP_zd,
      Paths      => (0 => (InputChangeTime => CLKI_ipd'last_event,
                           PathDelay => tpd_CLKI_CLKOP,
                           PathCondition => TRUE),
                     1 => (InputChangeTime => CLKFB_ipd'last_event,
                           PathDelay => tpd_CLKFB_CLKOP,
                           PathCondition => TRUE)),
      GlitchData => CLKOP_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity VHIB
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity VHIB is
    port (Z: out Std_logic);

    ATTRIBUTE Vital_Level0 OF VHIB : ENTITY IS TRUE;

  end VHIB;

  architecture Structure of VHIB is
    component VHI
      port (Z: out Std_logic);
    end component;
  begin
    INST20: VHI
      port map (Z=>Z);
  end Structure;

-- entity VCC_INST
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity VCC_INST is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "VCC_INST");

    port (VCC: out Std_logic);

    ATTRIBUTE Vital_Level0 OF VCC_INST : ENTITY IS TRUE;

  end VCC_INST;

  architecture Structure of VCC_INST is
    signal VCC_out 	: std_logic := 'X';

    component VHIB
      port (Z: out Std_logic);
    end component;
  begin
    VCC_INST_VHI: VHIB
      port map (Z=>VCC_out);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
    END BLOCK;

    VitalBehavior : PROCESS (VCC_out)


    BEGIN

    IF (TimingChecksOn) THEN

    END IF;

    VCC 	<= VCC_out;


    END PROCESS;

  end Structure;

-- entity GSR5MODE
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity GSR5MODE is
    port (GSRP: in Std_logic);

    ATTRIBUTE Vital_Level0 OF GSR5MODE : ENTITY IS TRUE;

  end GSR5MODE;

  architecture Structure of GSR5MODE is
    signal GSRMODE: Std_logic;
    component INV
      port (A: in Std_logic; Z: out Std_logic);
    end component;
    component GSR
      port (GSR: in Std_logic);
    end component;
  begin
    INST10: INV
      port map (A=>GSRP, Z=>GSRMODE);
    INST20: GSR
      port map (GSR=>GSRMODE);
  end Structure;

-- entity GSR_INSTB
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity GSR_INSTB is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "GSR_INSTB";

      tipd_GSRNET  	: VitalDelayType01 := (0 ns, 0 ns));

    port (GSRNET: in Std_logic);

    ATTRIBUTE Vital_Level0 OF GSR_INSTB : ENTITY IS TRUE;

  end GSR_INSTB;

  architecture Structure of GSR_INSTB is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal GSRNET_ipd 	: std_logic := 'X';

    component GSR5MODE
      port (GSRP: in Std_logic);
    end component;
  begin
    GSR_INST_GSRMODE: GSR5MODE
      port map (GSRP=>GSRNET_ipd);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(GSRNET_ipd, GSRNET, tipd_GSRNET);
    END BLOCK;

    VitalBehavior : PROCESS (GSRNET_ipd)


    BEGIN

    IF (TimingChecksOn) THEN

    END IF;



    END PROCESS;

  end Structure;

-- entity E5CVcc3
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity E5CVcc3 is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "E5CVcc3");

    port (VCC: out Std_logic);

    ATTRIBUTE Vital_Level0 OF E5CVcc3 : ENTITY IS TRUE;

  end E5CVcc3;

  architecture Structure of E5CVcc3 is
    signal VCC_out 	: std_logic := 'X';

    component VHIB
      port (Z: out Std_logic);
    end component;
  begin
    E5CVcc3_VHI: VHIB
      port map (Z=>VCC_out);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
    END BLOCK;

    VitalBehavior : PROCESS (VCC_out)


    BEGIN

    IF (TimingChecksOn) THEN

    END IF;

    VCC 	<= VCC_out;


    END PROCESS;

  end Structure;

-- entity TestVideoTop
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity TestVideoTop is
    port (PinClk125: in Std_logic; PinPortRx: in Std_logic; 
          PinLedXv: out Std_logic; PinPortTx: out Std_logic; 
          PinClk: out Std_logic; PinVSync: out Std_logic; 
          PinHSync: out Std_logic; PinDe: out Std_logic; 
          PinTfpClkP: out Std_logic; PinTfpClkN: out Std_logic; 
          PinDat: out Std_logic_vector (23 downto 0); PinSda: inout Std_logic; 
          PinScl: out Std_logic);



  end TestVideoTop;

  architecture Structure of TestVideoTop is
    signal E5CVcc3_uDvi_U_gen_req_VCC: Std_logic;
    signal un1_DatB_2_13: Std_logic;
    signal un1_DatB_2_25_0: Std_logic;
    signal un1_DatB_2_26: Std_logic;
    signal DatG_7: Std_logic;
    signal PinTfpClkP_c: Std_logic;
    signal un1_DatB_2_0_cry_6: Std_logic;
    signal DviDat_15: Std_logic;
    signal uDvi_form_vln_0: Std_logic;
    signal uDvi_U_gen_req_bnd3_1_cry_0: Std_logic;
    signal uDvi_form_vln_2: Std_logic;
    signal uDvi_form_vln_1: Std_logic;
    signal uDvi_U_gen_req_bnd3_1_2: Std_logic;
    signal uDvi_U_gen_req_bnd3_1_1: Std_logic;
    signal uDvi_U_gen_req_bnd3_1: Std_logic;
    signal uDvi_U_gen_req_bnd3_2: Std_logic;
    signal uDvi_U_gen_req_bnd3_1_cry_2: Std_logic;
    signal uDvi_form_vln_4: Std_logic;
    signal uDvi_form_vln_3: Std_logic;
    signal uDvi_U_gen_req_bnd3_1_4: Std_logic;
    signal uDvi_U_gen_req_bnd3_1_3: Std_logic;
    signal uDvi_U_gen_req_bnd3_3: Std_logic;
    signal uDvi_U_gen_req_bnd3_4: Std_logic;
    signal uDvi_U_gen_req_bnd3_1_cry_4: Std_logic;
    signal uDvi_form_vln_6: Std_logic;
    signal uDvi_form_vln_5: Std_logic;
    signal uDvi_U_gen_req_bnd3_1_6: Std_logic;
    signal uDvi_U_gen_req_bnd3_1_5: Std_logic;
    signal uDvi_U_gen_req_bnd3_5: Std_logic;
    signal uDvi_U_gen_req_bnd3_6: Std_logic;
    signal uDvi_U_gen_req_bnd3_1_cry_6: Std_logic;
    signal uDvi_form_vln_8: Std_logic;
    signal uDvi_form_vln_7: Std_logic;
    signal uDvi_U_gen_req_bnd3_1_8: Std_logic;
    signal uDvi_U_gen_req_bnd3_1_7: Std_logic;
    signal uDvi_U_gen_req_bnd3_7: Std_logic;
    signal uDvi_U_gen_req_bnd3_8: Std_logic;
    signal uDvi_U_gen_req_bnd3_1_cry_8: Std_logic;
    signal uDvi_form_vln_10: Std_logic;
    signal uDvi_form_vln_9: Std_logic;
    signal uDvi_U_gen_req_bnd3_1_10: Std_logic;
    signal uDvi_U_gen_req_bnd3_1_9: Std_logic;
    signal uDvi_U_gen_req_bnd3_9: Std_logic;
    signal uDvi_U_gen_req_bnd3_10: Std_logic;
    signal uDvi_U_gen_req_bnd3_1_cry_10: Std_logic;
    signal uDvi_form_vln_11: Std_logic;
    signal uDvi_U_gen_req_bnd3_1_11: Std_logic;
    signal uDvi_U_gen_req_bnd3_11: Std_logic;
    signal uDvi_U_gen_req_bnd2_1_cry_0: Std_logic;
    signal uDvi_U_gen_req_bnd2_1_3: Std_logic;
    signal uDvi_U_gen_req_bnd2_1_2: Std_logic;
    signal uDvi_U_gen_req_bnd2_2: Std_logic;
    signal uDvi_U_gen_req_bnd2_3: Std_logic;
    signal uDvi_U_gen_req_bnd2_1_cry_2: Std_logic;
    signal uDvi_U_gen_req_bnd2_1_5: Std_logic;
    signal uDvi_U_gen_req_bnd2_1_4: Std_logic;
    signal uDvi_U_gen_req_bnd2_4: Std_logic;
    signal uDvi_U_gen_req_bnd2_5: Std_logic;
    signal uDvi_U_gen_req_bnd2_1_cry_4: Std_logic;
    signal uDvi_U_gen_req_bnd2_1_7: Std_logic;
    signal uDvi_U_gen_req_bnd2_1_6: Std_logic;
    signal uDvi_U_gen_req_bnd2_6: Std_logic;
    signal uDvi_U_gen_req_bnd2_7: Std_logic;
    signal uDvi_U_gen_req_bnd2_1_cry_6: Std_logic;
    signal uDvi_U_gen_req_bnd2_1_9: Std_logic;
    signal uDvi_U_gen_req_bnd2_1_8: Std_logic;
    signal uDvi_U_gen_req_bnd2_8: Std_logic;
    signal uDvi_U_gen_req_bnd2_9: Std_logic;
    signal uDvi_U_gen_req_bnd2_1_cry_8: Std_logic;
    signal uDvi_U_gen_req_bnd2_1_11: Std_logic;
    signal uDvi_U_gen_req_bnd2_1_10: Std_logic;
    signal uDvi_U_gen_req_bnd2_10: Std_logic;
    signal uDvi_U_gen_req_bnd2_11: Std_logic;
    signal uDvi_form_vsz_1: Std_logic;
    signal uDvi_U_gen_req_bnd1_1_cry_0: Std_logic;
    signal uDvi_form_vsz_3: Std_logic;
    signal uDvi_form_vsz_2: Std_logic;
    signal uDvi_U_gen_req_bnd1_1_3: Std_logic;
    signal uDvi_U_gen_req_bnd1_1_2: Std_logic;
    signal uDvi_U_gen_req_bnd1_2: Std_logic;
    signal uDvi_U_gen_req_bnd1_3: Std_logic;
    signal uDvi_U_gen_req_bnd1_1_cry_2: Std_logic;
    signal uDvi_form_vsz_5: Std_logic;
    signal uDvi_form_vsz_4: Std_logic;
    signal uDvi_U_gen_req_bnd1_1_5: Std_logic;
    signal uDvi_U_gen_req_bnd1_1_4: Std_logic;
    signal uDvi_U_gen_req_bnd1_4: Std_logic;
    signal uDvi_U_gen_req_bnd1_5: Std_logic;
    signal uDvi_U_gen_req_bnd1_1_cry_4: Std_logic;
    signal uDvi_form_vsz_7: Std_logic;
    signal uDvi_form_vsz_6: Std_logic;
    signal uDvi_U_gen_req_bnd1_1_7: Std_logic;
    signal uDvi_U_gen_req_bnd1_1_6: Std_logic;
    signal uDvi_U_gen_req_bnd1_6: Std_logic;
    signal uDvi_U_gen_req_bnd1_7: Std_logic;
    signal uDvi_U_gen_req_bnd1_1_cry_6: Std_logic;
    signal uDvi_form_vsz_9: Std_logic;
    signal uDvi_form_vsz_8: Std_logic;
    signal uDvi_U_gen_req_bnd1_1_9: Std_logic;
    signal uDvi_U_gen_req_bnd1_1_8: Std_logic;
    signal uDvi_U_gen_req_bnd1_8: Std_logic;
    signal uDvi_U_gen_req_bnd1_9: Std_logic;
    signal uDvi_U_gen_req_bnd1_1_cry_8: Std_logic;
    signal uDvi_form_vsz_11: Std_logic;
    signal uDvi_form_vsz_10: Std_logic;
    signal uDvi_U_gen_req_bnd1_1_11: Std_logic;
    signal uDvi_U_gen_req_bnd1_1_10: Std_logic;
    signal uDvi_U_gen_req_bnd1_10: Std_logic;
    signal uDvi_U_gen_req_bnd1_11: Std_logic;
    signal uDvi_cnt_v_0: Std_logic;
    signal uDvi_U_gen_req_bnd1_0: Std_logic;
    signal uDvi_U_gen_req_un1_cnt_v_cry_0: Std_logic;
    signal uDvi_cnt_v_2: Std_logic;
    signal uDvi_U_gen_req_bnd1_1: Std_logic;
    signal uDvi_cnt_v_1: Std_logic;
    signal uDvi_U_gen_req_un1_cnt_v_cry_2: Std_logic;
    signal uDvi_cnt_v_4: Std_logic;
    signal uDvi_cnt_v_3: Std_logic;
    signal uDvi_U_gen_req_un1_cnt_v_cry_4: Std_logic;
    signal uDvi_cnt_v_6: Std_logic;
    signal uDvi_cnt_v_5: Std_logic;
    signal uDvi_U_gen_req_un1_cnt_v_cry_6: Std_logic;
    signal uDvi_cnt_v_8: Std_logic;
    signal uDvi_cnt_v_7: Std_logic;
    signal uDvi_U_gen_req_un1_cnt_v_cry_8: Std_logic;
    signal uDvi_cnt_v_10: Std_logic;
    signal uDvi_cnt_v_9: Std_logic;
    signal uDvi_U_gen_req_un1_cnt_v_cry_10: Std_logic;
    signal uDvi_cnt_v_11: Std_logic;
    signal uDvi_U_gen_req_un1_cnt_v: Std_logic;
    signal uDvi_U_gen_req_bnd_1: Std_logic;
    signal uDvi_U_gen_req_VCC: Std_logic;
    signal uDvi_cnt_h_0: Std_logic;
    signal uDvi_form_hsz_0: Std_logic;
    signal uDvi_U_gen_req_cnt_h_cry_0: Std_logic;
    signal uDvi_cnt_h_2: Std_logic;
    signal uDvi_form_hsz_2: Std_logic;
    signal uDvi_cnt_h_1: Std_logic;
    signal uDvi_form_hsz_1: Std_logic;
    signal uDvi_U_gen_req_cnt_h_cry_2: Std_logic;
    signal uDvi_form_hsz_4: Std_logic;
    signal uDvi_cnt_h_4: Std_logic;
    signal uDvi_cnt_h_3: Std_logic;
    signal uDvi_form_hsz_3: Std_logic;
    signal uDvi_U_gen_req_cnt_h_cry_4: Std_logic;
    signal uDvi_cnt_h_6: Std_logic;
    signal uDvi_form_hsz_6: Std_logic;
    signal uDvi_cnt_h_5: Std_logic;
    signal uDvi_form_hsz_5: Std_logic;
    signal uDvi_U_gen_req_cnt_h_cry_6: Std_logic;
    signal uDvi_cnt_h_8: Std_logic;
    signal uDvi_form_hsz_8: Std_logic;
    signal uDvi_cnt_h_7: Std_logic;
    signal uDvi_form_hsz_7: Std_logic;
    signal uDvi_U_gen_req_cnt_h_cry_8: Std_logic;
    signal uDvi_form_hsz_10: Std_logic;
    signal uDvi_cnt_h_10: Std_logic;
    signal uDvi_form_hsz_9: Std_logic;
    signal uDvi_cnt_h_9: Std_logic;
    signal uDvi_U_gen_req_cnt_h_cry_10: Std_logic;
    signal uDvi_cnt_h_11: Std_logic;
    signal uDvi_form_hsz_11: Std_logic;
    signal uDvi_U_gen_req_cnt_h: Std_logic;
    signal uDvi_U_gen_req_bnd_0: Std_logic;
    signal uDvi_U_gen_req_bnd3_0: Std_logic;
    signal uDvi_U_gen_req_un3_cnt_v_0_data_tmp_0: Std_logic;
    signal uDvi_U_gen_req_un3_cnt_v_0_data_tmp_2: Std_logic;
    signal uDvi_U_gen_req_un3_cnt_v_0_data_tmp_4: Std_logic;
    signal uDvi_U_gen_req_un3_cnt_v: Std_logic;
    signal uDvi_U_gen_req_bnd_3: Std_logic;
    signal uDvi_U_gen_req_bnd2_0: Std_logic;
    signal uDvi_U_gen_req_bnd2_1: Std_logic;
    signal uDvi_U_gen_req_un2_cnt_v_0_data_tmp_0: Std_logic;
    signal uDvi_U_gen_req_un2_cnt_v_0_data_tmp_2: Std_logic;
    signal uDvi_U_gen_req_un2_cnt_v_0_data_tmp_4: Std_logic;
    signal uDvi_U_gen_req_un2_cnt_v: Std_logic;
    signal uDvi_U_gen_req_bnd_2: Std_logic;
    signal uDvi_form_vss_0: Std_logic;
    signal uDvi_form_vss_1: Std_logic;
    signal uDvi_U_gen_req_cnt_v_0_data_tmp_0: Std_logic;
    signal uDvi_form_vss_4: Std_logic;
    signal uDvi_form_vss_5: Std_logic;
    signal uDvi_form_vss_3: Std_logic;
    signal uDvi_form_vss_2: Std_logic;
    signal uDvi_U_gen_req_cnt_v_0_data_tmp_2: Std_logic;
    signal uDvi_form_vss_9: Std_logic;
    signal uDvi_form_vss_8: Std_logic;
    signal uDvi_form_vss_6: Std_logic;
    signal uDvi_form_vss_7: Std_logic;
    signal uDvi_U_gen_req_cnt_v_0_data_tmp_4: Std_logic;
    signal uDvi_form_vss_10: Std_logic;
    signal uDvi_form_vss_11: Std_logic;
    signal uDvi_U_gen_req_cnt_v: Std_logic;
    signal uDvi_U_gen_req_vs: Std_logic;
    signal uDvi_U_gen_tim_cnt_h_cry_0: Std_logic;
    signal uDvi_U_gen_tim_cnt_h_cry_2: Std_logic;
    signal uDvi_U_gen_tim_cnt_h_cry_4: Std_logic;
    signal uDvi_U_gen_tim_cnt_h_cry_6: Std_logic;
    signal uDvi_U_gen_tim_cnt_h_cry_8: Std_logic;
    signal uDvi_U_gen_tim_cnt_h_cry_10: Std_logic;
    signal uDvi_U_gen_tim_cnt_h: Std_logic;
    signal uDvi_U_gen_tim_act_bound_1: Std_logic;
    signal uDvi_form_vsz_0: Std_logic;
    signal uDvi_U_gen_tim_cnt_v_cry_0: Std_logic;
    signal uDvi_U_gen_tim_cnt_v_cry_2: Std_logic;
    signal uDvi_U_gen_tim_cnt_v_cry_4: Std_logic;
    signal uDvi_U_gen_tim_cnt_v_cry_6: Std_logic;
    signal uDvi_U_gen_tim_cnt_v_cry_8: Std_logic;
    signal uDvi_U_gen_tim_cnt_v_cry_10: Std_logic;
    signal uDvi_U_gen_tim_cnt_v: Std_logic;
    signal uDvi_U_gen_tim_act_bound_0: Std_logic;
    signal uDvi_form_hse_0: Std_logic;
    signal uDvi_U_gen_sync_cnt_h_cry_0: Std_logic;
    signal uDvi_form_hse_2: Std_logic;
    signal uDvi_form_hse_1: Std_logic;
    signal uDvi_U_gen_sync_cnt_h_cry_2: Std_logic;
    signal uDvi_form_hse_4: Std_logic;
    signal uDvi_form_hse_3: Std_logic;
    signal uDvi_U_gen_sync_cnt_h_cry_4: Std_logic;
    signal uDvi_form_hse_6: Std_logic;
    signal uDvi_form_hse_5: Std_logic;
    signal uDvi_U_gen_sync_cnt_h_cry_6: Std_logic;
    signal uDvi_form_hse_8: Std_logic;
    signal uDvi_form_hse_7: Std_logic;
    signal uDvi_U_gen_sync_cnt_h_cry_8: Std_logic;
    signal uDvi_form_hse_10: Std_logic;
    signal uDvi_form_hse_9: Std_logic;
    signal uDvi_U_gen_sync_cnt_h_cry_10: Std_logic;
    signal uDvi_form_hse_11: Std_logic;
    signal uDvi_U_gen_sync_cnt_h: Std_logic;
    signal uDvi_U_gen_sync_boundh_1: Std_logic;
    signal uDvi_form_hss_0: Std_logic;
    signal uDvi_U_gen_sync_un1_cnt_h_cry_0: Std_logic;
    signal uDvi_form_hss_2: Std_logic;
    signal uDvi_form_hss_1: Std_logic;
    signal uDvi_U_gen_sync_un1_cnt_h_cry_2: Std_logic;
    signal uDvi_form_hss_4: Std_logic;
    signal uDvi_form_hss_3: Std_logic;
    signal uDvi_U_gen_sync_un1_cnt_h_cry_4: Std_logic;
    signal uDvi_form_hss_6: Std_logic;
    signal uDvi_form_hss_5: Std_logic;
    signal uDvi_U_gen_sync_un1_cnt_h_cry_6: Std_logic;
    signal uDvi_form_hss_8: Std_logic;
    signal uDvi_form_hss_7: Std_logic;
    signal uDvi_U_gen_sync_un1_cnt_h_cry_8: Std_logic;
    signal uDvi_form_hss_10: Std_logic;
    signal uDvi_form_hss_9: Std_logic;
    signal uDvi_U_gen_sync_un1_cnt_h_cry_10: Std_logic;
    signal uDvi_form_hss_11: Std_logic;
    signal uDvi_U_gen_sync_un1_cnt_h: Std_logic;
    signal uDvi_U_gen_sync_boundh_i_0: Std_logic;
    signal uDvi_form_vse_0: Std_logic;
    signal uDvi_U_gen_sync_cnt_v_cry_0: Std_logic;
    signal uDvi_form_vse_2: Std_logic;
    signal uDvi_form_vse_1: Std_logic;
    signal uDvi_U_gen_sync_cnt_v_cry_2: Std_logic;
    signal uDvi_form_vse_4: Std_logic;
    signal uDvi_form_vse_3: Std_logic;
    signal uDvi_U_gen_sync_cnt_v_cry_4: Std_logic;
    signal uDvi_form_vse_6: Std_logic;
    signal uDvi_form_vse_5: Std_logic;
    signal uDvi_U_gen_sync_cnt_v_cry_6: Std_logic;
    signal uDvi_form_vse_8: Std_logic;
    signal uDvi_form_vse_7: Std_logic;
    signal uDvi_U_gen_sync_cnt_v_cry_8: Std_logic;
    signal uDvi_form_vse_10: Std_logic;
    signal uDvi_form_vse_9: Std_logic;
    signal uDvi_U_gen_sync_cnt_v_cry_10: Std_logic;
    signal uDvi_form_vse_11: Std_logic;
    signal uDvi_U_gen_sync_cnt_v: Std_logic;
    signal uDvi_U_gen_sync_boundv_1: Std_logic;
    signal uDvi_U_gen_sync_un1_cnt_v_cry_0: Std_logic;
    signal uDvi_U_gen_sync_un1_cnt_v_cry_2: Std_logic;
    signal uDvi_U_gen_sync_un1_cnt_v_cry_4: Std_logic;
    signal uDvi_U_gen_sync_un1_cnt_v_cry_6: Std_logic;
    signal uDvi_U_gen_sync_un1_cnt_v_cry_8: Std_logic;
    signal uDvi_U_gen_sync_un1_cnt_v_cry_10: Std_logic;
    signal uDvi_U_gen_sync_un1_cnt_v: Std_logic;
    signal uDvi_U_gen_sync_boundv_i_0: Std_logic;
    signal uDvi_U_gen_cnt_cntv_0: Std_logic;
    signal uDvi_U_gen_cnt_cntv_0_sqmuxa: Std_logic;
    signal uDvi_U_gen_cnt_cntv_3_0: Std_logic;
    signal uDvi_U_gen_cnt_un1_cntv_cry_0: Std_logic;
    signal uDvi_U_gen_cnt_cntv_2: Std_logic;
    signal uDvi_U_gen_cnt_cntv_1: Std_logic;
    signal uDvi_U_gen_cnt_cntv_3_2: Std_logic;
    signal uDvi_U_gen_cnt_cntv_3_1: Std_logic;
    signal uDvi_U_gen_cnt_un12_cnth_0_I_33_0_RNI1RAL: Std_logic;
    signal uDvi_U_gen_cnt_un1_cntv_cry_2: Std_logic;
    signal uDvi_U_gen_cnt_cntv_4: Std_logic;
    signal uDvi_U_gen_cnt_cntv_3: Std_logic;
    signal uDvi_U_gen_cnt_cntv_3_4: Std_logic;
    signal uDvi_U_gen_cnt_cntv_3_3: Std_logic;
    signal uDvi_U_gen_cnt_un1_cntv_cry_4: Std_logic;
    signal uDvi_U_gen_cnt_cntv_6: Std_logic;
    signal uDvi_U_gen_cnt_cntv_5: Std_logic;
    signal uDvi_U_gen_cnt_cntv_3_6: Std_logic;
    signal uDvi_U_gen_cnt_cntv_3_5: Std_logic;
    signal uDvi_U_gen_cnt_un1_cntv_cry_6: Std_logic;
    signal uDvi_U_gen_cnt_cntv_8: Std_logic;
    signal uDvi_U_gen_cnt_cntv_7: Std_logic;
    signal uDvi_U_gen_cnt_cntv_3_8: Std_logic;
    signal uDvi_U_gen_cnt_cntv_3_7: Std_logic;
    signal uDvi_U_gen_cnt_un1_cntv_cry_8: Std_logic;
    signal uDvi_U_gen_cnt_cntv_10: Std_logic;
    signal uDvi_U_gen_cnt_cntv_9: Std_logic;
    signal uDvi_U_gen_cnt_cntv_3_10: Std_logic;
    signal uDvi_U_gen_cnt_cntv_3_9: Std_logic;
    signal uDvi_U_gen_cnt_un1_cntv_cry_10: Std_logic;
    signal uDvi_U_gen_cnt_cntv_11: Std_logic;
    signal uDvi_U_gen_cnt_cntv_3_11: Std_logic;
    signal uDvi_U_gen_cnt_cnth_0: Std_logic;
    signal uDvi_U_gen_cnt_un6_cnth_cry_0: Std_logic;
    signal uDvi_U_gen_cnt_cnth_2: Std_logic;
    signal uDvi_U_gen_cnt_cnth_1: Std_logic;
    signal uDvi_U_gen_cnt_cnth_3_2: Std_logic;
    signal uDvi_U_gen_cnt_cnth_3_1: Std_logic;
    signal uDvi_U_gen_cnt_un1_cnth_cry_11_0_RNIV9QK: Std_logic;
    signal uDvi_U_gen_cnt_un6_cnth_cry_2: Std_logic;
    signal uDvi_U_gen_cnt_cnth_4: Std_logic;
    signal uDvi_U_gen_cnt_cnth_3: Std_logic;
    signal uDvi_U_gen_cnt_cnth_3_4: Std_logic;
    signal uDvi_U_gen_cnt_cnth_3_3: Std_logic;
    signal uDvi_U_gen_cnt_un6_cnth_cry_4: Std_logic;
    signal uDvi_U_gen_cnt_cnth_6: Std_logic;
    signal uDvi_U_gen_cnt_cnth_5: Std_logic;
    signal uDvi_U_gen_cnt_cnth_3_6: Std_logic;
    signal uDvi_U_gen_cnt_cnth_3_5: Std_logic;
    signal uDvi_U_gen_cnt_un6_cnth_cry_6: Std_logic;
    signal uDvi_U_gen_cnt_cnth_8: Std_logic;
    signal uDvi_U_gen_cnt_cnth_7: Std_logic;
    signal uDvi_U_gen_cnt_cnth_3_8: Std_logic;
    signal uDvi_U_gen_cnt_cnth_3_7: Std_logic;
    signal uDvi_U_gen_cnt_un6_cnth_cry_8: Std_logic;
    signal uDvi_U_gen_cnt_cnth_10: Std_logic;
    signal uDvi_U_gen_cnt_cnth_9: Std_logic;
    signal uDvi_U_gen_cnt_cnth_3_10: Std_logic;
    signal uDvi_U_gen_cnt_cnth_3_9: Std_logic;
    signal uDvi_U_gen_cnt_un6_cnth_cry_10: Std_logic;
    signal uDvi_U_gen_cnt_cnth_11: Std_logic;
    signal uDvi_U_gen_cnt_cnth_3_11: Std_logic;
    signal uDvi_U_gen_cnt_cnt_h_1_cry_0: Std_logic;
    signal uDvi_U_gen_cnt_cnt_h_1_2: Std_logic;
    signal uDvi_U_gen_cnt_cnt_h_1_1: Std_logic;
    signal uDvi_U_gen_cnt_cnt_h_1_cry_2: Std_logic;
    signal uDvi_U_gen_cnt_cnt_h_1_4: Std_logic;
    signal uDvi_U_gen_cnt_cnt_h_1_3: Std_logic;
    signal uDvi_U_gen_cnt_cnt_h_1_cry_4: Std_logic;
    signal uDvi_U_gen_cnt_cnt_h_1_6: Std_logic;
    signal uDvi_U_gen_cnt_cnt_h_1_5: Std_logic;
    signal uDvi_U_gen_cnt_cnt_h_1_cry_6: Std_logic;
    signal uDvi_U_gen_cnt_cnt_h_1_8: Std_logic;
    signal uDvi_U_gen_cnt_cnt_h_1_7: Std_logic;
    signal uDvi_U_gen_cnt_cnt_h_1_cry_8: Std_logic;
    signal uDvi_U_gen_cnt_cnt_h_1_10: Std_logic;
    signal uDvi_U_gen_cnt_cnt_h_1_9: Std_logic;
    signal uDvi_U_gen_cnt_cnt_h_1_cry_10: Std_logic;
    signal uDvi_U_gen_cnt_cnt_h_1_11: Std_logic;
    signal uDvi_U_gen_cnt_cnt_v_1_cry_0: Std_logic;
    signal uDvi_U_gen_cnt_cnt_v_1_2: Std_logic;
    signal uDvi_U_gen_cnt_cnt_v_1_1: Std_logic;
    signal uDvi_U_gen_cnt_cnt_v_1_cry_2: Std_logic;
    signal uDvi_U_gen_cnt_cnt_v_1_4: Std_logic;
    signal uDvi_U_gen_cnt_cnt_v_1_3: Std_logic;
    signal uDvi_U_gen_cnt_cnt_v_1_cry_4: Std_logic;
    signal uDvi_U_gen_cnt_cnt_v_1_6: Std_logic;
    signal uDvi_U_gen_cnt_cnt_v_1_5: Std_logic;
    signal uDvi_U_gen_cnt_cnt_v_1_cry_6: Std_logic;
    signal uDvi_U_gen_cnt_cnt_v_1_8: Std_logic;
    signal uDvi_U_gen_cnt_cnt_v_1_7: Std_logic;
    signal uDvi_U_gen_cnt_cnt_v_1_cry_8: Std_logic;
    signal uDvi_U_gen_cnt_cnt_v_1_10: Std_logic;
    signal uDvi_U_gen_cnt_cnt_v_1_9: Std_logic;
    signal uDvi_U_gen_cnt_cnt_v_1_cry_10: Std_logic;
    signal uDvi_U_gen_cnt_cnt_v_1_11: Std_logic;
    signal uDvi_U_gen_cnt_un16_cnth_cry_0: Std_logic;
    signal uDvi_U_gen_cnt_un16_cnth_cry_2: Std_logic;
    signal uDvi_U_gen_cnt_un16_cnth_cry_4: Std_logic;
    signal uDvi_U_gen_cnt_un16_cnth_cry_6: Std_logic;
    signal uDvi_U_gen_cnt_un16_cnth_cry_8: Std_logic;
    signal uDvi_U_gen_cnt_un16_cnth_cry_10: Std_logic;
    signal uDvi_U_gen_cnt_un16_cnth: Std_logic;
    signal uDvi_form_hln_0: Std_logic;
    signal uDvi_U_gen_cnt_un1_cnth_cry_0: Std_logic;
    signal uDvi_form_hln_2: Std_logic;
    signal uDvi_form_hln_1: Std_logic;
    signal uDvi_U_gen_cnt_un1_cnth_cry_2: Std_logic;
    signal uDvi_form_hln_4: Std_logic;
    signal uDvi_form_hln_3: Std_logic;
    signal uDvi_U_gen_cnt_un1_cnth_cry_4: Std_logic;
    signal uDvi_form_hln_6: Std_logic;
    signal uDvi_form_hln_5: Std_logic;
    signal uDvi_U_gen_cnt_un1_cnth_cry_6: Std_logic;
    signal uDvi_form_hln_8: Std_logic;
    signal uDvi_form_hln_7: Std_logic;
    signal uDvi_U_gen_cnt_un1_cnth_cry_8: Std_logic;
    signal uDvi_form_hln_10: Std_logic;
    signal uDvi_form_hln_9: Std_logic;
    signal uDvi_U_gen_cnt_un1_cnth_cry_10: Std_logic;
    signal uDvi_form_hln_11: Std_logic;
    signal uDvi_U_gen_cnt_un1_cnth_i: Std_logic;
    signal uDvi_U_gen_cnt_un12_cnth_0_data_tmp_0: Std_logic;
    signal uDvi_U_gen_cnt_un12_cnth_0_data_tmp_2: Std_logic;
    signal uDvi_U_gen_cnt_un12_cnth_0_data_tmp_4: Std_logic;
    signal uDvi_U_gen_cnt_un12_cnth: Std_logic;
    signal uMaster_uDevice_CntDly_0: Std_logic;
    signal uMaster_uDevice_un1_CntDly_i: Std_logic;
    signal uMaster_uDevice_un1_CntDly_2_cry_0_0_S1: Std_logic;
    signal uMaster_uDevice_un1_CntDly_2_cry_0: Std_logic;
    signal uMaster_uDevice_CntDly_2: Std_logic;
    signal uMaster_uDevice_CntDly_1: Std_logic;
    signal uMaster_uDevice_un1_CntDly_2_cry_1_0_S0: Std_logic;
    signal uMaster_uDevice_un1_CntDly_2_cry_1_0_S1: Std_logic;
    signal uMaster_uDevice_un1_CntDly_2_cry_2: Std_logic;
    signal uMaster_uDevice_CntDly_4: Std_logic;
    signal uMaster_uDevice_CntDly_3: Std_logic;
    signal uMaster_uDevice_un1_CntDly_2_cry_3_0_S0: Std_logic;
    signal uMaster_uDevice_un1_CntDly_2_cry_3_0_S1: Std_logic;
    signal uMaster_uDevice_un1_CntDly_2_cry_4: Std_logic;
    signal uMaster_uDevice_CntDly_6: Std_logic;
    signal uMaster_uDevice_CntDly_5: Std_logic;
    signal uMaster_uDevice_un1_CntDly_2_cry_5_0_S0: Std_logic;
    signal uMaster_uDevice_un1_CntDly_2_cry_5_0_S1: Std_logic;
    signal uMaster_uDevice_un1_CntDly_2_cry_6: Std_logic;
    signal uMaster_uDevice_CntDly_7: Std_logic;
    signal uMaster_uDevice_un1_CntDly_2_s_7_0_S0: Std_logic;
    signal uMaster_uFifoRxRaw_cnt_con: Std_logic;
    signal uMaster_uFifoRxRaw_fcount_4: Std_logic;
    signal uMaster_uFifoRxRaw_ifcount_4: Std_logic;
    signal uMaster_uFifoRxRaw_fcnt_en: Std_logic;
    signal Clk50: Std_logic;
    signal uMaster_uFifoRxRaw_co1: Std_logic;
    signal uMaster_uFifoRxRaw_bdcnt_bctr_ci: Std_logic;
    signal uMaster_uFifoRxRaw_fcount_1: Std_logic;
    signal uMaster_uFifoRxRaw_fcount_0: Std_logic;
    signal uMaster_uFifoRxRaw_ifcount_1: Std_logic;
    signal uMaster_uFifoRxRaw_ifcount_0: Std_logic;
    signal uMaster_uFifoRxRaw_co0: Std_logic;
    signal uMaster_uFifoRxRaw_fcount_3: Std_logic;
    signal uMaster_uFifoRxRaw_fcount_2: Std_logic;
    signal uMaster_uFifoRxRaw_ifcount_3: Std_logic;
    signal uMaster_uFifoRxRaw_ifcount_2: Std_logic;
    signal uMaster_uFifoRxRaw_cmp_ci: Std_logic;
    signal uMaster_uFifoRxRaw_rden_i: Std_logic;
    signal uMaster_uFifoRxRaw_co0_1: Std_logic;
    signal uMaster_uFifoRxRaw_co1_1: Std_logic;
    signal uMaster_uFifoRxRaw_cmp_le_1_c: Std_logic;
    signal uMaster_uFifoRxRaw_cmp_le_1: Std_logic;
    signal uMaster_uFifoRxRaw_cmp_ci_1: Std_logic;
    signal uMaster_uFifoRxRaw_wren_i: Std_logic;
    signal uMaster_uFifoRxRaw_co0_2: Std_logic;
    signal uMaster_uFifoRxRaw_co1_2: Std_logic;
    signal uMaster_uFifoRxRaw_cmp_ge_d1_c: Std_logic;
    signal uMaster_uFifoRxRaw_cmp_ge_d1: Std_logic;
    signal uMaster_uFifoRxRaw_w_ctr_ci: Std_logic;
    signal uMaster_uFifoRxRaw_wcount_1: Std_logic;
    signal uMaster_uFifoRxRaw_wcount_0: Std_logic;
    signal uMaster_uFifoRxRaw_iwcount_1: Std_logic;
    signal uMaster_uFifoRxRaw_iwcount_0: Std_logic;
    signal uMaster_uFifoRxRaw_co0_3: Std_logic;
    signal uMaster_uFifoRxRaw_wcount_3: Std_logic;
    signal uMaster_uFifoRxRaw_wcount_2: Std_logic;
    signal uMaster_uFifoRxRaw_iwcount_3: Std_logic;
    signal uMaster_uFifoRxRaw_iwcount_2: Std_logic;
    signal uMaster_uFifoRxRaw_r_ctr_ci: Std_logic;
    signal uMaster_uFifoRxRaw_rcount_1: Std_logic;
    signal uMaster_uFifoRxRaw_rcount_0: Std_logic;
    signal uMaster_uFifoRxRaw_ircount_1: Std_logic;
    signal uMaster_uFifoRxRaw_ircount_0: Std_logic;
    signal uMaster_uFifoRxRaw_co0_4: Std_logic;
    signal uMaster_uFifoRxRaw_rcount_3: Std_logic;
    signal uMaster_uFifoRxRaw_rcount_2: Std_logic;
    signal uMaster_uFifoRxRaw_ircount_3: Std_logic;
    signal uMaster_uFifoRxRaw_ircount_2: Std_logic;
    signal uMaster_NumXfr_0: Std_logic;
    signal N_456_i: Std_logic;
    signal uMaster_un1_NumXfr_1: Std_logic;
    signal uMaster_un1_NumXfr_cry_0: Std_logic;
    signal uMaster_NumXfr_2: Std_logic;
    signal uMaster_NumXfr_1: Std_logic;
    signal uMaster_un1_NumXfr_3: Std_logic;
    signal uMaster_un1_NumXfr_2: Std_logic;
    signal uMaster_un9_state: Std_logic;
    signal uMaster_un1_NumXfr_cry_2: Std_logic;
    signal uMaster_NumXfr_4: Std_logic;
    signal uMaster_NumXfr_3: Std_logic;
    signal uMaster_un1_NumXfr_5: Std_logic;
    signal uMaster_un1_NumXfr_4: Std_logic;
    signal uMaster_un1_NumXfr_cry_4: Std_logic;
    signal uMaster_NumXfr_6: Std_logic;
    signal uMaster_NumXfr_5: Std_logic;
    signal uMaster_un1_NumXfr_7: Std_logic;
    signal uMaster_un1_NumXfr_6: Std_logic;
    signal uMaster_un1_NumXfr_cry_6: Std_logic;
    signal uMaster_NumXfr_7: Std_logic;
    signal uMaster_un1_NumXfr_8: Std_logic;
    signal uMaster_SizXfr_0: Std_logic;
    signal uMaster_SizXfr_1: Std_logic;
    signal uMaster_un73_state_0_data_tmp_0: Std_logic;
    signal uMaster_SizXfr_4: Std_logic;
    signal uMaster_SizXfr_5: Std_logic;
    signal uMaster_SizXfr_3: Std_logic;
    signal uMaster_SizXfr_2: Std_logic;
    signal uMaster_un73_state_0_data_tmp_2: Std_logic;
    signal uMaster_SizXfr_6: Std_logic;
    signal uMaster_SizXfr_7: Std_logic;
    signal uMaster_un73_state: Std_logic;
    signal uForth_uart1_uRx_Cnt_0: Std_logic;
    signal uForth_uart1_uRx_un1_ce16_i_o3: Std_logic;
    signal uForth_uart1_uRx_un1_Cnt_1_1: Std_logic;
    signal uForth_uart1_uRx_un12_rx0: Std_logic;
    signal uForth_uart1_uRx_un1_Cnt_1_cry_0: Std_logic;
    signal uForth_uart1_uRx_Cnt_2: Std_logic;
    signal uForth_uart1_uRx_Cnt_1: Std_logic;
    signal uForth_uart1_uRx_un1_Cnt_1_3: Std_logic;
    signal uForth_uart1_uRx_un1_Cnt_1_2: Std_logic;
    signal uForth_uart1_uRx_un1_Cnt_1_cry_2: Std_logic;
    signal uForth_uart1_uRx_Cnt_4: Std_logic;
    signal uForth_uart1_uRx_Cnt_3: Std_logic;
    signal uForth_uart1_uRx_un1_Cnt_1_5: Std_logic;
    signal uForth_uart1_uRx_un1_Cnt_1_4: Std_logic;
    signal uForth_uart1_uRx_un1_Cnt_1_cry_4: Std_logic;
    signal uForth_uart1_uRx_Cnt_6: Std_logic;
    signal uForth_uart1_uRx_Cnt_5: Std_logic;
    signal uForth_uart1_uRx_un1_Cnt_1_7: Std_logic;
    signal uForth_uart1_uRx_un1_Cnt_1_6: Std_logic;
    signal uForth_uart1_uRx_un1_Cnt_1_cry_6: Std_logic;
    signal uForth_uart1_uRx_Cnt_7: Std_logic;
    signal uForth_uart1_uRx_un1_Cnt_1_8: Std_logic;
    signal Timer_0: Std_logic;
    signal uForth_un1_Timer_0_a5_0_a2_29: Std_logic;
    signal uForth_un1_Timer_0_a5_0_a2_28: Std_logic;
    signal uForth_cpu1_Timer_2_0_cry_0: Std_logic;
    signal Timer_2: Std_logic;
    signal Timer_1: Std_logic;
    signal uForth_cpu1_Timer_2_0_cry_1_0_S0: Std_logic;
    signal uForth_cpu1_Timer_2_0_cry_1_0_S1: Std_logic;
    signal uForth_cpu1_Timer_2_0_cry_2: Std_logic;
    signal Timer_4: Std_logic;
    signal Timer_3: Std_logic;
    signal uForth_cpu1_Timer_2_0_cry_3_0_S0: Std_logic;
    signal uForth_cpu1_Timer_2_0_cry_3_0_S1: Std_logic;
    signal uForth_cpu1_Timer_2_0_cry_4: Std_logic;
    signal Timer_6: Std_logic;
    signal Timer_5: Std_logic;
    signal uForth_cpu1_Timer_2_0_cry_5_0_S0: Std_logic;
    signal uForth_cpu1_Timer_2_0_cry_5_0_S1: Std_logic;
    signal uForth_cpu1_Timer_2_0_cry_6: Std_logic;
    signal Timer_8: Std_logic;
    signal Timer_7: Std_logic;
    signal uForth_cpu1_Timer_2_0_cry_7_0_S0: Std_logic;
    signal uForth_cpu1_Timer_2_0_cry_7_0_S1: Std_logic;
    signal uForth_cpu1_Timer_2_0_cry_8: Std_logic;
    signal Timer_10: Std_logic;
    signal Timer_9: Std_logic;
    signal uForth_cpu1_Timer_2_0_cry_9_0_S0: Std_logic;
    signal uForth_cpu1_Timer_2_0_cry_9_0_S1: Std_logic;
    signal uForth_cpu1_Timer_2_0_cry_10: Std_logic;
    signal Timer_12: Std_logic;
    signal Timer_11: Std_logic;
    signal uForth_cpu1_Timer_2_0_cry_11_0_S0: Std_logic;
    signal uForth_cpu1_Timer_2_0_cry_11_0_S1: Std_logic;
    signal uForth_cpu1_Timer_2_0_cry_12: Std_logic;
    signal Timer_14: Std_logic;
    signal Timer_13: Std_logic;
    signal uForth_cpu1_Timer_2_0_cry_13_0_S0: Std_logic;
    signal uForth_cpu1_Timer_2_0_cry_13_0_S1: Std_logic;
    signal uForth_cpu1_Timer_2_0_cry_14: Std_logic;
    signal Timer_16: Std_logic;
    signal Timer_15: Std_logic;
    signal uForth_cpu1_Timer_2_0_cry_15_0_S0: Std_logic;
    signal uForth_cpu1_Timer_2_0_cry_15_0_S1: Std_logic;
    signal uForth_cpu1_Timer_2_0_cry_16: Std_logic;
    signal Timer_18: Std_logic;
    signal Timer_17: Std_logic;
    signal uForth_cpu1_Timer_2_0_cry_17_0_S0: Std_logic;
    signal uForth_cpu1_Timer_2_0_cry_17_0_S1: Std_logic;
    signal uForth_cpu1_Timer_2_0_cry_18: Std_logic;
    signal Timer_20: Std_logic;
    signal Timer_19: Std_logic;
    signal uForth_cpu1_Timer_2_0_cry_19_0_S0: Std_logic;
    signal uForth_cpu1_Timer_2_0_cry_19_0_S1: Std_logic;
    signal uForth_cpu1_Timer_2_0_cry_20: Std_logic;
    signal Timer_22: Std_logic;
    signal Timer_21: Std_logic;
    signal uForth_cpu1_Timer_2_0_cry_21_0_S0: Std_logic;
    signal uForth_cpu1_Timer_2_0_cry_21_0_S1: Std_logic;
    signal uForth_cpu1_Timer_2_0_cry_22: Std_logic;
    signal Timer_24: Std_logic;
    signal Timer_23: Std_logic;
    signal uForth_cpu1_Timer_2_0_cry_23_0_S0: Std_logic;
    signal uForth_cpu1_Timer_2_0_cry_23_0_S1: Std_logic;
    signal uForth_cpu1_Timer_2_0_cry_24: Std_logic;
    signal Timer_26: Std_logic;
    signal Timer_25: Std_logic;
    signal uForth_cpu1_Timer_2_0_cry_25_0_S0: Std_logic;
    signal uForth_cpu1_Timer_2_0_cry_25_0_S1: Std_logic;
    signal uForth_cpu1_Timer_2_0_cry_26: Std_logic;
    signal Timer_28: Std_logic;
    signal Timer_27: Std_logic;
    signal uForth_cpu1_Timer_2_0_cry_27_0_S0: Std_logic;
    signal uForth_cpu1_Timer_2_0_cry_27_0_S1: Std_logic;
    signal uForth_cpu1_Timer_2_0_cry_28: Std_logic;
    signal Timer_30: Std_logic;
    signal Timer_29: Std_logic;
    signal uForth_cpu1_Timer_2_0_cry_29_0_S0: Std_logic;
    signal uForth_cpu1_Timer_2_0_cry_29_0_S1: Std_logic;
    signal uForth_cpu1_Timer_2_0_cry_30: Std_logic;
    signal Timer_31: Std_logic;
    signal uForth_cpu1_Timer_2_0_s_31_0_S0: Std_logic;
    signal uForth_cpu1_r_0: Std_logic;
    signal uForth_cpu1_r_s_0: Std_logic;
    signal uForth_cpu1_r_cry_0: Std_logic;
    signal uForth_cpu1_r_2: Std_logic;
    signal uForth_cpu1_r_1: Std_logic;
    signal uForth_cpu1_r_s_1: Std_logic;
    signal uForth_cpu1_r_s_2: Std_logic;
    signal uForth_cpu1_r_cry_2: Std_logic;
    signal uForth_cpu1_r_4: Std_logic;
    signal uForth_cpu1_r_3: Std_logic;
    signal uForth_cpu1_r_s_3: Std_logic;
    signal uForth_cpu1_r_s_4: Std_logic;
    signal uForth_cpu1_r_cry_4: Std_logic;
    signal uForth_cpu1_r_6: Std_logic;
    signal uForth_cpu1_r_5: Std_logic;
    signal uForth_cpu1_r_s_5: Std_logic;
    signal uForth_cpu1_r_s_6: Std_logic;
    signal uForth_cpu1_r_cry_6: Std_logic;
    signal uForth_cpu1_r_8: Std_logic;
    signal uForth_cpu1_r_7: Std_logic;
    signal uForth_cpu1_r_s_7: Std_logic;
    signal uForth_cpu1_r_s_8: Std_logic;
    signal uForth_cpu1_r_cry_8: Std_logic;
    signal uForth_cpu1_r_10: Std_logic;
    signal uForth_cpu1_r_9: Std_logic;
    signal uForth_cpu1_r_s_9: Std_logic;
    signal uForth_cpu1_r_s_10: Std_logic;
    signal uForth_cpu1_r_cry_10: Std_logic;
    signal uForth_cpu1_r_12: Std_logic;
    signal uForth_cpu1_r_11: Std_logic;
    signal uForth_cpu1_r_s_11: Std_logic;
    signal uForth_cpu1_r_s_12: Std_logic;
    signal uForth_cpu1_r_cry_12: Std_logic;
    signal uForth_cpu1_r_14: Std_logic;
    signal uForth_cpu1_r_13: Std_logic;
    signal uForth_cpu1_r_s_13: Std_logic;
    signal uForth_cpu1_r_s_14: Std_logic;
    signal uForth_cpu1_r_cry_14: Std_logic;
    signal uForth_cpu1_r_16: Std_logic;
    signal uForth_cpu1_r_15: Std_logic;
    signal uForth_cpu1_r_s_15: Std_logic;
    signal uForth_cpu1_r_s_16: Std_logic;
    signal uForth_cpu1_r_cry_16: Std_logic;
    signal uForth_cpu1_r_18: Std_logic;
    signal uForth_cpu1_r_17: Std_logic;
    signal uForth_cpu1_r_s_17: Std_logic;
    signal uForth_cpu1_r_s_18: Std_logic;
    signal uForth_cpu1_r_cry_18: Std_logic;
    signal uForth_cpu1_r_20: Std_logic;
    signal uForth_cpu1_r_19: Std_logic;
    signal uForth_cpu1_r_s_19: Std_logic;
    signal uForth_cpu1_r_s_20: Std_logic;
    signal uForth_cpu1_r_cry_20: Std_logic;
    signal uForth_cpu1_r_22: Std_logic;
    signal uForth_cpu1_r_21: Std_logic;
    signal uForth_cpu1_r_s_21: Std_logic;
    signal uForth_cpu1_r_s_22: Std_logic;
    signal uForth_cpu1_r_cry_22: Std_logic;
    signal uForth_cpu1_r_24: Std_logic;
    signal uForth_cpu1_r_23: Std_logic;
    signal uForth_cpu1_r_s_23: Std_logic;
    signal uForth_cpu1_r_s_24: Std_logic;
    signal uForth_cpu1_r_cry_24: Std_logic;
    signal uForth_cpu1_r_26: Std_logic;
    signal uForth_cpu1_r_25: Std_logic;
    signal uForth_cpu1_r_s_25: Std_logic;
    signal uForth_cpu1_r_s_26: Std_logic;
    signal uForth_cpu1_r_cry_26: Std_logic;
    signal uForth_cpu1_r_28: Std_logic;
    signal uForth_cpu1_r_27: Std_logic;
    signal uForth_cpu1_r_s_27: Std_logic;
    signal uForth_cpu1_r_s_28: Std_logic;
    signal uForth_cpu1_r_cry_28: Std_logic;
    signal uForth_cpu1_r_30: Std_logic;
    signal uForth_cpu1_r_29: Std_logic;
    signal uForth_cpu1_r_s_29: Std_logic;
    signal uForth_cpu1_r_s_30: Std_logic;
    signal uForth_cpu1_r_cry_30: Std_logic;
    signal uForth_cpu1_r_32: Std_logic;
    signal uForth_cpu1_r_31: Std_logic;
    signal uForth_cpu1_r_s_31: Std_logic;
    signal uForth_cpu1_r_s_32: Std_logic;
    signal uForth_cpu1_un1_spoppf_4: Std_logic;
    signal uForth_cpu1_sp1f_0: Std_logic;
    signal uForth_cpu1_un1_sp1_cry_0: Std_logic;
    signal uForth_cpu1_un1_spoppf_3: Std_logic;
    signal uForth_cpu1_sp1f_2: Std_logic;
    signal uForth_cpu1_sp1f_1: Std_logic;
    signal uForth_cpu1_sp1_2: Std_logic;
    signal uForth_cpu1_sp1_1: Std_logic;
    signal SRst: Std_logic;
    signal uForth_cpu1_un1_sp1_cry_2: Std_logic;
    signal uForth_cpu1_sp1f_4: Std_logic;
    signal uForth_cpu1_sp1f_3: Std_logic;
    signal uForth_cpu1_sp1_4: Std_logic;
    signal uForth_cpu1_sp1_3: Std_logic;
    signal uForth_cpu1_un1_rpoppf_4: Std_logic;
    signal uForth_cpu1_rp1f_0: Std_logic;
    signal uForth_cpu1_un1_rp1_cry_0: Std_logic;
    signal uForth_cpu1_un1_rpoppf_3: Std_logic;
    signal uForth_cpu1_rp1f_2: Std_logic;
    signal uForth_cpu1_rp1f_1: Std_logic;
    signal uForth_cpu1_rp1_2: Std_logic;
    signal uForth_cpu1_rp1_1: Std_logic;
    signal uForth_cpu1_un1_rp1_cry_2: Std_logic;
    signal uForth_cpu1_rp1f_4: Std_logic;
    signal uForth_cpu1_rp1f_3: Std_logic;
    signal uForth_cpu1_rp1_4: Std_logic;
    signal uForth_cpu1_rp1_3: Std_logic;
    signal uForth_cpu1_N_72: Std_logic;
    signal uForth_cpu1_sp_0: Std_logic;
    signal uForth_cpu1_spopp_1: Std_logic;
    signal uForth_cpu1_un1_sp_cry_0: Std_logic;
    signal uForth_cpu1_sp_2: Std_logic;
    signal uForth_cpu1_sp_1: Std_logic;
    signal uForth_cpu1_un1_sp_2: Std_logic;
    signal uForth_cpu1_un1_sp_1: Std_logic;
    signal uForth_cpu1_un1_sp_cry_2: Std_logic;
    signal uForth_cpu1_sp_4: Std_logic;
    signal uForth_cpu1_sp_3: Std_logic;
    signal uForth_cpu1_un1_sp_4: Std_logic;
    signal uForth_cpu1_un1_sp_3: Std_logic;
    signal uForth_cpu1_rpush: Std_logic;
    signal uForth_cpu1_rpopp_2: Std_logic;
    signal uForth_cpu1_rp_0: Std_logic;
    signal uForth_cpu1_un1_rp_cry_0: Std_logic;
    signal uForth_cpu1_rp_2: Std_logic;
    signal uForth_cpu1_rp_1: Std_logic;
    signal uForth_cpu1_un1_rp_2: Std_logic;
    signal uForth_cpu1_un1_rp_1: Std_logic;
    signal uForth_cpu1_un1_rp_cry_2: Std_logic;
    signal uForth_cpu1_rp_4: Std_logic;
    signal uForth_cpu1_rp_3: Std_logic;
    signal uForth_cpu1_un1_rp_4: Std_logic;
    signal uForth_cpu1_un1_rp_3: Std_logic;
    signal uForth_cpu_data_o_0: Std_logic;
    signal uForth_cpu1_s_stackror: Std_logic;
    signal uForth_cpu1_s_stackrx_0: Std_logic;
    signal uForth_cpu1_un4_sum_cry_0: Std_logic;
    signal uForth_cpu_data_o_2: Std_logic;
    signal uForth_cpu1_s_stackrx_2: Std_logic;
    signal uForth_cpu_data_o_1: Std_logic;
    signal uForth_cpu1_s_stackrx_1: Std_logic;
    signal uForth_cpu1_un4_sum_1: Std_logic;
    signal uForth_cpu1_un4_sum_cry_1_0_S1: Std_logic;
    signal uForth_cpu1_un4_sum_cry_2: Std_logic;
    signal uForth_cpu_data_o_4: Std_logic;
    signal uForth_cpu1_s_stackrx_4: Std_logic;
    signal uForth_cpu_data_o_3: Std_logic;
    signal uForth_cpu1_s_stackrx_3: Std_logic;
    signal uForth_cpu1_un4_sum_cry_3_0_S0: Std_logic;
    signal uForth_cpu1_un4_sum_cry_3_0_S1: Std_logic;
    signal uForth_cpu1_un4_sum_cry_4: Std_logic;
    signal uForth_cpu_data_o_6: Std_logic;
    signal uForth_cpu1_s_stackrx_6: Std_logic;
    signal uForth_cpu_data_o_5: Std_logic;
    signal uForth_cpu1_s_stackrx_5: Std_logic;
    signal uForth_cpu1_un4_sum_cry_5_0_S0: Std_logic;
    signal uForth_cpu1_un4_sum_cry_5_0_S1: Std_logic;
    signal uForth_cpu1_un4_sum_cry_6: Std_logic;
    signal uForth_cpu_data_o_8: Std_logic;
    signal uForth_cpu1_s_stackrx_8: Std_logic;
    signal uForth_cpu_data_o_7: Std_logic;
    signal uForth_cpu1_s_stackrx_7: Std_logic;
    signal uForth_cpu1_un4_sum_cry_7_0_S0: Std_logic;
    signal uForth_cpu1_un4_sum_cry_7_0_S1: Std_logic;
    signal uForth_cpu1_un4_sum_cry_8: Std_logic;
    signal uForth_cpu_data_o_10: Std_logic;
    signal uForth_cpu1_s_stackrx_10: Std_logic;
    signal uForth_cpu_data_o_9: Std_logic;
    signal uForth_cpu1_s_stackrx_9: Std_logic;
    signal uForth_cpu1_un4_sum_cry_9_0_S0: Std_logic;
    signal uForth_cpu1_un4_sum_cry_9_0_S1: Std_logic;
    signal uForth_cpu1_un4_sum_cry_10: Std_logic;
    signal uForth_cpu_data_o_12: Std_logic;
    signal uForth_cpu1_s_stackrx_12: Std_logic;
    signal uForth_cpu_data_o_11: Std_logic;
    signal uForth_cpu1_s_stackrx_11: Std_logic;
    signal uForth_cpu1_un4_sum_cry_11_0_S0: Std_logic;
    signal uForth_cpu1_un4_sum_cry_11_0_S1: Std_logic;
    signal uForth_cpu1_un4_sum_cry_12: Std_logic;
    signal uForth_cpu_data_o_14: Std_logic;
    signal uForth_cpu1_s_stackrx_14: Std_logic;
    signal uForth_cpu_data_o_13: Std_logic;
    signal uForth_cpu1_s_stackrx_13: Std_logic;
    signal uForth_cpu1_un4_sum_cry_13_0_S0: Std_logic;
    signal uForth_cpu1_un4_sum_cry_13_0_S1: Std_logic;
    signal uForth_cpu1_un4_sum_cry_14: Std_logic;
    signal uForth_cpu_data_o_16: Std_logic;
    signal uForth_cpu1_s_stackrx_16: Std_logic;
    signal uForth_cpu_data_o_15: Std_logic;
    signal uForth_cpu1_s_stackrx_15: Std_logic;
    signal uForth_cpu1_un4_sum_cry_15_0_S0: Std_logic;
    signal uForth_cpu1_un4_sum_cry_15_0_S1: Std_logic;
    signal uForth_cpu1_un4_sum_cry_16: Std_logic;
    signal uForth_cpu_data_o_18: Std_logic;
    signal uForth_cpu1_s_stackrx_18: Std_logic;
    signal uForth_cpu_data_o_17: Std_logic;
    signal uForth_cpu1_s_stackrx_17: Std_logic;
    signal uForth_cpu1_un4_sum_cry_17_0_S0: Std_logic;
    signal uForth_cpu1_un4_sum_cry_17_0_S1: Std_logic;
    signal uForth_cpu1_un4_sum_cry_18: Std_logic;
    signal uForth_cpu_data_o_20: Std_logic;
    signal uForth_cpu1_s_stackrx_20: Std_logic;
    signal uForth_cpu_data_o_19: Std_logic;
    signal uForth_cpu1_s_stackrx_19: Std_logic;
    signal uForth_cpu1_un4_sum_cry_19_0_S0: Std_logic;
    signal uForth_cpu1_un4_sum_cry_19_0_S1: Std_logic;
    signal uForth_cpu1_un4_sum_cry_20: Std_logic;
    signal uForth_cpu_data_o_22: Std_logic;
    signal uForth_cpu1_s_stackrx_22: Std_logic;
    signal uForth_cpu_data_o_21: Std_logic;
    signal uForth_cpu1_s_stackrx_21: Std_logic;
    signal uForth_cpu1_un4_sum_cry_21_0_S0: Std_logic;
    signal uForth_cpu1_un4_sum_cry_21_0_S1: Std_logic;
    signal uForth_cpu1_un4_sum_cry_22: Std_logic;
    signal uForth_cpu_data_o_24: Std_logic;
    signal uForth_cpu1_s_stackrx_24: Std_logic;
    signal uForth_cpu_data_o_23: Std_logic;
    signal uForth_cpu1_s_stackrx_23: Std_logic;
    signal uForth_cpu1_un4_sum_cry_23_0_S0: Std_logic;
    signal uForth_cpu1_un4_sum_cry_23_0_S1: Std_logic;
    signal uForth_cpu1_un4_sum_cry_24: Std_logic;
    signal uForth_cpu_data_o_26: Std_logic;
    signal uForth_cpu1_s_stackrx_26: Std_logic;
    signal uForth_cpu_data_o_25: Std_logic;
    signal uForth_cpu1_s_stackrx_25: Std_logic;
    signal uForth_cpu1_un4_sum_cry_25_0_S0: Std_logic;
    signal uForth_cpu1_un4_sum_cry_25_0_S1: Std_logic;
    signal uForth_cpu1_un4_sum_cry_26: Std_logic;
    signal uForth_cpu_data_o_28: Std_logic;
    signal uForth_cpu1_s_stackrx_28: Std_logic;
    signal uForth_cpu_data_o_27: Std_logic;
    signal uForth_cpu1_s_stackrx_27: Std_logic;
    signal uForth_cpu1_un4_sum_cry_27_0_S0: Std_logic;
    signal uForth_cpu1_un4_sum_28: Std_logic;
    signal uForth_cpu1_un4_sum_cry_28: Std_logic;
    signal uForth_cpu_data_o_30: Std_logic;
    signal uForth_cpu1_s_stackrx_30: Std_logic;
    signal uForth_cpu_data_o_29: Std_logic;
    signal uForth_cpu1_s_stackrx_29: Std_logic;
    signal uForth_cpu1_un4_sum_cry_29_0_S0: Std_logic;
    signal uForth_cpu1_un4_sum_cry_29_0_S1: Std_logic;
    signal uForth_cpu1_un4_sum_cry_30: Std_logic;
    signal uForth_cpu_data_o_31: Std_logic;
    signal uForth_cpu1_s_stackrx_31: Std_logic;
    signal uForth_cpu1_un4_sum_cry_31_0_S0: Std_logic;
    signal uForth_cpu1_un4_sum_cry_31: Std_logic;
    signal uForth_p_0: Std_logic;
    signal uForth_cpu1_un1_p_sel_2_i: Std_logic;
    signal uForth_cpu1_N_621: Std_logic;
    signal uForth_cpu1_un1_p_cry_0: Std_logic;
    signal uForth_p_2: Std_logic;
    signal uForth_cpu1_p_1: Std_logic;
    signal uForth_cpu1_N_622: Std_logic;
    signal uForth_cpu1_N_623: Std_logic;
    signal uForth_cpu1_un1_p_cry_2: Std_logic;
    signal uForth_p_4: Std_logic;
    signal uForth_cpu1_p_3: Std_logic;
    signal uForth_cpu1_N_624: Std_logic;
    signal uForth_cpu1_N_625: Std_logic;
    signal uForth_cpu1_un1_p_cry_4: Std_logic;
    signal uForth_cpu1_p_6: Std_logic;
    signal uForth_cpu1_p_5: Std_logic;
    signal uForth_cpu1_N_626: Std_logic;
    signal uForth_cpu1_N_627: Std_logic;
    signal uForth_cpu1_un1_p_cry_6: Std_logic;
    signal uForth_cpu1_p_8: Std_logic;
    signal uForth_cpu1_p_7: Std_logic;
    signal uForth_cpu1_N_628: Std_logic;
    signal uForth_cpu1_N_629: Std_logic;
    signal uForth_cpu1_un1_p_cry_8: Std_logic;
    signal uForth_cpu1_p_10: Std_logic;
    signal uForth_cpu1_p_9: Std_logic;
    signal uForth_cpu1_N_630: Std_logic;
    signal uForth_cpu1_N_631: Std_logic;
    signal uForth_cpu1_un1_p_cry_10: Std_logic;
    signal uForth_cpu1_p_12: Std_logic;
    signal uForth_cpu1_p_11: Std_logic;
    signal uForth_cpu1_N_632: Std_logic;
    signal uForth_cpu1_N_633: Std_logic;
    signal uForth_cpu1_un1_p_cry_12: Std_logic;
    signal uForth_cpu1_p_14: Std_logic;
    signal uForth_cpu1_p_13: Std_logic;
    signal uForth_cpu1_N_634: Std_logic;
    signal uForth_cpu1_N_635: Std_logic;
    signal uForth_cpu1_un1_p_cry_14: Std_logic;
    signal uForth_cpu1_p_16: Std_logic;
    signal uForth_cpu1_p_15: Std_logic;
    signal uForth_cpu1_N_636: Std_logic;
    signal uForth_cpu1_N_637: Std_logic;
    signal uForth_cpu1_un1_p_cry_16: Std_logic;
    signal uForth_cpu1_p_18: Std_logic;
    signal uForth_cpu1_p_17: Std_logic;
    signal uForth_cpu1_N_638: Std_logic;
    signal uForth_cpu1_N_639: Std_logic;
    signal uForth_cpu1_un1_p_cry_18: Std_logic;
    signal uForth_cpu1_p_20: Std_logic;
    signal uForth_cpu1_p_19: Std_logic;
    signal uForth_cpu1_N_640: Std_logic;
    signal uForth_cpu1_N_641: Std_logic;
    signal uForth_cpu1_un1_p_cry_20: Std_logic;
    signal uForth_cpu1_p_22: Std_logic;
    signal uForth_cpu1_p_21: Std_logic;
    signal uForth_cpu1_N_642: Std_logic;
    signal uForth_cpu1_N_643: Std_logic;
    signal uForth_cpu1_un1_p_cry_22: Std_logic;
    signal uForth_cpu1_p_24: Std_logic;
    signal uForth_cpu1_p_23: Std_logic;
    signal uForth_cpu1_N_644: Std_logic;
    signal uForth_cpu1_N_645: Std_logic;
    signal uForth_cpu1_un1_p_cry_24: Std_logic;
    signal uForth_cpu1_p_26: Std_logic;
    signal uForth_cpu1_p_25: Std_logic;
    signal uForth_cpu1_N_646: Std_logic;
    signal uForth_cpu1_N_647: Std_logic;
    signal uForth_cpu1_un1_p_cry_26: Std_logic;
    signal uForth_p_28: Std_logic;
    signal uForth_cpu1_p_27: Std_logic;
    signal uForth_cpu1_N_648: Std_logic;
    signal uForth_cpu1_N_649: Std_logic;
    signal uForth_cpu1_un1_p_cry_28: Std_logic;
    signal uForth_cpu1_p_30: Std_logic;
    signal uForth_cpu1_p_29: Std_logic;
    signal uForth_cpu1_N_650: Std_logic;
    signal uForth_cpu1_N_651: Std_logic;
    signal uForth_cpu1_un1_p_cry_30: Std_logic;
    signal uForth_p_31: Std_logic;
    signal uForth_cpu1_N_652: Std_logic;
    signal uForth_cpu1_un1_s_stack_31: Std_logic;
    signal uForth_cpu1_un1_t_2: Std_logic;
    signal uForth_cpu1_un1_t_2_cry_0: Std_logic;
    signal uForth_a_2: Std_logic;
    signal uForth_cpu1_s_stack_2: Std_logic;
    signal uForth_cpu1_un1_a_in_0_sqmuxa: Std_logic;
    signal uForth_cpu1_a_1: Std_logic;
    signal uForth_cpu1_s_stack_1: Std_logic;
    signal uForth_cpu1_un1_t_2_cry_1_0_S0: Std_logic;
    signal uForth_cpu1_un1_t_2_cry_1_0_S1: Std_logic;
    signal uForth_cpu1_un1_t_2_cry_2: Std_logic;
    signal uForth_a_4: Std_logic;
    signal uForth_cpu1_s_stack_4: Std_logic;
    signal uForth_cpu1_a_3: Std_logic;
    signal uForth_cpu1_s_stack_3: Std_logic;
    signal uForth_cpu1_un1_t_2_cry_3_0_S0: Std_logic;
    signal uForth_cpu1_un1_t_2_cry_3_0_S1: Std_logic;
    signal uForth_cpu1_un1_t_2_cry_4: Std_logic;
    signal uForth_cpu1_a_6: Std_logic;
    signal uForth_cpu1_s_stack_6: Std_logic;
    signal uForth_cpu1_a_5: Std_logic;
    signal uForth_cpu1_s_stack_5: Std_logic;
    signal uForth_cpu1_un1_t_2_cry_5_0_S0: Std_logic;
    signal uForth_cpu1_un1_t_2_cry_5_0_S1: Std_logic;
    signal uForth_cpu1_un1_t_2_cry_6: Std_logic;
    signal uForth_cpu1_a_8: Std_logic;
    signal uForth_cpu1_s_stack_8: Std_logic;
    signal uForth_cpu1_a_7: Std_logic;
    signal uForth_cpu1_s_stack_7: Std_logic;
    signal uForth_cpu1_un1_t_2_cry_7_0_S0: Std_logic;
    signal uForth_cpu1_un1_t_2_cry_7_0_S1: Std_logic;
    signal uForth_cpu1_un1_t_2_cry_8: Std_logic;
    signal uForth_cpu1_a_10: Std_logic;
    signal uForth_cpu1_s_stack_10: Std_logic;
    signal uForth_cpu1_a_9: Std_logic;
    signal uForth_cpu1_s_stack_9: Std_logic;
    signal uForth_cpu1_un1_t_2_cry_9_0_S0: Std_logic;
    signal uForth_cpu1_un1_t_2_cry_9_0_S1: Std_logic;
    signal uForth_cpu1_un1_t_2_cry_10: Std_logic;
    signal uForth_cpu1_a_12: Std_logic;
    signal uForth_cpu1_s_stack_12: Std_logic;
    signal uForth_cpu1_a_11: Std_logic;
    signal uForth_cpu1_s_stack_11: Std_logic;
    signal uForth_cpu1_un1_t_2_cry_11_0_S0: Std_logic;
    signal uForth_cpu1_un1_t_2_cry_11_0_S1: Std_logic;
    signal uForth_cpu1_un1_t_2_cry_12: Std_logic;
    signal uForth_cpu1_a_14: Std_logic;
    signal uForth_cpu1_s_stack_14: Std_logic;
    signal uForth_cpu1_a_13: Std_logic;
    signal uForth_cpu1_s_stack_13: Std_logic;
    signal uForth_cpu1_un1_t_2_cry_13_0_S0: Std_logic;
    signal uForth_cpu1_un1_t_2_cry_13_0_S1: Std_logic;
    signal uForth_cpu1_un1_t_2_cry_14: Std_logic;
    signal uForth_cpu1_a_16: Std_logic;
    signal uForth_cpu1_s_stack_16: Std_logic;
    signal uForth_cpu1_a_15: Std_logic;
    signal uForth_cpu1_s_stack_15: Std_logic;
    signal uForth_cpu1_un1_t_2_cry_15_0_S0: Std_logic;
    signal uForth_cpu1_un1_t_2_cry_15_0_S1: Std_logic;
    signal uForth_cpu1_un1_t_2_cry_16: Std_logic;
    signal uForth_cpu1_a_18: Std_logic;
    signal uForth_cpu1_s_stack_18: Std_logic;
    signal uForth_cpu1_a_17: Std_logic;
    signal uForth_cpu1_s_stack_17: Std_logic;
    signal uForth_cpu1_un1_t_2_cry_17_0_S0: Std_logic;
    signal uForth_cpu1_un1_t_2_cry_17_0_S1: Std_logic;
    signal uForth_cpu1_un1_t_2_cry_18: Std_logic;
    signal uForth_cpu1_a_20: Std_logic;
    signal uForth_cpu1_s_stack_20: Std_logic;
    signal uForth_cpu1_a_19: Std_logic;
    signal uForth_cpu1_s_stack_19: Std_logic;
    signal uForth_cpu1_un1_t_2_cry_19_0_S0: Std_logic;
    signal uForth_cpu1_un1_t_2_cry_19_0_S1: Std_logic;
    signal uForth_cpu1_un1_t_2_cry_20: Std_logic;
    signal uForth_cpu1_a_22: Std_logic;
    signal uForth_cpu1_s_stack_22: Std_logic;
    signal uForth_cpu1_a_21: Std_logic;
    signal uForth_cpu1_s_stack_21: Std_logic;
    signal uForth_cpu1_un1_t_2_cry_21_0_S0: Std_logic;
    signal uForth_cpu1_un1_t_2_cry_21_0_S1: Std_logic;
    signal uForth_cpu1_un1_t_2_cry_22: Std_logic;
    signal uForth_cpu1_a_24: Std_logic;
    signal uForth_cpu1_s_stack_24: Std_logic;
    signal uForth_cpu1_a_23: Std_logic;
    signal uForth_cpu1_s_stack_23: Std_logic;
    signal uForth_cpu1_un1_t_2_cry_23_0_S0: Std_logic;
    signal uForth_cpu1_un1_t_2_cry_23_0_S1: Std_logic;
    signal uForth_cpu1_un1_t_2_cry_24: Std_logic;
    signal uForth_cpu1_a_26: Std_logic;
    signal uForth_cpu1_s_stack_26: Std_logic;
    signal uForth_cpu1_a_25: Std_logic;
    signal uForth_cpu1_s_stack_25: Std_logic;
    signal uForth_cpu1_un1_t_2_cry_25_0_S0: Std_logic;
    signal uForth_cpu1_un1_t_2_cry_25_0_S1: Std_logic;
    signal uForth_cpu1_un1_t_2_cry_26: Std_logic;
    signal uForth_a_28: Std_logic;
    signal uForth_cpu1_s_stack_28: Std_logic;
    signal uForth_cpu1_a_27: Std_logic;
    signal uForth_cpu1_s_stack_27: Std_logic;
    signal uForth_cpu1_un1_t_2_cry_27_0_S0: Std_logic;
    signal uForth_cpu1_un1_t_2_cry_27_0_S1: Std_logic;
    signal uForth_cpu1_un1_t_2_cry_28: Std_logic;
    signal uForth_cpu1_a_30: Std_logic;
    signal uForth_cpu1_s_stack_30: Std_logic;
    signal uForth_cpu1_a_29: Std_logic;
    signal uForth_cpu1_s_stack_29: Std_logic;
    signal uForth_cpu1_un1_t_2_cry_29_0_S0: Std_logic;
    signal uForth_cpu1_un1_t_2_cry_29_0_S1: Std_logic;
    signal uForth_cpu1_un1_t_2_cry_30: Std_logic;
    signal uForth_cpu1_un1_a_in_0_sqmuxa_a1: Std_logic;
    signal uForth_cpu1_a_32: Std_logic;
    signal uForth_cpu1_un1_a_in_0_sqmuxa_2_0: Std_logic;
    signal uForth_a_31: Std_logic;
    signal uForth_cpu1_s_stack_31: Std_logic;
    signal uForth_cpu1_un1_t_2_cry_31_0_S0: Std_logic;
    signal uForth_cpu1_un1_t_2_cry_31_0_S1: Std_logic;
    signal uSeq_lCnt32_0: Std_logic;
    signal uSeq_lCnt32_s_0: Std_logic;
    signal uPll_PllLock: Std_logic;
    signal uSeq_lCnt32_cry_0: Std_logic;
    signal uSeq_lCnt32_2: Std_logic;
    signal uSeq_lCnt32_1: Std_logic;
    signal uSeq_lCnt32_s_2: Std_logic;
    signal uSeq_lCnt32_s_1: Std_logic;
    signal uSeq_lCnt32_cry_2: Std_logic;
    signal uSeq_lCnt32_4: Std_logic;
    signal uSeq_lCnt32_3: Std_logic;
    signal uSeq_lCnt32_s_4: Std_logic;
    signal uSeq_lCnt32_s_3: Std_logic;
    signal uSeq_lCnt32_cry_4: Std_logic;
    signal uSeq_lCnt32_6: Std_logic;
    signal uSeq_lCnt32_5: Std_logic;
    signal uSeq_lCnt32_s_6: Std_logic;
    signal uSeq_lCnt32_s_5: Std_logic;
    signal uSeq_lCnt32_cry_6: Std_logic;
    signal uSeq_lCnt32_8: Std_logic;
    signal uSeq_lCnt32_7: Std_logic;
    signal uSeq_lCnt32_s_8: Std_logic;
    signal uSeq_lCnt32_s_7: Std_logic;
    signal uSeq_lCnt32_cry_8: Std_logic;
    signal uSeq_lCnt32_10: Std_logic;
    signal uSeq_lCnt32_9: Std_logic;
    signal uSeq_lCnt32_s_10: Std_logic;
    signal uSeq_lCnt32_s_9: Std_logic;
    signal uSeq_lCnt32_cry_10: Std_logic;
    signal uSeq_lCnt32_12: Std_logic;
    signal uSeq_lCnt32_11: Std_logic;
    signal uSeq_lCnt32_s_12: Std_logic;
    signal uSeq_lCnt32_s_11: Std_logic;
    signal uSeq_lCnt32_cry_12: Std_logic;
    signal uSeq_lCnt32_14: Std_logic;
    signal uSeq_lCnt32_13: Std_logic;
    signal uSeq_lCnt32_s_14: Std_logic;
    signal uSeq_lCnt32_s_13: Std_logic;
    signal uSeq_lCnt32_cry_14: Std_logic;
    signal uSeq_lCnt32_16: Std_logic;
    signal uSeq_lCnt32_15: Std_logic;
    signal uSeq_lCnt32_s_16: Std_logic;
    signal uSeq_lCnt32_s_15: Std_logic;
    signal uSeq_lCnt32_cry_16: Std_logic;
    signal uSeq_lCnt32_18: Std_logic;
    signal uSeq_lCnt32_17: Std_logic;
    signal uSeq_lCnt32_s_18: Std_logic;
    signal uSeq_lCnt32_s_17: Std_logic;
    signal uSeq_lCnt32_cry_18: Std_logic;
    signal uSeq_lCnt32_20: Std_logic;
    signal uSeq_lCnt32_19: Std_logic;
    signal uSeq_lCnt32_s_20: Std_logic;
    signal uSeq_lCnt32_s_19: Std_logic;
    signal uSeq_lCnt32_cry_20: Std_logic;
    signal uSeq_lCnt32_22: Std_logic;
    signal uSeq_lCnt32_21: Std_logic;
    signal uSeq_lCnt32_s_22: Std_logic;
    signal uSeq_lCnt32_s_21: Std_logic;
    signal uSeq_lCnt32_cry_22: Std_logic;
    signal uSeq_lCnt32_24: Std_logic;
    signal PinLedXv_c: Std_logic;
    signal uSeq_lCnt32_s_24: Std_logic;
    signal uSeq_lCnt32_s_23: Std_logic;
    signal uSeq_lCnt32_cry_24: Std_logic;
    signal uSeq_lCnt32_26: Std_logic;
    signal uSeq_lCnt32_25: Std_logic;
    signal uSeq_lCnt32_s_26: Std_logic;
    signal uSeq_lCnt32_s_25: Std_logic;
    signal uSeq_lCnt32_cry_26: Std_logic;
    signal uSeq_lCnt32_28: Std_logic;
    signal uSeq_lCnt32_27: Std_logic;
    signal uSeq_lCnt32_s_28: Std_logic;
    signal uSeq_lCnt32_s_27: Std_logic;
    signal uSeq_lCnt32_cry_28: Std_logic;
    signal uSeq_lCnt32_30: Std_logic;
    signal uSeq_lCnt32_29: Std_logic;
    signal uSeq_lCnt32_s_30: Std_logic;
    signal uSeq_lCnt32_s_29: Std_logic;
    signal uSeq_lCnt32_cry_30: Std_logic;
    signal uSeq_lCnt32_31: Std_logic;
    signal uSeq_lCnt32_s_31: Std_logic;
    signal uSeq_Cnt16_0: Std_logic;
    signal uSeq_un9_cnt16_cry_0: Std_logic;
    signal uSeq_Cnt16_2: Std_logic;
    signal uSeq_Cnt16_1: Std_logic;
    signal uSeq_un9_cnt16_1: Std_logic;
    signal uSeq_un9_cnt16_2: Std_logic;
    signal uSeq_un9_cnt16_cry_2: Std_logic;
    signal uSeq_Cnt16_4: Std_logic;
    signal uSeq_Cnt16_3: Std_logic;
    signal uSeq_un9_cnt16_4: Std_logic;
    signal uSeq_un9_cnt16_3: Std_logic;
    signal uSeq_N_2_1: Std_logic;
    signal uSeq_un9_cnt16_cry_4: Std_logic;
    signal uSeq_Cnt16_6: Std_logic;
    signal uSeq_Cnt16_5: Std_logic;
    signal uSeq_un9_cnt16_6: Std_logic;
    signal uSeq_un9_cnt16_5: Std_logic;
    signal uSeq_un9_cnt16_cry_6: Std_logic;
    signal uSeq_Cnt16_7: Std_logic;
    signal uSeq_un9_cnt16_7: Std_logic;
    signal uFifoRxRaw_cnt_con: Std_logic;
    signal uFifoRxRaw_fcount_4: Std_logic;
    signal uFifoRxRaw_ifcount_4: Std_logic;
    signal uFifoRxRaw_fcnt_en: Std_logic;
    signal uFifoRxRaw_co1: Std_logic;
    signal uFifoRxRaw_bdcnt_bctr_ci: Std_logic;
    signal uFifoRxRaw_fcount_1: Std_logic;
    signal uFifoRxRaw_fcount_0: Std_logic;
    signal uFifoRxRaw_ifcount_1: Std_logic;
    signal uFifoRxRaw_ifcount_0: Std_logic;
    signal uFifoRxRaw_co0: Std_logic;
    signal uFifoRxRaw_fcount_3: Std_logic;
    signal uFifoRxRaw_fcount_2: Std_logic;
    signal uFifoRxRaw_ifcount_3: Std_logic;
    signal uFifoRxRaw_ifcount_2: Std_logic;
    signal uFifoRxRaw_cmp_ci: Std_logic;
    signal uFifoRxRaw_rden_i: Std_logic;
    signal uFifoRxRaw_co0_1: Std_logic;
    signal uFifoRxRaw_co1_1: Std_logic;
    signal uFifoRxRaw_cmp_le_1_c: Std_logic;
    signal uFifoRxRaw_cmp_le_1: Std_logic;
    signal uFifoRxRaw_cmp_ci_1: Std_logic;
    signal uFifoRxRaw_wren_i: Std_logic;
    signal uFifoRxRaw_co0_2: Std_logic;
    signal uFifoRxRaw_co1_2: Std_logic;
    signal uFifoRxRaw_cmp_ge_d1_c: Std_logic;
    signal uFifoRxRaw_cmp_ge_d1: Std_logic;
    signal uFifoRxRaw_w_ctr_ci: Std_logic;
    signal uFifoRxRaw_wcount_1: Std_logic;
    signal uFifoRxRaw_wcount_0: Std_logic;
    signal uFifoRxRaw_iwcount_1: Std_logic;
    signal uFifoRxRaw_iwcount_0: Std_logic;
    signal uFifoRxRaw_co0_3: Std_logic;
    signal uFifoRxRaw_wcount_3: Std_logic;
    signal uFifoRxRaw_wcount_2: Std_logic;
    signal uFifoRxRaw_iwcount_3: Std_logic;
    signal uFifoRxRaw_iwcount_2: Std_logic;
    signal uFifoRxRaw_r_ctr_ci: Std_logic;
    signal uFifoRxRaw_rcount_1: Std_logic;
    signal uFifoRxRaw_rcount_0: Std_logic;
    signal uFifoRxRaw_ircount_1: Std_logic;
    signal uFifoRxRaw_ircount_0: Std_logic;
    signal uFifoRxRaw_co0_4: Std_logic;
    signal uFifoRxRaw_rcount_3: Std_logic;
    signal uFifoRxRaw_rcount_2: Std_logic;
    signal uFifoRxRaw_ircount_3: Std_logic;
    signal uFifoRxRaw_ircount_2: Std_logic;
    signal VCnt_0: Std_logic;
    signal ReqNewRow: Std_logic;
    signal un1_VCnt_1_3: Std_logic;
    signal NewDviFrame: Std_logic;
    signal un1_VCnt_1_cry_0: Std_logic;
    signal VCnt_2: Std_logic;
    signal VCnt_1: Std_logic;
    signal un1_VCnt_1_5: Std_logic;
    signal un1_VCnt_1_4: Std_logic;
    signal un1_VCnt_1_cry_2: Std_logic;
    signal VCnt_4: Std_logic;
    signal VCnt_3: Std_logic;
    signal un1_VCnt_1_7: Std_logic;
    signal un1_VCnt_1_6: Std_logic;
    signal un1_VCnt_1_cry_4: Std_logic;
    signal VCnt_6: Std_logic;
    signal VCnt_5: Std_logic;
    signal un1_VCnt_1_9: Std_logic;
    signal un1_VCnt_1_8: Std_logic;
    signal un1_VCnt_1_cry_6: Std_logic;
    signal VCnt_8: Std_logic;
    signal VCnt_7: Std_logic;
    signal un1_VCnt_1_11: Std_logic;
    signal un1_VCnt_1_10: Std_logic;
    signal un1_VCnt_1_cry_8: Std_logic;
    signal VCnt_9: Std_logic;
    signal un1_VCnt_1_12: Std_logic;
    signal FCnt_0: Std_logic;
    signal un1_FCnt_1_cry_0_0_S1: Std_logic;
    signal uSeq_lSRst_iso: Std_logic;
    signal un1_FCnt_1_cry_0: Std_logic;
    signal FCnt_2: Std_logic;
    signal FCnt_1: Std_logic;
    signal un1_FCnt_1_cry_1_0_S1: Std_logic;
    signal un1_FCnt_1_cry_1_0_S0: Std_logic;
    signal un1_FCnt_1_cry_2: Std_logic;
    signal FCnt_4: Std_logic;
    signal FCnt_3: Std_logic;
    signal un1_FCnt_1_cry_3_0_S1: Std_logic;
    signal un1_FCnt_1_cry_3_0_S0: Std_logic;
    signal un1_FCnt_1_cry_4: Std_logic;
    signal FCnt_6: Std_logic;
    signal FCnt_5: Std_logic;
    signal un1_FCnt_1_cry_5_0_S1: Std_logic;
    signal un1_FCnt_1_cry_5_0_S0: Std_logic;
    signal un1_FCnt_1_cry_6: Std_logic;
    signal FCnt_8: Std_logic;
    signal FCnt_7: Std_logic;
    signal un1_FCnt_1_cry_7_0_S1: Std_logic;
    signal un1_FCnt_1_cry_7_0_S0: Std_logic;
    signal HCnt_0: Std_logic;
    signal DviFifoRd: Std_logic;
    signal un1_HCnt_5: Std_logic;
    signal un1_HCnt_cry_0: Std_logic;
    signal HCnt_2: Std_logic;
    signal HCnt_1: Std_logic;
    signal un1_HCnt_7: Std_logic;
    signal un1_HCnt_6: Std_logic;
    signal un1_HCnt_cry_2: Std_logic;
    signal HCnt_4: Std_logic;
    signal HCnt_3: Std_logic;
    signal un1_HCnt_9: Std_logic;
    signal un1_HCnt_8: Std_logic;
    signal un1_HCnt_cry_4: Std_logic;
    signal HCnt_6: Std_logic;
    signal HCnt_5: Std_logic;
    signal un1_HCnt_11: Std_logic;
    signal un1_HCnt_10: Std_logic;
    signal un1_HCnt_cry_6: Std_logic;
    signal HCnt_7: Std_logic;
    signal un1_HCnt_12: Std_logic;
    signal N_135: Std_logic;
    signal N_153: Std_logic;
    signal N_136: Std_logic;
    signal un1_DatB_3_0: Std_logic;
    signal DatR_0: Std_logic;
    signal un1_DatB_3_0_cry_0: Std_logic;
    signal N_151: Std_logic;
    signal N_152: Std_logic;
    signal un1_DatB_3_2: Std_logic;
    signal un1_DatB_3_1: Std_logic;
    signal DatR_1: Std_logic;
    signal DatR_2: Std_logic;
    signal un1_DatB_3_0_cry_2: Std_logic;
    signal N_137: Std_logic;
    signal N_149: Std_logic;
    signal N_150: Std_logic;
    signal un1_DatB_3_4: Std_logic;
    signal un1_DatB_3_3: Std_logic;
    signal DatR_3: Std_logic;
    signal DatR_4: Std_logic;
    signal un1_DatB_3_0_cry_4: Std_logic;
    signal un1_DatB_3_5_a0: Std_logic;
    signal un1_DatB_3_0_0_0: Std_logic;
    signal N_79: Std_logic;
    signal N_147: Std_logic;
    signal un1_DatB_3_1_0: Std_logic;
    signal un1_DatB_3_0_cry_5_RNO_0: Std_logic;
    signal un1_DatB_3_6: Std_logic;
    signal un1_DatB_3_5: Std_logic;
    signal DatR_5: Std_logic;
    signal DatR_6: Std_logic;
    signal un1_DatB_3_0_cry_6: Std_logic;
    signal un1_DatB_3_0_7_b: Std_logic;
    signal un1_DatB_3_7: Std_logic;
    signal DatR_7: Std_logic;
    signal DatB_pipe_15: Std_logic;
    signal DatB_pipe_7: Std_logic;
    signal un1_FCnt_2_0_cry_0: Std_logic;
    signal pGenMire_un29_vcntf: Std_logic;
    signal un1_FCnt_2_0: Std_logic;
    signal DatB_pipe_14: Std_logic;
    signal DatB_pipe_6: Std_logic;
    signal DatB_2: Std_logic;
    signal DatB_1: Std_logic;
    signal DviDat_1: Std_logic;
    signal DviDat_2: Std_logic;
    signal un1_FCnt_2_0_cry_2: Std_logic;
    signal un1_FCnt_2_4: Std_logic;
    signal un1_FCnt_2_8_0: Std_logic;
    signal un1_FCnt_2_9: Std_logic;
    signal un1_FCnt_2_4_0: Std_logic;
    signal un1_FCnt_2_1: Std_logic;
    signal un1_FCnt_2_3_0: Std_logic;
    signal DatB_4: Std_logic;
    signal DatB_3: Std_logic;
    signal DviDat_3: Std_logic;
    signal DviDat_4: Std_logic;
    signal un1_FCnt_2_0_cry_4: Std_logic;
    signal un1_FCnt_2_13_0: Std_logic;
    signal DatB_pipe_2: Std_logic;
    signal DatB_pipe_10: Std_logic;
    signal DatB_pipe_11: Std_logic;
    signal DatB_pipe_3: Std_logic;
    signal DatB_6: Std_logic;
    signal DatB_5: Std_logic;
    signal DviDat_5: Std_logic;
    signal DviDat_6: Std_logic;
    signal un1_FCnt_2_0_cry_6: Std_logic;
    signal un1_FCnt_2_7: Std_logic;
    signal un1_FCnt_2_18: Std_logic;
    signal un1_FCnt_2_17_0: Std_logic;
    signal DatB_7: Std_logic;
    signal DviDat_7: Std_logic;
    signal DatG_pipe_7: Std_logic;
    signal un1_DatB_2_0_0: Std_logic;
    signal DatG_pipe_15: Std_logic;
    signal DatG_0: Std_logic;
    signal DviDat_8: Std_logic;
    signal un1_DatB_2_0_cry_0: Std_logic;
    signal un1_DatB_2_4_0: Std_logic;
    signal un1_DatB_2_1: Std_logic;
    signal un1_DatB_2_3_0: Std_logic;
    signal un1_DatB_2_0: Std_logic;
    signal DatG_2: Std_logic;
    signal DatG_1: Std_logic;
    signal DviDat_9: Std_logic;
    signal DviDat_10: Std_logic;
    signal un1_DatB_2_0_cry_2: Std_logic;
    signal un1_DatB_2_11_0: Std_logic;
    signal DatG_pipe_4: Std_logic;
    signal DatG_pipe_12: Std_logic;
    signal un1_DatB_2_4: Std_logic;
    signal un1_DatB_2_8_0: Std_logic;
    signal un1_DatB_2_9: Std_logic;
    signal DatG_4: Std_logic;
    signal DatG_3: Std_logic;
    signal DviDat_11: Std_logic;
    signal DviDat_12: Std_logic;
    signal un1_DatB_2_0_cry_4: Std_logic;
    signal un1_DatB_2_21_0: Std_logic;
    signal un1_DatB_2_20_0: Std_logic;
    signal un1_DatB_2_10: Std_logic;
    signal un1_DatB_2_16_0: Std_logic;
    signal un1_DatB_2_15_0: Std_logic;
    signal un1_DatB_2_7: Std_logic;
    signal DatG_6: Std_logic;
    signal DatG_5: Std_logic;
    signal DviDat_13: Std_logic;
    signal DviDat_14: Std_logic;
    signal un1_cpu_data_o_3: Std_logic;
    signal un1_cpu_data_o_2: Std_logic;
    signal un1_cpu_data_o_1: Std_logic;
    signal un1_cpu_data_o_0: Std_logic;
    signal uMaster_uFifoRxRaw_fifo_pfu_0_1_WRE_INT: Std_logic;
    signal uMaster_uFifoRxRaw_fifo_pfu_0_1_WCK_INT: Std_logic;
    signal uMaster_uFifoRxRaw_fifo_pfu_0_1_WAD0_INT: Std_logic;
    signal uMaster_uFifoRxRaw_fifo_pfu_0_1_WAD1_INT: Std_logic;
    signal uMaster_uFifoRxRaw_fifo_pfu_0_1_WAD2_INT: Std_logic;
    signal uMaster_uFifoRxRaw_fifo_pfu_0_1_WAD3_INT: Std_logic;
    signal uMaster_uFifoRxRaw_fifo_pfu_0_1_WD0_INT: Std_logic;
    signal uMaster_uFifoRxRaw_fifo_pfu_0_1_WD1_INT: Std_logic;
    signal uMaster_uFifoRxRaw_fifo_pfu_0_1_WD2_INT: Std_logic;
    signal uMaster_uFifoRxRaw_fifo_pfu_0_1_WD3_INT: Std_logic;
    signal uMaster_uFifoRxRaw_rdataout1: Std_logic;
    signal uMaster_uFifoRxRaw_rdataout0: Std_logic;
    signal uMaster_DataFifo_0: Std_logic;
    signal uMaster_DataFifo_1: Std_logic;
    signal uMaster_uFifoRxRaw_rdataout3: Std_logic;
    signal uMaster_uFifoRxRaw_rdataout2: Std_logic;
    signal uMaster_DataFifo_2: Std_logic;
    signal uMaster_DataFifo_3: Std_logic;
    signal un1_cpu_data_o_7: Std_logic;
    signal un1_cpu_data_o_6: Std_logic;
    signal un1_cpu_data_o_5: Std_logic;
    signal un1_cpu_data_o_4: Std_logic;
    signal uMaster_uFifoRxRaw_fifo_pfu_0_0_WRE_INT: Std_logic;
    signal uMaster_uFifoRxRaw_fifo_pfu_0_0_WCK_INT: Std_logic;
    signal uMaster_uFifoRxRaw_fifo_pfu_0_0_WAD0_INT: Std_logic;
    signal uMaster_uFifoRxRaw_fifo_pfu_0_0_WAD1_INT: Std_logic;
    signal uMaster_uFifoRxRaw_fifo_pfu_0_0_WAD2_INT: Std_logic;
    signal uMaster_uFifoRxRaw_fifo_pfu_0_0_WAD3_INT: Std_logic;
    signal uMaster_uFifoRxRaw_fifo_pfu_0_0_WD0_INT: Std_logic;
    signal uMaster_uFifoRxRaw_fifo_pfu_0_0_WD1_INT: Std_logic;
    signal uMaster_uFifoRxRaw_fifo_pfu_0_0_WD2_INT: Std_logic;
    signal uMaster_uFifoRxRaw_fifo_pfu_0_0_WD3_INT: Std_logic;
    signal uMaster_uFifoRxRaw_rdataout5: Std_logic;
    signal uMaster_uFifoRxRaw_rdataout4: Std_logic;
    signal uMaster_DataFifo_4: Std_logic;
    signal uMaster_DataFifo_5: Std_logic;
    signal uMaster_uFifoRxRaw_rdataout7: Std_logic;
    signal uMaster_uFifoRxRaw_rdataout6: Std_logic;
    signal uMaster_DataFifo_6: Std_logic;
    signal uMaster_DataFifo_7: Std_logic;
    signal uForth_cpu1_rp1_0: Std_logic;
    signal uForth_cpu1_r_stack_and_0: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_WRE_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_WCK_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_WAD0_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_WAD1_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_WAD2_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_WAD3_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_WD0_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_WD1_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_WD2_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_WD3_INT: Std_logic;
    signal uForth_cpu1_r_stack_ram: Std_logic;
    signal uForth_cpu1_r_stack_ram_0: Std_logic;
    signal uForth_cpu1_r_stack_ram_1: Std_logic;
    signal uForth_cpu1_r_stack_ram_2: Std_logic;
    signal uForth_cpu1_t_32: Std_logic;
    signal uForth_cpu1_sp1_0: Std_logic;
    signal uForth_cpu1_s_stack_and_2: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_16_WRE_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_16_WCK_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_16_WAD0_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_16_WAD1_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_16_WAD2_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_16_WAD3_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_16_WD0_INT: Std_logic;
    signal uForth_cpu1_s_stack_ram_64: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_15_WRE_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_15_WCK_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_15_WAD0_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_15_WAD1_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_15_WAD2_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_15_WAD3_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_15_WD0_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_15_WD1_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_15_WD2_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_15_WD3_INT: Std_logic;
    signal uForth_cpu1_s_stack_ram_60: Std_logic;
    signal uForth_cpu1_s_stack_ram_61: Std_logic;
    signal uForth_cpu1_s_stack_ram_62: Std_logic;
    signal uForth_cpu1_s_stack_ram_63: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_14_WRE_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_14_WCK_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_14_WAD0_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_14_WAD1_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_14_WAD2_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_14_WAD3_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_14_WD0_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_14_WD1_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_14_WD2_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_14_WD3_INT: Std_logic;
    signal uForth_cpu1_s_stack_ram_56: Std_logic;
    signal uForth_cpu1_s_stack_ram_57: Std_logic;
    signal uForth_cpu1_s_stack_ram_58: Std_logic;
    signal uForth_cpu1_s_stack_ram_59: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_13_WRE_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_13_WCK_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_13_WAD0_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_13_WAD1_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_13_WAD2_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_13_WAD3_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_13_WD0_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_13_WD1_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_13_WD2_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_13_WD3_INT: Std_logic;
    signal uForth_cpu1_s_stack_ram_52: Std_logic;
    signal uForth_cpu1_s_stack_ram_53: Std_logic;
    signal uForth_cpu1_s_stack_ram_54: Std_logic;
    signal uForth_cpu1_s_stack_ram_55: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_12_WRE_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_12_WCK_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_12_WAD0_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_12_WAD1_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_12_WAD2_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_12_WAD3_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_12_WD0_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_12_WD1_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_12_WD2_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_12_WD3_INT: Std_logic;
    signal uForth_cpu1_s_stack_ram_48: Std_logic;
    signal uForth_cpu1_s_stack_ram_49: Std_logic;
    signal uForth_cpu1_s_stack_ram_50: Std_logic;
    signal uForth_cpu1_s_stack_ram_51: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_11_WRE_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_11_WCK_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_11_WAD0_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_11_WAD1_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_11_WAD2_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_11_WAD3_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_11_WD0_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_11_WD1_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_11_WD2_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_11_WD3_INT: Std_logic;
    signal uForth_cpu1_s_stack_ram_44: Std_logic;
    signal uForth_cpu1_s_stack_ram_45: Std_logic;
    signal uForth_cpu1_s_stack_ram_46: Std_logic;
    signal uForth_cpu1_s_stack_ram_47: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_10_WRE_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_10_WCK_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_10_WAD0_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_10_WAD1_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_10_WAD2_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_10_WAD3_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_10_WD0_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_10_WD1_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_10_WD2_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_10_WD3_INT: Std_logic;
    signal uForth_cpu1_s_stack_ram_40: Std_logic;
    signal uForth_cpu1_s_stack_ram_41: Std_logic;
    signal uForth_cpu1_s_stack_ram_42: Std_logic;
    signal uForth_cpu1_s_stack_ram_43: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_9_WRE_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_9_WCK_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_9_WAD0_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_9_WAD1_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_9_WAD2_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_9_WAD3_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_9_WD0_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_9_WD1_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_9_WD2_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_9_WD3_INT: Std_logic;
    signal uForth_cpu1_s_stack_ram_36: Std_logic;
    signal uForth_cpu1_s_stack_ram_37: Std_logic;
    signal uForth_cpu1_s_stack_ram_38: Std_logic;
    signal uForth_cpu1_s_stack_ram_39: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_8_WRE_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_8_WCK_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_8_WAD0_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_8_WAD1_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_8_WAD2_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_8_WAD3_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_8_WD0_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_8_WD1_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_8_WD2_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_8_WD3_INT: Std_logic;
    signal uForth_cpu1_s_stack_ram_32: Std_logic;
    signal uForth_cpu1_s_stack_ram_33: Std_logic;
    signal uForth_cpu1_s_stack_ram_34: Std_logic;
    signal uForth_cpu1_s_stack_ram_35: Std_logic;
    signal uForth_cpu1_s_stack_and_0: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_7_WRE_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_7_WCK_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_7_WAD0_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_7_WAD1_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_7_WAD2_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_7_WAD3_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_7_WD0_INT: Std_logic;
    signal uForth_cpu1_s_stack_ram_31: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_6_WRE_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_6_WCK_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_6_WAD0_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_6_WAD1_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_6_WAD2_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_6_WAD3_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_6_WD0_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_6_WD1_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_6_WD2_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_6_WD3_INT: Std_logic;
    signal uForth_cpu1_s_stack_ram_27: Std_logic;
    signal uForth_cpu1_s_stack_ram_28: Std_logic;
    signal uForth_cpu1_s_stack_ram_29: Std_logic;
    signal uForth_cpu1_s_stack_ram_30: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_5_WRE_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_5_WCK_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_5_WAD0_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_5_WAD1_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_5_WAD2_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_5_WAD3_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_5_WD0_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_5_WD1_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_5_WD2_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_5_WD3_INT: Std_logic;
    signal uForth_cpu1_s_stack_ram_23: Std_logic;
    signal uForth_cpu1_s_stack_ram_24: Std_logic;
    signal uForth_cpu1_s_stack_ram_25: Std_logic;
    signal uForth_cpu1_s_stack_ram_26: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_4_WRE_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_4_WCK_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_4_WAD0_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_4_WAD1_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_4_WAD2_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_4_WAD3_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_4_WD0_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_4_WD1_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_4_WD2_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_4_WD3_INT: Std_logic;
    signal uForth_cpu1_s_stack_ram_19: Std_logic;
    signal uForth_cpu1_s_stack_ram_20: Std_logic;
    signal uForth_cpu1_s_stack_ram_21: Std_logic;
    signal uForth_cpu1_s_stack_ram_22: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_3_WRE_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_3_WCK_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_3_WAD0_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_3_WAD1_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_3_WAD2_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_3_WAD3_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_3_WD0_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_3_WD1_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_3_WD2_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_3_WD3_INT: Std_logic;
    signal uForth_cpu1_s_stack_ram_15: Std_logic;
    signal uForth_cpu1_s_stack_ram_16: Std_logic;
    signal uForth_cpu1_s_stack_ram_17: Std_logic;
    signal uForth_cpu1_s_stack_ram_18: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_2_WRE_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_2_WCK_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_2_WAD0_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_2_WAD1_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_2_WAD2_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_2_WAD3_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_2_WD0_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_2_WD1_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_2_WD2_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_2_WD3_INT: Std_logic;
    signal uForth_cpu1_s_stack_ram_11: Std_logic;
    signal uForth_cpu1_s_stack_ram_12: Std_logic;
    signal uForth_cpu1_s_stack_ram_13: Std_logic;
    signal uForth_cpu1_s_stack_ram_14: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_1_WRE_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_1_WCK_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_1_WAD0_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_1_WAD1_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_1_WAD2_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_1_WAD3_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_1_WD0_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_1_WD1_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_1_WD2_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_1_WD3_INT: Std_logic;
    signal uForth_cpu1_s_stack_ram_7: Std_logic;
    signal uForth_cpu1_s_stack_ram_8: Std_logic;
    signal uForth_cpu1_s_stack_ram_9: Std_logic;
    signal uForth_cpu1_s_stack_ram_10: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_0_WRE_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_0_WCK_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_0_WAD0_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_0_WAD1_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_0_WAD2_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_0_WAD3_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_0_WD0_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_0_WD1_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_0_WD2_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_0_WD3_INT: Std_logic;
    signal uForth_cpu1_s_stack_ram_3: Std_logic;
    signal uForth_cpu1_s_stack_ram_4: Std_logic;
    signal uForth_cpu1_s_stack_ram_5: Std_logic;
    signal uForth_cpu1_s_stack_ram_6: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_WRE_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_WCK_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_WAD0_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_WAD1_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_WAD2_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_WAD3_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_WD0_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_WD1_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_WD2_INT: Std_logic;
    signal uForth_cpu1_sync_s_stack_ram_WD3_INT: Std_logic;
    signal uForth_cpu1_s_stack_ram: Std_logic;
    signal uForth_cpu1_s_stack_ram_0: Std_logic;
    signal uForth_cpu1_s_stack_ram_1: Std_logic;
    signal uForth_cpu1_s_stack_ram_2: Std_logic;
    signal uForth_cpu1_r_stack_and_2: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_16_WRE_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_16_WCK_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_16_WAD0_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_16_WAD1_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_16_WAD2_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_16_WAD3_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_16_WD0_INT: Std_logic;
    signal uForth_cpu1_r_stack_ram_64: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_15_WRE_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_15_WCK_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_15_WAD0_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_15_WAD1_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_15_WAD2_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_15_WAD3_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_15_WD0_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_15_WD1_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_15_WD2_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_15_WD3_INT: Std_logic;
    signal uForth_cpu1_r_stack_ram_60: Std_logic;
    signal uForth_cpu1_r_stack_ram_61: Std_logic;
    signal uForth_cpu1_r_stack_ram_62: Std_logic;
    signal uForth_cpu1_r_stack_ram_63: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_14_WRE_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_14_WCK_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_14_WAD0_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_14_WAD1_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_14_WAD2_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_14_WAD3_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_14_WD0_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_14_WD1_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_14_WD2_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_14_WD3_INT: Std_logic;
    signal uForth_cpu1_r_stack_ram_56: Std_logic;
    signal uForth_cpu1_r_stack_ram_57: Std_logic;
    signal uForth_cpu1_r_stack_ram_58: Std_logic;
    signal uForth_cpu1_r_stack_ram_59: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_13_WRE_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_13_WCK_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_13_WAD0_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_13_WAD1_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_13_WAD2_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_13_WAD3_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_13_WD0_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_13_WD1_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_13_WD2_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_13_WD3_INT: Std_logic;
    signal uForth_cpu1_r_stack_ram_52: Std_logic;
    signal uForth_cpu1_r_stack_ram_53: Std_logic;
    signal uForth_cpu1_r_stack_ram_54: Std_logic;
    signal uForth_cpu1_r_stack_ram_55: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_12_WRE_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_12_WCK_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_12_WAD0_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_12_WAD1_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_12_WAD2_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_12_WAD3_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_12_WD0_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_12_WD1_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_12_WD2_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_12_WD3_INT: Std_logic;
    signal uForth_cpu1_r_stack_ram_48: Std_logic;
    signal uForth_cpu1_r_stack_ram_49: Std_logic;
    signal uForth_cpu1_r_stack_ram_50: Std_logic;
    signal uForth_cpu1_r_stack_ram_51: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_11_WRE_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_11_WCK_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_11_WAD0_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_11_WAD1_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_11_WAD2_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_11_WAD3_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_11_WD0_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_11_WD1_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_11_WD2_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_11_WD3_INT: Std_logic;
    signal uForth_cpu1_r_stack_ram_44: Std_logic;
    signal uForth_cpu1_r_stack_ram_45: Std_logic;
    signal uForth_cpu1_r_stack_ram_46: Std_logic;
    signal uForth_cpu1_r_stack_ram_47: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_10_WRE_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_10_WCK_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_10_WAD0_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_10_WAD1_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_10_WAD2_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_10_WAD3_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_10_WD0_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_10_WD1_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_10_WD2_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_10_WD3_INT: Std_logic;
    signal uForth_cpu1_r_stack_ram_40: Std_logic;
    signal uForth_cpu1_r_stack_ram_41: Std_logic;
    signal uForth_cpu1_r_stack_ram_42: Std_logic;
    signal uForth_cpu1_r_stack_ram_43: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_9_WRE_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_9_WCK_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_9_WAD0_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_9_WAD1_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_9_WAD2_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_9_WAD3_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_9_WD0_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_9_WD1_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_9_WD2_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_9_WD3_INT: Std_logic;
    signal uForth_cpu1_r_stack_ram_36: Std_logic;
    signal uForth_cpu1_r_stack_ram_37: Std_logic;
    signal uForth_cpu1_r_stack_ram_38: Std_logic;
    signal uForth_cpu1_r_stack_ram_39: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_8_WRE_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_8_WCK_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_8_WAD0_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_8_WAD1_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_8_WAD2_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_8_WAD3_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_8_WD0_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_8_WD1_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_8_WD2_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_8_WD3_INT: Std_logic;
    signal uForth_cpu1_r_stack_ram_32: Std_logic;
    signal uForth_cpu1_r_stack_ram_33: Std_logic;
    signal uForth_cpu1_r_stack_ram_34: Std_logic;
    signal uForth_cpu1_r_stack_ram_35: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_7_WRE_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_7_WCK_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_7_WAD0_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_7_WAD1_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_7_WAD2_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_7_WAD3_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_7_WD0_INT: Std_logic;
    signal uForth_cpu1_r_stack_ram_31: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_6_WRE_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_6_WCK_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_6_WAD0_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_6_WAD1_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_6_WAD2_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_6_WAD3_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_6_WD0_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_6_WD1_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_6_WD2_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_6_WD3_INT: Std_logic;
    signal uForth_cpu1_r_stack_ram_27: Std_logic;
    signal uForth_cpu1_r_stack_ram_28: Std_logic;
    signal uForth_cpu1_r_stack_ram_29: Std_logic;
    signal uForth_cpu1_r_stack_ram_30: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_5_WRE_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_5_WCK_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_5_WAD0_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_5_WAD1_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_5_WAD2_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_5_WAD3_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_5_WD0_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_5_WD1_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_5_WD2_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_5_WD3_INT: Std_logic;
    signal uForth_cpu1_r_stack_ram_23: Std_logic;
    signal uForth_cpu1_r_stack_ram_24: Std_logic;
    signal uForth_cpu1_r_stack_ram_25: Std_logic;
    signal uForth_cpu1_r_stack_ram_26: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_4_WRE_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_4_WCK_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_4_WAD0_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_4_WAD1_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_4_WAD2_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_4_WAD3_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_4_WD0_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_4_WD1_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_4_WD2_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_4_WD3_INT: Std_logic;
    signal uForth_cpu1_r_stack_ram_19: Std_logic;
    signal uForth_cpu1_r_stack_ram_20: Std_logic;
    signal uForth_cpu1_r_stack_ram_21: Std_logic;
    signal uForth_cpu1_r_stack_ram_22: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_3_WRE_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_3_WCK_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_3_WAD0_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_3_WAD1_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_3_WAD2_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_3_WAD3_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_3_WD0_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_3_WD1_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_3_WD2_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_3_WD3_INT: Std_logic;
    signal uForth_cpu1_r_stack_ram_15: Std_logic;
    signal uForth_cpu1_r_stack_ram_16: Std_logic;
    signal uForth_cpu1_r_stack_ram_17: Std_logic;
    signal uForth_cpu1_r_stack_ram_18: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_2_WRE_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_2_WCK_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_2_WAD0_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_2_WAD1_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_2_WAD2_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_2_WAD3_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_2_WD0_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_2_WD1_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_2_WD2_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_2_WD3_INT: Std_logic;
    signal uForth_cpu1_r_stack_ram_11: Std_logic;
    signal uForth_cpu1_r_stack_ram_12: Std_logic;
    signal uForth_cpu1_r_stack_ram_13: Std_logic;
    signal uForth_cpu1_r_stack_ram_14: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_1_WRE_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_1_WCK_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_1_WAD0_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_1_WAD1_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_1_WAD2_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_1_WAD3_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_1_WD0_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_1_WD1_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_1_WD2_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_1_WD3_INT: Std_logic;
    signal uForth_cpu1_r_stack_ram_7: Std_logic;
    signal uForth_cpu1_r_stack_ram_8: Std_logic;
    signal uForth_cpu1_r_stack_ram_9: Std_logic;
    signal uForth_cpu1_r_stack_ram_10: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_0_WRE_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_0_WCK_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_0_WAD0_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_0_WAD1_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_0_WAD2_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_0_WAD3_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_0_WD0_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_0_WD1_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_0_WD2_INT: Std_logic;
    signal uForth_cpu1_sync_r_stack_ram_0_WD3_INT: Std_logic;
    signal uForth_cpu1_r_stack_ram_3: Std_logic;
    signal uForth_cpu1_r_stack_ram_4: Std_logic;
    signal uForth_cpu1_r_stack_ram_5: Std_logic;
    signal uForth_cpu1_r_stack_ram_6: Std_logic;
    signal DataR_3: Std_logic;
    signal DataR_2: Std_logic;
    signal DataR_1: Std_logic;
    signal DataR_0: Std_logic;
    signal uFifoRxRaw_fifo_pfu_0_1_WRE_INT: Std_logic;
    signal uFifoRxRaw_fifo_pfu_0_1_WCK_INT: Std_logic;
    signal uFifoRxRaw_fifo_pfu_0_1_WAD0_INT: Std_logic;
    signal uFifoRxRaw_fifo_pfu_0_1_WAD1_INT: Std_logic;
    signal uFifoRxRaw_fifo_pfu_0_1_WAD2_INT: Std_logic;
    signal uFifoRxRaw_fifo_pfu_0_1_WAD3_INT: Std_logic;
    signal uFifoRxRaw_fifo_pfu_0_1_WD0_INT: Std_logic;
    signal uFifoRxRaw_fifo_pfu_0_1_WD1_INT: Std_logic;
    signal uFifoRxRaw_fifo_pfu_0_1_WD2_INT: Std_logic;
    signal uFifoRxRaw_fifo_pfu_0_1_WD3_INT: Std_logic;
    signal uFifoRxRaw_rdataout1: Std_logic;
    signal uFifoRxRaw_rdataout0: Std_logic;
    signal I2cDataR_0: Std_logic;
    signal I2cDataR_1: Std_logic;
    signal uFifoRxRaw_rdataout3: Std_logic;
    signal uFifoRxRaw_rdataout2: Std_logic;
    signal I2cDataR_2: Std_logic;
    signal I2cDataR_3: Std_logic;
    signal DataR_7: Std_logic;
    signal DataR_6: Std_logic;
    signal DataR_5: Std_logic;
    signal DataR_4: Std_logic;
    signal uFifoRxRaw_fifo_pfu_0_0_WRE_INT: Std_logic;
    signal uFifoRxRaw_fifo_pfu_0_0_WCK_INT: Std_logic;
    signal uFifoRxRaw_fifo_pfu_0_0_WAD0_INT: Std_logic;
    signal uFifoRxRaw_fifo_pfu_0_0_WAD1_INT: Std_logic;
    signal uFifoRxRaw_fifo_pfu_0_0_WAD2_INT: Std_logic;
    signal uFifoRxRaw_fifo_pfu_0_0_WAD3_INT: Std_logic;
    signal uFifoRxRaw_fifo_pfu_0_0_WD0_INT: Std_logic;
    signal uFifoRxRaw_fifo_pfu_0_0_WD1_INT: Std_logic;
    signal uFifoRxRaw_fifo_pfu_0_0_WD2_INT: Std_logic;
    signal uFifoRxRaw_fifo_pfu_0_0_WD3_INT: Std_logic;
    signal uFifoRxRaw_rdataout5: Std_logic;
    signal uFifoRxRaw_rdataout4: Std_logic;
    signal I2cDataR_4: Std_logic;
    signal I2cDataR_5: Std_logic;
    signal uFifoRxRaw_rdataout7: Std_logic;
    signal uFifoRxRaw_rdataout6: Std_logic;
    signal I2cDataR_6: Std_logic;
    signal I2cDataR_7: Std_logic;
    signal uSeq_un4_cnt16_3: Std_logic;
    signal uSeq_un4_cnt16_4: Std_logic;
    signal uSeq_un4_cnt16: Std_logic;
    signal Ce16: Std_logic;
    signal HCnt_i_7: Std_logic;
    signal DatB_pipe: Std_logic;
    signal HCnt_i_5: Std_logic;
    signal HCnt_i_6: Std_logic;
    signal DatB_pipe_1: Std_logic;
    signal HCnt_i_3: Std_logic;
    signal HCnt_i_4: Std_logic;
    signal DatB_pipe_4: Std_logic;
    signal HCnt_i_1: Std_logic;
    signal HCnt_i_2: Std_logic;
    signal DatB_pipe_5: Std_logic;
    signal N_138_i: Std_logic;
    signal HCnt_i_0: Std_logic;
    signal DatB_pipe_8: Std_logic;
    signal N_140_i: Std_logic;
    signal N_139_i: Std_logic;
    signal DatB_pipe_9: Std_logic;
    signal N_142_i: Std_logic;
    signal N_141_i: Std_logic;
    signal DatB_pipe_12: Std_logic;
    signal N_144_i: Std_logic;
    signal N_143_i: Std_logic;
    signal DatB_pipe_13: Std_logic;
    signal N_145_i: Std_logic;
    signal DatG_pipe_1: Std_logic;
    signal DatG_pipe_2: Std_logic;
    signal DatG_pipe_3: Std_logic;
    signal DatG_pipe_5: Std_logic;
    signal DatG_pipe_6: Std_logic;
    signal FCnt_i_6: Std_logic;
    signal FCnt_i_7: Std_logic;
    signal DatG_pipe_8: Std_logic;
    signal DatG_pipe_9: Std_logic;
    signal FCnt_i_4: Std_logic;
    signal FCnt_i_5: Std_logic;
    signal DatG_pipe_10: Std_logic;
    signal DatG_pipe_11: Std_logic;
    signal FCnt_i_2: Std_logic;
    signal FCnt_i_3: Std_logic;
    signal DatG_pipe_13: Std_logic;
    signal FCnt_i_0: Std_logic;
    signal FCnt_i_1: Std_logic;
    signal DatG_pipe_14: Std_logic;
    signal uMaster_uDevice_DatSrR_1: Std_logic;
    signal uMaster_uDevice_DatSrR_0: Std_logic;
    signal uMaster_uDevice_un178_state: Std_logic;
    signal uMaster_uDevice_DatSrR_3: Std_logic;
    signal uMaster_uDevice_DatSrR_2: Std_logic;
    signal uMaster_uDevice_DatSrR_5: Std_logic;
    signal uMaster_uDevice_DatSrR_4: Std_logic;
    signal uMaster_uDevice_DatSrR_7: Std_logic;
    signal uMaster_uDevice_DatSrR_6: Std_logic;
    signal DatB_0: Std_logic;
    signal DviDat_0: Std_logic;
    signal DviDat_16: Std_logic;
    signal DviDat_17: Std_logic;
    signal DviDat_18: Std_logic;
    signal DviDat_19: Std_logic;
    signal DviDat_20: Std_logic;
    signal DviDat_21: Std_logic;
    signal DviDat_22: Std_logic;
    signal DviDat_23: Std_logic;
    signal uDvi_U_gen_tim_bound_sr_1: Std_logic;
    signal uMaster_State_0: Std_logic;
    signal uMaster_I2cTrgDone: Std_logic;
    signal uMaster_State_3: Std_logic;
    signal uMaster_N_172: Std_logic;
    signal Full: Std_logic;
    signal Empty: Std_logic;
    signal uFifoRxRaw_empty_d: Std_logic;
    signal uMaster_State_2: Std_logic;
    signal uMaster_N_482: Std_logic;
    signal uMaster_State_1: Std_logic;
    signal uMaster_N_197: Std_logic;
    signal uMaster_N_490_i: Std_logic;
    signal uMaster_un4_stated_2_i_0: Std_logic;
    signal I2cBusy: Std_logic;
    signal uSeq_un14_lcnt32_0_a5_0_a2_0: Std_logic;
    signal uSeq_un14_lcnt32_2: Std_logic;
    signal uSeq_un14_lcnt32_1: Std_logic;
    signal InitDone: Std_logic;
    signal uSeq_un14_lcnt32: Std_logic;
    signal uSeq_N_14982_0: Std_logic;
    signal uForth_cpu_m_write: Std_logic;
    signal uForth_un1_cpu_data_o_m1_1: Std_logic;
    signal uForth_PeekDat_0: Std_logic;
    signal uForth_un1_cpu_data_o_m0s2: Std_logic;
    signal uForth_un1_cpu_data_o_d_0: Std_logic;
    signal pSetReg_un2_ppwe_i_i_a2: Std_logic;
    signal MiscReg1_0: Std_logic;
    signal MiscReg1_1: Std_logic;
    signal uForth_PeekDat_0_iv_3: Std_logic;
    signal uForth_un1_cpu_data_o_d_3: Std_logic;
    signal uForth_PeekDat_0_iv_2: Std_logic;
    signal uForth_un1_cpu_data_o_d_2: Std_logic;
    signal MiscReg1_2: Std_logic;
    signal MiscReg1_3: Std_logic;
    signal uForth_un1_cpu_data_o_m1_5: Std_logic;
    signal uForth_PeekDat_0_iv_4: Std_logic;
    signal uForth_un1_cpu_data_o_d_4: Std_logic;
    signal MiscReg1_4: Std_logic;
    signal MiscReg1_5: Std_logic;
    signal uForth_un1_cpu_data_o_d_7: Std_logic;
    signal uForth_PeekDat_0_iv_7: Std_logic;
    signal uForth_un1_cpu_data_o_m1_6: Std_logic;
    signal MiscReg1_6: Std_logic;
    signal MiscReg1_7: Std_logic;
    signal uForth_un1_cpu_data_o_sm0: Std_logic;
    signal uForth_un1_cpu_data_o_m1_10: Std_logic;
    signal uForth_N_375: Std_logic;
    signal uForth_un1_cpu_data_o_m0_0_0_1_10: Std_logic;
    signal uForth_un1_cpu_data_o_m0_8: Std_logic;
    signal uForth_un1_cpu_data_o_m1_8: Std_logic;
    signal uForth_un1_cpu_data_o_m2_10: Std_logic;
    signal uForth_un1_cpu_data_o_m2_8: Std_logic;
    signal MiscReg1_8: Std_logic;
    signal MiscReg1_10: Std_logic;
    signal uForth_memory_data_o_9: Std_logic;
    signal uForth_un1_system_data_o_2_sn: Std_logic;
    signal uForth_N_492: Std_logic;
    signal uForth_un1_cpu_data_o_m0_i_0_1_9: Std_logic;
    signal uForth_un15_ppwe: Std_logic;
    signal uForth_un1_cpu_data_o_m2_9: Std_logic;
    signal MiscReg1_9: Std_logic;
    signal uForth_memory_data_o_11: Std_logic;
    signal uForth_N_495: Std_logic;
    signal uForth_un1_cpu_data_o_m0_i_0_1_11: Std_logic;
    signal uForth_un1_cpu_data_o_m2_11: Std_logic;
    signal MiscReg1_11: Std_logic;
    signal uForth_memory_data_o_12: Std_logic;
    signal uForth_un1_cpu_data_o_ss0: Std_logic;
    signal uForth_un8_ppwe: Std_logic;
    signal MiscReg2_12: Std_logic;
    signal uForth_un1_cpu_data_o_m0_0_0_0_12: Std_logic;
    signal uForth_un1_cpu_data_o_m2_12: Std_logic;
    signal MiscReg1_12: Std_logic;
    signal uForth_memory_data_o_13: Std_logic;
    signal uForth_N_444: Std_logic;
    signal uForth_N_429: Std_logic;
    signal uForth_N_430: Std_logic;
    signal uForth_un1_cpu_data_o_m2_13: Std_logic;
    signal MiscReg1_13: Std_logic;
    signal uForth_memory_data_o_14: Std_logic;
    signal MiscReg2_14: Std_logic;
    signal N_80: Std_logic;
    signal uForth_un1_cpu_data_o_m0_i_0_0_14: Std_logic;
    signal uForth_un1_cpu_data_o_m2_14: Std_logic;
    signal MiscReg1_14: Std_logic;
    signal uForth_memory_data_o_15: Std_logic;
    signal uForth_un1_cpu_data_o_m0_i_0_0_15: Std_logic;
    signal MiscReg2_15: Std_logic;
    signal uForth_un1_cpu_data_o_m2_15: Std_logic;
    signal MiscReg1_15: Std_logic;
    signal uForth_un1_cpu_data_o_m0_i_0_1_17: Std_logic;
    signal uForth_un1_cpu_data_o_m1_17: Std_logic;
    signal uForth_un1_cpu_data_o_m1_16: Std_logic;
    signal uForth_un1_cpu_data_o_m0_0_0_0_16: Std_logic;
    signal uForth_N_427: Std_logic;
    signal uForth_un1_cpu_data_o_m2_17: Std_logic;
    signal uForth_un1_cpu_data_o_m2_16: Std_logic;
    signal MiscReg1_16: Std_logic;
    signal MiscReg1_17: Std_logic;
    signal uForth_un1_cpu_data_o_m1_19: Std_logic;
    signal uForth_un1_m2_0_a2_3_1: Std_logic;
    signal uForth_un1_m2_0_a2_13_1: Std_logic;
    signal uForth_un1_cpu_data_o_m1_18: Std_logic;
    signal uForth_un1_cpu_data_o_m2_19: Std_logic;
    signal uForth_un1_N_5_i: Std_logic;
    signal MiscReg1_18: Std_logic;
    signal MiscReg1_19: Std_logic;
    signal MiscReg2_20: Std_logic;
    signal N_579: Std_logic;
    signal uForth_pSetReg_un8_ppwe_0_a2_1: Std_logic;
    signal uForth_N_22_mux: Std_logic;
    signal uForth_un1_cpu_data_o_m2_20: Std_logic;
    signal G_0_sn: Std_logic;
    signal MiscReg1_20: Std_logic;
    signal uForth_un1_m2_0_a2_5_1: Std_logic;
    signal uForth_un1_cpu_data_o_m1_22: Std_logic;
    signal uForth_uForthMem_RNI685N_0: Std_logic;
    signal MiscReg1_RNI4U7JK_21: Std_logic;
    signal uForth_un1_cpu_data_o_m2_22: Std_logic;
    signal uForth_un1_cpu_data_o_m2_21: Std_logic;
    signal MiscReg1_21: Std_logic;
    signal MiscReg1_22: Std_logic;
    signal uForth_memory_data_o_23: Std_logic;
    signal MiscReg2_23: Std_logic;
    signal uForth_un1_cpu_data_o_m0_i_0_0_23: Std_logic;
    signal uForth_un1_cpu_data_o_m2_23: Std_logic;
    signal MiscReg1_23: Std_logic;
    signal uForth_memory_data_o_24: Std_logic;
    signal MiscReg1_24: Std_logic;
    signal uForth_N_425: Std_logic;
    signal uForth_N_319: Std_logic;
    signal uForth_N_446: Std_logic;
    signal uForth_un1_cpu_data_o_m2_24: Std_logic;
    signal pSetReg_un1_ppwe: Std_logic;
    signal MiscReg1_25: Std_logic;
    signal uForth_memory_data_o_25: Std_logic;
    signal uForth_un1_cpu_data_o_m2_25: Std_logic;
    signal uForth_un1_N_8_mux: Std_logic;
    signal uForth_un1_cpu_data_o_sn_27: Std_logic;
    signal uForth_un1_cpu_data_o_rn_1_27: Std_logic;
    signal uForth_N_403: Std_logic;
    signal uForth_un1_cpu_data_o_m1_0_26: Std_logic;
    signal uForth_un1_cpu_data_o_m0_0_0_0_26: Std_logic;
    signal uForth_N_422_0: Std_logic;
    signal uForth_un1_cpu_data_o_m2_27: Std_logic;
    signal uForth_un1_cpu_data_o_m2_26: Std_logic;
    signal MiscReg1_26: Std_logic;
    signal MiscReg1_27: Std_logic;
    signal uForth_memory_data_o_28: Std_logic;
    signal uForth_N_420: Std_logic;
    signal MiscReg1_28: Std_logic;
    signal uForth_N_421: Std_logic;
    signal uForth_un1_cpu_data_o_m2_28: Std_logic;
    signal uForth_un1_m2_0_a2_7_1: Std_logic;
    signal uForth_un1_cpu_data_o_m1_30: Std_logic;
    signal N_309: Std_logic;
    signal uForth_un1_cpu_data_o_m0_0_0_0_29: Std_logic;
    signal uForth_un1_cpu_data_o_m1_29: Std_logic;
    signal uForth_un1_cpu_data_o_m2_30: Std_logic;
    signal uForth_un1_cpu_data_o_m2_29: Std_logic;
    signal MiscReg1_29: Std_logic;
    signal MiscReg1_30: Std_logic;
    signal MiscReg2_31: Std_logic;
    signal uForth_un1_cpu_data_o_m1_31: Std_logic;
    signal uForth_un1_cpu_data_o_m2_31: Std_logic;
    signal uForth_un1_cpu_data_o_sn_31: Std_logic;
    signal MiscReg1_31: Std_logic;
    signal pSetReg_un9_ppwe_i_i_a2: Std_logic;
    signal MiscReg2_0: Std_logic;
    signal MiscReg2_1: Std_logic;
    signal MiscReg2_2: Std_logic;
    signal MiscReg2_3: Std_logic;
    signal MiscReg2_4: Std_logic;
    signal MiscReg2_5: Std_logic;
    signal MiscReg2_6: Std_logic;
    signal MiscReg2_7: Std_logic;
    signal MiscReg2_8: Std_logic;
    signal MiscReg2_9: Std_logic;
    signal MiscReg2_10: Std_logic;
    signal MiscReg2_11: Std_logic;
    signal MiscReg2_13: Std_logic;
    signal MiscReg2_16: Std_logic;
    signal MiscReg2_17: Std_logic;
    signal MiscReg2_18: Std_logic;
    signal MiscReg2_19: Std_logic;
    signal MiscReg2_21: Std_logic;
    signal MiscReg2_22: Std_logic;
    signal MiscReg2_24: Std_logic;
    signal MiscReg2_25: Std_logic;
    signal MiscReg2_26: Std_logic;
    signal MiscReg2_27: Std_logic;
    signal MiscReg2_28: Std_logic;
    signal MiscReg2_29: Std_logic;
    signal MiscReg2_30: Std_logic;
    signal uDvi_U_gen_req_vs0: Std_logic;
    signal pSetReg_un23_ppwe: Std_logic;
    signal RdLen_0: Std_logic;
    signal RdLen_1: Std_logic;
    signal RdLen_2: Std_logic;
    signal RdLen_3: Std_logic;
    signal RdLen_4: Std_logic;
    signal RdLen_5: Std_logic;
    signal RdLen_6: Std_logic;
    signal RdLen_7: Std_logic;
    signal uDvi_U_gen_req_hs: Std_logic;
    signal uDvi_U_gen_req_hs0: Std_logic;
    signal Resolution_0: Std_logic;
    signal Resolution_1: Std_logic;
    signal Resolution_2: Std_logic;
    signal Resolution_3: Std_logic;
    signal Resolution_4: Std_logic;
    signal Resolution_5: Std_logic;
    signal Resolution_6: Std_logic;
    signal Resolution_7: Std_logic;
    signal Resolution_8: Std_logic;
    signal Resolution_9: Std_logic;
    signal Resolution_10: Std_logic;
    signal Resolution_11: Std_logic;
    signal uSeq_un14_lcnt32_0_a5_0_a2_1_4: Std_logic;
    signal uSeq_un14_lcnt32_0_a5_0_a2_1_8: Std_logic;
    signal uSeq_un8_ldone_0_a5_0_a2_1: Std_logic;
    signal uSeq_un8_ldone: Std_logic;
    signal uForth_un16_ppwe: Std_logic;
    signal uForth_un1_Timer: Std_logic;
    signal pSetReg_Timer_2_1: Std_logic;
    signal pSetReg_Timer_2_0: Std_logic;
    signal pSetReg_Timer_2_3: Std_logic;
    signal pSetReg_Timer_2_2: Std_logic;
    signal pSetReg_Timer_2_5: Std_logic;
    signal pSetReg_Timer_2_4: Std_logic;
    signal pSetReg_Timer_2_7: Std_logic;
    signal pSetReg_Timer_2_6: Std_logic;
    signal pSetReg_Timer_2_9: Std_logic;
    signal pSetReg_Timer_2_8: Std_logic;
    signal pSetReg_Timer_2_11: Std_logic;
    signal pSetReg_Timer_2_10: Std_logic;
    signal pSetReg_Timer_2_13: Std_logic;
    signal pSetReg_Timer_2_12: Std_logic;
    signal pSetReg_Timer_2_15: Std_logic;
    signal pSetReg_Timer_2_14: Std_logic;
    signal pSetReg_Timer_2_17: Std_logic;
    signal pSetReg_Timer_2_16: Std_logic;
    signal un1_cpu_data_o_m1_RNIT3QUH_0_18: Std_logic;
    signal pSetReg_Timer_2_19: Std_logic;
    signal pSetReg_Timer_2_18: Std_logic;
    signal pSetReg_Timer_2_21: Std_logic;
    signal pSetReg_Timer_2_20: Std_logic;
    signal pSetReg_Timer_2_23: Std_logic;
    signal pSetReg_Timer_2_22: Std_logic;
    signal pSetReg_Timer_2_25: Std_logic;
    signal pSetReg_Timer_2_24: Std_logic;
    signal pSetReg_Timer_2_27: Std_logic;
    signal pSetReg_Timer_2_26: Std_logic;
    signal pSetReg_Timer_2_29: Std_logic;
    signal pSetReg_Timer_2_28: Std_logic;
    signal pSetReg_Timer_2_31: Std_logic;
    signal pSetReg_Timer_2_30: Std_logic;
    signal uMaster_uDevice_N_615: Std_logic;
    signal uMaster_uDevice_un1_DatSrW_0_iv_i_a2_0: Std_logic;
    signal uMaster_uDevice_un1_DatSrW_0_iv_i_a2_0_1_0: Std_logic;
    signal uMaster_uDevice_N_470: Std_logic;
    signal uMaster_uDevice_un1_DatSrW_0_iv_i_a2_2_1_0: Std_logic;
    signal uMaster_uDevice_un1_DatSrW_0_iv_i_tz_1: Std_logic;
    signal uMaster_uDevice_N_451_i: Std_logic;
    signal uMaster_uDevice_un1_state_12_i: Std_logic;
    signal lSda: Std_logic;
    signal uDvi_form_pol_0: Std_logic;
    signal uDvi_U_gen_sync_N_56_i: Std_logic;
    signal uDvi_U_gen_sync_dvi_if_hs: Std_logic;
    signal uDvi_form_pol_1: Std_logic;
    signal uDvi_U_gen_sync_N_55_i: Std_logic;
    signal uDvi_U_gen_sync_dvi_if_vs: Std_logic;
    signal uDvi_U_gen_tim_bound_sr_4: Std_logic;
    signal uDvi_U_gen_tim_bound_sr_5: Std_logic;
    signal uDvi_U_conf_N_158: Std_logic;
    signal uDvi_U_conf_N_171: Std_logic;
    signal uDvi_U_conf_un3_add_0_a2_1_a2_0_0: Std_logic;
    signal uDvi_U_conf_un59_add_0_a2_0_a2_3_5: Std_logic;
    signal uDvi_U_conf_un63_add_0_a2_0_a2_0_1: Std_logic;
    signal uDvi_U_conf_un3_add: Std_logic;
    signal uDvi_U_conf_un1_add: Std_logic;
    signal uDvi_U_conf_dat0010: Std_logic;
    signal uDvi_U_conf_dat0011: Std_logic;
    signal uDvi_U_conf_N_161: Std_logic;
    signal uDvi_U_conf_un7_add: Std_logic;
    signal uDvi_U_conf_un5_add: Std_logic;
    signal uDvi_U_conf_dat0012: Std_logic;
    signal uDvi_U_conf_dat0013: Std_logic;
    signal uDvi_U_conf_un59_add_0_a2_0_a2_3_5_x: Std_logic;
    signal uDvi_U_conf_un1_add_0_a2_0_a2_0_s_x: Std_logic;
    signal uDvi_U_conf_un57_add_0_a2_4_a2_0_out: Std_logic;
    signal uDvi_U_conf_un11_add_0_a2_1_a2_1: Std_logic;
    signal uDvi_U_conf_un63_add_0_a2_0_a2_0_1_0: Std_logic;
    signal uDvi_U_conf_un59_add_0_a2_0_a2_3_4: Std_logic;
    signal uDvi_U_conf_un11_add: Std_logic;
    signal uDvi_U_conf_N_174: Std_logic;
    signal uDvi_U_conf_N_160_i: Std_logic;
    signal uDvi_U_conf_dat0014: Std_logic;
    signal uDvi_U_conf_dat0015: Std_logic;
    signal uDvi_U_conf_un15_add_0_a2_3_a2_1: Std_logic;
    signal uDvi_U_conf_un59_add_0_a2_0_a2_3_5_3_0: Std_logic;
    signal uDvi_U_conf_un59_add_0_a2_0_a2_3_5_3_1_RNI4FQ95: Std_logic;
    signal uDvi_U_conf_un15_add: Std_logic;
    signal uDvi_U_conf_N_169: Std_logic;
    signal uDvi_U_conf_dat0016: Std_logic;
    signal uDvi_U_conf_dat0017: Std_logic;
    signal uDvi_U_conf_N_119: Std_logic;
    signal uDvi_U_conf_un17_add_0_a2_1_a2_0: Std_logic;
    signal uDvi_U_conf_un19_add: Std_logic;
    signal uDvi_U_conf_un17_add: Std_logic;
    signal uDvi_U_conf_dat0018: Std_logic;
    signal uDvi_U_conf_dat0110: Std_logic;
    signal uDvi_U_conf_N_112: Std_logic;
    signal uDvi_U_conf_N_168: Std_logic;
    signal uDvi_U_conf_N_122: Std_logic;
    signal uDvi_U_conf_un23_add: Std_logic;
    signal uDvi_U_conf_un21_add: Std_logic;
    signal uDvi_U_conf_dat0116: Std_logic;
    signal uDvi_U_conf_dat0118: Std_logic;
    signal uDvi_U_conf_un71_add_0_a2_0_a2_0_1: Std_logic;
    signal uDvi_U_conf_un29_add_0_a2_0_a2_1_0: Std_logic;
    signal uDvi_U_conf_un51_add_0_a2_2_a2_1_0: Std_logic;
    signal uDvi_U_conf_un31_add: Std_logic;
    signal uDvi_U_conf_un29_add: Std_logic;
    signal uDvi_U_conf_dat0120: Std_logic;
    signal uDvi_U_conf_dat0123: Std_logic;
    signal uDvi_U_conf_un35_add_0_a2_0_a2_0: Std_logic;
    signal uDvi_U_conf_un33_add_0_a2_0_a2_0: Std_logic;
    signal uDvi_U_conf_un35_add: Std_logic;
    signal uDvi_U_conf_un33_add: Std_logic;
    signal uDvi_U_conf_dat0125: Std_logic;
    signal uDvi_U_conf_dat0126: Std_logic;
    signal uDvi_U_conf_un43_add_0_a2_0: Std_logic;
    signal uDvi_U_conf_un43_add: Std_logic;
    signal uDvi_U_conf_un37_add: Std_logic;
    signal uDvi_U_conf_dat0129: Std_logic;
    signal uDvi_U_conf_dat0210: Std_logic;
    signal uDvi_U_conf_un45_add_0_a2_0_a2_0: Std_logic;
    signal uDvi_U_conf_un45_add: Std_logic;
    signal uDvi_U_conf_dat0216: Std_logic;
    signal uDvi_U_conf_un49_add_0_a2_2_a2_1_0: Std_logic;
    signal uDvi_U_conf_un49_add: Std_logic;
    signal uDvi_U_conf_dat0220: Std_logic;
    signal uDvi_U_conf_N_117: Std_logic;
    signal uDvi_U_conf_un51_add_0_a2_2_a2_0: Std_logic;
    signal uDvi_U_conf_un51_add: Std_logic;
    signal uDvi_U_conf_dat0226: Std_logic;
    signal uDvi_U_conf_g0_26_sx: Std_logic;
    signal uDvi_U_conf_un57_add_0_a2_4_a2_1_0: Std_logic;
    signal uDvi_U_conf_un61_add: Std_logic;
    signal uDvi_U_conf_un57_add: Std_logic;
    signal uDvi_U_conf_dat0307: Std_logic;
    signal uDvi_U_conf_dat0310: Std_logic;
    signal uDvi_U_conf_un67_add_0_a2_0_a2_0: Std_logic;
    signal uDvi_U_conf_g0_4_1: Std_logic;
    signal uDvi_U_conf_g0_3: Std_logic;
    signal uDvi_U_conf_un67_add: Std_logic;
    signal uDvi_U_conf_un63_add: Std_logic;
    signal uDvi_U_conf_dat0316: Std_logic;
    signal uDvi_U_conf_dat0320: Std_logic;
    signal uDvi_U_conf_un69_add_0_a2_0_a2_0: Std_logic;
    signal uDvi_U_conf_un69_add: Std_logic;
    signal uDvi_U_conf_dat0326: Std_logic;
    signal uDvi_U_conf_un25_add: Std_logic;
    signal uDvi_U_conf_dat011A: Std_logic;
    signal uDvi_U_conf_un27_add_0_a2_5_a2_1: Std_logic;
    signal uDvi_U_conf_un27_add: Std_logic;
    signal uDvi_U_conf_dat011C: Std_logic;
    signal uDvi_U_conf_un39_add: Std_logic;
    signal uDvi_U_conf_dat012B: Std_logic;
    signal uDvi_U_conf_un41_add_0_a2_0_a2_0: Std_logic;
    signal uDvi_U_conf_un41_add: Std_logic;
    signal uDvi_U_conf_dat012D: Std_logic;
    signal uDvi_U_conf_un47_add_0_a2_0_a2_0: Std_logic;
    signal uDvi_U_conf_un47_add: Std_logic;
    signal uDvi_U_conf_dat021C: Std_logic;
    signal uDvi_U_conf_un49_add_0_a2_2_a2_0_sx: Std_logic;
    signal uDvi_U_conf_N_172: Std_logic;
    signal uDvi_U_conf_un53_add: Std_logic;
    signal uDvi_U_conf_dat022B: Std_logic;
    signal uDvi_U_conf_g0_1: Std_logic;
    signal uDvi_U_conf_N_163: Std_logic;
    signal uDvi_U_conf_un55_add: Std_logic;
    signal uDvi_U_conf_dat022D: Std_logic;
    signal uDvi_U_conf_un59_add_0_a2_0_a2_0: Std_logic;
    signal uDvi_U_conf_un59_add: Std_logic;
    signal uDvi_U_conf_dat030A: Std_logic;
    signal uDvi_U_conf_g0_29_sx_0: Std_logic;
    signal uDvi_U_conf_g0_5: Std_logic;
    signal uDvi_U_conf_g0_4: Std_logic;
    signal uDvi_U_conf_g0_6: Std_logic;
    signal uDvi_U_conf_un65_add: Std_logic;
    signal uDvi_U_conf_dat031C: Std_logic;
    signal uDvi_U_conf_un71_add_0_a2_0_a2_0_0: Std_logic;
    signal uDvi_U_conf_un71_add_0_a2_0_a2_1: Std_logic;
    signal uDvi_U_conf_un71_add: Std_logic;
    signal uDvi_U_conf_dat032B: Std_logic;
    signal uDvi_U_conf_un73_add_0_a2_2_a2_1: Std_logic;
    signal uDvi_U_conf_un73_add: Std_logic;
    signal uDvi_U_conf_dat032D: Std_logic;
    signal PpAdd_2: Std_logic;
    signal PpAdd_0: Std_logic;
    signal PpAdd_1: Std_logic;
    signal uForth_un2_i2ctrg_0_a2_0: Std_logic;
    signal uForth_N_583: Std_logic;
    signal uForth_N_448: Std_logic;
    signal un2_dviconfwe_0_a2: Std_logic;
    signal uDvi_U_conf_wed: Std_logic;
    signal uForth_un10_N_4: Std_logic;
    signal N_581: Std_logic;
    signal PpAdd_4: Std_logic;
    signal un2_dviconfwe_fast: Std_logic;
    signal uDvi_U_conf_wed_fast: Std_logic;
    signal un2_dviconfwe_rep2: Std_logic;
    signal un2_dviconfwe_rep1: Std_logic;
    signal uDvi_U_conf_wed_rep1: Std_logic;
    signal uDvi_U_conf_wed_rep2: Std_logic;
    signal uDvi_U_gen_cnt_srst2: Std_logic;
    signal uDvi_U_gen_cnt_srst0: Std_logic;
    signal uDvi_U_gen_cnt_srst1: Std_logic;
    signal uDvi_form_vsz_i_1: Std_logic;
    signal uDvi_form_vln_i_1: Std_logic;
    signal uDvi_form_vln_i_0: Std_logic;
    signal uDvi_U_gen_req_un30_bnd: Std_logic;
    signal uDvi_U_gen_tim_un17_act_bound: Std_logic;
    signal uDvi_U_gen_tim_bound_sr_0: Std_logic;
    signal uDvi_U_gen_tim_bound_sr_3: Std_logic;
    signal uDvi_U_gen_cnt_cnth_i_0: Std_logic;
    signal uDvi_U_gen_cnt_cntv_i_0: Std_logic;
    signal uDvi_U_conf_un116_wed_RNIDO5B5: Std_logic;
    signal uDvi_U_conf_form_hln_cnst_1_iv_2_0: Std_logic;
    signal uDvi_U_conf_N_293_6: Std_logic;
    signal uDvi_U_conf_un1_wed_31_i: Std_logic;
    signal uDvi_U_conf_N_1456: Std_logic;
    signal uDvi_U_conf_form_hlne_0_0: Std_logic;
    signal uDvi_U_conf_form_hln_cnst_1_iv_0_2: Std_logic;
    signal uDvi_U_conf_form_hln_cnst_2_2: Std_logic;
    signal uDvi_U_conf_form_hln_cnst_1_iv_2_1: Std_logic;
    signal uDvi_U_conf_form_hln_RNO_2: Std_logic;
    signal uDvi_U_conf_form_hln_RNO_1: Std_logic;
    signal uDvi_U_conf_N_1523_i: Std_logic;
    signal uDvi_U_conf_form_hlne_RNO_3: Std_logic;
    signal uDvi_U_conf_form_hlne_0_4: Std_logic;
    signal uDvi_U_conf_form_hlne_0_3: Std_logic;
    signal uDvi_U_conf_form_hln_cnst_1_iv_4_6: Std_logic;
    signal uDvi_U_conf_form_hln_cnst_5: Std_logic;
    signal uDvi_U_conf_N_1556_i: Std_logic;
    signal uDvi_U_conf_N_1540: Std_logic;
    signal uDvi_U_conf_form_hln_cnst_1_iv_4_7: Std_logic;
    signal uDvi_U_conf_form_hln_cnst_1_iv_3_7: Std_logic;
    signal uDvi_U_conf_N_1573: Std_logic;
    signal uDvi_U_conf_form_hlne_0_7: Std_logic;
    signal uDvi_U_conf_form_hln_cnst_7_9: Std_logic;
    signal uDvi_U_conf_form_hln_cnst_6_9: Std_logic;
    signal uDvi_U_conf_form_hln_cnst_1_iv_2_8: Std_logic;
    signal uDvi_U_conf_N_1820: Std_logic;
    signal uDvi_U_conf_N_1605_i: Std_logic;
    signal uDvi_U_conf_N_1589_i: Std_logic;
    signal uDvi_U_conf_form_hln_cnst_5_11: Std_logic;
    signal uDvi_U_conf_form_hln_cnst_1_iv_2_10: Std_logic;
    signal uDvi_U_conf_N_1621_i: Std_logic;
    signal uDvi_U_conf_form_hlne_0_10: Std_logic;
    signal uDvi_U_conf_form_hln_cnst_1_iv_0_11: Std_logic;
    signal uDvi_U_conf_un87_wed: Std_logic;
    signal uDvi_U_conf_un81_wed: Std_logic;
    signal uDvi_U_conf_form_hln_cnst_1_iv_2_11: Std_logic;
    signal uDvi_U_conf_N_1638: Std_logic;
    signal uDvi_U_conf_form_hse_cnst_1: Std_logic;
    signal uDvi_U_conf_form_hse_cnst_1_iv_4_0: Std_logic;
    signal uDvi_U_conf_form_hse_cnst_3_3: Std_logic;
    signal uDvi_U_conf_N_1275: Std_logic;
    signal uDvi_U_conf_N_1258: Std_logic;
    signal uDvi_U_conf_un1_wed_28_i: Std_logic;
    signal uDvi_U_conf_N_1308_i: Std_logic;
    signal uDvi_U_conf_N_1292: Std_logic;
    signal uDvi_U_conf_form_hsee_0_3: Std_logic;
    signal uDvi_U_conf_form_hsee_0_2: Std_logic;
    signal uDvi_U_conf_form_hse_cnst_1_iv_6_4: Std_logic;
    signal uDvi_U_conf_form_hse_cnst_1_iv_3_5: Std_logic;
    signal uDvi_U_conf_form_hsee_RNO_4: Std_logic;
    signal uDvi_U_conf_form_hsee_0_4: Std_logic;
    signal uDvi_U_conf_N_293: Std_logic;
    signal uDvi_U_conf_form_hse_cnst_1_iv_5: Std_logic;
    signal uDvi_U_conf_N_1357_i: Std_logic;
    signal uDvi_U_conf_N_1341_i: Std_logic;
    signal uDvi_U_conf_form_hse_cnst_5_8: Std_logic;
    signal uDvi_U_conf_form_hse_cnst_4_8: Std_logic;
    signal uDvi_U_conf_form_hse_cnst_7: Std_logic;
    signal uDvi_U_conf_N_1390_i: Std_logic;
    signal uDvi_U_conf_N_1374: Std_logic;
    signal uDvi_U_conf_form_hse_cnst_4_9: Std_logic;
    signal uDvi_U_conf_N_299_9: Std_logic;
    signal uDvi_U_conf_N_1406_i: Std_logic;
    signal uDvi_U_conf_form_hsee_0_9: Std_logic;
    signal uDvi_U_conf_form_hse_cnst_11: Std_logic;
    signal uDvi_U_conf_N_1422_i: Std_logic;
    signal uDvi_U_conf_un201_wed_RNID099E: Std_logic;
    signal uDvi_U_conf_dat0011_RNILH4GA: Std_logic;
    signal uDvi_U_conf_un213_wed: Std_logic;
    signal uDvi_U_conf_un207_wed: Std_logic;
    signal uDvi_U_conf_N_1439: Std_logic;
    signal uDvi_U_conf_form_hsee_0_11: Std_logic;
    signal uDvi_U_conf_N_236: Std_logic;
    signal uDvi_U_conf_N_237: Std_logic;
    signal uDvi_U_conf_form_hss_cnst_0: Std_logic;
    signal uDvi_U_conf_form_hss_RNO_1: Std_logic;
    signal uDvi_U_conf_N_1059: Std_logic;
    signal uDvi_U_conf_un1_wed_29_i: Std_logic;
    signal uDvi_U_conf_N_239: Std_logic;
    signal uDvi_U_conf_form_hss_cnst_i_0_0_3: Std_logic;
    signal uDvi_U_conf_form_hss_cnst_2: Std_logic;
    signal uDvi_U_conf_N_1109_i: Std_logic;
    signal uDvi_U_conf_form_hss_RNO_2: Std_logic;
    signal uDvi_U_conf_N_166: Std_logic;
    signal uDvi_U_conf_N_1125_i: Std_logic;
    signal uDvi_U_conf_form_hsse_0_4: Std_logic;
    signal uDvi_U_conf_form_hss_cnst_tz_6: Std_logic;
    signal uDvi_U_conf_un8_wed: Std_logic;
    signal uDvi_U_conf_N_248: Std_logic;
    signal uDvi_U_conf_form_hss_cnst_i_0_5: Std_logic;
    signal uDvi_U_conf_N_1158: Std_logic;
    signal uDvi_U_conf_N_1141_i: Std_logic;
    signal uDvi_U_conf_form_hss_cnst_i_0_7: Std_logic;
    signal uDvi_U_conf_N_1174_i: Std_logic;
    signal uDvi_U_conf_form_hsse_0_7: Std_logic;
    signal uDvi_U_conf_N_263: Std_logic;
    signal uDvi_U_conf_N_191: Std_logic;
    signal uDvi_U_conf_N_181: Std_logic;
    signal uDvi_U_conf_form_hss_cnst_0_0_8: Std_logic;
    signal uDvi_U_conf_N_256: Std_logic;
    signal uDvi_U_conf_form_hss_RNO_8: Std_logic;
    signal uDvi_U_conf_N_1224_i: Std_logic;
    signal uDvi_U_conf_form_hsse_RNO_9: Std_logic;
    signal uDvi_U_conf_form_hsse_0_10: Std_logic;
    signal uDvi_U_conf_form_hsse_0_9: Std_logic;
    signal uDvi_U_conf_form_hss_cnst_11: Std_logic;
    signal uDvi_U_conf_N_1241: Std_logic;
    signal uDvi_U_conf_form_hsse_0_11: Std_logic;
    signal uDvi_U_conf_un116_wed_RNITNLC5: Std_logic;
    signal uDvi_U_conf_un1_wed_30_i: Std_logic;
    signal uDvi_U_conf_N_902: Std_logic;
    signal uDvi_U_conf_form_hsze_0_2: Std_logic;
    signal uDvi_U_conf_form_hsze_0_1: Std_logic;
    signal uDvi_U_conf_N_141: Std_logic;
    signal uDvi_U_conf_N_929_i: Std_logic;
    signal uDvi_U_conf_un75_wed: Std_logic;
    signal uDvi_U_conf_form_vse_cnst_i_a2_3_1: Std_logic;
    signal uDvi_U_conf_N_945_i: Std_logic;
    signal uDvi_U_conf_form_hsze_0_4: Std_logic;
    signal uDvi_U_conf_form_hsz_cnst_i_a2_1_6: Std_logic;
    signal uDvi_U_conf_N_1819: Std_logic;
    signal uDvi_U_conf_N_134_1: Std_logic;
    signal uDvi_U_conf_un129_wed: Std_logic;
    signal uDvi_U_conf_N_977_i: Std_logic;
    signal uDvi_U_conf_N_961_i: Std_logic;
    signal uDvi_U_conf_form_hsz_cnst_i_a2_1_8: Std_logic;
    signal uDvi_U_conf_N_136: Std_logic;
    signal uDvi_U_conf_N_1009_i: Std_logic;
    signal uDvi_U_conf_N_993_i: Std_logic;
    signal uDvi_U_conf_N_1042: Std_logic;
    signal uDvi_U_conf_N_1025_i: Std_logic;
    signal uDvi_U_conf_form_hsze_0_10: Std_logic;
    signal uDvi_U_conf_form_hsze_0_9: Std_logic;
    signal uDvi_U_conf_un153_wed_0: Std_logic;
    signal uDvi_U_conf_un165_wed: Std_logic;
    signal uDvi_U_conf_un134_wed: Std_logic;
    signal uDvi_U_conf_un147_wed_0: Std_logic;
    signal uDvi_U_conf_form_vln_15_11: Std_logic;
    signal uDvi_U_conf_form_pol_3_1: Std_logic;
    signal uDvi_U_conf_form_pol_3_0: Std_logic;
    signal uDvi_U_conf_un1_wed_27_i: Std_logic;
    signal uDvi_U_conf_N_1655_3: Std_logic;
    signal uDvi_U_conf_form_vln_15_9_1664_a3_1: Std_logic;
    signal uDvi_U_conf_N_1800: Std_logic;
    signal uDvi_U_conf_un1_wed_13: Std_logic;
    signal uDvi_U_conf_form_vln_15_10_1641_1: Std_logic;
    signal uDvi_U_conf_form_vln_RNO_1: Std_logic;
    signal uDvi_U_conf_form_vln_RNO_0: Std_logic;
    signal uDvi_U_conf_dat0010_RNIRAR16: Std_logic;
    signal uDvi_U_conf_form_vln_15_7_1706_a3_1: Std_logic;
    signal uDvi_U_conf_form_vln_15_8_1686_a3_2: Std_logic;
    signal uDvi_U_conf_un69_wed: Std_logic;
    signal uDvi_U_conf_form_vln_RNO_3: Std_logic;
    signal uDvi_U_conf_N_1672: Std_logic;
    signal uDvi_U_conf_form_vln_15_5_1746_a3_1: Std_logic;
    signal uDvi_U_conf_un1_wed_3: Std_logic;
    signal uDvi_U_conf_form_vln_15_6_1725_i_a3_3: Std_logic;
    signal uDvi_U_conf_un1_wed_20: Std_logic;
    signal uDvi_U_conf_form_vln_RNO_5: Std_logic;
    signal uDvi_U_conf_N_1711_i: Std_logic;
    signal uDvi_U_conf_N_1698_1: Std_logic;
    signal uDvi_U_conf_form_vln_15_3_1785_i_a3_0: Std_logic;
    signal uDvi_U_conf_form_vln_15_4_1765_i_a3_1: Std_logic;
    signal uDvi_U_conf_N_1754_i: Std_logic;
    signal uDvi_U_conf_N_1739_i: Std_logic;
    signal uDvi_U_conf_form_vln_cnst_1_iv_4_9: Std_logic;
    signal uDvi_U_conf_form_vln_cnst_1_iv_3_8: Std_logic;
    signal uDvi_U_conf_form_vln_cnst_1_iv_4_8: Std_logic;
    signal uDvi_U_conf_form_vln_RNO_9: Std_logic;
    signal uDvi_U_conf_form_vln_RNO_8: Std_logic;
    signal uDvi_U_conf_un152_wed: Std_logic;
    signal uDvi_U_conf_N_203: Std_logic;
    signal uDvi_U_conf_form_vln_cnst_3_10: Std_logic;
    signal uDvi_U_conf_N_1809: Std_logic;
    signal uDvi_U_conf_N_1799_i: Std_logic;
    signal uDvi_U_conf_un1_wed_32_i: Std_logic;
    signal uDvi_U_conf_form_vse_cnst_2: Std_logic;
    signal uDvi_U_conf_N_794: Std_logic;
    signal uDvi_U_conf_N_652_i: Std_logic;
    signal uDvi_U_conf_N_100: Std_logic;
    signal uDvi_U_conf_N_700_i: Std_logic;
    signal uDvi_U_conf_N_810_i: Std_logic;
    signal uDvi_U_conf_N_89: Std_logic;
    signal uDvi_U_conf_N_88: Std_logic;
    signal uDvi_U_conf_N_732_i: Std_logic;
    signal uDvi_U_conf_N_716_i: Std_logic;
    signal uDvi_U_conf_un123_wed: Std_logic;
    signal uDvi_U_conf_form_vln_15_8_rep1: Std_logic;
    signal uDvi_U_conf_N_748_i: Std_logic;
    signal uDvi_U_conf_form_vln_15_10: Std_logic;
    signal uDvi_U_conf_form_vln_15_9: Std_logic;
    signal uDvi_U_conf_un1_wed_33_i: Std_logic;
    signal uDvi_U_conf_N_684_i: Std_logic;
    signal uDvi_U_conf_N_668_i: Std_logic;
    signal uDvi_U_conf_un182_wed: Std_logic;
    signal uDvi_U_conf_un201_wed: Std_logic;
    signal uDvi_U_conf_dat0012_RNIEL807: Std_logic;
    signal uDvi_U_conf_form_vln_15_8_rep2: Std_logic;
    signal uDvi_U_conf_un1_wed_34_i: Std_logic;
    signal uDvi_U_conf_un45_wed: Std_logic;
    signal uDvi_U_conf_un33_wed: Std_logic;
    signal uDvi_U_conf_form_vln_15_8: Std_logic;
    signal uForth_cpu1_pload31: Std_logic;
    signal uForth_cpu1_un4_sum_m_3: Std_logic;
    signal uForth_cpu1_a_4_iv_0_3: Std_logic;
    signal uForth_cpu1_un1_inten6_3: Std_logic;
    signal uForth_cpu1_a_4_3: Std_logic;
    signal uForth_cpu1_un1_inten6_1: Std_logic;
    signal uForth_cpu1_i_3: Std_logic;
    signal uForth_cpu1_pload13: Std_logic;
    signal uForth_cpu1_p_4_sn_N_5: Std_logic;
    signal uForth_cpu1_N_590: Std_logic;
    signal uForth_cpu1_p_4_3: Std_logic;
    signal uForth_cpu1_t_in_10_s_3: Std_logic;
    signal uForth_system_data_o_1: Std_logic;
    signal uForth_cpu1_t_in_11_d_1: Std_logic;
    signal uForth_cpu1_t_in_sn_N_25: Std_logic;
    signal uForth_cpu1_N_414: Std_logic;
    signal uForth_cpu1_t_in_sn_N_13: Std_logic;
    signal uForth_cpu1_t_in_1: Std_logic;
    signal uForth_cpu1_t_in_sn_N_21: Std_logic;
    signal uForth_cpu1_tload_1: Std_logic;
    signal uForth_cpu1_a_4_d_0: Std_logic;
    signal uForth_cpu1_a_4_0_iv_0_32: Std_logic;
    signal uForth_cpu1_a_4_1_0: Std_logic;
    signal uForth_cpu1_a_4_0: Std_logic;
    signal uForth_a_0: Std_logic;
    signal uForth_cpu1_a_4_iv_0_2: Std_logic;
    signal uForth_cpu1_un4_sum_m_2: Std_logic;
    signal uForth_cpu1_a_4_2: Std_logic;
    signal uForth_cpu1_a_4_iv_0_4: Std_logic;
    signal uForth_cpu1_un4_sum_m_4: Std_logic;
    signal uForth_cpu1_a_4_4: Std_logic;
    signal uForth_cpu1_a_4_iv_0_28: Std_logic;
    signal uForth_cpu1_a_4_28: Std_logic;
    signal uForth_cpu1_un4_sum_0_a: Std_logic;
    signal uForth_cpu1_a_4_iv_0_31: Std_logic;
    signal uForth_cpu1_un4_sum_m_31: Std_logic;
    signal uForth_cpu1_a_4_31: Std_logic;
    signal uForth_cpu1_code_5: Std_logic;
    signal uForth_cpu1_pload18_1: Std_logic;
    signal uForth_cpu1_code_3: Std_logic;
    signal uForth_cpu1_N_9: Std_logic;
    signal uForth_cpu1_slot_1: Std_logic;
    signal uForth_cpu1_reset_1: Std_logic;
    signal uForth_cpu1_slot_2: Std_logic;
    signal uForth_cpu1_CO0: Std_logic;
    signal uForth_cpu1_slot_5_0: Std_logic;
    signal uForth_cpu1_a_4_iv_0_1: Std_logic;
    signal uForth_cpu1_a_4_1: Std_logic;
    signal uForth_cpu1_a_4_iv_0_5: Std_logic;
    signal uForth_cpu1_un4_sum_m_5: Std_logic;
    signal uForth_cpu1_a_4_5: Std_logic;
    signal uForth_cpu1_a_4_iv_0_6: Std_logic;
    signal uForth_cpu1_un4_sum_m_6: Std_logic;
    signal uForth_cpu1_a_4_6: Std_logic;
    signal uForth_cpu1_un4_sum_m_7: Std_logic;
    signal uForth_cpu1_a_4_iv_0_7: Std_logic;
    signal uForth_cpu1_a_4_7: Std_logic;
    signal uForth_cpu1_a_4_iv_0_8: Std_logic;
    signal uForth_cpu1_un4_sum_m_8: Std_logic;
    signal uForth_cpu1_a_4_8: Std_logic;
    signal uForth_cpu1_un4_sum_m_9: Std_logic;
    signal uForth_cpu1_a_4_iv_0_9: Std_logic;
    signal uForth_cpu1_a_4_9: Std_logic;
    signal uForth_cpu1_un4_sum_m_10: Std_logic;
    signal uForth_cpu1_a_4_iv_0_10: Std_logic;
    signal uForth_cpu1_a_4_10: Std_logic;
    signal uForth_cpu1_un4_sum_m_11: Std_logic;
    signal uForth_cpu1_a_4_iv_0_11: Std_logic;
    signal uForth_cpu1_a_4_11: Std_logic;
    signal uForth_cpu1_un4_sum_m_12: Std_logic;
    signal uForth_cpu1_a_4_iv_0_12: Std_logic;
    signal uForth_cpu1_a_4_12: Std_logic;
    signal uForth_cpu1_un4_sum_m_13: Std_logic;
    signal uForth_cpu1_a_4_iv_0_13: Std_logic;
    signal uForth_cpu1_a_4_13: Std_logic;
    signal uForth_cpu1_un4_sum_m_14: Std_logic;
    signal uForth_cpu1_a_4_iv_0_14: Std_logic;
    signal uForth_cpu1_a_4_14: Std_logic;
    signal uForth_cpu1_a_4_iv_0_15: Std_logic;
    signal uForth_cpu1_un4_sum_m_15: Std_logic;
    signal uForth_cpu1_a_4_15: Std_logic;
    signal uForth_cpu1_a_4_iv_0_16: Std_logic;
    signal uForth_cpu1_un4_sum_m_16: Std_logic;
    signal uForth_cpu1_a_4_16: Std_logic;
    signal uForth_cpu1_un4_sum_m_17: Std_logic;
    signal uForth_cpu1_a_4_iv_0_17: Std_logic;
    signal uForth_cpu1_a_4_17: Std_logic;
    signal uForth_cpu1_un4_sum_m_18: Std_logic;
    signal uForth_cpu1_a_4_iv_0_18: Std_logic;
    signal uForth_cpu1_a_4_18: Std_logic;
    signal uForth_cpu1_a_4_iv_0_19: Std_logic;
    signal uForth_cpu1_un4_sum_m_19: Std_logic;
    signal uForth_cpu1_a_4_19: Std_logic;
    signal uForth_cpu1_un4_sum_m_20: Std_logic;
    signal uForth_cpu1_a_4_iv_0_20: Std_logic;
    signal uForth_cpu1_a_4_20: Std_logic;
    signal uForth_cpu1_a_4_iv_0_21: Std_logic;
    signal uForth_cpu1_un4_sum_m_21: Std_logic;
    signal uForth_cpu1_a_4_21: Std_logic;
    signal uForth_cpu1_a_4_iv_0_22: Std_logic;
    signal uForth_cpu1_un4_sum_m_22: Std_logic;
    signal uForth_cpu1_a_4_22: Std_logic;
    signal uForth_cpu1_a_4_iv_0_23: Std_logic;
    signal uForth_cpu1_un4_sum_m_23: Std_logic;
    signal uForth_cpu1_a_4_23: Std_logic;
    signal uForth_cpu1_un4_sum_m_24: Std_logic;
    signal uForth_cpu1_a_4_iv_0_24: Std_logic;
    signal uForth_cpu1_a_4_24: Std_logic;
    signal uForth_cpu1_a_4_iv_0_25: Std_logic;
    signal uForth_cpu1_un4_sum_m_25: Std_logic;
    signal uForth_cpu1_a_4_25: Std_logic;
    signal uForth_cpu1_un4_sum_m_26: Std_logic;
    signal uForth_cpu1_a_4_iv_0_26: Std_logic;
    signal uForth_cpu1_a_4_26: Std_logic;
    signal uForth_cpu1_un4_sum_m_27: Std_logic;
    signal uForth_cpu1_a_4_iv_0_27: Std_logic;
    signal uForth_cpu1_a_4_27: Std_logic;
    signal uForth_cpu1_a_4_iv_0_29: Std_logic;
    signal uForth_cpu1_un4_sum_m_29: Std_logic;
    signal uForth_cpu1_a_4_29: Std_logic;
    signal uForth_cpu1_un4_sum_m_30: Std_logic;
    signal uForth_cpu1_a_4_iv_0_30: Std_logic;
    signal uForth_cpu1_a_4_30: Std_logic;
    signal uForth_cpu1_a_4_sqmuxa: Std_logic;
    signal uForth_cpu1_a_2_sqmuxa: Std_logic;
    signal uForth_cpu1_a_4_32: Std_logic;
    signal uForth_un22_system_data_o: Std_logic;
    signal uForth_N_449: Std_logic;
    signal uForth_system_data_o_0: Std_logic;
    signal uForth_cpu1_iload_1: Std_logic;
    signal uForth_cpu1_i_0: Std_logic;
    signal uForth_cpu1_i_1: Std_logic;
    signal uForth_system_data_o_3: Std_logic;
    signal uForth_system_data_o_2: Std_logic;
    signal uForth_cpu1_i_2: Std_logic;
    signal uForth_system_data_o_5: Std_logic;
    signal uForth_system_data_o_4: Std_logic;
    signal uForth_cpu1_i_4: Std_logic;
    signal uForth_cpu1_i_5: Std_logic;
    signal uForth_system_data_o_7: Std_logic;
    signal uForth_system_data_o_6: Std_logic;
    signal uForth_cpu1_i_6: Std_logic;
    signal uForth_cpu1_i_7: Std_logic;
    signal uForth_cpu1_system_data_o_9: Std_logic;
    signal uForth_cpu1_system_data_o_8: Std_logic;
    signal uForth_cpu1_i_8: Std_logic;
    signal uForth_cpu1_i_9: Std_logic;
    signal uForth_cpu1_system_data_o_11: Std_logic;
    signal uForth_cpu1_system_data_o_10: Std_logic;
    signal uForth_cpu1_i_10: Std_logic;
    signal uForth_cpu1_i_11: Std_logic;
    signal uForth_cpu1_system_data_o_13: Std_logic;
    signal uForth_cpu1_system_data_o_12: Std_logic;
    signal uForth_cpu1_i_12: Std_logic;
    signal uForth_cpu1_i_13: Std_logic;
    signal uForth_cpu1_system_data_o_15: Std_logic;
    signal uForth_cpu1_system_data_o_14: Std_logic;
    signal uForth_cpu1_i_14: Std_logic;
    signal uForth_cpu1_i_15: Std_logic;
    signal uForth_cpu1_system_data_o_17: Std_logic;
    signal uForth_cpu1_system_data_o_16: Std_logic;
    signal uForth_cpu1_i_16: Std_logic;
    signal uForth_cpu1_i_17: Std_logic;
    signal uForth_cpu1_system_data_o_19: Std_logic;
    signal uForth_cpu1_system_data_o_18: Std_logic;
    signal uForth_cpu1_i_18: Std_logic;
    signal uForth_cpu1_i_19: Std_logic;
    signal uForth_cpu1_system_data_o_21: Std_logic;
    signal uForth_cpu1_system_data_o_20: Std_logic;
    signal uForth_cpu1_i_20: Std_logic;
    signal uForth_cpu1_i_21: Std_logic;
    signal uForth_cpu1_system_data_o_23: Std_logic;
    signal uForth_cpu1_system_data_o_22: Std_logic;
    signal uForth_cpu1_i_22: Std_logic;
    signal uForth_cpu1_i_23: Std_logic;
    signal uForth_cpu1_system_data_o_25: Std_logic;
    signal uForth_cpu1_system_data_o_24: Std_logic;
    signal uForth_cpu1_i_24: Std_logic;
    signal uForth_cpu1_i_25: Std_logic;
    signal uForth_cpu1_system_data_o_27: Std_logic;
    signal uForth_cpu1_system_data_o_26: Std_logic;
    signal uForth_cpu1_i_26: Std_logic;
    signal uForth_cpu1_i_27: Std_logic;
    signal uForth_cpu1_system_data_o_29: Std_logic;
    signal uForth_cpu1_system_data_o_28: Std_logic;
    signal uForth_cpu1_i_28: Std_logic;
    signal uForth_cpu1_i_29: Std_logic;
    signal uForth_cpu1_N_592: Std_logic;
    signal uForth_cpu1_N_588: Std_logic;
    signal uForth_cpu1_p_4_5: Std_logic;
    signal uForth_cpu1_p_4_1: Std_logic;
    signal uForth_cpu1_N_594: Std_logic;
    signal uForth_cpu1_N_593: Std_logic;
    signal uForth_cpu1_p_4_7: Std_logic;
    signal uForth_cpu1_p_4_6: Std_logic;
    signal uForth_cpu1_N_596: Std_logic;
    signal uForth_cpu1_N_595: Std_logic;
    signal uForth_cpu1_p_4_9: Std_logic;
    signal uForth_cpu1_p_4_8: Std_logic;
    signal uForth_cpu1_N_598_0: Std_logic;
    signal uForth_cpu1_N_597: Std_logic;
    signal uForth_cpu1_p_4_11: Std_logic;
    signal uForth_cpu1_p_4_10: Std_logic;
    signal uForth_cpu1_N_600: Std_logic;
    signal uForth_cpu1_N_599: Std_logic;
    signal uForth_cpu1_p_4_13: Std_logic;
    signal uForth_cpu1_p_4_12: Std_logic;
    signal uForth_cpu1_N_602: Std_logic;
    signal uForth_cpu1_N_601: Std_logic;
    signal uForth_cpu1_p_4_15: Std_logic;
    signal uForth_cpu1_p_4_14: Std_logic;
    signal uForth_cpu1_N_604: Std_logic;
    signal uForth_cpu1_N_603: Std_logic;
    signal uForth_cpu1_p_4_17: Std_logic;
    signal uForth_cpu1_p_4_16: Std_logic;
    signal uForth_cpu1_N_606: Std_logic;
    signal uForth_cpu1_N_605: Std_logic;
    signal uForth_cpu1_p_4_19: Std_logic;
    signal uForth_cpu1_p_4_18: Std_logic;
    signal uForth_cpu1_N_608: Std_logic;
    signal uForth_cpu1_N_607: Std_logic;
    signal uForth_cpu1_p_4_21: Std_logic;
    signal uForth_cpu1_p_4_20: Std_logic;
    signal uForth_cpu1_N_610: Std_logic;
    signal uForth_cpu1_N_609: Std_logic;
    signal uForth_cpu1_p_4_23: Std_logic;
    signal uForth_cpu1_p_4_22: Std_logic;
    signal uForth_cpu1_N_612: Std_logic;
    signal uForth_cpu1_N_611: Std_logic;
    signal uForth_cpu1_p_4_25: Std_logic;
    signal uForth_cpu1_p_4_24: Std_logic;
    signal uForth_cpu1_N_614: Std_logic;
    signal uForth_cpu1_N_613: Std_logic;
    signal uForth_cpu1_p_4_27: Std_logic;
    signal uForth_cpu1_p_4_26: Std_logic;
    signal uForth_cpu1_N_617: Std_logic;
    signal uForth_cpu1_N_616: Std_logic;
    signal uForth_cpu1_p_4_30: Std_logic;
    signal uForth_cpu1_p_4_29: Std_logic;
    signal uForth_cpu1_N_723: Std_logic;
    signal uForth_cpu1_r_3_1: Std_logic;
    signal uForth_cpu1_r_3_0: Std_logic;
    signal uForth_cpu1_r_lm_1: Std_logic;
    signal uForth_cpu1_r_lm_0: Std_logic;
    signal uForth_cpu1_re: Std_logic;
    signal uForth_cpu1_r_3_3: Std_logic;
    signal uForth_cpu1_r_3_2: Std_logic;
    signal uForth_cpu1_r_lm_3: Std_logic;
    signal uForth_cpu1_r_lm_2: Std_logic;
    signal uForth_cpu1_r_3_5: Std_logic;
    signal uForth_cpu1_r_3_4: Std_logic;
    signal uForth_cpu1_r_lm_5: Std_logic;
    signal uForth_cpu1_r_lm_4: Std_logic;
    signal uForth_cpu1_r_3_7: Std_logic;
    signal uForth_cpu1_r_3_6: Std_logic;
    signal uForth_cpu1_r_lm_7: Std_logic;
    signal uForth_cpu1_r_lm_6: Std_logic;
    signal uForth_cpu1_r_3_9: Std_logic;
    signal uForth_cpu1_r_3_8: Std_logic;
    signal uForth_cpu1_r_lm_9: Std_logic;
    signal uForth_cpu1_r_lm_8: Std_logic;
    signal uForth_cpu1_r_3_11: Std_logic;
    signal uForth_cpu1_r_3_10: Std_logic;
    signal uForth_cpu1_r_lm_11: Std_logic;
    signal uForth_cpu1_r_lm_10: Std_logic;
    signal uForth_cpu1_r_3_13: Std_logic;
    signal uForth_cpu1_r_3_12: Std_logic;
    signal uForth_cpu1_r_lm_13: Std_logic;
    signal uForth_cpu1_r_lm_12: Std_logic;
    signal uForth_cpu1_r_3_15: Std_logic;
    signal uForth_cpu1_r_3_14: Std_logic;
    signal uForth_cpu1_r_lm_15: Std_logic;
    signal uForth_cpu1_r_lm_14: Std_logic;
    signal uForth_cpu1_r_3_17: Std_logic;
    signal uForth_cpu1_r_3_16: Std_logic;
    signal uForth_cpu1_r_lm_17: Std_logic;
    signal uForth_cpu1_r_lm_16: Std_logic;
    signal uForth_cpu1_r_3_19: Std_logic;
    signal uForth_cpu1_r_3_18: Std_logic;
    signal uForth_cpu1_r_lm_19: Std_logic;
    signal uForth_cpu1_r_lm_18: Std_logic;
    signal uForth_cpu1_r_3_21: Std_logic;
    signal uForth_cpu1_r_3_20: Std_logic;
    signal uForth_cpu1_r_lm_21: Std_logic;
    signal uForth_cpu1_r_lm_20: Std_logic;
    signal uForth_cpu1_r_3_23: Std_logic;
    signal uForth_cpu1_r_3_22: Std_logic;
    signal uForth_cpu1_r_lm_23: Std_logic;
    signal uForth_cpu1_r_lm_22: Std_logic;
    signal uForth_cpu1_r_3_25: Std_logic;
    signal uForth_cpu1_r_3_24: Std_logic;
    signal uForth_cpu1_r_lm_25: Std_logic;
    signal uForth_cpu1_r_lm_24: Std_logic;
    signal uForth_cpu1_r_3_27: Std_logic;
    signal uForth_cpu1_r_3_26: Std_logic;
    signal uForth_cpu1_r_lm_27: Std_logic;
    signal uForth_cpu1_r_lm_26: Std_logic;
    signal uForth_cpu1_r_3_29: Std_logic;
    signal uForth_cpu1_r_3_28: Std_logic;
    signal uForth_cpu1_r_lm_29: Std_logic;
    signal uForth_cpu1_r_lm_28: Std_logic;
    signal uForth_cpu1_r_3_31: Std_logic;
    signal uForth_cpu1_r_3_30: Std_logic;
    signal uForth_cpu1_r_lm_31: Std_logic;
    signal uForth_cpu1_r_lm_30: Std_logic;
    signal uForth_cpu1_pload17: Std_logic;
    signal uForth_cpu1_un61_r_z: Std_logic;
    signal uForth_cpu1_r_3_sm0: Std_logic;
    signal uForth_cpu1_r_3_m0_32: Std_logic;
    signal uForth_cpu1_r_lm_32: Std_logic;
    signal uForth_cpu1_N_871: Std_logic;
    signal uForth_cpu1_r_stackro_1: Std_logic;
    signal uForth_cpu1_r_stackro_0: Std_logic;
    signal uForth_cpu1_N_870: Std_logic;
    signal uForth_cpu1_fb_0_59: Std_logic;
    signal uForth_cpu1_fb_0_58: Std_logic;
    signal uForth_cpu1_r_stackro_3: Std_logic;
    signal uForth_cpu1_N_873: Std_logic;
    signal uForth_cpu1_r_stackro_2: Std_logic;
    signal uForth_cpu1_N_872: Std_logic;
    signal uForth_cpu1_fb_0_61: Std_logic;
    signal uForth_cpu1_fb_0_60: Std_logic;
    signal uForth_cpu1_N_164: Std_logic;
    signal uForth_cpu1_r_stackro_5: Std_logic;
    signal uForth_cpu1_r_stackro_4: Std_logic;
    signal uForth_cpu1_N_874: Std_logic;
    signal uForth_cpu1_fb_0_50: Std_logic;
    signal uForth_cpu1_fb_0_62: Std_logic;
    signal uForth_cpu1_r_stackro_7: Std_logic;
    signal uForth_cpu1_N_875: Std_logic;
    signal uForth_cpu1_N_883: Std_logic;
    signal uForth_cpu1_r_stackro_6: Std_logic;
    signal uForth_cpu1_fb_0_52: Std_logic;
    signal uForth_cpu1_fb_0_51: Std_logic;
    signal uForth_cpu1_N_162: Std_logic;
    signal uForth_cpu1_r_stackro_9: Std_logic;
    signal uForth_cpu1_r_stackro_8: Std_logic;
    signal uForth_cpu1_N_163: Std_logic;
    signal uForth_cpu1_fb_0_54: Std_logic;
    signal uForth_cpu1_fb_0_53: Std_logic;
    signal uForth_cpu1_r_stackro_11: Std_logic;
    signal uForth_cpu1_N_876: Std_logic;
    signal uForth_cpu1_r_stackro_10: Std_logic;
    signal uForth_cpu1_N_161: Std_logic;
    signal uForth_cpu1_fb_0_56: Std_logic;
    signal uForth_cpu1_fb_0_55: Std_logic;
    signal uForth_cpu1_N_878: Std_logic;
    signal uForth_cpu1_r_stackro_13: Std_logic;
    signal uForth_cpu1_r_stackro_12: Std_logic;
    signal uForth_cpu1_N_877: Std_logic;
    signal uForth_cpu1_fb_0_43: Std_logic;
    signal uForth_cpu1_fb_0_57: Std_logic;
    signal uForth_cpu1_N_160: Std_logic;
    signal uForth_cpu1_r_stackro_15: Std_logic;
    signal uForth_cpu1_r_stackro_14: Std_logic;
    signal uForth_cpu1_N_884: Std_logic;
    signal uForth_cpu1_fb_0_45: Std_logic;
    signal uForth_cpu1_fb_0_44: Std_logic;
    signal uForth_cpu1_N_886: Std_logic;
    signal uForth_cpu1_r_stackro_17: Std_logic;
    signal uForth_cpu1_r_stackro_16: Std_logic;
    signal uForth_cpu1_N_885: Std_logic;
    signal uForth_cpu1_fb_0_47: Std_logic;
    signal uForth_cpu1_fb_0_46: Std_logic;
    signal uForth_cpu1_r_stackro_19: Std_logic;
    signal uForth_cpu1_N_879: Std_logic;
    signal uForth_cpu1_N_159: Std_logic;
    signal uForth_cpu1_r_stackro_18: Std_logic;
    signal uForth_cpu1_fb_0_49: Std_logic;
    signal uForth_cpu1_fb_0_48: Std_logic;
    signal uForth_cpu1_r_stackro_21: Std_logic;
    signal uForth_cpu1_N_881: Std_logic;
    signal uForth_cpu1_r_stackro_20: Std_logic;
    signal uForth_cpu1_N_880: Std_logic;
    signal uForth_cpu1_fb_0_36: Std_logic;
    signal uForth_cpu1_fb_0_35: Std_logic;
    signal uForth_cpu1_N_158: Std_logic;
    signal uForth_cpu1_r_stackro_23: Std_logic;
    signal uForth_cpu1_r_stackro_22: Std_logic;
    signal uForth_cpu1_N_887: Std_logic;
    signal uForth_cpu1_fb_0_38: Std_logic;
    signal uForth_cpu1_fb_0_37: Std_logic;
    signal uForth_cpu1_N_141: Std_logic;
    signal uForth_cpu1_r_stackro_25: Std_logic;
    signal uForth_cpu1_r_stackro_24: Std_logic;
    signal uForth_cpu1_N_157: Std_logic;
    signal uForth_cpu1_fb_0_40: Std_logic;
    signal uForth_cpu1_fb_0_39: Std_logic;
    signal uForth_cpu1_N_882: Std_logic;
    signal uForth_cpu1_r_stackro_27: Std_logic;
    signal uForth_cpu1_N_156: Std_logic;
    signal uForth_cpu1_r_stackro_26: Std_logic;
    signal uForth_cpu1_fb_0_42: Std_logic;
    signal uForth_cpu1_fb_0_41: Std_logic;
    signal uForth_cpu1_N_155: Std_logic;
    signal uForth_cpu1_r_stackro_29: Std_logic;
    signal uForth_cpu1_r_stackro_28: Std_logic;
    signal uForth_cpu1_N_888: Std_logic;
    signal uForth_cpu1_fb_0_32: Std_logic;
    signal uForth_cpu1_fb_0_31: Std_logic;
    signal uForth_cpu1_N_889: Std_logic;
    signal uForth_cpu1_r_stackro_31: Std_logic;
    signal uForth_cpu1_N_154: Std_logic;
    signal uForth_cpu1_r_stackro_30: Std_logic;
    signal uForth_cpu1_fb_0_34: Std_logic;
    signal uForth_cpu1_fb_0_33: Std_logic;
    signal uForth_cpu1_t_in_sn_N_41: Std_logic;
    signal uForth_cpu1_code_0: Std_logic;
    signal uForth_cpu1_pload37: Std_logic;
    signal uForth_cpu1_un1_rp_0: Std_logic;
    signal uForth_cpu1_s_stackro_1: Std_logic;
    signal uForth_cpu1_N_925: Std_logic;
    signal uForth_cpu1_s_stackro_0: Std_logic;
    signal uForth_cpu1_N_924: Std_logic;
    signal uForth_cpu1_fb_0_27: Std_logic;
    signal uForth_cpu1_fb_0_26: Std_logic;
    signal uForth_cpu1_N_927: Std_logic;
    signal uForth_cpu1_s_stackro_3: Std_logic;
    signal uForth_cpu1_s_stackro_2: Std_logic;
    signal uForth_cpu1_N_926: Std_logic;
    signal uForth_cpu1_fb_0_29: Std_logic;
    signal uForth_cpu1_fb_0_28: Std_logic;
    signal uForth_cpu1_N_950: Std_logic;
    signal uForth_cpu1_s_stackro_5: Std_logic;
    signal uForth_cpu1_s_stackro_4: Std_logic;
    signal uForth_cpu1_N_951: Std_logic;
    signal uForth_cpu1_fb_0_18: Std_logic;
    signal uForth_cpu1_fb_0_30: Std_logic;
    signal uForth_cpu1_s_stackro_7: Std_logic;
    signal uForth_cpu1_N_928: Std_logic;
    signal uForth_cpu1_s_stackro_6: Std_logic;
    signal uForth_cpu1_N_932: Std_logic;
    signal uForth_cpu1_fb_0_20: Std_logic;
    signal uForth_cpu1_fb_0_19: Std_logic;
    signal uForth_cpu1_N_949: Std_logic;
    signal uForth_cpu1_s_stackro_9: Std_logic;
    signal uForth_cpu1_s_stackro_8: Std_logic;
    signal uForth_cpu1_N_933: Std_logic;
    signal uForth_cpu1_fb_0_22: Std_logic;
    signal uForth_cpu1_fb_0_21: Std_logic;
    signal uForth_cpu1_N_929: Std_logic;
    signal uForth_cpu1_s_stackro_11: Std_logic;
    signal uForth_cpu1_N_934: Std_logic;
    signal uForth_cpu1_s_stackro_10: Std_logic;
    signal uForth_cpu1_fb_0_24: Std_logic;
    signal uForth_cpu1_fb_0_23: Std_logic;
    signal uForth_cpu1_N_149: Std_logic;
    signal uForth_cpu1_s_stackro_13: Std_logic;
    signal uForth_cpu1_s_stackro_12: Std_logic;
    signal uForth_cpu1_N_930: Std_logic;
    signal uForth_cpu1_fb_0_11: Std_logic;
    signal uForth_cpu1_fb_0_25: Std_logic;
    signal uForth_cpu1_N_150: Std_logic;
    signal uForth_cpu1_s_stackro_15: Std_logic;
    signal uForth_cpu1_s_stackro_14: Std_logic;
    signal uForth_cpu1_N_935: Std_logic;
    signal uForth_cpu1_fb_0_13: Std_logic;
    signal uForth_cpu1_fb_0_12: Std_logic;
    signal uForth_cpu1_s_stackro_17: Std_logic;
    signal uForth_cpu1_N_937: Std_logic;
    signal uForth_cpu1_s_stackro_16: Std_logic;
    signal uForth_cpu1_N_936: Std_logic;
    signal uForth_cpu1_fb_0_15: Std_logic;
    signal uForth_cpu1_fb_0_14: Std_logic;
    signal uForth_cpu1_N_948: Std_logic;
    signal uForth_cpu1_s_stackro_19: Std_logic;
    signal uForth_cpu1_s_stackro_18: Std_logic;
    signal uForth_cpu1_N_938: Std_logic;
    signal uForth_cpu1_fb_0_17: Std_logic;
    signal uForth_cpu1_fb_0_16: Std_logic;
    signal uForth_cpu1_N_939: Std_logic;
    signal uForth_cpu1_s_stackro_21: Std_logic;
    signal uForth_cpu1_s_stackro_20: Std_logic;
    signal uForth_cpu1_N_947: Std_logic;
    signal uForth_cpu1_fb_0_4: Std_logic;
    signal uForth_cpu1_fb_0_3: Std_logic;
    signal uForth_cpu1_s_stackro_23: Std_logic;
    signal uForth_cpu1_N_151: Std_logic;
    signal uForth_cpu1_s_stackro_22: Std_logic;
    signal uForth_cpu1_N_940: Std_logic;
    signal uForth_cpu1_fb_0_6: Std_logic;
    signal uForth_cpu1_fb_0_5: Std_logic;
    signal uForth_cpu1_s_stackro_25: Std_logic;
    signal uForth_cpu1_N_942: Std_logic;
    signal uForth_cpu1_s_stackro_24: Std_logic;
    signal uForth_cpu1_N_941: Std_logic;
    signal uForth_cpu1_fb_0_8: Std_logic;
    signal uForth_cpu1_fb_0_7: Std_logic;
    signal uForth_cpu1_N_152: Std_logic;
    signal uForth_cpu1_s_stackro_27: Std_logic;
    signal uForth_cpu1_s_stackro_26: Std_logic;
    signal uForth_cpu1_N_943: Std_logic;
    signal uForth_cpu1_fb_0_10: Std_logic;
    signal uForth_cpu1_fb_0_9: Std_logic;
    signal uForth_cpu1_N_153: Std_logic;
    signal uForth_cpu1_s_stackro_29: Std_logic;
    signal uForth_cpu1_N_944: Std_logic;
    signal uForth_cpu1_s_stackro_28: Std_logic;
    signal uForth_cpu1_fb_0_0: Std_logic;
    signal uForth_cpu1_fb_0: Std_logic;
    signal uForth_cpu1_N_931: Std_logic;
    signal uForth_cpu1_s_stackro_31: Std_logic;
    signal uForth_cpu1_N_945: Std_logic;
    signal uForth_cpu1_s_stackro_30: Std_logic;
    signal uForth_cpu1_fb_0_2: Std_logic;
    signal uForth_cpu1_fb_0_1: Std_logic;
    signal uForth_cpu1_slot_5_2: Std_logic;
    signal uForth_cpu1_slot_5_1: Std_logic;
    signal uForth_cpu1_slot_fast_1: Std_logic;
    signal uForth_cpu1_slot_fast_0: Std_logic;
    signal uForth_cpu1_slot_5_fast_1: Std_logic;
    signal uForth_cpu1_slot_5_fast_0: Std_logic;
    signal uForth_cpu1_N_13065_i: Std_logic;
    signal uForth_cpu1_N_77: Std_logic;
    signal uForth_cpu1_code_2: Std_logic;
    signal uForth_cpu1_code_3_S: Std_logic;
    signal uForth_cpu1_N_18: Std_logic;
    signal uForth_cpu1_un1_sp_0: Std_logic;
    signal uForth_cpu1_N_514: Std_logic;
    signal uForth_cpu1_N_549: Std_logic;
    signal uForth_cpu1_t_in_32: Std_logic;
    signal uForth_cpu1_pload33: Std_logic;
    signal uForth_cpu1_rp1_pipe_5_RNO: Std_logic;
    signal uForth_cpu1_un1_spopp_4: Std_logic;
    signal uForth_cpu1_un1_sp_1_d: Std_logic;
    signal uForth_cpu1_code_0_S: Std_logic;
    signal uForth_cpu1_t_in_sn_N_5: Std_logic;
    signal uForth_cpu1_t_in_0: Std_logic;
    signal uForth_cpu1_t_in_s_2: Std_logic;
    signal uForth_cpu1_code_4: Std_logic;
    signal uForth_cpu1_N_447: Std_logic;
    signal uForth_cpu1_t_in_d_0: Std_logic;
    signal uForth_cpu1_t_in_sn_N_6: Std_logic;
    signal uForth_cpu1_t_in_2: Std_logic;
    signal uForth_cpu1_N_449_0: Std_logic;
    signal uForth_cpu1_t_in_d_2: Std_logic;
    signal uForth_cpu1_N_450: Std_logic;
    signal uForth_cpu1_N_383: Std_logic;
    signal uForth_cpu1_N_416: Std_logic;
    signal uForth_cpu1_t_in_3: Std_logic;
    signal uForth_cpu1_N_319: Std_logic;
    signal uForth_cpu1_t_in_d_0_6: Std_logic;
    signal uForth_cpu1_N_486: Std_logic;
    signal uForth_cpu1_N_521: Std_logic;
    signal uForth_cpu1_t_in_6: Std_logic;
    signal uForth_cpu1_t_in_4: Std_logic;
    signal uForth_cpu1_t_in_5: Std_logic;
    signal uForth_cpu1_N_452: Std_logic;
    signal uForth_cpu1_t_in_d_5: Std_logic;
    signal uForth_cpu1_t_in_7: Std_logic;
    signal uForth_cpu1_N_454: Std_logic;
    signal uForth_cpu1_t_in_d_7: Std_logic;
    signal uForth_cpu1_t_in_0_1_8: Std_logic;
    signal uForth_cpu1_t_in_10_d_8: Std_logic;
    signal uForth_cpu1_N_421: Std_logic;
    signal uForth_cpu1_t_in_8: Std_logic;
    signal uForth_cpu1_N_389: Std_logic;
    signal uForth_cpu1_N_456: Std_logic;
    signal uForth_cpu1_N_422: Std_logic;
    signal uForth_cpu1_t_in_9: Std_logic;
    signal uForth_cpu1_N_457: Std_logic;
    signal uForth_cpu1_N_390: Std_logic;
    signal uForth_cpu1_N_423: Std_logic;
    signal uForth_cpu1_t_in_10: Std_logic;
    signal uForth_cpu1_N_458: Std_logic;
    signal uForth_cpu1_N_391: Std_logic;
    signal uForth_cpu1_N_424: Std_logic;
    signal uForth_cpu1_t_in_11: Std_logic;
    signal uForth_cpu1_N_392: Std_logic;
    signal uForth_cpu1_N_359: Std_logic;
    signal uForth_cpu1_t_in_12: Std_logic;
    signal uForth_cpu1_t_in_11_s_12: Std_logic;
    signal uForth_cpu1_N_494: Std_logic;
    signal uForth_cpu1_N_529: Std_logic;
    signal uForth_cpu1_t_in_13: Std_logic;
    signal uForth_cpu1_N_460: Std_logic;
    signal uForth_cpu1_t_in_d_13: Std_logic;
    signal uForth_cpu1_t_in_14: Std_logic;
    signal uForth_cpu1_N_461: Std_logic;
    signal uForth_cpu1_t_in_d_14: Std_logic;
    signal uForth_cpu1_N_395: Std_logic;
    signal uForth_cpu1_N_362: Std_logic;
    signal uForth_cpu1_t_in_15: Std_logic;
    signal uForth_cpu1_N_497: Std_logic;
    signal uForth_cpu1_N_532: Std_logic;
    signal uForth_cpu1_N_534: Std_logic;
    signal uForth_cpu1_N_499: Std_logic;
    signal uForth_cpu1_N_533: Std_logic;
    signal uForth_cpu1_N_498: Std_logic;
    signal uForth_cpu1_t_in_17: Std_logic;
    signal uForth_cpu1_t_in_16: Std_logic;
    signal uForth_cpu1_N_536: Std_logic;
    signal uForth_cpu1_N_501: Std_logic;
    signal uForth_cpu1_N_500: Std_logic;
    signal uForth_cpu1_N_535: Std_logic;
    signal uForth_cpu1_t_in_19: Std_logic;
    signal uForth_cpu1_t_in_18: Std_logic;
    signal uForth_cpu1_N_539: Std_logic;
    signal uForth_cpu1_N_504: Std_logic;
    signal uForth_cpu1_N_502: Std_logic;
    signal uForth_cpu1_N_537: Std_logic;
    signal uForth_cpu1_t_in_22: Std_logic;
    signal uForth_cpu1_t_in_20: Std_logic;
    signal uForth_cpu1_t_in_21: Std_logic;
    signal uForth_cpu1_N_468: Std_logic;
    signal uForth_cpu1_t_in_d_21: Std_logic;
    signal uForth_cpu1_t_in_23: Std_logic;
    signal uForth_cpu1_N_470: Std_logic;
    signal uForth_cpu1_t_in_d_23: Std_logic;
    signal uForth_cpu1_N_507: Std_logic;
    signal uForth_cpu1_N_542: Std_logic;
    signal uForth_cpu1_N_541: Std_logic;
    signal uForth_cpu1_N_506: Std_logic;
    signal uForth_cpu1_t_in_25: Std_logic;
    signal uForth_cpu1_t_in_24: Std_logic;
    signal uForth_cpu1_N_545: Std_logic;
    signal uForth_cpu1_N_510: Std_logic;
    signal uForth_cpu1_N_508: Std_logic;
    signal uForth_cpu1_N_543: Std_logic;
    signal uForth_cpu1_t_in_28: Std_logic;
    signal uForth_cpu1_t_in_26: Std_logic;
    signal uForth_cpu1_t_in_27: Std_logic;
    signal uForth_cpu1_N_474: Std_logic;
    signal uForth_cpu1_t_in_d_27: Std_logic;
    signal uForth_cpu1_t_in_29: Std_logic;
    signal uForth_cpu1_N_476: Std_logic;
    signal uForth_cpu1_t_in_d_29: Std_logic;
    signal uForth_cpu1_N_548: Std_logic;
    signal uForth_cpu1_N_513: Std_logic;
    signal uForth_cpu1_N_547: Std_logic;
    signal uForth_cpu1_N_512: Std_logic;
    signal uForth_cpu1_t_in_31: Std_logic;
    signal uForth_cpu1_t_in_30: Std_logic;
    signal uForth_cpu1_N_589: Std_logic;
    signal uForth_cpu1_N_587: Std_logic;
    signal uForth_cpu1_p_4_2: Std_logic;
    signal uForth_cpu1_p_4_0: Std_logic;
    signal uForth_cpu1_N_615: Std_logic;
    signal uForth_cpu1_N_591: Std_logic;
    signal uForth_cpu1_p_4_28: Std_logic;
    signal uForth_cpu1_p_4_4: Std_logic;
    signal uForth_cpu1_N_618: Std_logic;
    signal uForth_cpu1_p_4_31: Std_logic;
    signal uForth_uart1_DatRx_1: Std_logic;
    signal uForth_uart1_DatRx_0: Std_logic;
    signal uForth_uart1_TrgRx: Std_logic;
    signal uForth_uart1_DatRxB_0: Std_logic;
    signal uForth_uart1_DatRxB_1: Std_logic;
    signal uForth_uart1_DatRx_3: Std_logic;
    signal uForth_uart1_DatRx_2: Std_logic;
    signal uForth_uart1_DatRxB_2: Std_logic;
    signal uForth_uart1_DatRxB_3: Std_logic;
    signal uForth_uart1_DatRx_5: Std_logic;
    signal uForth_uart1_DatRx_4: Std_logic;
    signal uForth_uart1_DatRxB_4: Std_logic;
    signal uForth_uart1_DatRxB_5: Std_logic;
    signal uForth_uart1_DatRx_7: Std_logic;
    signal uForth_uart1_DatRx_6: Std_logic;
    signal uForth_uart1_DatRxB_6: Std_logic;
    signal uForth_uart1_DatRxB_7: Std_logic;
    signal uForth_uart1_uRx_XDat_1: Std_logic;
    signal uForth_uart1_uRx_XDat_0: Std_logic;
    signal uForth_uart1_uRx_un58_ce16: Std_logic;
    signal uForth_uart1_uRx_XDat_3: Std_logic;
    signal uForth_uart1_uRx_XDat_2: Std_logic;
    signal uForth_uart1_uRx_XDat_5: Std_logic;
    signal uForth_uart1_uRx_XDat_4: Std_logic;
    signal uForth_uart1_uRx_XDat_7: Std_logic;
    signal uForth_uart1_uRx_XDat_6: Std_logic;
    signal uForth_uart1_TxEn: Std_logic;
    signal uForth_uart1_DatTx_0: Std_logic;
    signal uForth_uart1_DatTx_1: Std_logic;
    signal uForth_uart1_DatTx_2: Std_logic;
    signal uForth_uart1_DatTx_3: Std_logic;
    signal uForth_uart1_DatTx_4: Std_logic;
    signal uForth_uart1_DatTx_5: Std_logic;
    signal uForth_uart1_DatTx_6: Std_logic;
    signal uForth_uart1_DatTx_7: Std_logic;
    signal uForth_uart1_TrgTx: Std_logic;
    signal uForth_uart1_uTx_un2lto7_i_a4_0: Std_logic;
    signal uForth_uart1_uTx_N_267: Std_logic;
    signal uForth_uart1_uTx_N_270: Std_logic;
    signal uForth_uart1_uTx_Cnt_5: Std_logic;
    signal uForth_uart1_TxEmpty: Std_logic;
    signal uForth_uart1_uTx_N_263_i: Std_logic;
    signal uForth_uart1_uTx_fb_0: Std_logic;
    signal uForth_uart1_uRx_Rx0: Std_logic;
    signal uForth_uart1_uRx_RcvState: Std_logic;
    signal uForth_uart1_uRx_Rx1: Std_logic;
    signal uForth_uart1_uRx_RcvState_en_0: Std_logic;
    signal uForth_uart1_uRx_N_282: Std_logic;
    signal uForth_uart1_uRx_N_285: Std_logic;
    signal uForth_uart1_uRx_N_283: Std_logic;
    signal uForth_uart1_uRx_N_281: Std_logic;
    signal uForth_uart1_uRx_N_275_i: Std_logic;
    signal uForth_uart1_uRx_N_276_i: Std_logic;
    signal uForth_uart1_uRx_N_288_i: Std_logic;
    signal uForth_uart1_uRx_N_284: Std_logic;
    signal uForth_uart1_uRx_N_273_i: Std_logic;
    signal uForth_uart1_uRx_N_274_i: Std_logic;
    signal uForth_uart1_uRx_N_31: Std_logic;
    signal uForth_uart1_uRx_N_272_i: Std_logic;
    signal uForth_uart1_uRx_N_15_i: Std_logic;
    signal uForth_uart1_uRx_N_279: Std_logic;
    signal uForth_uart1_uRx_N_271_i: Std_logic;
    signal uForth_uart1_uRx_XDat_RNO_7: Std_logic;
    signal uForth_uart1_uTx_Cnt_0: Std_logic;
    signal uForth_uart1_uTx_Cnt_1: Std_logic;
    signal uForth_uart1_uTx_un1_ce16: Std_logic;
    signal uForth_uart1_uTx_Cnt_4_1: Std_logic;
    signal uForth_uart1_uTx_Cnt_4_0: Std_logic;
    signal uForth_uart1_uTx_un1_Cnt_c2: Std_logic;
    signal uForth_uart1_uTx_Cnt_2: Std_logic;
    signal uForth_uart1_uTx_Cnt_3: Std_logic;
    signal uForth_uart1_uTx_Cnt_4_3: Std_logic;
    signal uForth_uart1_uTx_Cnt_4_2: Std_logic;
    signal uForth_uart1_uTx_un1_Cnt_c4: Std_logic;
    signal uForth_uart1_uTx_Cnt_4: Std_logic;
    signal uForth_uart1_uTx_Cnt_4_5: Std_logic;
    signal uForth_uart1_uTx_Cnt_4_4: Std_logic;
    signal uForth_uart1_uTx_un1_Cnt_c6: Std_logic;
    signal uForth_uart1_uTx_Cnt_6: Std_logic;
    signal uForth_uart1_uTx_Cnt_7: Std_logic;
    signal uForth_uart1_uTx_Cnt_4_7: Std_logic;
    signal uForth_uart1_uTx_Cnt_4_6: Std_logic;
    signal uForth_uart1_uTx_XDat_0: Std_logic;
    signal uForth_uart1_uTx_XDat_1: Std_logic;
    signal uForth_uart1_uTx_XDat_2: Std_logic;
    signal uForth_uart1_uTx_XDat_3: Std_logic;
    signal uForth_uart1_uTx_XDat_4: Std_logic;
    signal uForth_uart1_uTx_XDat_5: Std_logic;
    signal uForth_uart1_uTx_XDat_6: Std_logic;
    signal uForth_uart1_uTx_XDat_7: Std_logic;
    signal uMaster_CmdState_1: Std_logic;
    signal uMaster_CmdState_0: Std_logic;
    signal uMaster_CmdStateD_0: Std_logic;
    signal uMaster_CmdStateD_1: Std_logic;
    signal N_598: Std_logic;
    signal addr_RNIR36J1_0_2: Std_logic;
    signal un2_i2ctrg_i: Std_logic;
    signal uMaster_lTrg_1: Std_logic;
    signal uMaster_un3_stated: Std_logic;
    signal uMaster_DeviceIdR_4: Std_logic;
    signal uMaster_fb_0: Std_logic;
    signal uMaster_FifoEmpty: Std_logic;
    signal addr_RNIR36J1_1_2: Std_logic;
    signal uMaster_FifoFull: Std_logic;
    signal uMaster_uFifoRxRaw_empty_d: Std_logic;
    signal uMaster_un12_fiford_0: Std_logic;
    signal uMaster_uFifoRxRaw_full_d: Std_logic;
    signal uMaster_StateD_0: Std_logic;
    signal uMaster_N_180: Std_logic;
    signal uMaster_I2cTrgDatWc_3: Std_logic;
    signal uMaster_N_546: Std_logic;
    signal uMaster_N_547: Std_logic;
    signal uMaster_I2cTrgDatWc_i: Std_logic;
    signal uMaster_N_577: Std_logic;
    signal uMaster_I2cTrgDatW: Std_logic;
    signal uMaster_N_481: Std_logic;
    signal uMaster_StateD_1: Std_logic;
    signal uMaster_I2cTrgStart_RNO_0: Std_logic;
    signal uMaster_N_616: Std_logic;
    signal uMaster_I2cTrgStartc_i: Std_logic;
    signal uMaster_I2cTrgStart: Std_logic;
    signal uMaster_I2cTrgStopc_i_i: Std_logic;
    signal uMaster_I2cTrgStop: Std_logic;
    signal uMaster_uDevice_DatSrW_3_i_0_0: Std_logic;
    signal uMaster_State_11_0_0_84_i_0: Std_logic;
    signal uMaster_lTrg_1_0_a2_RNINNJ53: Std_logic;
    signal uMaster_StateD_2: Std_logic;
    signal uMaster_StateD_3: Std_logic;
    signal uMaster_N_561: Std_logic;
    signal uMaster_N_183: Std_logic;
    signal uMaster_N_458_i_1: Std_logic;
    signal uMaster_State_11_0_i_2_1_0: Std_logic;
    signal uMaster_N_594: Std_logic;
    signal uMaster_N_459_i: Std_logic;
    signal uMaster_N_458_i: Std_logic;
    signal uMaster_un80_state: Std_logic;
    signal uMaster_State_11_0_0_a2_1_3: Std_logic;
    signal uMaster_State_11_0_0_tz_0_3: Std_logic;
    signal uMaster_State_11_0_0_84_i_1: Std_logic;
    signal uMaster_State_11_3: Std_logic;
    signal uMaster_N_460_i: Std_logic;
    signal uMaster_i2ctrgstop2_i_1_0: Std_logic;
    signal uMaster_N_457_i: Std_logic;
    signal uMaster_StopVal_en_0: Std_logic;
    signal uMaster_StopVal: Std_logic;
    signal uMaster_lAddress_0: Std_logic;
    signal uMaster_lAddress_1: Std_logic;
    signal uMaster_lAddress_2: Std_logic;
    signal uMaster_lAddress_3: Std_logic;
    signal uMaster_lAddress_4: Std_logic;
    signal uMaster_lAddress_5: Std_logic;
    signal uMaster_lAddress_6: Std_logic;
    signal uMaster_lAddress_7: Std_logic;
    signal uMaster_uDevice_un13_NE_1: Std_logic;
    signal uMaster_uDevice_un13_NE_0: Std_logic;
    signal uMaster_uDevice_CntDly_4_1: Std_logic;
    signal uMaster_uDevice_CntDly_4_0: Std_logic;
    signal uMaster_uDevice_CntDly_4_3: Std_logic;
    signal uMaster_uDevice_CntDly_4_2: Std_logic;
    signal uMaster_uDevice_CntDly_4_5: Std_logic;
    signal uMaster_uDevice_CntDly_4_4: Std_logic;
    signal uMaster_uDevice_CntDly_4_7: Std_logic;
    signal uMaster_uDevice_CntDly_4_6: Std_logic;
    signal uMaster_uDevice_N_136_i: Std_logic;
    signal uMaster_uDevice_DatSrW_3_0_0_1: Std_logic;
    signal uMaster_N_582: Std_logic;
    signal uMaster_uDevice_N_537: Std_logic;
    signal uMaster_uDevice_DatSrW_3_1: Std_logic;
    signal uMaster_uDevice_N_455_i: Std_logic;
    signal uMaster_uDevice_un17_stated: Std_logic;
    signal uMaster_uDevice_DatSrW_0: Std_logic;
    signal uMaster_uDevice_DatSrW_1: Std_logic;
    signal uMaster_uDevice_DatSrW_3_0_0_3: Std_logic;
    signal uMaster_uDevice_DatSrW_3_0_0_2: Std_logic;
    signal uMaster_uDevice_DatSrW_3_3: Std_logic;
    signal uMaster_uDevice_DatSrW_3_2: Std_logic;
    signal uMaster_uDevice_DatSrW_2: Std_logic;
    signal uMaster_uDevice_DatSrW_3: Std_logic;
    signal uMaster_uDevice_N_525: Std_logic;
    signal uMaster_uDevice_N_453_i_1: Std_logic;
    signal uMaster_uDevice_N_590: Std_logic;
    signal uMaster_uDevice_N_452_i_1: Std_logic;
    signal uMaster_uDevice_N_453_i: Std_logic;
    signal uMaster_uDevice_N_452_i: Std_logic;
    signal uMaster_uDevice_DatSrW_4: Std_logic;
    signal uMaster_uDevice_DatSrW_5: Std_logic;
    signal uMaster_uDevice_DatSrW_3_0_0_7: Std_logic;
    signal uMaster_uDevice_N_454_i_1: Std_logic;
    signal uMaster_uDevice_DatSrW_3_7: Std_logic;
    signal uMaster_uDevice_N_454_i: Std_logic;
    signal uMaster_uDevice_DatSrW_6: Std_logic;
    signal uMaster_uDevice_DatSrW_7: Std_logic;
    signal uMaster_uDevice_un15_cntdly_4: Std_logic;
    signal uMaster_uDevice_un15_cntdly_3: Std_logic;
    signal uMaster_uDevice_un15_cntdly: Std_logic;
    signal uMaster_uDevice_Dly: Std_logic;
    signal uMaster_uDevice_NumClk_1: Std_logic;
    signal uMaster_uDevice_un1_NumClk_1_c1: Std_logic;
    signal uMaster_uDevice_StateD_0: Std_logic;
    signal uMaster_uDevice_State_0_3: Std_logic;
    signal uMaster_uDevice_NumClk_0: Std_logic;
    signal uMaster_uDevice_N_189: Std_logic;
    signal uMaster_uDevice_NumClk_2_1: Std_logic;
    signal uMaster_uDevice_NumClk_2_0: Std_logic;
    signal uMaster_uDevice_NumClk_97: Std_logic;
    signal uMaster_uDevice_NumClk_3: Std_logic;
    signal uMaster_uDevice_NumClk_2: Std_logic;
    signal uMaster_uDevice_NumClk_2_3: Std_logic;
    signal uMaster_uDevice_NumClk_2_2: Std_logic;
    signal uMaster_uDevice_State_0_0: Std_logic;
    signal uMaster_uDevice_State_4: Std_logic;
    signal uMaster_uDevice_State_8: Std_logic;
    signal uMaster_uDevice_N_156: Std_logic;
    signal uMaster_uDevice_State_9: Std_logic;
    signal uMaster_uDevice_State_0_1: Std_logic;
    signal uMaster_uDevice_State_5: Std_logic;
    signal uMaster_uDevice_N_216: Std_logic;
    signal uMaster_uDevice_N_214: Std_logic;
    signal uMaster_uDevice_StateD_1: Std_logic;
    signal uMaster_uDevice_State_2: Std_logic;
    signal uMaster_uDevice_State_6: Std_logic;
    signal uMaster_uDevice_N_190: Std_logic;
    signal uMaster_uDevice_N_204: Std_logic;
    signal uMaster_uDevice_StateD_2: Std_logic;
    signal uMaster_uDevice_StateD_3: Std_logic;
    signal uMaster_uDevice_N_114_i: Std_logic;
    signal uMaster_uDevice_N_110_i: Std_logic;
    signal uMaster_uDevice_State_7: Std_logic;
    signal uMaster_uDevice_N_118_i: Std_logic;
    signal uMaster_uDevice_N_116_i: Std_logic;
    signal uMaster_uDevice_N_540: Std_logic;
    signal uMaster_uDevice_N_511: Std_logic;
    signal uMaster_uDevice_N_157: Std_logic;
    signal uMaster_uDevice_N_122_i: Std_logic;
    signal uMaster_uDevice_N_120_i: Std_logic;
    signal uMaster_uDevice_State_10: Std_logic;
    signal uMaster_uDevice_N_513: Std_logic;
    signal uMaster_uDevice_N_542: Std_logic;
    signal uMaster_uDevice_State_nss_0: Std_logic;
    signal uMaster_uDevice_N_124_i: Std_logic;
    signal uMaster_uDevice_State_srsts_0_0_a2_1_1: Std_logic;
    signal uMaster_uDevice_N_163: Std_logic;
    signal uMaster_uDevice_State_nss_9: Std_logic;
    signal uMaster_uDevice_N_107_i: Std_logic;
    signal uMaster_I2cTrgDatR: Std_logic;
    signal uMaster_uDevice_N_244: Std_logic;
    signal uMaster_uDevice_N_112_i: Std_logic;
    signal uMaster_uDevice_N_224: Std_logic;
    signal uMaster_uDevice_N_477: Std_logic;
    signal uMaster_uDevice_lSda_cls: Std_logic;
    signal uMaster_uDevice_lSda_cl: Std_logic;
    signal uForth_un1_cpu_data_o_m1_27: Std_logic;
    signal uForth_un1_m2_0_a2_9_1: Std_logic;
    signal uForth_uart1_uTx_N_628: Std_logic;
    signal uForth_uart1_uTx_N_17: Std_logic;
    signal uForth_uart1_uTx_N_625: Std_logic;
    signal uForth_uart1_uTx_pGenDat_Tx_11: Std_logic;
    signal uForth_cpu1_N_709: Std_logic;
    signal uForth_cpu1_N_705: Std_logic;
    signal uForth_cpu1_N_699: Std_logic;
    signal uForth_cpu1_N_703: Std_logic;
    signal uForth_cpu1_decode_addr_sel_1: Std_logic;
    signal uForth_cpu1_s_stackror_12_0: Std_logic;
    signal uForth_cpu1_s_stackror_12: Std_logic;
    signal uForth_cpu1_N_367: Std_logic;
    signal uForth_cpu1_N_400: Std_logic;
    signal uForth_cpu1_N_410: Std_logic;
    signal uForth_cpu1_N_377: Std_logic;
    signal uForth_cpu1_N_351: Std_logic;
    signal uForth_cpu1_N_451: Std_logic;
    signal uForth_cpu1_N_371: Std_logic;
    signal uForth_cpu1_N_471: Std_logic;
    signal uForth_cpu1_N_363: Std_logic;
    signal uForth_cpu1_N_463: Std_logic;
    signal uForth_cpu1_N_364: Std_logic;
    signal uForth_cpu1_N_464: Std_logic;
    signal uForth_cpu1_N_365: Std_logic;
    signal uForth_cpu1_N_465: Std_logic;
    signal uForth_cpu1_N_366: Std_logic;
    signal uForth_cpu1_N_466: Std_logic;
    signal uForth_cpu1_N_372: Std_logic;
    signal uForth_cpu1_N_472: Std_logic;
    signal uForth_cpu1_N_369: Std_logic;
    signal uForth_cpu1_N_469: Std_logic;
    signal uForth_cpu1_N_373: Std_logic;
    signal uForth_cpu1_N_473: Std_logic;
    signal uForth_cpu1_N_378: Std_logic;
    signal uForth_cpu1_N_478: Std_logic;
    signal uForth_cpu1_N_375: Std_logic;
    signal uForth_cpu1_N_475: Std_logic;
    signal uForth_cpu1_r_stackror: Std_logic;
    signal uForth_cpu1_r_stackrx_18: Std_logic;
    signal uForth_cpu1_r_stackrx_23: Std_logic;
    signal uForth_cpu1_r_stackrx_8: Std_logic;
    signal uForth_cpu1_r_stackrx_29: Std_logic;
    signal uForth_cpu1_r_stackrx_31: Std_logic;
    signal uForth_cpu1_r_stackrx_30: Std_logic;
    signal uForth_cpu1_r_stackrx_28: Std_logic;
    signal uForth_cpu1_r_stackrx_27: Std_logic;
    signal uForth_cpu1_r_stackrx_26: Std_logic;
    signal uForth_cpu1_r_stackrx_25: Std_logic;
    signal uForth_cpu1_r_stackrx_24: Std_logic;
    signal uForth_cpu1_r_stackrx_22: Std_logic;
    signal uForth_cpu1_r_stackrx_21: Std_logic;
    signal uForth_cpu1_r_stackrx_20: Std_logic;
    signal uForth_cpu1_r_stackrx_19: Std_logic;
    signal uForth_cpu1_r_stackrx_17: Std_logic;
    signal uForth_cpu1_r_stackrx_16: Std_logic;
    signal uForth_cpu1_r_stackrx_15: Std_logic;
    signal uForth_cpu1_r_stackrx_14: Std_logic;
    signal uForth_cpu1_r_stackrx_13: Std_logic;
    signal uForth_cpu1_r_stackrx_12: Std_logic;
    signal uForth_cpu1_r_stackrx_11: Std_logic;
    signal uForth_cpu1_r_stackrx_10: Std_logic;
    signal uForth_cpu1_r_stackrx_9: Std_logic;
    signal uForth_cpu1_r_stackrx_7: Std_logic;
    signal uForth_cpu1_r_stackrx_6: Std_logic;
    signal uForth_cpu1_r_stackrx_5: Std_logic;
    signal uForth_cpu1_r_stackrx_4: Std_logic;
    signal uForth_cpu1_r_stackrx_3: Std_logic;
    signal uForth_cpu1_r_stackrx_2: Std_logic;
    signal uForth_cpu1_r_stackrx_1: Std_logic;
    signal uForth_cpu1_r_stackrx_0: Std_logic;
    signal uForth_cpu1_t_in_d_0_bm_1_6: Std_logic;
    signal uForth_cpu1_N_386: Std_logic;
    signal uForth_cpu1_N_523: Std_logic;
    signal uForth_cpu1_N_179: Std_logic;
    signal uForth_cpu1_N_247: Std_logic;
    signal uForth_cpu1_N_415: Std_logic;
    signal uForth_cpu1_N_252: Std_logic;
    signal uForth_cpu1_N_184: Std_logic;
    signal uForth_cpu1_N_420: Std_logic;
    signal uForth_cpu1_N_182: Std_logic;
    signal uForth_cpu1_N_250: Std_logic;
    signal uForth_cpu1_N_418: Std_logic;
    signal uForth_cpu1_N_266: Std_logic;
    signal uForth_cpu1_N_198: Std_logic;
    signal uForth_cpu1_N_434: Std_logic;
    signal uForth_cpu1_N_204: Std_logic;
    signal uForth_cpu1_N_272: Std_logic;
    signal uForth_cpu1_N_440: Std_logic;
    signal uForth_cpu1_N_268: Std_logic;
    signal uForth_cpu1_N_200: Std_logic;
    signal uForth_cpu1_N_436: Std_logic;
    signal uForth_cpu1_t_in_d_bm_1_0: Std_logic;
    signal uForth_cpu1_code_1: Std_logic;
    signal uForth_cpu1_N_413: Std_logic;
    signal uForth_cpu1_s_stack_0: Std_logic;
    signal uForth_cpu1_N_259: Std_logic;
    signal uForth_cpu1_N_191: Std_logic;
    signal uForth_cpu1_N_427: Std_logic;
    signal uForth_cpu1_N_274: Std_logic;
    signal uForth_cpu1_N_206: Std_logic;
    signal uForth_cpu1_N_442: Std_logic;
    signal uForth_cpu1_N_190: Std_logic;
    signal uForth_cpu1_N_258: Std_logic;
    signal uForth_cpu1_N_426: Std_logic;
    signal uForth_cpu1_N_381: Std_logic;
    signal uForth_cpu1_N_384: Std_logic;
    signal uForth_cpu1_N_388: Std_logic;
    signal uForth_cpu1_N_396: Std_logic;
    signal uForth_cpu1_N_397: Std_logic;
    signal uForth_cpu1_N_398: Std_logic;
    signal uForth_cpu1_N_399: Std_logic;
    signal uForth_cpu1_N_402: Std_logic;
    signal uForth_cpu1_N_404: Std_logic;
    signal uForth_cpu1_N_405: Std_logic;
    signal uForth_cpu1_N_406: Std_logic;
    signal uForth_cpu1_N_408: Std_logic;
    signal uForth_cpu1_N_411: Std_logic;
    signal uForth_cpu1_s_stack_32: Std_logic;
    signal uForth_cpu1_N_412: Std_logic;
    signal uForth_cpu1_N_479: Std_logic;
    signal uForth_cpu1_s_stackror_23: Std_logic;
    signal uForth_cpu1_s_stackror_21: Std_logic;
    signal uForth_cpu1_s_stackrx_32: Std_logic;
    signal uForth_cpu1_s_stackror_22: Std_logic;
    signal uForth_cpu1_N_223: Std_logic;
    signal uForth_cpu1_N_290: Std_logic;
    signal uForth_cpu1_N_226: Std_logic;
    signal uForth_cpu1_N_293: Std_logic;
    signal uForth_cpu1_N_7: Std_logic;
    signal uForth_cpu1_N_417: Std_logic;
    signal uForth_cpu1_N_419: Std_logic;
    signal uForth_cpu1_N_429: Std_logic;
    signal uForth_cpu1_N_430: Std_logic;
    signal uForth_cpu1_N_431: Std_logic;
    signal uForth_cpu1_N_432: Std_logic;
    signal uForth_cpu1_N_433: Std_logic;
    signal uForth_cpu1_N_435: Std_logic;
    signal uForth_cpu1_N_437: Std_logic;
    signal uForth_cpu1_N_438: Std_logic;
    signal uForth_cpu1_N_439: Std_logic;
    signal uForth_cpu1_N_441: Std_logic;
    signal uForth_cpu1_N_443: Std_logic;
    signal uForth_cpu1_N_444: Std_logic;
    signal uForth_cpu1_N_698: Std_logic;
    signal uForth_cpu1_N_696: Std_logic;
    signal uForth_cpu1_N_701: Std_logic;
    signal uForth_uart_data_o_6: Std_logic;
    signal uForth_un13_system_data_o_sn: Std_logic;
    signal uForth_memory_data_o_6: Std_logic;
    signal uForth_PeekDat_0_iv_0_0_2_6: Std_logic;
    signal uForth_PeekDat_0_iv_0_0_1_6: Std_logic;
    signal uForth_PeekDat_0_iv_0_0_0_6: Std_logic;
    signal uForth_uart_data_o_5: Std_logic;
    signal uForth_memory_data_o_5: Std_logic;
    signal uForth_PeekDat_0_iv_0_1_5: Std_logic;
    signal uForth_PeekDat_0_iv_0_2_5: Std_logic;
    signal uForth_a_RNIQ16I_29: Std_logic;
    signal uForth_un8_N_3_mux: Std_logic;
    signal uDvi_U_conf_un56_wed: Std_logic;
    signal uDvi_U_conf_un75_wed_0: Std_logic;
    signal uDvi_U_conf_un174_wed: Std_logic;
    signal uDvi_U_conf_g3_0: Std_logic;
    signal uDvi_U_conf_g1_0: Std_logic;
    signal uDvi_U_conf_dat0011_RNIQF6F7: Std_logic;
    signal uMaster_I2cTrgStopc_1: Std_logic;
    signal uMaster_N_170: Std_logic;
    signal uMaster_I2cTrgStopc_2: Std_logic;
    signal uForth_cpu1_r_stackror_51_tz_0: Std_logic;
    signal uForth_cpu1_N_921_tz: Std_logic;
    signal uDvi_U_conf_N_177: Std_logic;
    signal uDvi_U_conf_form_hss_cnst_0_a2_0_1_0_0: Std_logic;
    signal uDvi_U_conf_N_180: Std_logic;
    signal uDvi_U_conf_N_245: Std_logic;
    signal uDvi_U_conf_gen_N_13_mux_i_a0_7: Std_logic;
    signal uDvi_U_conf_un111_wed_0: Std_logic;
    signal uDvi_U_conf_un111_wed: Std_logic;
    signal uDvi_U_conf_un6_wed: Std_logic;
    signal uDvi_U_conf_un117_wed: Std_logic;
    signal uDvi_U_conf_form_hse_cnst_0_8: Std_logic;
    signal uDvi_U_conf_N_34_6: Std_logic;
    signal uDvi_U_conf_un141_wed: Std_logic;
    signal uDvi_U_conf_form_hse_cnst_4_3: Std_logic;
    signal uDvi_U_conf_un116_wed: Std_logic;
    signal uDvi_U_conf_form_hln_cnst_3_5: Std_logic;
    signal uDvi_U_conf_N_293_5: Std_logic;
    signal uDvi_U_conf_un122_wed: Std_logic;
    signal uDvi_U_conf_un135_wed: Std_logic;
    signal uDvi_U_conf_g1_3: Std_logic;
    signal uDvi_U_conf_g1_0_0: Std_logic;
    signal uDvi_U_conf_un50_wed_0: Std_logic;
    signal uDvi_U_conf_un32_wed: Std_logic;
    signal uDvi_U_conf_un1_wed_13_0: Std_logic;
    signal uDvi_U_conf_un1_wed_13_1: Std_logic;
    signal uDvi_U_conf_gen_m4_e_4: Std_logic;
    signal uDvi_U_conf_form_hss_cnst_0_a2_2_0_0: Std_logic;
    signal uDvi_U_conf_un93_wed: Std_logic;
    signal uDvi_U_conf_un1_wed_4_1: Std_logic;
    signal uDvi_U_conf_N_209: Std_logic;
    signal uDvi_U_conf_N_215: Std_logic;
    signal uDvi_U_conf_N_279: Std_logic;
    signal uDvi_U_conf_N_186: Std_logic;
    signal uDvi_U_conf_N_261: Std_logic;
    signal uDvi_U_conf_form_hss_cnst_0_a2_1_8: Std_logic;
    signal uDvi_U_conf_N_190: Std_logic;
    signal uDvi_U_conf_N_185: Std_logic;
    signal uDvi_U_conf_N_205: Std_logic;
    signal uDvi_U_conf_form_hss_cnst_i_a2_0_0_3: Std_logic;
    signal uDvi_U_conf_form_hss_cnst_i_a2_6_0_3: Std_logic;
    signal uDvi_U_conf_form_hss_cnst_i_a2_1_1_7: Std_logic;
    signal uDvi_U_conf_N_208: Std_logic;
    signal uDvi_U_conf_N_226: Std_logic;
    signal uDvi_U_conf_N_275: Std_logic;
    signal uDvi_U_conf_form_hss_cnst_i_a2_0_1_0_5: Std_logic;
    signal uDvi_U_conf_form_hss_cnst_i_1_tz_5: Std_logic;
    signal uDvi_U_conf_N_195: Std_logic;
    signal uDvi_U_conf_N_197: Std_logic;
    signal uDvi_U_conf_N_214: Std_logic;
    signal uDvi_U_conf_N_276: Std_logic;
    signal uDvi_U_conf_N_207: Std_logic;
    signal uDvi_U_conf_N_188: Std_logic;
    signal uDvi_U_conf_N_268: Std_logic;
    signal uDvi_U_conf_form_hss_cnst_i_a2_1_1_5: Std_logic;
    signal uDvi_U_conf_N_251_3: Std_logic;
    signal uDvi_U_conf_N_202: Std_logic;
    signal uDvi_U_conf_N_184: Std_logic;
    signal uDvi_U_conf_N_199: Std_logic;
    signal uDvi_U_conf_N_201: Std_logic;
    signal uDvi_U_conf_gen_m6_e_0_3: Std_logic;
    signal uDvi_U_conf_N_183: Std_logic;
    signal uDvi_U_conf_N_196: Std_logic;
    signal uDvi_U_conf_gen_m4_e_4_1: Std_logic;
    signal uDvi_U_conf_gen_N_13_mux_i_a0_1: Std_logic;
    signal uDvi_U_conf_gen_N_13_mux_i_a0_3: Std_logic;
    signal uDvi_U_conf_g0_4_0: Std_logic;
    signal uMaster_uDevice_ModeW: Std_logic;
    signal uMaster_uDevice_N_141: Std_logic;
    signal uMaster_uDevice_N_245: Std_logic;
    signal uMaster_uDevice_N_162: Std_logic;
    signal uMaster_uDevice_N_500: Std_logic;
    signal uMaster_uDevice_N_614: Std_logic;
    signal uMaster_uDevice_N_498: Std_logic;
    signal N_34_i: Std_logic;
    signal uMaster_un80_state_1_0_a2_0_1: Std_logic;
    signal uMaster_N_246: Std_logic;
    signal uMaster_un80_state_1_0_0: Std_logic;
    signal uMaster_N_548: Std_logic;
    signal uMaster_I2cTrgDatW_1_i_0_a2_2_1: Std_logic;
    signal uMaster_I2cTrgDatWc_1: Std_logic;
    signal uMaster_State_11_0_0_tz_0_1_3: Std_logic;
    signal uMaster_N_610: Std_logic;
    signal uMaster_N_469: Std_logic;
    signal uForth_uart1_RxFull: Std_logic;
    signal uForth_uart1_N_238: Std_logic;
    signal uForth_uart1_RxFull_en: Std_logic;
    signal uForth_N_248: Std_logic;
    signal uForth_m17_i_a3_1: Std_logic;
    signal uForth_cpu1_un1_t_2_m_0: Std_logic;
    signal uForth_cpu1_a_m_1: Std_logic;
    signal uForth_cpu1_un4_sum_m_0: Std_logic;
    signal uForth_cpu1_a_4_iv_1_0: Std_logic;
    signal uForth_cpu1_un2_N_3_mux: Std_logic;
    signal uForth_un1_ppwe_0_a2_sx: Std_logic;
    signal uForth_cpu1_t_in_sn_N_31: Std_logic;
    signal uForth_cpu1_N_700: Std_logic;
    signal uForth_cpu1_N_706: Std_logic;
    signal uForth_cpu1_pload22_3: Std_logic;
    signal uForth_cpu1_N_707: Std_logic;
    signal uForth_cpu1_N_694: Std_logic;
    signal uForth_cpu1_N_989: Std_logic;
    signal uForth_cpu1_N_985: Std_logic;
    signal uForth_cpu1_s_stackror_11_1: Std_logic;
    signal uForth_cpu1_s_stackror_11: Std_logic;
    signal uForth_cpu1_N_979: Std_logic;
    signal uForth_cpu1_s_stackror_9_1: Std_logic;
    signal uForth_cpu1_s_stackror_9: Std_logic;
    signal uForth_cpu1_N_988: Std_logic;
    signal uForth_cpu1_s_stackror_8_1: Std_logic;
    signal uForth_cpu1_s_stackror_8: Std_logic;
    signal uForth_cpu1_s_stackror_7_1: Std_logic;
    signal uForth_cpu1_s_stackror_7: Std_logic;
    signal uForth_cpu1_s_stackror_6_1: Std_logic;
    signal uForth_cpu1_s_stackror_6: Std_logic;
    signal uForth_cpu1_s_stackror_4_1: Std_logic;
    signal uForth_cpu1_s_stackror_4: Std_logic;
    signal uForth_cpu1_a_RNIP6A8_6: Std_logic;
    signal uForth_un8_N_4: Std_logic;
    signal uForth_cpu1_a_RNIQ16I_28: Std_logic;
    signal uForth_cpu1_un1_a_in_0_sqmuxa_a0_2_sx: Std_logic;
    signal uForth_cpu1_un1_a_in_0_sqmuxa_a0_2: Std_logic;
    signal uForth_cpu1_a_4_sqmuxa_1_sx: Std_logic;
    signal uForth_cpu1_a_4_sqmuxa_1: Std_logic;
    signal uForth_cpu1_code_5_sx_0: Std_logic;
    signal uForth_cpu1_un1_a_in_0_sqmuxa_a0_sx: Std_logic;
    signal uForth_cpu1_pload23_1_sx: Std_logic;
    signal uForth_cpu1_N_100_1: Std_logic;
    signal uForth_un8_ppwe_0_a2_1_RNIFSH2C: Std_logic;
    signal uForth_un15_ppwe_0_a3_0_a2_0_a2_1_0: Std_logic;
    signal uForth_write_x: Std_logic;
    signal uForth_pload22: Std_logic;
    signal uForth_un5_system_data_o_0_a2_x: Std_logic;
    signal N_7_0_0: Std_logic;
    signal uDvi_U_conf_un165_wed_1: Std_logic;
    signal uDvi_U_conf_g0_3_1: Std_logic;
    signal uDvi_U_conf_N_198: Std_logic;
    signal uDvi_U_conf_un72_wed: Std_logic;
    signal uDvi_U_conf_form_hss_cnst_0_tz_1_0_6: Std_logic;
    signal uDvi_U_conf_N_241: Std_logic;
    signal uDvi_U_conf_un9_wed: Std_logic;
    signal uDvi_U_conf_N_299_1: Std_logic;
    signal uDvi_U_conf_un1_wed_4: Std_logic;
    signal uDvi_U_conf_form_hln_cnst_0_9: Std_logic;
    signal uDvi_U_conf_form_hln_cnst_3_9: Std_logic;
    signal uDvi_U_conf_N_243_1: Std_logic;
    signal uDvi_U_conf_N_212: Std_logic;
    signal uDvi_U_conf_form_hss_cnst_i_a2_0_4: Std_logic;
    signal uDvi_U_conf_form_hln_cnst_6_1_4: Std_logic;
    signal uDvi_U_conf_un57_wed: Std_logic;
    signal uDvi_U_conf_form_hss_cnst_i_a2_3_0_5: Std_logic;
    signal uDvi_U_conf_N_213: Std_logic;
    signal uDvi_U_conf_g0_0_0: Std_logic;
    signal uDvi_U_conf_un99_wed: Std_logic;
    signal uDvi_U_conf_un99_wed_1: Std_logic;
    signal uDvi_U_conf_N_264: Std_logic;
    signal uDvi_U_conf_g0_10_1: Std_logic;
    signal uDvi_U_conf_gen_m6_e_0_5: Std_logic;
    signal uDvi_U_conf_gen_m6_e_0_4: Std_logic;
    signal uDvi_U_conf_dat011A_RNIBKPV1: Std_logic;
    signal uDvi_U_conf_un51_wed: Std_logic;
    signal uDvi_U_conf_form_hse_cnst_1_iv_1_5: Std_logic;
    signal uDvi_U_conf_form_hse_cnst_1_iv_2_5: Std_logic;
    signal uDvi_U_conf_un44_wed_out: Std_logic;
    signal uDvi_U_conf_un159_wed: Std_logic;
    signal uDvi_U_conf_un105_wed: Std_logic;
    signal uDvi_U_conf_N_220: Std_logic;
    signal uDvi_U_conf_g0_28_sx: Std_logic;
    signal uDvi_U_conf_form_hsz_cnst_i_a2_1_9: Std_logic;
    signal uDvi_U_conf_form_hsz_cnst_i_a2_0_0_4: Std_logic;
    signal uDvi_U_conf_un171_wed: Std_logic;
    signal uDvi_U_conf_N_138: Std_logic;
    signal uDvi_U_conf_form_hse_cnst_2_3: Std_logic;
    signal uDvi_U_conf_form_hse_cnst_5_3: Std_logic;
    signal uDvi_U_conf_form_hln_cnst_1_4: Std_logic;
    signal uDvi_U_conf_form_hln_cnst_3_4: Std_logic;
    signal uForth_PeekDat_0_iv_0_3_1: Std_logic;
    signal uForth_un1_cpu_data_o_m0_1: Std_logic;
    signal uForth_PeekDat_0_iv_0_2_1: Std_logic;
    signal uDvi_U_conf_N_287_5: Std_logic;
    signal uDvi_U_conf_form_hse_cnst_2: Std_logic;
    signal uDvi_U_conf_form_hln_cnst_1_iv_3_3: Std_logic;
    signal uDvi_U_conf_form_hln_cnst_1_iv_4_3: Std_logic;
    signal uDvi_U_conf_N_222: Std_logic;
    signal uDvi_U_conf_N_259: Std_logic;
    signal uDvi_U_conf_N_258: Std_logic;
    signal uDvi_U_conf_N_297_5: Std_logic;
    signal uDvi_U_conf_un200_wed: Std_logic;
    signal uDvi_U_conf_un212_wed_0: Std_logic;
    signal uDvi_U_conf_g0_2_1: Std_logic;
    signal uDvi_U_conf_g1: Std_logic;
    signal uDvi_U_conf_g0_1_1: Std_logic;
    signal uDvi_U_conf_un78_wed: Std_logic;
    signal uDvi_U_conf_N_297_4: Std_logic;
    signal uDvi_U_conf_form_hse_cnst_2_6: Std_logic;
    signal uDvi_U_conf_form_hse_cnst_4_6: Std_logic;
    signal uDvi_U_conf_form_hse_cnst_3_7: Std_logic;
    signal uDvi_U_conf_form_hse_cnst_5_7: Std_logic;
    signal uDvi_U_conf_N_34_3: Std_logic;
    signal uDvi_U_conf_form_hln_cnst_1_iv_2_5: Std_logic;
    signal uDvi_U_conf_g0_0: Std_logic;
    signal uDvi_U_conf_un117_wed_0: Std_logic;
    signal uDvi_U_conf_form_hln_cnst_1_iv_1_7: Std_logic;
    signal uDvi_U_conf_form_hln_cnst_2_9: Std_logic;
    signal uDvi_U_conf_N_1865: Std_logic;
    signal uDvi_U_conf_form_hln_cnst_1_iv_3_6: Std_logic;
    signal uDvi_U_conf_form_hln_cnst_1_iv_1_6: Std_logic;
    signal uDvi_U_conf_form_hln_cnst_1_iv_1_0: Std_logic;
    signal uDvi_U_conf_un15_wed: Std_logic;
    signal uDvi_U_conf_un1_wed_9: Std_logic;
    signal uDvi_U_conf_form_vln_15_6_1725_i_a3_2: Std_logic;
    signal uDvi_U_conf_un1_wed_27_0: Std_logic;
    signal uDvi_U_conf_g2_3: Std_logic;
    signal uDvi_U_conf_g2_4: Std_logic;
    signal uDvi_U_conf_form_hse_cnst_1_iv_1_1: Std_logic;
    signal uDvi_U_conf_form_vse_cnst_i_a2_1_1: Std_logic;
    signal uDvi_U_conf_N_297_2: Std_logic;
    signal uDvi_U_conf_form_hse_cnst_1_8: Std_logic;
    signal uDvi_U_conf_N_297_6: Std_logic;
    signal uDvi_U_conf_form_hse_cnst_1_iv_1_0: Std_logic;
    signal uDvi_U_conf_N_223: Std_logic;
    signal uDvi_U_conf_form_hse_cnst_1_iv_3_0: Std_logic;
    signal uDvi_U_conf_un62_wed: Std_logic;
    signal uDvi_U_conf_un21_wed_0: Std_logic;
    signal uDvi_U_conf_form_vln_15_5_1746_a3_0: Std_logic;
    signal uDvi_U_conf_form_hln_cnst_1_iv_0_8: Std_logic;
    signal uDvi_U_conf_form_hse_cnst_1_iv_1_4: Std_logic;
    signal uDvi_U_conf_form_hse_cnst_1_iv_4_4: Std_logic;
    signal uDvi_U_conf_form_hln_cnst_1_iv_1_3: Std_logic;
    signal uDvi_U_conf_form_vln_15_10_1641_a3_1: Std_logic;
    signal uDvi_U_conf_form_hse_cnst_2_9: Std_logic;
    signal uDvi_U_conf_form_hse_cnst_1_7: Std_logic;
    signal uDvi_U_conf_N_231: Std_logic;
    signal uDvi_U_conf_form_hss_cnst_i_a2_2_0_3: Std_logic;
    signal uDvi_U_conf_form_hss_cnst_0_a2_0_1_0: Std_logic;
    signal uDvi_U_conf_N_206: Std_logic;
    signal uDvi_U_conf_form_hss_cnst_0_0_tz_0: Std_logic;
    signal uDvi_U_conf_form_hss_cnst_i_a2_1_3: Std_logic;
    signal uDvi_U_conf_form_hss_cnst_0_a2_0_1: Std_logic;
    signal uDvi_U_conf_N_277: Std_logic;
    signal uDvi_U_conf_N_280: Std_logic;
    signal uDvi_U_conf_un110_wed_0: Std_logic;
    signal uDvi_U_conf_un114_wed: Std_logic;
    signal uDvi_U_conf_form_hss_cnst_i_a2_0_0_7: Std_logic;
    signal uDvi_U_conf_N_229: Std_logic;
    signal uDvi_U_conf_N_218: Std_logic;
    signal uDvi_U_conf_gen_N_13_mux_i_a0_4: Std_logic;
    signal uDvi_U_conf_form_hss_cnst_0_o3_1_0_8: Std_logic;
    signal uDvi_U_conf_gen_m6_e_0_2: Std_logic;
    signal uDvi_U_conf_g0_1_3: Std_logic;
    signal uDvi_U_conf_g2_0: Std_logic;
    signal uDvi_U_conf_g1_4_0: Std_logic;
    signal uDvi_U_conf_un59_add_0_a2_0_a2_3_5_3_1: Std_logic;
    signal uDvi_U_conf_g0_29_sx: Std_logic;
    signal uDvi_U_conf_g0_3_0: Std_logic;
    signal uDvi_U_conf_un59_add_0_a2_0_a2_3_5_3_1_sx: Std_logic;
    signal uDvi_U_conf_g0_0_2: Std_logic;
    signal uForth_un1_ppwe_0_a2_s_RNIML094: Std_logic;
    signal uDvi_U_conf_N_160_i_sx: Std_logic;
    signal uForth_g2_1: Std_logic;
    signal uForth_N_443: Std_logic;
    signal uForth_N_588: Std_logic;
    signal uForth_g0_5_1: Std_logic;
    signal uForth_un1_cpu_data_o_m0_0_0_a2_3_sx_8: Std_logic;
    signal uForth_un1_cpu_data_o_m0_0_0_a2_0_0_29: Std_logic;
    signal uForth_un1_cpu_data_o_m0_0_0_0_1_29: Std_logic;
    signal uForth_memory_data_o_29: Std_logic;
    signal uForth_memory_data_o_30: Std_logic;
    signal uForth_memory_data_o_18: Std_logic;
    signal uForth_un1_cpu_data_o_m0_i_0_1_1_17: Std_logic;
    signal uDvi_U_conf_un31_add_0_a2_0_a2_0_sx: Std_logic;
    signal uDvi_U_conf_un59_add_0_a2_0_a2_1_sx: Std_logic;
    signal uForth_memory_data_o_17: Std_logic;
    signal uDvi_U_conf_un1_add_0_a2_0_a2_0_s_sx: Std_logic;
    signal uDvi_U_conf_un43_add_0_a2_0_x_sx: Std_logic;
    signal uDvi_U_conf_un59_add_0_a2_0_a2_3_1_0: Std_logic;
    signal uMaster_uDevice_DatSrW_3_i_a2_0_1_4: Std_logic;
    signal uMaster_uDevice_DoneTrgc_i_i: Std_logic;
    signal uMaster_uDevice_N_595: Std_logic;
    signal uMaster_uDevice_N_169: Std_logic;
    signal uMaster_uDevice_N_485: Std_logic;
    signal uMaster_uDevice_N_600: Std_logic;
    signal un1_state_6_0: Std_logic;
    signal uMaster_uDevice_un1_CntDly_4: Std_logic;
    signal uMaster_uDevice_un1_CntDly_3: Std_logic;
    signal uMaster_N_166: Std_logic;
    signal uMaster_uDevice_un1_state_2_i_a2_1_3: Std_logic;
    signal uMaster_StopVal_en_0_a2_0: Std_logic;
    signal uMaster_StopVal_en_0_o2_RNIV5KE1: Std_logic;
    signal uMaster_lTrg_1_0_a2_0: Std_logic;
    signal PpWe: Std_logic;
    signal uMaster_N_564: Std_logic;
    signal uMaster_N_565: Std_logic;
    signal uMaster_State_11_0_0_a2_3_4_3: Std_logic;
    signal uMaster_State_11_0_0_a2_3_3_3: Std_logic;
    signal uMaster_N_473: Std_logic;
    signal uMaster_N_240: Std_logic;
    signal uMaster_I2cTrgDatW_1_i_0_a2_1_0: Std_logic;
    signal uMaster_I2cTrgDatW_1_i_0_a2_0: Std_logic;
    signal uMaster_I2cTrgDatR_1_i_a2_0_0: Std_logic;
    signal uMaster_I2cTrgDatRc_i_1: Std_logic;
    signal uForth_uart1_uTx_un3_ce16lto7_0_1: Std_logic;
    signal uForth_uart1_uRx_RcvState_en_0_a3_0_1: Std_logic;
    signal uForth_uart1_uRx_N_287: Std_logic;
    signal uForth_uart1_uRx_N_297: Std_logic;
    signal uForth_cpu1_addr_1_1: Std_logic;
    signal uForth_uart1_uRx_N_297_i: Std_logic;
    signal uForth_uart_data_o_1: Std_logic;
    signal uForth_memory_data_o_1: Std_logic;
    signal uForth_uart_data_o_2: Std_logic;
    signal uForth_memory_data_o_2: Std_logic;
    signal uForth_un1_cpu_data_o_m0_2: Std_logic;
    signal uForth_memory_data_o_3: Std_logic;
    signal uForth_uart_data_o_3: Std_logic;
    signal uForth_un1_cpu_data_o_m0_3: Std_logic;
    signal uForth_uart_data_o_4: Std_logic;
    signal uForth_memory_data_o_4: Std_logic;
    signal uForth_un1_cpu_data_o_m0_4: Std_logic;
    signal uForth_memory_data_o_7: Std_logic;
    signal uForth_uart_data_o_7: Std_logic;
    signal uForth_un1_cpu_data_o_m0_7: Std_logic;
    signal uForth_p_RNIFJ7E2_4: Std_logic;
    signal uForth_p_RNIT74P2_0: Std_logic;
    signal uForth_N_592: Std_logic;
    signal uForth_addr_RNIEKBE6_2: Std_logic;
    signal uForth_N_440: Std_logic;
    signal uForth_m23_i_a4_1_0: Std_logic;
    signal m23_i_a4_0_0: Std_logic;
    signal N_7_0: Std_logic;
    signal uForth_cpu1_N_165: Std_logic;
    signal uForth_cpu1_N_169: Std_logic;
    signal uForth_cpu1_N_170: Std_logic;
    signal uForth_cpu1_N_903: Std_logic;
    signal uForth_cpu1_N_904: Std_logic;
    signal uForth_cpu1_N_952: Std_logic;
    signal uForth_cpu1_N_958: Std_logic;
    signal uForth_cpu1_N_973: Std_logic;
    signal uForth_cpu1_N_974: Std_logic;
    signal uForth_cpu1_N_959: Std_logic;
    signal uForth_cpu1_N_919: Std_logic;
    signal uForth_cpu1_r_stackria_5: Std_logic;
    signal uForth_cpu1_N_913: Std_logic;
    signal uForth_cpu1_r_stackria_0: Std_logic;
    signal uForth_cpu1_N_920: Std_logic;
    signal uForth_cpu1_r_stackria_3: Std_logic;
    signal uForth_cpu1_r_stackria_4: Std_logic;
    signal uForth_cpu1_r_stackria_26_0_a3_0_a3_0: Std_logic;
    signal uForth_cpu1_N_918: Std_logic;
    signal uForth_cpu1_r_stackror_10: Std_logic;
    signal uForth_cpu1_r_stackror_19: Std_logic;
    signal uForth_cpu1_r_stackria_13: Std_logic;
    signal uForth_cpu1_N_173: Std_logic;
    signal uForth_cpu1_r_stackror_5: Std_logic;
    signal uForth_cpu1_r_stackria_12: Std_logic;
    signal uForth_cpu1_N_921: Std_logic;
    signal uForth_cpu1_N_898: Std_logic;
    signal uForth_cpu1_r_stackror_13: Std_logic;
    signal uForth_cpu1_N_908: Std_logic;
    signal uForth_cpu1_r_stackria_29: Std_logic;
    signal uForth_cpu1_r_stackria_17: Std_logic;
    signal uForth_cpu1_N_912: Std_logic;
    signal uForth_cpu1_r_stackror_4: Std_logic;
    signal uForth_cpu1_N_166: Std_logic;
    signal uForth_cpu1_pload23_2: Std_logic;
    signal uForth_cpu1_pload28_2: Std_logic;
    signal uForth_cpu1_r_stackrx_32: Std_logic;
    signal uForth_cpu1_t_in_10_d_10: Std_logic;
    signal uForth_cpu1_N_350: Std_logic;
    signal uForth_cpu1_t_in_10_d_3: Std_logic;
    signal uForth_cpu1_N_356: Std_logic;
    signal uForth_cpu1_t_in_10_d_9: Std_logic;
    signal uForth_cpu1_N_358: Std_logic;
    signal uForth_cpu1_t_in_10_d_11: Std_logic;
    signal uForth_cpu1_pload28: Std_logic;
    signal uForth_un1_cpu_data_o_m0_0_0_0_8: Std_logic;
    signal uForth_N_371: Std_logic;
    signal uForth_cpu1_t_in_0_0_8: Std_logic;
    signal uForth_cpu1_t_in_a0_2_8: Std_logic;
    signal uForth_cpu1_t_in_a1_8: Std_logic;
    signal uForth_cpu1_N_348: Std_logic;
    signal uForth_cpu1_t_in_10_d_1: Std_logic;
    signal uForth_memory_data_o_8: Std_logic;
    signal uForth_cpu1_un1_a_in_0_sqmuxa_a1_1: Std_logic;
    signal uForth_cpu1_a_in_0_sqmuxa: Std_logic;
    signal uForth_cpu1_code_5_sx_x_0: Std_logic;
    signal uForth_cpu1_N_10: Std_logic;
    signal uForth_cpu1_a_4_sqmuxa_0: Std_logic;
    signal uForth_cpu1_a_1_sqmuxa: Std_logic;
    signal uForth_cpu1_N_11: Std_logic;
    signal uForth_PeekDat_iv_0_0_a2_7_0_0: Std_logic;
    signal uForth_N_441: Std_logic;
    signal uForth_cpu_addr_o_30: Std_logic;
    signal uForth_cpu_addr_o_29: Std_logic;
    signal un1_fiford_i_i_a2: Std_logic;
    signal uForth_cpu1_t_in_sn_m20_1: Std_logic;
    signal uForth_cpu1_pload28_0: Std_logic;
    signal uForth_cpu1_N_954: Std_logic;
    signal uForth_cpu1_pload13_2: Std_logic;
    signal uForth_cpu1_s_stackror_10: Std_logic;
    signal uForth_cpu1_s_stackror_5: Std_logic;
    signal uForth_cpu1_r_stackror_8: Std_logic;
    signal uForth_cpu1_r_stackror_23: Std_logic;
    signal uForth_cpu1_r_stackror_25: Std_logic;
    signal uForth_cpu1_r_stackror_22: Std_logic;
    signal uForth_cpu1_r_stackror_24: Std_logic;
    signal uForth_cpu1_t_in_sn_N_32: Std_logic;
    signal uForth_cpu1_pload_5_i_2: Std_logic;
    signal uForth_cpu1_pload_5_i_3: Std_logic;
    signal uForth_cpu1_N_101: Std_logic;
    signal uForth_cpu1_pload_5_i_0: Std_logic;
    signal uForth_cpu1_N_21: Std_logic;
    signal uForth_cpu1_N_355: Std_logic;
    signal uForth_cpu1_N_357: Std_logic;
    signal uForth_cpu1_un1_a_in_0_sqmuxa_a2_1: Std_logic;
    signal uForth_cpu1_un1_a_in_0_sqmuxa_a0: Std_logic;
    signal uForth_cpu1_un75_z_22: Std_logic;
    signal uForth_cpu1_un75_z_20: Std_logic;
    signal uForth_cpu1_un75_z_21: Std_logic;
    signal uForth_cpu1_un75_z_23: Std_logic;
    signal uForth_cpu1_un75_z_29: Std_logic;
    signal uForth_cpu1_un75_z_28: Std_logic;
    signal uForth_cpu1_N_97: Std_logic;
    signal uForth_cpu1_pload18_2: Std_logic;
    signal uForth_cpu1_un61_r_z_27: Std_logic;
    signal uForth_cpu1_un61_r_z_20: Std_logic;
    signal uForth_cpu1_un61_r_z_28: Std_logic;
    signal uForth_cpu1_un61_r_z_21: Std_logic;
    signal uForth_cpu1_N_992: Std_logic;
    signal uForth_cpu1_s_stackror_0_tz: Std_logic;
    signal uForth_cpu1_N_980: Std_logic;
    signal uForth_cpu1_s_stackror_1_tz: Std_logic;
    signal uForth_cpu1_s_stackror_20: Std_logic;
    signal uForth_cpu1_s_stackror_12_1: Std_logic;
    signal uForth_cpu1_r_stackror_12: Std_logic;
    signal uForth_cpu1_r_stackror_20_1: Std_logic;
    signal uForth_cpu1_N_907: Std_logic;
    signal uForth_cpu1_r_stackror_20: Std_logic;
    signal uForth_cpu1_un1_a_in_0_sqmuxa_2_0_x: Std_logic;
    signal uForth_cpu1_pload20_2: Std_logic;
    signal uForth_cpu1_N_984: Std_logic;
    signal uForth_cpu1_s_stackria_31_0_a3_0_a3_0: Std_logic;
    signal uForth_cpu1_N_970: Std_logic;
    signal uForth_cpu1_s_stackror_3: Std_logic;
    signal uForth_cpu1_s_stackror_1_0: Std_logic;
    signal uForth_cpu1_s_stackror_2: Std_logic;
    signal uForth_cpu1_s_stackror_0_0: Std_logic;
    signal uForth_cpu1_r_stackror_1: Std_logic;
    signal uForth_cpu1_r_stackror_2: Std_logic;
    signal uForth_cpu1_r_stackror_0: Std_logic;
    signal uForth_cpu1_N_176: Std_logic;
    signal uForth_cpu1_r_stackria_9: Std_logic;
    signal uForth_cpu1_r_stackror_3: Std_logic;
    signal uForth_cpu1_r_stackror_6: Std_logic;
    signal uForth_cpu1_write_N_2L1: Std_logic;
    signal uForth_cpu1_N_96_3: Std_logic;
    signal uForth_cpu1_un75_z_17: Std_logic;
    signal uForth_cpu1_un75_z_18: Std_logic;
    signal uForth_cpu1_un75_z_19: Std_logic;
    signal uForth_cpu1_un75_z_16: Std_logic;
    signal uForth_cpu1_un61_r_z_18: Std_logic;
    signal uForth_cpu1_un61_r_z_19: Std_logic;
    signal uForth_cpu1_un61_r_z_17: Std_logic;
    signal uForth_cpu1_un61_r_z_16: Std_logic;
    signal uForth_cpu1_s_stackria_20_0_a3_0_a3_0: Std_logic;
    signal uForth_cpu1_N_971: Std_logic;
    signal uForth_cpu1_s_stackria_18_0_a3_0_a3_0: Std_logic;
    signal uForth_cpu1_s_stackria_22_0_a3_0_a3_0: Std_logic;
    signal uForth_cpu1_s_stackria_17_0_a3_0_a3_0: Std_logic;
    signal uForth_cpu1_r_stackria_11: Std_logic;
    signal uForth_cpu1_r_stackria_27: Std_logic;
    signal uForth_cpu1_r_stackria_25: Std_logic;
    signal uForth_cpu1_r_stackria_8: Std_logic;
    signal uForth_cpu1_r_stackria_30: Std_logic;
    signal uForth_cpu1_r_stackria_18_0_a3_0_a3_0: Std_logic;
    signal uForth_cpu1_un61_r_z_13: Std_logic;
    signal uForth_cpu1_un61_r_z_23: Std_logic;
    signal uForth_cpu1_s_stackror_10_1: Std_logic;
    signal uForth_cpu1_un10_m3_e_sx: Std_logic;
    signal uForth_cpu1_write_sx_N_2L1: Std_logic;
    signal uForth_cpu1_un10_m3_e_1: Std_logic;
    signal uForth_cpu1_code_5_RNIF8A21_3: Std_logic;
    signal uForth_un15_ppwe_0_a3_0_a2_0_a2_1: Std_logic;
    signal uForth_PpAdd_3: Std_logic;
    signal uForth_un1_cpu_data_o_m0_0_0_a2_3_N_2L1: Std_logic;
    signal uForth_un1_m2_0_a2_13_0_1: Std_logic;
    signal uForth_un1_ppwe_0_a2_out: Std_logic;
    signal uForth_cpu1_g2_0_2_sx: Std_logic;
    signal uForth_PpAdd_5: Std_logic;
    signal uForth_un1_cpu_data_o_m0_0_0_a2_5_out: Std_logic;
    signal uForth_cpu1_pload22_sx: Std_logic;
    signal uForth_g2_0_2: Std_logic;
    signal uForth_cpu1_un1_m3_e_8_1: Std_logic;
    signal uForth_addr_RNIJODC9_2: Std_logic;
    signal uForth_PeekDat_iv_0_0_a2_7_1_0: Std_logic;
    signal uForth_PeekDat_iv_0_0_a2_7_N_2L1_sx: Std_logic;
    signal uForth_N_342: Std_logic;
    signal uForth_N_343: Std_logic;
    signal uForth_PeekDat_iv_0_0_2_0: Std_logic;
    signal uForth_PeekDat_iv_0_0_1_0: Std_logic;
    signal uForth_N_346: Std_logic;
    signal uForth_PeekDat_0_iv_0_0_0_2: Std_logic;
    signal uForth_N_349: Std_logic;
    signal uForth_PeekDat_0_iv_0_0_1_2: Std_logic;
    signal uForth_N_351: Std_logic;
    signal uForth_PeekDat_0_iv_0_0_0_3: Std_logic;
    signal uForth_PeekDat_0_iv_0_0_1_3: Std_logic;
    signal uForth_PeekDat_0_iv_0_0_2_3: Std_logic;
    signal uForth_N_366: Std_logic;
    signal uForth_PeekDat_0_iv_0_0_0_7: Std_logic;
    signal uForth_PeekDat_0_iv_0_0_1_7: Std_logic;
    signal uForth_PeekDat_0_iv_0_0_2_a0_7: Std_logic;
    signal uForth_PeekDat_0_iv_0_0_0_4: Std_logic;
    signal uForth_N_359: Std_logic;
    signal uForth_N_356: Std_logic;
    signal uForth_PeekDat_0_iv_0_0_1_4: Std_logic;
    signal uForth_N_374: Std_logic;
    signal uForth_N_376: Std_logic;
    signal uForth_memory_data_o_0: Std_logic;
    signal uForth_un1_cpu_data_o_m0_0: Std_logic;
    signal uForth_un1_cpu_data_o_0_RNO_0_25: Std_logic;
    signal uForth_un1_cpu_data_o_m0_i_0_o2_0_0_14: Std_logic;
    signal uForth_N_496: Std_logic;
    signal uForth_N_493: Std_logic;
    signal uForth_PeekDat_iv_0_0_a2_5_a2_0_x_0: Std_logic;
    signal uForth_un8_ppwe_0_a2_1_1_x: Std_logic;
    signal uForth_un1_cpu_data_o_m0_0_0_a2_0_0_26: Std_logic;
    signal uForth_un1_cpu_data_o_m0_0_0_a2_5_RNO_8: Std_logic;
    signal uForth_PeekDat_0_iv_0_0_1: Std_logic;
    signal uForth_N_307: Std_logic;
    signal uForth_N_372: Std_logic;
    signal uForth_N_406: Std_logic;
    signal uForth_un8_ppwe_0_a2_1_1_RNIB3GT: Std_logic;
    signal uForth_un1_cpu_data_o_m0_i_0_a2_1_22: Std_logic;
    signal uForth_N_385: Std_logic;
    signal uForth_un1_cpu_data_o_RNO_0_19: Std_logic;
    signal uForth_PeekDat_0_iv_0_0_a2_1_2: Std_logic;
    signal uForth_N_361: Std_logic;
    signal uForth_PeekDat_0_iv_0_a2_3_0_1: Std_logic;
    signal uForth_N_631: Std_logic;
    signal uForth_PeekDat_0_iv_0_a2_3_0_5: Std_logic;
    signal uForth_N_409: Std_logic;
    signal uForth_N_233: Std_logic;
    signal uForth_N_232: Std_logic;
    signal uForth_memory_data_o_27: Std_logic;
    signal uForth_memory_we: Std_logic;
    signal uForth_PeekDat_0_iv_0_2_1_5: Std_logic;
    signal uForth_un1_Timer_0_a5_0_a2_23: Std_logic;
    signal uForth_un1_Timer_0_a5_0_a2_21: Std_logic;
    signal uForth_un1_Timer_0_a5_0_a2_22: Std_logic;
    signal uForth_un1_Timer_0_a5_0_a2_20: Std_logic;
    signal uForth_un1_Timer_0_a5_0_a2_17: Std_logic;
    signal uForth_un1_Timer_0_a5_0_a2_16: Std_logic;
    signal uForth_un1_Timer_0_a5_0_a2_19: Std_logic;
    signal uForth_un1_Timer_0_a5_0_a2_18: Std_logic;
    signal m17_i_a3_0: Std_logic;
    signal uSeq_un14_lcnt32_0_a5_0_a2_1_6: Std_logic;
    signal MiscReg2_RNIDC5I7_21: Std_logic;
    signal un1_DatB_3_0_a0: Std_logic;
    signal N_148: Std_logic;
    signal uForth_PpAdd_6: Std_logic;
    signal uForth_PpAdd_7: Std_logic;
    signal uMaster_I2cTrgDatRc_i_i: Std_logic;
    signal uForth_uart1_uTx_pGenDat_un18_cnt: Std_logic;
    signal uForth_cpu_addr_o_11: Std_logic;
    signal uForth_cpu_addr_o_10: Std_logic;
    signal uForth_cpu_addr_o_9: Std_logic;
    signal uForth_cpu_addr_o_8: Std_logic;
    signal uForth_uForthMem_scuba_vlo: Std_logic;
    signal uForth_memory_data_o_10: Std_logic;
    signal uForth_memory_data_o_16: Std_logic;
    signal uForth_memory_data_o_19: Std_logic;
    signal uForth_memory_data_o_22: Std_logic;
    signal uForth_memory_data_o_31: Std_logic;
    signal uForth_memory_data_o_26: Std_logic;
    signal uForth_memory_data_o_20: Std_logic;
    signal PinTfpClkP_c_i: Std_logic;
    signal uPll_GND: Std_logic;
    signal DatG_pipe: Std_logic;
    signal GND: Std_logic;
    signal uForth_memory_data_o_21: Std_logic;
    signal PinSda_in: Std_logic;
    signal PinClk125_c: Std_logic;
    signal PinScl_c: Std_logic;
    signal PinDat_c_23: Std_logic;
    signal PinDat_c_22: Std_logic;
    signal PinDat_c_21: Std_logic;
    signal PinDat_c_20: Std_logic;
    signal PinDat_c_19: Std_logic;
    signal PinDat_c_18: Std_logic;
    signal PinDat_c_17: Std_logic;
    signal PinDat_c_16: Std_logic;
    signal PinDat_c_15: Std_logic;
    signal PinDat_c_14: Std_logic;
    signal PinDat_c_13: Std_logic;
    signal PinDat_c_12: Std_logic;
    signal PinDat_c_11: Std_logic;
    signal PinDat_c_10: Std_logic;
    signal PinDat_c_9: Std_logic;
    signal PinDat_c_8: Std_logic;
    signal PinDat_c_7: Std_logic;
    signal PinDat_c_6: Std_logic;
    signal PinDat_c_5: Std_logic;
    signal PinDat_c_4: Std_logic;
    signal PinDat_c_3: Std_logic;
    signal PinDat_c_2: Std_logic;
    signal PinDat_c_1: Std_logic;
    signal PinDat_c_0: Std_logic;
    signal PinDe_c: Std_logic;
    signal PinHSync_c: Std_logic;
    signal PinVSync_c: Std_logic;
    signal PinPortTx_c: Std_logic;
    signal PinPortRx_c: Std_logic;
    signal uFifoRxRaw_full_d: Std_logic;
    signal VCCI: Std_logic;
    signal uMaster_uFifoRxRaw_wren_i_INV: Std_logic;
    signal uFifoRxRaw_wren_i_INV: Std_logic;
    component VHI
      port (Z: out Std_logic);
    end component;
    component PUR
      port (PUR: in Std_logic);
    end component;
    component PinSdaB
      port (PADDI: out Std_logic; PADDT: in Std_logic; PADDO: in Std_logic; 
            PinSdaS: inout Std_logic);
    end component;
    component PinSda_MGIOL
      port (DI: in Std_logic; CLK: in Std_logic; CE: in Std_logic; 
            INB: out Std_logic);
    end component;
    component PinLedXvB
      port (PADDO: in Std_logic; PinLedXvS: out Std_logic);
    end component;
    component PinClk125B
      port (PADDI: out Std_logic; PinClk125S: in Std_logic);
    end component;
    component PinSclB
      port (IOLDO: in Std_logic; PinSclS: out Std_logic);
    end component;
    component PinScl_MGIOL
      port (IOLDO: out Std_logic; CLK: in Std_logic; CE: in Std_logic; 
            LSR: in Std_logic; OPOSA: in Std_logic);
    end component;
    component PinDat_23_B
      port (IOLDO: in Std_logic; PinDat23: out Std_logic);
    end component;
    component PinDat_23_MGIOL
      port (IOLDO: out Std_logic; CLK: in Std_logic; OPOSA: in Std_logic);
    end component;
    component PinDat_22_B
      port (IOLDO: in Std_logic; PinDat22: out Std_logic);
    end component;
    component PinDat_22_MGIOL
      port (IOLDO: out Std_logic; CLK: in Std_logic; OPOSA: in Std_logic);
    end component;
    component PinDat_21_B
      port (IOLDO: in Std_logic; PinDat21: out Std_logic);
    end component;
    component PinDat_21_MGIOL
      port (IOLDO: out Std_logic; CLK: in Std_logic; OPOSA: in Std_logic);
    end component;
    component PinDat_20_B
      port (IOLDO: in Std_logic; PinDat20: out Std_logic);
    end component;
    component PinDat_20_MGIOL
      port (IOLDO: out Std_logic; CLK: in Std_logic; OPOSA: in Std_logic);
    end component;
    component PinDat_19_B
      port (IOLDO: in Std_logic; PinDat19: out Std_logic);
    end component;
    component PinDat_19_MGIOL
      port (IOLDO: out Std_logic; CLK: in Std_logic; OPOSA: in Std_logic);
    end component;
    component PinDat_18_B
      port (IOLDO: in Std_logic; PinDat18: out Std_logic);
    end component;
    component PinDat_18_MGIOL
      port (IOLDO: out Std_logic; CLK: in Std_logic; OPOSA: in Std_logic);
    end component;
    component PinDat_17_B
      port (IOLDO: in Std_logic; PinDat17: out Std_logic);
    end component;
    component PinDat_17_MGIOL
      port (IOLDO: out Std_logic; CLK: in Std_logic; OPOSA: in Std_logic);
    end component;
    component PinDat_16_B
      port (IOLDO: in Std_logic; PinDat16: out Std_logic);
    end component;
    component PinDat_16_MGIOL
      port (IOLDO: out Std_logic; CLK: in Std_logic; OPOSA: in Std_logic);
    end component;
    component PinDat_15_B
      port (IOLDO: in Std_logic; PinDat15: out Std_logic);
    end component;
    component PinDat_15_MGIOL
      port (IOLDO: out Std_logic; CLK: in Std_logic; OPOSA: in Std_logic);
    end component;
    component PinDat_14_B
      port (IOLDO: in Std_logic; PinDat14: out Std_logic);
    end component;
    component PinDat_14_MGIOL
      port (IOLDO: out Std_logic; CLK: in Std_logic; OPOSA: in Std_logic);
    end component;
    component PinDat_13_B
      port (IOLDO: in Std_logic; PinDat13: out Std_logic);
    end component;
    component PinDat_13_MGIOL
      port (IOLDO: out Std_logic; CLK: in Std_logic; OPOSA: in Std_logic);
    end component;
    component PinDat_12_B
      port (IOLDO: in Std_logic; PinDat12: out Std_logic);
    end component;
    component PinDat_12_MGIOL
      port (IOLDO: out Std_logic; CLK: in Std_logic; OPOSA: in Std_logic);
    end component;
    component PinDat_11_B
      port (IOLDO: in Std_logic; PinDat11: out Std_logic);
    end component;
    component PinDat_11_MGIOL
      port (IOLDO: out Std_logic; CLK: in Std_logic; OPOSA: in Std_logic);
    end component;
    component PinDat_10_B
      port (IOLDO: in Std_logic; PinDat10: out Std_logic);
    end component;
    component PinDat_10_MGIOL
      port (IOLDO: out Std_logic; CLK: in Std_logic; OPOSA: in Std_logic);
    end component;
    component PinDat_9_B
      port (IOLDO: in Std_logic; PinDat9: out Std_logic);
    end component;
    component PinDat_9_MGIOL
      port (IOLDO: out Std_logic; CLK: in Std_logic; OPOSA: in Std_logic);
    end component;
    component PinDat_8_B
      port (IOLDO: in Std_logic; PinDat8: out Std_logic);
    end component;
    component PinDat_8_MGIOL
      port (IOLDO: out Std_logic; CLK: in Std_logic; OPOSA: in Std_logic);
    end component;
    component PinDat_7_B
      port (IOLDO: in Std_logic; PinDat7: out Std_logic);
    end component;
    component PinDat_7_MGIOL
      port (IOLDO: out Std_logic; CLK: in Std_logic; OPOSA: in Std_logic);
    end component;
    component PinDat_6_B
      port (IOLDO: in Std_logic; PinDat6: out Std_logic);
    end component;
    component PinDat_6_MGIOL
      port (IOLDO: out Std_logic; CLK: in Std_logic; OPOSA: in Std_logic);
    end component;
    component PinDat_5_B
      port (IOLDO: in Std_logic; PinDat5: out Std_logic);
    end component;
    component PinDat_5_MGIOL
      port (IOLDO: out Std_logic; CLK: in Std_logic; OPOSA: in Std_logic);
    end component;
    component PinDat_4_B
      port (IOLDO: in Std_logic; PinDat4: out Std_logic);
    end component;
    component PinDat_4_MGIOL
      port (IOLDO: out Std_logic; CLK: in Std_logic; OPOSA: in Std_logic);
    end component;
    component PinDat_3_B
      port (IOLDO: in Std_logic; PinDat3: out Std_logic);
    end component;
    component PinDat_3_MGIOL
      port (IOLDO: out Std_logic; CLK: in Std_logic; OPOSA: in Std_logic);
    end component;
    component PinDat_2_B
      port (IOLDO: in Std_logic; PinDat2: out Std_logic);
    end component;
    component PinDat_2_MGIOL
      port (IOLDO: out Std_logic; CLK: in Std_logic; OPOSA: in Std_logic);
    end component;
    component PinDat_1_B
      port (IOLDO: in Std_logic; PinDat1: out Std_logic);
    end component;
    component PinDat_1_MGIOL
      port (IOLDO: out Std_logic; CLK: in Std_logic; OPOSA: in Std_logic);
    end component;
    component PinDat_0_B
      port (IOLDO: in Std_logic; PinDat0: out Std_logic);
    end component;
    component PinDat_0_MGIOL
      port (IOLDO: out Std_logic; CLK: in Std_logic; OPOSA: in Std_logic);
    end component;
    component PinTfpClkNB
      port (PADDO: in Std_logic; PinTfpClkNS: out Std_logic);
    end component;
    component PinTfpClkPB
      port (PADDO: in Std_logic; PinTfpClkPS: out Std_logic);
    end component;
    component PinDeB
      port (IOLDO: in Std_logic; PinDeS: out Std_logic);
    end component;
    component PinDe_MGIOL
      port (IOLDO: out Std_logic; CLK: in Std_logic; OPOSA: in Std_logic);
    end component;
    component PinHSyncB
      port (IOLDO: in Std_logic; PinHSyncS: out Std_logic);
    end component;
    component PinHSync_MGIOL
      port (IOLDO: out Std_logic; CLK: in Std_logic; OPOSA: in Std_logic);
    end component;
    component PinVSyncB
      port (IOLDO: in Std_logic; PinVSyncS: out Std_logic);
    end component;
    component PinVSync_MGIOL
      port (IOLDO: out Std_logic; CLK: in Std_logic; OPOSA: in Std_logic);
    end component;
    component PinClkB
      port (PADDO: in Std_logic; PinClkS: out Std_logic);
    end component;
    component PinPortTxB
      port (IOLDO: in Std_logic; PinPortTxS: out Std_logic);
    end component;
    component PinPortTx_MGIOL
      port (IOLDO: out Std_logic; CLK: in Std_logic; LSR: in Std_logic; 
            OPOSA: in Std_logic);
    end component;
    component PinPortRxB
      port (PADDI: out Std_logic; PinPortRxS: in Std_logic);
    end component;
    component PinPortRx_MGIOL
      port (DI: in Std_logic; CLK: in Std_logic; INB: out Std_logic);
    end component;
    component uForth_uForthMem_pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_7_0
      port (DIA3: in Std_logic; DIA2: in Std_logic; DIA1: in Std_logic; 
            DIA0: in Std_logic; ADA13: in Std_logic; ADA12: in Std_logic; 
            ADA11: in Std_logic; ADA10: in Std_logic; ADA9: in Std_logic; 
            ADA8: in Std_logic; ADA7: in Std_logic; ADA6: in Std_logic; 
            ADA5: in Std_logic; ADA4: in Std_logic; ADA3: in Std_logic; 
            ADA2: in Std_logic; DOA3: out Std_logic; DOA2: out Std_logic; 
            DOA1: out Std_logic; DOA0: out Std_logic; WEA: in Std_logic; 
            CLKA: in Std_logic; OCLKA: in Std_logic; WEB: in Std_logic; 
            DIB0: in Std_logic; DIB1: in Std_logic; DIB2: in Std_logic; 
            DIB3: in Std_logic);
    end component;
    component uForth_uForthMem_pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_0_7
      port (DIA3: in Std_logic; DIA2: in Std_logic; DIA1: in Std_logic; 
            DIA0: in Std_logic; ADA13: in Std_logic; ADA12: in Std_logic; 
            ADA11: in Std_logic; ADA10: in Std_logic; ADA9: in Std_logic; 
            ADA8: in Std_logic; ADA7: in Std_logic; ADA6: in Std_logic; 
            ADA5: in Std_logic; ADA4: in Std_logic; ADA3: in Std_logic; 
            ADA2: in Std_logic; DOA3: out Std_logic; DOA2: out Std_logic; 
            DOA1: out Std_logic; DOA0: out Std_logic; WEA: in Std_logic; 
            CLKA: in Std_logic; OCLKA: in Std_logic; WEB: in Std_logic; 
            DIB0: in Std_logic; DIB1: in Std_logic; DIB2: in Std_logic; 
            DIB3: in Std_logic);
    end component;
    component uForth_uForthMem_pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_1_6
      port (DIA3: in Std_logic; DIA2: in Std_logic; DIA1: in Std_logic; 
            DIA0: in Std_logic; ADA13: in Std_logic; ADA12: in Std_logic; 
            ADA11: in Std_logic; ADA10: in Std_logic; ADA9: in Std_logic; 
            ADA8: in Std_logic; ADA7: in Std_logic; ADA6: in Std_logic; 
            ADA5: in Std_logic; ADA4: in Std_logic; ADA3: in Std_logic; 
            ADA2: in Std_logic; DOA3: out Std_logic; DOA2: out Std_logic; 
            DOA1: out Std_logic; DOA0: out Std_logic; WEA: in Std_logic; 
            CLKA: in Std_logic; OCLKA: in Std_logic; WEB: in Std_logic; 
            DIB0: in Std_logic; DIB1: in Std_logic; DIB2: in Std_logic; 
            DIB3: in Std_logic);
    end component;
    component uForth_uForthMem_pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_2_5
      port (DIA3: in Std_logic; DIA2: in Std_logic; DIA1: in Std_logic; 
            DIA0: in Std_logic; ADA13: in Std_logic; ADA12: in Std_logic; 
            ADA11: in Std_logic; ADA10: in Std_logic; ADA9: in Std_logic; 
            ADA8: in Std_logic; ADA7: in Std_logic; ADA6: in Std_logic; 
            ADA5: in Std_logic; ADA4: in Std_logic; ADA3: in Std_logic; 
            ADA2: in Std_logic; DOA3: out Std_logic; DOA2: out Std_logic; 
            DOA1: out Std_logic; DOA0: out Std_logic; WEA: in Std_logic; 
            CLKA: in Std_logic; OCLKA: in Std_logic; WEB: in Std_logic; 
            DIB0: in Std_logic; DIB1: in Std_logic; DIB2: in Std_logic; 
            DIB3: in Std_logic);
    end component;
    component uForth_uForthMem_pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_3_4
      port (DIA3: in Std_logic; DIA2: in Std_logic; DIA1: in Std_logic; 
            DIA0: in Std_logic; ADA13: in Std_logic; ADA12: in Std_logic; 
            ADA11: in Std_logic; ADA10: in Std_logic; ADA9: in Std_logic; 
            ADA8: in Std_logic; ADA7: in Std_logic; ADA6: in Std_logic; 
            ADA5: in Std_logic; ADA4: in Std_logic; ADA3: in Std_logic; 
            ADA2: in Std_logic; DOA3: out Std_logic; DOA2: out Std_logic; 
            DOA1: out Std_logic; DOA0: out Std_logic; WEA: in Std_logic; 
            CLKA: in Std_logic; OCLKA: in Std_logic; WEB: in Std_logic; 
            DIB0: in Std_logic; DIB1: in Std_logic; DIB2: in Std_logic; 
            DIB3: in Std_logic);
    end component;
    component uForth_uForthMem_pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_4_3
      port (DIA3: in Std_logic; DIA2: in Std_logic; DIA1: in Std_logic; 
            DIA0: in Std_logic; ADA13: in Std_logic; ADA12: in Std_logic; 
            ADA11: in Std_logic; ADA10: in Std_logic; ADA9: in Std_logic; 
            ADA8: in Std_logic; ADA7: in Std_logic; ADA6: in Std_logic; 
            ADA5: in Std_logic; ADA4: in Std_logic; ADA3: in Std_logic; 
            ADA2: in Std_logic; DOA3: out Std_logic; DOA2: out Std_logic; 
            DOA1: out Std_logic; DOA0: out Std_logic; WEA: in Std_logic; 
            CLKA: in Std_logic; OCLKA: in Std_logic; WEB: in Std_logic; 
            DIB0: in Std_logic; DIB1: in Std_logic; DIB2: in Std_logic; 
            DIB3: in Std_logic);
    end component;
    component uForth_uForthMem_pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_5_2
      port (DIA3: in Std_logic; DIA2: in Std_logic; DIA1: in Std_logic; 
            DIA0: in Std_logic; ADA13: in Std_logic; ADA12: in Std_logic; 
            ADA11: in Std_logic; ADA10: in Std_logic; ADA9: in Std_logic; 
            ADA8: in Std_logic; ADA7: in Std_logic; ADA6: in Std_logic; 
            ADA5: in Std_logic; ADA4: in Std_logic; ADA3: in Std_logic; 
            ADA2: in Std_logic; DOA3: out Std_logic; DOA2: out Std_logic; 
            DOA1: out Std_logic; DOA0: out Std_logic; WEA: in Std_logic; 
            CLKA: in Std_logic; OCLKA: in Std_logic; WEB: in Std_logic; 
            DIB0: in Std_logic; DIB1: in Std_logic; DIB2: in Std_logic; 
            DIB3: in Std_logic);
    end component;
    component uForth_uForthMem_pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_6_1
      port (DIA3: in Std_logic; DIA2: in Std_logic; DIA1: in Std_logic; 
            DIA0: in Std_logic; ADA13: in Std_logic; ADA12: in Std_logic; 
            ADA11: in Std_logic; ADA10: in Std_logic; ADA9: in Std_logic; 
            ADA8: in Std_logic; ADA7: in Std_logic; ADA6: in Std_logic; 
            ADA5: in Std_logic; ADA4: in Std_logic; ADA3: in Std_logic; 
            ADA2: in Std_logic; DOA3: out Std_logic; DOA2: out Std_logic; 
            DOA1: out Std_logic; DOA0: out Std_logic; WEA: in Std_logic; 
            CLKA: in Std_logic; OCLKA: in Std_logic; WEB: in Std_logic; 
            DIB0: in Std_logic; DIB1: in Std_logic; DIB2: in Std_logic; 
            DIB3: in Std_logic);
    end component;
    component uPll_PLLInst_0
      port (CLKI: in Std_logic; CLKFB: in Std_logic; DRPAI0: in Std_logic; 
            DRPAI1: in Std_logic; DRPAI2: in Std_logic; DRPAI3: in Std_logic; 
            DFPAI0: in Std_logic; DFPAI1: in Std_logic; DFPAI2: in Std_logic; 
            DFPAI3: in Std_logic; LOCK: out Std_logic; CLKOK: out Std_logic; 
            CLKOP: out Std_logic; FDA3: in Std_logic; FDA2: in Std_logic; 
            FDA1: in Std_logic; FDA0: in Std_logic; WRDEL: in Std_logic);
    end component;
    component VCC_INST
      port (VCC: out Std_logic);
    end component;
    component GSR_INSTB
      port (GSRNET: in Std_logic);
    end component;
    component E5CVcc3
      port (VCC: out Std_logic);
    end component;
  begin
    SLICE_0I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", CCU2_INJECT1_0=>"NO", 
                   CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", INIT0_INITVAL=>X"560a", 
                   INIT1_INITVAL=>X"0000", REG0_SD=>"VHI", CHECK_DI0=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>DatG_7, A0=>un1_DatB_2_26, B0=>un1_DatB_2_25_0, 
                C0=>un1_DatB_2_13, D0=>E5CVcc3_uDvi_U_gen_req_VCC, 
                FCI=>un1_DatB_2_0_cry_6, M0=>'X', CE=>'X', CLK=>PinTfpClkP_c, 
                LSR=>'X', FCO=>open, F1=>open, Q1=>open, F0=>DatG_7, 
                Q0=>DviDat_15);
    uDvi_U_gen_req_SLICE_1I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"0000", INIT1_INITVAL=>X"55AA")
      port map (M1=>'X', A1=>uDvi_form_vln_0, B1=>'X', C1=>'X', 
                D1=>E5CVcc3_uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', FCI=>'X', M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', FCO=>uDvi_U_gen_req_bnd3_1_cry_0, F1=>open, 
                Q1=>open, F0=>open, Q0=>open);
    uDvi_U_gen_req_SLICE_2I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", CCU2_INJECT1_0=>"NO", 
                   CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", INIT0_INITVAL=>X"33CC", 
                   INIT1_INITVAL=>X"33CC", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>uDvi_form_vln_2, C1=>'X', 
                D1=>E5CVcc3_uDvi_U_gen_req_VCC, DI1=>uDvi_U_gen_req_bnd3_1_2, 
                DI0=>uDvi_U_gen_req_bnd3_1_1, A0=>'X', B0=>uDvi_form_vln_1, 
                C0=>'X', D0=>E5CVcc3_uDvi_U_gen_req_VCC, 
                FCI=>uDvi_U_gen_req_bnd3_1_cry_0, M0=>'X', CE=>'X', 
                CLK=>PinTfpClkP_c, LSR=>'X', FCO=>uDvi_U_gen_req_bnd3_1_cry_2, 
                F1=>uDvi_U_gen_req_bnd3_1_2, Q1=>uDvi_U_gen_req_bnd3_2, 
                F0=>uDvi_U_gen_req_bnd3_1_1, Q0=>uDvi_U_gen_req_bnd3_1);
    uDvi_U_gen_req_SLICE_3I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", CCU2_INJECT1_0=>"NO", 
                   CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", INIT0_INITVAL=>X"55AA", 
                   INIT1_INITVAL=>X"33CC", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>uDvi_form_vln_4, C1=>'X', 
                D1=>E5CVcc3_uDvi_U_gen_req_VCC, DI1=>uDvi_U_gen_req_bnd3_1_4, 
                DI0=>uDvi_U_gen_req_bnd3_1_3, A0=>uDvi_form_vln_3, B0=>'X', 
                C0=>'X', D0=>E5CVcc3_uDvi_U_gen_req_VCC, 
                FCI=>uDvi_U_gen_req_bnd3_1_cry_2, M0=>'X', CE=>'X', 
                CLK=>PinTfpClkP_c, LSR=>'X', FCO=>uDvi_U_gen_req_bnd3_1_cry_4, 
                F1=>uDvi_U_gen_req_bnd3_1_4, Q1=>uDvi_U_gen_req_bnd3_4, 
                F0=>uDvi_U_gen_req_bnd3_1_3, Q0=>uDvi_U_gen_req_bnd3_3);
    uDvi_U_gen_req_SLICE_4I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", CCU2_INJECT1_0=>"NO", 
                   CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", INIT0_INITVAL=>X"55AA", 
                   INIT1_INITVAL=>X"33CC", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>uDvi_form_vln_6, C1=>'X', 
                D1=>E5CVcc3_uDvi_U_gen_req_VCC, DI1=>uDvi_U_gen_req_bnd3_1_6, 
                DI0=>uDvi_U_gen_req_bnd3_1_5, A0=>uDvi_form_vln_5, B0=>'X', 
                C0=>'X', D0=>E5CVcc3_uDvi_U_gen_req_VCC, 
                FCI=>uDvi_U_gen_req_bnd3_1_cry_4, M0=>'X', CE=>'X', 
                CLK=>PinTfpClkP_c, LSR=>'X', FCO=>uDvi_U_gen_req_bnd3_1_cry_6, 
                F1=>uDvi_U_gen_req_bnd3_1_6, Q1=>uDvi_U_gen_req_bnd3_6, 
                F0=>uDvi_U_gen_req_bnd3_1_5, Q0=>uDvi_U_gen_req_bnd3_5);
    uDvi_U_gen_req_SLICE_5I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", CCU2_INJECT1_0=>"NO", 
                   CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", INIT0_INITVAL=>X"55AA", 
                   INIT1_INITVAL=>X"55AA", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', A1=>uDvi_form_vln_8, B1=>'X', C1=>'X', 
                D1=>E5CVcc3_uDvi_U_gen_req_VCC, DI1=>uDvi_U_gen_req_bnd3_1_8, 
                DI0=>uDvi_U_gen_req_bnd3_1_7, A0=>uDvi_form_vln_7, B0=>'X', 
                C0=>'X', D0=>E5CVcc3_uDvi_U_gen_req_VCC, 
                FCI=>uDvi_U_gen_req_bnd3_1_cry_6, M0=>'X', CE=>'X', 
                CLK=>PinTfpClkP_c, LSR=>'X', FCO=>uDvi_U_gen_req_bnd3_1_cry_8, 
                F1=>uDvi_U_gen_req_bnd3_1_8, Q1=>uDvi_U_gen_req_bnd3_8, 
                F0=>uDvi_U_gen_req_bnd3_1_7, Q0=>uDvi_U_gen_req_bnd3_7);
    uDvi_U_gen_req_SLICE_6I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", CCU2_INJECT1_0=>"NO", 
                   CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", INIT0_INITVAL=>X"33CC", 
                   INIT1_INITVAL=>X"33FF", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>uDvi_form_vln_10, C1=>'X', 
                D1=>E5CVcc3_uDvi_U_gen_req_VCC, DI1=>uDvi_U_gen_req_bnd3_1_10, 
                DI0=>uDvi_U_gen_req_bnd3_1_9, A0=>'X', B0=>uDvi_form_vln_9, 
                C0=>'X', D0=>E5CVcc3_uDvi_U_gen_req_VCC, 
                FCI=>uDvi_U_gen_req_bnd3_1_cry_8, M0=>'X', CE=>'X', 
                CLK=>PinTfpClkP_c, LSR=>'X', FCO=>uDvi_U_gen_req_bnd3_1_cry_10, 
                F1=>uDvi_U_gen_req_bnd3_1_10, Q1=>uDvi_U_gen_req_bnd3_10, 
                F0=>uDvi_U_gen_req_bnd3_1_9, Q0=>uDvi_U_gen_req_bnd3_9);
    uDvi_U_gen_req_SLICE_7I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", CCU2_INJECT1_0=>"NO", 
                   CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", INIT0_INITVAL=>X"3300", 
                   INIT1_INITVAL=>X"0000", REG0_SD=>"VHI", CHECK_DI0=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>uDvi_U_gen_req_bnd3_1_11, A0=>'X', B0=>uDvi_form_vln_11, 
                C0=>'X', D0=>E5CVcc3_uDvi_U_gen_req_VCC, 
                FCI=>uDvi_U_gen_req_bnd3_1_cry_10, M0=>'X', CE=>'X', 
                CLK=>PinTfpClkP_c, LSR=>'X', FCO=>open, F1=>open, Q1=>open, 
                F0=>uDvi_U_gen_req_bnd3_1_11, Q0=>uDvi_U_gen_req_bnd3_11);
    uDvi_U_gen_req_SLICE_8I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"0000", INIT1_INITVAL=>X"55AA")
      port map (M1=>'X', A1=>uDvi_form_vln_1, B1=>'X', C1=>'X', 
                D1=>E5CVcc3_uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', FCI=>'X', M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', FCO=>uDvi_U_gen_req_bnd2_1_cry_0, F1=>open, 
                Q1=>open, F0=>open, Q0=>open);
    uDvi_U_gen_req_SLICE_9I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", CCU2_INJECT1_0=>"NO", 
                   CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", INIT0_INITVAL=>X"33CC", 
                   INIT1_INITVAL=>X"55AA", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', A1=>uDvi_form_vln_3, B1=>'X', C1=>'X', 
                D1=>E5CVcc3_uDvi_U_gen_req_VCC, DI1=>uDvi_U_gen_req_bnd2_1_3, 
                DI0=>uDvi_U_gen_req_bnd2_1_2, A0=>'X', B0=>uDvi_form_vln_2, 
                C0=>'X', D0=>E5CVcc3_uDvi_U_gen_req_VCC, 
                FCI=>uDvi_U_gen_req_bnd2_1_cry_0, M0=>'X', CE=>'X', 
                CLK=>PinTfpClkP_c, LSR=>'X', FCO=>uDvi_U_gen_req_bnd2_1_cry_2, 
                F1=>uDvi_U_gen_req_bnd2_1_3, Q1=>uDvi_U_gen_req_bnd2_3, 
                F0=>uDvi_U_gen_req_bnd2_1_2, Q0=>uDvi_U_gen_req_bnd2_2);
    uDvi_U_gen_req_SLICE_10I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", CCU2_INJECT1_0=>"NO", 
                   CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", INIT0_INITVAL=>X"33CC", 
                   INIT1_INITVAL=>X"33CC", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>uDvi_form_vln_5, C1=>'X', 
                D1=>E5CVcc3_uDvi_U_gen_req_VCC, DI1=>uDvi_U_gen_req_bnd2_1_5, 
                DI0=>uDvi_U_gen_req_bnd2_1_4, A0=>'X', B0=>uDvi_form_vln_4, 
                C0=>'X', D0=>E5CVcc3_uDvi_U_gen_req_VCC, 
                FCI=>uDvi_U_gen_req_bnd2_1_cry_2, M0=>'X', CE=>'X', 
                CLK=>PinTfpClkP_c, LSR=>'X', FCO=>uDvi_U_gen_req_bnd2_1_cry_4, 
                F1=>uDvi_U_gen_req_bnd2_1_5, Q1=>uDvi_U_gen_req_bnd2_5, 
                F0=>uDvi_U_gen_req_bnd2_1_4, Q0=>uDvi_U_gen_req_bnd2_4);
    uDvi_U_gen_req_SLICE_11I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", CCU2_INJECT1_0=>"NO", 
                   CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", INIT0_INITVAL=>X"33CC", 
                   INIT1_INITVAL=>X"33CC", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>uDvi_form_vln_7, C1=>'X', 
                D1=>E5CVcc3_uDvi_U_gen_req_VCC, DI1=>uDvi_U_gen_req_bnd2_1_7, 
                DI0=>uDvi_U_gen_req_bnd2_1_6, A0=>'X', B0=>uDvi_form_vln_6, 
                C0=>'X', D0=>E5CVcc3_uDvi_U_gen_req_VCC, 
                FCI=>uDvi_U_gen_req_bnd2_1_cry_4, M0=>'X', CE=>'X', 
                CLK=>PinTfpClkP_c, LSR=>'X', FCO=>uDvi_U_gen_req_bnd2_1_cry_6, 
                F1=>uDvi_U_gen_req_bnd2_1_7, Q1=>uDvi_U_gen_req_bnd2_7, 
                F0=>uDvi_U_gen_req_bnd2_1_6, Q0=>uDvi_U_gen_req_bnd2_6);
    uDvi_U_gen_req_SLICE_12I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", CCU2_INJECT1_0=>"NO", 
                   CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", INIT0_INITVAL=>X"55AA", 
                   INIT1_INITVAL=>X"55AA", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', A1=>uDvi_form_vln_9, B1=>'X', C1=>'X', 
                D1=>E5CVcc3_uDvi_U_gen_req_VCC, DI1=>uDvi_U_gen_req_bnd2_1_9, 
                DI0=>uDvi_U_gen_req_bnd2_1_8, A0=>uDvi_form_vln_8, B0=>'X', 
                C0=>'X', D0=>E5CVcc3_uDvi_U_gen_req_VCC, 
                FCI=>uDvi_U_gen_req_bnd2_1_cry_6, M0=>'X', CE=>'X', 
                CLK=>PinTfpClkP_c, LSR=>'X', FCO=>uDvi_U_gen_req_bnd2_1_cry_8, 
                F1=>uDvi_U_gen_req_bnd2_1_9, Q1=>uDvi_U_gen_req_bnd2_9, 
                F0=>uDvi_U_gen_req_bnd2_1_8, Q0=>uDvi_U_gen_req_bnd2_8);
    uDvi_U_gen_req_SLICE_13I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", CCU2_INJECT1_0=>"NO", 
                   CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", INIT0_INITVAL=>X"55FF", 
                   INIT1_INITVAL=>X"3300", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>uDvi_form_vln_11, C1=>'X', 
                D1=>E5CVcc3_uDvi_U_gen_req_VCC, DI1=>uDvi_U_gen_req_bnd2_1_11, 
                DI0=>uDvi_U_gen_req_bnd2_1_10, A0=>uDvi_form_vln_10, B0=>'X', 
                C0=>'X', D0=>E5CVcc3_uDvi_U_gen_req_VCC, 
                FCI=>uDvi_U_gen_req_bnd2_1_cry_8, M0=>'X', CE=>'X', 
                CLK=>PinTfpClkP_c, LSR=>'X', FCO=>open, 
                F1=>uDvi_U_gen_req_bnd2_1_11, Q1=>uDvi_U_gen_req_bnd2_11, 
                F0=>uDvi_U_gen_req_bnd2_1_10, Q0=>uDvi_U_gen_req_bnd2_10);
    uDvi_U_gen_req_SLICE_14I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"0000", INIT1_INITVAL=>X"55AA")
      port map (M1=>'X', A1=>uDvi_form_vsz_1, B1=>'X', C1=>'X', 
                D1=>E5CVcc3_uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', FCI=>'X', M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', FCO=>uDvi_U_gen_req_bnd1_1_cry_0, F1=>open, 
                Q1=>open, F0=>open, Q0=>open);
    uDvi_U_gen_req_SLICE_15I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", CCU2_INJECT1_0=>"NO", 
                   CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", INIT0_INITVAL=>X"55AA", 
                   INIT1_INITVAL=>X"55AA", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', A1=>uDvi_form_vsz_3, B1=>'X', C1=>'X', 
                D1=>E5CVcc3_uDvi_U_gen_req_VCC, DI1=>uDvi_U_gen_req_bnd1_1_3, 
                DI0=>uDvi_U_gen_req_bnd1_1_2, A0=>uDvi_form_vsz_2, B0=>'X', 
                C0=>'X', D0=>E5CVcc3_uDvi_U_gen_req_VCC, 
                FCI=>uDvi_U_gen_req_bnd1_1_cry_0, M0=>'X', CE=>'X', 
                CLK=>PinTfpClkP_c, LSR=>'X', FCO=>uDvi_U_gen_req_bnd1_1_cry_2, 
                F1=>uDvi_U_gen_req_bnd1_1_3, Q1=>uDvi_U_gen_req_bnd1_3, 
                F0=>uDvi_U_gen_req_bnd1_1_2, Q0=>uDvi_U_gen_req_bnd1_2);
    uDvi_U_gen_req_SLICE_16I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", CCU2_INJECT1_0=>"NO", 
                   CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", INIT0_INITVAL=>X"55AA", 
                   INIT1_INITVAL=>X"55AA", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', A1=>uDvi_form_vsz_5, B1=>'X', C1=>'X', 
                D1=>E5CVcc3_uDvi_U_gen_req_VCC, DI1=>uDvi_U_gen_req_bnd1_1_5, 
                DI0=>uDvi_U_gen_req_bnd1_1_4, A0=>uDvi_form_vsz_4, B0=>'X', 
                C0=>'X', D0=>E5CVcc3_uDvi_U_gen_req_VCC, 
                FCI=>uDvi_U_gen_req_bnd1_1_cry_2, M0=>'X', CE=>'X', 
                CLK=>PinTfpClkP_c, LSR=>'X', FCO=>uDvi_U_gen_req_bnd1_1_cry_4, 
                F1=>uDvi_U_gen_req_bnd1_1_5, Q1=>uDvi_U_gen_req_bnd1_5, 
                F0=>uDvi_U_gen_req_bnd1_1_4, Q0=>uDvi_U_gen_req_bnd1_4);
    uDvi_U_gen_req_SLICE_17I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", CCU2_INJECT1_0=>"NO", 
                   CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", INIT0_INITVAL=>X"33CC", 
                   INIT1_INITVAL=>X"55AA", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', A1=>uDvi_form_vsz_7, B1=>'X', C1=>'X', 
                D1=>E5CVcc3_uDvi_U_gen_req_VCC, DI1=>uDvi_U_gen_req_bnd1_1_7, 
                DI0=>uDvi_U_gen_req_bnd1_1_6, A0=>'X', B0=>uDvi_form_vsz_6, 
                C0=>'X', D0=>E5CVcc3_uDvi_U_gen_req_VCC, 
                FCI=>uDvi_U_gen_req_bnd1_1_cry_4, M0=>'X', CE=>'X', 
                CLK=>PinTfpClkP_c, LSR=>'X', FCO=>uDvi_U_gen_req_bnd1_1_cry_6, 
                F1=>uDvi_U_gen_req_bnd1_1_7, Q1=>uDvi_U_gen_req_bnd1_7, 
                F0=>uDvi_U_gen_req_bnd1_1_6, Q0=>uDvi_U_gen_req_bnd1_6);
    uDvi_U_gen_req_SLICE_18I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", CCU2_INJECT1_0=>"NO", 
                   CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", INIT0_INITVAL=>X"55AA", 
                   INIT1_INITVAL=>X"33CC", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>uDvi_form_vsz_9, C1=>'X', 
                D1=>E5CVcc3_uDvi_U_gen_req_VCC, DI1=>uDvi_U_gen_req_bnd1_1_9, 
                DI0=>uDvi_U_gen_req_bnd1_1_8, A0=>uDvi_form_vsz_8, B0=>'X', 
                C0=>'X', D0=>E5CVcc3_uDvi_U_gen_req_VCC, 
                FCI=>uDvi_U_gen_req_bnd1_1_cry_6, M0=>'X', CE=>'X', 
                CLK=>PinTfpClkP_c, LSR=>'X', FCO=>uDvi_U_gen_req_bnd1_1_cry_8, 
                F1=>uDvi_U_gen_req_bnd1_1_9, Q1=>uDvi_U_gen_req_bnd1_9, 
                F0=>uDvi_U_gen_req_bnd1_1_8, Q0=>uDvi_U_gen_req_bnd1_8);
    uDvi_U_gen_req_SLICE_19I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", CCU2_INJECT1_0=>"NO", 
                   CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", INIT0_INITVAL=>X"33FF", 
                   INIT1_INITVAL=>X"5500", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', A1=>uDvi_form_vsz_11, B1=>'X', C1=>'X', 
                D1=>E5CVcc3_uDvi_U_gen_req_VCC, DI1=>uDvi_U_gen_req_bnd1_1_11, 
                DI0=>uDvi_U_gen_req_bnd1_1_10, A0=>'X', B0=>uDvi_form_vsz_10, 
                C0=>'X', D0=>E5CVcc3_uDvi_U_gen_req_VCC, 
                FCI=>uDvi_U_gen_req_bnd1_1_cry_8, M0=>'X', CE=>'X', 
                CLK=>PinTfpClkP_c, LSR=>'X', FCO=>open, 
                F1=>uDvi_U_gen_req_bnd1_1_11, Q1=>uDvi_U_gen_req_bnd1_11, 
                F0=>uDvi_U_gen_req_bnd1_1_10, Q0=>uDvi_U_gen_req_bnd1_10);
    uDvi_U_gen_req_SLICE_20I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"0000", INIT1_INITVAL=>X"99aa")
      port map (M1=>'X', A1=>uDvi_U_gen_req_bnd1_0, B1=>uDvi_cnt_v_0, C1=>'X', 
                D1=>E5CVcc3_uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', FCI=>'X', M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', FCO=>uDvi_U_gen_req_un1_cnt_v_cry_0, 
                F1=>open, Q1=>open, F0=>open, Q0=>open);
    uDvi_U_gen_req_SLICE_21I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"99CC", INIT1_INITVAL=>X"99CC")
      port map (M1=>'X', A1=>uDvi_cnt_v_2, B1=>uDvi_U_gen_req_bnd1_2, C1=>'X', 
                D1=>E5CVcc3_uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', 
                A0=>uDvi_cnt_v_1, B0=>uDvi_U_gen_req_bnd1_1, C0=>'X', 
                D0=>E5CVcc3_uDvi_U_gen_req_VCC, 
                FCI=>uDvi_U_gen_req_un1_cnt_v_cry_0, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', FCO=>uDvi_U_gen_req_un1_cnt_v_cry_2, 
                F1=>open, Q1=>open, F0=>open, Q0=>open);
    uDvi_U_gen_req_SLICE_22I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"99CC", INIT1_INITVAL=>X"99AA")
      port map (M1=>'X', A1=>uDvi_U_gen_req_bnd1_4, B1=>uDvi_cnt_v_4, C1=>'X', 
                D1=>E5CVcc3_uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', 
                A0=>uDvi_cnt_v_3, B0=>uDvi_U_gen_req_bnd1_3, C0=>'X', 
                D0=>E5CVcc3_uDvi_U_gen_req_VCC, 
                FCI=>uDvi_U_gen_req_un1_cnt_v_cry_2, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', FCO=>uDvi_U_gen_req_un1_cnt_v_cry_4, 
                F1=>open, Q1=>open, F0=>open, Q0=>open);
    uDvi_U_gen_req_SLICE_23I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"99AA", INIT1_INITVAL=>X"99CC")
      port map (M1=>'X', A1=>uDvi_cnt_v_6, B1=>uDvi_U_gen_req_bnd1_6, C1=>'X', 
                D1=>E5CVcc3_uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', 
                A0=>uDvi_U_gen_req_bnd1_5, B0=>uDvi_cnt_v_5, C0=>'X', 
                D0=>E5CVcc3_uDvi_U_gen_req_VCC, 
                FCI=>uDvi_U_gen_req_un1_cnt_v_cry_4, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', FCO=>uDvi_U_gen_req_un1_cnt_v_cry_6, 
                F1=>open, Q1=>open, F0=>open, Q0=>open);
    uDvi_U_gen_req_SLICE_24I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"99AA", INIT1_INITVAL=>X"99CC")
      port map (M1=>'X', A1=>uDvi_cnt_v_8, B1=>uDvi_U_gen_req_bnd1_8, C1=>'X', 
                D1=>E5CVcc3_uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', 
                A0=>uDvi_U_gen_req_bnd1_7, B0=>uDvi_cnt_v_7, C0=>'X', 
                D0=>E5CVcc3_uDvi_U_gen_req_VCC, 
                FCI=>uDvi_U_gen_req_un1_cnt_v_cry_6, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', FCO=>uDvi_U_gen_req_un1_cnt_v_cry_8, 
                F1=>open, Q1=>open, F0=>open, Q0=>open);
    uDvi_U_gen_req_SLICE_25I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"99CC", INIT1_INITVAL=>X"99AA")
      port map (M1=>'X', A1=>uDvi_U_gen_req_bnd1_10, B1=>uDvi_cnt_v_10, 
                C1=>'X', D1=>E5CVcc3_uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', 
                A0=>uDvi_cnt_v_9, B0=>uDvi_U_gen_req_bnd1_9, C0=>'X', 
                D0=>E5CVcc3_uDvi_U_gen_req_VCC, 
                FCI=>uDvi_U_gen_req_un1_cnt_v_cry_8, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', FCO=>uDvi_U_gen_req_un1_cnt_v_cry_10, 
                F1=>open, Q1=>open, F0=>open, Q0=>open);
    uDvi_U_gen_req_SLICE_26I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", CCU2_INJECT1_0=>"NO", 
                   CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", INIT0_INITVAL=>X"99aa", 
                   INIT1_INITVAL=>X"0000", REG1_SD=>"VHI", CHECK_DI1=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', 
                DI1=>uDvi_U_gen_req_un1_cnt_v, DI0=>'X', 
                A0=>uDvi_U_gen_req_bnd1_11, B0=>uDvi_cnt_v_11, C0=>'X', 
                D0=>E5CVcc3_uDvi_U_gen_req_VCC, 
                FCI=>uDvi_U_gen_req_un1_cnt_v_cry_10, M0=>'X', CE=>'X', 
                CLK=>PinTfpClkP_c, LSR=>'X', FCO=>open, 
                F1=>uDvi_U_gen_req_un1_cnt_v, Q1=>uDvi_U_gen_req_bnd_1, 
                F0=>open, Q0=>open);
    uDvi_U_gen_req_SLICE_27I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"0000", INIT1_INITVAL=>X"99aa")
      port map (M1=>'X', A1=>uDvi_form_hsz_0, B1=>uDvi_cnt_h_0, C1=>'X', 
                D1=>uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>'X', D0=>'X', FCI=>'X', M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uDvi_U_gen_req_cnt_h_cry_0, F1=>open, Q1=>open, 
                F0=>open, Q0=>open);
    uDvi_U_gen_req_SLICE_28I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"99aa", INIT1_INITVAL=>X"99aa")
      port map (M1=>'X', A1=>uDvi_form_hsz_2, B1=>uDvi_cnt_h_2, C1=>'X', 
                D1=>uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', 
                A0=>uDvi_form_hsz_1, B0=>uDvi_cnt_h_1, C0=>'X', 
                D0=>uDvi_U_gen_req_VCC, FCI=>uDvi_U_gen_req_cnt_h_cry_0, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                FCO=>uDvi_U_gen_req_cnt_h_cry_2, F1=>open, Q1=>open, F0=>open, 
                Q0=>open);
    uDvi_U_gen_req_SLICE_29I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"99AA", INIT1_INITVAL=>X"99CC")
      port map (M1=>'X', A1=>uDvi_cnt_h_4, B1=>uDvi_form_hsz_4, C1=>'X', 
                D1=>uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', 
                A0=>uDvi_form_hsz_3, B0=>uDvi_cnt_h_3, C0=>'X', 
                D0=>uDvi_U_gen_req_VCC, FCI=>uDvi_U_gen_req_cnt_h_cry_2, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                FCO=>uDvi_U_gen_req_cnt_h_cry_4, F1=>open, Q1=>open, F0=>open, 
                Q0=>open);
    uDvi_U_gen_req_SLICE_30I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"99aa", INIT1_INITVAL=>X"99aa")
      port map (M1=>'X', A1=>uDvi_form_hsz_6, B1=>uDvi_cnt_h_6, C1=>'X', 
                D1=>uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', 
                A0=>uDvi_form_hsz_5, B0=>uDvi_cnt_h_5, C0=>'X', 
                D0=>uDvi_U_gen_req_VCC, FCI=>uDvi_U_gen_req_cnt_h_cry_4, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                FCO=>uDvi_U_gen_req_cnt_h_cry_6, F1=>open, Q1=>open, F0=>open, 
                Q0=>open);
    uDvi_U_gen_req_SLICE_31I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"99aa", INIT1_INITVAL=>X"99aa")
      port map (M1=>'X', A1=>uDvi_form_hsz_8, B1=>uDvi_cnt_h_8, C1=>'X', 
                D1=>uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', 
                A0=>uDvi_form_hsz_7, B0=>uDvi_cnt_h_7, C0=>'X', 
                D0=>uDvi_U_gen_req_VCC, FCI=>uDvi_U_gen_req_cnt_h_cry_6, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                FCO=>uDvi_U_gen_req_cnt_h_cry_8, F1=>open, Q1=>open, F0=>open, 
                Q0=>open);
    uDvi_U_gen_req_SLICE_32I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"99CC", INIT1_INITVAL=>X"99CC")
      port map (M1=>'X', A1=>uDvi_cnt_h_10, B1=>uDvi_form_hsz_10, C1=>'X', 
                D1=>uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', A0=>uDvi_cnt_h_9, 
                B0=>uDvi_form_hsz_9, C0=>'X', D0=>uDvi_U_gen_req_VCC, 
                FCI=>uDvi_U_gen_req_cnt_h_cry_8, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uDvi_U_gen_req_cnt_h_cry_10, F1=>open, Q1=>open, 
                F0=>open, Q0=>open);
    uDvi_U_gen_req_SLICE_33I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", CCU2_INJECT1_0=>"NO", 
                   CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", INIT0_INITVAL=>X"99aa", 
                   INIT1_INITVAL=>X"0000", REG1_SD=>"VHI", CHECK_DI1=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', 
                DI1=>uDvi_U_gen_req_cnt_h, DI0=>'X', A0=>uDvi_form_hsz_11, 
                B0=>uDvi_cnt_h_11, C0=>'X', D0=>uDvi_U_gen_req_VCC, 
                FCI=>uDvi_U_gen_req_cnt_h_cry_10, M0=>'X', CE=>'X', 
                CLK=>PinTfpClkP_c, LSR=>'X', FCO=>open, 
                F1=>uDvi_U_gen_req_cnt_h, Q1=>uDvi_U_gen_req_bnd_0, F0=>open, 
                Q0=>open);
    uDvi_U_gen_req_SLICE_34I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", INIT0_INITVAL=>X"00FF", 
                   INIT1_INITVAL=>X"9009")
      port map (M1=>'X', A1=>uDvi_U_gen_req_bnd3_1, B1=>uDvi_cnt_v_1, 
                C1=>uDvi_cnt_v_0, D1=>uDvi_U_gen_req_bnd3_0, DI1=>'X', 
                DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>E5CVcc3_uDvi_U_gen_req_VCC, FCI=>'X', M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', FCO=>uDvi_U_gen_req_un3_cnt_v_0_data_tmp_0, 
                F1=>open, Q1=>open, F0=>open, Q0=>open);
    uDvi_U_gen_req_SLICE_35I: SCCU2C
      generic map (INIT0_INITVAL=>X"8421", INIT1_INITVAL=>X"8241")
      port map (M1=>'X', A1=>uDvi_cnt_v_5, B1=>uDvi_U_gen_req_bnd3_4, 
                C1=>uDvi_cnt_v_4, D1=>uDvi_U_gen_req_bnd3_5, DI1=>'X', 
                DI0=>'X', A0=>uDvi_U_gen_req_bnd3_3, B0=>uDvi_U_gen_req_bnd3_2, 
                C0=>uDvi_cnt_v_3, D0=>uDvi_cnt_v_2, 
                FCI=>uDvi_U_gen_req_un3_cnt_v_0_data_tmp_0, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', FCO=>uDvi_U_gen_req_un3_cnt_v_0_data_tmp_2, 
                F1=>open, Q1=>open, F0=>open, Q0=>open);
    uDvi_U_gen_req_SLICE_36I: SCCU2C
      generic map (INIT0_INITVAL=>X"8421", INIT1_INITVAL=>X"8241")
      port map (M1=>'X', A1=>uDvi_U_gen_req_bnd3_8, B1=>uDvi_U_gen_req_bnd3_9, 
                C1=>uDvi_cnt_v_9, D1=>uDvi_cnt_v_8, DI1=>'X', DI0=>'X', 
                A0=>uDvi_cnt_v_7, B0=>uDvi_U_gen_req_bnd3_6, 
                C0=>uDvi_U_gen_req_bnd3_7, D0=>uDvi_cnt_v_6, 
                FCI=>uDvi_U_gen_req_un3_cnt_v_0_data_tmp_2, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', FCO=>uDvi_U_gen_req_un3_cnt_v_0_data_tmp_4, 
                F1=>open, Q1=>open, F0=>open, Q0=>open);
    uDvi_U_gen_req_SLICE_37I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", CCU2_INJECT1_1=>"NO", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   INIT0_INITVAL=>X"9009", INIT1_INITVAL=>X"0000", 
                   REG1_SD=>"VHI", CHECK_DI1=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', 
                DI1=>uDvi_U_gen_req_un3_cnt_v, DI0=>'X', A0=>uDvi_cnt_v_11, 
                B0=>uDvi_U_gen_req_bnd3_11, C0=>uDvi_cnt_v_10, 
                D0=>uDvi_U_gen_req_bnd3_10, 
                FCI=>uDvi_U_gen_req_un3_cnt_v_0_data_tmp_4, M0=>'X', CE=>'X', 
                CLK=>PinTfpClkP_c, LSR=>'X', FCO=>open, 
                F1=>uDvi_U_gen_req_un3_cnt_v, Q1=>uDvi_U_gen_req_bnd_3, 
                F0=>open, Q0=>open);
    uDvi_U_gen_req_SLICE_38I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", INIT0_INITVAL=>X"00FF", 
                   INIT1_INITVAL=>X"9009")
      port map (M1=>'X', A1=>uDvi_cnt_v_1, B1=>uDvi_U_gen_req_bnd2_1, 
                C1=>uDvi_cnt_v_0, D1=>uDvi_U_gen_req_bnd2_0, DI1=>'X', 
                DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>E5CVcc3_uDvi_U_gen_req_VCC, FCI=>'X', M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', FCO=>uDvi_U_gen_req_un2_cnt_v_0_data_tmp_0, 
                F1=>open, Q1=>open, F0=>open, Q0=>open);
    uDvi_U_gen_req_SLICE_39I: SCCU2C
      generic map (INIT0_INITVAL=>X"8241", INIT1_INITVAL=>X"8241")
      port map (M1=>'X', A1=>uDvi_U_gen_req_bnd2_5, B1=>uDvi_U_gen_req_bnd2_4, 
                C1=>uDvi_cnt_v_4, D1=>uDvi_cnt_v_5, DI1=>'X', DI0=>'X', 
                A0=>uDvi_U_gen_req_bnd2_2, B0=>uDvi_cnt_v_3, 
                C0=>uDvi_U_gen_req_bnd2_3, D0=>uDvi_cnt_v_2, 
                FCI=>uDvi_U_gen_req_un2_cnt_v_0_data_tmp_0, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', FCO=>uDvi_U_gen_req_un2_cnt_v_0_data_tmp_2, 
                F1=>open, Q1=>open, F0=>open, Q0=>open);
    uDvi_U_gen_req_SLICE_40I: SCCU2C
      generic map (INIT0_INITVAL=>X"9009", INIT1_INITVAL=>X"8421")
      port map (M1=>'X', A1=>uDvi_U_gen_req_bnd2_8, B1=>uDvi_U_gen_req_bnd2_9, 
                C1=>uDvi_cnt_v_8, D1=>uDvi_cnt_v_9, DI1=>'X', DI0=>'X', 
                A0=>uDvi_U_gen_req_bnd2_7, B0=>uDvi_cnt_v_7, C0=>uDvi_cnt_v_6, 
                D0=>uDvi_U_gen_req_bnd2_6, 
                FCI=>uDvi_U_gen_req_un2_cnt_v_0_data_tmp_2, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', FCO=>uDvi_U_gen_req_un2_cnt_v_0_data_tmp_4, 
                F1=>open, Q1=>open, F0=>open, Q0=>open);
    uDvi_U_gen_req_SLICE_41I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", CCU2_INJECT1_1=>"NO", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   INIT0_INITVAL=>X"9009", INIT1_INITVAL=>X"0000", 
                   REG1_SD=>"VHI", CHECK_DI1=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', 
                DI1=>uDvi_U_gen_req_un2_cnt_v, DI0=>'X', 
                A0=>uDvi_U_gen_req_bnd2_11, B0=>uDvi_cnt_v_11, 
                C0=>uDvi_cnt_v_10, D0=>uDvi_U_gen_req_bnd2_10, 
                FCI=>uDvi_U_gen_req_un2_cnt_v_0_data_tmp_4, M0=>'X', CE=>'X', 
                CLK=>PinTfpClkP_c, LSR=>'X', FCO=>open, 
                F1=>uDvi_U_gen_req_un2_cnt_v, Q1=>uDvi_U_gen_req_bnd_2, 
                F0=>open, Q0=>open);
    uDvi_U_gen_req_SLICE_42I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", INIT0_INITVAL=>X"00FF", 
                   INIT1_INITVAL=>X"9009")
      port map (M1=>'X', A1=>uDvi_cnt_v_1, B1=>uDvi_form_vss_1, 
                C1=>uDvi_form_vss_0, D1=>uDvi_cnt_v_0, DI1=>'X', DI0=>'X', 
                A0=>'X', B0=>'X', C0=>'X', D0=>E5CVcc3_uDvi_U_gen_req_VCC, 
                FCI=>'X', M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                FCO=>uDvi_U_gen_req_cnt_v_0_data_tmp_0, F1=>open, Q1=>open, 
                F0=>open, Q0=>open);
    uDvi_U_gen_req_SLICE_43I: SCCU2C
      generic map (INIT0_INITVAL=>X"8241", INIT1_INITVAL=>X"9009")
      port map (M1=>'X', A1=>uDvi_form_vss_5, B1=>uDvi_cnt_v_5, 
                C1=>uDvi_cnt_v_4, D1=>uDvi_form_vss_4, DI1=>'X', DI0=>'X', 
                A0=>uDvi_form_vss_2, B0=>uDvi_cnt_v_3, C0=>uDvi_form_vss_3, 
                D0=>uDvi_cnt_v_2, FCI=>uDvi_U_gen_req_cnt_v_0_data_tmp_0, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                FCO=>uDvi_U_gen_req_cnt_v_0_data_tmp_2, F1=>open, Q1=>open, 
                F0=>open, Q0=>open);
    uDvi_U_gen_req_SLICE_44I: SCCU2C
      generic map (INIT0_INITVAL=>X"8241", INIT1_INITVAL=>X"8241")
      port map (M1=>'X', A1=>uDvi_form_vss_8, B1=>uDvi_form_vss_9, 
                C1=>uDvi_cnt_v_9, D1=>uDvi_cnt_v_8, DI1=>'X', DI0=>'X', 
                A0=>uDvi_form_vss_7, B0=>uDvi_form_vss_6, C0=>uDvi_cnt_v_6, 
                D0=>uDvi_cnt_v_7, FCI=>uDvi_U_gen_req_cnt_v_0_data_tmp_2, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                FCO=>uDvi_U_gen_req_cnt_v_0_data_tmp_4, F1=>open, Q1=>open, 
                F0=>open, Q0=>open);
    uDvi_U_gen_req_SLICE_45I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", CCU2_INJECT1_1=>"NO", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   INIT0_INITVAL=>X"9009", INIT1_INITVAL=>X"0000", 
                   REG1_SD=>"VHI", CHECK_DI1=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', 
                DI1=>uDvi_U_gen_req_cnt_v, DI0=>'X', A0=>uDvi_cnt_v_11, 
                B0=>uDvi_form_vss_11, C0=>uDvi_form_vss_10, D0=>uDvi_cnt_v_10, 
                FCI=>uDvi_U_gen_req_cnt_v_0_data_tmp_4, M0=>'X', CE=>'X', 
                CLK=>PinTfpClkP_c, LSR=>'X', FCO=>open, 
                F1=>uDvi_U_gen_req_cnt_v, Q1=>uDvi_U_gen_req_vs, F0=>open, 
                Q0=>open);
    uDvi_U_gen_tim_SLICE_46I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"0000", INIT1_INITVAL=>X"99CC")
      port map (M1=>'X', A1=>uDvi_cnt_h_0, B1=>uDvi_form_hsz_0, C1=>'X', 
                D1=>uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>'X', D0=>'X', FCI=>'X', M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uDvi_U_gen_tim_cnt_h_cry_0, F1=>open, Q1=>open, 
                F0=>open, Q0=>open);
    uDvi_U_gen_tim_SLICE_47I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"99aa", INIT1_INITVAL=>X"99aa")
      port map (M1=>'X', A1=>uDvi_form_hsz_2, B1=>uDvi_cnt_h_2, C1=>'X', 
                D1=>uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', 
                A0=>uDvi_form_hsz_1, B0=>uDvi_cnt_h_1, C0=>'X', 
                D0=>uDvi_U_gen_req_VCC, FCI=>uDvi_U_gen_tim_cnt_h_cry_0, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                FCO=>uDvi_U_gen_tim_cnt_h_cry_2, F1=>open, Q1=>open, F0=>open, 
                Q0=>open);
    uDvi_U_gen_tim_SLICE_48I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"99CC", INIT1_INITVAL=>X"99AA")
      port map (M1=>'X', A1=>uDvi_form_hsz_4, B1=>uDvi_cnt_h_4, C1=>'X', 
                D1=>uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', A0=>uDvi_cnt_h_3, 
                B0=>uDvi_form_hsz_3, C0=>'X', D0=>uDvi_U_gen_req_VCC, 
                FCI=>uDvi_U_gen_tim_cnt_h_cry_2, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uDvi_U_gen_tim_cnt_h_cry_4, F1=>open, Q1=>open, 
                F0=>open, Q0=>open);
    uDvi_U_gen_tim_SLICE_49I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"99AA", INIT1_INITVAL=>X"99CC")
      port map (M1=>'X', A1=>uDvi_cnt_h_6, B1=>uDvi_form_hsz_6, C1=>'X', 
                D1=>uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', 
                A0=>uDvi_form_hsz_5, B0=>uDvi_cnt_h_5, C0=>'X', 
                D0=>uDvi_U_gen_req_VCC, FCI=>uDvi_U_gen_tim_cnt_h_cry_4, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                FCO=>uDvi_U_gen_tim_cnt_h_cry_6, F1=>open, Q1=>open, F0=>open, 
                Q0=>open);
    uDvi_U_gen_tim_SLICE_50I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"99AA", INIT1_INITVAL=>X"99CC")
      port map (M1=>'X', A1=>uDvi_cnt_h_8, B1=>uDvi_form_hsz_8, C1=>'X', 
                D1=>uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', 
                A0=>uDvi_form_hsz_7, B0=>uDvi_cnt_h_7, C0=>'X', 
                D0=>uDvi_U_gen_req_VCC, FCI=>uDvi_U_gen_tim_cnt_h_cry_6, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                FCO=>uDvi_U_gen_tim_cnt_h_cry_8, F1=>open, Q1=>open, F0=>open, 
                Q0=>open);
    uDvi_U_gen_tim_SLICE_51I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"99AA", INIT1_INITVAL=>X"99CC")
      port map (M1=>'X', A1=>uDvi_cnt_h_10, B1=>uDvi_form_hsz_10, C1=>'X', 
                D1=>uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', 
                A0=>uDvi_form_hsz_9, B0=>uDvi_cnt_h_9, C0=>'X', 
                D0=>uDvi_U_gen_req_VCC, FCI=>uDvi_U_gen_tim_cnt_h_cry_8, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                FCO=>uDvi_U_gen_tim_cnt_h_cry_10, F1=>open, Q1=>open, F0=>open, 
                Q0=>open);
    uDvi_U_gen_tim_SLICE_52I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", CCU2_INJECT1_0=>"NO", 
                   CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", INIT0_INITVAL=>X"99aa", 
                   INIT1_INITVAL=>X"0000", REG1_SD=>"VHI", CHECK_DI1=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', 
                DI1=>uDvi_U_gen_tim_cnt_h, DI0=>'X', A0=>uDvi_form_hsz_11, 
                B0=>uDvi_cnt_h_11, C0=>'X', D0=>uDvi_U_gen_req_VCC, 
                FCI=>uDvi_U_gen_tim_cnt_h_cry_10, M0=>'X', CE=>'X', 
                CLK=>PinTfpClkP_c, LSR=>'X', FCO=>open, 
                F1=>uDvi_U_gen_tim_cnt_h, Q1=>uDvi_U_gen_tim_act_bound_1, 
                F0=>open, Q0=>open);
    uDvi_U_gen_tim_SLICE_53I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"0000", INIT1_INITVAL=>X"99aa")
      port map (M1=>'X', A1=>uDvi_form_vsz_0, B1=>uDvi_cnt_v_0, C1=>'X', 
                D1=>E5CVcc3_uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', FCI=>'X', M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', FCO=>uDvi_U_gen_tim_cnt_v_cry_0, F1=>open, 
                Q1=>open, F0=>open, Q0=>open);
    uDvi_U_gen_tim_SLICE_54I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"99aa", INIT1_INITVAL=>X"99aa")
      port map (M1=>'X', A1=>uDvi_form_vsz_2, B1=>uDvi_cnt_v_2, C1=>'X', 
                D1=>E5CVcc3_uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', 
                A0=>uDvi_form_vsz_1, B0=>uDvi_cnt_v_1, C0=>'X', 
                D0=>E5CVcc3_uDvi_U_gen_req_VCC, 
                FCI=>uDvi_U_gen_tim_cnt_v_cry_0, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uDvi_U_gen_tim_cnt_v_cry_2, F1=>open, Q1=>open, 
                F0=>open, Q0=>open);
    uDvi_U_gen_tim_SLICE_55I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"99CC", INIT1_INITVAL=>X"99AA")
      port map (M1=>'X', A1=>uDvi_form_vsz_4, B1=>uDvi_cnt_v_4, C1=>'X', 
                D1=>E5CVcc3_uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', 
                A0=>uDvi_cnt_v_3, B0=>uDvi_form_vsz_3, C0=>'X', 
                D0=>E5CVcc3_uDvi_U_gen_req_VCC, 
                FCI=>uDvi_U_gen_tim_cnt_v_cry_2, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uDvi_U_gen_tim_cnt_v_cry_4, F1=>open, Q1=>open, 
                F0=>open, Q0=>open);
    uDvi_U_gen_tim_SLICE_56I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"99aa", INIT1_INITVAL=>X"99aa")
      port map (M1=>'X', A1=>uDvi_form_vsz_6, B1=>uDvi_cnt_v_6, C1=>'X', 
                D1=>E5CVcc3_uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', 
                A0=>uDvi_form_vsz_5, B0=>uDvi_cnt_v_5, C0=>'X', 
                D0=>E5CVcc3_uDvi_U_gen_req_VCC, 
                FCI=>uDvi_U_gen_tim_cnt_v_cry_4, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uDvi_U_gen_tim_cnt_v_cry_6, F1=>open, Q1=>open, 
                F0=>open, Q0=>open);
    uDvi_U_gen_tim_SLICE_57I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"99aa", INIT1_INITVAL=>X"99aa")
      port map (M1=>'X', A1=>uDvi_form_vsz_8, B1=>uDvi_cnt_v_8, C1=>'X', 
                D1=>E5CVcc3_uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', 
                A0=>uDvi_form_vsz_7, B0=>uDvi_cnt_v_7, C0=>'X', 
                D0=>E5CVcc3_uDvi_U_gen_req_VCC, 
                FCI=>uDvi_U_gen_tim_cnt_v_cry_6, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uDvi_U_gen_tim_cnt_v_cry_8, F1=>open, Q1=>open, 
                F0=>open, Q0=>open);
    uDvi_U_gen_tim_SLICE_58I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"99CC", INIT1_INITVAL=>X"99AA")
      port map (M1=>'X', A1=>uDvi_form_vsz_10, B1=>uDvi_cnt_v_10, C1=>'X', 
                D1=>E5CVcc3_uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', 
                A0=>uDvi_cnt_v_9, B0=>uDvi_form_vsz_9, C0=>'X', 
                D0=>E5CVcc3_uDvi_U_gen_req_VCC, 
                FCI=>uDvi_U_gen_tim_cnt_v_cry_8, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uDvi_U_gen_tim_cnt_v_cry_10, F1=>open, Q1=>open, 
                F0=>open, Q0=>open);
    uDvi_U_gen_tim_SLICE_59I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", CCU2_INJECT1_0=>"NO", 
                   CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", INIT0_INITVAL=>X"99aa", 
                   INIT1_INITVAL=>X"0000", REG1_SD=>"VHI", CHECK_DI1=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', 
                DI1=>uDvi_U_gen_tim_cnt_v, DI0=>'X', A0=>uDvi_form_vsz_11, 
                B0=>uDvi_cnt_v_11, C0=>'X', D0=>E5CVcc3_uDvi_U_gen_req_VCC, 
                FCI=>uDvi_U_gen_tim_cnt_v_cry_10, M0=>'X', CE=>'X', 
                CLK=>PinTfpClkP_c, LSR=>'X', FCO=>open, 
                F1=>uDvi_U_gen_tim_cnt_v, Q1=>uDvi_U_gen_tim_act_bound_0, 
                F0=>open, Q0=>open);
    uDvi_U_gen_sync_SLICE_60I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"0000", INIT1_INITVAL=>X"99aa")
      port map (M1=>'X', A1=>uDvi_form_hse_0, B1=>uDvi_cnt_h_0, C1=>'X', 
                D1=>uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>'X', D0=>'X', FCI=>'X', M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uDvi_U_gen_sync_cnt_h_cry_0, F1=>open, Q1=>open, 
                F0=>open, Q0=>open);
    uDvi_U_gen_sync_SLICE_61I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"99CC", INIT1_INITVAL=>X"99AA")
      port map (M1=>'X', A1=>uDvi_form_hse_2, B1=>uDvi_cnt_h_2, C1=>'X', 
                D1=>uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', A0=>uDvi_cnt_h_1, 
                B0=>uDvi_form_hse_1, C0=>'X', D0=>uDvi_U_gen_req_VCC, 
                FCI=>uDvi_U_gen_sync_cnt_h_cry_0, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uDvi_U_gen_sync_cnt_h_cry_2, F1=>open, Q1=>open, 
                F0=>open, Q0=>open);
    uDvi_U_gen_sync_SLICE_62I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"99CC", INIT1_INITVAL=>X"99CC")
      port map (M1=>'X', A1=>uDvi_cnt_h_4, B1=>uDvi_form_hse_4, C1=>'X', 
                D1=>uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', A0=>uDvi_cnt_h_3, 
                B0=>uDvi_form_hse_3, C0=>'X', D0=>uDvi_U_gen_req_VCC, 
                FCI=>uDvi_U_gen_sync_cnt_h_cry_2, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uDvi_U_gen_sync_cnt_h_cry_4, F1=>open, Q1=>open, 
                F0=>open, Q0=>open);
    uDvi_U_gen_sync_SLICE_63I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"99CC", INIT1_INITVAL=>X"99CC")
      port map (M1=>'X', A1=>uDvi_cnt_h_6, B1=>uDvi_form_hse_6, C1=>'X', 
                D1=>uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', A0=>uDvi_cnt_h_5, 
                B0=>uDvi_form_hse_5, C0=>'X', D0=>uDvi_U_gen_req_VCC, 
                FCI=>uDvi_U_gen_sync_cnt_h_cry_4, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uDvi_U_gen_sync_cnt_h_cry_6, F1=>open, Q1=>open, 
                F0=>open, Q0=>open);
    uDvi_U_gen_sync_SLICE_64I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"99AA", INIT1_INITVAL=>X"99CC")
      port map (M1=>'X', A1=>uDvi_cnt_h_8, B1=>uDvi_form_hse_8, C1=>'X', 
                D1=>uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', 
                A0=>uDvi_form_hse_7, B0=>uDvi_cnt_h_7, C0=>'X', 
                D0=>uDvi_U_gen_req_VCC, FCI=>uDvi_U_gen_sync_cnt_h_cry_6, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                FCO=>uDvi_U_gen_sync_cnt_h_cry_8, F1=>open, Q1=>open, F0=>open, 
                Q0=>open);
    uDvi_U_gen_sync_SLICE_65I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"99aa", INIT1_INITVAL=>X"99aa")
      port map (M1=>'X', A1=>uDvi_form_hse_10, B1=>uDvi_cnt_h_10, C1=>'X', 
                D1=>uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', 
                A0=>uDvi_form_hse_9, B0=>uDvi_cnt_h_9, C0=>'X', 
                D0=>uDvi_U_gen_req_VCC, FCI=>uDvi_U_gen_sync_cnt_h_cry_8, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                FCO=>uDvi_U_gen_sync_cnt_h_cry_10, F1=>open, Q1=>open, 
                F0=>open, Q0=>open);
    uDvi_U_gen_sync_SLICE_66I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", CCU2_INJECT1_0=>"NO", 
                   CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", INIT0_INITVAL=>X"99CC", 
                   INIT1_INITVAL=>X"0000", REG1_SD=>"VHI", CHECK_DI1=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', 
                DI1=>uDvi_U_gen_sync_cnt_h, DI0=>'X', A0=>uDvi_cnt_h_11, 
                B0=>uDvi_form_hse_11, C0=>'X', D0=>uDvi_U_gen_req_VCC, 
                FCI=>uDvi_U_gen_sync_cnt_h_cry_10, M0=>'X', CE=>'X', 
                CLK=>PinTfpClkP_c, LSR=>'X', FCO=>open, 
                F1=>uDvi_U_gen_sync_cnt_h, Q1=>uDvi_U_gen_sync_boundh_1, 
                F0=>open, Q0=>open);
    uDvi_U_gen_sync_SLICE_67I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"0000", INIT1_INITVAL=>X"99CC")
      port map (M1=>'X', A1=>uDvi_cnt_h_0, B1=>uDvi_form_hss_0, C1=>'X', 
                D1=>uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>'X', D0=>'X', FCI=>'X', M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uDvi_U_gen_sync_un1_cnt_h_cry_0, F1=>open, 
                Q1=>open, F0=>open, Q0=>open);
    uDvi_U_gen_sync_SLICE_68I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"99AA", INIT1_INITVAL=>X"99CC")
      port map (M1=>'X', A1=>uDvi_cnt_h_2, B1=>uDvi_form_hss_2, C1=>'X', 
                D1=>uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', 
                A0=>uDvi_form_hss_1, B0=>uDvi_cnt_h_1, C0=>'X', 
                D0=>uDvi_U_gen_req_VCC, FCI=>uDvi_U_gen_sync_un1_cnt_h_cry_0, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                FCO=>uDvi_U_gen_sync_un1_cnt_h_cry_2, F1=>open, Q1=>open, 
                F0=>open, Q0=>open);
    uDvi_U_gen_sync_SLICE_69I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"99aa", INIT1_INITVAL=>X"99aa")
      port map (M1=>'X', A1=>uDvi_form_hss_4, B1=>uDvi_cnt_h_4, C1=>'X', 
                D1=>uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', 
                A0=>uDvi_form_hss_3, B0=>uDvi_cnt_h_3, C0=>'X', 
                D0=>uDvi_U_gen_req_VCC, FCI=>uDvi_U_gen_sync_un1_cnt_h_cry_2, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                FCO=>uDvi_U_gen_sync_un1_cnt_h_cry_4, F1=>open, Q1=>open, 
                F0=>open, Q0=>open);
    uDvi_U_gen_sync_SLICE_70I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"99AA", INIT1_INITVAL=>X"99CC")
      port map (M1=>'X', A1=>uDvi_cnt_h_6, B1=>uDvi_form_hss_6, C1=>'X', 
                D1=>uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', 
                A0=>uDvi_form_hss_5, B0=>uDvi_cnt_h_5, C0=>'X', 
                D0=>uDvi_U_gen_req_VCC, FCI=>uDvi_U_gen_sync_un1_cnt_h_cry_4, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                FCO=>uDvi_U_gen_sync_un1_cnt_h_cry_6, F1=>open, Q1=>open, 
                F0=>open, Q0=>open);
    uDvi_U_gen_sync_SLICE_71I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"99AA", INIT1_INITVAL=>X"99CC")
      port map (M1=>'X', A1=>uDvi_cnt_h_8, B1=>uDvi_form_hss_8, C1=>'X', 
                D1=>uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', 
                A0=>uDvi_form_hss_7, B0=>uDvi_cnt_h_7, C0=>'X', 
                D0=>uDvi_U_gen_req_VCC, FCI=>uDvi_U_gen_sync_un1_cnt_h_cry_6, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                FCO=>uDvi_U_gen_sync_un1_cnt_h_cry_8, F1=>open, Q1=>open, 
                F0=>open, Q0=>open);
    uDvi_U_gen_sync_SLICE_72I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"99aa", INIT1_INITVAL=>X"99aa")
      port map (M1=>'X', A1=>uDvi_form_hss_10, B1=>uDvi_cnt_h_10, C1=>'X', 
                D1=>uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', 
                A0=>uDvi_form_hss_9, B0=>uDvi_cnt_h_9, C0=>'X', 
                D0=>uDvi_U_gen_req_VCC, FCI=>uDvi_U_gen_sync_un1_cnt_h_cry_8, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                FCO=>uDvi_U_gen_sync_un1_cnt_h_cry_10, F1=>open, Q1=>open, 
                F0=>open, Q0=>open);
    uDvi_U_gen_sync_SLICE_73I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", CCU2_INJECT1_0=>"NO", 
                   CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", INIT0_INITVAL=>X"99aa", 
                   INIT1_INITVAL=>X"0000", REG1_SD=>"VHI", CHECK_DI1=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', 
                DI1=>uDvi_U_gen_sync_un1_cnt_h, DI0=>'X', A0=>uDvi_form_hss_11, 
                B0=>uDvi_cnt_h_11, C0=>'X', D0=>uDvi_U_gen_req_VCC, 
                FCI=>uDvi_U_gen_sync_un1_cnt_h_cry_10, M0=>'X', CE=>'X', 
                CLK=>PinTfpClkP_c, LSR=>'X', FCO=>open, 
                F1=>uDvi_U_gen_sync_un1_cnt_h, Q1=>uDvi_U_gen_sync_boundh_i_0, 
                F0=>open, Q0=>open);
    uDvi_U_gen_sync_SLICE_74I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"0000", INIT1_INITVAL=>X"99CC")
      port map (M1=>'X', A1=>uDvi_cnt_v_0, B1=>uDvi_form_vse_0, C1=>'X', 
                D1=>E5CVcc3_uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', FCI=>'X', M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', FCO=>uDvi_U_gen_sync_cnt_v_cry_0, F1=>open, 
                Q1=>open, F0=>open, Q0=>open);
    uDvi_U_gen_sync_SLICE_75I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"99aa", INIT1_INITVAL=>X"99aa")
      port map (M1=>'X', A1=>uDvi_form_vse_2, B1=>uDvi_cnt_v_2, C1=>'X', 
                D1=>E5CVcc3_uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', 
                A0=>uDvi_form_vse_1, B0=>uDvi_cnt_v_1, C0=>'X', 
                D0=>E5CVcc3_uDvi_U_gen_req_VCC, 
                FCI=>uDvi_U_gen_sync_cnt_v_cry_0, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uDvi_U_gen_sync_cnt_v_cry_2, F1=>open, Q1=>open, 
                F0=>open, Q0=>open);
    uDvi_U_gen_sync_SLICE_76I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"99CC", INIT1_INITVAL=>X"99CC")
      port map (M1=>'X', A1=>uDvi_cnt_v_4, B1=>uDvi_form_vse_4, C1=>'X', 
                D1=>E5CVcc3_uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', 
                A0=>uDvi_cnt_v_3, B0=>uDvi_form_vse_3, C0=>'X', 
                D0=>E5CVcc3_uDvi_U_gen_req_VCC, 
                FCI=>uDvi_U_gen_sync_cnt_v_cry_2, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uDvi_U_gen_sync_cnt_v_cry_4, F1=>open, Q1=>open, 
                F0=>open, Q0=>open);
    uDvi_U_gen_sync_SLICE_77I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"99aa", INIT1_INITVAL=>X"99aa")
      port map (M1=>'X', A1=>uDvi_form_vse_6, B1=>uDvi_cnt_v_6, C1=>'X', 
                D1=>E5CVcc3_uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', 
                A0=>uDvi_form_vse_5, B0=>uDvi_cnt_v_5, C0=>'X', 
                D0=>E5CVcc3_uDvi_U_gen_req_VCC, 
                FCI=>uDvi_U_gen_sync_cnt_v_cry_4, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uDvi_U_gen_sync_cnt_v_cry_6, F1=>open, Q1=>open, 
                F0=>open, Q0=>open);
    uDvi_U_gen_sync_SLICE_78I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"99aa", INIT1_INITVAL=>X"99aa")
      port map (M1=>'X', A1=>uDvi_form_vse_8, B1=>uDvi_cnt_v_8, C1=>'X', 
                D1=>E5CVcc3_uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', 
                A0=>uDvi_form_vse_7, B0=>uDvi_cnt_v_7, C0=>'X', 
                D0=>E5CVcc3_uDvi_U_gen_req_VCC, 
                FCI=>uDvi_U_gen_sync_cnt_v_cry_6, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uDvi_U_gen_sync_cnt_v_cry_8, F1=>open, Q1=>open, 
                F0=>open, Q0=>open);
    uDvi_U_gen_sync_SLICE_79I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"99AA", INIT1_INITVAL=>X"99CC")
      port map (M1=>'X', A1=>uDvi_cnt_v_10, B1=>uDvi_form_vse_10, C1=>'X', 
                D1=>E5CVcc3_uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', 
                A0=>uDvi_form_vse_9, B0=>uDvi_cnt_v_9, C0=>'X', 
                D0=>E5CVcc3_uDvi_U_gen_req_VCC, 
                FCI=>uDvi_U_gen_sync_cnt_v_cry_8, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uDvi_U_gen_sync_cnt_v_cry_10, F1=>open, 
                Q1=>open, F0=>open, Q0=>open);
    uDvi_U_gen_sync_SLICE_80I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", CCU2_INJECT1_0=>"NO", 
                   CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", INIT0_INITVAL=>X"99aa", 
                   INIT1_INITVAL=>X"0000", REG1_SD=>"VHI", CHECK_DI1=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', 
                DI1=>uDvi_U_gen_sync_cnt_v, DI0=>'X', A0=>uDvi_form_vse_11, 
                B0=>uDvi_cnt_v_11, C0=>'X', D0=>E5CVcc3_uDvi_U_gen_req_VCC, 
                FCI=>uDvi_U_gen_sync_cnt_v_cry_10, M0=>'X', CE=>'X', 
                CLK=>PinTfpClkP_c, LSR=>'X', FCO=>open, 
                F1=>uDvi_U_gen_sync_cnt_v, Q1=>uDvi_U_gen_sync_boundv_1, 
                F0=>open, Q0=>open);
    uDvi_U_gen_sync_SLICE_81I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"0000", INIT1_INITVAL=>X"99aa")
      port map (M1=>'X', A1=>uDvi_form_vss_0, B1=>uDvi_cnt_v_0, C1=>'X', 
                D1=>E5CVcc3_uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', FCI=>'X', M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', FCO=>uDvi_U_gen_sync_un1_cnt_v_cry_0, 
                F1=>open, Q1=>open, F0=>open, Q0=>open);
    uDvi_U_gen_sync_SLICE_82I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"99AA", INIT1_INITVAL=>X"99CC")
      port map (M1=>'X', A1=>uDvi_cnt_v_2, B1=>uDvi_form_vss_2, C1=>'X', 
                D1=>E5CVcc3_uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', 
                A0=>uDvi_form_vss_1, B0=>uDvi_cnt_v_1, C0=>'X', 
                D0=>E5CVcc3_uDvi_U_gen_req_VCC, 
                FCI=>uDvi_U_gen_sync_un1_cnt_v_cry_0, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', FCO=>uDvi_U_gen_sync_un1_cnt_v_cry_2, 
                F1=>open, Q1=>open, F0=>open, Q0=>open);
    uDvi_U_gen_sync_SLICE_83I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"99CC", INIT1_INITVAL=>X"99CC")
      port map (M1=>'X', A1=>uDvi_cnt_v_4, B1=>uDvi_form_vss_4, C1=>'X', 
                D1=>E5CVcc3_uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', 
                A0=>uDvi_cnt_v_3, B0=>uDvi_form_vss_3, C0=>'X', 
                D0=>E5CVcc3_uDvi_U_gen_req_VCC, 
                FCI=>uDvi_U_gen_sync_un1_cnt_v_cry_2, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', FCO=>uDvi_U_gen_sync_un1_cnt_v_cry_4, 
                F1=>open, Q1=>open, F0=>open, Q0=>open);
    uDvi_U_gen_sync_SLICE_84I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"99CC", INIT1_INITVAL=>X"99AA")
      port map (M1=>'X', A1=>uDvi_form_vss_6, B1=>uDvi_cnt_v_6, C1=>'X', 
                D1=>E5CVcc3_uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', 
                A0=>uDvi_cnt_v_5, B0=>uDvi_form_vss_5, C0=>'X', 
                D0=>E5CVcc3_uDvi_U_gen_req_VCC, 
                FCI=>uDvi_U_gen_sync_un1_cnt_v_cry_4, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', FCO=>uDvi_U_gen_sync_un1_cnt_v_cry_6, 
                F1=>open, Q1=>open, F0=>open, Q0=>open);
    uDvi_U_gen_sync_SLICE_85I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"99AA", INIT1_INITVAL=>X"99CC")
      port map (M1=>'X', A1=>uDvi_cnt_v_8, B1=>uDvi_form_vss_8, C1=>'X', 
                D1=>E5CVcc3_uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', 
                A0=>uDvi_form_vss_7, B0=>uDvi_cnt_v_7, C0=>'X', 
                D0=>E5CVcc3_uDvi_U_gen_req_VCC, 
                FCI=>uDvi_U_gen_sync_un1_cnt_v_cry_6, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', FCO=>uDvi_U_gen_sync_un1_cnt_v_cry_8, 
                F1=>open, Q1=>open, F0=>open, Q0=>open);
    uDvi_U_gen_sync_SLICE_86I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"99AA", INIT1_INITVAL=>X"99CC")
      port map (M1=>'X', A1=>uDvi_cnt_v_10, B1=>uDvi_form_vss_10, C1=>'X', 
                D1=>E5CVcc3_uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', 
                A0=>uDvi_form_vss_9, B0=>uDvi_cnt_v_9, C0=>'X', 
                D0=>E5CVcc3_uDvi_U_gen_req_VCC, 
                FCI=>uDvi_U_gen_sync_un1_cnt_v_cry_8, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', FCO=>uDvi_U_gen_sync_un1_cnt_v_cry_10, 
                F1=>open, Q1=>open, F0=>open, Q0=>open);
    uDvi_U_gen_sync_SLICE_87I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", CCU2_INJECT1_0=>"NO", 
                   CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", INIT0_INITVAL=>X"99CC", 
                   INIT1_INITVAL=>X"0000", REG1_SD=>"VHI", CHECK_DI1=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', 
                DI1=>uDvi_U_gen_sync_un1_cnt_v, DI0=>'X', A0=>uDvi_cnt_v_11, 
                B0=>uDvi_form_vss_11, C0=>'X', D0=>E5CVcc3_uDvi_U_gen_req_VCC, 
                FCI=>uDvi_U_gen_sync_un1_cnt_v_cry_10, M0=>'X', CE=>'X', 
                CLK=>PinTfpClkP_c, LSR=>'X', FCO=>open, 
                F1=>uDvi_U_gen_sync_un1_cnt_v, Q1=>uDvi_U_gen_sync_boundv_i_0, 
                F0=>open, Q0=>open);
    uDvi_U_gen_cnt_SLICE_88I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"00AA", INIT1_INITVAL=>X"CC00")
      port map (M1=>'X', A1=>'X', B1=>uDvi_U_gen_cnt_cntv_0, C1=>'X', 
                D1=>E5CVcc3_uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', 
                A0=>uDvi_U_gen_cnt_cntv_0_sqmuxa, B0=>'X', C0=>'X', 
                D0=>E5CVcc3_uDvi_U_gen_req_VCC, FCI=>'X', M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', FCO=>uDvi_U_gen_cnt_un1_cntv_cry_0, 
                F1=>uDvi_U_gen_cnt_cntv_3_0, Q1=>open, F0=>open, Q0=>open);
    uDvi_U_gen_cnt_SLICE_89I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   INIT0_INITVAL=>X"CC00", INIT1_INITVAL=>X"CC00", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>uDvi_U_gen_cnt_cntv_2, C1=>'X', 
                D1=>E5CVcc3_uDvi_U_gen_req_VCC, DI1=>uDvi_U_gen_cnt_cntv_3_2, 
                DI0=>uDvi_U_gen_cnt_cntv_3_1, A0=>'X', 
                B0=>uDvi_U_gen_cnt_cntv_1, C0=>'X', 
                D0=>E5CVcc3_uDvi_U_gen_req_VCC, 
                FCI=>uDvi_U_gen_cnt_un1_cntv_cry_0, M0=>'X', CE=>'X', 
                CLK=>PinTfpClkP_c, 
                LSR=>uDvi_U_gen_cnt_un12_cnth_0_I_33_0_RNI1RAL, 
                FCO=>uDvi_U_gen_cnt_un1_cntv_cry_2, 
                F1=>uDvi_U_gen_cnt_cntv_3_2, Q1=>uDvi_U_gen_cnt_cntv_2, 
                F0=>uDvi_U_gen_cnt_cntv_3_1, Q0=>uDvi_U_gen_cnt_cntv_1);
    uDvi_U_gen_cnt_SLICE_90I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   INIT0_INITVAL=>X"CC00", INIT1_INITVAL=>X"AA00", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>uDvi_U_gen_cnt_cntv_4, B1=>'X', C1=>'X', 
                D1=>E5CVcc3_uDvi_U_gen_req_VCC, DI1=>uDvi_U_gen_cnt_cntv_3_4, 
                DI0=>uDvi_U_gen_cnt_cntv_3_3, A0=>'X', 
                B0=>uDvi_U_gen_cnt_cntv_3, C0=>'X', 
                D0=>E5CVcc3_uDvi_U_gen_req_VCC, 
                FCI=>uDvi_U_gen_cnt_un1_cntv_cry_2, M0=>'X', CE=>'X', 
                CLK=>PinTfpClkP_c, 
                LSR=>uDvi_U_gen_cnt_un12_cnth_0_I_33_0_RNI1RAL, 
                FCO=>uDvi_U_gen_cnt_un1_cntv_cry_4, 
                F1=>uDvi_U_gen_cnt_cntv_3_4, Q1=>uDvi_U_gen_cnt_cntv_4, 
                F0=>uDvi_U_gen_cnt_cntv_3_3, Q0=>uDvi_U_gen_cnt_cntv_3);
    uDvi_U_gen_cnt_SLICE_91I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   INIT0_INITVAL=>X"AA00", INIT1_INITVAL=>X"CC00", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>uDvi_U_gen_cnt_cntv_6, C1=>'X', 
                D1=>E5CVcc3_uDvi_U_gen_req_VCC, DI1=>uDvi_U_gen_cnt_cntv_3_6, 
                DI0=>uDvi_U_gen_cnt_cntv_3_5, A0=>uDvi_U_gen_cnt_cntv_5, 
                B0=>'X', C0=>'X', D0=>E5CVcc3_uDvi_U_gen_req_VCC, 
                FCI=>uDvi_U_gen_cnt_un1_cntv_cry_4, M0=>'X', CE=>'X', 
                CLK=>PinTfpClkP_c, 
                LSR=>uDvi_U_gen_cnt_un12_cnth_0_I_33_0_RNI1RAL, 
                FCO=>uDvi_U_gen_cnt_un1_cntv_cry_6, 
                F1=>uDvi_U_gen_cnt_cntv_3_6, Q1=>uDvi_U_gen_cnt_cntv_6, 
                F0=>uDvi_U_gen_cnt_cntv_3_5, Q0=>uDvi_U_gen_cnt_cntv_5);
    uDvi_U_gen_cnt_SLICE_92I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   INIT0_INITVAL=>X"AA00", INIT1_INITVAL=>X"CC00", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>uDvi_U_gen_cnt_cntv_8, C1=>'X', 
                D1=>E5CVcc3_uDvi_U_gen_req_VCC, DI1=>uDvi_U_gen_cnt_cntv_3_8, 
                DI0=>uDvi_U_gen_cnt_cntv_3_7, A0=>uDvi_U_gen_cnt_cntv_7, 
                B0=>'X', C0=>'X', D0=>E5CVcc3_uDvi_U_gen_req_VCC, 
                FCI=>uDvi_U_gen_cnt_un1_cntv_cry_6, M0=>'X', CE=>'X', 
                CLK=>PinTfpClkP_c, 
                LSR=>uDvi_U_gen_cnt_un12_cnth_0_I_33_0_RNI1RAL, 
                FCO=>uDvi_U_gen_cnt_un1_cntv_cry_8, 
                F1=>uDvi_U_gen_cnt_cntv_3_8, Q1=>uDvi_U_gen_cnt_cntv_8, 
                F0=>uDvi_U_gen_cnt_cntv_3_7, Q0=>uDvi_U_gen_cnt_cntv_7);
    uDvi_U_gen_cnt_SLICE_93I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   INIT0_INITVAL=>X"CC00", INIT1_INITVAL=>X"AA00", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>uDvi_U_gen_cnt_cntv_10, B1=>'X', C1=>'X', 
                D1=>E5CVcc3_uDvi_U_gen_req_VCC, DI1=>uDvi_U_gen_cnt_cntv_3_10, 
                DI0=>uDvi_U_gen_cnt_cntv_3_9, A0=>'X', 
                B0=>uDvi_U_gen_cnt_cntv_9, C0=>'X', 
                D0=>E5CVcc3_uDvi_U_gen_req_VCC, 
                FCI=>uDvi_U_gen_cnt_un1_cntv_cry_8, M0=>'X', CE=>'X', 
                CLK=>PinTfpClkP_c, 
                LSR=>uDvi_U_gen_cnt_un12_cnth_0_I_33_0_RNI1RAL, 
                FCO=>uDvi_U_gen_cnt_un1_cntv_cry_10, 
                F1=>uDvi_U_gen_cnt_cntv_3_10, Q1=>uDvi_U_gen_cnt_cntv_10, 
                F0=>uDvi_U_gen_cnt_cntv_3_9, Q0=>uDvi_U_gen_cnt_cntv_9);
    uDvi_U_gen_cnt_SLICE_94I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   INIT0_INITVAL=>X"AA00", INIT1_INITVAL=>X"0000", 
                   REG0_SD=>"VHI", CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>uDvi_U_gen_cnt_cntv_3_11, A0=>uDvi_U_gen_cnt_cntv_11, 
                B0=>'X', C0=>'X', D0=>E5CVcc3_uDvi_U_gen_req_VCC, 
                FCI=>uDvi_U_gen_cnt_un1_cntv_cry_10, M0=>'X', CE=>'X', 
                CLK=>PinTfpClkP_c, 
                LSR=>uDvi_U_gen_cnt_un12_cnth_0_I_33_0_RNI1RAL, FCO=>open, 
                F1=>open, Q1=>open, F0=>uDvi_U_gen_cnt_cntv_3_11, 
                Q0=>uDvi_U_gen_cnt_cntv_11);
    uDvi_U_gen_cnt_SLICE_95I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", INIT0_INITVAL=>X"00FF", 
                   INIT1_INITVAL=>X"CCCC")
      port map (M1=>'X', A1=>'X', B1=>uDvi_U_gen_cnt_cnth_0, C1=>'X', D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>uDvi_U_gen_req_VCC, FCI=>'X', M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uDvi_U_gen_cnt_un6_cnth_cry_0, F1=>open, 
                Q1=>open, F0=>open, Q0=>open);
    uDvi_U_gen_cnt_SLICE_96I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   INIT0_INITVAL=>X"CC00", INIT1_INITVAL=>X"CC00", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>uDvi_U_gen_cnt_cnth_2, C1=>'X', 
                D1=>uDvi_U_gen_req_VCC, DI1=>uDvi_U_gen_cnt_cnth_3_2, 
                DI0=>uDvi_U_gen_cnt_cnth_3_1, A0=>'X', 
                B0=>uDvi_U_gen_cnt_cnth_1, C0=>'X', D0=>uDvi_U_gen_req_VCC, 
                FCI=>uDvi_U_gen_cnt_un6_cnth_cry_0, M0=>'X', CE=>'X', 
                CLK=>PinTfpClkP_c, 
                LSR=>uDvi_U_gen_cnt_un1_cnth_cry_11_0_RNIV9QK, 
                FCO=>uDvi_U_gen_cnt_un6_cnth_cry_2, 
                F1=>uDvi_U_gen_cnt_cnth_3_2, Q1=>uDvi_U_gen_cnt_cnth_2, 
                F0=>uDvi_U_gen_cnt_cnth_3_1, Q0=>uDvi_U_gen_cnt_cnth_1);
    uDvi_U_gen_cnt_SLICE_97I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   INIT0_INITVAL=>X"CC00", INIT1_INITVAL=>X"AA00", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>uDvi_U_gen_cnt_cnth_4, B1=>'X', C1=>'X', 
                D1=>uDvi_U_gen_req_VCC, DI1=>uDvi_U_gen_cnt_cnth_3_4, 
                DI0=>uDvi_U_gen_cnt_cnth_3_3, A0=>'X', 
                B0=>uDvi_U_gen_cnt_cnth_3, C0=>'X', D0=>uDvi_U_gen_req_VCC, 
                FCI=>uDvi_U_gen_cnt_un6_cnth_cry_2, M0=>'X', CE=>'X', 
                CLK=>PinTfpClkP_c, 
                LSR=>uDvi_U_gen_cnt_un1_cnth_cry_11_0_RNIV9QK, 
                FCO=>uDvi_U_gen_cnt_un6_cnth_cry_4, 
                F1=>uDvi_U_gen_cnt_cnth_3_4, Q1=>uDvi_U_gen_cnt_cnth_4, 
                F0=>uDvi_U_gen_cnt_cnth_3_3, Q0=>uDvi_U_gen_cnt_cnth_3);
    uDvi_U_gen_cnt_SLICE_98I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   INIT0_INITVAL=>X"CC00", INIT1_INITVAL=>X"CC00", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>uDvi_U_gen_cnt_cnth_6, C1=>'X', 
                D1=>E5CVcc3_uDvi_U_gen_req_VCC, DI1=>uDvi_U_gen_cnt_cnth_3_6, 
                DI0=>uDvi_U_gen_cnt_cnth_3_5, A0=>'X', 
                B0=>uDvi_U_gen_cnt_cnth_5, C0=>'X', 
                D0=>E5CVcc3_uDvi_U_gen_req_VCC, 
                FCI=>uDvi_U_gen_cnt_un6_cnth_cry_4, M0=>'X', CE=>'X', 
                CLK=>PinTfpClkP_c, 
                LSR=>uDvi_U_gen_cnt_un1_cnth_cry_11_0_RNIV9QK, 
                FCO=>uDvi_U_gen_cnt_un6_cnth_cry_6, 
                F1=>uDvi_U_gen_cnt_cnth_3_6, Q1=>uDvi_U_gen_cnt_cnth_6, 
                F0=>uDvi_U_gen_cnt_cnth_3_5, Q0=>uDvi_U_gen_cnt_cnth_5);
    uDvi_U_gen_cnt_SLICE_99I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   INIT0_INITVAL=>X"CC00", INIT1_INITVAL=>X"CC00", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>uDvi_U_gen_cnt_cnth_8, C1=>'X', 
                D1=>E5CVcc3_uDvi_U_gen_req_VCC, DI1=>uDvi_U_gen_cnt_cnth_3_8, 
                DI0=>uDvi_U_gen_cnt_cnth_3_7, A0=>'X', 
                B0=>uDvi_U_gen_cnt_cnth_7, C0=>'X', 
                D0=>E5CVcc3_uDvi_U_gen_req_VCC, 
                FCI=>uDvi_U_gen_cnt_un6_cnth_cry_6, M0=>'X', CE=>'X', 
                CLK=>PinTfpClkP_c, 
                LSR=>uDvi_U_gen_cnt_un1_cnth_cry_11_0_RNIV9QK, 
                FCO=>uDvi_U_gen_cnt_un6_cnth_cry_8, 
                F1=>uDvi_U_gen_cnt_cnth_3_8, Q1=>uDvi_U_gen_cnt_cnth_8, 
                F0=>uDvi_U_gen_cnt_cnth_3_7, Q0=>uDvi_U_gen_cnt_cnth_7);
    uDvi_U_gen_cnt_SLICE_100I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   INIT0_INITVAL=>X"CC00", INIT1_INITVAL=>X"AA00", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>uDvi_U_gen_cnt_cnth_10, B1=>'X', C1=>'X', 
                D1=>E5CVcc3_uDvi_U_gen_req_VCC, DI1=>uDvi_U_gen_cnt_cnth_3_10, 
                DI0=>uDvi_U_gen_cnt_cnth_3_9, A0=>'X', 
                B0=>uDvi_U_gen_cnt_cnth_9, C0=>'X', 
                D0=>E5CVcc3_uDvi_U_gen_req_VCC, 
                FCI=>uDvi_U_gen_cnt_un6_cnth_cry_8, M0=>'X', CE=>'X', 
                CLK=>PinTfpClkP_c, 
                LSR=>uDvi_U_gen_cnt_un1_cnth_cry_11_0_RNIV9QK, 
                FCO=>uDvi_U_gen_cnt_un6_cnth_cry_10, 
                F1=>uDvi_U_gen_cnt_cnth_3_10, Q1=>uDvi_U_gen_cnt_cnth_10, 
                F0=>uDvi_U_gen_cnt_cnth_3_9, Q0=>uDvi_U_gen_cnt_cnth_9);
    uDvi_U_gen_cnt_SLICE_101I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   INIT0_INITVAL=>X"AA00", INIT1_INITVAL=>X"0000", 
                   REG0_SD=>"VHI", CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>uDvi_U_gen_cnt_cnth_3_11, A0=>uDvi_U_gen_cnt_cnth_11, 
                B0=>'X', C0=>'X', D0=>E5CVcc3_uDvi_U_gen_req_VCC, 
                FCI=>uDvi_U_gen_cnt_un6_cnth_cry_10, M0=>'X', CE=>'X', 
                CLK=>PinTfpClkP_c, 
                LSR=>uDvi_U_gen_cnt_un1_cnth_cry_11_0_RNIV9QK, FCO=>open, 
                F1=>open, Q1=>open, F0=>uDvi_U_gen_cnt_cnth_3_11, 
                Q0=>uDvi_U_gen_cnt_cnth_11);
    uDvi_U_gen_cnt_SLICE_102I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"0000", INIT1_INITVAL=>X"55AA")
      port map (M1=>'X', A1=>uDvi_U_gen_cnt_cnth_0, B1=>'X', C1=>'X', 
                D1=>uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>'X', D0=>'X', FCI=>'X', M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uDvi_U_gen_cnt_cnt_h_1_cry_0, F1=>open, 
                Q1=>open, F0=>open, Q0=>open);
    uDvi_U_gen_cnt_SLICE_103I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", CCU2_INJECT1_0=>"NO", 
                   CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", INIT0_INITVAL=>X"33CC", 
                   INIT1_INITVAL=>X"33CC", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>uDvi_U_gen_cnt_cnth_2, C1=>'X', 
                D1=>uDvi_U_gen_req_VCC, DI1=>uDvi_U_gen_cnt_cnt_h_1_2, 
                DI0=>uDvi_U_gen_cnt_cnt_h_1_1, A0=>'X', 
                B0=>uDvi_U_gen_cnt_cnth_1, C0=>'X', D0=>uDvi_U_gen_req_VCC, 
                FCI=>uDvi_U_gen_cnt_cnt_h_1_cry_0, M0=>'X', CE=>'X', 
                CLK=>PinTfpClkP_c, LSR=>'X', FCO=>uDvi_U_gen_cnt_cnt_h_1_cry_2, 
                F1=>uDvi_U_gen_cnt_cnt_h_1_2, Q1=>uDvi_cnt_h_2, 
                F0=>uDvi_U_gen_cnt_cnt_h_1_1, Q0=>uDvi_cnt_h_1);
    uDvi_U_gen_cnt_SLICE_104I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", CCU2_INJECT1_0=>"NO", 
                   CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", INIT0_INITVAL=>X"33CC", 
                   INIT1_INITVAL=>X"55AA", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', A1=>uDvi_U_gen_cnt_cnth_4, B1=>'X', C1=>'X', 
                D1=>uDvi_U_gen_req_VCC, DI1=>uDvi_U_gen_cnt_cnt_h_1_4, 
                DI0=>uDvi_U_gen_cnt_cnt_h_1_3, A0=>'X', 
                B0=>uDvi_U_gen_cnt_cnth_3, C0=>'X', D0=>uDvi_U_gen_req_VCC, 
                FCI=>uDvi_U_gen_cnt_cnt_h_1_cry_2, M0=>'X', CE=>'X', 
                CLK=>PinTfpClkP_c, LSR=>'X', FCO=>uDvi_U_gen_cnt_cnt_h_1_cry_4, 
                F1=>uDvi_U_gen_cnt_cnt_h_1_4, Q1=>uDvi_cnt_h_4, 
                F0=>uDvi_U_gen_cnt_cnt_h_1_3, Q0=>uDvi_cnt_h_3);
    uDvi_U_gen_cnt_SLICE_105I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", CCU2_INJECT1_0=>"NO", 
                   CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", INIT0_INITVAL=>X"33CC", 
                   INIT1_INITVAL=>X"33CC", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>uDvi_U_gen_cnt_cnth_6, C1=>'X', 
                D1=>uDvi_U_gen_req_VCC, DI1=>uDvi_U_gen_cnt_cnt_h_1_6, 
                DI0=>uDvi_U_gen_cnt_cnt_h_1_5, A0=>'X', 
                B0=>uDvi_U_gen_cnt_cnth_5, C0=>'X', D0=>uDvi_U_gen_req_VCC, 
                FCI=>uDvi_U_gen_cnt_cnt_h_1_cry_4, M0=>'X', CE=>'X', 
                CLK=>PinTfpClkP_c, LSR=>'X', FCO=>uDvi_U_gen_cnt_cnt_h_1_cry_6, 
                F1=>uDvi_U_gen_cnt_cnt_h_1_6, Q1=>uDvi_cnt_h_6, 
                F0=>uDvi_U_gen_cnt_cnt_h_1_5, Q0=>uDvi_cnt_h_5);
    uDvi_U_gen_cnt_SLICE_106I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", CCU2_INJECT1_0=>"NO", 
                   CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", INIT0_INITVAL=>X"33CC", 
                   INIT1_INITVAL=>X"33CC", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>uDvi_U_gen_cnt_cnth_8, C1=>'X', 
                D1=>uDvi_U_gen_req_VCC, DI1=>uDvi_U_gen_cnt_cnt_h_1_8, 
                DI0=>uDvi_U_gen_cnt_cnt_h_1_7, A0=>'X', 
                B0=>uDvi_U_gen_cnt_cnth_7, C0=>'X', D0=>uDvi_U_gen_req_VCC, 
                FCI=>uDvi_U_gen_cnt_cnt_h_1_cry_6, M0=>'X', CE=>'X', 
                CLK=>PinTfpClkP_c, LSR=>'X', FCO=>uDvi_U_gen_cnt_cnt_h_1_cry_8, 
                F1=>uDvi_U_gen_cnt_cnt_h_1_8, Q1=>uDvi_cnt_h_8, 
                F0=>uDvi_U_gen_cnt_cnt_h_1_7, Q0=>uDvi_cnt_h_7);
    uDvi_U_gen_cnt_SLICE_107I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", CCU2_INJECT1_0=>"NO", 
                   CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", INIT0_INITVAL=>X"33CC", 
                   INIT1_INITVAL=>X"55FF", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', A1=>uDvi_U_gen_cnt_cnth_10, B1=>'X', C1=>'X', 
                D1=>uDvi_U_gen_req_VCC, DI1=>uDvi_U_gen_cnt_cnt_h_1_10, 
                DI0=>uDvi_U_gen_cnt_cnt_h_1_9, A0=>'X', 
                B0=>uDvi_U_gen_cnt_cnth_9, C0=>'X', D0=>uDvi_U_gen_req_VCC, 
                FCI=>uDvi_U_gen_cnt_cnt_h_1_cry_8, M0=>'X', CE=>'X', 
                CLK=>PinTfpClkP_c, LSR=>'X', 
                FCO=>uDvi_U_gen_cnt_cnt_h_1_cry_10, 
                F1=>uDvi_U_gen_cnt_cnt_h_1_10, Q1=>uDvi_cnt_h_10, 
                F0=>uDvi_U_gen_cnt_cnt_h_1_9, Q0=>uDvi_cnt_h_9);
    uDvi_U_gen_cnt_SLICE_108I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", CCU2_INJECT1_0=>"NO", 
                   CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", INIT0_INITVAL=>X"3300", 
                   INIT1_INITVAL=>X"0000", REG0_SD=>"VHI", CHECK_DI0=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>uDvi_U_gen_cnt_cnt_h_1_11, A0=>'X', 
                B0=>uDvi_U_gen_cnt_cnth_11, C0=>'X', 
                D0=>E5CVcc3_uDvi_U_gen_req_VCC, 
                FCI=>uDvi_U_gen_cnt_cnt_h_1_cry_10, M0=>'X', CE=>'X', 
                CLK=>PinTfpClkP_c, LSR=>'X', FCO=>open, F1=>open, Q1=>open, 
                F0=>uDvi_U_gen_cnt_cnt_h_1_11, Q0=>uDvi_cnt_h_11);
    uDvi_U_gen_cnt_SLICE_109I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"0000", INIT1_INITVAL=>X"55AA")
      port map (M1=>'X', A1=>uDvi_U_gen_cnt_cntv_0, B1=>'X', C1=>'X', 
                D1=>E5CVcc3_uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', FCI=>'X', M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', FCO=>uDvi_U_gen_cnt_cnt_v_1_cry_0, 
                F1=>open, Q1=>open, F0=>open, Q0=>open);
    uDvi_U_gen_cnt_SLICE_110I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", CCU2_INJECT1_0=>"NO", 
                   CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", INIT0_INITVAL=>X"55AA", 
                   INIT1_INITVAL=>X"33CC", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>uDvi_U_gen_cnt_cntv_2, C1=>'X', 
                D1=>E5CVcc3_uDvi_U_gen_req_VCC, DI1=>uDvi_U_gen_cnt_cnt_v_1_2, 
                DI0=>uDvi_U_gen_cnt_cnt_v_1_1, A0=>uDvi_U_gen_cnt_cntv_1, 
                B0=>'X', C0=>'X', D0=>E5CVcc3_uDvi_U_gen_req_VCC, 
                FCI=>uDvi_U_gen_cnt_cnt_v_1_cry_0, M0=>'X', CE=>'X', 
                CLK=>PinTfpClkP_c, LSR=>'X', FCO=>uDvi_U_gen_cnt_cnt_v_1_cry_2, 
                F1=>uDvi_U_gen_cnt_cnt_v_1_2, Q1=>uDvi_cnt_v_2, 
                F0=>uDvi_U_gen_cnt_cnt_v_1_1, Q0=>uDvi_cnt_v_1);
    uDvi_U_gen_cnt_SLICE_111I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", CCU2_INJECT1_0=>"NO", 
                   CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", INIT0_INITVAL=>X"33CC", 
                   INIT1_INITVAL=>X"33CC", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>uDvi_U_gen_cnt_cntv_4, C1=>'X', 
                D1=>E5CVcc3_uDvi_U_gen_req_VCC, DI1=>uDvi_U_gen_cnt_cnt_v_1_4, 
                DI0=>uDvi_U_gen_cnt_cnt_v_1_3, A0=>'X', 
                B0=>uDvi_U_gen_cnt_cntv_3, C0=>'X', 
                D0=>E5CVcc3_uDvi_U_gen_req_VCC, 
                FCI=>uDvi_U_gen_cnt_cnt_v_1_cry_2, M0=>'X', CE=>'X', 
                CLK=>PinTfpClkP_c, LSR=>'X', FCO=>uDvi_U_gen_cnt_cnt_v_1_cry_4, 
                F1=>uDvi_U_gen_cnt_cnt_v_1_4, Q1=>uDvi_cnt_v_4, 
                F0=>uDvi_U_gen_cnt_cnt_v_1_3, Q0=>uDvi_cnt_v_3);
    uDvi_U_gen_cnt_SLICE_112I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", CCU2_INJECT1_0=>"NO", 
                   CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", INIT0_INITVAL=>X"33CC", 
                   INIT1_INITVAL=>X"33CC", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>uDvi_U_gen_cnt_cntv_6, C1=>'X', 
                D1=>E5CVcc3_uDvi_U_gen_req_VCC, DI1=>uDvi_U_gen_cnt_cnt_v_1_6, 
                DI0=>uDvi_U_gen_cnt_cnt_v_1_5, A0=>'X', 
                B0=>uDvi_U_gen_cnt_cntv_5, C0=>'X', 
                D0=>E5CVcc3_uDvi_U_gen_req_VCC, 
                FCI=>uDvi_U_gen_cnt_cnt_v_1_cry_4, M0=>'X', CE=>'X', 
                CLK=>PinTfpClkP_c, LSR=>'X', FCO=>uDvi_U_gen_cnt_cnt_v_1_cry_6, 
                F1=>uDvi_U_gen_cnt_cnt_v_1_6, Q1=>uDvi_cnt_v_6, 
                F0=>uDvi_U_gen_cnt_cnt_v_1_5, Q0=>uDvi_cnt_v_5);
    uDvi_U_gen_cnt_SLICE_113I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", CCU2_INJECT1_0=>"NO", 
                   CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", INIT0_INITVAL=>X"33CC", 
                   INIT1_INITVAL=>X"33CC", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>uDvi_U_gen_cnt_cntv_8, C1=>'X', 
                D1=>E5CVcc3_uDvi_U_gen_req_VCC, DI1=>uDvi_U_gen_cnt_cnt_v_1_8, 
                DI0=>uDvi_U_gen_cnt_cnt_v_1_7, A0=>'X', 
                B0=>uDvi_U_gen_cnt_cntv_7, C0=>'X', 
                D0=>E5CVcc3_uDvi_U_gen_req_VCC, 
                FCI=>uDvi_U_gen_cnt_cnt_v_1_cry_6, M0=>'X', CE=>'X', 
                CLK=>PinTfpClkP_c, LSR=>'X', FCO=>uDvi_U_gen_cnt_cnt_v_1_cry_8, 
                F1=>uDvi_U_gen_cnt_cnt_v_1_8, Q1=>uDvi_cnt_v_8, 
                F0=>uDvi_U_gen_cnt_cnt_v_1_7, Q0=>uDvi_cnt_v_7);
    uDvi_U_gen_cnt_SLICE_114I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", CCU2_INJECT1_0=>"NO", 
                   CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", INIT0_INITVAL=>X"33CC", 
                   INIT1_INITVAL=>X"33FF", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>uDvi_U_gen_cnt_cntv_10, C1=>'X', 
                D1=>E5CVcc3_uDvi_U_gen_req_VCC, DI1=>uDvi_U_gen_cnt_cnt_v_1_10, 
                DI0=>uDvi_U_gen_cnt_cnt_v_1_9, A0=>'X', 
                B0=>uDvi_U_gen_cnt_cntv_9, C0=>'X', 
                D0=>E5CVcc3_uDvi_U_gen_req_VCC, 
                FCI=>uDvi_U_gen_cnt_cnt_v_1_cry_8, M0=>'X', CE=>'X', 
                CLK=>PinTfpClkP_c, LSR=>'X', 
                FCO=>uDvi_U_gen_cnt_cnt_v_1_cry_10, 
                F1=>uDvi_U_gen_cnt_cnt_v_1_10, Q1=>uDvi_cnt_v_10, 
                F0=>uDvi_U_gen_cnt_cnt_v_1_9, Q0=>uDvi_cnt_v_9);
    uDvi_U_gen_cnt_SLICE_115I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", CCU2_INJECT1_0=>"NO", 
                   CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", INIT0_INITVAL=>X"3300", 
                   INIT1_INITVAL=>X"0000", REG0_SD=>"VHI", CHECK_DI0=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>uDvi_U_gen_cnt_cnt_v_1_11, A0=>'X', 
                B0=>uDvi_U_gen_cnt_cntv_11, C0=>'X', 
                D0=>E5CVcc3_uDvi_U_gen_req_VCC, 
                FCI=>uDvi_U_gen_cnt_cnt_v_1_cry_10, M0=>'X', CE=>'X', 
                CLK=>PinTfpClkP_c, LSR=>'X', FCO=>open, F1=>open, Q1=>open, 
                F0=>uDvi_U_gen_cnt_cnt_v_1_11, Q0=>uDvi_cnt_v_11);
    uDvi_U_gen_cnt_SLICE_116I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"0000", INIT1_INITVAL=>X"99CC")
      port map (M1=>'X', A1=>uDvi_U_gen_cnt_cntv_0, B1=>uDvi_form_vln_0, 
                C1=>'X', D1=>E5CVcc3_uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', 
                A0=>'X', B0=>'X', C0=>'X', D0=>'X', FCI=>'X', M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', FCO=>uDvi_U_gen_cnt_un16_cnth_cry_0, 
                F1=>open, Q1=>open, F0=>open, Q0=>open);
    uDvi_U_gen_cnt_SLICE_117I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"99aa", INIT1_INITVAL=>X"99aa")
      port map (M1=>'X', A1=>uDvi_form_vln_2, B1=>uDvi_U_gen_cnt_cntv_2, 
                C1=>'X', D1=>E5CVcc3_uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', 
                A0=>uDvi_form_vln_1, B0=>uDvi_U_gen_cnt_cntv_1, C0=>'X', 
                D0=>E5CVcc3_uDvi_U_gen_req_VCC, 
                FCI=>uDvi_U_gen_cnt_un16_cnth_cry_0, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', FCO=>uDvi_U_gen_cnt_un16_cnth_cry_2, 
                F1=>open, Q1=>open, F0=>open, Q0=>open);
    uDvi_U_gen_cnt_SLICE_118I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"99CC", INIT1_INITVAL=>X"99AA")
      port map (M1=>'X', A1=>uDvi_form_vln_4, B1=>uDvi_U_gen_cnt_cntv_4, 
                C1=>'X', D1=>E5CVcc3_uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', 
                A0=>uDvi_U_gen_cnt_cntv_3, B0=>uDvi_form_vln_3, C0=>'X', 
                D0=>E5CVcc3_uDvi_U_gen_req_VCC, 
                FCI=>uDvi_U_gen_cnt_un16_cnth_cry_2, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', FCO=>uDvi_U_gen_cnt_un16_cnth_cry_4, 
                F1=>open, Q1=>open, F0=>open, Q0=>open);
    uDvi_U_gen_cnt_SLICE_119I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"99CC", INIT1_INITVAL=>X"99AA")
      port map (M1=>'X', A1=>uDvi_form_vln_6, B1=>uDvi_U_gen_cnt_cntv_6, 
                C1=>'X', D1=>E5CVcc3_uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', 
                A0=>uDvi_U_gen_cnt_cntv_5, B0=>uDvi_form_vln_5, C0=>'X', 
                D0=>E5CVcc3_uDvi_U_gen_req_VCC, 
                FCI=>uDvi_U_gen_cnt_un16_cnth_cry_4, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', FCO=>uDvi_U_gen_cnt_un16_cnth_cry_6, 
                F1=>open, Q1=>open, F0=>open, Q0=>open);
    uDvi_U_gen_cnt_SLICE_120I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"99aa", INIT1_INITVAL=>X"99aa")
      port map (M1=>'X', A1=>uDvi_form_vln_8, B1=>uDvi_U_gen_cnt_cntv_8, 
                C1=>'X', D1=>E5CVcc3_uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', 
                A0=>uDvi_form_vln_7, B0=>uDvi_U_gen_cnt_cntv_7, C0=>'X', 
                D0=>E5CVcc3_uDvi_U_gen_req_VCC, 
                FCI=>uDvi_U_gen_cnt_un16_cnth_cry_6, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', FCO=>uDvi_U_gen_cnt_un16_cnth_cry_8, 
                F1=>open, Q1=>open, F0=>open, Q0=>open);
    uDvi_U_gen_cnt_SLICE_121I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"99CC", INIT1_INITVAL=>X"99AA")
      port map (M1=>'X', A1=>uDvi_form_vln_10, B1=>uDvi_U_gen_cnt_cntv_10, 
                C1=>'X', D1=>E5CVcc3_uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', 
                A0=>uDvi_U_gen_cnt_cntv_9, B0=>uDvi_form_vln_9, C0=>'X', 
                D0=>E5CVcc3_uDvi_U_gen_req_VCC, 
                FCI=>uDvi_U_gen_cnt_un16_cnth_cry_8, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', FCO=>uDvi_U_gen_cnt_un16_cnth_cry_10, 
                F1=>open, Q1=>open, F0=>open, Q0=>open);
    uDvi_U_gen_cnt_SLICE_122I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"99CC", INIT1_INITVAL=>X"0000")
      port map (M1=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>'X', A0=>uDvi_U_gen_cnt_cntv_11, B0=>uDvi_form_vln_11, 
                C0=>'X', D0=>E5CVcc3_uDvi_U_gen_req_VCC, 
                FCI=>uDvi_U_gen_cnt_un16_cnth_cry_10, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', FCO=>open, F1=>uDvi_U_gen_cnt_un16_cnth, 
                Q1=>open, F0=>open, Q0=>open);
    uDvi_U_gen_cnt_SLICE_123I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"0000", INIT1_INITVAL=>X"99aa")
      port map (M1=>'X', A1=>uDvi_form_hln_0, B1=>uDvi_U_gen_cnt_cnth_0, 
                C1=>'X', D1=>uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', FCI=>'X', M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', FCO=>uDvi_U_gen_cnt_un1_cnth_cry_0, 
                F1=>open, Q1=>open, F0=>open, Q0=>open);
    uDvi_U_gen_cnt_SLICE_124I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"99aa", INIT1_INITVAL=>X"99aa")
      port map (M1=>'X', A1=>uDvi_form_hln_2, B1=>uDvi_U_gen_cnt_cnth_2, 
                C1=>'X', D1=>uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', 
                A0=>uDvi_form_hln_1, B0=>uDvi_U_gen_cnt_cnth_1, C0=>'X', 
                D0=>uDvi_U_gen_req_VCC, FCI=>uDvi_U_gen_cnt_un1_cnth_cry_0, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                FCO=>uDvi_U_gen_cnt_un1_cnth_cry_2, F1=>open, Q1=>open, 
                F0=>open, Q0=>open);
    uDvi_U_gen_cnt_SLICE_125I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"99aa", INIT1_INITVAL=>X"99aa")
      port map (M1=>'X', A1=>uDvi_form_hln_4, B1=>uDvi_U_gen_cnt_cnth_4, 
                C1=>'X', D1=>uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', 
                A0=>uDvi_form_hln_3, B0=>uDvi_U_gen_cnt_cnth_3, C0=>'X', 
                D0=>uDvi_U_gen_req_VCC, FCI=>uDvi_U_gen_cnt_un1_cnth_cry_2, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                FCO=>uDvi_U_gen_cnt_un1_cnth_cry_4, F1=>open, Q1=>open, 
                F0=>open, Q0=>open);
    uDvi_U_gen_cnt_SLICE_126I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"99aa", INIT1_INITVAL=>X"99aa")
      port map (M1=>'X', A1=>uDvi_form_hln_6, B1=>uDvi_U_gen_cnt_cnth_6, 
                C1=>'X', D1=>E5CVcc3_uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', 
                A0=>uDvi_form_hln_5, B0=>uDvi_U_gen_cnt_cnth_5, C0=>'X', 
                D0=>E5CVcc3_uDvi_U_gen_req_VCC, 
                FCI=>uDvi_U_gen_cnt_un1_cnth_cry_4, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uDvi_U_gen_cnt_un1_cnth_cry_6, F1=>open, 
                Q1=>open, F0=>open, Q0=>open);
    uDvi_U_gen_cnt_SLICE_127I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"99aa", INIT1_INITVAL=>X"99aa")
      port map (M1=>'X', A1=>uDvi_form_hln_8, B1=>uDvi_U_gen_cnt_cnth_8, 
                C1=>'X', D1=>E5CVcc3_uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', 
                A0=>uDvi_form_hln_7, B0=>uDvi_U_gen_cnt_cnth_7, C0=>'X', 
                D0=>E5CVcc3_uDvi_U_gen_req_VCC, 
                FCI=>uDvi_U_gen_cnt_un1_cnth_cry_6, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uDvi_U_gen_cnt_un1_cnth_cry_8, F1=>open, 
                Q1=>open, F0=>open, Q0=>open);
    uDvi_U_gen_cnt_SLICE_128I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"99aa", INIT1_INITVAL=>X"99aa")
      port map (M1=>'X', A1=>uDvi_form_hln_10, B1=>uDvi_U_gen_cnt_cnth_10, 
                C1=>'X', D1=>E5CVcc3_uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', 
                A0=>uDvi_form_hln_9, B0=>uDvi_U_gen_cnt_cnth_9, C0=>'X', 
                D0=>E5CVcc3_uDvi_U_gen_req_VCC, 
                FCI=>uDvi_U_gen_cnt_un1_cnth_cry_8, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uDvi_U_gen_cnt_un1_cnth_cry_10, F1=>open, 
                Q1=>open, F0=>open, Q0=>open);
    uDvi_U_gen_cnt_SLICE_129I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"99CC", INIT1_INITVAL=>X"FF00")
      port map (M1=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>E5CVcc3_uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', 
                A0=>uDvi_U_gen_cnt_cnth_11, B0=>uDvi_form_hln_11, C0=>'X', 
                D0=>E5CVcc3_uDvi_U_gen_req_VCC, 
                FCI=>uDvi_U_gen_cnt_un1_cnth_cry_10, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', FCO=>open, F1=>uDvi_U_gen_cnt_un1_cnth_i, 
                Q1=>open, F0=>open, Q0=>open);
    uDvi_U_gen_cnt_SLICE_130I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", INIT0_INITVAL=>X"00FF", 
                   INIT1_INITVAL=>X"9009")
      port map (M1=>'X', A1=>uDvi_U_gen_cnt_cnth_1, B1=>uDvi_form_hln_1, 
                C1=>uDvi_form_hln_0, D1=>uDvi_U_gen_cnt_cnth_0, DI1=>'X', 
                DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>uDvi_U_gen_req_VCC, 
                FCI=>'X', M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                FCO=>uDvi_U_gen_cnt_un12_cnth_0_data_tmp_0, F1=>open, Q1=>open, 
                F0=>open, Q0=>open);
    uDvi_U_gen_cnt_SLICE_131I: SCCU2C
      generic map (INIT0_INITVAL=>X"8241", INIT1_INITVAL=>X"8421")
      port map (M1=>'X', A1=>uDvi_form_hln_4, B1=>uDvi_form_hln_5, 
                C1=>uDvi_U_gen_cnt_cnth_4, D1=>uDvi_U_gen_cnt_cnth_5, DI1=>'X', 
                DI0=>'X', A0=>uDvi_U_gen_cnt_cnth_3, B0=>uDvi_form_hln_2, 
                C0=>uDvi_U_gen_cnt_cnth_2, D0=>uDvi_form_hln_3, 
                FCI=>uDvi_U_gen_cnt_un12_cnth_0_data_tmp_0, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', FCO=>uDvi_U_gen_cnt_un12_cnth_0_data_tmp_2, 
                F1=>open, Q1=>open, F0=>open, Q0=>open);
    uDvi_U_gen_cnt_SLICE_132I: SCCU2C
      generic map (INIT0_INITVAL=>X"9009", INIT1_INITVAL=>X"8241")
      port map (M1=>'X', A1=>uDvi_form_hln_8, B1=>uDvi_form_hln_9, 
                C1=>uDvi_U_gen_cnt_cnth_9, D1=>uDvi_U_gen_cnt_cnth_8, DI1=>'X', 
                DI0=>'X', A0=>uDvi_U_gen_cnt_cnth_7, B0=>uDvi_form_hln_7, 
                C0=>uDvi_form_hln_6, D0=>uDvi_U_gen_cnt_cnth_6, 
                FCI=>uDvi_U_gen_cnt_un12_cnth_0_data_tmp_2, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', FCO=>uDvi_U_gen_cnt_un12_cnth_0_data_tmp_4, 
                F1=>open, Q1=>open, F0=>open, Q0=>open);
    uDvi_U_gen_cnt_SLICE_133I: SCCU2C
      generic map (CCU2_INJECT1_1=>"NO", INIT0_INITVAL=>X"9009", 
                   INIT1_INITVAL=>X"0000")
      port map (M1=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>'X', A0=>uDvi_U_gen_cnt_cnth_11, B0=>uDvi_form_hln_11, 
                C0=>uDvi_form_hln_10, D0=>uDvi_U_gen_cnt_cnth_10, 
                FCI=>uDvi_U_gen_cnt_un12_cnth_0_data_tmp_4, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', FCO=>open, F1=>uDvi_U_gen_cnt_un12_cnth, 
                Q1=>open, F0=>open, Q0=>open);
    uMaster_uDevice_SLICE_134I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"00AA", INIT1_INITVAL=>X"AA00")
      port map (M1=>'X', A1=>uMaster_uDevice_CntDly_0, B1=>'X', C1=>'X', 
                D1=>uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', 
                A0=>uMaster_uDevice_un1_CntDly_i, B0=>'X', C0=>'X', 
                D0=>uDvi_U_gen_req_VCC, FCI=>'X', M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uMaster_uDevice_un1_CntDly_2_cry_0, 
                F1=>uMaster_uDevice_un1_CntDly_2_cry_0_0_S1, Q1=>open, 
                F0=>open, Q0=>open);
    uMaster_uDevice_SLICE_135I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"CC00", INIT1_INITVAL=>X"AA00")
      port map (M1=>'X', A1=>uMaster_uDevice_CntDly_2, B1=>'X', C1=>'X', 
                D1=>uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>uMaster_uDevice_CntDly_1, C0=>'X', D0=>uDvi_U_gen_req_VCC, 
                FCI=>uMaster_uDevice_un1_CntDly_2_cry_0, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', FCO=>uMaster_uDevice_un1_CntDly_2_cry_2, 
                F1=>uMaster_uDevice_un1_CntDly_2_cry_1_0_S1, Q1=>open, 
                F0=>uMaster_uDevice_un1_CntDly_2_cry_1_0_S0, Q0=>open);
    uMaster_uDevice_SLICE_136I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"CC00", INIT1_INITVAL=>X"AA00")
      port map (M1=>'X', A1=>uMaster_uDevice_CntDly_4, B1=>'X', C1=>'X', 
                D1=>uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>uMaster_uDevice_CntDly_3, C0=>'X', D0=>uDvi_U_gen_req_VCC, 
                FCI=>uMaster_uDevice_un1_CntDly_2_cry_2, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', FCO=>uMaster_uDevice_un1_CntDly_2_cry_4, 
                F1=>uMaster_uDevice_un1_CntDly_2_cry_3_0_S1, Q1=>open, 
                F0=>uMaster_uDevice_un1_CntDly_2_cry_3_0_S0, Q0=>open);
    uMaster_uDevice_SLICE_137I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"AA00", INIT1_INITVAL=>X"CC00")
      port map (M1=>'X', A1=>'X', B1=>uMaster_uDevice_CntDly_6, C1=>'X', 
                D1=>uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', 
                A0=>uMaster_uDevice_CntDly_5, B0=>'X', C0=>'X', 
                D0=>uDvi_U_gen_req_VCC, 
                FCI=>uMaster_uDevice_un1_CntDly_2_cry_4, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', FCO=>uMaster_uDevice_un1_CntDly_2_cry_6, 
                F1=>uMaster_uDevice_un1_CntDly_2_cry_5_0_S1, Q1=>open, 
                F0=>uMaster_uDevice_un1_CntDly_2_cry_5_0_S0, Q0=>open);
    uMaster_uDevice_SLICE_138I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"CC00", INIT1_INITVAL=>X"0000")
      port map (M1=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>'X', A0=>'X', B0=>uMaster_uDevice_CntDly_7, C0=>'X', 
                D0=>uDvi_U_gen_req_VCC, 
                FCI=>uMaster_uDevice_un1_CntDly_2_cry_6, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', FCO=>open, F1=>open, Q1=>open, 
                F0=>uMaster_uDevice_un1_CntDly_2_s_7_0_S0, Q0=>open);
    uMaster_uFifoRxRaw_SLICE_139I: SRIPPLEB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", ALU2_MULT_MODE=>"CNTUPDN", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', A1=>'0', B1=>'1', C1=>'1', 
                D1=>uMaster_uFifoRxRaw_cnt_con, DI1=>'X', 
                DI0=>uMaster_uFifoRxRaw_ifcount_4, 
                A0=>uMaster_uFifoRxRaw_fcount_4, B0=>'1', C0=>'1', 
                D0=>uMaster_uFifoRxRaw_cnt_con, FCI=>uMaster_uFifoRxRaw_co1, 
                M0=>'X', CE=>uMaster_uFifoRxRaw_fcnt_en, CLK=>Clk50, LSR=>'X', 
                FCO=>open, F1=>open, Q1=>open, 
                F0=>uMaster_uFifoRxRaw_ifcount_4, 
                Q0=>uMaster_uFifoRxRaw_fcount_4);
    uMaster_uFifoRxRaw_SLICE_140I: SRIPPLEB
      port map (M1=>'X', A1=>uMaster_uFifoRxRaw_cnt_con, 
                B1=>uMaster_uFifoRxRaw_cnt_con, C1=>'1', D1=>'1', DI1=>'X', 
                DI0=>'X', A0=>'0', B0=>'0', C0=>'1', D0=>'1', FCI=>'X', 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                FCO=>uMaster_uFifoRxRaw_bdcnt_bctr_ci, F1=>open, Q1=>open, 
                F0=>open, Q0=>open);
    uMaster_uFifoRxRaw_SLICE_141I: SRIPPLEB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", ALU2_MULT_MODE=>"CNTUPDN", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", REG1_SD=>"VHI", 
                   REG0_SD=>"VHI", CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, 
                   CHECK_CE=>TRUE)
      port map (M1=>'X', A1=>uMaster_uFifoRxRaw_fcount_1, B1=>'1', C1=>'1', 
                D1=>uMaster_uFifoRxRaw_cnt_con, 
                DI1=>uMaster_uFifoRxRaw_ifcount_1, 
                DI0=>uMaster_uFifoRxRaw_ifcount_0, 
                A0=>uMaster_uFifoRxRaw_fcount_0, B0=>'1', C0=>'1', 
                D0=>uMaster_uFifoRxRaw_cnt_con, 
                FCI=>uMaster_uFifoRxRaw_bdcnt_bctr_ci, M0=>'X', 
                CE=>uMaster_uFifoRxRaw_fcnt_en, CLK=>Clk50, LSR=>'X', 
                FCO=>uMaster_uFifoRxRaw_co0, F1=>uMaster_uFifoRxRaw_ifcount_1, 
                Q1=>uMaster_uFifoRxRaw_fcount_1, 
                F0=>uMaster_uFifoRxRaw_ifcount_0, 
                Q0=>uMaster_uFifoRxRaw_fcount_0);
    uMaster_uFifoRxRaw_SLICE_142I: SRIPPLEB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", ALU2_MULT_MODE=>"CNTUPDN", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", REG1_SD=>"VHI", 
                   REG0_SD=>"VHI", CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, 
                   CHECK_CE=>TRUE)
      port map (M1=>'X', A1=>uMaster_uFifoRxRaw_fcount_3, B1=>'1', C1=>'1', 
                D1=>uMaster_uFifoRxRaw_cnt_con, 
                DI1=>uMaster_uFifoRxRaw_ifcount_3, 
                DI0=>uMaster_uFifoRxRaw_ifcount_2, 
                A0=>uMaster_uFifoRxRaw_fcount_2, B0=>'1', C0=>'1', 
                D0=>uMaster_uFifoRxRaw_cnt_con, FCI=>uMaster_uFifoRxRaw_co0, 
                M0=>'X', CE=>uMaster_uFifoRxRaw_fcnt_en, CLK=>Clk50, LSR=>'X', 
                FCO=>uMaster_uFifoRxRaw_co1, F1=>uMaster_uFifoRxRaw_ifcount_3, 
                Q1=>uMaster_uFifoRxRaw_fcount_3, 
                F0=>uMaster_uFifoRxRaw_ifcount_2, 
                Q0=>uMaster_uFifoRxRaw_fcount_2);
    uMaster_uFifoRxRaw_SLICE_143I: SRIPPLEB
      port map (M1=>'X', A1=>'1', B1=>'1', C1=>'1', D1=>'1', DI1=>'X', 
                DI0=>'X', A0=>'1', B0=>'1', C0=>'1', D0=>'1', FCI=>'X', 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                FCO=>uMaster_uFifoRxRaw_cmp_ci, F1=>open, Q1=>open, F0=>open, 
                Q0=>open);
    uMaster_uFifoRxRaw_SLICE_144I: SRIPPLEB
      generic map (ALU2_MULT_MODE=>"A_GE_B")
      port map (M1=>'X', A1=>'0', B1=>uMaster_uFifoRxRaw_fcount_1, C1=>'1', 
                D1=>'1', DI1=>'X', DI0=>'X', A0=>uMaster_uFifoRxRaw_rden_i, 
                B0=>uMaster_uFifoRxRaw_fcount_0, C0=>'1', D0=>'1', 
                FCI=>uMaster_uFifoRxRaw_cmp_ci, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uMaster_uFifoRxRaw_co0_1, F1=>open, Q1=>open, 
                F0=>open, Q0=>open);
    uMaster_uFifoRxRaw_SLICE_145I: SRIPPLEB
      generic map (ALU2_MULT_MODE=>"A_GE_B")
      port map (M1=>'X', A1=>'0', B1=>uMaster_uFifoRxRaw_fcount_3, C1=>'1', 
                D1=>'1', DI1=>'X', DI0=>'X', A0=>'0', 
                B0=>uMaster_uFifoRxRaw_fcount_2, C0=>'1', D0=>'1', 
                FCI=>uMaster_uFifoRxRaw_co0_1, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uMaster_uFifoRxRaw_co1_1, F1=>open, Q1=>open, 
                F0=>open, Q0=>open);
    uMaster_uFifoRxRaw_SLICE_146I: SRIPPLEB
      generic map (ALU2_MULT_MODE=>"A_GE_B")
      port map (M1=>'X', A1=>'0', B1=>'0', C1=>'1', D1=>'1', DI1=>'X', 
                DI0=>'X', A0=>'0', B0=>uMaster_uFifoRxRaw_fcount_4, C0=>'1', 
                D0=>'1', FCI=>uMaster_uFifoRxRaw_co1_1, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', FCO=>uMaster_uFifoRxRaw_cmp_le_1_c, 
                F1=>open, Q1=>open, F0=>open, Q0=>open);
    uMaster_uFifoRxRaw_SLICE_147I: SRIPPLEB
      port map (M1=>'X', A1=>'0', B1=>'0', C1=>'1', D1=>'1', DI1=>'X', 
                DI0=>'X', A0=>'0', B0=>'0', C0=>'1', D0=>'1', 
                FCI=>uMaster_uFifoRxRaw_cmp_le_1_c, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>open, F1=>open, Q1=>open, 
                F0=>uMaster_uFifoRxRaw_cmp_le_1, Q0=>open);
    uMaster_uFifoRxRaw_SLICE_148I: SRIPPLEB
      port map (M1=>'X', A1=>'1', B1=>'1', C1=>'1', D1=>'1', DI1=>'X', 
                DI0=>'X', A0=>'1', B0=>'1', C0=>'1', D0=>'1', FCI=>'X', 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                FCO=>uMaster_uFifoRxRaw_cmp_ci_1, F1=>open, Q1=>open, F0=>open, 
                Q0=>open);
    uMaster_uFifoRxRaw_SLICE_149I: SRIPPLEB
      generic map (ALU2_MULT_MODE=>"A_GE_B")
      port map (M1=>'X', A1=>uMaster_uFifoRxRaw_fcount_1, 
                B1=>uMaster_uFifoRxRaw_wren_i, C1=>'1', D1=>'1', DI1=>'X', 
                DI0=>'X', A0=>uMaster_uFifoRxRaw_fcount_0, 
                B0=>uMaster_uFifoRxRaw_wren_i, C0=>'1', D0=>'1', 
                FCI=>uMaster_uFifoRxRaw_cmp_ci_1, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uMaster_uFifoRxRaw_co0_2, F1=>open, Q1=>open, 
                F0=>open, Q0=>open);
    uMaster_uFifoRxRaw_SLICE_150I: SRIPPLEB
      generic map (ALU2_MULT_MODE=>"A_GE_B")
      port map (M1=>'X', A1=>uMaster_uFifoRxRaw_fcount_3, 
                B1=>uMaster_uFifoRxRaw_wren_i, C1=>'1', D1=>'1', DI1=>'X', 
                DI0=>'X', A0=>uMaster_uFifoRxRaw_fcount_2, 
                B0=>uMaster_uFifoRxRaw_wren_i, C0=>'1', D0=>'1', 
                FCI=>uMaster_uFifoRxRaw_co0_2, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uMaster_uFifoRxRaw_co1_2, F1=>open, Q1=>open, 
                F0=>open, Q0=>open);
    uMaster_uFifoRxRaw_SLICE_151I: SRIPPLEB
      generic map (ALU2_MULT_MODE=>"A_GE_B")
      port map (M1=>'X', A1=>'0', B1=>'0', C1=>'1', D1=>'1', DI1=>'X', 
                DI0=>'X', A0=>uMaster_uFifoRxRaw_fcount_4, 
                B0=>uMaster_uFifoRxRaw_wren_i_INV, C0=>'1', D0=>'1', 
                FCI=>uMaster_uFifoRxRaw_co1_2, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uMaster_uFifoRxRaw_cmp_ge_d1_c, F1=>open, 
                Q1=>open, F0=>open, Q0=>open);
    uMaster_uFifoRxRaw_SLICE_152I: SRIPPLEB
      port map (M1=>'X', A1=>'0', B1=>'0', C1=>'1', D1=>'1', DI1=>'X', 
                DI0=>'X', A0=>'0', B0=>'0', C0=>'1', D0=>'1', 
                FCI=>uMaster_uFifoRxRaw_cmp_ge_d1_c, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', FCO=>open, F1=>open, Q1=>open, 
                F0=>uMaster_uFifoRxRaw_cmp_ge_d1, Q0=>open);
    uMaster_uFifoRxRaw_SLICE_153I: SRIPPLEB
      port map (M1=>'X', A1=>'1', B1=>'1', C1=>'1', D1=>'1', DI1=>'X', 
                DI0=>'X', A0=>'0', B0=>'0', C0=>'1', D0=>'1', FCI=>'X', 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                FCO=>uMaster_uFifoRxRaw_w_ctr_ci, F1=>open, Q1=>open, F0=>open, 
                Q0=>open);
    uMaster_uFifoRxRaw_SLICE_154I: SRIPPLEB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", ALU2_MULT_MODE=>"CNTUP", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", REG1_SD=>"VHI", 
                   REG0_SD=>"VHI", CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, 
                   CHECK_CE=>TRUE)
      port map (M1=>'X', A1=>uMaster_uFifoRxRaw_wcount_1, B1=>'1', C1=>'1', 
                D1=>'1', DI1=>uMaster_uFifoRxRaw_iwcount_1, 
                DI0=>uMaster_uFifoRxRaw_iwcount_0, 
                A0=>uMaster_uFifoRxRaw_wcount_0, B0=>'1', C0=>'1', D0=>'1', 
                FCI=>uMaster_uFifoRxRaw_w_ctr_ci, M0=>'X', 
                CE=>uMaster_uFifoRxRaw_wren_i, CLK=>Clk50, LSR=>'X', 
                FCO=>uMaster_uFifoRxRaw_co0_3, 
                F1=>uMaster_uFifoRxRaw_iwcount_1, 
                Q1=>uMaster_uFifoRxRaw_wcount_1, 
                F0=>uMaster_uFifoRxRaw_iwcount_0, 
                Q0=>uMaster_uFifoRxRaw_wcount_0);
    uMaster_uFifoRxRaw_SLICE_155I: SRIPPLEB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", ALU2_MULT_MODE=>"CNTUP", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", REG1_SD=>"VHI", 
                   REG0_SD=>"VHI", CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, 
                   CHECK_CE=>TRUE)
      port map (M1=>'X', A1=>uMaster_uFifoRxRaw_wcount_3, B1=>'1', C1=>'1', 
                D1=>'1', DI1=>uMaster_uFifoRxRaw_iwcount_3, 
                DI0=>uMaster_uFifoRxRaw_iwcount_2, 
                A0=>uMaster_uFifoRxRaw_wcount_2, B0=>'1', C0=>'1', D0=>'1', 
                FCI=>uMaster_uFifoRxRaw_co0_3, M0=>'X', 
                CE=>uMaster_uFifoRxRaw_wren_i, CLK=>Clk50, LSR=>'X', FCO=>open, 
                F1=>uMaster_uFifoRxRaw_iwcount_3, 
                Q1=>uMaster_uFifoRxRaw_wcount_3, 
                F0=>uMaster_uFifoRxRaw_iwcount_2, 
                Q0=>uMaster_uFifoRxRaw_wcount_2);
    uMaster_uFifoRxRaw_SLICE_156I: SRIPPLEB
      port map (M1=>'X', A1=>'1', B1=>'1', C1=>'1', D1=>'1', DI1=>'X', 
                DI0=>'X', A0=>'0', B0=>'0', C0=>'1', D0=>'1', FCI=>'X', 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                FCO=>uMaster_uFifoRxRaw_r_ctr_ci, F1=>open, Q1=>open, F0=>open, 
                Q0=>open);
    uMaster_uFifoRxRaw_SLICE_157I: SRIPPLEB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", ALU2_MULT_MODE=>"CNTUP", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", REG1_SD=>"VHI", 
                   REG0_SD=>"VHI", CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, 
                   CHECK_CE=>TRUE)
      port map (M1=>'X', A1=>uMaster_uFifoRxRaw_rcount_1, B1=>'1', C1=>'1', 
                D1=>'1', DI1=>uMaster_uFifoRxRaw_ircount_1, 
                DI0=>uMaster_uFifoRxRaw_ircount_0, 
                A0=>uMaster_uFifoRxRaw_rcount_0, B0=>'1', C0=>'1', D0=>'1', 
                FCI=>uMaster_uFifoRxRaw_r_ctr_ci, M0=>'X', 
                CE=>uMaster_uFifoRxRaw_rden_i, CLK=>Clk50, LSR=>'X', 
                FCO=>uMaster_uFifoRxRaw_co0_4, 
                F1=>uMaster_uFifoRxRaw_ircount_1, 
                Q1=>uMaster_uFifoRxRaw_rcount_1, 
                F0=>uMaster_uFifoRxRaw_ircount_0, 
                Q0=>uMaster_uFifoRxRaw_rcount_0);
    uMaster_uFifoRxRaw_SLICE_158I: SRIPPLEB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", ALU2_MULT_MODE=>"CNTUP", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", REG1_SD=>"VHI", 
                   REG0_SD=>"VHI", CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, 
                   CHECK_CE=>TRUE)
      port map (M1=>'X', A1=>uMaster_uFifoRxRaw_rcount_3, B1=>'1', C1=>'1', 
                D1=>'1', DI1=>uMaster_uFifoRxRaw_ircount_3, 
                DI0=>uMaster_uFifoRxRaw_ircount_2, 
                A0=>uMaster_uFifoRxRaw_rcount_2, B0=>'1', C0=>'1', D0=>'1', 
                FCI=>uMaster_uFifoRxRaw_co0_4, M0=>'X', 
                CE=>uMaster_uFifoRxRaw_rden_i, CLK=>Clk50, LSR=>'X', FCO=>open, 
                F1=>uMaster_uFifoRxRaw_ircount_3, 
                Q1=>uMaster_uFifoRxRaw_rcount_3, 
                F0=>uMaster_uFifoRxRaw_ircount_2, 
                Q0=>uMaster_uFifoRxRaw_rcount_2);
    uMaster_SLICE_159I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"00CC", INIT1_INITVAL=>X"CC00")
      port map (M1=>'X', A1=>'X', B1=>uMaster_NumXfr_0, C1=>'X', 
                D1=>uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>N_456_i, C0=>'X', D0=>uDvi_U_gen_req_VCC, FCI=>'X', 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                FCO=>uMaster_un1_NumXfr_cry_0, F1=>uMaster_un1_NumXfr_1, 
                Q1=>open, F0=>open, Q0=>open);
    uMaster_SLICE_160I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   INIT0_INITVAL=>X"CC00", INIT1_INITVAL=>X"CC00", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>uMaster_NumXfr_2, C1=>'X', 
                D1=>uDvi_U_gen_req_VCC, DI1=>uMaster_un1_NumXfr_3, 
                DI0=>uMaster_un1_NumXfr_2, A0=>'X', B0=>uMaster_NumXfr_1, 
                C0=>'X', D0=>uDvi_U_gen_req_VCC, FCI=>uMaster_un1_NumXfr_cry_0, 
                M0=>'X', CE=>'X', CLK=>Clk50, LSR=>uMaster_un9_state, 
                FCO=>uMaster_un1_NumXfr_cry_2, F1=>uMaster_un1_NumXfr_3, 
                Q1=>uMaster_NumXfr_2, F0=>uMaster_un1_NumXfr_2, 
                Q0=>uMaster_NumXfr_1);
    uMaster_SLICE_161I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   INIT0_INITVAL=>X"CC00", INIT1_INITVAL=>X"AA00", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>uMaster_NumXfr_4, B1=>'X', C1=>'X', 
                D1=>uDvi_U_gen_req_VCC, DI1=>uMaster_un1_NumXfr_5, 
                DI0=>uMaster_un1_NumXfr_4, A0=>'X', B0=>uMaster_NumXfr_3, 
                C0=>'X', D0=>uDvi_U_gen_req_VCC, FCI=>uMaster_un1_NumXfr_cry_2, 
                M0=>'X', CE=>'X', CLK=>Clk50, LSR=>uMaster_un9_state, 
                FCO=>uMaster_un1_NumXfr_cry_4, F1=>uMaster_un1_NumXfr_5, 
                Q1=>uMaster_NumXfr_4, F0=>uMaster_un1_NumXfr_4, 
                Q0=>uMaster_NumXfr_3);
    uMaster_SLICE_162I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   INIT0_INITVAL=>X"AA00", INIT1_INITVAL=>X"CC00", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>uMaster_NumXfr_6, C1=>'X', 
                D1=>uDvi_U_gen_req_VCC, DI1=>uMaster_un1_NumXfr_7, 
                DI0=>uMaster_un1_NumXfr_6, A0=>uMaster_NumXfr_5, B0=>'X', 
                C0=>'X', D0=>uDvi_U_gen_req_VCC, FCI=>uMaster_un1_NumXfr_cry_4, 
                M0=>'X', CE=>'X', CLK=>Clk50, LSR=>uMaster_un9_state, 
                FCO=>uMaster_un1_NumXfr_cry_6, F1=>uMaster_un1_NumXfr_7, 
                Q1=>uMaster_NumXfr_6, F0=>uMaster_un1_NumXfr_6, 
                Q0=>uMaster_NumXfr_5);
    uMaster_SLICE_163I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   INIT0_INITVAL=>X"AA00", INIT1_INITVAL=>X"0000", 
                   REG0_SD=>"VHI", CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>uMaster_un1_NumXfr_8, A0=>uMaster_NumXfr_7, B0=>'X', 
                C0=>'X', D0=>uDvi_U_gen_req_VCC, FCI=>uMaster_un1_NumXfr_cry_6, 
                M0=>'X', CE=>'X', CLK=>Clk50, LSR=>uMaster_un9_state, 
                FCO=>open, F1=>open, Q1=>open, F0=>uMaster_un1_NumXfr_8, 
                Q0=>uMaster_NumXfr_7);
    uMaster_SLICE_164I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", INIT0_INITVAL=>X"00FF", 
                   INIT1_INITVAL=>X"9009")
      port map (M1=>'X', A1=>uMaster_NumXfr_1, B1=>uMaster_SizXfr_1, 
                C1=>uMaster_NumXfr_0, D1=>uMaster_SizXfr_0, DI1=>'X', DI0=>'X', 
                A0=>'X', B0=>'X', C0=>'X', D0=>uDvi_U_gen_req_VCC, FCI=>'X', 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                FCO=>uMaster_un73_state_0_data_tmp_0, F1=>open, Q1=>open, 
                F0=>open, Q0=>open);
    uMaster_SLICE_165I: SCCU2C
      generic map (INIT0_INITVAL=>X"8421", INIT1_INITVAL=>X"8241")
      port map (M1=>'X', A1=>uMaster_SizXfr_5, B1=>uMaster_NumXfr_4, 
                C1=>uMaster_SizXfr_4, D1=>uMaster_NumXfr_5, DI1=>'X', DI0=>'X', 
                A0=>uMaster_SizXfr_2, B0=>uMaster_SizXfr_3, 
                C0=>uMaster_NumXfr_2, D0=>uMaster_NumXfr_3, 
                FCI=>uMaster_un73_state_0_data_tmp_0, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', FCO=>uMaster_un73_state_0_data_tmp_2, 
                F1=>open, Q1=>open, F0=>open, Q0=>open);
    uMaster_SLICE_166I: SCCU2C
      generic map (CCU2_INJECT1_1=>"NO", INIT0_INITVAL=>X"9009", 
                   INIT1_INITVAL=>X"0000")
      port map (M1=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>'X', A0=>uMaster_NumXfr_7, B0=>uMaster_SizXfr_7, 
                C0=>uMaster_NumXfr_6, D0=>uMaster_SizXfr_6, 
                FCI=>uMaster_un73_state_0_data_tmp_2, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', FCO=>open, F1=>uMaster_un73_state, 
                Q1=>open, F0=>open, Q0=>open);
    uForth_uart1_uRx_SLICE_167I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   INIT0_INITVAL=>X"0033", INIT1_INITVAL=>X"CC00", 
                   REG1_SD=>"VHI", CHECK_DI1=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>uForth_uart1_uRx_Cnt_0, C1=>'X', 
                D1=>uDvi_U_gen_req_VCC, DI1=>uForth_uart1_uRx_un1_Cnt_1_1, 
                DI0=>'X', A0=>'X', B0=>uForth_uart1_uRx_un1_ce16_i_o3, C0=>'X', 
                D0=>uDvi_U_gen_req_VCC, FCI=>'X', M0=>'X', CE=>'X', CLK=>Clk50, 
                LSR=>uForth_uart1_uRx_un12_rx0, 
                FCO=>uForth_uart1_uRx_un1_Cnt_1_cry_0, 
                F1=>uForth_uart1_uRx_un1_Cnt_1_1, Q1=>uForth_uart1_uRx_Cnt_0, 
                F0=>open, Q0=>open);
    uForth_uart1_uRx_SLICE_168I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   INIT0_INITVAL=>X"CC00", INIT1_INITVAL=>X"CC00", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>uForth_uart1_uRx_Cnt_2, C1=>'X', 
                D1=>uDvi_U_gen_req_VCC, DI1=>uForth_uart1_uRx_un1_Cnt_1_3, 
                DI0=>uForth_uart1_uRx_un1_Cnt_1_2, A0=>'X', 
                B0=>uForth_uart1_uRx_Cnt_1, C0=>'X', D0=>uDvi_U_gen_req_VCC, 
                FCI=>uForth_uart1_uRx_un1_Cnt_1_cry_0, M0=>'X', CE=>'X', 
                CLK=>Clk50, LSR=>uForth_uart1_uRx_un12_rx0, 
                FCO=>uForth_uart1_uRx_un1_Cnt_1_cry_2, 
                F1=>uForth_uart1_uRx_un1_Cnt_1_3, Q1=>uForth_uart1_uRx_Cnt_2, 
                F0=>uForth_uart1_uRx_un1_Cnt_1_2, Q0=>uForth_uart1_uRx_Cnt_1);
    uForth_uart1_uRx_SLICE_169I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   INIT0_INITVAL=>X"CC00", INIT1_INITVAL=>X"AA00", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>uForth_uart1_uRx_Cnt_4, B1=>'X', C1=>'X', 
                D1=>uDvi_U_gen_req_VCC, DI1=>uForth_uart1_uRx_un1_Cnt_1_5, 
                DI0=>uForth_uart1_uRx_un1_Cnt_1_4, A0=>'X', 
                B0=>uForth_uart1_uRx_Cnt_3, C0=>'X', D0=>uDvi_U_gen_req_VCC, 
                FCI=>uForth_uart1_uRx_un1_Cnt_1_cry_2, M0=>'X', CE=>'X', 
                CLK=>Clk50, LSR=>uForth_uart1_uRx_un12_rx0, 
                FCO=>uForth_uart1_uRx_un1_Cnt_1_cry_4, 
                F1=>uForth_uart1_uRx_un1_Cnt_1_5, Q1=>uForth_uart1_uRx_Cnt_4, 
                F0=>uForth_uart1_uRx_un1_Cnt_1_4, Q0=>uForth_uart1_uRx_Cnt_3);
    uForth_uart1_uRx_SLICE_170I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   INIT0_INITVAL=>X"AA00", INIT1_INITVAL=>X"CC00", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>uForth_uart1_uRx_Cnt_6, C1=>'X', 
                D1=>uDvi_U_gen_req_VCC, DI1=>uForth_uart1_uRx_un1_Cnt_1_7, 
                DI0=>uForth_uart1_uRx_un1_Cnt_1_6, A0=>uForth_uart1_uRx_Cnt_5, 
                B0=>'X', C0=>'X', D0=>uDvi_U_gen_req_VCC, 
                FCI=>uForth_uart1_uRx_un1_Cnt_1_cry_4, M0=>'X', CE=>'X', 
                CLK=>Clk50, LSR=>uForth_uart1_uRx_un12_rx0, 
                FCO=>uForth_uart1_uRx_un1_Cnt_1_cry_6, 
                F1=>uForth_uart1_uRx_un1_Cnt_1_7, Q1=>uForth_uart1_uRx_Cnt_6, 
                F0=>uForth_uart1_uRx_un1_Cnt_1_6, Q0=>uForth_uart1_uRx_Cnt_5);
    uForth_uart1_uRx_SLICE_171I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   INIT0_INITVAL=>X"CC00", INIT1_INITVAL=>X"0000", 
                   REG0_SD=>"VHI", CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>uForth_uart1_uRx_un1_Cnt_1_8, A0=>'X', 
                B0=>uForth_uart1_uRx_Cnt_7, C0=>'X', D0=>uDvi_U_gen_req_VCC, 
                FCI=>uForth_uart1_uRx_un1_Cnt_1_cry_6, M0=>'X', CE=>'X', 
                CLK=>Clk50, LSR=>uForth_uart1_uRx_un12_rx0, FCO=>open, 
                F1=>open, Q1=>open, F0=>uForth_uart1_uRx_un1_Cnt_1_8, 
                Q0=>uForth_uart1_uRx_Cnt_7);
    uForth_cpu1_SLICE_172I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"0000", INIT1_INITVAL=>X"8787")
      port map (M1=>'X', A1=>uForth_un1_Timer_0_a5_0_a2_28, 
                B1=>uForth_un1_Timer_0_a5_0_a2_29, C1=>Timer_0, D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                FCI=>'X', M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                FCO=>uForth_cpu1_Timer_2_0_cry_0, F1=>open, Q1=>open, F0=>open, 
                Q0=>open);
    uForth_cpu1_SLICE_173I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"8787", INIT1_INITVAL=>X"8787")
      port map (M1=>'X', A1=>uForth_un1_Timer_0_a5_0_a2_28, 
                B1=>uForth_un1_Timer_0_a5_0_a2_29, C1=>Timer_2, D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>uForth_un1_Timer_0_a5_0_a2_28, 
                B0=>uForth_un1_Timer_0_a5_0_a2_29, C0=>Timer_1, D0=>'X', 
                FCI=>uForth_cpu1_Timer_2_0_cry_0, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uForth_cpu1_Timer_2_0_cry_2, 
                F1=>uForth_cpu1_Timer_2_0_cry_1_0_S1, Q1=>open, 
                F0=>uForth_cpu1_Timer_2_0_cry_1_0_S0, Q0=>open);
    uForth_cpu1_SLICE_174I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"8787", INIT1_INITVAL=>X"8787")
      port map (M1=>'X', A1=>uForth_un1_Timer_0_a5_0_a2_28, 
                B1=>uForth_un1_Timer_0_a5_0_a2_29, C1=>Timer_4, D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>uForth_un1_Timer_0_a5_0_a2_28, 
                B0=>uForth_un1_Timer_0_a5_0_a2_29, C0=>Timer_3, D0=>'X', 
                FCI=>uForth_cpu1_Timer_2_0_cry_2, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uForth_cpu1_Timer_2_0_cry_4, 
                F1=>uForth_cpu1_Timer_2_0_cry_3_0_S1, Q1=>open, 
                F0=>uForth_cpu1_Timer_2_0_cry_3_0_S0, Q0=>open);
    uForth_cpu1_SLICE_175I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"8787", INIT1_INITVAL=>X"8787")
      port map (M1=>'X', A1=>uForth_un1_Timer_0_a5_0_a2_28, 
                B1=>uForth_un1_Timer_0_a5_0_a2_29, C1=>Timer_6, D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>uForth_un1_Timer_0_a5_0_a2_28, 
                B0=>uForth_un1_Timer_0_a5_0_a2_29, C0=>Timer_5, D0=>'X', 
                FCI=>uForth_cpu1_Timer_2_0_cry_4, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uForth_cpu1_Timer_2_0_cry_6, 
                F1=>uForth_cpu1_Timer_2_0_cry_5_0_S1, Q1=>open, 
                F0=>uForth_cpu1_Timer_2_0_cry_5_0_S0, Q0=>open);
    uForth_cpu1_SLICE_176I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"8787", INIT1_INITVAL=>X"8787")
      port map (M1=>'X', A1=>uForth_un1_Timer_0_a5_0_a2_28, 
                B1=>uForth_un1_Timer_0_a5_0_a2_29, C1=>Timer_8, D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>uForth_un1_Timer_0_a5_0_a2_28, 
                B0=>uForth_un1_Timer_0_a5_0_a2_29, C0=>Timer_7, D0=>'X', 
                FCI=>uForth_cpu1_Timer_2_0_cry_6, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uForth_cpu1_Timer_2_0_cry_8, 
                F1=>uForth_cpu1_Timer_2_0_cry_7_0_S1, Q1=>open, 
                F0=>uForth_cpu1_Timer_2_0_cry_7_0_S0, Q0=>open);
    uForth_cpu1_SLICE_177I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"8787", INIT1_INITVAL=>X"8787")
      port map (M1=>'X', A1=>uForth_un1_Timer_0_a5_0_a2_28, 
                B1=>uForth_un1_Timer_0_a5_0_a2_29, C1=>Timer_10, D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>uForth_un1_Timer_0_a5_0_a2_28, 
                B0=>uForth_un1_Timer_0_a5_0_a2_29, C0=>Timer_9, D0=>'X', 
                FCI=>uForth_cpu1_Timer_2_0_cry_8, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uForth_cpu1_Timer_2_0_cry_10, 
                F1=>uForth_cpu1_Timer_2_0_cry_9_0_S1, Q1=>open, 
                F0=>uForth_cpu1_Timer_2_0_cry_9_0_S0, Q0=>open);
    uForth_cpu1_SLICE_178I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"8787", INIT1_INITVAL=>X"8787")
      port map (M1=>'X', A1=>uForth_un1_Timer_0_a5_0_a2_28, 
                B1=>uForth_un1_Timer_0_a5_0_a2_29, C1=>Timer_12, D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>uForth_un1_Timer_0_a5_0_a2_28, 
                B0=>uForth_un1_Timer_0_a5_0_a2_29, C0=>Timer_11, D0=>'X', 
                FCI=>uForth_cpu1_Timer_2_0_cry_10, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uForth_cpu1_Timer_2_0_cry_12, 
                F1=>uForth_cpu1_Timer_2_0_cry_11_0_S1, Q1=>open, 
                F0=>uForth_cpu1_Timer_2_0_cry_11_0_S0, Q0=>open);
    uForth_cpu1_SLICE_179I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"8787", INIT1_INITVAL=>X"8787")
      port map (M1=>'X', A1=>uForth_un1_Timer_0_a5_0_a2_28, 
                B1=>uForth_un1_Timer_0_a5_0_a2_29, C1=>Timer_14, D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>uForth_un1_Timer_0_a5_0_a2_28, 
                B0=>uForth_un1_Timer_0_a5_0_a2_29, C0=>Timer_13, D0=>'X', 
                FCI=>uForth_cpu1_Timer_2_0_cry_12, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uForth_cpu1_Timer_2_0_cry_14, 
                F1=>uForth_cpu1_Timer_2_0_cry_13_0_S1, Q1=>open, 
                F0=>uForth_cpu1_Timer_2_0_cry_13_0_S0, Q0=>open);
    uForth_cpu1_SLICE_180I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"8787", INIT1_INITVAL=>X"8787")
      port map (M1=>'X', A1=>uForth_un1_Timer_0_a5_0_a2_28, 
                B1=>uForth_un1_Timer_0_a5_0_a2_29, C1=>Timer_16, D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>uForth_un1_Timer_0_a5_0_a2_28, 
                B0=>uForth_un1_Timer_0_a5_0_a2_29, C0=>Timer_15, D0=>'X', 
                FCI=>uForth_cpu1_Timer_2_0_cry_14, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uForth_cpu1_Timer_2_0_cry_16, 
                F1=>uForth_cpu1_Timer_2_0_cry_15_0_S1, Q1=>open, 
                F0=>uForth_cpu1_Timer_2_0_cry_15_0_S0, Q0=>open);
    uForth_cpu1_SLICE_181I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"8787", INIT1_INITVAL=>X"8787")
      port map (M1=>'X', A1=>uForth_un1_Timer_0_a5_0_a2_28, 
                B1=>uForth_un1_Timer_0_a5_0_a2_29, C1=>Timer_18, D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>uForth_un1_Timer_0_a5_0_a2_28, 
                B0=>uForth_un1_Timer_0_a5_0_a2_29, C0=>Timer_17, D0=>'X', 
                FCI=>uForth_cpu1_Timer_2_0_cry_16, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uForth_cpu1_Timer_2_0_cry_18, 
                F1=>uForth_cpu1_Timer_2_0_cry_17_0_S1, Q1=>open, 
                F0=>uForth_cpu1_Timer_2_0_cry_17_0_S0, Q0=>open);
    uForth_cpu1_SLICE_182I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"8787", INIT1_INITVAL=>X"8787")
      port map (M1=>'X', A1=>uForth_un1_Timer_0_a5_0_a2_28, 
                B1=>uForth_un1_Timer_0_a5_0_a2_29, C1=>Timer_20, D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>uForth_un1_Timer_0_a5_0_a2_28, 
                B0=>uForth_un1_Timer_0_a5_0_a2_29, C0=>Timer_19, D0=>'X', 
                FCI=>uForth_cpu1_Timer_2_0_cry_18, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uForth_cpu1_Timer_2_0_cry_20, 
                F1=>uForth_cpu1_Timer_2_0_cry_19_0_S1, Q1=>open, 
                F0=>uForth_cpu1_Timer_2_0_cry_19_0_S0, Q0=>open);
    uForth_cpu1_SLICE_183I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"8787", INIT1_INITVAL=>X"8787")
      port map (M1=>'X', A1=>uForth_un1_Timer_0_a5_0_a2_28, 
                B1=>uForth_un1_Timer_0_a5_0_a2_29, C1=>Timer_22, D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>uForth_un1_Timer_0_a5_0_a2_28, 
                B0=>uForth_un1_Timer_0_a5_0_a2_29, C0=>Timer_21, D0=>'X', 
                FCI=>uForth_cpu1_Timer_2_0_cry_20, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uForth_cpu1_Timer_2_0_cry_22, 
                F1=>uForth_cpu1_Timer_2_0_cry_21_0_S1, Q1=>open, 
                F0=>uForth_cpu1_Timer_2_0_cry_21_0_S0, Q0=>open);
    uForth_cpu1_SLICE_184I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"8787", INIT1_INITVAL=>X"8787")
      port map (M1=>'X', A1=>uForth_un1_Timer_0_a5_0_a2_28, 
                B1=>uForth_un1_Timer_0_a5_0_a2_29, C1=>Timer_24, D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>uForth_un1_Timer_0_a5_0_a2_28, 
                B0=>uForth_un1_Timer_0_a5_0_a2_29, C0=>Timer_23, D0=>'X', 
                FCI=>uForth_cpu1_Timer_2_0_cry_22, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uForth_cpu1_Timer_2_0_cry_24, 
                F1=>uForth_cpu1_Timer_2_0_cry_23_0_S1, Q1=>open, 
                F0=>uForth_cpu1_Timer_2_0_cry_23_0_S0, Q0=>open);
    uForth_cpu1_SLICE_185I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"8787", INIT1_INITVAL=>X"8787")
      port map (M1=>'X', A1=>uForth_un1_Timer_0_a5_0_a2_29, 
                B1=>uForth_un1_Timer_0_a5_0_a2_28, C1=>Timer_26, D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>uForth_un1_Timer_0_a5_0_a2_29, 
                B0=>uForth_un1_Timer_0_a5_0_a2_28, C0=>Timer_25, D0=>'X', 
                FCI=>uForth_cpu1_Timer_2_0_cry_24, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uForth_cpu1_Timer_2_0_cry_26, 
                F1=>uForth_cpu1_Timer_2_0_cry_25_0_S1, Q1=>open, 
                F0=>uForth_cpu1_Timer_2_0_cry_25_0_S0, Q0=>open);
    uForth_cpu1_SLICE_186I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"8787", INIT1_INITVAL=>X"8787")
      port map (M1=>'X', A1=>uForth_un1_Timer_0_a5_0_a2_29, 
                B1=>uForth_un1_Timer_0_a5_0_a2_28, C1=>Timer_28, D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>uForth_un1_Timer_0_a5_0_a2_29, 
                B0=>uForth_un1_Timer_0_a5_0_a2_28, C0=>Timer_27, D0=>'X', 
                FCI=>uForth_cpu1_Timer_2_0_cry_26, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uForth_cpu1_Timer_2_0_cry_28, 
                F1=>uForth_cpu1_Timer_2_0_cry_27_0_S1, Q1=>open, 
                F0=>uForth_cpu1_Timer_2_0_cry_27_0_S0, Q0=>open);
    uForth_cpu1_SLICE_187I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"8787", INIT1_INITVAL=>X"8787")
      port map (M1=>'X', A1=>uForth_un1_Timer_0_a5_0_a2_29, 
                B1=>uForth_un1_Timer_0_a5_0_a2_28, C1=>Timer_30, D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>uForth_un1_Timer_0_a5_0_a2_29, 
                B0=>uForth_un1_Timer_0_a5_0_a2_28, C0=>Timer_29, D0=>'X', 
                FCI=>uForth_cpu1_Timer_2_0_cry_28, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uForth_cpu1_Timer_2_0_cry_30, 
                F1=>uForth_cpu1_Timer_2_0_cry_29_0_S1, Q1=>open, 
                F0=>uForth_cpu1_Timer_2_0_cry_29_0_S0, Q0=>open);
    uForth_cpu1_SLICE_188I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"930C", INIT1_INITVAL=>X"0000")
      port map (M1=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>'X', A0=>uForth_un1_Timer_0_a5_0_a2_29, B0=>Timer_31, 
                C0=>uForth_un1_Timer_0_a5_0_a2_28, D0=>uDvi_U_gen_req_VCC, 
                FCI=>uForth_cpu1_Timer_2_0_cry_30, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>open, F1=>open, Q1=>open, 
                F0=>uForth_cpu1_Timer_2_0_s_31_0_S0, Q0=>open);
    uForth_cpu1_SLICE_189I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"0000", INIT1_INITVAL=>X"55FF")
      port map (M1=>'X', A1=>uForth_cpu1_r_0, B1=>'X', C1=>'X', 
                D1=>uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>'X', D0=>'X', FCI=>'X', M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uForth_cpu1_r_cry_0, F1=>uForth_cpu1_r_s_0, 
                Q1=>open, F0=>open, Q0=>open);
    uForth_cpu1_SLICE_190I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"33FF", INIT1_INITVAL=>X"55FF")
      port map (M1=>'X', A1=>uForth_cpu1_r_2, B1=>'X', C1=>'X', 
                D1=>uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>uForth_cpu1_r_1, C0=>'X', D0=>uDvi_U_gen_req_VCC, 
                FCI=>uForth_cpu1_r_cry_0, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                FCO=>uForth_cpu1_r_cry_2, F1=>uForth_cpu1_r_s_2, Q1=>open, 
                F0=>uForth_cpu1_r_s_1, Q0=>open);
    uForth_cpu1_SLICE_191I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"55FF", INIT1_INITVAL=>X"55FF")
      port map (M1=>'X', A1=>uForth_cpu1_r_4, B1=>'X', C1=>'X', 
                D1=>uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_r_3, B0=>'X', C0=>'X', D0=>uDvi_U_gen_req_VCC, 
                FCI=>uForth_cpu1_r_cry_2, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                FCO=>uForth_cpu1_r_cry_4, F1=>uForth_cpu1_r_s_4, Q1=>open, 
                F0=>uForth_cpu1_r_s_3, Q0=>open);
    uForth_cpu1_SLICE_192I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"33FF", INIT1_INITVAL=>X"55FF")
      port map (M1=>'X', A1=>uForth_cpu1_r_6, B1=>'X', C1=>'X', 
                D1=>uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>uForth_cpu1_r_5, C0=>'X', D0=>uDvi_U_gen_req_VCC, 
                FCI=>uForth_cpu1_r_cry_4, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                FCO=>uForth_cpu1_r_cry_6, F1=>uForth_cpu1_r_s_6, Q1=>open, 
                F0=>uForth_cpu1_r_s_5, Q0=>open);
    uForth_cpu1_SLICE_193I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"33FF", INIT1_INITVAL=>X"55FF")
      port map (M1=>'X', A1=>uForth_cpu1_r_8, B1=>'X', C1=>'X', 
                D1=>uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>uForth_cpu1_r_7, C0=>'X', D0=>uDvi_U_gen_req_VCC, 
                FCI=>uForth_cpu1_r_cry_6, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                FCO=>uForth_cpu1_r_cry_8, F1=>uForth_cpu1_r_s_8, Q1=>open, 
                F0=>uForth_cpu1_r_s_7, Q0=>open);
    uForth_cpu1_SLICE_194I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"33FF", INIT1_INITVAL=>X"55FF")
      port map (M1=>'X', A1=>uForth_cpu1_r_10, B1=>'X', C1=>'X', 
                D1=>uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>uForth_cpu1_r_9, C0=>'X', D0=>uDvi_U_gen_req_VCC, 
                FCI=>uForth_cpu1_r_cry_8, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                FCO=>uForth_cpu1_r_cry_10, F1=>uForth_cpu1_r_s_10, Q1=>open, 
                F0=>uForth_cpu1_r_s_9, Q0=>open);
    uForth_cpu1_SLICE_195I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"33FF", INIT1_INITVAL=>X"55FF")
      port map (M1=>'X', A1=>uForth_cpu1_r_12, B1=>'X', C1=>'X', 
                D1=>uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>uForth_cpu1_r_11, C0=>'X', D0=>uDvi_U_gen_req_VCC, 
                FCI=>uForth_cpu1_r_cry_10, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uForth_cpu1_r_cry_12, F1=>uForth_cpu1_r_s_12, 
                Q1=>open, F0=>uForth_cpu1_r_s_11, Q0=>open);
    uForth_cpu1_SLICE_196I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"33FF", INIT1_INITVAL=>X"55FF")
      port map (M1=>'X', A1=>uForth_cpu1_r_14, B1=>'X', C1=>'X', 
                D1=>uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>uForth_cpu1_r_13, C0=>'X', D0=>uDvi_U_gen_req_VCC, 
                FCI=>uForth_cpu1_r_cry_12, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uForth_cpu1_r_cry_14, F1=>uForth_cpu1_r_s_14, 
                Q1=>open, F0=>uForth_cpu1_r_s_13, Q0=>open);
    uForth_cpu1_SLICE_197I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"33FF", INIT1_INITVAL=>X"55FF")
      port map (M1=>'X', A1=>uForth_cpu1_r_16, B1=>'X', C1=>'X', 
                D1=>uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>uForth_cpu1_r_15, C0=>'X', D0=>uDvi_U_gen_req_VCC, 
                FCI=>uForth_cpu1_r_cry_14, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uForth_cpu1_r_cry_16, F1=>uForth_cpu1_r_s_16, 
                Q1=>open, F0=>uForth_cpu1_r_s_15, Q0=>open);
    uForth_cpu1_SLICE_198I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"55FF", INIT1_INITVAL=>X"55FF")
      port map (M1=>'X', A1=>uForth_cpu1_r_18, B1=>'X', C1=>'X', 
                D1=>uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_r_17, B0=>'X', C0=>'X', D0=>uDvi_U_gen_req_VCC, 
                FCI=>uForth_cpu1_r_cry_16, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uForth_cpu1_r_cry_18, F1=>uForth_cpu1_r_s_18, 
                Q1=>open, F0=>uForth_cpu1_r_s_17, Q0=>open);
    uForth_cpu1_SLICE_199I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"33FF", INIT1_INITVAL=>X"55FF")
      port map (M1=>'X', A1=>uForth_cpu1_r_20, B1=>'X', C1=>'X', 
                D1=>uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>uForth_cpu1_r_19, C0=>'X', D0=>uDvi_U_gen_req_VCC, 
                FCI=>uForth_cpu1_r_cry_18, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uForth_cpu1_r_cry_20, F1=>uForth_cpu1_r_s_20, 
                Q1=>open, F0=>uForth_cpu1_r_s_19, Q0=>open);
    uForth_cpu1_SLICE_200I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"55FF", INIT1_INITVAL=>X"55FF")
      port map (M1=>'X', A1=>uForth_cpu1_r_22, B1=>'X', C1=>'X', 
                D1=>uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_r_21, B0=>'X', C0=>'X', D0=>uDvi_U_gen_req_VCC, 
                FCI=>uForth_cpu1_r_cry_20, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uForth_cpu1_r_cry_22, F1=>uForth_cpu1_r_s_22, 
                Q1=>open, F0=>uForth_cpu1_r_s_21, Q0=>open);
    uForth_cpu1_SLICE_201I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"55FF", INIT1_INITVAL=>X"55FF")
      port map (M1=>'X', A1=>uForth_cpu1_r_24, B1=>'X', C1=>'X', 
                D1=>uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_r_23, B0=>'X', C0=>'X', D0=>uDvi_U_gen_req_VCC, 
                FCI=>uForth_cpu1_r_cry_22, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uForth_cpu1_r_cry_24, F1=>uForth_cpu1_r_s_24, 
                Q1=>open, F0=>uForth_cpu1_r_s_23, Q0=>open);
    uForth_cpu1_SLICE_202I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"33FF", INIT1_INITVAL=>X"33FF")
      port map (M1=>'X', A1=>'X', B1=>uForth_cpu1_r_26, C1=>'X', 
                D1=>uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>uForth_cpu1_r_25, C0=>'X', D0=>uDvi_U_gen_req_VCC, 
                FCI=>uForth_cpu1_r_cry_24, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uForth_cpu1_r_cry_26, F1=>uForth_cpu1_r_s_26, 
                Q1=>open, F0=>uForth_cpu1_r_s_25, Q0=>open);
    uForth_cpu1_SLICE_203I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"55FF", INIT1_INITVAL=>X"33FF")
      port map (M1=>'X', A1=>'X', B1=>uForth_cpu1_r_28, C1=>'X', 
                D1=>uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_r_27, B0=>'X', C0=>'X', D0=>uDvi_U_gen_req_VCC, 
                FCI=>uForth_cpu1_r_cry_26, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uForth_cpu1_r_cry_28, F1=>uForth_cpu1_r_s_28, 
                Q1=>open, F0=>uForth_cpu1_r_s_27, Q0=>open);
    uForth_cpu1_SLICE_204I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"33FF", INIT1_INITVAL=>X"33FF")
      port map (M1=>'X', A1=>'X', B1=>uForth_cpu1_r_30, C1=>'X', 
                D1=>uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>uForth_cpu1_r_29, C0=>'X', D0=>uDvi_U_gen_req_VCC, 
                FCI=>uForth_cpu1_r_cry_28, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uForth_cpu1_r_cry_30, F1=>uForth_cpu1_r_s_30, 
                Q1=>open, F0=>uForth_cpu1_r_s_29, Q0=>open);
    uForth_cpu1_SLICE_205I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"33FF", INIT1_INITVAL=>X"55AA")
      port map (M1=>'X', A1=>uForth_cpu1_r_32, B1=>'X', C1=>'X', 
                D1=>uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>uForth_cpu1_r_31, C0=>'X', D0=>uDvi_U_gen_req_VCC, 
                FCI=>uForth_cpu1_r_cry_30, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>open, F1=>uForth_cpu1_r_s_32, Q1=>open, 
                F0=>uForth_cpu1_r_s_31, Q0=>open);
    uForth_cpu1_SLICE_206I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"0000", INIT1_INITVAL=>X"66aa")
      port map (M1=>'X', A1=>uForth_cpu1_sp1f_0, B1=>uForth_cpu1_un1_spoppf_4, 
                C1=>'X', D1=>uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', FCI=>'X', M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', FCO=>uForth_cpu1_un1_sp1_cry_0, F1=>open, 
                Q1=>open, F0=>open, Q0=>open);
    uForth_cpu1_SLICE_207I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   INIT0_INITVAL=>X"66aa", INIT1_INITVAL=>X"66aa", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>uForth_cpu1_sp1f_2, B1=>uForth_cpu1_un1_spoppf_3, 
                C1=>'X', D1=>uDvi_U_gen_req_VCC, DI1=>uForth_cpu1_sp1_2, 
                DI0=>uForth_cpu1_sp1_1, A0=>uForth_cpu1_sp1f_1, 
                B0=>uForth_cpu1_un1_spoppf_3, C0=>'X', D0=>uDvi_U_gen_req_VCC, 
                FCI=>uForth_cpu1_un1_sp1_cry_0, M0=>'X', CE=>'X', CLK=>Clk50, 
                LSR=>SRst, FCO=>uForth_cpu1_un1_sp1_cry_2, 
                F1=>uForth_cpu1_sp1_2, Q1=>uForth_cpu1_sp1f_2, 
                F0=>uForth_cpu1_sp1_1, Q0=>uForth_cpu1_sp1f_1);
    uForth_cpu1_SLICE_208I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   INIT0_INITVAL=>X"66aa", INIT1_INITVAL=>X"66aa", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>uForth_cpu1_sp1f_4, B1=>uForth_cpu1_un1_spoppf_3, 
                C1=>'X', D1=>uDvi_U_gen_req_VCC, DI1=>uForth_cpu1_sp1_4, 
                DI0=>uForth_cpu1_sp1_3, A0=>uForth_cpu1_sp1f_3, 
                B0=>uForth_cpu1_un1_spoppf_3, C0=>'X', D0=>uDvi_U_gen_req_VCC, 
                FCI=>uForth_cpu1_un1_sp1_cry_2, M0=>'X', CE=>'X', CLK=>Clk50, 
                LSR=>SRst, FCO=>open, F1=>uForth_cpu1_sp1_4, 
                Q1=>uForth_cpu1_sp1f_4, F0=>uForth_cpu1_sp1_3, 
                Q0=>uForth_cpu1_sp1f_3);
    uForth_cpu1_SLICE_209I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"0000", INIT1_INITVAL=>X"66aa")
      port map (M1=>'X', A1=>uForth_cpu1_rp1f_0, B1=>uForth_cpu1_un1_rpoppf_4, 
                C1=>'X', D1=>uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', FCI=>'X', M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', FCO=>uForth_cpu1_un1_rp1_cry_0, F1=>open, 
                Q1=>open, F0=>open, Q0=>open);
    uForth_cpu1_SLICE_210I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   INIT0_INITVAL=>X"66aa", INIT1_INITVAL=>X"66aa", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>uForth_cpu1_rp1f_2, B1=>uForth_cpu1_un1_rpoppf_3, 
                C1=>'X', D1=>uDvi_U_gen_req_VCC, DI1=>uForth_cpu1_rp1_2, 
                DI0=>uForth_cpu1_rp1_1, A0=>uForth_cpu1_rp1f_1, 
                B0=>uForth_cpu1_un1_rpoppf_3, C0=>'X', D0=>uDvi_U_gen_req_VCC, 
                FCI=>uForth_cpu1_un1_rp1_cry_0, M0=>'X', CE=>'X', CLK=>Clk50, 
                LSR=>SRst, FCO=>uForth_cpu1_un1_rp1_cry_2, 
                F1=>uForth_cpu1_rp1_2, Q1=>uForth_cpu1_rp1f_2, 
                F0=>uForth_cpu1_rp1_1, Q0=>uForth_cpu1_rp1f_1);
    uForth_cpu1_SLICE_211I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   INIT0_INITVAL=>X"66CC", INIT1_INITVAL=>X"66CC", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>uForth_cpu1_un1_rpoppf_3, B1=>uForth_cpu1_rp1f_4, 
                C1=>'X', D1=>uDvi_U_gen_req_VCC, DI1=>uForth_cpu1_rp1_4, 
                DI0=>uForth_cpu1_rp1_3, A0=>uForth_cpu1_un1_rpoppf_3, 
                B0=>uForth_cpu1_rp1f_3, C0=>'X', D0=>uDvi_U_gen_req_VCC, 
                FCI=>uForth_cpu1_un1_rp1_cry_2, M0=>'X', CE=>'X', CLK=>Clk50, 
                LSR=>SRst, FCO=>open, F1=>uForth_cpu1_rp1_4, 
                Q1=>uForth_cpu1_rp1f_4, F0=>uForth_cpu1_rp1_3, 
                Q0=>uForth_cpu1_rp1f_3);
    uForth_cpu1_SLICE_212I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"0000", INIT1_INITVAL=>X"630C")
      port map (M1=>'X', A1=>uForth_cpu1_spopp_1, B1=>uForth_cpu1_sp_0, 
                C1=>uForth_cpu1_N_72, D1=>uDvi_U_gen_req_VCC, DI1=>'X', 
                DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', FCI=>'X', 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                FCO=>uForth_cpu1_un1_sp_cry_0, F1=>open, Q1=>open, F0=>open, 
                Q0=>open);
    uForth_cpu1_SLICE_213I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   INIT0_INITVAL=>X"7878", INIT1_INITVAL=>X"7878", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>uForth_cpu1_spopp_1, B1=>uForth_cpu1_N_72, 
                C1=>uForth_cpu1_sp_2, D1=>'X', DI1=>uForth_cpu1_un1_sp_2, 
                DI0=>uForth_cpu1_un1_sp_1, A0=>uForth_cpu1_spopp_1, 
                B0=>uForth_cpu1_N_72, C0=>uForth_cpu1_sp_1, D0=>'X', 
                FCI=>uForth_cpu1_un1_sp_cry_0, M0=>'X', CE=>'X', CLK=>Clk50, 
                LSR=>SRst, FCO=>uForth_cpu1_un1_sp_cry_2, 
                F1=>uForth_cpu1_un1_sp_2, Q1=>uForth_cpu1_sp_2, 
                F0=>uForth_cpu1_un1_sp_1, Q0=>uForth_cpu1_sp_1);
    uForth_cpu1_SLICE_214I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   INIT0_INITVAL=>X"7878", INIT1_INITVAL=>X"6C6C", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>uForth_cpu1_spopp_1, B1=>uForth_cpu1_sp_4, 
                C1=>uForth_cpu1_N_72, D1=>'X', DI1=>uForth_cpu1_un1_sp_4, 
                DI0=>uForth_cpu1_un1_sp_3, A0=>uForth_cpu1_spopp_1, 
                B0=>uForth_cpu1_N_72, C0=>uForth_cpu1_sp_3, D0=>'X', 
                FCI=>uForth_cpu1_un1_sp_cry_2, M0=>'X', CE=>'X', CLK=>Clk50, 
                LSR=>SRst, FCO=>open, F1=>uForth_cpu1_un1_sp_4, 
                Q1=>uForth_cpu1_sp_4, F0=>uForth_cpu1_un1_sp_3, 
                Q0=>uForth_cpu1_sp_3);
    uForth_cpu1_SLICE_215I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"0000", INIT1_INITVAL=>X"560a")
      port map (M1=>'X', A1=>uForth_cpu1_rp_0, B1=>uForth_cpu1_rpopp_2, 
                C1=>uForth_cpu1_rpush, D1=>uDvi_U_gen_req_VCC, DI1=>'X', 
                DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', FCI=>'X', 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                FCO=>uForth_cpu1_un1_rp_cry_0, F1=>open, Q1=>open, F0=>open, 
                Q0=>open);
    uForth_cpu1_SLICE_216I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   INIT0_INITVAL=>X"a60a", INIT1_INITVAL=>X"a60a", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>uForth_cpu1_rp_2, B1=>uForth_cpu1_rpopp_2, 
                C1=>uForth_cpu1_rpush, D1=>uDvi_U_gen_req_VCC, 
                DI1=>uForth_cpu1_un1_rp_2, DI0=>uForth_cpu1_un1_rp_1, 
                A0=>uForth_cpu1_rp_1, B0=>uForth_cpu1_rpopp_2, 
                C0=>uForth_cpu1_rpush, D0=>uDvi_U_gen_req_VCC, 
                FCI=>uForth_cpu1_un1_rp_cry_0, M0=>'X', CE=>'X', CLK=>Clk50, 
                LSR=>SRst, FCO=>uForth_cpu1_un1_rp_cry_2, 
                F1=>uForth_cpu1_un1_rp_2, Q1=>uForth_cpu1_rp_2, 
                F0=>uForth_cpu1_un1_rp_1, Q0=>uForth_cpu1_rp_1);
    uForth_cpu1_SLICE_217I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   INIT0_INITVAL=>X"C60C", INIT1_INITVAL=>X"C60C", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>uForth_cpu1_rpopp_2, B1=>uForth_cpu1_rp_4, 
                C1=>uForth_cpu1_rpush, D1=>uDvi_U_gen_req_VCC, 
                DI1=>uForth_cpu1_un1_rp_4, DI0=>uForth_cpu1_un1_rp_3, 
                A0=>uForth_cpu1_rpopp_2, B0=>uForth_cpu1_rp_3, 
                C0=>uForth_cpu1_rpush, D0=>uDvi_U_gen_req_VCC, 
                FCI=>uForth_cpu1_un1_rp_cry_2, M0=>'X', CE=>'X', CLK=>Clk50, 
                LSR=>SRst, FCO=>open, F1=>uForth_cpu1_un1_rp_4, 
                Q1=>uForth_cpu1_rp_4, F0=>uForth_cpu1_un1_rp_3, 
                Q0=>uForth_cpu1_rp_3);
    uForth_cpu1_SLICE_218I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"0000", INIT1_INITVAL=>X"7878")
      port map (M1=>'X', A1=>uForth_cpu1_s_stackrx_0, 
                B1=>uForth_cpu1_s_stackror, C1=>uForth_cpu_data_o_0, D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>'X', 
                FCI=>'X', M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                FCO=>uForth_cpu1_un4_sum_cry_0, F1=>open, Q1=>open, F0=>open, 
                Q0=>open);
    uForth_cpu1_SLICE_219I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"7878", INIT1_INITVAL=>X"7878")
      port map (M1=>'X', A1=>uForth_cpu1_s_stackrx_2, 
                B1=>uForth_cpu1_s_stackror, C1=>uForth_cpu_data_o_2, D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>uForth_cpu1_s_stackrx_1, 
                B0=>uForth_cpu1_s_stackror, C0=>uForth_cpu_data_o_1, D0=>'X', 
                FCI=>uForth_cpu1_un4_sum_cry_0, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uForth_cpu1_un4_sum_cry_2, 
                F1=>uForth_cpu1_un4_sum_cry_1_0_S1, Q1=>open, 
                F0=>uForth_cpu1_un4_sum_1, Q0=>open);
    uForth_cpu1_SLICE_220I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"7878", INIT1_INITVAL=>X"7878")
      port map (M1=>'X', A1=>uForth_cpu1_s_stackror, 
                B1=>uForth_cpu1_s_stackrx_4, C1=>uForth_cpu_data_o_4, D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>uForth_cpu1_s_stackror, 
                B0=>uForth_cpu1_s_stackrx_3, C0=>uForth_cpu_data_o_3, D0=>'X', 
                FCI=>uForth_cpu1_un4_sum_cry_2, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uForth_cpu1_un4_sum_cry_4, 
                F1=>uForth_cpu1_un4_sum_cry_3_0_S1, Q1=>open, 
                F0=>uForth_cpu1_un4_sum_cry_3_0_S0, Q0=>open);
    uForth_cpu1_SLICE_221I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"7878", INIT1_INITVAL=>X"7878")
      port map (M1=>'X', A1=>uForth_cpu1_s_stackrx_6, 
                B1=>uForth_cpu1_s_stackror, C1=>uForth_cpu_data_o_6, D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>uForth_cpu1_s_stackrx_5, 
                B0=>uForth_cpu1_s_stackror, C0=>uForth_cpu_data_o_5, D0=>'X', 
                FCI=>uForth_cpu1_un4_sum_cry_4, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uForth_cpu1_un4_sum_cry_6, 
                F1=>uForth_cpu1_un4_sum_cry_5_0_S1, Q1=>open, 
                F0=>uForth_cpu1_un4_sum_cry_5_0_S0, Q0=>open);
    uForth_cpu1_SLICE_222I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"7878", INIT1_INITVAL=>X"7878")
      port map (M1=>'X', A1=>uForth_cpu1_s_stackrx_8, 
                B1=>uForth_cpu1_s_stackror, C1=>uForth_cpu_data_o_8, D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>uForth_cpu1_s_stackrx_7, 
                B0=>uForth_cpu1_s_stackror, C0=>uForth_cpu_data_o_7, D0=>'X', 
                FCI=>uForth_cpu1_un4_sum_cry_6, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uForth_cpu1_un4_sum_cry_8, 
                F1=>uForth_cpu1_un4_sum_cry_7_0_S1, Q1=>open, 
                F0=>uForth_cpu1_un4_sum_cry_7_0_S0, Q0=>open);
    uForth_cpu1_SLICE_223I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"7878", INIT1_INITVAL=>X"7878")
      port map (M1=>'X', A1=>uForth_cpu1_s_stackrx_10, 
                B1=>uForth_cpu1_s_stackror, C1=>uForth_cpu_data_o_10, D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>uForth_cpu1_s_stackrx_9, 
                B0=>uForth_cpu1_s_stackror, C0=>uForth_cpu_data_o_9, D0=>'X', 
                FCI=>uForth_cpu1_un4_sum_cry_8, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uForth_cpu1_un4_sum_cry_10, 
                F1=>uForth_cpu1_un4_sum_cry_9_0_S1, Q1=>open, 
                F0=>uForth_cpu1_un4_sum_cry_9_0_S0, Q0=>open);
    uForth_cpu1_SLICE_224I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"7878", INIT1_INITVAL=>X"7878")
      port map (M1=>'X', A1=>uForth_cpu1_s_stackrx_12, 
                B1=>uForth_cpu1_s_stackror, C1=>uForth_cpu_data_o_12, D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>uForth_cpu1_s_stackrx_11, 
                B0=>uForth_cpu1_s_stackror, C0=>uForth_cpu_data_o_11, D0=>'X', 
                FCI=>uForth_cpu1_un4_sum_cry_10, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uForth_cpu1_un4_sum_cry_12, 
                F1=>uForth_cpu1_un4_sum_cry_11_0_S1, Q1=>open, 
                F0=>uForth_cpu1_un4_sum_cry_11_0_S0, Q0=>open);
    uForth_cpu1_SLICE_225I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"7878", INIT1_INITVAL=>X"7878")
      port map (M1=>'X', A1=>uForth_cpu1_s_stackrx_14, 
                B1=>uForth_cpu1_s_stackror, C1=>uForth_cpu_data_o_14, D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>uForth_cpu1_s_stackrx_13, 
                B0=>uForth_cpu1_s_stackror, C0=>uForth_cpu_data_o_13, D0=>'X', 
                FCI=>uForth_cpu1_un4_sum_cry_12, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uForth_cpu1_un4_sum_cry_14, 
                F1=>uForth_cpu1_un4_sum_cry_13_0_S1, Q1=>open, 
                F0=>uForth_cpu1_un4_sum_cry_13_0_S0, Q0=>open);
    uForth_cpu1_SLICE_226I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"7878", INIT1_INITVAL=>X"7878")
      port map (M1=>'X', A1=>uForth_cpu1_s_stackrx_16, 
                B1=>uForth_cpu1_s_stackror, C1=>uForth_cpu_data_o_16, D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>uForth_cpu1_s_stackrx_15, 
                B0=>uForth_cpu1_s_stackror, C0=>uForth_cpu_data_o_15, D0=>'X', 
                FCI=>uForth_cpu1_un4_sum_cry_14, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uForth_cpu1_un4_sum_cry_16, 
                F1=>uForth_cpu1_un4_sum_cry_15_0_S1, Q1=>open, 
                F0=>uForth_cpu1_un4_sum_cry_15_0_S0, Q0=>open);
    uForth_cpu1_SLICE_227I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"7878", INIT1_INITVAL=>X"7878")
      port map (M1=>'X', A1=>uForth_cpu1_s_stackrx_18, 
                B1=>uForth_cpu1_s_stackror, C1=>uForth_cpu_data_o_18, D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>uForth_cpu1_s_stackrx_17, 
                B0=>uForth_cpu1_s_stackror, C0=>uForth_cpu_data_o_17, D0=>'X', 
                FCI=>uForth_cpu1_un4_sum_cry_16, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uForth_cpu1_un4_sum_cry_18, 
                F1=>uForth_cpu1_un4_sum_cry_17_0_S1, Q1=>open, 
                F0=>uForth_cpu1_un4_sum_cry_17_0_S0, Q0=>open);
    uForth_cpu1_SLICE_228I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"7878", INIT1_INITVAL=>X"7878")
      port map (M1=>'X', A1=>uForth_cpu1_s_stackrx_20, 
                B1=>uForth_cpu1_s_stackror, C1=>uForth_cpu_data_o_20, D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>uForth_cpu1_s_stackrx_19, 
                B0=>uForth_cpu1_s_stackror, C0=>uForth_cpu_data_o_19, D0=>'X', 
                FCI=>uForth_cpu1_un4_sum_cry_18, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uForth_cpu1_un4_sum_cry_20, 
                F1=>uForth_cpu1_un4_sum_cry_19_0_S1, Q1=>open, 
                F0=>uForth_cpu1_un4_sum_cry_19_0_S0, Q0=>open);
    uForth_cpu1_SLICE_229I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"7878", INIT1_INITVAL=>X"7878")
      port map (M1=>'X', A1=>uForth_cpu1_s_stackrx_22, 
                B1=>uForth_cpu1_s_stackror, C1=>uForth_cpu_data_o_22, D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>uForth_cpu1_s_stackrx_21, 
                B0=>uForth_cpu1_s_stackror, C0=>uForth_cpu_data_o_21, D0=>'X', 
                FCI=>uForth_cpu1_un4_sum_cry_20, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uForth_cpu1_un4_sum_cry_22, 
                F1=>uForth_cpu1_un4_sum_cry_21_0_S1, Q1=>open, 
                F0=>uForth_cpu1_un4_sum_cry_21_0_S0, Q0=>open);
    uForth_cpu1_SLICE_230I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"7878", INIT1_INITVAL=>X"7878")
      port map (M1=>'X', A1=>uForth_cpu1_s_stackrx_24, 
                B1=>uForth_cpu1_s_stackror, C1=>uForth_cpu_data_o_24, D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>uForth_cpu1_s_stackrx_23, 
                B0=>uForth_cpu1_s_stackror, C0=>uForth_cpu_data_o_23, D0=>'X', 
                FCI=>uForth_cpu1_un4_sum_cry_22, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uForth_cpu1_un4_sum_cry_24, 
                F1=>uForth_cpu1_un4_sum_cry_23_0_S1, Q1=>open, 
                F0=>uForth_cpu1_un4_sum_cry_23_0_S0, Q0=>open);
    uForth_cpu1_SLICE_231I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"7878", INIT1_INITVAL=>X"7878")
      port map (M1=>'X', A1=>uForth_cpu1_s_stackrx_26, 
                B1=>uForth_cpu1_s_stackror, C1=>uForth_cpu_data_o_26, D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>uForth_cpu1_s_stackrx_25, 
                B0=>uForth_cpu1_s_stackror, C0=>uForth_cpu_data_o_25, D0=>'X', 
                FCI=>uForth_cpu1_un4_sum_cry_24, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uForth_cpu1_un4_sum_cry_26, 
                F1=>uForth_cpu1_un4_sum_cry_25_0_S1, Q1=>open, 
                F0=>uForth_cpu1_un4_sum_cry_25_0_S0, Q0=>open);
    uForth_cpu1_SLICE_232I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"7878", INIT1_INITVAL=>X"7878")
      port map (M1=>'X', A1=>uForth_cpu1_s_stackrx_28, 
                B1=>uForth_cpu1_s_stackror, C1=>uForth_cpu_data_o_28, D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>uForth_cpu1_s_stackrx_27, 
                B0=>uForth_cpu1_s_stackror, C0=>uForth_cpu_data_o_27, D0=>'X', 
                FCI=>uForth_cpu1_un4_sum_cry_26, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uForth_cpu1_un4_sum_cry_28, 
                F1=>uForth_cpu1_un4_sum_28, Q1=>open, 
                F0=>uForth_cpu1_un4_sum_cry_27_0_S0, Q0=>open);
    uForth_cpu1_SLICE_233I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"7878", INIT1_INITVAL=>X"7878")
      port map (M1=>'X', A1=>uForth_cpu1_s_stackrx_30, 
                B1=>uForth_cpu1_s_stackror, C1=>uForth_cpu_data_o_30, D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>uForth_cpu1_s_stackrx_29, 
                B0=>uForth_cpu1_s_stackror, C0=>uForth_cpu_data_o_29, D0=>'X', 
                FCI=>uForth_cpu1_un4_sum_cry_28, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uForth_cpu1_un4_sum_cry_30, 
                F1=>uForth_cpu1_un4_sum_cry_29_0_S1, Q1=>open, 
                F0=>uForth_cpu1_un4_sum_cry_29_0_S0, Q0=>open);
    uForth_cpu1_SLICE_234I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"7878", INIT1_INITVAL=>X"0000")
      port map (M1=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>'X', A0=>uForth_cpu1_s_stackrx_31, 
                B0=>uForth_cpu1_s_stackror, C0=>uForth_cpu_data_o_31, D0=>'X', 
                FCI=>uForth_cpu1_un4_sum_cry_30, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>open, F1=>uForth_cpu1_un4_sum_cry_31, Q1=>open, 
                F0=>uForth_cpu1_un4_sum_cry_31_0_S0, Q0=>open);
    uForth_cpu1_SLICE_235I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"00AA", INIT1_INITVAL=>X"AA00")
      port map (M1=>'X', A1=>uForth_p_0, B1=>'X', C1=>'X', 
                D1=>uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_un1_p_sel_2_i, B0=>'X', C0=>'X', 
                D0=>uDvi_U_gen_req_VCC, FCI=>'X', M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uForth_cpu1_un1_p_cry_0, F1=>uForth_cpu1_N_621, 
                Q1=>open, F0=>open, Q0=>open);
    uForth_cpu1_SLICE_236I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"CC00", INIT1_INITVAL=>X"CC00")
      port map (M1=>'X', A1=>'X', B1=>uForth_p_2, C1=>'X', 
                D1=>uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>uForth_cpu1_p_1, C0=>'X', D0=>uDvi_U_gen_req_VCC, 
                FCI=>uForth_cpu1_un1_p_cry_0, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uForth_cpu1_un1_p_cry_2, F1=>uForth_cpu1_N_623, 
                Q1=>open, F0=>uForth_cpu1_N_622, Q0=>open);
    uForth_cpu1_SLICE_237I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"CC00", INIT1_INITVAL=>X"AA00")
      port map (M1=>'X', A1=>uForth_p_4, B1=>'X', C1=>'X', 
                D1=>uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>uForth_cpu1_p_3, C0=>'X', D0=>uDvi_U_gen_req_VCC, 
                FCI=>uForth_cpu1_un1_p_cry_2, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uForth_cpu1_un1_p_cry_4, F1=>uForth_cpu1_N_625, 
                Q1=>open, F0=>uForth_cpu1_N_624, Q0=>open);
    uForth_cpu1_SLICE_238I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"CC00", INIT1_INITVAL=>X"AA00")
      port map (M1=>'X', A1=>uForth_cpu1_p_6, B1=>'X', C1=>'X', 
                D1=>uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>uForth_cpu1_p_5, C0=>'X', D0=>uDvi_U_gen_req_VCC, 
                FCI=>uForth_cpu1_un1_p_cry_4, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uForth_cpu1_un1_p_cry_6, F1=>uForth_cpu1_N_627, 
                Q1=>open, F0=>uForth_cpu1_N_626, Q0=>open);
    uForth_cpu1_SLICE_239I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"AA00", INIT1_INITVAL=>X"CC00")
      port map (M1=>'X', A1=>'X', B1=>uForth_cpu1_p_8, C1=>'X', 
                D1=>uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_p_7, B0=>'X', C0=>'X', D0=>uDvi_U_gen_req_VCC, 
                FCI=>uForth_cpu1_un1_p_cry_6, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uForth_cpu1_un1_p_cry_8, F1=>uForth_cpu1_N_629, 
                Q1=>open, F0=>uForth_cpu1_N_628, Q0=>open);
    uForth_cpu1_SLICE_240I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"AA00", INIT1_INITVAL=>X"CC00")
      port map (M1=>'X', A1=>'X', B1=>uForth_cpu1_p_10, C1=>'X', 
                D1=>uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_p_9, B0=>'X', C0=>'X', D0=>uDvi_U_gen_req_VCC, 
                FCI=>uForth_cpu1_un1_p_cry_8, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uForth_cpu1_un1_p_cry_10, F1=>uForth_cpu1_N_631, 
                Q1=>open, F0=>uForth_cpu1_N_630, Q0=>open);
    uForth_cpu1_SLICE_241I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"AA00", INIT1_INITVAL=>X"AA00")
      port map (M1=>'X', A1=>uForth_cpu1_p_12, B1=>'X', C1=>'X', 
                D1=>uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_p_11, B0=>'X', C0=>'X', D0=>uDvi_U_gen_req_VCC, 
                FCI=>uForth_cpu1_un1_p_cry_10, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uForth_cpu1_un1_p_cry_12, F1=>uForth_cpu1_N_633, 
                Q1=>open, F0=>uForth_cpu1_N_632, Q0=>open);
    uForth_cpu1_SLICE_242I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"AA00", INIT1_INITVAL=>X"CC00")
      port map (M1=>'X', A1=>'X', B1=>uForth_cpu1_p_14, C1=>'X', 
                D1=>uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_p_13, B0=>'X', C0=>'X', D0=>uDvi_U_gen_req_VCC, 
                FCI=>uForth_cpu1_un1_p_cry_12, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uForth_cpu1_un1_p_cry_14, F1=>uForth_cpu1_N_635, 
                Q1=>open, F0=>uForth_cpu1_N_634, Q0=>open);
    uForth_cpu1_SLICE_243I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"AA00", INIT1_INITVAL=>X"AA00")
      port map (M1=>'X', A1=>uForth_cpu1_p_16, B1=>'X', C1=>'X', 
                D1=>uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_p_15, B0=>'X', C0=>'X', D0=>uDvi_U_gen_req_VCC, 
                FCI=>uForth_cpu1_un1_p_cry_14, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uForth_cpu1_un1_p_cry_16, F1=>uForth_cpu1_N_637, 
                Q1=>open, F0=>uForth_cpu1_N_636, Q0=>open);
    uForth_cpu1_SLICE_244I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"AA00", INIT1_INITVAL=>X"AA00")
      port map (M1=>'X', A1=>uForth_cpu1_p_18, B1=>'X', C1=>'X', 
                D1=>uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_p_17, B0=>'X', C0=>'X', D0=>uDvi_U_gen_req_VCC, 
                FCI=>uForth_cpu1_un1_p_cry_16, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uForth_cpu1_un1_p_cry_18, F1=>uForth_cpu1_N_639, 
                Q1=>open, F0=>uForth_cpu1_N_638, Q0=>open);
    uForth_cpu1_SLICE_245I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"CC00", INIT1_INITVAL=>X"AA00")
      port map (M1=>'X', A1=>uForth_cpu1_p_20, B1=>'X', C1=>'X', 
                D1=>uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>uForth_cpu1_p_19, C0=>'X', D0=>uDvi_U_gen_req_VCC, 
                FCI=>uForth_cpu1_un1_p_cry_18, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uForth_cpu1_un1_p_cry_20, F1=>uForth_cpu1_N_641, 
                Q1=>open, F0=>uForth_cpu1_N_640, Q0=>open);
    uForth_cpu1_SLICE_246I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"AA00", INIT1_INITVAL=>X"AA00")
      port map (M1=>'X', A1=>uForth_cpu1_p_22, B1=>'X', C1=>'X', 
                D1=>uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_p_21, B0=>'X', C0=>'X', D0=>uDvi_U_gen_req_VCC, 
                FCI=>uForth_cpu1_un1_p_cry_20, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uForth_cpu1_un1_p_cry_22, F1=>uForth_cpu1_N_643, 
                Q1=>open, F0=>uForth_cpu1_N_642, Q0=>open);
    uForth_cpu1_SLICE_247I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"AA00", INIT1_INITVAL=>X"AA00")
      port map (M1=>'X', A1=>uForth_cpu1_p_24, B1=>'X', C1=>'X', 
                D1=>uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_p_23, B0=>'X', C0=>'X', D0=>uDvi_U_gen_req_VCC, 
                FCI=>uForth_cpu1_un1_p_cry_22, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uForth_cpu1_un1_p_cry_24, F1=>uForth_cpu1_N_645, 
                Q1=>open, F0=>uForth_cpu1_N_644, Q0=>open);
    uForth_cpu1_SLICE_248I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"CC00", INIT1_INITVAL=>X"AA00")
      port map (M1=>'X', A1=>uForth_cpu1_p_26, B1=>'X', C1=>'X', 
                D1=>uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>uForth_cpu1_p_25, C0=>'X', D0=>uDvi_U_gen_req_VCC, 
                FCI=>uForth_cpu1_un1_p_cry_24, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uForth_cpu1_un1_p_cry_26, F1=>uForth_cpu1_N_647, 
                Q1=>open, F0=>uForth_cpu1_N_646, Q0=>open);
    uForth_cpu1_SLICE_249I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"CC00", INIT1_INITVAL=>X"AA00")
      port map (M1=>'X', A1=>uForth_p_28, B1=>'X', C1=>'X', 
                D1=>uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>uForth_cpu1_p_27, C0=>'X', D0=>uDvi_U_gen_req_VCC, 
                FCI=>uForth_cpu1_un1_p_cry_26, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uForth_cpu1_un1_p_cry_28, F1=>uForth_cpu1_N_649, 
                Q1=>open, F0=>uForth_cpu1_N_648, Q0=>open);
    uForth_cpu1_SLICE_250I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"CC00", INIT1_INITVAL=>X"AA00")
      port map (M1=>'X', A1=>uForth_cpu1_p_30, B1=>'X', C1=>'X', 
                D1=>uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>uForth_cpu1_p_29, C0=>'X', D0=>uDvi_U_gen_req_VCC, 
                FCI=>uForth_cpu1_un1_p_cry_28, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uForth_cpu1_un1_p_cry_30, F1=>uForth_cpu1_N_651, 
                Q1=>open, F0=>uForth_cpu1_N_650, Q0=>open);
    uForth_cpu1_SLICE_251I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"AA00", INIT1_INITVAL=>X"0000")
      port map (M1=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>'X', A0=>uForth_p_31, B0=>'X', C0=>'X', 
                D0=>uDvi_U_gen_req_VCC, FCI=>uForth_cpu1_un1_p_cry_30, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', FCO=>open, F1=>open, Q1=>open, 
                F0=>uForth_cpu1_N_652, Q0=>open);
    uForth_cpu1_SLICE_252I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"0000", INIT1_INITVAL=>X"66aa")
      port map (M1=>'X', A1=>uForth_cpu1_un1_t_2, 
                B1=>uForth_cpu1_un1_s_stack_31, C1=>'X', 
                D1=>uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>'X', D0=>'X', FCI=>'X', M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uForth_cpu1_un1_t_2_cry_0, F1=>open, Q1=>open, 
                F0=>open, Q0=>open);
    uForth_cpu1_SLICE_253I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"b1e4", INIT1_INITVAL=>X"b1e4")
      port map (M1=>'X', A1=>uForth_cpu1_un1_a_in_0_sqmuxa, 
                B1=>uForth_cpu1_s_stack_2, C1=>uForth_a_2, 
                D1=>uForth_cpu_data_o_2, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_un1_a_in_0_sqmuxa, B0=>uForth_cpu1_s_stack_1, 
                C0=>uForth_cpu1_a_1, D0=>uForth_cpu_data_o_1, 
                FCI=>uForth_cpu1_un1_t_2_cry_0, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uForth_cpu1_un1_t_2_cry_2, 
                F1=>uForth_cpu1_un1_t_2_cry_1_0_S1, Q1=>open, 
                F0=>uForth_cpu1_un1_t_2_cry_1_0_S0, Q0=>open);
    uForth_cpu1_SLICE_254I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"b1e4", INIT1_INITVAL=>X"b1e4")
      port map (M1=>'X', A1=>uForth_cpu1_un1_a_in_0_sqmuxa, 
                B1=>uForth_cpu1_s_stack_4, C1=>uForth_a_4, 
                D1=>uForth_cpu_data_o_4, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_un1_a_in_0_sqmuxa, B0=>uForth_cpu1_s_stack_3, 
                C0=>uForth_cpu1_a_3, D0=>uForth_cpu_data_o_3, 
                FCI=>uForth_cpu1_un1_t_2_cry_2, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uForth_cpu1_un1_t_2_cry_4, 
                F1=>uForth_cpu1_un1_t_2_cry_3_0_S1, Q1=>open, 
                F0=>uForth_cpu1_un1_t_2_cry_3_0_S0, Q0=>open);
    uForth_cpu1_SLICE_255I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"D1E2", INIT1_INITVAL=>X"B1E4")
      port map (M1=>'X', A1=>uForth_cpu1_un1_a_in_0_sqmuxa, 
                B1=>uForth_cpu1_s_stack_6, C1=>uForth_cpu1_a_6, 
                D1=>uForth_cpu_data_o_6, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_s_stack_5, B0=>uForth_cpu1_un1_a_in_0_sqmuxa, 
                C0=>uForth_cpu1_a_5, D0=>uForth_cpu_data_o_5, 
                FCI=>uForth_cpu1_un1_t_2_cry_4, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uForth_cpu1_un1_t_2_cry_6, 
                F1=>uForth_cpu1_un1_t_2_cry_5_0_S1, Q1=>open, 
                F0=>uForth_cpu1_un1_t_2_cry_5_0_S0, Q0=>open);
    uForth_cpu1_SLICE_256I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"B1E4", INIT1_INITVAL=>X"D1E2")
      port map (M1=>'X', A1=>uForth_cpu1_s_stack_8, 
                B1=>uForth_cpu1_un1_a_in_0_sqmuxa, C1=>uForth_cpu1_a_8, 
                D1=>uForth_cpu_data_o_8, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_un1_a_in_0_sqmuxa, B0=>uForth_cpu1_s_stack_7, 
                C0=>uForth_cpu1_a_7, D0=>uForth_cpu_data_o_7, 
                FCI=>uForth_cpu1_un1_t_2_cry_6, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uForth_cpu1_un1_t_2_cry_8, 
                F1=>uForth_cpu1_un1_t_2_cry_7_0_S1, Q1=>open, 
                F0=>uForth_cpu1_un1_t_2_cry_7_0_S0, Q0=>open);
    uForth_cpu1_SLICE_257I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"D1E2", INIT1_INITVAL=>X"B1E4")
      port map (M1=>'X', A1=>uForth_cpu1_un1_a_in_0_sqmuxa, 
                B1=>uForth_cpu1_s_stack_10, C1=>uForth_cpu1_a_10, 
                D1=>uForth_cpu_data_o_10, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_s_stack_9, B0=>uForth_cpu1_un1_a_in_0_sqmuxa, 
                C0=>uForth_cpu1_a_9, D0=>uForth_cpu_data_o_9, 
                FCI=>uForth_cpu1_un1_t_2_cry_8, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uForth_cpu1_un1_t_2_cry_10, 
                F1=>uForth_cpu1_un1_t_2_cry_9_0_S1, Q1=>open, 
                F0=>uForth_cpu1_un1_t_2_cry_9_0_S0, Q0=>open);
    uForth_cpu1_SLICE_258I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"b1e4", INIT1_INITVAL=>X"b1e4")
      port map (M1=>'X', A1=>uForth_cpu1_un1_a_in_0_sqmuxa, 
                B1=>uForth_cpu1_s_stack_12, C1=>uForth_cpu1_a_12, 
                D1=>uForth_cpu_data_o_12, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_un1_a_in_0_sqmuxa, B0=>uForth_cpu1_s_stack_11, 
                C0=>uForth_cpu1_a_11, D0=>uForth_cpu_data_o_11, 
                FCI=>uForth_cpu1_un1_t_2_cry_10, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uForth_cpu1_un1_t_2_cry_12, 
                F1=>uForth_cpu1_un1_t_2_cry_11_0_S1, Q1=>open, 
                F0=>uForth_cpu1_un1_t_2_cry_11_0_S0, Q0=>open);
    uForth_cpu1_SLICE_259I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"D1E2", INIT1_INITVAL=>X"D1E2")
      port map (M1=>'X', A1=>uForth_cpu1_s_stack_14, 
                B1=>uForth_cpu1_un1_a_in_0_sqmuxa, C1=>uForth_cpu1_a_14, 
                D1=>uForth_cpu_data_o_14, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_s_stack_13, B0=>uForth_cpu1_un1_a_in_0_sqmuxa, 
                C0=>uForth_cpu1_a_13, D0=>uForth_cpu_data_o_13, 
                FCI=>uForth_cpu1_un1_t_2_cry_12, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uForth_cpu1_un1_t_2_cry_14, 
                F1=>uForth_cpu1_un1_t_2_cry_13_0_S1, Q1=>open, 
                F0=>uForth_cpu1_un1_t_2_cry_13_0_S0, Q0=>open);
    uForth_cpu1_SLICE_260I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"D1E2", INIT1_INITVAL=>X"D1E2")
      port map (M1=>'X', A1=>uForth_cpu1_s_stack_16, 
                B1=>uForth_cpu1_un1_a_in_0_sqmuxa, C1=>uForth_cpu1_a_16, 
                D1=>uForth_cpu_data_o_16, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_s_stack_15, B0=>uForth_cpu1_un1_a_in_0_sqmuxa, 
                C0=>uForth_cpu1_a_15, D0=>uForth_cpu_data_o_15, 
                FCI=>uForth_cpu1_un1_t_2_cry_14, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uForth_cpu1_un1_t_2_cry_16, 
                F1=>uForth_cpu1_un1_t_2_cry_15_0_S1, Q1=>open, 
                F0=>uForth_cpu1_un1_t_2_cry_15_0_S0, Q0=>open);
    uForth_cpu1_SLICE_261I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"b1e4", INIT1_INITVAL=>X"b1e4")
      port map (M1=>'X', A1=>uForth_cpu1_un1_a_in_0_sqmuxa, 
                B1=>uForth_cpu1_s_stack_18, C1=>uForth_cpu1_a_18, 
                D1=>uForth_cpu_data_o_18, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_un1_a_in_0_sqmuxa, B0=>uForth_cpu1_s_stack_17, 
                C0=>uForth_cpu1_a_17, D0=>uForth_cpu_data_o_17, 
                FCI=>uForth_cpu1_un1_t_2_cry_16, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uForth_cpu1_un1_t_2_cry_18, 
                F1=>uForth_cpu1_un1_t_2_cry_17_0_S1, Q1=>open, 
                F0=>uForth_cpu1_un1_t_2_cry_17_0_S0, Q0=>open);
    uForth_cpu1_SLICE_262I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"D1E2", INIT1_INITVAL=>X"D1E2")
      port map (M1=>'X', A1=>uForth_cpu1_s_stack_20, 
                B1=>uForth_cpu1_un1_a_in_0_sqmuxa, C1=>uForth_cpu1_a_20, 
                D1=>uForth_cpu_data_o_20, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_s_stack_19, B0=>uForth_cpu1_un1_a_in_0_sqmuxa, 
                C0=>uForth_cpu1_a_19, D0=>uForth_cpu_data_o_19, 
                FCI=>uForth_cpu1_un1_t_2_cry_18, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uForth_cpu1_un1_t_2_cry_20, 
                F1=>uForth_cpu1_un1_t_2_cry_19_0_S1, Q1=>open, 
                F0=>uForth_cpu1_un1_t_2_cry_19_0_S0, Q0=>open);
    uForth_cpu1_SLICE_263I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"D1E2", INIT1_INITVAL=>X"D1E2")
      port map (M1=>'X', A1=>uForth_cpu1_s_stack_22, 
                B1=>uForth_cpu1_un1_a_in_0_sqmuxa, C1=>uForth_cpu1_a_22, 
                D1=>uForth_cpu_data_o_22, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_s_stack_21, B0=>uForth_cpu1_un1_a_in_0_sqmuxa, 
                C0=>uForth_cpu1_a_21, D0=>uForth_cpu_data_o_21, 
                FCI=>uForth_cpu1_un1_t_2_cry_20, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uForth_cpu1_un1_t_2_cry_22, 
                F1=>uForth_cpu1_un1_t_2_cry_21_0_S1, Q1=>open, 
                F0=>uForth_cpu1_un1_t_2_cry_21_0_S0, Q0=>open);
    uForth_cpu1_SLICE_264I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"D1E2", INIT1_INITVAL=>X"D1E2")
      port map (M1=>'X', A1=>uForth_cpu1_s_stack_24, 
                B1=>uForth_cpu1_un1_a_in_0_sqmuxa, C1=>uForth_cpu1_a_24, 
                D1=>uForth_cpu_data_o_24, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_s_stack_23, B0=>uForth_cpu1_un1_a_in_0_sqmuxa, 
                C0=>uForth_cpu1_a_23, D0=>uForth_cpu_data_o_23, 
                FCI=>uForth_cpu1_un1_t_2_cry_22, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uForth_cpu1_un1_t_2_cry_24, 
                F1=>uForth_cpu1_un1_t_2_cry_23_0_S1, Q1=>open, 
                F0=>uForth_cpu1_un1_t_2_cry_23_0_S0, Q0=>open);
    uForth_cpu1_SLICE_265I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"D1E2", INIT1_INITVAL=>X"D1E2")
      port map (M1=>'X', A1=>uForth_cpu1_s_stack_26, 
                B1=>uForth_cpu1_un1_a_in_0_sqmuxa, C1=>uForth_cpu1_a_26, 
                D1=>uForth_cpu_data_o_26, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_s_stack_25, B0=>uForth_cpu1_un1_a_in_0_sqmuxa, 
                C0=>uForth_cpu1_a_25, D0=>uForth_cpu_data_o_25, 
                FCI=>uForth_cpu1_un1_t_2_cry_24, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uForth_cpu1_un1_t_2_cry_26, 
                F1=>uForth_cpu1_un1_t_2_cry_25_0_S1, Q1=>open, 
                F0=>uForth_cpu1_un1_t_2_cry_25_0_S0, Q0=>open);
    uForth_cpu1_SLICE_266I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"D1E2", INIT1_INITVAL=>X"D1E2")
      port map (M1=>'X', A1=>uForth_cpu1_s_stack_28, 
                B1=>uForth_cpu1_un1_a_in_0_sqmuxa, C1=>uForth_a_28, 
                D1=>uForth_cpu_data_o_28, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_s_stack_27, B0=>uForth_cpu1_un1_a_in_0_sqmuxa, 
                C0=>uForth_cpu1_a_27, D0=>uForth_cpu_data_o_27, 
                FCI=>uForth_cpu1_un1_t_2_cry_26, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uForth_cpu1_un1_t_2_cry_28, 
                F1=>uForth_cpu1_un1_t_2_cry_27_0_S1, Q1=>open, 
                F0=>uForth_cpu1_un1_t_2_cry_27_0_S0, Q0=>open);
    uForth_cpu1_SLICE_267I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"b1e4", INIT1_INITVAL=>X"b1e4")
      port map (M1=>'X', A1=>uForth_cpu1_un1_a_in_0_sqmuxa, 
                B1=>uForth_cpu1_s_stack_30, C1=>uForth_cpu1_a_30, 
                D1=>uForth_cpu_data_o_30, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_un1_a_in_0_sqmuxa, B0=>uForth_cpu1_s_stack_29, 
                C0=>uForth_cpu1_a_29, D0=>uForth_cpu_data_o_29, 
                FCI=>uForth_cpu1_un1_t_2_cry_28, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uForth_cpu1_un1_t_2_cry_30, 
                F1=>uForth_cpu1_un1_t_2_cry_29_0_S1, Q1=>open, 
                F0=>uForth_cpu1_un1_t_2_cry_29_0_S0, Q0=>open);
    uForth_cpu1_SLICE_268I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"B1E4", INIT1_INITVAL=>X"080C")
      port map (M1=>'X', A1=>uForth_cpu1_un1_a_in_0_sqmuxa_2_0, 
                B1=>uForth_cpu1_a_32, C1=>uForth_cpu1_un1_a_in_0_sqmuxa_a1, 
                D1=>uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_un1_a_in_0_sqmuxa, B0=>uForth_cpu1_s_stack_31, 
                C0=>uForth_a_31, D0=>uForth_cpu_data_o_31, 
                FCI=>uForth_cpu1_un1_t_2_cry_30, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>open, F1=>uForth_cpu1_un1_t_2_cry_31_0_S1, 
                Q1=>open, F0=>uForth_cpu1_un1_t_2_cry_31_0_S0, Q0=>open);
    uSeq_SLICE_269I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>X"00FF", 
                   INIT1_INITVAL=>X"CC00", REG1_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>uSeq_lCnt32_0, C1=>'X', 
                D1=>uDvi_U_gen_req_VCC, DI1=>uSeq_lCnt32_s_0, DI0=>'X', 
                A0=>'X', B0=>'X', C0=>'X', D0=>uDvi_U_gen_req_VCC, FCI=>'X', 
                M0=>'X', CE=>'X', CLK=>Clk50, LSR=>uPll_PllLock, 
                FCO=>uSeq_lCnt32_cry_0, F1=>uSeq_lCnt32_s_0, Q1=>uSeq_lCnt32_0, 
                F0=>open, Q0=>open);
    uSeq_SLICE_270I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>X"CC00", 
                   INIT1_INITVAL=>X"CC00", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>uSeq_lCnt32_2, C1=>'X', 
                D1=>uDvi_U_gen_req_VCC, DI1=>uSeq_lCnt32_s_2, 
                DI0=>uSeq_lCnt32_s_1, A0=>'X', B0=>uSeq_lCnt32_1, C0=>'X', 
                D0=>uDvi_U_gen_req_VCC, FCI=>uSeq_lCnt32_cry_0, M0=>'X', 
                CE=>'X', CLK=>Clk50, LSR=>uPll_PllLock, FCO=>uSeq_lCnt32_cry_2, 
                F1=>uSeq_lCnt32_s_2, Q1=>uSeq_lCnt32_2, F0=>uSeq_lCnt32_s_1, 
                Q0=>uSeq_lCnt32_1);
    uSeq_SLICE_271I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>X"CC00", 
                   INIT1_INITVAL=>X"AA00", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>uSeq_lCnt32_4, B1=>'X', C1=>'X', 
                D1=>uDvi_U_gen_req_VCC, DI1=>uSeq_lCnt32_s_4, 
                DI0=>uSeq_lCnt32_s_3, A0=>'X', B0=>uSeq_lCnt32_3, C0=>'X', 
                D0=>uDvi_U_gen_req_VCC, FCI=>uSeq_lCnt32_cry_2, M0=>'X', 
                CE=>'X', CLK=>Clk50, LSR=>uPll_PllLock, FCO=>uSeq_lCnt32_cry_4, 
                F1=>uSeq_lCnt32_s_4, Q1=>uSeq_lCnt32_4, F0=>uSeq_lCnt32_s_3, 
                Q0=>uSeq_lCnt32_3);
    uSeq_SLICE_272I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>X"AA00", 
                   INIT1_INITVAL=>X"CC00", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>uSeq_lCnt32_6, C1=>'X', 
                D1=>uDvi_U_gen_req_VCC, DI1=>uSeq_lCnt32_s_6, 
                DI0=>uSeq_lCnt32_s_5, A0=>uSeq_lCnt32_5, B0=>'X', C0=>'X', 
                D0=>uDvi_U_gen_req_VCC, FCI=>uSeq_lCnt32_cry_4, M0=>'X', 
                CE=>'X', CLK=>Clk50, LSR=>uPll_PllLock, FCO=>uSeq_lCnt32_cry_6, 
                F1=>uSeq_lCnt32_s_6, Q1=>uSeq_lCnt32_6, F0=>uSeq_lCnt32_s_5, 
                Q0=>uSeq_lCnt32_5);
    uSeq_SLICE_273I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>X"AA00", 
                   INIT1_INITVAL=>X"CC00", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>uSeq_lCnt32_8, C1=>'X', 
                D1=>uDvi_U_gen_req_VCC, DI1=>uSeq_lCnt32_s_8, 
                DI0=>uSeq_lCnt32_s_7, A0=>uSeq_lCnt32_7, B0=>'X', C0=>'X', 
                D0=>uDvi_U_gen_req_VCC, FCI=>uSeq_lCnt32_cry_6, M0=>'X', 
                CE=>'X', CLK=>Clk50, LSR=>uPll_PllLock, FCO=>uSeq_lCnt32_cry_8, 
                F1=>uSeq_lCnt32_s_8, Q1=>uSeq_lCnt32_8, F0=>uSeq_lCnt32_s_7, 
                Q0=>uSeq_lCnt32_7);
    uSeq_SLICE_274I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>X"CC00", 
                   INIT1_INITVAL=>X"AA00", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>uSeq_lCnt32_10, B1=>'X', C1=>'X', 
                D1=>uDvi_U_gen_req_VCC, DI1=>uSeq_lCnt32_s_10, 
                DI0=>uSeq_lCnt32_s_9, A0=>'X', B0=>uSeq_lCnt32_9, C0=>'X', 
                D0=>uDvi_U_gen_req_VCC, FCI=>uSeq_lCnt32_cry_8, M0=>'X', 
                CE=>'X', CLK=>Clk50, LSR=>uPll_PllLock, 
                FCO=>uSeq_lCnt32_cry_10, F1=>uSeq_lCnt32_s_10, 
                Q1=>uSeq_lCnt32_10, F0=>uSeq_lCnt32_s_9, Q0=>uSeq_lCnt32_9);
    uSeq_SLICE_275I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>X"AA00", 
                   INIT1_INITVAL=>X"CC00", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>uSeq_lCnt32_12, C1=>'X', 
                D1=>uDvi_U_gen_req_VCC, DI1=>uSeq_lCnt32_s_12, 
                DI0=>uSeq_lCnt32_s_11, A0=>uSeq_lCnt32_11, B0=>'X', C0=>'X', 
                D0=>uDvi_U_gen_req_VCC, FCI=>uSeq_lCnt32_cry_10, M0=>'X', 
                CE=>'X', CLK=>Clk50, LSR=>uPll_PllLock, 
                FCO=>uSeq_lCnt32_cry_12, F1=>uSeq_lCnt32_s_12, 
                Q1=>uSeq_lCnt32_12, F0=>uSeq_lCnt32_s_11, Q0=>uSeq_lCnt32_11);
    uSeq_SLICE_276I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>X"AA00", 
                   INIT1_INITVAL=>X"CC00", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>uSeq_lCnt32_14, C1=>'X', 
                D1=>uDvi_U_gen_req_VCC, DI1=>uSeq_lCnt32_s_14, 
                DI0=>uSeq_lCnt32_s_13, A0=>uSeq_lCnt32_13, B0=>'X', C0=>'X', 
                D0=>uDvi_U_gen_req_VCC, FCI=>uSeq_lCnt32_cry_12, M0=>'X', 
                CE=>'X', CLK=>Clk50, LSR=>uPll_PllLock, 
                FCO=>uSeq_lCnt32_cry_14, F1=>uSeq_lCnt32_s_14, 
                Q1=>uSeq_lCnt32_14, F0=>uSeq_lCnt32_s_13, Q0=>uSeq_lCnt32_13);
    uSeq_SLICE_277I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>X"CC00", 
                   INIT1_INITVAL=>X"AA00", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>uSeq_lCnt32_16, B1=>'X', C1=>'X', 
                D1=>uDvi_U_gen_req_VCC, DI1=>uSeq_lCnt32_s_16, 
                DI0=>uSeq_lCnt32_s_15, A0=>'X', B0=>uSeq_lCnt32_15, C0=>'X', 
                D0=>uDvi_U_gen_req_VCC, FCI=>uSeq_lCnt32_cry_14, M0=>'X', 
                CE=>'X', CLK=>Clk50, LSR=>uPll_PllLock, 
                FCO=>uSeq_lCnt32_cry_16, F1=>uSeq_lCnt32_s_16, 
                Q1=>uSeq_lCnt32_16, F0=>uSeq_lCnt32_s_15, Q0=>uSeq_lCnt32_15);
    uSeq_SLICE_278I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>X"CC00", 
                   INIT1_INITVAL=>X"CC00", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>uSeq_lCnt32_18, C1=>'X', 
                D1=>uDvi_U_gen_req_VCC, DI1=>uSeq_lCnt32_s_18, 
                DI0=>uSeq_lCnt32_s_17, A0=>'X', B0=>uSeq_lCnt32_17, C0=>'X', 
                D0=>uDvi_U_gen_req_VCC, FCI=>uSeq_lCnt32_cry_16, M0=>'X', 
                CE=>'X', CLK=>Clk50, LSR=>uPll_PllLock, 
                FCO=>uSeq_lCnt32_cry_18, F1=>uSeq_lCnt32_s_18, 
                Q1=>uSeq_lCnt32_18, F0=>uSeq_lCnt32_s_17, Q0=>uSeq_lCnt32_17);
    uSeq_SLICE_279I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>X"CC00", 
                   INIT1_INITVAL=>X"CC00", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>uSeq_lCnt32_20, C1=>'X', 
                D1=>uDvi_U_gen_req_VCC, DI1=>uSeq_lCnt32_s_20, 
                DI0=>uSeq_lCnt32_s_19, A0=>'X', B0=>uSeq_lCnt32_19, C0=>'X', 
                D0=>uDvi_U_gen_req_VCC, FCI=>uSeq_lCnt32_cry_18, M0=>'X', 
                CE=>'X', CLK=>Clk50, LSR=>uPll_PllLock, 
                FCO=>uSeq_lCnt32_cry_20, F1=>uSeq_lCnt32_s_20, 
                Q1=>uSeq_lCnt32_20, F0=>uSeq_lCnt32_s_19, Q0=>uSeq_lCnt32_19);
    uSeq_SLICE_280I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>X"CC00", 
                   INIT1_INITVAL=>X"AA00", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>uSeq_lCnt32_22, B1=>'X', C1=>'X', 
                D1=>uDvi_U_gen_req_VCC, DI1=>uSeq_lCnt32_s_22, 
                DI0=>uSeq_lCnt32_s_21, A0=>'X', B0=>uSeq_lCnt32_21, C0=>'X', 
                D0=>uDvi_U_gen_req_VCC, FCI=>uSeq_lCnt32_cry_20, M0=>'X', 
                CE=>'X', CLK=>Clk50, LSR=>uPll_PllLock, 
                FCO=>uSeq_lCnt32_cry_22, F1=>uSeq_lCnt32_s_22, 
                Q1=>uSeq_lCnt32_22, F0=>uSeq_lCnt32_s_21, Q0=>uSeq_lCnt32_21);
    uSeq_SLICE_281I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>X"CC00", 
                   INIT1_INITVAL=>X"CC00", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>uSeq_lCnt32_24, C1=>'X', 
                D1=>uDvi_U_gen_req_VCC, DI1=>uSeq_lCnt32_s_24, 
                DI0=>uSeq_lCnt32_s_23, A0=>'X', B0=>PinLedXv_c, C0=>'X', 
                D0=>uDvi_U_gen_req_VCC, FCI=>uSeq_lCnt32_cry_22, M0=>'X', 
                CE=>'X', CLK=>Clk50, LSR=>uPll_PllLock, 
                FCO=>uSeq_lCnt32_cry_24, F1=>uSeq_lCnt32_s_24, 
                Q1=>uSeq_lCnt32_24, F0=>uSeq_lCnt32_s_23, Q0=>PinLedXv_c);
    uSeq_SLICE_282I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>X"CC00", 
                   INIT1_INITVAL=>X"CC00", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>uSeq_lCnt32_26, C1=>'X', 
                D1=>uDvi_U_gen_req_VCC, DI1=>uSeq_lCnt32_s_26, 
                DI0=>uSeq_lCnt32_s_25, A0=>'X', B0=>uSeq_lCnt32_25, C0=>'X', 
                D0=>uDvi_U_gen_req_VCC, FCI=>uSeq_lCnt32_cry_24, M0=>'X', 
                CE=>'X', CLK=>Clk50, LSR=>uPll_PllLock, 
                FCO=>uSeq_lCnt32_cry_26, F1=>uSeq_lCnt32_s_26, 
                Q1=>uSeq_lCnt32_26, F0=>uSeq_lCnt32_s_25, Q0=>uSeq_lCnt32_25);
    uSeq_SLICE_283I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>X"CC00", 
                   INIT1_INITVAL=>X"AA00", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>uSeq_lCnt32_28, B1=>'X', C1=>'X', 
                D1=>uDvi_U_gen_req_VCC, DI1=>uSeq_lCnt32_s_28, 
                DI0=>uSeq_lCnt32_s_27, A0=>'X', B0=>uSeq_lCnt32_27, C0=>'X', 
                D0=>uDvi_U_gen_req_VCC, FCI=>uSeq_lCnt32_cry_26, M0=>'X', 
                CE=>'X', CLK=>Clk50, LSR=>uPll_PllLock, 
                FCO=>uSeq_lCnt32_cry_28, F1=>uSeq_lCnt32_s_28, 
                Q1=>uSeq_lCnt32_28, F0=>uSeq_lCnt32_s_27, Q0=>uSeq_lCnt32_27);
    uSeq_SLICE_284I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>X"CC00", 
                   INIT1_INITVAL=>X"CC00", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>uSeq_lCnt32_30, C1=>'X', 
                D1=>uDvi_U_gen_req_VCC, DI1=>uSeq_lCnt32_s_30, 
                DI0=>uSeq_lCnt32_s_29, A0=>'X', B0=>uSeq_lCnt32_29, C0=>'X', 
                D0=>uDvi_U_gen_req_VCC, FCI=>uSeq_lCnt32_cry_28, M0=>'X', 
                CE=>'X', CLK=>Clk50, LSR=>uPll_PllLock, 
                FCO=>uSeq_lCnt32_cry_30, F1=>uSeq_lCnt32_s_30, 
                Q1=>uSeq_lCnt32_30, F0=>uSeq_lCnt32_s_29, Q0=>uSeq_lCnt32_29);
    uSeq_SLICE_285I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", INIT0_INITVAL=>X"CCCC", 
                   INIT1_INITVAL=>X"0000", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>uSeq_lCnt32_s_31, A0=>'X', B0=>uSeq_lCnt32_31, C0=>'X', 
                D0=>'X', FCI=>uSeq_lCnt32_cry_30, M0=>'X', CE=>'X', CLK=>Clk50, 
                LSR=>uPll_PllLock, FCO=>open, F1=>open, Q1=>open, 
                F0=>uSeq_lCnt32_s_31, Q0=>uSeq_lCnt32_31);
    uSeq_SLICE_286I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", INIT0_INITVAL=>X"00FF", 
                   INIT1_INITVAL=>X"CCCC")
      port map (M1=>'X', A1=>'X', B1=>uSeq_Cnt16_0, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>'X', A0=>'X', B0=>'X', C0=>'X', D0=>uDvi_U_gen_req_VCC, 
                FCI=>'X', M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                FCO=>uSeq_un9_cnt16_cry_0, F1=>open, Q1=>open, F0=>open, 
                Q0=>open);
    uSeq_SLICE_287I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   INIT0_INITVAL=>X"CC00", INIT1_INITVAL=>X"CC00", 
                   REG0_SD=>"VHI", CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>uSeq_Cnt16_2, C1=>'X', 
                D1=>uDvi_U_gen_req_VCC, DI1=>'X', DI0=>uSeq_un9_cnt16_1, 
                A0=>'X', B0=>uSeq_Cnt16_1, C0=>'X', D0=>uDvi_U_gen_req_VCC, 
                FCI=>uSeq_un9_cnt16_cry_0, M0=>'X', CE=>'X', CLK=>Clk50, 
                LSR=>SRst, FCO=>uSeq_un9_cnt16_cry_2, F1=>uSeq_un9_cnt16_2, 
                Q1=>open, F0=>uSeq_un9_cnt16_1, Q0=>uSeq_Cnt16_1);
    uSeq_SLICE_288I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   INIT0_INITVAL=>X"CC00", INIT1_INITVAL=>X"AA00", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>uSeq_Cnt16_4, B1=>'X', C1=>'X', 
                D1=>uDvi_U_gen_req_VCC, DI1=>uSeq_un9_cnt16_4, 
                DI0=>uSeq_un9_cnt16_3, A0=>'X', B0=>uSeq_Cnt16_3, C0=>'X', 
                D0=>uDvi_U_gen_req_VCC, FCI=>uSeq_un9_cnt16_cry_2, M0=>'X', 
                CE=>'X', CLK=>Clk50, LSR=>uSeq_N_2_1, 
                FCO=>uSeq_un9_cnt16_cry_4, F1=>uSeq_un9_cnt16_4, 
                Q1=>uSeq_Cnt16_4, F0=>uSeq_un9_cnt16_3, Q0=>uSeq_Cnt16_3);
    uSeq_SLICE_289I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   INIT0_INITVAL=>X"CC00", INIT1_INITVAL=>X"CC00", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>uSeq_Cnt16_6, C1=>'X', 
                D1=>uDvi_U_gen_req_VCC, DI1=>uSeq_un9_cnt16_6, 
                DI0=>uSeq_un9_cnt16_5, A0=>'X', B0=>uSeq_Cnt16_5, C0=>'X', 
                D0=>uDvi_U_gen_req_VCC, FCI=>uSeq_un9_cnt16_cry_4, M0=>'X', 
                CE=>'X', CLK=>Clk50, LSR=>SRst, FCO=>uSeq_un9_cnt16_cry_6, 
                F1=>uSeq_un9_cnt16_6, Q1=>uSeq_Cnt16_6, F0=>uSeq_un9_cnt16_5, 
                Q0=>uSeq_Cnt16_5);
    uSeq_SLICE_290I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   INIT0_INITVAL=>X"CC00", INIT1_INITVAL=>X"0000", 
                   REG0_SD=>"VHI", CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>uSeq_un9_cnt16_7, A0=>'X', B0=>uSeq_Cnt16_7, C0=>'X', 
                D0=>uDvi_U_gen_req_VCC, FCI=>uSeq_un9_cnt16_cry_6, M0=>'X', 
                CE=>'X', CLK=>Clk50, LSR=>SRst, FCO=>open, F1=>open, Q1=>open, 
                F0=>uSeq_un9_cnt16_7, Q0=>uSeq_Cnt16_7);
    uFifoRxRaw_SLICE_291I: SRIPPLEB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", ALU2_MULT_MODE=>"CNTUPDN", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', A1=>'0', B1=>'1', C1=>'1', D1=>uFifoRxRaw_cnt_con, 
                DI1=>'X', DI0=>uFifoRxRaw_ifcount_4, A0=>uFifoRxRaw_fcount_4, 
                B0=>'1', C0=>'1', D0=>uFifoRxRaw_cnt_con, FCI=>uFifoRxRaw_co1, 
                M0=>'X', CE=>uFifoRxRaw_fcnt_en, CLK=>Clk50, LSR=>'X', 
                FCO=>open, F1=>open, Q1=>open, F0=>uFifoRxRaw_ifcount_4, 
                Q0=>uFifoRxRaw_fcount_4);
    uFifoRxRaw_SLICE_292I: SRIPPLEB
      port map (M1=>'X', A1=>uFifoRxRaw_cnt_con, B1=>uFifoRxRaw_cnt_con, 
                C1=>'1', D1=>'1', DI1=>'X', DI0=>'X', A0=>'0', B0=>'0', 
                C0=>'1', D0=>'1', FCI=>'X', M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uFifoRxRaw_bdcnt_bctr_ci, F1=>open, Q1=>open, 
                F0=>open, Q0=>open);
    uFifoRxRaw_SLICE_293I: SRIPPLEB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", ALU2_MULT_MODE=>"CNTUPDN", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", REG1_SD=>"VHI", 
                   REG0_SD=>"VHI", CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, 
                   CHECK_CE=>TRUE)
      port map (M1=>'X', A1=>uFifoRxRaw_fcount_1, B1=>'1', C1=>'1', 
                D1=>uFifoRxRaw_cnt_con, DI1=>uFifoRxRaw_ifcount_1, 
                DI0=>uFifoRxRaw_ifcount_0, A0=>uFifoRxRaw_fcount_0, B0=>'1', 
                C0=>'1', D0=>uFifoRxRaw_cnt_con, FCI=>uFifoRxRaw_bdcnt_bctr_ci, 
                M0=>'X', CE=>uFifoRxRaw_fcnt_en, CLK=>Clk50, LSR=>'X', 
                FCO=>uFifoRxRaw_co0, F1=>uFifoRxRaw_ifcount_1, 
                Q1=>uFifoRxRaw_fcount_1, F0=>uFifoRxRaw_ifcount_0, 
                Q0=>uFifoRxRaw_fcount_0);
    uFifoRxRaw_SLICE_294I: SRIPPLEB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", ALU2_MULT_MODE=>"CNTUPDN", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", REG1_SD=>"VHI", 
                   REG0_SD=>"VHI", CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, 
                   CHECK_CE=>TRUE)
      port map (M1=>'X', A1=>uFifoRxRaw_fcount_3, B1=>'1', C1=>'1', 
                D1=>uFifoRxRaw_cnt_con, DI1=>uFifoRxRaw_ifcount_3, 
                DI0=>uFifoRxRaw_ifcount_2, A0=>uFifoRxRaw_fcount_2, B0=>'1', 
                C0=>'1', D0=>uFifoRxRaw_cnt_con, FCI=>uFifoRxRaw_co0, M0=>'X', 
                CE=>uFifoRxRaw_fcnt_en, CLK=>Clk50, LSR=>'X', 
                FCO=>uFifoRxRaw_co1, F1=>uFifoRxRaw_ifcount_3, 
                Q1=>uFifoRxRaw_fcount_3, F0=>uFifoRxRaw_ifcount_2, 
                Q0=>uFifoRxRaw_fcount_2);
    uFifoRxRaw_SLICE_295I: SRIPPLEB
      port map (M1=>'X', A1=>'1', B1=>'1', C1=>'1', D1=>'1', DI1=>'X', 
                DI0=>'X', A0=>'1', B0=>'1', C0=>'1', D0=>'1', FCI=>'X', 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', FCO=>uFifoRxRaw_cmp_ci, 
                F1=>open, Q1=>open, F0=>open, Q0=>open);
    uFifoRxRaw_SLICE_296I: SRIPPLEB
      generic map (ALU2_MULT_MODE=>"A_GE_B")
      port map (M1=>'X', A1=>'0', B1=>uFifoRxRaw_fcount_1, C1=>'1', D1=>'1', 
                DI1=>'X', DI0=>'X', A0=>uFifoRxRaw_rden_i, 
                B0=>uFifoRxRaw_fcount_0, C0=>'1', D0=>'1', 
                FCI=>uFifoRxRaw_cmp_ci, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                FCO=>uFifoRxRaw_co0_1, F1=>open, Q1=>open, F0=>open, Q0=>open);
    uFifoRxRaw_SLICE_297I: SRIPPLEB
      generic map (ALU2_MULT_MODE=>"A_GE_B")
      port map (M1=>'X', A1=>'0', B1=>uFifoRxRaw_fcount_3, C1=>'1', D1=>'1', 
                DI1=>'X', DI0=>'X', A0=>'0', B0=>uFifoRxRaw_fcount_2, C0=>'1', 
                D0=>'1', FCI=>uFifoRxRaw_co0_1, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>uFifoRxRaw_co1_1, F1=>open, Q1=>open, F0=>open, 
                Q0=>open);
    uFifoRxRaw_SLICE_298I: SRIPPLEB
      generic map (ALU2_MULT_MODE=>"A_GE_B")
      port map (M1=>'X', A1=>'0', B1=>'0', C1=>'1', D1=>'1', DI1=>'X', 
                DI0=>'X', A0=>'0', B0=>uFifoRxRaw_fcount_4, C0=>'1', D0=>'1', 
                FCI=>uFifoRxRaw_co1_1, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                FCO=>uFifoRxRaw_cmp_le_1_c, F1=>open, Q1=>open, F0=>open, 
                Q0=>open);
    uFifoRxRaw_SLICE_299I: SRIPPLEB
      port map (M1=>'X', A1=>'0', B1=>'0', C1=>'1', D1=>'1', DI1=>'X', 
                DI0=>'X', A0=>'0', B0=>'0', C0=>'1', D0=>'1', 
                FCI=>uFifoRxRaw_cmp_le_1_c, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>open, F1=>open, Q1=>open, 
                F0=>uFifoRxRaw_cmp_le_1, Q0=>open);
    uFifoRxRaw_SLICE_300I: SRIPPLEB
      port map (M1=>'X', A1=>'1', B1=>'1', C1=>'1', D1=>'1', DI1=>'X', 
                DI0=>'X', A0=>'1', B0=>'1', C0=>'1', D0=>'1', FCI=>'X', 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', FCO=>uFifoRxRaw_cmp_ci_1, 
                F1=>open, Q1=>open, F0=>open, Q0=>open);
    uFifoRxRaw_SLICE_301I: SRIPPLEB
      generic map (ALU2_MULT_MODE=>"A_GE_B")
      port map (M1=>'X', A1=>uFifoRxRaw_fcount_1, B1=>uFifoRxRaw_wren_i, 
                C1=>'1', D1=>'1', DI1=>'X', DI0=>'X', A0=>uFifoRxRaw_fcount_0, 
                B0=>uFifoRxRaw_wren_i, C0=>'1', D0=>'1', 
                FCI=>uFifoRxRaw_cmp_ci_1, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                FCO=>uFifoRxRaw_co0_2, F1=>open, Q1=>open, F0=>open, Q0=>open);
    uFifoRxRaw_SLICE_302I: SRIPPLEB
      generic map (ALU2_MULT_MODE=>"A_GE_B")
      port map (M1=>'X', A1=>uFifoRxRaw_fcount_3, B1=>uFifoRxRaw_wren_i, 
                C1=>'1', D1=>'1', DI1=>'X', DI0=>'X', A0=>uFifoRxRaw_fcount_2, 
                B0=>uFifoRxRaw_wren_i, C0=>'1', D0=>'1', FCI=>uFifoRxRaw_co0_2, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', FCO=>uFifoRxRaw_co1_2, 
                F1=>open, Q1=>open, F0=>open, Q0=>open);
    uFifoRxRaw_SLICE_303I: SRIPPLEB
      generic map (ALU2_MULT_MODE=>"A_GE_B")
      port map (M1=>'X', A1=>'0', B1=>'0', C1=>'1', D1=>'1', DI1=>'X', 
                DI0=>'X', A0=>uFifoRxRaw_fcount_4, B0=>uFifoRxRaw_wren_i_INV, 
                C0=>'1', D0=>'1', FCI=>uFifoRxRaw_co1_2, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', FCO=>uFifoRxRaw_cmp_ge_d1_c, F1=>open, 
                Q1=>open, F0=>open, Q0=>open);
    uFifoRxRaw_SLICE_304I: SRIPPLEB
      port map (M1=>'X', A1=>'0', B1=>'0', C1=>'1', D1=>'1', DI1=>'X', 
                DI0=>'X', A0=>'0', B0=>'0', C0=>'1', D0=>'1', 
                FCI=>uFifoRxRaw_cmp_ge_d1_c, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', FCO=>open, F1=>open, Q1=>open, 
                F0=>uFifoRxRaw_cmp_ge_d1, Q0=>open);
    uFifoRxRaw_SLICE_305I: SRIPPLEB
      port map (M1=>'X', A1=>'1', B1=>'1', C1=>'1', D1=>'1', DI1=>'X', 
                DI0=>'X', A0=>'0', B0=>'0', C0=>'1', D0=>'1', FCI=>'X', 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', FCO=>uFifoRxRaw_w_ctr_ci, 
                F1=>open, Q1=>open, F0=>open, Q0=>open);
    uFifoRxRaw_SLICE_306I: SRIPPLEB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", ALU2_MULT_MODE=>"CNTUP", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", REG1_SD=>"VHI", 
                   REG0_SD=>"VHI", CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, 
                   CHECK_CE=>TRUE)
      port map (M1=>'X', A1=>uFifoRxRaw_wcount_1, B1=>'1', C1=>'1', D1=>'1', 
                DI1=>uFifoRxRaw_iwcount_1, DI0=>uFifoRxRaw_iwcount_0, 
                A0=>uFifoRxRaw_wcount_0, B0=>'1', C0=>'1', D0=>'1', 
                FCI=>uFifoRxRaw_w_ctr_ci, M0=>'X', CE=>uFifoRxRaw_wren_i, 
                CLK=>Clk50, LSR=>'X', FCO=>uFifoRxRaw_co0_3, 
                F1=>uFifoRxRaw_iwcount_1, Q1=>uFifoRxRaw_wcount_1, 
                F0=>uFifoRxRaw_iwcount_0, Q0=>uFifoRxRaw_wcount_0);
    uFifoRxRaw_SLICE_307I: SRIPPLEB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", ALU2_MULT_MODE=>"CNTUP", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", REG1_SD=>"VHI", 
                   REG0_SD=>"VHI", CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, 
                   CHECK_CE=>TRUE)
      port map (M1=>'X', A1=>uFifoRxRaw_wcount_3, B1=>'1', C1=>'1', D1=>'1', 
                DI1=>uFifoRxRaw_iwcount_3, DI0=>uFifoRxRaw_iwcount_2, 
                A0=>uFifoRxRaw_wcount_2, B0=>'1', C0=>'1', D0=>'1', 
                FCI=>uFifoRxRaw_co0_3, M0=>'X', CE=>uFifoRxRaw_wren_i, 
                CLK=>Clk50, LSR=>'X', FCO=>open, F1=>uFifoRxRaw_iwcount_3, 
                Q1=>uFifoRxRaw_wcount_3, F0=>uFifoRxRaw_iwcount_2, 
                Q0=>uFifoRxRaw_wcount_2);
    uFifoRxRaw_SLICE_308I: SRIPPLEB
      port map (M1=>'X', A1=>'1', B1=>'1', C1=>'1', D1=>'1', DI1=>'X', 
                DI0=>'X', A0=>'0', B0=>'0', C0=>'1', D0=>'1', FCI=>'X', 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', FCO=>uFifoRxRaw_r_ctr_ci, 
                F1=>open, Q1=>open, F0=>open, Q0=>open);
    uFifoRxRaw_SLICE_309I: SRIPPLEB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", ALU2_MULT_MODE=>"CNTUP", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", REG1_SD=>"VHI", 
                   REG0_SD=>"VHI", CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, 
                   CHECK_CE=>TRUE)
      port map (M1=>'X', A1=>uFifoRxRaw_rcount_1, B1=>'1', C1=>'1', D1=>'1', 
                DI1=>uFifoRxRaw_ircount_1, DI0=>uFifoRxRaw_ircount_0, 
                A0=>uFifoRxRaw_rcount_0, B0=>'1', C0=>'1', D0=>'1', 
                FCI=>uFifoRxRaw_r_ctr_ci, M0=>'X', CE=>uFifoRxRaw_rden_i, 
                CLK=>Clk50, LSR=>'X', FCO=>uFifoRxRaw_co0_4, 
                F1=>uFifoRxRaw_ircount_1, Q1=>uFifoRxRaw_rcount_1, 
                F0=>uFifoRxRaw_ircount_0, Q0=>uFifoRxRaw_rcount_0);
    uFifoRxRaw_SLICE_310I: SRIPPLEB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", ALU2_MULT_MODE=>"CNTUP", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", REG1_SD=>"VHI", 
                   REG0_SD=>"VHI", CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, 
                   CHECK_CE=>TRUE)
      port map (M1=>'X', A1=>uFifoRxRaw_rcount_3, B1=>'1', C1=>'1', D1=>'1', 
                DI1=>uFifoRxRaw_ircount_3, DI0=>uFifoRxRaw_ircount_2, 
                A0=>uFifoRxRaw_rcount_2, B0=>'1', C0=>'1', D0=>'1', 
                FCI=>uFifoRxRaw_co0_4, M0=>'X', CE=>uFifoRxRaw_rden_i, 
                CLK=>Clk50, LSR=>'X', FCO=>open, F1=>uFifoRxRaw_ircount_3, 
                Q1=>uFifoRxRaw_rcount_3, F0=>uFifoRxRaw_ircount_2, 
                Q0=>uFifoRxRaw_rcount_2);
    SLICE_311I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   INIT0_INITVAL=>X"00CC", INIT1_INITVAL=>X"CC00", 
                   REG1_SD=>"VHI", CHECK_DI1=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>VCnt_0, C1=>'X', 
                D1=>E5CVcc3_uDvi_U_gen_req_VCC, DI1=>un1_VCnt_1_3, DI0=>'X', 
                A0=>'X', B0=>ReqNewRow, C0=>'X', 
                D0=>E5CVcc3_uDvi_U_gen_req_VCC, FCI=>'X', M0=>'X', CE=>'X', 
                CLK=>PinTfpClkP_c, LSR=>NewDviFrame, FCO=>un1_VCnt_1_cry_0, 
                F1=>un1_VCnt_1_3, Q1=>VCnt_0, F0=>open, Q0=>open);
    SLICE_312I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   INIT0_INITVAL=>X"CC00", INIT1_INITVAL=>X"CC00", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>VCnt_2, C1=>'X', 
                D1=>E5CVcc3_uDvi_U_gen_req_VCC, DI1=>un1_VCnt_1_5, 
                DI0=>un1_VCnt_1_4, A0=>'X', B0=>VCnt_1, C0=>'X', 
                D0=>E5CVcc3_uDvi_U_gen_req_VCC, FCI=>un1_VCnt_1_cry_0, M0=>'X', 
                CE=>'X', CLK=>PinTfpClkP_c, LSR=>NewDviFrame, 
                FCO=>un1_VCnt_1_cry_2, F1=>un1_VCnt_1_5, Q1=>VCnt_2, 
                F0=>un1_VCnt_1_4, Q0=>VCnt_1);
    SLICE_313I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   INIT0_INITVAL=>X"CC00", INIT1_INITVAL=>X"AA00", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>VCnt_4, B1=>'X', C1=>'X', 
                D1=>E5CVcc3_uDvi_U_gen_req_VCC, DI1=>un1_VCnt_1_7, 
                DI0=>un1_VCnt_1_6, A0=>'X', B0=>VCnt_3, C0=>'X', 
                D0=>E5CVcc3_uDvi_U_gen_req_VCC, FCI=>un1_VCnt_1_cry_2, M0=>'X', 
                CE=>'X', CLK=>PinTfpClkP_c, LSR=>NewDviFrame, 
                FCO=>un1_VCnt_1_cry_4, F1=>un1_VCnt_1_7, Q1=>VCnt_4, 
                F0=>un1_VCnt_1_6, Q0=>VCnt_3);
    SLICE_314I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   INIT0_INITVAL=>X"AA00", INIT1_INITVAL=>X"CC00", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>VCnt_6, C1=>'X', 
                D1=>E5CVcc3_uDvi_U_gen_req_VCC, DI1=>un1_VCnt_1_9, 
                DI0=>un1_VCnt_1_8, A0=>VCnt_5, B0=>'X', C0=>'X', 
                D0=>E5CVcc3_uDvi_U_gen_req_VCC, FCI=>un1_VCnt_1_cry_4, M0=>'X', 
                CE=>'X', CLK=>PinTfpClkP_c, LSR=>NewDviFrame, 
                FCO=>un1_VCnt_1_cry_6, F1=>un1_VCnt_1_9, Q1=>VCnt_6, 
                F0=>un1_VCnt_1_8, Q0=>VCnt_5);
    SLICE_315I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   INIT0_INITVAL=>X"AA00", INIT1_INITVAL=>X"CC00", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>VCnt_8, C1=>'X', 
                D1=>E5CVcc3_uDvi_U_gen_req_VCC, DI1=>un1_VCnt_1_11, 
                DI0=>un1_VCnt_1_10, A0=>VCnt_7, B0=>'X', C0=>'X', 
                D0=>E5CVcc3_uDvi_U_gen_req_VCC, FCI=>un1_VCnt_1_cry_6, M0=>'X', 
                CE=>'X', CLK=>PinTfpClkP_c, LSR=>NewDviFrame, 
                FCO=>un1_VCnt_1_cry_8, F1=>un1_VCnt_1_11, Q1=>VCnt_8, 
                F0=>un1_VCnt_1_10, Q0=>VCnt_7);
    SLICE_316I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   INIT0_INITVAL=>X"CC00", INIT1_INITVAL=>X"0000", 
                   REG0_SD=>"VHI", CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>un1_VCnt_1_12, A0=>'X', B0=>VCnt_9, C0=>'X', 
                D0=>E5CVcc3_uDvi_U_gen_req_VCC, FCI=>un1_VCnt_1_cry_8, M0=>'X', 
                CE=>'X', CLK=>PinTfpClkP_c, LSR=>NewDviFrame, FCO=>open, 
                F1=>open, Q1=>open, F0=>un1_VCnt_1_12, Q0=>VCnt_9);
    SLICE_317I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   INIT0_INITVAL=>X"00CC", INIT1_INITVAL=>X"CC00", 
                   REG1_SD=>"VHI", CHECK_DI1=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>FCnt_0, C1=>'X', 
                D1=>E5CVcc3_uDvi_U_gen_req_VCC, DI1=>un1_FCnt_1_cry_0_0_S1, 
                DI0=>'X', A0=>'X', B0=>NewDviFrame, C0=>'X', 
                D0=>E5CVcc3_uDvi_U_gen_req_VCC, FCI=>'X', M0=>'X', CE=>'X', 
                CLK=>PinTfpClkP_c, LSR=>uSeq_lSRst_iso, FCO=>un1_FCnt_1_cry_0, 
                F1=>un1_FCnt_1_cry_0_0_S1, Q1=>FCnt_0, F0=>open, Q0=>open);
    SLICE_318I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   INIT0_INITVAL=>X"CC00", INIT1_INITVAL=>X"CC00", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>FCnt_2, C1=>'X', 
                D1=>E5CVcc3_uDvi_U_gen_req_VCC, DI1=>un1_FCnt_1_cry_1_0_S1, 
                DI0=>un1_FCnt_1_cry_1_0_S0, A0=>'X', B0=>FCnt_1, C0=>'X', 
                D0=>E5CVcc3_uDvi_U_gen_req_VCC, FCI=>un1_FCnt_1_cry_0, M0=>'X', 
                CE=>'X', CLK=>PinTfpClkP_c, LSR=>uSeq_lSRst_iso, 
                FCO=>un1_FCnt_1_cry_2, F1=>un1_FCnt_1_cry_1_0_S1, Q1=>FCnt_2, 
                F0=>un1_FCnt_1_cry_1_0_S0, Q0=>FCnt_1);
    SLICE_319I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   INIT0_INITVAL=>X"CC00", INIT1_INITVAL=>X"AA00", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>FCnt_4, B1=>'X', C1=>'X', 
                D1=>E5CVcc3_uDvi_U_gen_req_VCC, DI1=>un1_FCnt_1_cry_3_0_S1, 
                DI0=>un1_FCnt_1_cry_3_0_S0, A0=>'X', B0=>FCnt_3, C0=>'X', 
                D0=>E5CVcc3_uDvi_U_gen_req_VCC, FCI=>un1_FCnt_1_cry_2, M0=>'X', 
                CE=>'X', CLK=>PinTfpClkP_c, LSR=>uSeq_lSRst_iso, 
                FCO=>un1_FCnt_1_cry_4, F1=>un1_FCnt_1_cry_3_0_S1, Q1=>FCnt_4, 
                F0=>un1_FCnt_1_cry_3_0_S0, Q0=>FCnt_3);
    SLICE_320I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   INIT0_INITVAL=>X"AA00", INIT1_INITVAL=>X"CC00", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>FCnt_6, C1=>'X', 
                D1=>E5CVcc3_uDvi_U_gen_req_VCC, DI1=>un1_FCnt_1_cry_5_0_S1, 
                DI0=>un1_FCnt_1_cry_5_0_S0, A0=>FCnt_5, B0=>'X', C0=>'X', 
                D0=>E5CVcc3_uDvi_U_gen_req_VCC, FCI=>un1_FCnt_1_cry_4, M0=>'X', 
                CE=>'X', CLK=>PinTfpClkP_c, LSR=>uSeq_lSRst_iso, 
                FCO=>un1_FCnt_1_cry_6, F1=>un1_FCnt_1_cry_5_0_S1, Q1=>FCnt_6, 
                F0=>un1_FCnt_1_cry_5_0_S0, Q0=>FCnt_5);
    SLICE_321I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   INIT0_INITVAL=>X"AA00", INIT1_INITVAL=>X"CC00", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>FCnt_8, C1=>'X', 
                D1=>E5CVcc3_uDvi_U_gen_req_VCC, DI1=>un1_FCnt_1_cry_7_0_S1, 
                DI0=>un1_FCnt_1_cry_7_0_S0, A0=>FCnt_7, B0=>'X', C0=>'X', 
                D0=>E5CVcc3_uDvi_U_gen_req_VCC, FCI=>un1_FCnt_1_cry_6, M0=>'X', 
                CE=>'X', CLK=>PinTfpClkP_c, LSR=>uSeq_lSRst_iso, FCO=>open, 
                F1=>un1_FCnt_1_cry_7_0_S1, Q1=>FCnt_8, 
                F0=>un1_FCnt_1_cry_7_0_S0, Q0=>FCnt_7);
    SLICE_322I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   INIT0_INITVAL=>X"00CC", INIT1_INITVAL=>X"CC00", 
                   REG1_SD=>"VHI", CHECK_DI1=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>HCnt_0, C1=>'X', 
                D1=>E5CVcc3_uDvi_U_gen_req_VCC, DI1=>un1_HCnt_5, DI0=>'X', 
                A0=>'X', B0=>DviFifoRd, C0=>'X', 
                D0=>E5CVcc3_uDvi_U_gen_req_VCC, FCI=>'X', M0=>'X', CE=>'X', 
                CLK=>PinTfpClkP_c, LSR=>ReqNewRow, FCO=>un1_HCnt_cry_0, 
                F1=>un1_HCnt_5, Q1=>HCnt_0, F0=>open, Q0=>open);
    SLICE_323I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   INIT0_INITVAL=>X"CC00", INIT1_INITVAL=>X"CC00", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>HCnt_2, C1=>'X', 
                D1=>E5CVcc3_uDvi_U_gen_req_VCC, DI1=>un1_HCnt_7, 
                DI0=>un1_HCnt_6, A0=>'X', B0=>HCnt_1, C0=>'X', 
                D0=>E5CVcc3_uDvi_U_gen_req_VCC, FCI=>un1_HCnt_cry_0, M0=>'X', 
                CE=>'X', CLK=>PinTfpClkP_c, LSR=>ReqNewRow, 
                FCO=>un1_HCnt_cry_2, F1=>un1_HCnt_7, Q1=>HCnt_2, 
                F0=>un1_HCnt_6, Q0=>HCnt_1);
    SLICE_324I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   INIT0_INITVAL=>X"CC00", INIT1_INITVAL=>X"AA00", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>HCnt_4, B1=>'X', C1=>'X', 
                D1=>E5CVcc3_uDvi_U_gen_req_VCC, DI1=>un1_HCnt_9, 
                DI0=>un1_HCnt_8, A0=>'X', B0=>HCnt_3, C0=>'X', 
                D0=>E5CVcc3_uDvi_U_gen_req_VCC, FCI=>un1_HCnt_cry_2, M0=>'X', 
                CE=>'X', CLK=>PinTfpClkP_c, LSR=>ReqNewRow, 
                FCO=>un1_HCnt_cry_4, F1=>un1_HCnt_9, Q1=>HCnt_4, 
                F0=>un1_HCnt_8, Q0=>HCnt_3);
    SLICE_325I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   INIT0_INITVAL=>X"AA00", INIT1_INITVAL=>X"CC00", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>HCnt_6, C1=>'X', 
                D1=>E5CVcc3_uDvi_U_gen_req_VCC, DI1=>un1_HCnt_11, 
                DI0=>un1_HCnt_10, A0=>HCnt_5, B0=>'X', C0=>'X', 
                D0=>E5CVcc3_uDvi_U_gen_req_VCC, FCI=>un1_HCnt_cry_4, M0=>'X', 
                CE=>'X', CLK=>PinTfpClkP_c, LSR=>ReqNewRow, 
                FCO=>un1_HCnt_cry_6, F1=>un1_HCnt_11, Q1=>HCnt_6, 
                F0=>un1_HCnt_10, Q0=>HCnt_5);
    SLICE_326I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", 
                   INIT0_INITVAL=>X"AA00", INIT1_INITVAL=>X"0000", 
                   REG0_SD=>"VHI", CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>un1_HCnt_12, A0=>HCnt_7, B0=>'X', C0=>'X', 
                D0=>E5CVcc3_uDvi_U_gen_req_VCC, FCI=>un1_HCnt_cry_6, M0=>'X', 
                CE=>'X', CLK=>PinTfpClkP_c, LSR=>ReqNewRow, FCO=>open, 
                F1=>open, Q1=>open, F0=>un1_HCnt_12, Q0=>HCnt_7);
    SLICE_327I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", CCU2_INJECT1_0=>"NO", 
                   CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", INIT0_INITVAL=>X"0033", 
                   INIT1_INITVAL=>X"9595", REG1_SD=>"VHI", CHECK_DI1=>TRUE)
      port map (M1=>'X', A1=>N_153, B1=>N_135, C1=>HCnt_0, D1=>'X', 
                DI1=>un1_DatB_3_0, DI0=>'X', A0=>'X', B0=>N_136, C0=>'X', 
                D0=>E5CVcc3_uDvi_U_gen_req_VCC, FCI=>'X', M0=>'X', CE=>'X', 
                CLK=>PinTfpClkP_c, LSR=>'X', FCO=>un1_DatB_3_0_cry_0, 
                F1=>un1_DatB_3_0, Q1=>DatR_0, F0=>open, Q0=>open);
    SLICE_328I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", CCU2_INJECT1_0=>"NO", 
                   CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", INIT0_INITVAL=>X"9393", 
                   INIT1_INITVAL=>X"9393", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', A1=>N_135, B1=>N_151, C1=>HCnt_2, D1=>'X', 
                DI1=>un1_DatB_3_2, DI0=>un1_DatB_3_1, A0=>N_135, B0=>N_152, 
                C0=>HCnt_1, D0=>'X', FCI=>un1_DatB_3_0_cry_0, M0=>'X', CE=>'X', 
                CLK=>PinTfpClkP_c, LSR=>'X', FCO=>un1_DatB_3_0_cry_2, 
                F1=>un1_DatB_3_2, Q1=>DatR_2, F0=>un1_DatB_3_1, Q0=>DatR_1);
    SLICE_329I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", CCU2_INJECT1_0=>"NO", 
                   CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", INIT0_INITVAL=>X"9393", 
                   INIT1_INITVAL=>X"5696", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', A1=>N_149, B1=>N_136, C1=>HCnt_4, D1=>N_137, 
                DI1=>un1_DatB_3_4, DI0=>un1_DatB_3_3, A0=>N_135, B0=>N_150, 
                C0=>HCnt_3, D0=>'X', FCI=>un1_DatB_3_0_cry_2, M0=>'X', CE=>'X', 
                CLK=>PinTfpClkP_c, LSR=>'X', FCO=>un1_DatB_3_0_cry_4, 
                F1=>un1_DatB_3_4, Q1=>DatR_4, F0=>un1_DatB_3_3, Q0=>DatR_3);
    SLICE_330I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", CCU2_INJECT1_0=>"NO", 
                   CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", INIT0_INITVAL=>X"9900", 
                   INIT1_INITVAL=>X"9996", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', A1=>N_147, B1=>N_79, C1=>un1_DatB_3_0_0_0, 
                D1=>un1_DatB_3_5_a0, DI1=>un1_DatB_3_6, DI0=>un1_DatB_3_5, 
                A0=>un1_DatB_3_0_cry_5_RNO_0, B0=>un1_DatB_3_1_0, C0=>'X', 
                D0=>E5CVcc3_uDvi_U_gen_req_VCC, FCI=>un1_DatB_3_0_cry_4, 
                M0=>'X', CE=>'X', CLK=>PinTfpClkP_c, LSR=>'X', 
                FCO=>un1_DatB_3_0_cry_6, F1=>un1_DatB_3_6, Q1=>DatR_6, 
                F0=>un1_DatB_3_5, Q0=>DatR_5);
    SLICE_331I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", CCU2_INJECT1_0=>"NO", 
                   CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", INIT0_INITVAL=>X"a90a", 
                   INIT1_INITVAL=>X"0000", REG0_SD=>"VHI", CHECK_DI0=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>un1_DatB_3_7, A0=>un1_DatB_3_0_7_b, B0=>N_79, C0=>N_147, 
                D0=>E5CVcc3_uDvi_U_gen_req_VCC, FCI=>un1_DatB_3_0_cry_6, 
                M0=>'X', CE=>'X', CLK=>PinTfpClkP_c, LSR=>'X', FCO=>open, 
                F1=>open, Q1=>open, F0=>un1_DatB_3_7, Q0=>DatR_7);
    SLICE_332I: SCCU2C
      generic map (CCU2_INJECT1_0=>"NO", CCU2_INJECT1_1=>"NO", 
                   INIT0_INITVAL=>X"0000", INIT1_INITVAL=>X"6633")
      port map (M1=>'X', A1=>DatB_pipe_7, B1=>DatB_pipe_15, C1=>'X', 
                D1=>E5CVcc3_uDvi_U_gen_req_VCC, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', FCI=>'X', M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', FCO=>un1_FCnt_2_0_cry_0, F1=>open, 
                Q1=>open, F0=>open, Q0=>open);
    SLICE_333I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", CCU2_INJECT1_0=>"NO", 
                   CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", INIT0_INITVAL=>X"6633", 
                   INIT1_INITVAL=>X"6600", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', A1=>un1_FCnt_2_0, B1=>pGenMire_un29_vcntf, C1=>'X', 
                D1=>E5CVcc3_uDvi_U_gen_req_VCC, DI1=>DatB_2, DI0=>DatB_1, 
                A0=>DatB_pipe_6, B0=>DatB_pipe_14, C0=>'X', 
                D0=>E5CVcc3_uDvi_U_gen_req_VCC, FCI=>un1_FCnt_2_0_cry_0, 
                M0=>'X', CE=>'X', CLK=>PinTfpClkP_c, LSR=>'X', 
                FCO=>un1_FCnt_2_0_cry_2, F1=>DatB_2, Q1=>DviDat_2, F0=>DatB_1, 
                Q0=>DviDat_1);
    SLICE_334I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", CCU2_INJECT1_0=>"NO", 
                   CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", INIT0_INITVAL=>X"E11E", 
                   INIT1_INITVAL=>X"560A", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', A1=>un1_FCnt_2_9, B1=>un1_FCnt_2_8_0, 
                C1=>un1_FCnt_2_4, D1=>E5CVcc3_uDvi_U_gen_req_VCC, DI1=>DatB_4, 
                DI0=>DatB_3, A0=>un1_FCnt_2_3_0, B0=>un1_FCnt_2_1, 
                C0=>un1_FCnt_2_4_0, D0=>pGenMire_un29_vcntf, 
                FCI=>un1_FCnt_2_0_cry_2, M0=>'X', CE=>'X', CLK=>PinTfpClkP_c, 
                LSR=>'X', FCO=>un1_FCnt_2_0_cry_4, F1=>DatB_4, Q1=>DviDat_4, 
                F0=>DatB_3, Q0=>DviDat_3);
    SLICE_335I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", CCU2_INJECT1_0=>"NO", 
                   CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", INIT0_INITVAL=>X"1EE1", 
                   INIT1_INITVAL=>X"1EE1", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', A1=>DatB_pipe_10, B1=>DatB_pipe_2, 
                C1=>un1_FCnt_2_13_0, D1=>pGenMire_un29_vcntf, DI1=>DatB_6, 
                DI0=>DatB_5, A0=>DatB_pipe_3, B0=>DatB_pipe_11, 
                C0=>DatB_pipe_2, D0=>DatB_pipe_10, FCI=>un1_FCnt_2_0_cry_4, 
                M0=>'X', CE=>'X', CLK=>PinTfpClkP_c, LSR=>'X', 
                FCO=>un1_FCnt_2_0_cry_6, F1=>DatB_6, Q1=>DviDat_6, F0=>DatB_5, 
                Q0=>DviDat_5);
    SLICE_336I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", CCU2_INJECT1_0=>"NO", 
                   CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", INIT0_INITVAL=>X"360C", 
                   INIT1_INITVAL=>X"0000", REG0_SD=>"VHI", CHECK_DI0=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>DatB_7, A0=>un1_FCnt_2_17_0, B0=>un1_FCnt_2_18, 
                C0=>un1_FCnt_2_7, D0=>E5CVcc3_uDvi_U_gen_req_VCC, 
                FCI=>un1_FCnt_2_0_cry_6, M0=>'X', CE=>'X', CLK=>PinTfpClkP_c, 
                LSR=>'X', FCO=>open, F1=>open, Q1=>open, F0=>DatB_7, 
                Q0=>DviDat_7);
    SLICE_337I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", CCU2_INJECT1_0=>"NO", 
                   CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", INIT0_INITVAL=>X"0055", 
                   INIT1_INITVAL=>X"99AA", REG1_SD=>"VHI", CHECK_DI1=>TRUE)
      port map (M1=>'X', A1=>un1_DatB_2_0_0, B1=>DatG_pipe_7, C1=>'X', 
                D1=>E5CVcc3_uDvi_U_gen_req_VCC, DI1=>DatG_0, DI0=>'X', 
                A0=>DatG_pipe_15, B0=>'X', C0=>'X', 
                D0=>E5CVcc3_uDvi_U_gen_req_VCC, FCI=>'X', M0=>'X', CE=>'X', 
                CLK=>PinTfpClkP_c, LSR=>'X', FCO=>un1_DatB_2_0_cry_0, 
                F1=>DatG_0, Q1=>DviDat_8, F0=>open, Q0=>open);
    SLICE_338I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", CCU2_INJECT1_0=>"NO", 
                   CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", INIT0_INITVAL=>X"6600", 
                   INIT1_INITVAL=>X"E11E", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', A1=>un1_DatB_2_3_0, B1=>un1_DatB_2_1, 
                C1=>un1_DatB_2_4_0, D1=>un1_DatB_2_0_0, DI1=>DatG_2, 
                DI0=>DatG_1, A0=>un1_DatB_2_0_0, B0=>un1_DatB_2_0, C0=>'X', 
                D0=>E5CVcc3_uDvi_U_gen_req_VCC, FCI=>un1_DatB_2_0_cry_0, 
                M0=>'X', CE=>'X', CLK=>PinTfpClkP_c, LSR=>'X', 
                FCO=>un1_DatB_2_0_cry_2, F1=>DatG_2, Q1=>DviDat_10, F0=>DatG_1, 
                Q0=>DviDat_9);
    SLICE_339I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", CCU2_INJECT1_0=>"NO", 
                   CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", INIT0_INITVAL=>X"560a", 
                   INIT1_INITVAL=>X"1ee1", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', A1=>DatG_pipe_12, B1=>DatG_pipe_4, 
                C1=>un1_DatB_2_11_0, D1=>un1_DatB_2_0_0, DI1=>DatG_4, 
                DI0=>DatG_3, A0=>un1_DatB_2_9, B0=>un1_DatB_2_8_0, 
                C0=>un1_DatB_2_4, D0=>E5CVcc3_uDvi_U_gen_req_VCC, 
                FCI=>un1_DatB_2_0_cry_2, M0=>'X', CE=>'X', CLK=>PinTfpClkP_c, 
                LSR=>'X', FCO=>un1_DatB_2_0_cry_4, F1=>DatG_4, Q1=>DviDat_12, 
                F0=>DatG_3, Q0=>DviDat_11);
    SLICE_340I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", CCU2_INJECT1_0=>"NO", 
                   CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", INIT0_INITVAL=>X"e11e", 
                   INIT1_INITVAL=>X"e11e", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', A1=>un1_DatB_2_10, B1=>un1_DatB_2_20_0, 
                C1=>un1_DatB_2_21_0, D1=>un1_DatB_2_0_0, DI1=>DatG_6, 
                DI0=>DatG_5, A0=>un1_DatB_2_7, B0=>un1_DatB_2_15_0, 
                C0=>un1_DatB_2_16_0, D0=>un1_DatB_2_0_0, 
                FCI=>un1_DatB_2_0_cry_4, M0=>'X', CE=>'X', CLK=>PinTfpClkP_c, 
                LSR=>'X', FCO=>un1_DatB_2_0_cry_6, F1=>DatG_6, Q1=>DviDat_14, 
                F0=>DatG_5, Q0=>DviDat_13);
    uMaster_uFifoRxRaw_fifo_pfu_0_1I: SRAMWA
      generic map (CLKMUX=>"SIG", LSRMUX=>"SIG", CHECK_LSR=>TRUE)
      port map (A1=>un1_cpu_data_o_0, B1=>un1_cpu_data_o_1, 
                C1=>un1_cpu_data_o_2, D1=>un1_cpu_data_o_3, 
                A0=>uMaster_uFifoRxRaw_wcount_0, 
                B0=>uMaster_uFifoRxRaw_wcount_1, 
                C0=>uMaster_uFifoRxRaw_wcount_2, 
                D0=>uMaster_uFifoRxRaw_wcount_3, CLK=>Clk50, 
                LSR=>uMaster_uFifoRxRaw_wren_i, 
                WDO0=>uMaster_uFifoRxRaw_fifo_pfu_0_1_WD0_INT, 
                WDO1=>uMaster_uFifoRxRaw_fifo_pfu_0_1_WD1_INT, 
                WDO2=>uMaster_uFifoRxRaw_fifo_pfu_0_1_WD2_INT, 
                WDO3=>uMaster_uFifoRxRaw_fifo_pfu_0_1_WD3_INT, 
                WADO0=>uMaster_uFifoRxRaw_fifo_pfu_0_1_WAD0_INT, 
                WADO1=>uMaster_uFifoRxRaw_fifo_pfu_0_1_WAD1_INT, 
                WADO2=>uMaster_uFifoRxRaw_fifo_pfu_0_1_WAD2_INT, 
                WADO3=>uMaster_uFifoRxRaw_fifo_pfu_0_1_WAD3_INT, 
                WCKO=>uMaster_uFifoRxRaw_fifo_pfu_0_1_WCK_INT, 
                WREO=>uMaster_uFifoRxRaw_fifo_pfu_0_1_WRE_INT);
    uMaster_uFifoRxRaw_fifo_pfu_0_1_6I: SDPRAMD
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_WAD0=>TRUE, CHECK_WAD1=>TRUE, CHECK_WAD2=>TRUE, 
                   CHECK_WAD3=>TRUE, CHECK_WD0=>TRUE, CHECK_WD1=>TRUE)
      port map (M1=>'X', RAD0=>uMaster_uFifoRxRaw_rcount_0, 
                RAD1=>uMaster_uFifoRxRaw_rcount_1, 
                RAD2=>uMaster_uFifoRxRaw_rcount_2, 
                RAD3=>uMaster_uFifoRxRaw_rcount_3, 
                WD1=>uMaster_uFifoRxRaw_fifo_pfu_0_1_WD1_INT, 
                WD0=>uMaster_uFifoRxRaw_fifo_pfu_0_1_WD0_INT, 
                WAD0=>uMaster_uFifoRxRaw_fifo_pfu_0_1_WAD0_INT, 
                WAD1=>uMaster_uFifoRxRaw_fifo_pfu_0_1_WAD1_INT, 
                WAD2=>uMaster_uFifoRxRaw_fifo_pfu_0_1_WAD2_INT, 
                WAD3=>uMaster_uFifoRxRaw_fifo_pfu_0_1_WAD3_INT, 
                WRE=>uMaster_uFifoRxRaw_fifo_pfu_0_1_WRE_INT, 
                WCK=>uMaster_uFifoRxRaw_fifo_pfu_0_1_WCK_INT, M0=>'X', 
                CE=>uMaster_uFifoRxRaw_rden_i, CLK=>Clk50, LSR=>'X', 
                DI1=>uMaster_uFifoRxRaw_rdataout1, 
                DI0=>uMaster_uFifoRxRaw_rdataout0, 
                F0=>uMaster_uFifoRxRaw_rdataout0, Q0=>uMaster_DataFifo_0, 
                F1=>uMaster_uFifoRxRaw_rdataout1, Q1=>uMaster_DataFifo_1);
    uMaster_uFifoRxRaw_fifo_pfu_0_1_7I: SDPRAMD
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_WAD0=>TRUE, CHECK_WAD1=>TRUE, CHECK_WAD2=>TRUE, 
                   CHECK_WAD3=>TRUE, CHECK_WD0=>TRUE, CHECK_WD1=>TRUE)
      port map (M1=>'X', RAD0=>uMaster_uFifoRxRaw_rcount_0, 
                RAD1=>uMaster_uFifoRxRaw_rcount_1, 
                RAD2=>uMaster_uFifoRxRaw_rcount_2, 
                RAD3=>uMaster_uFifoRxRaw_rcount_3, 
                WD1=>uMaster_uFifoRxRaw_fifo_pfu_0_1_WD3_INT, 
                WD0=>uMaster_uFifoRxRaw_fifo_pfu_0_1_WD2_INT, 
                WAD0=>uMaster_uFifoRxRaw_fifo_pfu_0_1_WAD0_INT, 
                WAD1=>uMaster_uFifoRxRaw_fifo_pfu_0_1_WAD1_INT, 
                WAD2=>uMaster_uFifoRxRaw_fifo_pfu_0_1_WAD2_INT, 
                WAD3=>uMaster_uFifoRxRaw_fifo_pfu_0_1_WAD3_INT, 
                WRE=>uMaster_uFifoRxRaw_fifo_pfu_0_1_WRE_INT, 
                WCK=>uMaster_uFifoRxRaw_fifo_pfu_0_1_WCK_INT, M0=>'X', 
                CE=>uMaster_uFifoRxRaw_rden_i, CLK=>Clk50, LSR=>'X', 
                DI1=>uMaster_uFifoRxRaw_rdataout3, 
                DI0=>uMaster_uFifoRxRaw_rdataout2, 
                F0=>uMaster_uFifoRxRaw_rdataout2, Q0=>uMaster_DataFifo_2, 
                F1=>uMaster_uFifoRxRaw_rdataout3, Q1=>uMaster_DataFifo_3);
    uMaster_uFifoRxRaw_fifo_pfu_0_0I: SRAMWA
      generic map (CLKMUX=>"SIG", LSRMUX=>"SIG", CHECK_LSR=>TRUE)
      port map (A1=>un1_cpu_data_o_4, B1=>un1_cpu_data_o_5, 
                C1=>un1_cpu_data_o_6, D1=>un1_cpu_data_o_7, 
                A0=>uMaster_uFifoRxRaw_wcount_0, 
                B0=>uMaster_uFifoRxRaw_wcount_1, 
                C0=>uMaster_uFifoRxRaw_wcount_2, 
                D0=>uMaster_uFifoRxRaw_wcount_3, CLK=>Clk50, 
                LSR=>uMaster_uFifoRxRaw_wren_i, 
                WDO0=>uMaster_uFifoRxRaw_fifo_pfu_0_0_WD0_INT, 
                WDO1=>uMaster_uFifoRxRaw_fifo_pfu_0_0_WD1_INT, 
                WDO2=>uMaster_uFifoRxRaw_fifo_pfu_0_0_WD2_INT, 
                WDO3=>uMaster_uFifoRxRaw_fifo_pfu_0_0_WD3_INT, 
                WADO0=>uMaster_uFifoRxRaw_fifo_pfu_0_0_WAD0_INT, 
                WADO1=>uMaster_uFifoRxRaw_fifo_pfu_0_0_WAD1_INT, 
                WADO2=>uMaster_uFifoRxRaw_fifo_pfu_0_0_WAD2_INT, 
                WADO3=>uMaster_uFifoRxRaw_fifo_pfu_0_0_WAD3_INT, 
                WCKO=>uMaster_uFifoRxRaw_fifo_pfu_0_0_WCK_INT, 
                WREO=>uMaster_uFifoRxRaw_fifo_pfu_0_0_WRE_INT);
    uMaster_uFifoRxRaw_fifo_pfu_0_0_5I: SDPRAMD
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_WAD0=>TRUE, CHECK_WAD1=>TRUE, CHECK_WAD2=>TRUE, 
                   CHECK_WAD3=>TRUE, CHECK_WD0=>TRUE, CHECK_WD1=>TRUE)
      port map (M1=>'X', RAD0=>uMaster_uFifoRxRaw_rcount_0, 
                RAD1=>uMaster_uFifoRxRaw_rcount_1, 
                RAD2=>uMaster_uFifoRxRaw_rcount_2, 
                RAD3=>uMaster_uFifoRxRaw_rcount_3, 
                WD1=>uMaster_uFifoRxRaw_fifo_pfu_0_0_WD1_INT, 
                WD0=>uMaster_uFifoRxRaw_fifo_pfu_0_0_WD0_INT, 
                WAD0=>uMaster_uFifoRxRaw_fifo_pfu_0_0_WAD0_INT, 
                WAD1=>uMaster_uFifoRxRaw_fifo_pfu_0_0_WAD1_INT, 
                WAD2=>uMaster_uFifoRxRaw_fifo_pfu_0_0_WAD2_INT, 
                WAD3=>uMaster_uFifoRxRaw_fifo_pfu_0_0_WAD3_INT, 
                WRE=>uMaster_uFifoRxRaw_fifo_pfu_0_0_WRE_INT, 
                WCK=>uMaster_uFifoRxRaw_fifo_pfu_0_0_WCK_INT, M0=>'X', 
                CE=>uMaster_uFifoRxRaw_rden_i, CLK=>Clk50, LSR=>'X', 
                DI1=>uMaster_uFifoRxRaw_rdataout5, 
                DI0=>uMaster_uFifoRxRaw_rdataout4, 
                F0=>uMaster_uFifoRxRaw_rdataout4, Q0=>uMaster_DataFifo_4, 
                F1=>uMaster_uFifoRxRaw_rdataout5, Q1=>uMaster_DataFifo_5);
    uMaster_uFifoRxRaw_fifo_pfu_0_0_4I: SDPRAMD
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_WAD0=>TRUE, CHECK_WAD1=>TRUE, CHECK_WAD2=>TRUE, 
                   CHECK_WAD3=>TRUE, CHECK_WD0=>TRUE, CHECK_WD1=>TRUE)
      port map (M1=>'X', RAD0=>uMaster_uFifoRxRaw_rcount_0, 
                RAD1=>uMaster_uFifoRxRaw_rcount_1, 
                RAD2=>uMaster_uFifoRxRaw_rcount_2, 
                RAD3=>uMaster_uFifoRxRaw_rcount_3, 
                WD1=>uMaster_uFifoRxRaw_fifo_pfu_0_0_WD3_INT, 
                WD0=>uMaster_uFifoRxRaw_fifo_pfu_0_0_WD2_INT, 
                WAD0=>uMaster_uFifoRxRaw_fifo_pfu_0_0_WAD0_INT, 
                WAD1=>uMaster_uFifoRxRaw_fifo_pfu_0_0_WAD1_INT, 
                WAD2=>uMaster_uFifoRxRaw_fifo_pfu_0_0_WAD2_INT, 
                WAD3=>uMaster_uFifoRxRaw_fifo_pfu_0_0_WAD3_INT, 
                WRE=>uMaster_uFifoRxRaw_fifo_pfu_0_0_WRE_INT, 
                WCK=>uMaster_uFifoRxRaw_fifo_pfu_0_0_WCK_INT, M0=>'X', 
                CE=>uMaster_uFifoRxRaw_rden_i, CLK=>Clk50, LSR=>'X', 
                DI1=>uMaster_uFifoRxRaw_rdataout7, 
                DI0=>uMaster_uFifoRxRaw_rdataout6, 
                F0=>uMaster_uFifoRxRaw_rdataout6, Q0=>uMaster_DataFifo_6, 
                F1=>uMaster_uFifoRxRaw_rdataout7, Q1=>uMaster_DataFifo_7);
    uForth_cpu1_sync_r_stack_ram_SLICE_347I: SRAMWA
      generic map (CLKMUX=>"SIG", LSRMUX=>"SIG", CHECK_LSR=>TRUE)
      port map (A1=>uForth_cpu1_r_0, B1=>uForth_cpu1_r_1, C1=>uForth_cpu1_r_2, 
                D1=>uForth_cpu1_r_3, A0=>uForth_cpu1_rp1_0, 
                B0=>uForth_cpu1_rp1_1, C0=>uForth_cpu1_rp1_2, 
                D0=>uForth_cpu1_rp1_3, CLK=>Clk50, 
                LSR=>uForth_cpu1_r_stack_and_0, 
                WDO0=>uForth_cpu1_sync_r_stack_ram_WD0_INT, 
                WDO1=>uForth_cpu1_sync_r_stack_ram_WD1_INT, 
                WDO2=>uForth_cpu1_sync_r_stack_ram_WD2_INT, 
                WDO3=>uForth_cpu1_sync_r_stack_ram_WD3_INT, 
                WADO0=>uForth_cpu1_sync_r_stack_ram_WAD0_INT, 
                WADO1=>uForth_cpu1_sync_r_stack_ram_WAD1_INT, 
                WADO2=>uForth_cpu1_sync_r_stack_ram_WAD2_INT, 
                WADO3=>uForth_cpu1_sync_r_stack_ram_WAD3_INT, 
                WCKO=>uForth_cpu1_sync_r_stack_ram_WCK_INT, 
                WREO=>uForth_cpu1_sync_r_stack_ram_WRE_INT);
    uForth_cpu1_sync_r_stack_ram_SLICE_348I: SDPRAMD
      generic map (CHECK_WAD0=>TRUE, CHECK_WAD1=>TRUE, CHECK_WAD2=>TRUE, 
                   CHECK_WAD3=>TRUE, CHECK_WD0=>TRUE, CHECK_WD1=>TRUE)
      port map (M1=>'X', RAD0=>uForth_cpu1_rp_0, RAD1=>uForth_cpu1_rp_1, 
                RAD2=>uForth_cpu1_rp_2, RAD3=>uForth_cpu1_rp_3, 
                WD1=>uForth_cpu1_sync_r_stack_ram_WD1_INT, 
                WD0=>uForth_cpu1_sync_r_stack_ram_WD0_INT, 
                WAD0=>uForth_cpu1_sync_r_stack_ram_WAD0_INT, 
                WAD1=>uForth_cpu1_sync_r_stack_ram_WAD1_INT, 
                WAD2=>uForth_cpu1_sync_r_stack_ram_WAD2_INT, 
                WAD3=>uForth_cpu1_sync_r_stack_ram_WAD3_INT, 
                WRE=>uForth_cpu1_sync_r_stack_ram_WRE_INT, 
                WCK=>uForth_cpu1_sync_r_stack_ram_WCK_INT, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', DI1=>'X', DI0=>'X', 
                F0=>uForth_cpu1_r_stack_ram, Q0=>open, 
                F1=>uForth_cpu1_r_stack_ram_0, Q1=>open);
    uForth_cpu1_sync_r_stack_ram_SLICE_349I: SDPRAMD
      generic map (CHECK_WAD0=>TRUE, CHECK_WAD1=>TRUE, CHECK_WAD2=>TRUE, 
                   CHECK_WAD3=>TRUE, CHECK_WD0=>TRUE, CHECK_WD1=>TRUE)
      port map (M1=>'X', RAD0=>uForth_cpu1_rp_0, RAD1=>uForth_cpu1_rp_1, 
                RAD2=>uForth_cpu1_rp_2, RAD3=>uForth_cpu1_rp_3, 
                WD1=>uForth_cpu1_sync_r_stack_ram_WD3_INT, 
                WD0=>uForth_cpu1_sync_r_stack_ram_WD2_INT, 
                WAD0=>uForth_cpu1_sync_r_stack_ram_WAD0_INT, 
                WAD1=>uForth_cpu1_sync_r_stack_ram_WAD1_INT, 
                WAD2=>uForth_cpu1_sync_r_stack_ram_WAD2_INT, 
                WAD3=>uForth_cpu1_sync_r_stack_ram_WAD3_INT, 
                WRE=>uForth_cpu1_sync_r_stack_ram_WRE_INT, 
                WCK=>uForth_cpu1_sync_r_stack_ram_WCK_INT, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', DI1=>'X', DI0=>'X', 
                F0=>uForth_cpu1_r_stack_ram_1, Q0=>open, 
                F1=>uForth_cpu1_r_stack_ram_2, Q1=>open);
    uForth_cpu1_sync_s_stack_ram_16_SLICE_350I: SRAMWA
      generic map (CLKMUX=>"SIG", LSRMUX=>"SIG", CHECK_LSR=>TRUE)
      port map (A1=>uForth_cpu1_t_32, B1=>'X', C1=>'X', D1=>'X', 
                A0=>uForth_cpu1_sp1_0, B0=>uForth_cpu1_sp1_1, 
                C0=>uForth_cpu1_sp1_2, D0=>uForth_cpu1_sp1_3, CLK=>Clk50, 
                LSR=>uForth_cpu1_s_stack_and_2, 
                WDO0=>uForth_cpu1_sync_s_stack_ram_16_WD0_INT, WDO1=>open, 
                WDO2=>open, WDO3=>open, 
                WADO0=>uForth_cpu1_sync_s_stack_ram_16_WAD0_INT, 
                WADO1=>uForth_cpu1_sync_s_stack_ram_16_WAD1_INT, 
                WADO2=>uForth_cpu1_sync_s_stack_ram_16_WAD2_INT, 
                WADO3=>uForth_cpu1_sync_s_stack_ram_16_WAD3_INT, 
                WCKO=>uForth_cpu1_sync_s_stack_ram_16_WCK_INT, 
                WREO=>uForth_cpu1_sync_s_stack_ram_16_WRE_INT);
    uForth_cpu1_sync_s_stack_ram_16_SLICE_351I: SDPRAMD
      generic map (CHECK_WAD0=>TRUE, CHECK_WAD1=>TRUE, CHECK_WAD2=>TRUE, 
                   CHECK_WAD3=>TRUE, CHECK_WD0=>TRUE)
      port map (M1=>'X', RAD0=>uForth_cpu1_sp_0, RAD1=>uForth_cpu1_sp_1, 
                RAD2=>uForth_cpu1_sp_2, RAD3=>uForth_cpu1_sp_3, WD1=>'X', 
                WD0=>uForth_cpu1_sync_s_stack_ram_16_WD0_INT, 
                WAD0=>uForth_cpu1_sync_s_stack_ram_16_WAD0_INT, 
                WAD1=>uForth_cpu1_sync_s_stack_ram_16_WAD1_INT, 
                WAD2=>uForth_cpu1_sync_s_stack_ram_16_WAD2_INT, 
                WAD3=>uForth_cpu1_sync_s_stack_ram_16_WAD3_INT, 
                WRE=>uForth_cpu1_sync_s_stack_ram_16_WRE_INT, 
                WCK=>uForth_cpu1_sync_s_stack_ram_16_WCK_INT, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', DI1=>'X', DI0=>'X', 
                F0=>uForth_cpu1_s_stack_ram_64, Q0=>open, F1=>open, Q1=>open);
    uForth_cpu1_sync_s_stack_ram_15_SLICE_352I: SRAMWA
      generic map (CLKMUX=>"SIG", LSRMUX=>"SIG", CHECK_LSR=>TRUE)
      port map (A1=>uForth_cpu_data_o_28, B1=>uForth_cpu_data_o_29, 
                C1=>uForth_cpu_data_o_30, D1=>uForth_cpu_data_o_31, 
                A0=>uForth_cpu1_sp1_0, B0=>uForth_cpu1_sp1_1, 
                C0=>uForth_cpu1_sp1_2, D0=>uForth_cpu1_sp1_3, CLK=>Clk50, 
                LSR=>uForth_cpu1_s_stack_and_2, 
                WDO0=>uForth_cpu1_sync_s_stack_ram_15_WD0_INT, 
                WDO1=>uForth_cpu1_sync_s_stack_ram_15_WD1_INT, 
                WDO2=>uForth_cpu1_sync_s_stack_ram_15_WD2_INT, 
                WDO3=>uForth_cpu1_sync_s_stack_ram_15_WD3_INT, 
                WADO0=>uForth_cpu1_sync_s_stack_ram_15_WAD0_INT, 
                WADO1=>uForth_cpu1_sync_s_stack_ram_15_WAD1_INT, 
                WADO2=>uForth_cpu1_sync_s_stack_ram_15_WAD2_INT, 
                WADO3=>uForth_cpu1_sync_s_stack_ram_15_WAD3_INT, 
                WCKO=>uForth_cpu1_sync_s_stack_ram_15_WCK_INT, 
                WREO=>uForth_cpu1_sync_s_stack_ram_15_WRE_INT);
    uForth_cpu1_sync_s_stack_ram_15_SLICE_353I: SDPRAMD
      generic map (CHECK_WAD0=>TRUE, CHECK_WAD1=>TRUE, CHECK_WAD2=>TRUE, 
                   CHECK_WAD3=>TRUE, CHECK_WD0=>TRUE, CHECK_WD1=>TRUE)
      port map (M1=>'X', RAD0=>uForth_cpu1_sp_0, RAD1=>uForth_cpu1_sp_1, 
                RAD2=>uForth_cpu1_sp_2, RAD3=>uForth_cpu1_sp_3, 
                WD1=>uForth_cpu1_sync_s_stack_ram_15_WD1_INT, 
                WD0=>uForth_cpu1_sync_s_stack_ram_15_WD0_INT, 
                WAD0=>uForth_cpu1_sync_s_stack_ram_15_WAD0_INT, 
                WAD1=>uForth_cpu1_sync_s_stack_ram_15_WAD1_INT, 
                WAD2=>uForth_cpu1_sync_s_stack_ram_15_WAD2_INT, 
                WAD3=>uForth_cpu1_sync_s_stack_ram_15_WAD3_INT, 
                WRE=>uForth_cpu1_sync_s_stack_ram_15_WRE_INT, 
                WCK=>uForth_cpu1_sync_s_stack_ram_15_WCK_INT, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', DI1=>'X', DI0=>'X', 
                F0=>uForth_cpu1_s_stack_ram_60, Q0=>open, 
                F1=>uForth_cpu1_s_stack_ram_61, Q1=>open);
    uForth_cpu1_sync_s_stack_ram_15_SLICE_354I: SDPRAMD
      generic map (CHECK_WAD0=>TRUE, CHECK_WAD1=>TRUE, CHECK_WAD2=>TRUE, 
                   CHECK_WAD3=>TRUE, CHECK_WD0=>TRUE, CHECK_WD1=>TRUE)
      port map (M1=>'X', RAD0=>uForth_cpu1_sp_0, RAD1=>uForth_cpu1_sp_1, 
                RAD2=>uForth_cpu1_sp_2, RAD3=>uForth_cpu1_sp_3, 
                WD1=>uForth_cpu1_sync_s_stack_ram_15_WD3_INT, 
                WD0=>uForth_cpu1_sync_s_stack_ram_15_WD2_INT, 
                WAD0=>uForth_cpu1_sync_s_stack_ram_15_WAD0_INT, 
                WAD1=>uForth_cpu1_sync_s_stack_ram_15_WAD1_INT, 
                WAD2=>uForth_cpu1_sync_s_stack_ram_15_WAD2_INT, 
                WAD3=>uForth_cpu1_sync_s_stack_ram_15_WAD3_INT, 
                WRE=>uForth_cpu1_sync_s_stack_ram_15_WRE_INT, 
                WCK=>uForth_cpu1_sync_s_stack_ram_15_WCK_INT, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', DI1=>'X', DI0=>'X', 
                F0=>uForth_cpu1_s_stack_ram_62, Q0=>open, 
                F1=>uForth_cpu1_s_stack_ram_63, Q1=>open);
    uForth_cpu1_sync_s_stack_ram_14_SLICE_355I: SRAMWA
      generic map (CLKMUX=>"SIG", LSRMUX=>"SIG", CHECK_LSR=>TRUE)
      port map (A1=>uForth_cpu_data_o_24, B1=>uForth_cpu_data_o_25, 
                C1=>uForth_cpu_data_o_26, D1=>uForth_cpu_data_o_27, 
                A0=>uForth_cpu1_sp1_0, B0=>uForth_cpu1_sp1_1, 
                C0=>uForth_cpu1_sp1_2, D0=>uForth_cpu1_sp1_3, CLK=>Clk50, 
                LSR=>uForth_cpu1_s_stack_and_2, 
                WDO0=>uForth_cpu1_sync_s_stack_ram_14_WD0_INT, 
                WDO1=>uForth_cpu1_sync_s_stack_ram_14_WD1_INT, 
                WDO2=>uForth_cpu1_sync_s_stack_ram_14_WD2_INT, 
                WDO3=>uForth_cpu1_sync_s_stack_ram_14_WD3_INT, 
                WADO0=>uForth_cpu1_sync_s_stack_ram_14_WAD0_INT, 
                WADO1=>uForth_cpu1_sync_s_stack_ram_14_WAD1_INT, 
                WADO2=>uForth_cpu1_sync_s_stack_ram_14_WAD2_INT, 
                WADO3=>uForth_cpu1_sync_s_stack_ram_14_WAD3_INT, 
                WCKO=>uForth_cpu1_sync_s_stack_ram_14_WCK_INT, 
                WREO=>uForth_cpu1_sync_s_stack_ram_14_WRE_INT);
    uForth_cpu1_sync_s_stack_ram_14_SLICE_356I: SDPRAMD
      generic map (CHECK_WAD0=>TRUE, CHECK_WAD1=>TRUE, CHECK_WAD2=>TRUE, 
                   CHECK_WAD3=>TRUE, CHECK_WD0=>TRUE, CHECK_WD1=>TRUE)
      port map (M1=>'X', RAD0=>uForth_cpu1_sp_0, RAD1=>uForth_cpu1_sp_1, 
                RAD2=>uForth_cpu1_sp_2, RAD3=>uForth_cpu1_sp_3, 
                WD1=>uForth_cpu1_sync_s_stack_ram_14_WD1_INT, 
                WD0=>uForth_cpu1_sync_s_stack_ram_14_WD0_INT, 
                WAD0=>uForth_cpu1_sync_s_stack_ram_14_WAD0_INT, 
                WAD1=>uForth_cpu1_sync_s_stack_ram_14_WAD1_INT, 
                WAD2=>uForth_cpu1_sync_s_stack_ram_14_WAD2_INT, 
                WAD3=>uForth_cpu1_sync_s_stack_ram_14_WAD3_INT, 
                WRE=>uForth_cpu1_sync_s_stack_ram_14_WRE_INT, 
                WCK=>uForth_cpu1_sync_s_stack_ram_14_WCK_INT, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', DI1=>'X', DI0=>'X', 
                F0=>uForth_cpu1_s_stack_ram_56, Q0=>open, 
                F1=>uForth_cpu1_s_stack_ram_57, Q1=>open);
    uForth_cpu1_sync_s_stack_ram_14_SLICE_357I: SDPRAMD
      generic map (CHECK_WAD0=>TRUE, CHECK_WAD1=>TRUE, CHECK_WAD2=>TRUE, 
                   CHECK_WAD3=>TRUE, CHECK_WD0=>TRUE, CHECK_WD1=>TRUE)
      port map (M1=>'X', RAD0=>uForth_cpu1_sp_0, RAD1=>uForth_cpu1_sp_1, 
                RAD2=>uForth_cpu1_sp_2, RAD3=>uForth_cpu1_sp_3, 
                WD1=>uForth_cpu1_sync_s_stack_ram_14_WD3_INT, 
                WD0=>uForth_cpu1_sync_s_stack_ram_14_WD2_INT, 
                WAD0=>uForth_cpu1_sync_s_stack_ram_14_WAD0_INT, 
                WAD1=>uForth_cpu1_sync_s_stack_ram_14_WAD1_INT, 
                WAD2=>uForth_cpu1_sync_s_stack_ram_14_WAD2_INT, 
                WAD3=>uForth_cpu1_sync_s_stack_ram_14_WAD3_INT, 
                WRE=>uForth_cpu1_sync_s_stack_ram_14_WRE_INT, 
                WCK=>uForth_cpu1_sync_s_stack_ram_14_WCK_INT, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', DI1=>'X', DI0=>'X', 
                F0=>uForth_cpu1_s_stack_ram_58, Q0=>open, 
                F1=>uForth_cpu1_s_stack_ram_59, Q1=>open);
    uForth_cpu1_sync_s_stack_ram_13_SLICE_358I: SRAMWA
      generic map (CLKMUX=>"SIG", LSRMUX=>"SIG", CHECK_LSR=>TRUE)
      port map (A1=>uForth_cpu_data_o_20, B1=>uForth_cpu_data_o_21, 
                C1=>uForth_cpu_data_o_22, D1=>uForth_cpu_data_o_23, 
                A0=>uForth_cpu1_sp1_0, B0=>uForth_cpu1_sp1_1, 
                C0=>uForth_cpu1_sp1_2, D0=>uForth_cpu1_sp1_3, CLK=>Clk50, 
                LSR=>uForth_cpu1_s_stack_and_2, 
                WDO0=>uForth_cpu1_sync_s_stack_ram_13_WD0_INT, 
                WDO1=>uForth_cpu1_sync_s_stack_ram_13_WD1_INT, 
                WDO2=>uForth_cpu1_sync_s_stack_ram_13_WD2_INT, 
                WDO3=>uForth_cpu1_sync_s_stack_ram_13_WD3_INT, 
                WADO0=>uForth_cpu1_sync_s_stack_ram_13_WAD0_INT, 
                WADO1=>uForth_cpu1_sync_s_stack_ram_13_WAD1_INT, 
                WADO2=>uForth_cpu1_sync_s_stack_ram_13_WAD2_INT, 
                WADO3=>uForth_cpu1_sync_s_stack_ram_13_WAD3_INT, 
                WCKO=>uForth_cpu1_sync_s_stack_ram_13_WCK_INT, 
                WREO=>uForth_cpu1_sync_s_stack_ram_13_WRE_INT);
    uForth_cpu1_sync_s_stack_ram_13_SLICE_359I: SDPRAMD
      generic map (CHECK_WAD0=>TRUE, CHECK_WAD1=>TRUE, CHECK_WAD2=>TRUE, 
                   CHECK_WAD3=>TRUE, CHECK_WD0=>TRUE, CHECK_WD1=>TRUE)
      port map (M1=>'X', RAD0=>uForth_cpu1_sp_0, RAD1=>uForth_cpu1_sp_1, 
                RAD2=>uForth_cpu1_sp_2, RAD3=>uForth_cpu1_sp_3, 
                WD1=>uForth_cpu1_sync_s_stack_ram_13_WD1_INT, 
                WD0=>uForth_cpu1_sync_s_stack_ram_13_WD0_INT, 
                WAD0=>uForth_cpu1_sync_s_stack_ram_13_WAD0_INT, 
                WAD1=>uForth_cpu1_sync_s_stack_ram_13_WAD1_INT, 
                WAD2=>uForth_cpu1_sync_s_stack_ram_13_WAD2_INT, 
                WAD3=>uForth_cpu1_sync_s_stack_ram_13_WAD3_INT, 
                WRE=>uForth_cpu1_sync_s_stack_ram_13_WRE_INT, 
                WCK=>uForth_cpu1_sync_s_stack_ram_13_WCK_INT, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', DI1=>'X', DI0=>'X', 
                F0=>uForth_cpu1_s_stack_ram_52, Q0=>open, 
                F1=>uForth_cpu1_s_stack_ram_53, Q1=>open);
    uForth_cpu1_sync_s_stack_ram_13_SLICE_360I: SDPRAMD
      generic map (CHECK_WAD0=>TRUE, CHECK_WAD1=>TRUE, CHECK_WAD2=>TRUE, 
                   CHECK_WAD3=>TRUE, CHECK_WD0=>TRUE, CHECK_WD1=>TRUE)
      port map (M1=>'X', RAD0=>uForth_cpu1_sp_0, RAD1=>uForth_cpu1_sp_1, 
                RAD2=>uForth_cpu1_sp_2, RAD3=>uForth_cpu1_sp_3, 
                WD1=>uForth_cpu1_sync_s_stack_ram_13_WD3_INT, 
                WD0=>uForth_cpu1_sync_s_stack_ram_13_WD2_INT, 
                WAD0=>uForth_cpu1_sync_s_stack_ram_13_WAD0_INT, 
                WAD1=>uForth_cpu1_sync_s_stack_ram_13_WAD1_INT, 
                WAD2=>uForth_cpu1_sync_s_stack_ram_13_WAD2_INT, 
                WAD3=>uForth_cpu1_sync_s_stack_ram_13_WAD3_INT, 
                WRE=>uForth_cpu1_sync_s_stack_ram_13_WRE_INT, 
                WCK=>uForth_cpu1_sync_s_stack_ram_13_WCK_INT, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', DI1=>'X', DI0=>'X', 
                F0=>uForth_cpu1_s_stack_ram_54, Q0=>open, 
                F1=>uForth_cpu1_s_stack_ram_55, Q1=>open);
    uForth_cpu1_sync_s_stack_ram_12_SLICE_361I: SRAMWA
      generic map (CLKMUX=>"SIG", LSRMUX=>"SIG", CHECK_LSR=>TRUE)
      port map (A1=>uForth_cpu_data_o_16, B1=>uForth_cpu_data_o_17, 
                C1=>uForth_cpu_data_o_18, D1=>uForth_cpu_data_o_19, 
                A0=>uForth_cpu1_sp1_0, B0=>uForth_cpu1_sp1_1, 
                C0=>uForth_cpu1_sp1_2, D0=>uForth_cpu1_sp1_3, CLK=>Clk50, 
                LSR=>uForth_cpu1_s_stack_and_2, 
                WDO0=>uForth_cpu1_sync_s_stack_ram_12_WD0_INT, 
                WDO1=>uForth_cpu1_sync_s_stack_ram_12_WD1_INT, 
                WDO2=>uForth_cpu1_sync_s_stack_ram_12_WD2_INT, 
                WDO3=>uForth_cpu1_sync_s_stack_ram_12_WD3_INT, 
                WADO0=>uForth_cpu1_sync_s_stack_ram_12_WAD0_INT, 
                WADO1=>uForth_cpu1_sync_s_stack_ram_12_WAD1_INT, 
                WADO2=>uForth_cpu1_sync_s_stack_ram_12_WAD2_INT, 
                WADO3=>uForth_cpu1_sync_s_stack_ram_12_WAD3_INT, 
                WCKO=>uForth_cpu1_sync_s_stack_ram_12_WCK_INT, 
                WREO=>uForth_cpu1_sync_s_stack_ram_12_WRE_INT);
    uForth_cpu1_sync_s_stack_ram_12_SLICE_362I: SDPRAMD
      generic map (CHECK_WAD0=>TRUE, CHECK_WAD1=>TRUE, CHECK_WAD2=>TRUE, 
                   CHECK_WAD3=>TRUE, CHECK_WD0=>TRUE, CHECK_WD1=>TRUE)
      port map (M1=>'X', RAD0=>uForth_cpu1_sp_0, RAD1=>uForth_cpu1_sp_1, 
                RAD2=>uForth_cpu1_sp_2, RAD3=>uForth_cpu1_sp_3, 
                WD1=>uForth_cpu1_sync_s_stack_ram_12_WD1_INT, 
                WD0=>uForth_cpu1_sync_s_stack_ram_12_WD0_INT, 
                WAD0=>uForth_cpu1_sync_s_stack_ram_12_WAD0_INT, 
                WAD1=>uForth_cpu1_sync_s_stack_ram_12_WAD1_INT, 
                WAD2=>uForth_cpu1_sync_s_stack_ram_12_WAD2_INT, 
                WAD3=>uForth_cpu1_sync_s_stack_ram_12_WAD3_INT, 
                WRE=>uForth_cpu1_sync_s_stack_ram_12_WRE_INT, 
                WCK=>uForth_cpu1_sync_s_stack_ram_12_WCK_INT, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', DI1=>'X', DI0=>'X', 
                F0=>uForth_cpu1_s_stack_ram_48, Q0=>open, 
                F1=>uForth_cpu1_s_stack_ram_49, Q1=>open);
    uForth_cpu1_sync_s_stack_ram_12_SLICE_363I: SDPRAMD
      generic map (CHECK_WAD0=>TRUE, CHECK_WAD1=>TRUE, CHECK_WAD2=>TRUE, 
                   CHECK_WAD3=>TRUE, CHECK_WD0=>TRUE, CHECK_WD1=>TRUE)
      port map (M1=>'X', RAD0=>uForth_cpu1_sp_0, RAD1=>uForth_cpu1_sp_1, 
                RAD2=>uForth_cpu1_sp_2, RAD3=>uForth_cpu1_sp_3, 
                WD1=>uForth_cpu1_sync_s_stack_ram_12_WD3_INT, 
                WD0=>uForth_cpu1_sync_s_stack_ram_12_WD2_INT, 
                WAD0=>uForth_cpu1_sync_s_stack_ram_12_WAD0_INT, 
                WAD1=>uForth_cpu1_sync_s_stack_ram_12_WAD1_INT, 
                WAD2=>uForth_cpu1_sync_s_stack_ram_12_WAD2_INT, 
                WAD3=>uForth_cpu1_sync_s_stack_ram_12_WAD3_INT, 
                WRE=>uForth_cpu1_sync_s_stack_ram_12_WRE_INT, 
                WCK=>uForth_cpu1_sync_s_stack_ram_12_WCK_INT, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', DI1=>'X', DI0=>'X', 
                F0=>uForth_cpu1_s_stack_ram_50, Q0=>open, 
                F1=>uForth_cpu1_s_stack_ram_51, Q1=>open);
    uForth_cpu1_sync_s_stack_ram_11_SLICE_364I: SRAMWA
      generic map (CLKMUX=>"SIG", LSRMUX=>"SIG", CHECK_LSR=>TRUE)
      port map (A1=>uForth_cpu_data_o_12, B1=>uForth_cpu_data_o_13, 
                C1=>uForth_cpu_data_o_14, D1=>uForth_cpu_data_o_15, 
                A0=>uForth_cpu1_sp1_0, B0=>uForth_cpu1_sp1_1, 
                C0=>uForth_cpu1_sp1_2, D0=>uForth_cpu1_sp1_3, CLK=>Clk50, 
                LSR=>uForth_cpu1_s_stack_and_2, 
                WDO0=>uForth_cpu1_sync_s_stack_ram_11_WD0_INT, 
                WDO1=>uForth_cpu1_sync_s_stack_ram_11_WD1_INT, 
                WDO2=>uForth_cpu1_sync_s_stack_ram_11_WD2_INT, 
                WDO3=>uForth_cpu1_sync_s_stack_ram_11_WD3_INT, 
                WADO0=>uForth_cpu1_sync_s_stack_ram_11_WAD0_INT, 
                WADO1=>uForth_cpu1_sync_s_stack_ram_11_WAD1_INT, 
                WADO2=>uForth_cpu1_sync_s_stack_ram_11_WAD2_INT, 
                WADO3=>uForth_cpu1_sync_s_stack_ram_11_WAD3_INT, 
                WCKO=>uForth_cpu1_sync_s_stack_ram_11_WCK_INT, 
                WREO=>uForth_cpu1_sync_s_stack_ram_11_WRE_INT);
    uForth_cpu1_sync_s_stack_ram_11_SLICE_365I: SDPRAMD
      generic map (CHECK_WAD0=>TRUE, CHECK_WAD1=>TRUE, CHECK_WAD2=>TRUE, 
                   CHECK_WAD3=>TRUE, CHECK_WD0=>TRUE, CHECK_WD1=>TRUE)
      port map (M1=>'X', RAD0=>uForth_cpu1_sp_0, RAD1=>uForth_cpu1_sp_1, 
                RAD2=>uForth_cpu1_sp_2, RAD3=>uForth_cpu1_sp_3, 
                WD1=>uForth_cpu1_sync_s_stack_ram_11_WD1_INT, 
                WD0=>uForth_cpu1_sync_s_stack_ram_11_WD0_INT, 
                WAD0=>uForth_cpu1_sync_s_stack_ram_11_WAD0_INT, 
                WAD1=>uForth_cpu1_sync_s_stack_ram_11_WAD1_INT, 
                WAD2=>uForth_cpu1_sync_s_stack_ram_11_WAD2_INT, 
                WAD3=>uForth_cpu1_sync_s_stack_ram_11_WAD3_INT, 
                WRE=>uForth_cpu1_sync_s_stack_ram_11_WRE_INT, 
                WCK=>uForth_cpu1_sync_s_stack_ram_11_WCK_INT, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', DI1=>'X', DI0=>'X', 
                F0=>uForth_cpu1_s_stack_ram_44, Q0=>open, 
                F1=>uForth_cpu1_s_stack_ram_45, Q1=>open);
    uForth_cpu1_sync_s_stack_ram_11_SLICE_366I: SDPRAMD
      generic map (CHECK_WAD0=>TRUE, CHECK_WAD1=>TRUE, CHECK_WAD2=>TRUE, 
                   CHECK_WAD3=>TRUE, CHECK_WD0=>TRUE, CHECK_WD1=>TRUE)
      port map (M1=>'X', RAD0=>uForth_cpu1_sp_0, RAD1=>uForth_cpu1_sp_1, 
                RAD2=>uForth_cpu1_sp_2, RAD3=>uForth_cpu1_sp_3, 
                WD1=>uForth_cpu1_sync_s_stack_ram_11_WD3_INT, 
                WD0=>uForth_cpu1_sync_s_stack_ram_11_WD2_INT, 
                WAD0=>uForth_cpu1_sync_s_stack_ram_11_WAD0_INT, 
                WAD1=>uForth_cpu1_sync_s_stack_ram_11_WAD1_INT, 
                WAD2=>uForth_cpu1_sync_s_stack_ram_11_WAD2_INT, 
                WAD3=>uForth_cpu1_sync_s_stack_ram_11_WAD3_INT, 
                WRE=>uForth_cpu1_sync_s_stack_ram_11_WRE_INT, 
                WCK=>uForth_cpu1_sync_s_stack_ram_11_WCK_INT, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', DI1=>'X', DI0=>'X', 
                F0=>uForth_cpu1_s_stack_ram_46, Q0=>open, 
                F1=>uForth_cpu1_s_stack_ram_47, Q1=>open);
    uForth_cpu1_sync_s_stack_ram_10_SLICE_367I: SRAMWA
      generic map (CLKMUX=>"SIG", LSRMUX=>"SIG", CHECK_LSR=>TRUE)
      port map (A1=>uForth_cpu_data_o_8, B1=>uForth_cpu_data_o_9, 
                C1=>uForth_cpu_data_o_10, D1=>uForth_cpu_data_o_11, 
                A0=>uForth_cpu1_sp1_0, B0=>uForth_cpu1_sp1_1, 
                C0=>uForth_cpu1_sp1_2, D0=>uForth_cpu1_sp1_3, CLK=>Clk50, 
                LSR=>uForth_cpu1_s_stack_and_2, 
                WDO0=>uForth_cpu1_sync_s_stack_ram_10_WD0_INT, 
                WDO1=>uForth_cpu1_sync_s_stack_ram_10_WD1_INT, 
                WDO2=>uForth_cpu1_sync_s_stack_ram_10_WD2_INT, 
                WDO3=>uForth_cpu1_sync_s_stack_ram_10_WD3_INT, 
                WADO0=>uForth_cpu1_sync_s_stack_ram_10_WAD0_INT, 
                WADO1=>uForth_cpu1_sync_s_stack_ram_10_WAD1_INT, 
                WADO2=>uForth_cpu1_sync_s_stack_ram_10_WAD2_INT, 
                WADO3=>uForth_cpu1_sync_s_stack_ram_10_WAD3_INT, 
                WCKO=>uForth_cpu1_sync_s_stack_ram_10_WCK_INT, 
                WREO=>uForth_cpu1_sync_s_stack_ram_10_WRE_INT);
    uForth_cpu1_sync_s_stack_ram_10_SLICE_368I: SDPRAMD
      generic map (CHECK_WAD0=>TRUE, CHECK_WAD1=>TRUE, CHECK_WAD2=>TRUE, 
                   CHECK_WAD3=>TRUE, CHECK_WD0=>TRUE, CHECK_WD1=>TRUE)
      port map (M1=>'X', RAD0=>uForth_cpu1_sp_0, RAD1=>uForth_cpu1_sp_1, 
                RAD2=>uForth_cpu1_sp_2, RAD3=>uForth_cpu1_sp_3, 
                WD1=>uForth_cpu1_sync_s_stack_ram_10_WD1_INT, 
                WD0=>uForth_cpu1_sync_s_stack_ram_10_WD0_INT, 
                WAD0=>uForth_cpu1_sync_s_stack_ram_10_WAD0_INT, 
                WAD1=>uForth_cpu1_sync_s_stack_ram_10_WAD1_INT, 
                WAD2=>uForth_cpu1_sync_s_stack_ram_10_WAD2_INT, 
                WAD3=>uForth_cpu1_sync_s_stack_ram_10_WAD3_INT, 
                WRE=>uForth_cpu1_sync_s_stack_ram_10_WRE_INT, 
                WCK=>uForth_cpu1_sync_s_stack_ram_10_WCK_INT, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', DI1=>'X', DI0=>'X', 
                F0=>uForth_cpu1_s_stack_ram_40, Q0=>open, 
                F1=>uForth_cpu1_s_stack_ram_41, Q1=>open);
    uForth_cpu1_sync_s_stack_ram_10_SLICE_369I: SDPRAMD
      generic map (CHECK_WAD0=>TRUE, CHECK_WAD1=>TRUE, CHECK_WAD2=>TRUE, 
                   CHECK_WAD3=>TRUE, CHECK_WD0=>TRUE, CHECK_WD1=>TRUE)
      port map (M1=>'X', RAD0=>uForth_cpu1_sp_0, RAD1=>uForth_cpu1_sp_1, 
                RAD2=>uForth_cpu1_sp_2, RAD3=>uForth_cpu1_sp_3, 
                WD1=>uForth_cpu1_sync_s_stack_ram_10_WD3_INT, 
                WD0=>uForth_cpu1_sync_s_stack_ram_10_WD2_INT, 
                WAD0=>uForth_cpu1_sync_s_stack_ram_10_WAD0_INT, 
                WAD1=>uForth_cpu1_sync_s_stack_ram_10_WAD1_INT, 
                WAD2=>uForth_cpu1_sync_s_stack_ram_10_WAD2_INT, 
                WAD3=>uForth_cpu1_sync_s_stack_ram_10_WAD3_INT, 
                WRE=>uForth_cpu1_sync_s_stack_ram_10_WRE_INT, 
                WCK=>uForth_cpu1_sync_s_stack_ram_10_WCK_INT, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', DI1=>'X', DI0=>'X', 
                F0=>uForth_cpu1_s_stack_ram_42, Q0=>open, 
                F1=>uForth_cpu1_s_stack_ram_43, Q1=>open);
    uForth_cpu1_sync_s_stack_ram_9_SLICE_370I: SRAMWA
      generic map (CLKMUX=>"SIG", LSRMUX=>"SIG", CHECK_LSR=>TRUE)
      port map (A1=>uForth_cpu_data_o_4, B1=>uForth_cpu_data_o_5, 
                C1=>uForth_cpu_data_o_6, D1=>uForth_cpu_data_o_7, 
                A0=>uForth_cpu1_sp1_0, B0=>uForth_cpu1_sp1_1, 
                C0=>uForth_cpu1_sp1_2, D0=>uForth_cpu1_sp1_3, CLK=>Clk50, 
                LSR=>uForth_cpu1_s_stack_and_2, 
                WDO0=>uForth_cpu1_sync_s_stack_ram_9_WD0_INT, 
                WDO1=>uForth_cpu1_sync_s_stack_ram_9_WD1_INT, 
                WDO2=>uForth_cpu1_sync_s_stack_ram_9_WD2_INT, 
                WDO3=>uForth_cpu1_sync_s_stack_ram_9_WD3_INT, 
                WADO0=>uForth_cpu1_sync_s_stack_ram_9_WAD0_INT, 
                WADO1=>uForth_cpu1_sync_s_stack_ram_9_WAD1_INT, 
                WADO2=>uForth_cpu1_sync_s_stack_ram_9_WAD2_INT, 
                WADO3=>uForth_cpu1_sync_s_stack_ram_9_WAD3_INT, 
                WCKO=>uForth_cpu1_sync_s_stack_ram_9_WCK_INT, 
                WREO=>uForth_cpu1_sync_s_stack_ram_9_WRE_INT);
    uForth_cpu1_sync_s_stack_ram_9_SLICE_371I: SDPRAMD
      generic map (CHECK_WAD0=>TRUE, CHECK_WAD1=>TRUE, CHECK_WAD2=>TRUE, 
                   CHECK_WAD3=>TRUE, CHECK_WD0=>TRUE, CHECK_WD1=>TRUE)
      port map (M1=>'X', RAD0=>uForth_cpu1_sp_0, RAD1=>uForth_cpu1_sp_1, 
                RAD2=>uForth_cpu1_sp_2, RAD3=>uForth_cpu1_sp_3, 
                WD1=>uForth_cpu1_sync_s_stack_ram_9_WD1_INT, 
                WD0=>uForth_cpu1_sync_s_stack_ram_9_WD0_INT, 
                WAD0=>uForth_cpu1_sync_s_stack_ram_9_WAD0_INT, 
                WAD1=>uForth_cpu1_sync_s_stack_ram_9_WAD1_INT, 
                WAD2=>uForth_cpu1_sync_s_stack_ram_9_WAD2_INT, 
                WAD3=>uForth_cpu1_sync_s_stack_ram_9_WAD3_INT, 
                WRE=>uForth_cpu1_sync_s_stack_ram_9_WRE_INT, 
                WCK=>uForth_cpu1_sync_s_stack_ram_9_WCK_INT, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', DI1=>'X', DI0=>'X', 
                F0=>uForth_cpu1_s_stack_ram_36, Q0=>open, 
                F1=>uForth_cpu1_s_stack_ram_37, Q1=>open);
    uForth_cpu1_sync_s_stack_ram_9_SLICE_372I: SDPRAMD
      generic map (CHECK_WAD0=>TRUE, CHECK_WAD1=>TRUE, CHECK_WAD2=>TRUE, 
                   CHECK_WAD3=>TRUE, CHECK_WD0=>TRUE, CHECK_WD1=>TRUE)
      port map (M1=>'X', RAD0=>uForth_cpu1_sp_0, RAD1=>uForth_cpu1_sp_1, 
                RAD2=>uForth_cpu1_sp_2, RAD3=>uForth_cpu1_sp_3, 
                WD1=>uForth_cpu1_sync_s_stack_ram_9_WD3_INT, 
                WD0=>uForth_cpu1_sync_s_stack_ram_9_WD2_INT, 
                WAD0=>uForth_cpu1_sync_s_stack_ram_9_WAD0_INT, 
                WAD1=>uForth_cpu1_sync_s_stack_ram_9_WAD1_INT, 
                WAD2=>uForth_cpu1_sync_s_stack_ram_9_WAD2_INT, 
                WAD3=>uForth_cpu1_sync_s_stack_ram_9_WAD3_INT, 
                WRE=>uForth_cpu1_sync_s_stack_ram_9_WRE_INT, 
                WCK=>uForth_cpu1_sync_s_stack_ram_9_WCK_INT, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', DI1=>'X', DI0=>'X', 
                F0=>uForth_cpu1_s_stack_ram_38, Q0=>open, 
                F1=>uForth_cpu1_s_stack_ram_39, Q1=>open);
    uForth_cpu1_sync_s_stack_ram_8_SLICE_373I: SRAMWA
      generic map (CLKMUX=>"SIG", LSRMUX=>"SIG", CHECK_LSR=>TRUE)
      port map (A1=>uForth_cpu_data_o_0, B1=>uForth_cpu_data_o_1, 
                C1=>uForth_cpu_data_o_2, D1=>uForth_cpu_data_o_3, 
                A0=>uForth_cpu1_sp1_0, B0=>uForth_cpu1_sp1_1, 
                C0=>uForth_cpu1_sp1_2, D0=>uForth_cpu1_sp1_3, CLK=>Clk50, 
                LSR=>uForth_cpu1_s_stack_and_2, 
                WDO0=>uForth_cpu1_sync_s_stack_ram_8_WD0_INT, 
                WDO1=>uForth_cpu1_sync_s_stack_ram_8_WD1_INT, 
                WDO2=>uForth_cpu1_sync_s_stack_ram_8_WD2_INT, 
                WDO3=>uForth_cpu1_sync_s_stack_ram_8_WD3_INT, 
                WADO0=>uForth_cpu1_sync_s_stack_ram_8_WAD0_INT, 
                WADO1=>uForth_cpu1_sync_s_stack_ram_8_WAD1_INT, 
                WADO2=>uForth_cpu1_sync_s_stack_ram_8_WAD2_INT, 
                WADO3=>uForth_cpu1_sync_s_stack_ram_8_WAD3_INT, 
                WCKO=>uForth_cpu1_sync_s_stack_ram_8_WCK_INT, 
                WREO=>uForth_cpu1_sync_s_stack_ram_8_WRE_INT);
    uForth_cpu1_sync_s_stack_ram_8_SLICE_374I: SDPRAMD
      generic map (CHECK_WAD0=>TRUE, CHECK_WAD1=>TRUE, CHECK_WAD2=>TRUE, 
                   CHECK_WAD3=>TRUE, CHECK_WD0=>TRUE, CHECK_WD1=>TRUE)
      port map (M1=>'X', RAD0=>uForth_cpu1_sp_0, RAD1=>uForth_cpu1_sp_1, 
                RAD2=>uForth_cpu1_sp_2, RAD3=>uForth_cpu1_sp_3, 
                WD1=>uForth_cpu1_sync_s_stack_ram_8_WD1_INT, 
                WD0=>uForth_cpu1_sync_s_stack_ram_8_WD0_INT, 
                WAD0=>uForth_cpu1_sync_s_stack_ram_8_WAD0_INT, 
                WAD1=>uForth_cpu1_sync_s_stack_ram_8_WAD1_INT, 
                WAD2=>uForth_cpu1_sync_s_stack_ram_8_WAD2_INT, 
                WAD3=>uForth_cpu1_sync_s_stack_ram_8_WAD3_INT, 
                WRE=>uForth_cpu1_sync_s_stack_ram_8_WRE_INT, 
                WCK=>uForth_cpu1_sync_s_stack_ram_8_WCK_INT, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', DI1=>'X', DI0=>'X', 
                F0=>uForth_cpu1_s_stack_ram_32, Q0=>open, 
                F1=>uForth_cpu1_s_stack_ram_33, Q1=>open);
    uForth_cpu1_sync_s_stack_ram_8_SLICE_375I: SDPRAMD
      generic map (CHECK_WAD0=>TRUE, CHECK_WAD1=>TRUE, CHECK_WAD2=>TRUE, 
                   CHECK_WAD3=>TRUE, CHECK_WD0=>TRUE, CHECK_WD1=>TRUE)
      port map (M1=>'X', RAD0=>uForth_cpu1_sp_0, RAD1=>uForth_cpu1_sp_1, 
                RAD2=>uForth_cpu1_sp_2, RAD3=>uForth_cpu1_sp_3, 
                WD1=>uForth_cpu1_sync_s_stack_ram_8_WD3_INT, 
                WD0=>uForth_cpu1_sync_s_stack_ram_8_WD2_INT, 
                WAD0=>uForth_cpu1_sync_s_stack_ram_8_WAD0_INT, 
                WAD1=>uForth_cpu1_sync_s_stack_ram_8_WAD1_INT, 
                WAD2=>uForth_cpu1_sync_s_stack_ram_8_WAD2_INT, 
                WAD3=>uForth_cpu1_sync_s_stack_ram_8_WAD3_INT, 
                WRE=>uForth_cpu1_sync_s_stack_ram_8_WRE_INT, 
                WCK=>uForth_cpu1_sync_s_stack_ram_8_WCK_INT, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', DI1=>'X', DI0=>'X', 
                F0=>uForth_cpu1_s_stack_ram_34, Q0=>open, 
                F1=>uForth_cpu1_s_stack_ram_35, Q1=>open);
    uForth_cpu1_sync_s_stack_ram_7_SLICE_376I: SRAMWA
      generic map (CLKMUX=>"SIG", LSRMUX=>"SIG", CHECK_LSR=>TRUE)
      port map (A1=>uForth_cpu1_t_32, B1=>'X', C1=>'X', D1=>'X', 
                A0=>uForth_cpu1_sp1_0, B0=>uForth_cpu1_sp1_1, 
                C0=>uForth_cpu1_sp1_2, D0=>uForth_cpu1_sp1_3, CLK=>Clk50, 
                LSR=>uForth_cpu1_s_stack_and_0, 
                WDO0=>uForth_cpu1_sync_s_stack_ram_7_WD0_INT, WDO1=>open, 
                WDO2=>open, WDO3=>open, 
                WADO0=>uForth_cpu1_sync_s_stack_ram_7_WAD0_INT, 
                WADO1=>uForth_cpu1_sync_s_stack_ram_7_WAD1_INT, 
                WADO2=>uForth_cpu1_sync_s_stack_ram_7_WAD2_INT, 
                WADO3=>uForth_cpu1_sync_s_stack_ram_7_WAD3_INT, 
                WCKO=>uForth_cpu1_sync_s_stack_ram_7_WCK_INT, 
                WREO=>uForth_cpu1_sync_s_stack_ram_7_WRE_INT);
    uForth_cpu1_sync_s_stack_ram_7_SLICE_377I: SDPRAMD
      generic map (CHECK_WAD0=>TRUE, CHECK_WAD1=>TRUE, CHECK_WAD2=>TRUE, 
                   CHECK_WAD3=>TRUE, CHECK_WD0=>TRUE)
      port map (M1=>'X', RAD0=>uForth_cpu1_sp_0, RAD1=>uForth_cpu1_sp_1, 
                RAD2=>uForth_cpu1_sp_2, RAD3=>uForth_cpu1_sp_3, WD1=>'X', 
                WD0=>uForth_cpu1_sync_s_stack_ram_7_WD0_INT, 
                WAD0=>uForth_cpu1_sync_s_stack_ram_7_WAD0_INT, 
                WAD1=>uForth_cpu1_sync_s_stack_ram_7_WAD1_INT, 
                WAD2=>uForth_cpu1_sync_s_stack_ram_7_WAD2_INT, 
                WAD3=>uForth_cpu1_sync_s_stack_ram_7_WAD3_INT, 
                WRE=>uForth_cpu1_sync_s_stack_ram_7_WRE_INT, 
                WCK=>uForth_cpu1_sync_s_stack_ram_7_WCK_INT, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', DI1=>'X', DI0=>'X', 
                F0=>uForth_cpu1_s_stack_ram_31, Q0=>open, F1=>open, Q1=>open);
    uForth_cpu1_sync_s_stack_ram_6_SLICE_378I: SRAMWA
      generic map (CLKMUX=>"SIG", LSRMUX=>"SIG", CHECK_LSR=>TRUE)
      port map (A1=>uForth_cpu_data_o_28, B1=>uForth_cpu_data_o_29, 
                C1=>uForth_cpu_data_o_30, D1=>uForth_cpu_data_o_31, 
                A0=>uForth_cpu1_sp1_0, B0=>uForth_cpu1_sp1_1, 
                C0=>uForth_cpu1_sp1_2, D0=>uForth_cpu1_sp1_3, CLK=>Clk50, 
                LSR=>uForth_cpu1_s_stack_and_0, 
                WDO0=>uForth_cpu1_sync_s_stack_ram_6_WD0_INT, 
                WDO1=>uForth_cpu1_sync_s_stack_ram_6_WD1_INT, 
                WDO2=>uForth_cpu1_sync_s_stack_ram_6_WD2_INT, 
                WDO3=>uForth_cpu1_sync_s_stack_ram_6_WD3_INT, 
                WADO0=>uForth_cpu1_sync_s_stack_ram_6_WAD0_INT, 
                WADO1=>uForth_cpu1_sync_s_stack_ram_6_WAD1_INT, 
                WADO2=>uForth_cpu1_sync_s_stack_ram_6_WAD2_INT, 
                WADO3=>uForth_cpu1_sync_s_stack_ram_6_WAD3_INT, 
                WCKO=>uForth_cpu1_sync_s_stack_ram_6_WCK_INT, 
                WREO=>uForth_cpu1_sync_s_stack_ram_6_WRE_INT);
    uForth_cpu1_sync_s_stack_ram_6_SLICE_379I: SDPRAMD
      generic map (CHECK_WAD0=>TRUE, CHECK_WAD1=>TRUE, CHECK_WAD2=>TRUE, 
                   CHECK_WAD3=>TRUE, CHECK_WD0=>TRUE, CHECK_WD1=>TRUE)
      port map (M1=>'X', RAD0=>uForth_cpu1_sp_0, RAD1=>uForth_cpu1_sp_1, 
                RAD2=>uForth_cpu1_sp_2, RAD3=>uForth_cpu1_sp_3, 
                WD1=>uForth_cpu1_sync_s_stack_ram_6_WD1_INT, 
                WD0=>uForth_cpu1_sync_s_stack_ram_6_WD0_INT, 
                WAD0=>uForth_cpu1_sync_s_stack_ram_6_WAD0_INT, 
                WAD1=>uForth_cpu1_sync_s_stack_ram_6_WAD1_INT, 
                WAD2=>uForth_cpu1_sync_s_stack_ram_6_WAD2_INT, 
                WAD3=>uForth_cpu1_sync_s_stack_ram_6_WAD3_INT, 
                WRE=>uForth_cpu1_sync_s_stack_ram_6_WRE_INT, 
                WCK=>uForth_cpu1_sync_s_stack_ram_6_WCK_INT, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', DI1=>'X', DI0=>'X', 
                F0=>uForth_cpu1_s_stack_ram_27, Q0=>open, 
                F1=>uForth_cpu1_s_stack_ram_28, Q1=>open);
    uForth_cpu1_sync_s_stack_ram_6_SLICE_380I: SDPRAMD
      generic map (CHECK_WAD0=>TRUE, CHECK_WAD1=>TRUE, CHECK_WAD2=>TRUE, 
                   CHECK_WAD3=>TRUE, CHECK_WD0=>TRUE, CHECK_WD1=>TRUE)
      port map (M1=>'X', RAD0=>uForth_cpu1_sp_0, RAD1=>uForth_cpu1_sp_1, 
                RAD2=>uForth_cpu1_sp_2, RAD3=>uForth_cpu1_sp_3, 
                WD1=>uForth_cpu1_sync_s_stack_ram_6_WD3_INT, 
                WD0=>uForth_cpu1_sync_s_stack_ram_6_WD2_INT, 
                WAD0=>uForth_cpu1_sync_s_stack_ram_6_WAD0_INT, 
                WAD1=>uForth_cpu1_sync_s_stack_ram_6_WAD1_INT, 
                WAD2=>uForth_cpu1_sync_s_stack_ram_6_WAD2_INT, 
                WAD3=>uForth_cpu1_sync_s_stack_ram_6_WAD3_INT, 
                WRE=>uForth_cpu1_sync_s_stack_ram_6_WRE_INT, 
                WCK=>uForth_cpu1_sync_s_stack_ram_6_WCK_INT, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', DI1=>'X', DI0=>'X', 
                F0=>uForth_cpu1_s_stack_ram_29, Q0=>open, 
                F1=>uForth_cpu1_s_stack_ram_30, Q1=>open);
    uForth_cpu1_sync_s_stack_ram_5_SLICE_381I: SRAMWA
      generic map (CLKMUX=>"SIG", LSRMUX=>"SIG", CHECK_LSR=>TRUE)
      port map (A1=>uForth_cpu_data_o_24, B1=>uForth_cpu_data_o_25, 
                C1=>uForth_cpu_data_o_26, D1=>uForth_cpu_data_o_27, 
                A0=>uForth_cpu1_sp1_0, B0=>uForth_cpu1_sp1_1, 
                C0=>uForth_cpu1_sp1_2, D0=>uForth_cpu1_sp1_3, CLK=>Clk50, 
                LSR=>uForth_cpu1_s_stack_and_0, 
                WDO0=>uForth_cpu1_sync_s_stack_ram_5_WD0_INT, 
                WDO1=>uForth_cpu1_sync_s_stack_ram_5_WD1_INT, 
                WDO2=>uForth_cpu1_sync_s_stack_ram_5_WD2_INT, 
                WDO3=>uForth_cpu1_sync_s_stack_ram_5_WD3_INT, 
                WADO0=>uForth_cpu1_sync_s_stack_ram_5_WAD0_INT, 
                WADO1=>uForth_cpu1_sync_s_stack_ram_5_WAD1_INT, 
                WADO2=>uForth_cpu1_sync_s_stack_ram_5_WAD2_INT, 
                WADO3=>uForth_cpu1_sync_s_stack_ram_5_WAD3_INT, 
                WCKO=>uForth_cpu1_sync_s_stack_ram_5_WCK_INT, 
                WREO=>uForth_cpu1_sync_s_stack_ram_5_WRE_INT);
    uForth_cpu1_sync_s_stack_ram_5_SLICE_382I: SDPRAMD
      generic map (CHECK_WAD0=>TRUE, CHECK_WAD1=>TRUE, CHECK_WAD2=>TRUE, 
                   CHECK_WAD3=>TRUE, CHECK_WD0=>TRUE, CHECK_WD1=>TRUE)
      port map (M1=>'X', RAD0=>uForth_cpu1_sp_0, RAD1=>uForth_cpu1_sp_1, 
                RAD2=>uForth_cpu1_sp_2, RAD3=>uForth_cpu1_sp_3, 
                WD1=>uForth_cpu1_sync_s_stack_ram_5_WD1_INT, 
                WD0=>uForth_cpu1_sync_s_stack_ram_5_WD0_INT, 
                WAD0=>uForth_cpu1_sync_s_stack_ram_5_WAD0_INT, 
                WAD1=>uForth_cpu1_sync_s_stack_ram_5_WAD1_INT, 
                WAD2=>uForth_cpu1_sync_s_stack_ram_5_WAD2_INT, 
                WAD3=>uForth_cpu1_sync_s_stack_ram_5_WAD3_INT, 
                WRE=>uForth_cpu1_sync_s_stack_ram_5_WRE_INT, 
                WCK=>uForth_cpu1_sync_s_stack_ram_5_WCK_INT, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', DI1=>'X', DI0=>'X', 
                F0=>uForth_cpu1_s_stack_ram_23, Q0=>open, 
                F1=>uForth_cpu1_s_stack_ram_24, Q1=>open);
    uForth_cpu1_sync_s_stack_ram_5_SLICE_383I: SDPRAMD
      generic map (CHECK_WAD0=>TRUE, CHECK_WAD1=>TRUE, CHECK_WAD2=>TRUE, 
                   CHECK_WAD3=>TRUE, CHECK_WD0=>TRUE, CHECK_WD1=>TRUE)
      port map (M1=>'X', RAD0=>uForth_cpu1_sp_0, RAD1=>uForth_cpu1_sp_1, 
                RAD2=>uForth_cpu1_sp_2, RAD3=>uForth_cpu1_sp_3, 
                WD1=>uForth_cpu1_sync_s_stack_ram_5_WD3_INT, 
                WD0=>uForth_cpu1_sync_s_stack_ram_5_WD2_INT, 
                WAD0=>uForth_cpu1_sync_s_stack_ram_5_WAD0_INT, 
                WAD1=>uForth_cpu1_sync_s_stack_ram_5_WAD1_INT, 
                WAD2=>uForth_cpu1_sync_s_stack_ram_5_WAD2_INT, 
                WAD3=>uForth_cpu1_sync_s_stack_ram_5_WAD3_INT, 
                WRE=>uForth_cpu1_sync_s_stack_ram_5_WRE_INT, 
                WCK=>uForth_cpu1_sync_s_stack_ram_5_WCK_INT, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', DI1=>'X', DI0=>'X', 
                F0=>uForth_cpu1_s_stack_ram_25, Q0=>open, 
                F1=>uForth_cpu1_s_stack_ram_26, Q1=>open);
    uForth_cpu1_sync_s_stack_ram_4_SLICE_384I: SRAMWA
      generic map (CLKMUX=>"SIG", LSRMUX=>"SIG", CHECK_LSR=>TRUE)
      port map (A1=>uForth_cpu_data_o_20, B1=>uForth_cpu_data_o_21, 
                C1=>uForth_cpu_data_o_22, D1=>uForth_cpu_data_o_23, 
                A0=>uForth_cpu1_sp1_0, B0=>uForth_cpu1_sp1_1, 
                C0=>uForth_cpu1_sp1_2, D0=>uForth_cpu1_sp1_3, CLK=>Clk50, 
                LSR=>uForth_cpu1_s_stack_and_0, 
                WDO0=>uForth_cpu1_sync_s_stack_ram_4_WD0_INT, 
                WDO1=>uForth_cpu1_sync_s_stack_ram_4_WD1_INT, 
                WDO2=>uForth_cpu1_sync_s_stack_ram_4_WD2_INT, 
                WDO3=>uForth_cpu1_sync_s_stack_ram_4_WD3_INT, 
                WADO0=>uForth_cpu1_sync_s_stack_ram_4_WAD0_INT, 
                WADO1=>uForth_cpu1_sync_s_stack_ram_4_WAD1_INT, 
                WADO2=>uForth_cpu1_sync_s_stack_ram_4_WAD2_INT, 
                WADO3=>uForth_cpu1_sync_s_stack_ram_4_WAD3_INT, 
                WCKO=>uForth_cpu1_sync_s_stack_ram_4_WCK_INT, 
                WREO=>uForth_cpu1_sync_s_stack_ram_4_WRE_INT);
    uForth_cpu1_sync_s_stack_ram_4_SLICE_385I: SDPRAMD
      generic map (CHECK_WAD0=>TRUE, CHECK_WAD1=>TRUE, CHECK_WAD2=>TRUE, 
                   CHECK_WAD3=>TRUE, CHECK_WD0=>TRUE, CHECK_WD1=>TRUE)
      port map (M1=>'X', RAD0=>uForth_cpu1_sp_0, RAD1=>uForth_cpu1_sp_1, 
                RAD2=>uForth_cpu1_sp_2, RAD3=>uForth_cpu1_sp_3, 
                WD1=>uForth_cpu1_sync_s_stack_ram_4_WD1_INT, 
                WD0=>uForth_cpu1_sync_s_stack_ram_4_WD0_INT, 
                WAD0=>uForth_cpu1_sync_s_stack_ram_4_WAD0_INT, 
                WAD1=>uForth_cpu1_sync_s_stack_ram_4_WAD1_INT, 
                WAD2=>uForth_cpu1_sync_s_stack_ram_4_WAD2_INT, 
                WAD3=>uForth_cpu1_sync_s_stack_ram_4_WAD3_INT, 
                WRE=>uForth_cpu1_sync_s_stack_ram_4_WRE_INT, 
                WCK=>uForth_cpu1_sync_s_stack_ram_4_WCK_INT, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', DI1=>'X', DI0=>'X', 
                F0=>uForth_cpu1_s_stack_ram_19, Q0=>open, 
                F1=>uForth_cpu1_s_stack_ram_20, Q1=>open);
    uForth_cpu1_sync_s_stack_ram_4_SLICE_386I: SDPRAMD
      generic map (CHECK_WAD0=>TRUE, CHECK_WAD1=>TRUE, CHECK_WAD2=>TRUE, 
                   CHECK_WAD3=>TRUE, CHECK_WD0=>TRUE, CHECK_WD1=>TRUE)
      port map (M1=>'X', RAD0=>uForth_cpu1_sp_0, RAD1=>uForth_cpu1_sp_1, 
                RAD2=>uForth_cpu1_sp_2, RAD3=>uForth_cpu1_sp_3, 
                WD1=>uForth_cpu1_sync_s_stack_ram_4_WD3_INT, 
                WD0=>uForth_cpu1_sync_s_stack_ram_4_WD2_INT, 
                WAD0=>uForth_cpu1_sync_s_stack_ram_4_WAD0_INT, 
                WAD1=>uForth_cpu1_sync_s_stack_ram_4_WAD1_INT, 
                WAD2=>uForth_cpu1_sync_s_stack_ram_4_WAD2_INT, 
                WAD3=>uForth_cpu1_sync_s_stack_ram_4_WAD3_INT, 
                WRE=>uForth_cpu1_sync_s_stack_ram_4_WRE_INT, 
                WCK=>uForth_cpu1_sync_s_stack_ram_4_WCK_INT, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', DI1=>'X', DI0=>'X', 
                F0=>uForth_cpu1_s_stack_ram_21, Q0=>open, 
                F1=>uForth_cpu1_s_stack_ram_22, Q1=>open);
    uForth_cpu1_sync_s_stack_ram_3_SLICE_387I: SRAMWA
      generic map (CLKMUX=>"SIG", LSRMUX=>"SIG", CHECK_LSR=>TRUE)
      port map (A1=>uForth_cpu_data_o_16, B1=>uForth_cpu_data_o_17, 
                C1=>uForth_cpu_data_o_18, D1=>uForth_cpu_data_o_19, 
                A0=>uForth_cpu1_sp1_0, B0=>uForth_cpu1_sp1_1, 
                C0=>uForth_cpu1_sp1_2, D0=>uForth_cpu1_sp1_3, CLK=>Clk50, 
                LSR=>uForth_cpu1_s_stack_and_0, 
                WDO0=>uForth_cpu1_sync_s_stack_ram_3_WD0_INT, 
                WDO1=>uForth_cpu1_sync_s_stack_ram_3_WD1_INT, 
                WDO2=>uForth_cpu1_sync_s_stack_ram_3_WD2_INT, 
                WDO3=>uForth_cpu1_sync_s_stack_ram_3_WD3_INT, 
                WADO0=>uForth_cpu1_sync_s_stack_ram_3_WAD0_INT, 
                WADO1=>uForth_cpu1_sync_s_stack_ram_3_WAD1_INT, 
                WADO2=>uForth_cpu1_sync_s_stack_ram_3_WAD2_INT, 
                WADO3=>uForth_cpu1_sync_s_stack_ram_3_WAD3_INT, 
                WCKO=>uForth_cpu1_sync_s_stack_ram_3_WCK_INT, 
                WREO=>uForth_cpu1_sync_s_stack_ram_3_WRE_INT);
    uForth_cpu1_sync_s_stack_ram_3_SLICE_388I: SDPRAMD
      generic map (CHECK_WAD0=>TRUE, CHECK_WAD1=>TRUE, CHECK_WAD2=>TRUE, 
                   CHECK_WAD3=>TRUE, CHECK_WD0=>TRUE, CHECK_WD1=>TRUE)
      port map (M1=>'X', RAD0=>uForth_cpu1_sp_0, RAD1=>uForth_cpu1_sp_1, 
                RAD2=>uForth_cpu1_sp_2, RAD3=>uForth_cpu1_sp_3, 
                WD1=>uForth_cpu1_sync_s_stack_ram_3_WD1_INT, 
                WD0=>uForth_cpu1_sync_s_stack_ram_3_WD0_INT, 
                WAD0=>uForth_cpu1_sync_s_stack_ram_3_WAD0_INT, 
                WAD1=>uForth_cpu1_sync_s_stack_ram_3_WAD1_INT, 
                WAD2=>uForth_cpu1_sync_s_stack_ram_3_WAD2_INT, 
                WAD3=>uForth_cpu1_sync_s_stack_ram_3_WAD3_INT, 
                WRE=>uForth_cpu1_sync_s_stack_ram_3_WRE_INT, 
                WCK=>uForth_cpu1_sync_s_stack_ram_3_WCK_INT, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', DI1=>'X', DI0=>'X', 
                F0=>uForth_cpu1_s_stack_ram_15, Q0=>open, 
                F1=>uForth_cpu1_s_stack_ram_16, Q1=>open);
    uForth_cpu1_sync_s_stack_ram_3_SLICE_389I: SDPRAMD
      generic map (CHECK_WAD0=>TRUE, CHECK_WAD1=>TRUE, CHECK_WAD2=>TRUE, 
                   CHECK_WAD3=>TRUE, CHECK_WD0=>TRUE, CHECK_WD1=>TRUE)
      port map (M1=>'X', RAD0=>uForth_cpu1_sp_0, RAD1=>uForth_cpu1_sp_1, 
                RAD2=>uForth_cpu1_sp_2, RAD3=>uForth_cpu1_sp_3, 
                WD1=>uForth_cpu1_sync_s_stack_ram_3_WD3_INT, 
                WD0=>uForth_cpu1_sync_s_stack_ram_3_WD2_INT, 
                WAD0=>uForth_cpu1_sync_s_stack_ram_3_WAD0_INT, 
                WAD1=>uForth_cpu1_sync_s_stack_ram_3_WAD1_INT, 
                WAD2=>uForth_cpu1_sync_s_stack_ram_3_WAD2_INT, 
                WAD3=>uForth_cpu1_sync_s_stack_ram_3_WAD3_INT, 
                WRE=>uForth_cpu1_sync_s_stack_ram_3_WRE_INT, 
                WCK=>uForth_cpu1_sync_s_stack_ram_3_WCK_INT, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', DI1=>'X', DI0=>'X', 
                F0=>uForth_cpu1_s_stack_ram_17, Q0=>open, 
                F1=>uForth_cpu1_s_stack_ram_18, Q1=>open);
    uForth_cpu1_sync_s_stack_ram_2_SLICE_390I: SRAMWA
      generic map (CLKMUX=>"SIG", LSRMUX=>"SIG", CHECK_LSR=>TRUE)
      port map (A1=>uForth_cpu_data_o_12, B1=>uForth_cpu_data_o_13, 
                C1=>uForth_cpu_data_o_14, D1=>uForth_cpu_data_o_15, 
                A0=>uForth_cpu1_sp1_0, B0=>uForth_cpu1_sp1_1, 
                C0=>uForth_cpu1_sp1_2, D0=>uForth_cpu1_sp1_3, CLK=>Clk50, 
                LSR=>uForth_cpu1_s_stack_and_0, 
                WDO0=>uForth_cpu1_sync_s_stack_ram_2_WD0_INT, 
                WDO1=>uForth_cpu1_sync_s_stack_ram_2_WD1_INT, 
                WDO2=>uForth_cpu1_sync_s_stack_ram_2_WD2_INT, 
                WDO3=>uForth_cpu1_sync_s_stack_ram_2_WD3_INT, 
                WADO0=>uForth_cpu1_sync_s_stack_ram_2_WAD0_INT, 
                WADO1=>uForth_cpu1_sync_s_stack_ram_2_WAD1_INT, 
                WADO2=>uForth_cpu1_sync_s_stack_ram_2_WAD2_INT, 
                WADO3=>uForth_cpu1_sync_s_stack_ram_2_WAD3_INT, 
                WCKO=>uForth_cpu1_sync_s_stack_ram_2_WCK_INT, 
                WREO=>uForth_cpu1_sync_s_stack_ram_2_WRE_INT);
    uForth_cpu1_sync_s_stack_ram_2_SLICE_391I: SDPRAMD
      generic map (CHECK_WAD0=>TRUE, CHECK_WAD1=>TRUE, CHECK_WAD2=>TRUE, 
                   CHECK_WAD3=>TRUE, CHECK_WD0=>TRUE, CHECK_WD1=>TRUE)
      port map (M1=>'X', RAD0=>uForth_cpu1_sp_0, RAD1=>uForth_cpu1_sp_1, 
                RAD2=>uForth_cpu1_sp_2, RAD3=>uForth_cpu1_sp_3, 
                WD1=>uForth_cpu1_sync_s_stack_ram_2_WD1_INT, 
                WD0=>uForth_cpu1_sync_s_stack_ram_2_WD0_INT, 
                WAD0=>uForth_cpu1_sync_s_stack_ram_2_WAD0_INT, 
                WAD1=>uForth_cpu1_sync_s_stack_ram_2_WAD1_INT, 
                WAD2=>uForth_cpu1_sync_s_stack_ram_2_WAD2_INT, 
                WAD3=>uForth_cpu1_sync_s_stack_ram_2_WAD3_INT, 
                WRE=>uForth_cpu1_sync_s_stack_ram_2_WRE_INT, 
                WCK=>uForth_cpu1_sync_s_stack_ram_2_WCK_INT, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', DI1=>'X', DI0=>'X', 
                F0=>uForth_cpu1_s_stack_ram_11, Q0=>open, 
                F1=>uForth_cpu1_s_stack_ram_12, Q1=>open);
    uForth_cpu1_sync_s_stack_ram_2_SLICE_392I: SDPRAMD
      generic map (CHECK_WAD0=>TRUE, CHECK_WAD1=>TRUE, CHECK_WAD2=>TRUE, 
                   CHECK_WAD3=>TRUE, CHECK_WD0=>TRUE, CHECK_WD1=>TRUE)
      port map (M1=>'X', RAD0=>uForth_cpu1_sp_0, RAD1=>uForth_cpu1_sp_1, 
                RAD2=>uForth_cpu1_sp_2, RAD3=>uForth_cpu1_sp_3, 
                WD1=>uForth_cpu1_sync_s_stack_ram_2_WD3_INT, 
                WD0=>uForth_cpu1_sync_s_stack_ram_2_WD2_INT, 
                WAD0=>uForth_cpu1_sync_s_stack_ram_2_WAD0_INT, 
                WAD1=>uForth_cpu1_sync_s_stack_ram_2_WAD1_INT, 
                WAD2=>uForth_cpu1_sync_s_stack_ram_2_WAD2_INT, 
                WAD3=>uForth_cpu1_sync_s_stack_ram_2_WAD3_INT, 
                WRE=>uForth_cpu1_sync_s_stack_ram_2_WRE_INT, 
                WCK=>uForth_cpu1_sync_s_stack_ram_2_WCK_INT, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', DI1=>'X', DI0=>'X', 
                F0=>uForth_cpu1_s_stack_ram_13, Q0=>open, 
                F1=>uForth_cpu1_s_stack_ram_14, Q1=>open);
    uForth_cpu1_sync_s_stack_ram_1_SLICE_393I: SRAMWA
      generic map (CLKMUX=>"SIG", LSRMUX=>"SIG", CHECK_LSR=>TRUE)
      port map (A1=>uForth_cpu_data_o_8, B1=>uForth_cpu_data_o_9, 
                C1=>uForth_cpu_data_o_10, D1=>uForth_cpu_data_o_11, 
                A0=>uForth_cpu1_sp1_0, B0=>uForth_cpu1_sp1_1, 
                C0=>uForth_cpu1_sp1_2, D0=>uForth_cpu1_sp1_3, CLK=>Clk50, 
                LSR=>uForth_cpu1_s_stack_and_0, 
                WDO0=>uForth_cpu1_sync_s_stack_ram_1_WD0_INT, 
                WDO1=>uForth_cpu1_sync_s_stack_ram_1_WD1_INT, 
                WDO2=>uForth_cpu1_sync_s_stack_ram_1_WD2_INT, 
                WDO3=>uForth_cpu1_sync_s_stack_ram_1_WD3_INT, 
                WADO0=>uForth_cpu1_sync_s_stack_ram_1_WAD0_INT, 
                WADO1=>uForth_cpu1_sync_s_stack_ram_1_WAD1_INT, 
                WADO2=>uForth_cpu1_sync_s_stack_ram_1_WAD2_INT, 
                WADO3=>uForth_cpu1_sync_s_stack_ram_1_WAD3_INT, 
                WCKO=>uForth_cpu1_sync_s_stack_ram_1_WCK_INT, 
                WREO=>uForth_cpu1_sync_s_stack_ram_1_WRE_INT);
    uForth_cpu1_sync_s_stack_ram_1_SLICE_394I: SDPRAMD
      generic map (CHECK_WAD0=>TRUE, CHECK_WAD1=>TRUE, CHECK_WAD2=>TRUE, 
                   CHECK_WAD3=>TRUE, CHECK_WD0=>TRUE, CHECK_WD1=>TRUE)
      port map (M1=>'X', RAD0=>uForth_cpu1_sp_0, RAD1=>uForth_cpu1_sp_1, 
                RAD2=>uForth_cpu1_sp_2, RAD3=>uForth_cpu1_sp_3, 
                WD1=>uForth_cpu1_sync_s_stack_ram_1_WD1_INT, 
                WD0=>uForth_cpu1_sync_s_stack_ram_1_WD0_INT, 
                WAD0=>uForth_cpu1_sync_s_stack_ram_1_WAD0_INT, 
                WAD1=>uForth_cpu1_sync_s_stack_ram_1_WAD1_INT, 
                WAD2=>uForth_cpu1_sync_s_stack_ram_1_WAD2_INT, 
                WAD3=>uForth_cpu1_sync_s_stack_ram_1_WAD3_INT, 
                WRE=>uForth_cpu1_sync_s_stack_ram_1_WRE_INT, 
                WCK=>uForth_cpu1_sync_s_stack_ram_1_WCK_INT, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', DI1=>'X', DI0=>'X', 
                F0=>uForth_cpu1_s_stack_ram_7, Q0=>open, 
                F1=>uForth_cpu1_s_stack_ram_8, Q1=>open);
    uForth_cpu1_sync_s_stack_ram_1_SLICE_395I: SDPRAMD
      generic map (CHECK_WAD0=>TRUE, CHECK_WAD1=>TRUE, CHECK_WAD2=>TRUE, 
                   CHECK_WAD3=>TRUE, CHECK_WD0=>TRUE, CHECK_WD1=>TRUE)
      port map (M1=>'X', RAD0=>uForth_cpu1_sp_0, RAD1=>uForth_cpu1_sp_1, 
                RAD2=>uForth_cpu1_sp_2, RAD3=>uForth_cpu1_sp_3, 
                WD1=>uForth_cpu1_sync_s_stack_ram_1_WD3_INT, 
                WD0=>uForth_cpu1_sync_s_stack_ram_1_WD2_INT, 
                WAD0=>uForth_cpu1_sync_s_stack_ram_1_WAD0_INT, 
                WAD1=>uForth_cpu1_sync_s_stack_ram_1_WAD1_INT, 
                WAD2=>uForth_cpu1_sync_s_stack_ram_1_WAD2_INT, 
                WAD3=>uForth_cpu1_sync_s_stack_ram_1_WAD3_INT, 
                WRE=>uForth_cpu1_sync_s_stack_ram_1_WRE_INT, 
                WCK=>uForth_cpu1_sync_s_stack_ram_1_WCK_INT, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', DI1=>'X', DI0=>'X', 
                F0=>uForth_cpu1_s_stack_ram_9, Q0=>open, 
                F1=>uForth_cpu1_s_stack_ram_10, Q1=>open);
    uForth_cpu1_sync_s_stack_ram_0_SLICE_396I: SRAMWA
      generic map (CLKMUX=>"SIG", LSRMUX=>"SIG", CHECK_LSR=>TRUE)
      port map (A1=>uForth_cpu_data_o_4, B1=>uForth_cpu_data_o_5, 
                C1=>uForth_cpu_data_o_6, D1=>uForth_cpu_data_o_7, 
                A0=>uForth_cpu1_sp1_0, B0=>uForth_cpu1_sp1_1, 
                C0=>uForth_cpu1_sp1_2, D0=>uForth_cpu1_sp1_3, CLK=>Clk50, 
                LSR=>uForth_cpu1_s_stack_and_0, 
                WDO0=>uForth_cpu1_sync_s_stack_ram_0_WD0_INT, 
                WDO1=>uForth_cpu1_sync_s_stack_ram_0_WD1_INT, 
                WDO2=>uForth_cpu1_sync_s_stack_ram_0_WD2_INT, 
                WDO3=>uForth_cpu1_sync_s_stack_ram_0_WD3_INT, 
                WADO0=>uForth_cpu1_sync_s_stack_ram_0_WAD0_INT, 
                WADO1=>uForth_cpu1_sync_s_stack_ram_0_WAD1_INT, 
                WADO2=>uForth_cpu1_sync_s_stack_ram_0_WAD2_INT, 
                WADO3=>uForth_cpu1_sync_s_stack_ram_0_WAD3_INT, 
                WCKO=>uForth_cpu1_sync_s_stack_ram_0_WCK_INT, 
                WREO=>uForth_cpu1_sync_s_stack_ram_0_WRE_INT);
    uForth_cpu1_sync_s_stack_ram_0_SLICE_397I: SDPRAMD
      generic map (CHECK_WAD0=>TRUE, CHECK_WAD1=>TRUE, CHECK_WAD2=>TRUE, 
                   CHECK_WAD3=>TRUE, CHECK_WD0=>TRUE, CHECK_WD1=>TRUE)
      port map (M1=>'X', RAD0=>uForth_cpu1_sp_0, RAD1=>uForth_cpu1_sp_1, 
                RAD2=>uForth_cpu1_sp_2, RAD3=>uForth_cpu1_sp_3, 
                WD1=>uForth_cpu1_sync_s_stack_ram_0_WD1_INT, 
                WD0=>uForth_cpu1_sync_s_stack_ram_0_WD0_INT, 
                WAD0=>uForth_cpu1_sync_s_stack_ram_0_WAD0_INT, 
                WAD1=>uForth_cpu1_sync_s_stack_ram_0_WAD1_INT, 
                WAD2=>uForth_cpu1_sync_s_stack_ram_0_WAD2_INT, 
                WAD3=>uForth_cpu1_sync_s_stack_ram_0_WAD3_INT, 
                WRE=>uForth_cpu1_sync_s_stack_ram_0_WRE_INT, 
                WCK=>uForth_cpu1_sync_s_stack_ram_0_WCK_INT, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', DI1=>'X', DI0=>'X', 
                F0=>uForth_cpu1_s_stack_ram_3, Q0=>open, 
                F1=>uForth_cpu1_s_stack_ram_4, Q1=>open);
    uForth_cpu1_sync_s_stack_ram_0_SLICE_398I: SDPRAMD
      generic map (CHECK_WAD0=>TRUE, CHECK_WAD1=>TRUE, CHECK_WAD2=>TRUE, 
                   CHECK_WAD3=>TRUE, CHECK_WD0=>TRUE, CHECK_WD1=>TRUE)
      port map (M1=>'X', RAD0=>uForth_cpu1_sp_0, RAD1=>uForth_cpu1_sp_1, 
                RAD2=>uForth_cpu1_sp_2, RAD3=>uForth_cpu1_sp_3, 
                WD1=>uForth_cpu1_sync_s_stack_ram_0_WD3_INT, 
                WD0=>uForth_cpu1_sync_s_stack_ram_0_WD2_INT, 
                WAD0=>uForth_cpu1_sync_s_stack_ram_0_WAD0_INT, 
                WAD1=>uForth_cpu1_sync_s_stack_ram_0_WAD1_INT, 
                WAD2=>uForth_cpu1_sync_s_stack_ram_0_WAD2_INT, 
                WAD3=>uForth_cpu1_sync_s_stack_ram_0_WAD3_INT, 
                WRE=>uForth_cpu1_sync_s_stack_ram_0_WRE_INT, 
                WCK=>uForth_cpu1_sync_s_stack_ram_0_WCK_INT, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', DI1=>'X', DI0=>'X', 
                F0=>uForth_cpu1_s_stack_ram_5, Q0=>open, 
                F1=>uForth_cpu1_s_stack_ram_6, Q1=>open);
    uForth_cpu1_sync_s_stack_ram_SLICE_399I: SRAMWA
      generic map (CLKMUX=>"SIG", LSRMUX=>"SIG", CHECK_LSR=>TRUE)
      port map (A1=>uForth_cpu_data_o_0, B1=>uForth_cpu_data_o_1, 
                C1=>uForth_cpu_data_o_2, D1=>uForth_cpu_data_o_3, 
                A0=>uForth_cpu1_sp1_0, B0=>uForth_cpu1_sp1_1, 
                C0=>uForth_cpu1_sp1_2, D0=>uForth_cpu1_sp1_3, CLK=>Clk50, 
                LSR=>uForth_cpu1_s_stack_and_0, 
                WDO0=>uForth_cpu1_sync_s_stack_ram_WD0_INT, 
                WDO1=>uForth_cpu1_sync_s_stack_ram_WD1_INT, 
                WDO2=>uForth_cpu1_sync_s_stack_ram_WD2_INT, 
                WDO3=>uForth_cpu1_sync_s_stack_ram_WD3_INT, 
                WADO0=>uForth_cpu1_sync_s_stack_ram_WAD0_INT, 
                WADO1=>uForth_cpu1_sync_s_stack_ram_WAD1_INT, 
                WADO2=>uForth_cpu1_sync_s_stack_ram_WAD2_INT, 
                WADO3=>uForth_cpu1_sync_s_stack_ram_WAD3_INT, 
                WCKO=>uForth_cpu1_sync_s_stack_ram_WCK_INT, 
                WREO=>uForth_cpu1_sync_s_stack_ram_WRE_INT);
    uForth_cpu1_sync_s_stack_ram_SLICE_400I: SDPRAMD
      generic map (CHECK_WAD0=>TRUE, CHECK_WAD1=>TRUE, CHECK_WAD2=>TRUE, 
                   CHECK_WAD3=>TRUE, CHECK_WD0=>TRUE, CHECK_WD1=>TRUE)
      port map (M1=>'X', RAD0=>uForth_cpu1_sp_0, RAD1=>uForth_cpu1_sp_1, 
                RAD2=>uForth_cpu1_sp_2, RAD3=>uForth_cpu1_sp_3, 
                WD1=>uForth_cpu1_sync_s_stack_ram_WD1_INT, 
                WD0=>uForth_cpu1_sync_s_stack_ram_WD0_INT, 
                WAD0=>uForth_cpu1_sync_s_stack_ram_WAD0_INT, 
                WAD1=>uForth_cpu1_sync_s_stack_ram_WAD1_INT, 
                WAD2=>uForth_cpu1_sync_s_stack_ram_WAD2_INT, 
                WAD3=>uForth_cpu1_sync_s_stack_ram_WAD3_INT, 
                WRE=>uForth_cpu1_sync_s_stack_ram_WRE_INT, 
                WCK=>uForth_cpu1_sync_s_stack_ram_WCK_INT, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', DI1=>'X', DI0=>'X', 
                F0=>uForth_cpu1_s_stack_ram, Q0=>open, 
                F1=>uForth_cpu1_s_stack_ram_0, Q1=>open);
    uForth_cpu1_sync_s_stack_ram_SLICE_401I: SDPRAMD
      generic map (CHECK_WAD0=>TRUE, CHECK_WAD1=>TRUE, CHECK_WAD2=>TRUE, 
                   CHECK_WAD3=>TRUE, CHECK_WD0=>TRUE, CHECK_WD1=>TRUE)
      port map (M1=>'X', RAD0=>uForth_cpu1_sp_0, RAD1=>uForth_cpu1_sp_1, 
                RAD2=>uForth_cpu1_sp_2, RAD3=>uForth_cpu1_sp_3, 
                WD1=>uForth_cpu1_sync_s_stack_ram_WD3_INT, 
                WD0=>uForth_cpu1_sync_s_stack_ram_WD2_INT, 
                WAD0=>uForth_cpu1_sync_s_stack_ram_WAD0_INT, 
                WAD1=>uForth_cpu1_sync_s_stack_ram_WAD1_INT, 
                WAD2=>uForth_cpu1_sync_s_stack_ram_WAD2_INT, 
                WAD3=>uForth_cpu1_sync_s_stack_ram_WAD3_INT, 
                WRE=>uForth_cpu1_sync_s_stack_ram_WRE_INT, 
                WCK=>uForth_cpu1_sync_s_stack_ram_WCK_INT, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', DI1=>'X', DI0=>'X', 
                F0=>uForth_cpu1_s_stack_ram_1, Q0=>open, 
                F1=>uForth_cpu1_s_stack_ram_2, Q1=>open);
    uForth_cpu1_sync_r_stack_ram_16_SLICE_402I: SRAMWA
      generic map (CLKMUX=>"SIG", LSRMUX=>"SIG", CHECK_LSR=>TRUE)
      port map (A1=>uForth_cpu1_r_32, B1=>'X', C1=>'X', D1=>'X', 
                A0=>uForth_cpu1_rp1_0, B0=>uForth_cpu1_rp1_1, 
                C0=>uForth_cpu1_rp1_2, D0=>uForth_cpu1_rp1_3, CLK=>Clk50, 
                LSR=>uForth_cpu1_r_stack_and_2, 
                WDO0=>uForth_cpu1_sync_r_stack_ram_16_WD0_INT, WDO1=>open, 
                WDO2=>open, WDO3=>open, 
                WADO0=>uForth_cpu1_sync_r_stack_ram_16_WAD0_INT, 
                WADO1=>uForth_cpu1_sync_r_stack_ram_16_WAD1_INT, 
                WADO2=>uForth_cpu1_sync_r_stack_ram_16_WAD2_INT, 
                WADO3=>uForth_cpu1_sync_r_stack_ram_16_WAD3_INT, 
                WCKO=>uForth_cpu1_sync_r_stack_ram_16_WCK_INT, 
                WREO=>uForth_cpu1_sync_r_stack_ram_16_WRE_INT);
    uForth_cpu1_sync_r_stack_ram_16_SLICE_403I: SDPRAMD
      generic map (CHECK_WAD0=>TRUE, CHECK_WAD1=>TRUE, CHECK_WAD2=>TRUE, 
                   CHECK_WAD3=>TRUE, CHECK_WD0=>TRUE)
      port map (M1=>'X', RAD0=>uForth_cpu1_rp_0, RAD1=>uForth_cpu1_rp_1, 
                RAD2=>uForth_cpu1_rp_2, RAD3=>uForth_cpu1_rp_3, WD1=>'X', 
                WD0=>uForth_cpu1_sync_r_stack_ram_16_WD0_INT, 
                WAD0=>uForth_cpu1_sync_r_stack_ram_16_WAD0_INT, 
                WAD1=>uForth_cpu1_sync_r_stack_ram_16_WAD1_INT, 
                WAD2=>uForth_cpu1_sync_r_stack_ram_16_WAD2_INT, 
                WAD3=>uForth_cpu1_sync_r_stack_ram_16_WAD3_INT, 
                WRE=>uForth_cpu1_sync_r_stack_ram_16_WRE_INT, 
                WCK=>uForth_cpu1_sync_r_stack_ram_16_WCK_INT, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', DI1=>'X', DI0=>'X', 
                F0=>uForth_cpu1_r_stack_ram_64, Q0=>open, F1=>open, Q1=>open);
    uForth_cpu1_sync_r_stack_ram_15_SLICE_404I: SRAMWA
      generic map (CLKMUX=>"SIG", LSRMUX=>"SIG", CHECK_LSR=>TRUE)
      port map (A1=>uForth_cpu1_r_28, B1=>uForth_cpu1_r_29, 
                C1=>uForth_cpu1_r_30, D1=>uForth_cpu1_r_31, 
                A0=>uForth_cpu1_rp1_0, B0=>uForth_cpu1_rp1_1, 
                C0=>uForth_cpu1_rp1_2, D0=>uForth_cpu1_rp1_3, CLK=>Clk50, 
                LSR=>uForth_cpu1_r_stack_and_2, 
                WDO0=>uForth_cpu1_sync_r_stack_ram_15_WD0_INT, 
                WDO1=>uForth_cpu1_sync_r_stack_ram_15_WD1_INT, 
                WDO2=>uForth_cpu1_sync_r_stack_ram_15_WD2_INT, 
                WDO3=>uForth_cpu1_sync_r_stack_ram_15_WD3_INT, 
                WADO0=>uForth_cpu1_sync_r_stack_ram_15_WAD0_INT, 
                WADO1=>uForth_cpu1_sync_r_stack_ram_15_WAD1_INT, 
                WADO2=>uForth_cpu1_sync_r_stack_ram_15_WAD2_INT, 
                WADO3=>uForth_cpu1_sync_r_stack_ram_15_WAD3_INT, 
                WCKO=>uForth_cpu1_sync_r_stack_ram_15_WCK_INT, 
                WREO=>uForth_cpu1_sync_r_stack_ram_15_WRE_INT);
    uForth_cpu1_sync_r_stack_ram_15_SLICE_405I: SDPRAMD
      generic map (CHECK_WAD0=>TRUE, CHECK_WAD1=>TRUE, CHECK_WAD2=>TRUE, 
                   CHECK_WAD3=>TRUE, CHECK_WD0=>TRUE, CHECK_WD1=>TRUE)
      port map (M1=>'X', RAD0=>uForth_cpu1_rp_0, RAD1=>uForth_cpu1_rp_1, 
                RAD2=>uForth_cpu1_rp_2, RAD3=>uForth_cpu1_rp_3, 
                WD1=>uForth_cpu1_sync_r_stack_ram_15_WD1_INT, 
                WD0=>uForth_cpu1_sync_r_stack_ram_15_WD0_INT, 
                WAD0=>uForth_cpu1_sync_r_stack_ram_15_WAD0_INT, 
                WAD1=>uForth_cpu1_sync_r_stack_ram_15_WAD1_INT, 
                WAD2=>uForth_cpu1_sync_r_stack_ram_15_WAD2_INT, 
                WAD3=>uForth_cpu1_sync_r_stack_ram_15_WAD3_INT, 
                WRE=>uForth_cpu1_sync_r_stack_ram_15_WRE_INT, 
                WCK=>uForth_cpu1_sync_r_stack_ram_15_WCK_INT, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', DI1=>'X', DI0=>'X', 
                F0=>uForth_cpu1_r_stack_ram_60, Q0=>open, 
                F1=>uForth_cpu1_r_stack_ram_61, Q1=>open);
    uForth_cpu1_sync_r_stack_ram_15_SLICE_406I: SDPRAMD
      generic map (CHECK_WAD0=>TRUE, CHECK_WAD1=>TRUE, CHECK_WAD2=>TRUE, 
                   CHECK_WAD3=>TRUE, CHECK_WD0=>TRUE, CHECK_WD1=>TRUE)
      port map (M1=>'X', RAD0=>uForth_cpu1_rp_0, RAD1=>uForth_cpu1_rp_1, 
                RAD2=>uForth_cpu1_rp_2, RAD3=>uForth_cpu1_rp_3, 
                WD1=>uForth_cpu1_sync_r_stack_ram_15_WD3_INT, 
                WD0=>uForth_cpu1_sync_r_stack_ram_15_WD2_INT, 
                WAD0=>uForth_cpu1_sync_r_stack_ram_15_WAD0_INT, 
                WAD1=>uForth_cpu1_sync_r_stack_ram_15_WAD1_INT, 
                WAD2=>uForth_cpu1_sync_r_stack_ram_15_WAD2_INT, 
                WAD3=>uForth_cpu1_sync_r_stack_ram_15_WAD3_INT, 
                WRE=>uForth_cpu1_sync_r_stack_ram_15_WRE_INT, 
                WCK=>uForth_cpu1_sync_r_stack_ram_15_WCK_INT, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', DI1=>'X', DI0=>'X', 
                F0=>uForth_cpu1_r_stack_ram_62, Q0=>open, 
                F1=>uForth_cpu1_r_stack_ram_63, Q1=>open);
    uForth_cpu1_sync_r_stack_ram_14_SLICE_407I: SRAMWA
      generic map (CLKMUX=>"SIG", LSRMUX=>"SIG", CHECK_LSR=>TRUE)
      port map (A1=>uForth_cpu1_r_24, B1=>uForth_cpu1_r_25, 
                C1=>uForth_cpu1_r_26, D1=>uForth_cpu1_r_27, 
                A0=>uForth_cpu1_rp1_0, B0=>uForth_cpu1_rp1_1, 
                C0=>uForth_cpu1_rp1_2, D0=>uForth_cpu1_rp1_3, CLK=>Clk50, 
                LSR=>uForth_cpu1_r_stack_and_2, 
                WDO0=>uForth_cpu1_sync_r_stack_ram_14_WD0_INT, 
                WDO1=>uForth_cpu1_sync_r_stack_ram_14_WD1_INT, 
                WDO2=>uForth_cpu1_sync_r_stack_ram_14_WD2_INT, 
                WDO3=>uForth_cpu1_sync_r_stack_ram_14_WD3_INT, 
                WADO0=>uForth_cpu1_sync_r_stack_ram_14_WAD0_INT, 
                WADO1=>uForth_cpu1_sync_r_stack_ram_14_WAD1_INT, 
                WADO2=>uForth_cpu1_sync_r_stack_ram_14_WAD2_INT, 
                WADO3=>uForth_cpu1_sync_r_stack_ram_14_WAD3_INT, 
                WCKO=>uForth_cpu1_sync_r_stack_ram_14_WCK_INT, 
                WREO=>uForth_cpu1_sync_r_stack_ram_14_WRE_INT);
    uForth_cpu1_sync_r_stack_ram_14_SLICE_408I: SDPRAMD
      generic map (CHECK_WAD0=>TRUE, CHECK_WAD1=>TRUE, CHECK_WAD2=>TRUE, 
                   CHECK_WAD3=>TRUE, CHECK_WD0=>TRUE, CHECK_WD1=>TRUE)
      port map (M1=>'X', RAD0=>uForth_cpu1_rp_0, RAD1=>uForth_cpu1_rp_1, 
                RAD2=>uForth_cpu1_rp_2, RAD3=>uForth_cpu1_rp_3, 
                WD1=>uForth_cpu1_sync_r_stack_ram_14_WD1_INT, 
                WD0=>uForth_cpu1_sync_r_stack_ram_14_WD0_INT, 
                WAD0=>uForth_cpu1_sync_r_stack_ram_14_WAD0_INT, 
                WAD1=>uForth_cpu1_sync_r_stack_ram_14_WAD1_INT, 
                WAD2=>uForth_cpu1_sync_r_stack_ram_14_WAD2_INT, 
                WAD3=>uForth_cpu1_sync_r_stack_ram_14_WAD3_INT, 
                WRE=>uForth_cpu1_sync_r_stack_ram_14_WRE_INT, 
                WCK=>uForth_cpu1_sync_r_stack_ram_14_WCK_INT, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', DI1=>'X', DI0=>'X', 
                F0=>uForth_cpu1_r_stack_ram_56, Q0=>open, 
                F1=>uForth_cpu1_r_stack_ram_57, Q1=>open);
    uForth_cpu1_sync_r_stack_ram_14_SLICE_409I: SDPRAMD
      generic map (CHECK_WAD0=>TRUE, CHECK_WAD1=>TRUE, CHECK_WAD2=>TRUE, 
                   CHECK_WAD3=>TRUE, CHECK_WD0=>TRUE, CHECK_WD1=>TRUE)
      port map (M1=>'X', RAD0=>uForth_cpu1_rp_0, RAD1=>uForth_cpu1_rp_1, 
                RAD2=>uForth_cpu1_rp_2, RAD3=>uForth_cpu1_rp_3, 
                WD1=>uForth_cpu1_sync_r_stack_ram_14_WD3_INT, 
                WD0=>uForth_cpu1_sync_r_stack_ram_14_WD2_INT, 
                WAD0=>uForth_cpu1_sync_r_stack_ram_14_WAD0_INT, 
                WAD1=>uForth_cpu1_sync_r_stack_ram_14_WAD1_INT, 
                WAD2=>uForth_cpu1_sync_r_stack_ram_14_WAD2_INT, 
                WAD3=>uForth_cpu1_sync_r_stack_ram_14_WAD3_INT, 
                WRE=>uForth_cpu1_sync_r_stack_ram_14_WRE_INT, 
                WCK=>uForth_cpu1_sync_r_stack_ram_14_WCK_INT, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', DI1=>'X', DI0=>'X', 
                F0=>uForth_cpu1_r_stack_ram_58, Q0=>open, 
                F1=>uForth_cpu1_r_stack_ram_59, Q1=>open);
    uForth_cpu1_sync_r_stack_ram_13_SLICE_410I: SRAMWA
      generic map (CLKMUX=>"SIG", LSRMUX=>"SIG", CHECK_LSR=>TRUE)
      port map (A1=>uForth_cpu1_r_20, B1=>uForth_cpu1_r_21, 
                C1=>uForth_cpu1_r_22, D1=>uForth_cpu1_r_23, 
                A0=>uForth_cpu1_rp1_0, B0=>uForth_cpu1_rp1_1, 
                C0=>uForth_cpu1_rp1_2, D0=>uForth_cpu1_rp1_3, CLK=>Clk50, 
                LSR=>uForth_cpu1_r_stack_and_2, 
                WDO0=>uForth_cpu1_sync_r_stack_ram_13_WD0_INT, 
                WDO1=>uForth_cpu1_sync_r_stack_ram_13_WD1_INT, 
                WDO2=>uForth_cpu1_sync_r_stack_ram_13_WD2_INT, 
                WDO3=>uForth_cpu1_sync_r_stack_ram_13_WD3_INT, 
                WADO0=>uForth_cpu1_sync_r_stack_ram_13_WAD0_INT, 
                WADO1=>uForth_cpu1_sync_r_stack_ram_13_WAD1_INT, 
                WADO2=>uForth_cpu1_sync_r_stack_ram_13_WAD2_INT, 
                WADO3=>uForth_cpu1_sync_r_stack_ram_13_WAD3_INT, 
                WCKO=>uForth_cpu1_sync_r_stack_ram_13_WCK_INT, 
                WREO=>uForth_cpu1_sync_r_stack_ram_13_WRE_INT);
    uForth_cpu1_sync_r_stack_ram_13_SLICE_411I: SDPRAMD
      generic map (CHECK_WAD0=>TRUE, CHECK_WAD1=>TRUE, CHECK_WAD2=>TRUE, 
                   CHECK_WAD3=>TRUE, CHECK_WD0=>TRUE, CHECK_WD1=>TRUE)
      port map (M1=>'X', RAD0=>uForth_cpu1_rp_0, RAD1=>uForth_cpu1_rp_1, 
                RAD2=>uForth_cpu1_rp_2, RAD3=>uForth_cpu1_rp_3, 
                WD1=>uForth_cpu1_sync_r_stack_ram_13_WD1_INT, 
                WD0=>uForth_cpu1_sync_r_stack_ram_13_WD0_INT, 
                WAD0=>uForth_cpu1_sync_r_stack_ram_13_WAD0_INT, 
                WAD1=>uForth_cpu1_sync_r_stack_ram_13_WAD1_INT, 
                WAD2=>uForth_cpu1_sync_r_stack_ram_13_WAD2_INT, 
                WAD3=>uForth_cpu1_sync_r_stack_ram_13_WAD3_INT, 
                WRE=>uForth_cpu1_sync_r_stack_ram_13_WRE_INT, 
                WCK=>uForth_cpu1_sync_r_stack_ram_13_WCK_INT, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', DI1=>'X', DI0=>'X', 
                F0=>uForth_cpu1_r_stack_ram_52, Q0=>open, 
                F1=>uForth_cpu1_r_stack_ram_53, Q1=>open);
    uForth_cpu1_sync_r_stack_ram_13_SLICE_412I: SDPRAMD
      generic map (CHECK_WAD0=>TRUE, CHECK_WAD1=>TRUE, CHECK_WAD2=>TRUE, 
                   CHECK_WAD3=>TRUE, CHECK_WD0=>TRUE, CHECK_WD1=>TRUE)
      port map (M1=>'X', RAD0=>uForth_cpu1_rp_0, RAD1=>uForth_cpu1_rp_1, 
                RAD2=>uForth_cpu1_rp_2, RAD3=>uForth_cpu1_rp_3, 
                WD1=>uForth_cpu1_sync_r_stack_ram_13_WD3_INT, 
                WD0=>uForth_cpu1_sync_r_stack_ram_13_WD2_INT, 
                WAD0=>uForth_cpu1_sync_r_stack_ram_13_WAD0_INT, 
                WAD1=>uForth_cpu1_sync_r_stack_ram_13_WAD1_INT, 
                WAD2=>uForth_cpu1_sync_r_stack_ram_13_WAD2_INT, 
                WAD3=>uForth_cpu1_sync_r_stack_ram_13_WAD3_INT, 
                WRE=>uForth_cpu1_sync_r_stack_ram_13_WRE_INT, 
                WCK=>uForth_cpu1_sync_r_stack_ram_13_WCK_INT, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', DI1=>'X', DI0=>'X', 
                F0=>uForth_cpu1_r_stack_ram_54, Q0=>open, 
                F1=>uForth_cpu1_r_stack_ram_55, Q1=>open);
    uForth_cpu1_sync_r_stack_ram_12_SLICE_413I: SRAMWA
      generic map (CLKMUX=>"SIG", LSRMUX=>"SIG", CHECK_LSR=>TRUE)
      port map (A1=>uForth_cpu1_r_16, B1=>uForth_cpu1_r_17, 
                C1=>uForth_cpu1_r_18, D1=>uForth_cpu1_r_19, 
                A0=>uForth_cpu1_rp1_0, B0=>uForth_cpu1_rp1_1, 
                C0=>uForth_cpu1_rp1_2, D0=>uForth_cpu1_rp1_3, CLK=>Clk50, 
                LSR=>uForth_cpu1_r_stack_and_2, 
                WDO0=>uForth_cpu1_sync_r_stack_ram_12_WD0_INT, 
                WDO1=>uForth_cpu1_sync_r_stack_ram_12_WD1_INT, 
                WDO2=>uForth_cpu1_sync_r_stack_ram_12_WD2_INT, 
                WDO3=>uForth_cpu1_sync_r_stack_ram_12_WD3_INT, 
                WADO0=>uForth_cpu1_sync_r_stack_ram_12_WAD0_INT, 
                WADO1=>uForth_cpu1_sync_r_stack_ram_12_WAD1_INT, 
                WADO2=>uForth_cpu1_sync_r_stack_ram_12_WAD2_INT, 
                WADO3=>uForth_cpu1_sync_r_stack_ram_12_WAD3_INT, 
                WCKO=>uForth_cpu1_sync_r_stack_ram_12_WCK_INT, 
                WREO=>uForth_cpu1_sync_r_stack_ram_12_WRE_INT);
    uForth_cpu1_sync_r_stack_ram_12_SLICE_414I: SDPRAMD
      generic map (CHECK_WAD0=>TRUE, CHECK_WAD1=>TRUE, CHECK_WAD2=>TRUE, 
                   CHECK_WAD3=>TRUE, CHECK_WD0=>TRUE, CHECK_WD1=>TRUE)
      port map (M1=>'X', RAD0=>uForth_cpu1_rp_0, RAD1=>uForth_cpu1_rp_1, 
                RAD2=>uForth_cpu1_rp_2, RAD3=>uForth_cpu1_rp_3, 
                WD1=>uForth_cpu1_sync_r_stack_ram_12_WD1_INT, 
                WD0=>uForth_cpu1_sync_r_stack_ram_12_WD0_INT, 
                WAD0=>uForth_cpu1_sync_r_stack_ram_12_WAD0_INT, 
                WAD1=>uForth_cpu1_sync_r_stack_ram_12_WAD1_INT, 
                WAD2=>uForth_cpu1_sync_r_stack_ram_12_WAD2_INT, 
                WAD3=>uForth_cpu1_sync_r_stack_ram_12_WAD3_INT, 
                WRE=>uForth_cpu1_sync_r_stack_ram_12_WRE_INT, 
                WCK=>uForth_cpu1_sync_r_stack_ram_12_WCK_INT, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', DI1=>'X', DI0=>'X', 
                F0=>uForth_cpu1_r_stack_ram_48, Q0=>open, 
                F1=>uForth_cpu1_r_stack_ram_49, Q1=>open);
    uForth_cpu1_sync_r_stack_ram_12_SLICE_415I: SDPRAMD
      generic map (CHECK_WAD0=>TRUE, CHECK_WAD1=>TRUE, CHECK_WAD2=>TRUE, 
                   CHECK_WAD3=>TRUE, CHECK_WD0=>TRUE, CHECK_WD1=>TRUE)
      port map (M1=>'X', RAD0=>uForth_cpu1_rp_0, RAD1=>uForth_cpu1_rp_1, 
                RAD2=>uForth_cpu1_rp_2, RAD3=>uForth_cpu1_rp_3, 
                WD1=>uForth_cpu1_sync_r_stack_ram_12_WD3_INT, 
                WD0=>uForth_cpu1_sync_r_stack_ram_12_WD2_INT, 
                WAD0=>uForth_cpu1_sync_r_stack_ram_12_WAD0_INT, 
                WAD1=>uForth_cpu1_sync_r_stack_ram_12_WAD1_INT, 
                WAD2=>uForth_cpu1_sync_r_stack_ram_12_WAD2_INT, 
                WAD3=>uForth_cpu1_sync_r_stack_ram_12_WAD3_INT, 
                WRE=>uForth_cpu1_sync_r_stack_ram_12_WRE_INT, 
                WCK=>uForth_cpu1_sync_r_stack_ram_12_WCK_INT, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', DI1=>'X', DI0=>'X', 
                F0=>uForth_cpu1_r_stack_ram_50, Q0=>open, 
                F1=>uForth_cpu1_r_stack_ram_51, Q1=>open);
    uForth_cpu1_sync_r_stack_ram_11_SLICE_416I: SRAMWA
      generic map (CLKMUX=>"SIG", LSRMUX=>"SIG", CHECK_LSR=>TRUE)
      port map (A1=>uForth_cpu1_r_12, B1=>uForth_cpu1_r_13, 
                C1=>uForth_cpu1_r_14, D1=>uForth_cpu1_r_15, 
                A0=>uForth_cpu1_rp1_0, B0=>uForth_cpu1_rp1_1, 
                C0=>uForth_cpu1_rp1_2, D0=>uForth_cpu1_rp1_3, CLK=>Clk50, 
                LSR=>uForth_cpu1_r_stack_and_2, 
                WDO0=>uForth_cpu1_sync_r_stack_ram_11_WD0_INT, 
                WDO1=>uForth_cpu1_sync_r_stack_ram_11_WD1_INT, 
                WDO2=>uForth_cpu1_sync_r_stack_ram_11_WD2_INT, 
                WDO3=>uForth_cpu1_sync_r_stack_ram_11_WD3_INT, 
                WADO0=>uForth_cpu1_sync_r_stack_ram_11_WAD0_INT, 
                WADO1=>uForth_cpu1_sync_r_stack_ram_11_WAD1_INT, 
                WADO2=>uForth_cpu1_sync_r_stack_ram_11_WAD2_INT, 
                WADO3=>uForth_cpu1_sync_r_stack_ram_11_WAD3_INT, 
                WCKO=>uForth_cpu1_sync_r_stack_ram_11_WCK_INT, 
                WREO=>uForth_cpu1_sync_r_stack_ram_11_WRE_INT);
    uForth_cpu1_sync_r_stack_ram_11_SLICE_417I: SDPRAMD
      generic map (CHECK_WAD0=>TRUE, CHECK_WAD1=>TRUE, CHECK_WAD2=>TRUE, 
                   CHECK_WAD3=>TRUE, CHECK_WD0=>TRUE, CHECK_WD1=>TRUE)
      port map (M1=>'X', RAD0=>uForth_cpu1_rp_0, RAD1=>uForth_cpu1_rp_1, 
                RAD2=>uForth_cpu1_rp_2, RAD3=>uForth_cpu1_rp_3, 
                WD1=>uForth_cpu1_sync_r_stack_ram_11_WD1_INT, 
                WD0=>uForth_cpu1_sync_r_stack_ram_11_WD0_INT, 
                WAD0=>uForth_cpu1_sync_r_stack_ram_11_WAD0_INT, 
                WAD1=>uForth_cpu1_sync_r_stack_ram_11_WAD1_INT, 
                WAD2=>uForth_cpu1_sync_r_stack_ram_11_WAD2_INT, 
                WAD3=>uForth_cpu1_sync_r_stack_ram_11_WAD3_INT, 
                WRE=>uForth_cpu1_sync_r_stack_ram_11_WRE_INT, 
                WCK=>uForth_cpu1_sync_r_stack_ram_11_WCK_INT, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', DI1=>'X', DI0=>'X', 
                F0=>uForth_cpu1_r_stack_ram_44, Q0=>open, 
                F1=>uForth_cpu1_r_stack_ram_45, Q1=>open);
    uForth_cpu1_sync_r_stack_ram_11_SLICE_418I: SDPRAMD
      generic map (CHECK_WAD0=>TRUE, CHECK_WAD1=>TRUE, CHECK_WAD2=>TRUE, 
                   CHECK_WAD3=>TRUE, CHECK_WD0=>TRUE, CHECK_WD1=>TRUE)
      port map (M1=>'X', RAD0=>uForth_cpu1_rp_0, RAD1=>uForth_cpu1_rp_1, 
                RAD2=>uForth_cpu1_rp_2, RAD3=>uForth_cpu1_rp_3, 
                WD1=>uForth_cpu1_sync_r_stack_ram_11_WD3_INT, 
                WD0=>uForth_cpu1_sync_r_stack_ram_11_WD2_INT, 
                WAD0=>uForth_cpu1_sync_r_stack_ram_11_WAD0_INT, 
                WAD1=>uForth_cpu1_sync_r_stack_ram_11_WAD1_INT, 
                WAD2=>uForth_cpu1_sync_r_stack_ram_11_WAD2_INT, 
                WAD3=>uForth_cpu1_sync_r_stack_ram_11_WAD3_INT, 
                WRE=>uForth_cpu1_sync_r_stack_ram_11_WRE_INT, 
                WCK=>uForth_cpu1_sync_r_stack_ram_11_WCK_INT, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', DI1=>'X', DI0=>'X', 
                F0=>uForth_cpu1_r_stack_ram_46, Q0=>open, 
                F1=>uForth_cpu1_r_stack_ram_47, Q1=>open);
    uForth_cpu1_sync_r_stack_ram_10_SLICE_419I: SRAMWA
      generic map (CLKMUX=>"SIG", LSRMUX=>"SIG", CHECK_LSR=>TRUE)
      port map (A1=>uForth_cpu1_r_8, B1=>uForth_cpu1_r_9, C1=>uForth_cpu1_r_10, 
                D1=>uForth_cpu1_r_11, A0=>uForth_cpu1_rp1_0, 
                B0=>uForth_cpu1_rp1_1, C0=>uForth_cpu1_rp1_2, 
                D0=>uForth_cpu1_rp1_3, CLK=>Clk50, 
                LSR=>uForth_cpu1_r_stack_and_2, 
                WDO0=>uForth_cpu1_sync_r_stack_ram_10_WD0_INT, 
                WDO1=>uForth_cpu1_sync_r_stack_ram_10_WD1_INT, 
                WDO2=>uForth_cpu1_sync_r_stack_ram_10_WD2_INT, 
                WDO3=>uForth_cpu1_sync_r_stack_ram_10_WD3_INT, 
                WADO0=>uForth_cpu1_sync_r_stack_ram_10_WAD0_INT, 
                WADO1=>uForth_cpu1_sync_r_stack_ram_10_WAD1_INT, 
                WADO2=>uForth_cpu1_sync_r_stack_ram_10_WAD2_INT, 
                WADO3=>uForth_cpu1_sync_r_stack_ram_10_WAD3_INT, 
                WCKO=>uForth_cpu1_sync_r_stack_ram_10_WCK_INT, 
                WREO=>uForth_cpu1_sync_r_stack_ram_10_WRE_INT);
    uForth_cpu1_sync_r_stack_ram_10_SLICE_420I: SDPRAMD
      generic map (CHECK_WAD0=>TRUE, CHECK_WAD1=>TRUE, CHECK_WAD2=>TRUE, 
                   CHECK_WAD3=>TRUE, CHECK_WD0=>TRUE, CHECK_WD1=>TRUE)
      port map (M1=>'X', RAD0=>uForth_cpu1_rp_0, RAD1=>uForth_cpu1_rp_1, 
                RAD2=>uForth_cpu1_rp_2, RAD3=>uForth_cpu1_rp_3, 
                WD1=>uForth_cpu1_sync_r_stack_ram_10_WD1_INT, 
                WD0=>uForth_cpu1_sync_r_stack_ram_10_WD0_INT, 
                WAD0=>uForth_cpu1_sync_r_stack_ram_10_WAD0_INT, 
                WAD1=>uForth_cpu1_sync_r_stack_ram_10_WAD1_INT, 
                WAD2=>uForth_cpu1_sync_r_stack_ram_10_WAD2_INT, 
                WAD3=>uForth_cpu1_sync_r_stack_ram_10_WAD3_INT, 
                WRE=>uForth_cpu1_sync_r_stack_ram_10_WRE_INT, 
                WCK=>uForth_cpu1_sync_r_stack_ram_10_WCK_INT, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', DI1=>'X', DI0=>'X', 
                F0=>uForth_cpu1_r_stack_ram_40, Q0=>open, 
                F1=>uForth_cpu1_r_stack_ram_41, Q1=>open);
    uForth_cpu1_sync_r_stack_ram_10_SLICE_421I: SDPRAMD
      generic map (CHECK_WAD0=>TRUE, CHECK_WAD1=>TRUE, CHECK_WAD2=>TRUE, 
                   CHECK_WAD3=>TRUE, CHECK_WD0=>TRUE, CHECK_WD1=>TRUE)
      port map (M1=>'X', RAD0=>uForth_cpu1_rp_0, RAD1=>uForth_cpu1_rp_1, 
                RAD2=>uForth_cpu1_rp_2, RAD3=>uForth_cpu1_rp_3, 
                WD1=>uForth_cpu1_sync_r_stack_ram_10_WD3_INT, 
                WD0=>uForth_cpu1_sync_r_stack_ram_10_WD2_INT, 
                WAD0=>uForth_cpu1_sync_r_stack_ram_10_WAD0_INT, 
                WAD1=>uForth_cpu1_sync_r_stack_ram_10_WAD1_INT, 
                WAD2=>uForth_cpu1_sync_r_stack_ram_10_WAD2_INT, 
                WAD3=>uForth_cpu1_sync_r_stack_ram_10_WAD3_INT, 
                WRE=>uForth_cpu1_sync_r_stack_ram_10_WRE_INT, 
                WCK=>uForth_cpu1_sync_r_stack_ram_10_WCK_INT, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', DI1=>'X', DI0=>'X', 
                F0=>uForth_cpu1_r_stack_ram_42, Q0=>open, 
                F1=>uForth_cpu1_r_stack_ram_43, Q1=>open);
    uForth_cpu1_sync_r_stack_ram_9_SLICE_422I: SRAMWA
      generic map (CLKMUX=>"SIG", LSRMUX=>"SIG", CHECK_LSR=>TRUE)
      port map (A1=>uForth_cpu1_r_4, B1=>uForth_cpu1_r_5, C1=>uForth_cpu1_r_6, 
                D1=>uForth_cpu1_r_7, A0=>uForth_cpu1_rp1_0, 
                B0=>uForth_cpu1_rp1_1, C0=>uForth_cpu1_rp1_2, 
                D0=>uForth_cpu1_rp1_3, CLK=>Clk50, 
                LSR=>uForth_cpu1_r_stack_and_2, 
                WDO0=>uForth_cpu1_sync_r_stack_ram_9_WD0_INT, 
                WDO1=>uForth_cpu1_sync_r_stack_ram_9_WD1_INT, 
                WDO2=>uForth_cpu1_sync_r_stack_ram_9_WD2_INT, 
                WDO3=>uForth_cpu1_sync_r_stack_ram_9_WD3_INT, 
                WADO0=>uForth_cpu1_sync_r_stack_ram_9_WAD0_INT, 
                WADO1=>uForth_cpu1_sync_r_stack_ram_9_WAD1_INT, 
                WADO2=>uForth_cpu1_sync_r_stack_ram_9_WAD2_INT, 
                WADO3=>uForth_cpu1_sync_r_stack_ram_9_WAD3_INT, 
                WCKO=>uForth_cpu1_sync_r_stack_ram_9_WCK_INT, 
                WREO=>uForth_cpu1_sync_r_stack_ram_9_WRE_INT);
    uForth_cpu1_sync_r_stack_ram_9_SLICE_423I: SDPRAMD
      generic map (CHECK_WAD0=>TRUE, CHECK_WAD1=>TRUE, CHECK_WAD2=>TRUE, 
                   CHECK_WAD3=>TRUE, CHECK_WD0=>TRUE, CHECK_WD1=>TRUE)
      port map (M1=>'X', RAD0=>uForth_cpu1_rp_0, RAD1=>uForth_cpu1_rp_1, 
                RAD2=>uForth_cpu1_rp_2, RAD3=>uForth_cpu1_rp_3, 
                WD1=>uForth_cpu1_sync_r_stack_ram_9_WD1_INT, 
                WD0=>uForth_cpu1_sync_r_stack_ram_9_WD0_INT, 
                WAD0=>uForth_cpu1_sync_r_stack_ram_9_WAD0_INT, 
                WAD1=>uForth_cpu1_sync_r_stack_ram_9_WAD1_INT, 
                WAD2=>uForth_cpu1_sync_r_stack_ram_9_WAD2_INT, 
                WAD3=>uForth_cpu1_sync_r_stack_ram_9_WAD3_INT, 
                WRE=>uForth_cpu1_sync_r_stack_ram_9_WRE_INT, 
                WCK=>uForth_cpu1_sync_r_stack_ram_9_WCK_INT, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', DI1=>'X', DI0=>'X', 
                F0=>uForth_cpu1_r_stack_ram_36, Q0=>open, 
                F1=>uForth_cpu1_r_stack_ram_37, Q1=>open);
    uForth_cpu1_sync_r_stack_ram_9_SLICE_424I: SDPRAMD
      generic map (CHECK_WAD0=>TRUE, CHECK_WAD1=>TRUE, CHECK_WAD2=>TRUE, 
                   CHECK_WAD3=>TRUE, CHECK_WD0=>TRUE, CHECK_WD1=>TRUE)
      port map (M1=>'X', RAD0=>uForth_cpu1_rp_0, RAD1=>uForth_cpu1_rp_1, 
                RAD2=>uForth_cpu1_rp_2, RAD3=>uForth_cpu1_rp_3, 
                WD1=>uForth_cpu1_sync_r_stack_ram_9_WD3_INT, 
                WD0=>uForth_cpu1_sync_r_stack_ram_9_WD2_INT, 
                WAD0=>uForth_cpu1_sync_r_stack_ram_9_WAD0_INT, 
                WAD1=>uForth_cpu1_sync_r_stack_ram_9_WAD1_INT, 
                WAD2=>uForth_cpu1_sync_r_stack_ram_9_WAD2_INT, 
                WAD3=>uForth_cpu1_sync_r_stack_ram_9_WAD3_INT, 
                WRE=>uForth_cpu1_sync_r_stack_ram_9_WRE_INT, 
                WCK=>uForth_cpu1_sync_r_stack_ram_9_WCK_INT, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', DI1=>'X', DI0=>'X', 
                F0=>uForth_cpu1_r_stack_ram_38, Q0=>open, 
                F1=>uForth_cpu1_r_stack_ram_39, Q1=>open);
    uForth_cpu1_sync_r_stack_ram_8_SLICE_425I: SRAMWA
      generic map (CLKMUX=>"SIG", LSRMUX=>"SIG", CHECK_LSR=>TRUE)
      port map (A1=>uForth_cpu1_r_0, B1=>uForth_cpu1_r_1, C1=>uForth_cpu1_r_2, 
                D1=>uForth_cpu1_r_3, A0=>uForth_cpu1_rp1_0, 
                B0=>uForth_cpu1_rp1_1, C0=>uForth_cpu1_rp1_2, 
                D0=>uForth_cpu1_rp1_3, CLK=>Clk50, 
                LSR=>uForth_cpu1_r_stack_and_2, 
                WDO0=>uForth_cpu1_sync_r_stack_ram_8_WD0_INT, 
                WDO1=>uForth_cpu1_sync_r_stack_ram_8_WD1_INT, 
                WDO2=>uForth_cpu1_sync_r_stack_ram_8_WD2_INT, 
                WDO3=>uForth_cpu1_sync_r_stack_ram_8_WD3_INT, 
                WADO0=>uForth_cpu1_sync_r_stack_ram_8_WAD0_INT, 
                WADO1=>uForth_cpu1_sync_r_stack_ram_8_WAD1_INT, 
                WADO2=>uForth_cpu1_sync_r_stack_ram_8_WAD2_INT, 
                WADO3=>uForth_cpu1_sync_r_stack_ram_8_WAD3_INT, 
                WCKO=>uForth_cpu1_sync_r_stack_ram_8_WCK_INT, 
                WREO=>uForth_cpu1_sync_r_stack_ram_8_WRE_INT);
    uForth_cpu1_sync_r_stack_ram_8_SLICE_426I: SDPRAMD
      generic map (CHECK_WAD0=>TRUE, CHECK_WAD1=>TRUE, CHECK_WAD2=>TRUE, 
                   CHECK_WAD3=>TRUE, CHECK_WD0=>TRUE, CHECK_WD1=>TRUE)
      port map (M1=>'X', RAD0=>uForth_cpu1_rp_0, RAD1=>uForth_cpu1_rp_1, 
                RAD2=>uForth_cpu1_rp_2, RAD3=>uForth_cpu1_rp_3, 
                WD1=>uForth_cpu1_sync_r_stack_ram_8_WD1_INT, 
                WD0=>uForth_cpu1_sync_r_stack_ram_8_WD0_INT, 
                WAD0=>uForth_cpu1_sync_r_stack_ram_8_WAD0_INT, 
                WAD1=>uForth_cpu1_sync_r_stack_ram_8_WAD1_INT, 
                WAD2=>uForth_cpu1_sync_r_stack_ram_8_WAD2_INT, 
                WAD3=>uForth_cpu1_sync_r_stack_ram_8_WAD3_INT, 
                WRE=>uForth_cpu1_sync_r_stack_ram_8_WRE_INT, 
                WCK=>uForth_cpu1_sync_r_stack_ram_8_WCK_INT, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', DI1=>'X', DI0=>'X', 
                F0=>uForth_cpu1_r_stack_ram_32, Q0=>open, 
                F1=>uForth_cpu1_r_stack_ram_33, Q1=>open);
    uForth_cpu1_sync_r_stack_ram_8_SLICE_427I: SDPRAMD
      generic map (CHECK_WAD0=>TRUE, CHECK_WAD1=>TRUE, CHECK_WAD2=>TRUE, 
                   CHECK_WAD3=>TRUE, CHECK_WD0=>TRUE, CHECK_WD1=>TRUE)
      port map (M1=>'X', RAD0=>uForth_cpu1_rp_0, RAD1=>uForth_cpu1_rp_1, 
                RAD2=>uForth_cpu1_rp_2, RAD3=>uForth_cpu1_rp_3, 
                WD1=>uForth_cpu1_sync_r_stack_ram_8_WD3_INT, 
                WD0=>uForth_cpu1_sync_r_stack_ram_8_WD2_INT, 
                WAD0=>uForth_cpu1_sync_r_stack_ram_8_WAD0_INT, 
                WAD1=>uForth_cpu1_sync_r_stack_ram_8_WAD1_INT, 
                WAD2=>uForth_cpu1_sync_r_stack_ram_8_WAD2_INT, 
                WAD3=>uForth_cpu1_sync_r_stack_ram_8_WAD3_INT, 
                WRE=>uForth_cpu1_sync_r_stack_ram_8_WRE_INT, 
                WCK=>uForth_cpu1_sync_r_stack_ram_8_WCK_INT, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', DI1=>'X', DI0=>'X', 
                F0=>uForth_cpu1_r_stack_ram_34, Q0=>open, 
                F1=>uForth_cpu1_r_stack_ram_35, Q1=>open);
    uForth_cpu1_sync_r_stack_ram_7_SLICE_428I: SRAMWA
      generic map (CLKMUX=>"SIG", LSRMUX=>"SIG", CHECK_LSR=>TRUE)
      port map (A1=>uForth_cpu1_r_32, B1=>'X', C1=>'X', D1=>'X', 
                A0=>uForth_cpu1_rp1_0, B0=>uForth_cpu1_rp1_1, 
                C0=>uForth_cpu1_rp1_2, D0=>uForth_cpu1_rp1_3, CLK=>Clk50, 
                LSR=>uForth_cpu1_r_stack_and_0, 
                WDO0=>uForth_cpu1_sync_r_stack_ram_7_WD0_INT, WDO1=>open, 
                WDO2=>open, WDO3=>open, 
                WADO0=>uForth_cpu1_sync_r_stack_ram_7_WAD0_INT, 
                WADO1=>uForth_cpu1_sync_r_stack_ram_7_WAD1_INT, 
                WADO2=>uForth_cpu1_sync_r_stack_ram_7_WAD2_INT, 
                WADO3=>uForth_cpu1_sync_r_stack_ram_7_WAD3_INT, 
                WCKO=>uForth_cpu1_sync_r_stack_ram_7_WCK_INT, 
                WREO=>uForth_cpu1_sync_r_stack_ram_7_WRE_INT);
    uForth_cpu1_sync_r_stack_ram_7_SLICE_429I: SDPRAMD
      generic map (CHECK_WAD0=>TRUE, CHECK_WAD1=>TRUE, CHECK_WAD2=>TRUE, 
                   CHECK_WAD3=>TRUE, CHECK_WD0=>TRUE)
      port map (M1=>'X', RAD0=>uForth_cpu1_rp_0, RAD1=>uForth_cpu1_rp_1, 
                RAD2=>uForth_cpu1_rp_2, RAD3=>uForth_cpu1_rp_3, WD1=>'X', 
                WD0=>uForth_cpu1_sync_r_stack_ram_7_WD0_INT, 
                WAD0=>uForth_cpu1_sync_r_stack_ram_7_WAD0_INT, 
                WAD1=>uForth_cpu1_sync_r_stack_ram_7_WAD1_INT, 
                WAD2=>uForth_cpu1_sync_r_stack_ram_7_WAD2_INT, 
                WAD3=>uForth_cpu1_sync_r_stack_ram_7_WAD3_INT, 
                WRE=>uForth_cpu1_sync_r_stack_ram_7_WRE_INT, 
                WCK=>uForth_cpu1_sync_r_stack_ram_7_WCK_INT, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', DI1=>'X', DI0=>'X', 
                F0=>uForth_cpu1_r_stack_ram_31, Q0=>open, F1=>open, Q1=>open);
    uForth_cpu1_sync_r_stack_ram_6_SLICE_430I: SRAMWA
      generic map (CLKMUX=>"SIG", LSRMUX=>"SIG", CHECK_LSR=>TRUE)
      port map (A1=>uForth_cpu1_r_28, B1=>uForth_cpu1_r_29, 
                C1=>uForth_cpu1_r_30, D1=>uForth_cpu1_r_31, 
                A0=>uForth_cpu1_rp1_0, B0=>uForth_cpu1_rp1_1, 
                C0=>uForth_cpu1_rp1_2, D0=>uForth_cpu1_rp1_3, CLK=>Clk50, 
                LSR=>uForth_cpu1_r_stack_and_0, 
                WDO0=>uForth_cpu1_sync_r_stack_ram_6_WD0_INT, 
                WDO1=>uForth_cpu1_sync_r_stack_ram_6_WD1_INT, 
                WDO2=>uForth_cpu1_sync_r_stack_ram_6_WD2_INT, 
                WDO3=>uForth_cpu1_sync_r_stack_ram_6_WD3_INT, 
                WADO0=>uForth_cpu1_sync_r_stack_ram_6_WAD0_INT, 
                WADO1=>uForth_cpu1_sync_r_stack_ram_6_WAD1_INT, 
                WADO2=>uForth_cpu1_sync_r_stack_ram_6_WAD2_INT, 
                WADO3=>uForth_cpu1_sync_r_stack_ram_6_WAD3_INT, 
                WCKO=>uForth_cpu1_sync_r_stack_ram_6_WCK_INT, 
                WREO=>uForth_cpu1_sync_r_stack_ram_6_WRE_INT);
    uForth_cpu1_sync_r_stack_ram_6_SLICE_431I: SDPRAMD
      generic map (CHECK_WAD0=>TRUE, CHECK_WAD1=>TRUE, CHECK_WAD2=>TRUE, 
                   CHECK_WAD3=>TRUE, CHECK_WD0=>TRUE, CHECK_WD1=>TRUE)
      port map (M1=>'X', RAD0=>uForth_cpu1_rp_0, RAD1=>uForth_cpu1_rp_1, 
                RAD2=>uForth_cpu1_rp_2, RAD3=>uForth_cpu1_rp_3, 
                WD1=>uForth_cpu1_sync_r_stack_ram_6_WD1_INT, 
                WD0=>uForth_cpu1_sync_r_stack_ram_6_WD0_INT, 
                WAD0=>uForth_cpu1_sync_r_stack_ram_6_WAD0_INT, 
                WAD1=>uForth_cpu1_sync_r_stack_ram_6_WAD1_INT, 
                WAD2=>uForth_cpu1_sync_r_stack_ram_6_WAD2_INT, 
                WAD3=>uForth_cpu1_sync_r_stack_ram_6_WAD3_INT, 
                WRE=>uForth_cpu1_sync_r_stack_ram_6_WRE_INT, 
                WCK=>uForth_cpu1_sync_r_stack_ram_6_WCK_INT, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', DI1=>'X', DI0=>'X', 
                F0=>uForth_cpu1_r_stack_ram_27, Q0=>open, 
                F1=>uForth_cpu1_r_stack_ram_28, Q1=>open);
    uForth_cpu1_sync_r_stack_ram_6_SLICE_432I: SDPRAMD
      generic map (CHECK_WAD0=>TRUE, CHECK_WAD1=>TRUE, CHECK_WAD2=>TRUE, 
                   CHECK_WAD3=>TRUE, CHECK_WD0=>TRUE, CHECK_WD1=>TRUE)
      port map (M1=>'X', RAD0=>uForth_cpu1_rp_0, RAD1=>uForth_cpu1_rp_1, 
                RAD2=>uForth_cpu1_rp_2, RAD3=>uForth_cpu1_rp_3, 
                WD1=>uForth_cpu1_sync_r_stack_ram_6_WD3_INT, 
                WD0=>uForth_cpu1_sync_r_stack_ram_6_WD2_INT, 
                WAD0=>uForth_cpu1_sync_r_stack_ram_6_WAD0_INT, 
                WAD1=>uForth_cpu1_sync_r_stack_ram_6_WAD1_INT, 
                WAD2=>uForth_cpu1_sync_r_stack_ram_6_WAD2_INT, 
                WAD3=>uForth_cpu1_sync_r_stack_ram_6_WAD3_INT, 
                WRE=>uForth_cpu1_sync_r_stack_ram_6_WRE_INT, 
                WCK=>uForth_cpu1_sync_r_stack_ram_6_WCK_INT, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', DI1=>'X', DI0=>'X', 
                F0=>uForth_cpu1_r_stack_ram_29, Q0=>open, 
                F1=>uForth_cpu1_r_stack_ram_30, Q1=>open);
    uForth_cpu1_sync_r_stack_ram_5_SLICE_433I: SRAMWA
      generic map (CLKMUX=>"SIG", LSRMUX=>"SIG", CHECK_LSR=>TRUE)
      port map (A1=>uForth_cpu1_r_24, B1=>uForth_cpu1_r_25, 
                C1=>uForth_cpu1_r_26, D1=>uForth_cpu1_r_27, 
                A0=>uForth_cpu1_rp1_0, B0=>uForth_cpu1_rp1_1, 
                C0=>uForth_cpu1_rp1_2, D0=>uForth_cpu1_rp1_3, CLK=>Clk50, 
                LSR=>uForth_cpu1_r_stack_and_0, 
                WDO0=>uForth_cpu1_sync_r_stack_ram_5_WD0_INT, 
                WDO1=>uForth_cpu1_sync_r_stack_ram_5_WD1_INT, 
                WDO2=>uForth_cpu1_sync_r_stack_ram_5_WD2_INT, 
                WDO3=>uForth_cpu1_sync_r_stack_ram_5_WD3_INT, 
                WADO0=>uForth_cpu1_sync_r_stack_ram_5_WAD0_INT, 
                WADO1=>uForth_cpu1_sync_r_stack_ram_5_WAD1_INT, 
                WADO2=>uForth_cpu1_sync_r_stack_ram_5_WAD2_INT, 
                WADO3=>uForth_cpu1_sync_r_stack_ram_5_WAD3_INT, 
                WCKO=>uForth_cpu1_sync_r_stack_ram_5_WCK_INT, 
                WREO=>uForth_cpu1_sync_r_stack_ram_5_WRE_INT);
    uForth_cpu1_sync_r_stack_ram_5_SLICE_434I: SDPRAMD
      generic map (CHECK_WAD0=>TRUE, CHECK_WAD1=>TRUE, CHECK_WAD2=>TRUE, 
                   CHECK_WAD3=>TRUE, CHECK_WD0=>TRUE, CHECK_WD1=>TRUE)
      port map (M1=>'X', RAD0=>uForth_cpu1_rp_0, RAD1=>uForth_cpu1_rp_1, 
                RAD2=>uForth_cpu1_rp_2, RAD3=>uForth_cpu1_rp_3, 
                WD1=>uForth_cpu1_sync_r_stack_ram_5_WD1_INT, 
                WD0=>uForth_cpu1_sync_r_stack_ram_5_WD0_INT, 
                WAD0=>uForth_cpu1_sync_r_stack_ram_5_WAD0_INT, 
                WAD1=>uForth_cpu1_sync_r_stack_ram_5_WAD1_INT, 
                WAD2=>uForth_cpu1_sync_r_stack_ram_5_WAD2_INT, 
                WAD3=>uForth_cpu1_sync_r_stack_ram_5_WAD3_INT, 
                WRE=>uForth_cpu1_sync_r_stack_ram_5_WRE_INT, 
                WCK=>uForth_cpu1_sync_r_stack_ram_5_WCK_INT, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', DI1=>'X', DI0=>'X', 
                F0=>uForth_cpu1_r_stack_ram_23, Q0=>open, 
                F1=>uForth_cpu1_r_stack_ram_24, Q1=>open);
    uForth_cpu1_sync_r_stack_ram_5_SLICE_435I: SDPRAMD
      generic map (CHECK_WAD0=>TRUE, CHECK_WAD1=>TRUE, CHECK_WAD2=>TRUE, 
                   CHECK_WAD3=>TRUE, CHECK_WD0=>TRUE, CHECK_WD1=>TRUE)
      port map (M1=>'X', RAD0=>uForth_cpu1_rp_0, RAD1=>uForth_cpu1_rp_1, 
                RAD2=>uForth_cpu1_rp_2, RAD3=>uForth_cpu1_rp_3, 
                WD1=>uForth_cpu1_sync_r_stack_ram_5_WD3_INT, 
                WD0=>uForth_cpu1_sync_r_stack_ram_5_WD2_INT, 
                WAD0=>uForth_cpu1_sync_r_stack_ram_5_WAD0_INT, 
                WAD1=>uForth_cpu1_sync_r_stack_ram_5_WAD1_INT, 
                WAD2=>uForth_cpu1_sync_r_stack_ram_5_WAD2_INT, 
                WAD3=>uForth_cpu1_sync_r_stack_ram_5_WAD3_INT, 
                WRE=>uForth_cpu1_sync_r_stack_ram_5_WRE_INT, 
                WCK=>uForth_cpu1_sync_r_stack_ram_5_WCK_INT, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', DI1=>'X', DI0=>'X', 
                F0=>uForth_cpu1_r_stack_ram_25, Q0=>open, 
                F1=>uForth_cpu1_r_stack_ram_26, Q1=>open);
    uForth_cpu1_sync_r_stack_ram_4_SLICE_436I: SRAMWA
      generic map (CLKMUX=>"SIG", LSRMUX=>"SIG", CHECK_LSR=>TRUE)
      port map (A1=>uForth_cpu1_r_20, B1=>uForth_cpu1_r_21, 
                C1=>uForth_cpu1_r_22, D1=>uForth_cpu1_r_23, 
                A0=>uForth_cpu1_rp1_0, B0=>uForth_cpu1_rp1_1, 
                C0=>uForth_cpu1_rp1_2, D0=>uForth_cpu1_rp1_3, CLK=>Clk50, 
                LSR=>uForth_cpu1_r_stack_and_0, 
                WDO0=>uForth_cpu1_sync_r_stack_ram_4_WD0_INT, 
                WDO1=>uForth_cpu1_sync_r_stack_ram_4_WD1_INT, 
                WDO2=>uForth_cpu1_sync_r_stack_ram_4_WD2_INT, 
                WDO3=>uForth_cpu1_sync_r_stack_ram_4_WD3_INT, 
                WADO0=>uForth_cpu1_sync_r_stack_ram_4_WAD0_INT, 
                WADO1=>uForth_cpu1_sync_r_stack_ram_4_WAD1_INT, 
                WADO2=>uForth_cpu1_sync_r_stack_ram_4_WAD2_INT, 
                WADO3=>uForth_cpu1_sync_r_stack_ram_4_WAD3_INT, 
                WCKO=>uForth_cpu1_sync_r_stack_ram_4_WCK_INT, 
                WREO=>uForth_cpu1_sync_r_stack_ram_4_WRE_INT);
    uForth_cpu1_sync_r_stack_ram_4_SLICE_437I: SDPRAMD
      generic map (CHECK_WAD0=>TRUE, CHECK_WAD1=>TRUE, CHECK_WAD2=>TRUE, 
                   CHECK_WAD3=>TRUE, CHECK_WD0=>TRUE, CHECK_WD1=>TRUE)
      port map (M1=>'X', RAD0=>uForth_cpu1_rp_0, RAD1=>uForth_cpu1_rp_1, 
                RAD2=>uForth_cpu1_rp_2, RAD3=>uForth_cpu1_rp_3, 
                WD1=>uForth_cpu1_sync_r_stack_ram_4_WD1_INT, 
                WD0=>uForth_cpu1_sync_r_stack_ram_4_WD0_INT, 
                WAD0=>uForth_cpu1_sync_r_stack_ram_4_WAD0_INT, 
                WAD1=>uForth_cpu1_sync_r_stack_ram_4_WAD1_INT, 
                WAD2=>uForth_cpu1_sync_r_stack_ram_4_WAD2_INT, 
                WAD3=>uForth_cpu1_sync_r_stack_ram_4_WAD3_INT, 
                WRE=>uForth_cpu1_sync_r_stack_ram_4_WRE_INT, 
                WCK=>uForth_cpu1_sync_r_stack_ram_4_WCK_INT, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', DI1=>'X', DI0=>'X', 
                F0=>uForth_cpu1_r_stack_ram_19, Q0=>open, 
                F1=>uForth_cpu1_r_stack_ram_20, Q1=>open);
    uForth_cpu1_sync_r_stack_ram_4_SLICE_438I: SDPRAMD
      generic map (CHECK_WAD0=>TRUE, CHECK_WAD1=>TRUE, CHECK_WAD2=>TRUE, 
                   CHECK_WAD3=>TRUE, CHECK_WD0=>TRUE, CHECK_WD1=>TRUE)
      port map (M1=>'X', RAD0=>uForth_cpu1_rp_0, RAD1=>uForth_cpu1_rp_1, 
                RAD2=>uForth_cpu1_rp_2, RAD3=>uForth_cpu1_rp_3, 
                WD1=>uForth_cpu1_sync_r_stack_ram_4_WD3_INT, 
                WD0=>uForth_cpu1_sync_r_stack_ram_4_WD2_INT, 
                WAD0=>uForth_cpu1_sync_r_stack_ram_4_WAD0_INT, 
                WAD1=>uForth_cpu1_sync_r_stack_ram_4_WAD1_INT, 
                WAD2=>uForth_cpu1_sync_r_stack_ram_4_WAD2_INT, 
                WAD3=>uForth_cpu1_sync_r_stack_ram_4_WAD3_INT, 
                WRE=>uForth_cpu1_sync_r_stack_ram_4_WRE_INT, 
                WCK=>uForth_cpu1_sync_r_stack_ram_4_WCK_INT, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', DI1=>'X', DI0=>'X', 
                F0=>uForth_cpu1_r_stack_ram_21, Q0=>open, 
                F1=>uForth_cpu1_r_stack_ram_22, Q1=>open);
    uForth_cpu1_sync_r_stack_ram_3_SLICE_439I: SRAMWA
      generic map (CLKMUX=>"SIG", LSRMUX=>"SIG", CHECK_LSR=>TRUE)
      port map (A1=>uForth_cpu1_r_16, B1=>uForth_cpu1_r_17, 
                C1=>uForth_cpu1_r_18, D1=>uForth_cpu1_r_19, 
                A0=>uForth_cpu1_rp1_0, B0=>uForth_cpu1_rp1_1, 
                C0=>uForth_cpu1_rp1_2, D0=>uForth_cpu1_rp1_3, CLK=>Clk50, 
                LSR=>uForth_cpu1_r_stack_and_0, 
                WDO0=>uForth_cpu1_sync_r_stack_ram_3_WD0_INT, 
                WDO1=>uForth_cpu1_sync_r_stack_ram_3_WD1_INT, 
                WDO2=>uForth_cpu1_sync_r_stack_ram_3_WD2_INT, 
                WDO3=>uForth_cpu1_sync_r_stack_ram_3_WD3_INT, 
                WADO0=>uForth_cpu1_sync_r_stack_ram_3_WAD0_INT, 
                WADO1=>uForth_cpu1_sync_r_stack_ram_3_WAD1_INT, 
                WADO2=>uForth_cpu1_sync_r_stack_ram_3_WAD2_INT, 
                WADO3=>uForth_cpu1_sync_r_stack_ram_3_WAD3_INT, 
                WCKO=>uForth_cpu1_sync_r_stack_ram_3_WCK_INT, 
                WREO=>uForth_cpu1_sync_r_stack_ram_3_WRE_INT);
    uForth_cpu1_sync_r_stack_ram_3_SLICE_440I: SDPRAMD
      generic map (CHECK_WAD0=>TRUE, CHECK_WAD1=>TRUE, CHECK_WAD2=>TRUE, 
                   CHECK_WAD3=>TRUE, CHECK_WD0=>TRUE, CHECK_WD1=>TRUE)
      port map (M1=>'X', RAD0=>uForth_cpu1_rp_0, RAD1=>uForth_cpu1_rp_1, 
                RAD2=>uForth_cpu1_rp_2, RAD3=>uForth_cpu1_rp_3, 
                WD1=>uForth_cpu1_sync_r_stack_ram_3_WD1_INT, 
                WD0=>uForth_cpu1_sync_r_stack_ram_3_WD0_INT, 
                WAD0=>uForth_cpu1_sync_r_stack_ram_3_WAD0_INT, 
                WAD1=>uForth_cpu1_sync_r_stack_ram_3_WAD1_INT, 
                WAD2=>uForth_cpu1_sync_r_stack_ram_3_WAD2_INT, 
                WAD3=>uForth_cpu1_sync_r_stack_ram_3_WAD3_INT, 
                WRE=>uForth_cpu1_sync_r_stack_ram_3_WRE_INT, 
                WCK=>uForth_cpu1_sync_r_stack_ram_3_WCK_INT, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', DI1=>'X', DI0=>'X', 
                F0=>uForth_cpu1_r_stack_ram_15, Q0=>open, 
                F1=>uForth_cpu1_r_stack_ram_16, Q1=>open);
    uForth_cpu1_sync_r_stack_ram_3_SLICE_441I: SDPRAMD
      generic map (CHECK_WAD0=>TRUE, CHECK_WAD1=>TRUE, CHECK_WAD2=>TRUE, 
                   CHECK_WAD3=>TRUE, CHECK_WD0=>TRUE, CHECK_WD1=>TRUE)
      port map (M1=>'X', RAD0=>uForth_cpu1_rp_0, RAD1=>uForth_cpu1_rp_1, 
                RAD2=>uForth_cpu1_rp_2, RAD3=>uForth_cpu1_rp_3, 
                WD1=>uForth_cpu1_sync_r_stack_ram_3_WD3_INT, 
                WD0=>uForth_cpu1_sync_r_stack_ram_3_WD2_INT, 
                WAD0=>uForth_cpu1_sync_r_stack_ram_3_WAD0_INT, 
                WAD1=>uForth_cpu1_sync_r_stack_ram_3_WAD1_INT, 
                WAD2=>uForth_cpu1_sync_r_stack_ram_3_WAD2_INT, 
                WAD3=>uForth_cpu1_sync_r_stack_ram_3_WAD3_INT, 
                WRE=>uForth_cpu1_sync_r_stack_ram_3_WRE_INT, 
                WCK=>uForth_cpu1_sync_r_stack_ram_3_WCK_INT, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', DI1=>'X', DI0=>'X', 
                F0=>uForth_cpu1_r_stack_ram_17, Q0=>open, 
                F1=>uForth_cpu1_r_stack_ram_18, Q1=>open);
    uForth_cpu1_sync_r_stack_ram_2_SLICE_442I: SRAMWA
      generic map (CLKMUX=>"SIG", LSRMUX=>"SIG", CHECK_LSR=>TRUE)
      port map (A1=>uForth_cpu1_r_12, B1=>uForth_cpu1_r_13, 
                C1=>uForth_cpu1_r_14, D1=>uForth_cpu1_r_15, 
                A0=>uForth_cpu1_rp1_0, B0=>uForth_cpu1_rp1_1, 
                C0=>uForth_cpu1_rp1_2, D0=>uForth_cpu1_rp1_3, CLK=>Clk50, 
                LSR=>uForth_cpu1_r_stack_and_0, 
                WDO0=>uForth_cpu1_sync_r_stack_ram_2_WD0_INT, 
                WDO1=>uForth_cpu1_sync_r_stack_ram_2_WD1_INT, 
                WDO2=>uForth_cpu1_sync_r_stack_ram_2_WD2_INT, 
                WDO3=>uForth_cpu1_sync_r_stack_ram_2_WD3_INT, 
                WADO0=>uForth_cpu1_sync_r_stack_ram_2_WAD0_INT, 
                WADO1=>uForth_cpu1_sync_r_stack_ram_2_WAD1_INT, 
                WADO2=>uForth_cpu1_sync_r_stack_ram_2_WAD2_INT, 
                WADO3=>uForth_cpu1_sync_r_stack_ram_2_WAD3_INT, 
                WCKO=>uForth_cpu1_sync_r_stack_ram_2_WCK_INT, 
                WREO=>uForth_cpu1_sync_r_stack_ram_2_WRE_INT);
    uForth_cpu1_sync_r_stack_ram_2_SLICE_443I: SDPRAMD
      generic map (CHECK_WAD0=>TRUE, CHECK_WAD1=>TRUE, CHECK_WAD2=>TRUE, 
                   CHECK_WAD3=>TRUE, CHECK_WD0=>TRUE, CHECK_WD1=>TRUE)
      port map (M1=>'X', RAD0=>uForth_cpu1_rp_0, RAD1=>uForth_cpu1_rp_1, 
                RAD2=>uForth_cpu1_rp_2, RAD3=>uForth_cpu1_rp_3, 
                WD1=>uForth_cpu1_sync_r_stack_ram_2_WD1_INT, 
                WD0=>uForth_cpu1_sync_r_stack_ram_2_WD0_INT, 
                WAD0=>uForth_cpu1_sync_r_stack_ram_2_WAD0_INT, 
                WAD1=>uForth_cpu1_sync_r_stack_ram_2_WAD1_INT, 
                WAD2=>uForth_cpu1_sync_r_stack_ram_2_WAD2_INT, 
                WAD3=>uForth_cpu1_sync_r_stack_ram_2_WAD3_INT, 
                WRE=>uForth_cpu1_sync_r_stack_ram_2_WRE_INT, 
                WCK=>uForth_cpu1_sync_r_stack_ram_2_WCK_INT, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', DI1=>'X', DI0=>'X', 
                F0=>uForth_cpu1_r_stack_ram_11, Q0=>open, 
                F1=>uForth_cpu1_r_stack_ram_12, Q1=>open);
    uForth_cpu1_sync_r_stack_ram_2_SLICE_444I: SDPRAMD
      generic map (CHECK_WAD0=>TRUE, CHECK_WAD1=>TRUE, CHECK_WAD2=>TRUE, 
                   CHECK_WAD3=>TRUE, CHECK_WD0=>TRUE, CHECK_WD1=>TRUE)
      port map (M1=>'X', RAD0=>uForth_cpu1_rp_0, RAD1=>uForth_cpu1_rp_1, 
                RAD2=>uForth_cpu1_rp_2, RAD3=>uForth_cpu1_rp_3, 
                WD1=>uForth_cpu1_sync_r_stack_ram_2_WD3_INT, 
                WD0=>uForth_cpu1_sync_r_stack_ram_2_WD2_INT, 
                WAD0=>uForth_cpu1_sync_r_stack_ram_2_WAD0_INT, 
                WAD1=>uForth_cpu1_sync_r_stack_ram_2_WAD1_INT, 
                WAD2=>uForth_cpu1_sync_r_stack_ram_2_WAD2_INT, 
                WAD3=>uForth_cpu1_sync_r_stack_ram_2_WAD3_INT, 
                WRE=>uForth_cpu1_sync_r_stack_ram_2_WRE_INT, 
                WCK=>uForth_cpu1_sync_r_stack_ram_2_WCK_INT, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', DI1=>'X', DI0=>'X', 
                F0=>uForth_cpu1_r_stack_ram_13, Q0=>open, 
                F1=>uForth_cpu1_r_stack_ram_14, Q1=>open);
    uForth_cpu1_sync_r_stack_ram_1_SLICE_445I: SRAMWA
      generic map (CLKMUX=>"SIG", LSRMUX=>"SIG", CHECK_LSR=>TRUE)
      port map (A1=>uForth_cpu1_r_8, B1=>uForth_cpu1_r_9, C1=>uForth_cpu1_r_10, 
                D1=>uForth_cpu1_r_11, A0=>uForth_cpu1_rp1_0, 
                B0=>uForth_cpu1_rp1_1, C0=>uForth_cpu1_rp1_2, 
                D0=>uForth_cpu1_rp1_3, CLK=>Clk50, 
                LSR=>uForth_cpu1_r_stack_and_0, 
                WDO0=>uForth_cpu1_sync_r_stack_ram_1_WD0_INT, 
                WDO1=>uForth_cpu1_sync_r_stack_ram_1_WD1_INT, 
                WDO2=>uForth_cpu1_sync_r_stack_ram_1_WD2_INT, 
                WDO3=>uForth_cpu1_sync_r_stack_ram_1_WD3_INT, 
                WADO0=>uForth_cpu1_sync_r_stack_ram_1_WAD0_INT, 
                WADO1=>uForth_cpu1_sync_r_stack_ram_1_WAD1_INT, 
                WADO2=>uForth_cpu1_sync_r_stack_ram_1_WAD2_INT, 
                WADO3=>uForth_cpu1_sync_r_stack_ram_1_WAD3_INT, 
                WCKO=>uForth_cpu1_sync_r_stack_ram_1_WCK_INT, 
                WREO=>uForth_cpu1_sync_r_stack_ram_1_WRE_INT);
    uForth_cpu1_sync_r_stack_ram_1_SLICE_446I: SDPRAMD
      generic map (CHECK_WAD0=>TRUE, CHECK_WAD1=>TRUE, CHECK_WAD2=>TRUE, 
                   CHECK_WAD3=>TRUE, CHECK_WD0=>TRUE, CHECK_WD1=>TRUE)
      port map (M1=>'X', RAD0=>uForth_cpu1_rp_0, RAD1=>uForth_cpu1_rp_1, 
                RAD2=>uForth_cpu1_rp_2, RAD3=>uForth_cpu1_rp_3, 
                WD1=>uForth_cpu1_sync_r_stack_ram_1_WD1_INT, 
                WD0=>uForth_cpu1_sync_r_stack_ram_1_WD0_INT, 
                WAD0=>uForth_cpu1_sync_r_stack_ram_1_WAD0_INT, 
                WAD1=>uForth_cpu1_sync_r_stack_ram_1_WAD1_INT, 
                WAD2=>uForth_cpu1_sync_r_stack_ram_1_WAD2_INT, 
                WAD3=>uForth_cpu1_sync_r_stack_ram_1_WAD3_INT, 
                WRE=>uForth_cpu1_sync_r_stack_ram_1_WRE_INT, 
                WCK=>uForth_cpu1_sync_r_stack_ram_1_WCK_INT, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', DI1=>'X', DI0=>'X', 
                F0=>uForth_cpu1_r_stack_ram_7, Q0=>open, 
                F1=>uForth_cpu1_r_stack_ram_8, Q1=>open);
    uForth_cpu1_sync_r_stack_ram_1_SLICE_447I: SDPRAMD
      generic map (CHECK_WAD0=>TRUE, CHECK_WAD1=>TRUE, CHECK_WAD2=>TRUE, 
                   CHECK_WAD3=>TRUE, CHECK_WD0=>TRUE, CHECK_WD1=>TRUE)
      port map (M1=>'X', RAD0=>uForth_cpu1_rp_0, RAD1=>uForth_cpu1_rp_1, 
                RAD2=>uForth_cpu1_rp_2, RAD3=>uForth_cpu1_rp_3, 
                WD1=>uForth_cpu1_sync_r_stack_ram_1_WD3_INT, 
                WD0=>uForth_cpu1_sync_r_stack_ram_1_WD2_INT, 
                WAD0=>uForth_cpu1_sync_r_stack_ram_1_WAD0_INT, 
                WAD1=>uForth_cpu1_sync_r_stack_ram_1_WAD1_INT, 
                WAD2=>uForth_cpu1_sync_r_stack_ram_1_WAD2_INT, 
                WAD3=>uForth_cpu1_sync_r_stack_ram_1_WAD3_INT, 
                WRE=>uForth_cpu1_sync_r_stack_ram_1_WRE_INT, 
                WCK=>uForth_cpu1_sync_r_stack_ram_1_WCK_INT, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', DI1=>'X', DI0=>'X', 
                F0=>uForth_cpu1_r_stack_ram_9, Q0=>open, 
                F1=>uForth_cpu1_r_stack_ram_10, Q1=>open);
    uForth_cpu1_sync_r_stack_ram_0_SLICE_448I: SRAMWA
      generic map (CLKMUX=>"SIG", LSRMUX=>"SIG", CHECK_LSR=>TRUE)
      port map (A1=>uForth_cpu1_r_4, B1=>uForth_cpu1_r_5, C1=>uForth_cpu1_r_6, 
                D1=>uForth_cpu1_r_7, A0=>uForth_cpu1_rp1_0, 
                B0=>uForth_cpu1_rp1_1, C0=>uForth_cpu1_rp1_2, 
                D0=>uForth_cpu1_rp1_3, CLK=>Clk50, 
                LSR=>uForth_cpu1_r_stack_and_0, 
                WDO0=>uForth_cpu1_sync_r_stack_ram_0_WD0_INT, 
                WDO1=>uForth_cpu1_sync_r_stack_ram_0_WD1_INT, 
                WDO2=>uForth_cpu1_sync_r_stack_ram_0_WD2_INT, 
                WDO3=>uForth_cpu1_sync_r_stack_ram_0_WD3_INT, 
                WADO0=>uForth_cpu1_sync_r_stack_ram_0_WAD0_INT, 
                WADO1=>uForth_cpu1_sync_r_stack_ram_0_WAD1_INT, 
                WADO2=>uForth_cpu1_sync_r_stack_ram_0_WAD2_INT, 
                WADO3=>uForth_cpu1_sync_r_stack_ram_0_WAD3_INT, 
                WCKO=>uForth_cpu1_sync_r_stack_ram_0_WCK_INT, 
                WREO=>uForth_cpu1_sync_r_stack_ram_0_WRE_INT);
    uForth_cpu1_sync_r_stack_ram_0_SLICE_449I: SDPRAMD
      generic map (CHECK_WAD0=>TRUE, CHECK_WAD1=>TRUE, CHECK_WAD2=>TRUE, 
                   CHECK_WAD3=>TRUE, CHECK_WD0=>TRUE, CHECK_WD1=>TRUE)
      port map (M1=>'X', RAD0=>uForth_cpu1_rp_0, RAD1=>uForth_cpu1_rp_1, 
                RAD2=>uForth_cpu1_rp_2, RAD3=>uForth_cpu1_rp_3, 
                WD1=>uForth_cpu1_sync_r_stack_ram_0_WD1_INT, 
                WD0=>uForth_cpu1_sync_r_stack_ram_0_WD0_INT, 
                WAD0=>uForth_cpu1_sync_r_stack_ram_0_WAD0_INT, 
                WAD1=>uForth_cpu1_sync_r_stack_ram_0_WAD1_INT, 
                WAD2=>uForth_cpu1_sync_r_stack_ram_0_WAD2_INT, 
                WAD3=>uForth_cpu1_sync_r_stack_ram_0_WAD3_INT, 
                WRE=>uForth_cpu1_sync_r_stack_ram_0_WRE_INT, 
                WCK=>uForth_cpu1_sync_r_stack_ram_0_WCK_INT, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', DI1=>'X', DI0=>'X', 
                F0=>uForth_cpu1_r_stack_ram_3, Q0=>open, 
                F1=>uForth_cpu1_r_stack_ram_4, Q1=>open);
    uForth_cpu1_sync_r_stack_ram_0_SLICE_450I: SDPRAMD
      generic map (CHECK_WAD0=>TRUE, CHECK_WAD1=>TRUE, CHECK_WAD2=>TRUE, 
                   CHECK_WAD3=>TRUE, CHECK_WD0=>TRUE, CHECK_WD1=>TRUE)
      port map (M1=>'X', RAD0=>uForth_cpu1_rp_0, RAD1=>uForth_cpu1_rp_1, 
                RAD2=>uForth_cpu1_rp_2, RAD3=>uForth_cpu1_rp_3, 
                WD1=>uForth_cpu1_sync_r_stack_ram_0_WD3_INT, 
                WD0=>uForth_cpu1_sync_r_stack_ram_0_WD2_INT, 
                WAD0=>uForth_cpu1_sync_r_stack_ram_0_WAD0_INT, 
                WAD1=>uForth_cpu1_sync_r_stack_ram_0_WAD1_INT, 
                WAD2=>uForth_cpu1_sync_r_stack_ram_0_WAD2_INT, 
                WAD3=>uForth_cpu1_sync_r_stack_ram_0_WAD3_INT, 
                WRE=>uForth_cpu1_sync_r_stack_ram_0_WRE_INT, 
                WCK=>uForth_cpu1_sync_r_stack_ram_0_WCK_INT, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', DI1=>'X', DI0=>'X', 
                F0=>uForth_cpu1_r_stack_ram_5, Q0=>open, 
                F1=>uForth_cpu1_r_stack_ram_6, Q1=>open);
    uFifoRxRaw_fifo_pfu_0_1_3I: SRAMWA
      generic map (CLKMUX=>"SIG", LSRMUX=>"SIG", CHECK_LSR=>TRUE)
      port map (A1=>DataR_0, B1=>DataR_1, C1=>DataR_2, D1=>DataR_3, 
                A0=>uFifoRxRaw_wcount_0, B0=>uFifoRxRaw_wcount_1, 
                C0=>uFifoRxRaw_wcount_2, D0=>uFifoRxRaw_wcount_3, CLK=>Clk50, 
                LSR=>uFifoRxRaw_wren_i, WDO0=>uFifoRxRaw_fifo_pfu_0_1_WD0_INT, 
                WDO1=>uFifoRxRaw_fifo_pfu_0_1_WD1_INT, 
                WDO2=>uFifoRxRaw_fifo_pfu_0_1_WD2_INT, 
                WDO3=>uFifoRxRaw_fifo_pfu_0_1_WD3_INT, 
                WADO0=>uFifoRxRaw_fifo_pfu_0_1_WAD0_INT, 
                WADO1=>uFifoRxRaw_fifo_pfu_0_1_WAD1_INT, 
                WADO2=>uFifoRxRaw_fifo_pfu_0_1_WAD2_INT, 
                WADO3=>uFifoRxRaw_fifo_pfu_0_1_WAD3_INT, 
                WCKO=>uFifoRxRaw_fifo_pfu_0_1_WCK_INT, 
                WREO=>uFifoRxRaw_fifo_pfu_0_1_WRE_INT);
    uFifoRxRaw_fifo_pfu_0_1_2I: SDPRAMD
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_WAD0=>TRUE, CHECK_WAD1=>TRUE, CHECK_WAD2=>TRUE, 
                   CHECK_WAD3=>TRUE, CHECK_WD0=>TRUE, CHECK_WD1=>TRUE)
      port map (M1=>'X', RAD0=>uFifoRxRaw_rcount_0, RAD1=>uFifoRxRaw_rcount_1, 
                RAD2=>uFifoRxRaw_rcount_2, RAD3=>uFifoRxRaw_rcount_3, 
                WD1=>uFifoRxRaw_fifo_pfu_0_1_WD1_INT, 
                WD0=>uFifoRxRaw_fifo_pfu_0_1_WD0_INT, 
                WAD0=>uFifoRxRaw_fifo_pfu_0_1_WAD0_INT, 
                WAD1=>uFifoRxRaw_fifo_pfu_0_1_WAD1_INT, 
                WAD2=>uFifoRxRaw_fifo_pfu_0_1_WAD2_INT, 
                WAD3=>uFifoRxRaw_fifo_pfu_0_1_WAD3_INT, 
                WRE=>uFifoRxRaw_fifo_pfu_0_1_WRE_INT, 
                WCK=>uFifoRxRaw_fifo_pfu_0_1_WCK_INT, M0=>'X', 
                CE=>uFifoRxRaw_rden_i, CLK=>Clk50, LSR=>'X', 
                DI1=>uFifoRxRaw_rdataout1, DI0=>uFifoRxRaw_rdataout0, 
                F0=>uFifoRxRaw_rdataout0, Q0=>I2cDataR_0, 
                F1=>uFifoRxRaw_rdataout1, Q1=>I2cDataR_1);
    uFifoRxRaw_fifo_pfu_0_1I: SDPRAMD
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_WAD0=>TRUE, CHECK_WAD1=>TRUE, CHECK_WAD2=>TRUE, 
                   CHECK_WAD3=>TRUE, CHECK_WD0=>TRUE, CHECK_WD1=>TRUE)
      port map (M1=>'X', RAD0=>uFifoRxRaw_rcount_0, RAD1=>uFifoRxRaw_rcount_1, 
                RAD2=>uFifoRxRaw_rcount_2, RAD3=>uFifoRxRaw_rcount_3, 
                WD1=>uFifoRxRaw_fifo_pfu_0_1_WD3_INT, 
                WD0=>uFifoRxRaw_fifo_pfu_0_1_WD2_INT, 
                WAD0=>uFifoRxRaw_fifo_pfu_0_1_WAD0_INT, 
                WAD1=>uFifoRxRaw_fifo_pfu_0_1_WAD1_INT, 
                WAD2=>uFifoRxRaw_fifo_pfu_0_1_WAD2_INT, 
                WAD3=>uFifoRxRaw_fifo_pfu_0_1_WAD3_INT, 
                WRE=>uFifoRxRaw_fifo_pfu_0_1_WRE_INT, 
                WCK=>uFifoRxRaw_fifo_pfu_0_1_WCK_INT, M0=>'X', 
                CE=>uFifoRxRaw_rden_i, CLK=>Clk50, LSR=>'X', 
                DI1=>uFifoRxRaw_rdataout3, DI0=>uFifoRxRaw_rdataout2, 
                F0=>uFifoRxRaw_rdataout2, Q0=>I2cDataR_2, 
                F1=>uFifoRxRaw_rdataout3, Q1=>I2cDataR_3);
    uFifoRxRaw_fifo_pfu_0_0_0I: SRAMWA
      generic map (CLKMUX=>"SIG", LSRMUX=>"SIG", CHECK_LSR=>TRUE)
      port map (A1=>DataR_4, B1=>DataR_5, C1=>DataR_6, D1=>DataR_7, 
                A0=>uFifoRxRaw_wcount_0, B0=>uFifoRxRaw_wcount_1, 
                C0=>uFifoRxRaw_wcount_2, D0=>uFifoRxRaw_wcount_3, CLK=>Clk50, 
                LSR=>uFifoRxRaw_wren_i, WDO0=>uFifoRxRaw_fifo_pfu_0_0_WD0_INT, 
                WDO1=>uFifoRxRaw_fifo_pfu_0_0_WD1_INT, 
                WDO2=>uFifoRxRaw_fifo_pfu_0_0_WD2_INT, 
                WDO3=>uFifoRxRaw_fifo_pfu_0_0_WD3_INT, 
                WADO0=>uFifoRxRaw_fifo_pfu_0_0_WAD0_INT, 
                WADO1=>uFifoRxRaw_fifo_pfu_0_0_WAD1_INT, 
                WADO2=>uFifoRxRaw_fifo_pfu_0_0_WAD2_INT, 
                WADO3=>uFifoRxRaw_fifo_pfu_0_0_WAD3_INT, 
                WCKO=>uFifoRxRaw_fifo_pfu_0_0_WCK_INT, 
                WREO=>uFifoRxRaw_fifo_pfu_0_0_WRE_INT);
    uFifoRxRaw_fifo_pfu_0_0I: SDPRAMD
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_WAD0=>TRUE, CHECK_WAD1=>TRUE, CHECK_WAD2=>TRUE, 
                   CHECK_WAD3=>TRUE, CHECK_WD0=>TRUE, CHECK_WD1=>TRUE)
      port map (M1=>'X', RAD0=>uFifoRxRaw_rcount_0, RAD1=>uFifoRxRaw_rcount_1, 
                RAD2=>uFifoRxRaw_rcount_2, RAD3=>uFifoRxRaw_rcount_3, 
                WD1=>uFifoRxRaw_fifo_pfu_0_0_WD1_INT, 
                WD0=>uFifoRxRaw_fifo_pfu_0_0_WD0_INT, 
                WAD0=>uFifoRxRaw_fifo_pfu_0_0_WAD0_INT, 
                WAD1=>uFifoRxRaw_fifo_pfu_0_0_WAD1_INT, 
                WAD2=>uFifoRxRaw_fifo_pfu_0_0_WAD2_INT, 
                WAD3=>uFifoRxRaw_fifo_pfu_0_0_WAD3_INT, 
                WRE=>uFifoRxRaw_fifo_pfu_0_0_WRE_INT, 
                WCK=>uFifoRxRaw_fifo_pfu_0_0_WCK_INT, M0=>'X', 
                CE=>uFifoRxRaw_rden_i, CLK=>Clk50, LSR=>'X', 
                DI1=>uFifoRxRaw_rdataout5, DI0=>uFifoRxRaw_rdataout4, 
                F0=>uFifoRxRaw_rdataout4, Q0=>I2cDataR_4, 
                F1=>uFifoRxRaw_rdataout5, Q1=>I2cDataR_5);
    uFifoRxRaw_fifo_pfu_0_0_1I: SDPRAMD
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_WAD0=>TRUE, CHECK_WAD1=>TRUE, CHECK_WAD2=>TRUE, 
                   CHECK_WAD3=>TRUE, CHECK_WD0=>TRUE, CHECK_WD1=>TRUE)
      port map (M1=>'X', RAD0=>uFifoRxRaw_rcount_0, RAD1=>uFifoRxRaw_rcount_1, 
                RAD2=>uFifoRxRaw_rcount_2, RAD3=>uFifoRxRaw_rcount_3, 
                WD1=>uFifoRxRaw_fifo_pfu_0_0_WD3_INT, 
                WD0=>uFifoRxRaw_fifo_pfu_0_0_WD2_INT, 
                WAD0=>uFifoRxRaw_fifo_pfu_0_0_WAD0_INT, 
                WAD1=>uFifoRxRaw_fifo_pfu_0_0_WAD1_INT, 
                WAD2=>uFifoRxRaw_fifo_pfu_0_0_WAD2_INT, 
                WAD3=>uFifoRxRaw_fifo_pfu_0_0_WAD3_INT, 
                WRE=>uFifoRxRaw_fifo_pfu_0_0_WRE_INT, 
                WCK=>uFifoRxRaw_fifo_pfu_0_0_WCK_INT, M0=>'X', 
                CE=>uFifoRxRaw_rden_i, CLK=>Clk50, LSR=>'X', 
                DI1=>uFifoRxRaw_rdataout7, DI0=>uFifoRxRaw_rdataout6, 
                F0=>uFifoRxRaw_rdataout6, Q0=>I2cDataR_6, 
                F1=>uFifoRxRaw_rdataout7, Q1=>I2cDataR_7);
    uForth_cpu1_sync_s_stack_ram_16_RAMW_SLICE_457I: SDPRAMD
      port map (M1=>'X', RAD0=>'X', RAD1=>'X', RAD2=>'X', RAD3=>'X', WD1=>'X', 
                WD0=>'X', WAD0=>'X', WAD1=>'X', WAD2=>'X', WAD3=>'X', WRE=>'X', 
                WCK=>uForth_cpu1_sync_s_stack_ram_16_WCK_INT, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', DI1=>'X', DI0=>'X', F0=>open, Q0=>open, 
                F1=>open, Q1=>open);
    uForth_cpu1_sync_s_stack_ram_7_RAMW_SLICE_458I: SDPRAMD
      port map (M1=>'X', RAD0=>'X', RAD1=>'X', RAD2=>'X', RAD3=>'X', WD1=>'X', 
                WD0=>'X', WAD0=>'X', WAD1=>'X', WAD2=>'X', WAD3=>'X', WRE=>'X', 
                WCK=>uForth_cpu1_sync_s_stack_ram_7_WCK_INT, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', DI1=>'X', DI0=>'X', F0=>open, Q0=>open, 
                F1=>open, Q1=>open);
    uForth_cpu1_sync_r_stack_ram_16_RAMW_SLICE_459I: SDPRAMD
      port map (M1=>'X', RAD0=>'X', RAD1=>'X', RAD2=>'X', RAD3=>'X', WD1=>'X', 
                WD0=>'X', WAD0=>'X', WAD1=>'X', WAD2=>'X', WAD3=>'X', WRE=>'X', 
                WCK=>uForth_cpu1_sync_r_stack_ram_16_WCK_INT, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', DI1=>'X', DI0=>'X', F0=>open, Q0=>open, 
                F1=>open, Q1=>open);
    uForth_cpu1_sync_r_stack_ram_7_RAMW_SLICE_460I: SDPRAMD
      port map (M1=>'X', RAD0=>'X', RAD1=>'X', RAD2=>'X', RAD3=>'X', WD1=>'X', 
                WD0=>'X', WAD0=>'X', WAD1=>'X', WAD2=>'X', WAD3=>'X', WRE=>'X', 
                WCK=>uForth_cpu1_sync_r_stack_ram_7_WCK_INT, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', DI1=>'X', DI0=>'X', F0=>open, Q0=>open, 
                F1=>open, Q1=>open);
    uSeq_SLICE_461I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"0020", LUT1_INITVAL=>X"0800", 
                   REG0_SD=>"VHI", CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uSeq_Cnt16_4, 
                B1=>uSeq_Cnt16_3, C1=>uSeq_Cnt16_2, D1=>uSeq_Cnt16_1, DI1=>'X', 
                DI0=>uSeq_un4_cnt16, A0=>uSeq_un4_cnt16_4, B0=>uSeq_Cnt16_5, 
                C0=>uSeq_un4_cnt16_3, D0=>uSeq_Cnt16_6, M0=>'X', CE=>'X', 
                CLK=>Clk50, LSR=>uSeq_lSRst_iso, OFX1=>open, 
                F1=>uSeq_un4_cnt16_4, Q1=>open, OFX0=>open, F0=>uSeq_un4_cnt16, 
                Q0=>Ce16);
    SLICE_462I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", LUT0_INITVAL=>X"00FF", 
                   REG0_SD=>"VHI", CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>HCnt_i_7, A0=>'X', B0=>'X', C0=>'X', 
                D0=>HCnt_7, M0=>'X', CE=>'X', CLK=>PinTfpClkP_c, LSR=>VCnt_9, 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, F0=>HCnt_i_7, 
                Q0=>DatB_pipe);
    SLICE_463I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   REG0_REGSET=>"SET", REG1_REGSET=>"SET", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"3333", LUT1_INITVAL=>X"00FF", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>HCnt_5, DI1=>HCnt_i_5, DI0=>HCnt_i_6, A0=>'X', B0=>HCnt_6, 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>PinTfpClkP_c, 
                LSR=>VCnt_9, OFX1=>open, F1=>HCnt_i_5, Q1=>DatB_pipe_2, 
                OFX0=>open, F0=>HCnt_i_6, Q0=>DatB_pipe_1);
    SLICE_464I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   REG0_REGSET=>"SET", REG1_REGSET=>"SET", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"5555", LUT1_INITVAL=>X"0F0F", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>HCnt_3, 
                D1=>'X', DI1=>HCnt_i_3, DI0=>HCnt_i_4, A0=>HCnt_4, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>PinTfpClkP_c, 
                LSR=>VCnt_9, OFX1=>open, F1=>HCnt_i_3, Q1=>DatB_pipe_4, 
                OFX0=>open, F0=>HCnt_i_4, Q0=>DatB_pipe_3);
    SLICE_465I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   REG0_REGSET=>"SET", REG1_REGSET=>"SET", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"0F0F", LUT1_INITVAL=>X"3333", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>HCnt_1, C1=>'X', 
                D1=>'X', DI1=>HCnt_i_1, DI0=>HCnt_i_2, A0=>'X', B0=>'X', 
                C0=>HCnt_2, D0=>'X', M0=>'X', CE=>'X', CLK=>PinTfpClkP_c, 
                LSR=>VCnt_9, OFX1=>open, F1=>HCnt_i_1, Q1=>DatB_pipe_6, 
                OFX0=>open, F0=>HCnt_i_2, Q0=>DatB_pipe_5);
    SLICE_466I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   REG0_REGSET=>"SET", REG1_REGSET=>"SET", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"0F0F", LUT1_INITVAL=>X"303F", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>FCnt_7, C1=>VCnt_8, 
                D1=>FCnt_8, DI1=>N_138_i, DI0=>HCnt_i_0, A0=>'X', B0=>'X', 
                C0=>HCnt_0, D0=>'X', M0=>'X', CE=>'X', CLK=>PinTfpClkP_c, 
                LSR=>VCnt_9, OFX1=>open, F1=>N_138_i, Q1=>DatB_pipe_8, 
                OFX0=>open, F0=>HCnt_i_0, Q0=>DatB_pipe_7);
    SLICE_467I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   REG0_REGSET=>"SET", REG1_REGSET=>"SET", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"03CF", LUT1_INITVAL=>X"11DD", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>FCnt_6, B1=>VCnt_8, C1=>'X', 
                D1=>FCnt_5, DI1=>N_140_i, DI0=>N_139_i, A0=>'X', B0=>VCnt_8, 
                C0=>FCnt_7, D0=>FCnt_6, M0=>'X', CE=>'X', CLK=>PinTfpClkP_c, 
                LSR=>VCnt_9, OFX1=>open, F1=>N_140_i, Q1=>DatB_pipe_10, 
                OFX0=>open, F0=>N_139_i, Q0=>DatB_pipe_9);
    SLICE_468I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   REG0_REGSET=>"SET", REG1_REGSET=>"SET", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"4477", LUT1_INITVAL=>X"0F55", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>FCnt_4, B1=>'X', C1=>FCnt_3, 
                D1=>VCnt_8, DI1=>N_142_i, DI0=>N_141_i, A0=>FCnt_4, B0=>VCnt_8, 
                C0=>'X', D0=>FCnt_5, M0=>'X', CE=>'X', CLK=>PinTfpClkP_c, 
                LSR=>VCnt_9, OFX1=>open, F1=>N_142_i, Q1=>DatB_pipe_12, 
                OFX0=>open, F0=>N_141_i, Q0=>DatB_pipe_11);
    SLICE_469I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   REG0_REGSET=>"SET", REG1_REGSET=>"SET", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"4747", LUT1_INITVAL=>X"03CF", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>VCnt_8, C1=>FCnt_2, 
                D1=>FCnt_1, DI1=>N_144_i, DI0=>N_143_i, A0=>FCnt_2, B0=>VCnt_8, 
                C0=>FCnt_3, D0=>'X', M0=>'X', CE=>'X', CLK=>PinTfpClkP_c, 
                LSR=>VCnt_9, OFX1=>open, F1=>N_144_i, Q1=>DatB_pipe_14, 
                OFX0=>open, F0=>N_143_i, Q0=>DatB_pipe_13);
    SLICE_470I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", LUT0_INITVAL=>X"4477", 
                   REG0_SD=>"VHI", CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>N_145_i, A0=>FCnt_0, B0=>VCnt_8, 
                C0=>'X', D0=>FCnt_1, M0=>'X', CE=>'X', CLK=>PinTfpClkP_c, 
                LSR=>VCnt_9, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>N_145_i, Q0=>DatB_pipe_15);
    SLICE_472I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"INV", REG0_REGSET=>"SET", REG1_REGSET=>"SET", 
                   GSR=>"DISABLED", CHECK_M1=>TRUE, CHECK_M0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>HCnt_i_5, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>HCnt_i_6, CE=>'X', CLK=>PinTfpClkP_c, LSR=>VCnt_8, 
                OFX1=>open, F1=>open, Q1=>DatG_pipe_2, OFX0=>open, F0=>open, 
                Q0=>DatG_pipe_1);
    SLICE_473I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"INV", REG0_REGSET=>"SET", REG1_REGSET=>"SET", 
                   GSR=>"DISABLED", CHECK_M1=>TRUE, CHECK_M0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>HCnt_i_3, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>HCnt_i_4, CE=>'X', CLK=>PinTfpClkP_c, LSR=>VCnt_8, 
                OFX1=>open, F1=>open, Q1=>DatG_pipe_4, OFX0=>open, F0=>open, 
                Q0=>DatG_pipe_3);
    SLICE_474I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"INV", REG0_REGSET=>"SET", REG1_REGSET=>"SET", 
                   GSR=>"DISABLED", CHECK_M1=>TRUE, CHECK_M0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>HCnt_i_1, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>HCnt_i_2, CE=>'X', CLK=>PinTfpClkP_c, LSR=>VCnt_8, 
                OFX1=>open, F1=>open, Q1=>DatG_pipe_6, OFX0=>open, F0=>open, 
                Q0=>DatG_pipe_5);
    SLICE_475I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", CHECK_M0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>HCnt_i_0, CE=>'X', CLK=>PinTfpClkP_c, LSR=>VCnt_8, 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, F0=>open, 
                Q0=>DatG_pipe_7);
    SLICE_476I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   REG0_REGSET=>"SET", REG1_REGSET=>"SET", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"00FF", LUT1_INITVAL=>X"00FF", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>FCnt_6, DI1=>FCnt_i_6, DI0=>FCnt_i_7, A0=>'X', B0=>'X', 
                C0=>'X', D0=>FCnt_7, M0=>'X', CE=>'X', CLK=>PinTfpClkP_c, 
                LSR=>VCnt_8, OFX1=>open, F1=>FCnt_i_6, Q1=>DatG_pipe_9, 
                OFX0=>open, F0=>FCnt_i_7, Q0=>DatG_pipe_8);
    SLICE_477I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   REG0_REGSET=>"SET", REG1_REGSET=>"SET", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"0F0F", LUT1_INITVAL=>X"5555", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>FCnt_4, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>FCnt_i_4, DI0=>FCnt_i_5, A0=>'X', B0=>'X', 
                C0=>FCnt_5, D0=>'X', M0=>'X', CE=>'X', CLK=>PinTfpClkP_c, 
                LSR=>VCnt_8, OFX1=>open, F1=>FCnt_i_4, Q1=>DatG_pipe_11, 
                OFX0=>open, F0=>FCnt_i_5, Q0=>DatG_pipe_10);
    SLICE_478I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   REG0_REGSET=>"SET", REG1_REGSET=>"SET", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"5555", LUT1_INITVAL=>X"0F0F", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>FCnt_2, 
                D1=>'X', DI1=>FCnt_i_2, DI0=>FCnt_i_3, A0=>FCnt_3, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>PinTfpClkP_c, 
                LSR=>VCnt_8, OFX1=>open, F1=>FCnt_i_2, Q1=>DatG_pipe_13, 
                OFX0=>open, F0=>FCnt_i_3, Q0=>DatG_pipe_12);
    SLICE_479I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   REG0_REGSET=>"SET", REG1_REGSET=>"SET", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"00FF", LUT1_INITVAL=>X"5555", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>FCnt_0, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>FCnt_i_0, DI0=>FCnt_i_1, A0=>'X', B0=>'X', 
                C0=>'X', D0=>FCnt_1, M0=>'X', CE=>'X', CLK=>PinTfpClkP_c, 
                LSR=>VCnt_8, OFX1=>open, F1=>FCnt_i_0, Q1=>DatG_pipe_15, 
                OFX0=>open, F0=>FCnt_i_1, Q0=>DatG_pipe_14);
    uMaster_uDevice_SLICE_480I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uMaster_uDevice_DatSrR_1, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uMaster_uDevice_DatSrR_0, 
                CE=>uMaster_uDevice_un178_state, CLK=>Clk50, LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>DataR_1, OFX0=>open, F0=>open, 
                Q0=>DataR_0);
    uMaster_uDevice_SLICE_481I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uMaster_uDevice_DatSrR_3, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uMaster_uDevice_DatSrR_2, 
                CE=>uMaster_uDevice_un178_state, CLK=>Clk50, LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>DataR_3, OFX0=>open, F0=>open, 
                Q0=>DataR_2);
    uMaster_uDevice_SLICE_482I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uMaster_uDevice_DatSrR_5, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uMaster_uDevice_DatSrR_4, 
                CE=>uMaster_uDevice_un178_state, CLK=>Clk50, LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>DataR_5, OFX0=>open, F0=>open, 
                Q0=>DataR_4);
    uMaster_uDevice_SLICE_483I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uMaster_uDevice_DatSrR_7, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uMaster_uDevice_DatSrR_6, 
                CE=>uMaster_uDevice_un178_state, CLK=>Clk50, LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>DataR_7, OFX0=>open, F0=>open, 
                Q0=>DataR_6);
    SLICE_484I: SLOGICB
      generic map (M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"6666", 
                   REG0_SD=>"VHI", CHECK_DI0=>TRUE, CHECK_M1=>TRUE)
      port map (M1=>DatR_0, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>DatB_0, A0=>DatB_pipe_7, 
                B0=>DatB_pipe_15, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>PinTfpClkP_c, LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>DviDat_16, OFX0=>open, F0=>DatB_0, Q0=>DviDat_0);
    SLICE_485I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE)
      port map (M1=>DatR_2, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>DatR_1, CE=>'X', CLK=>PinTfpClkP_c, LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>DviDat_18, OFX0=>open, F0=>open, 
                Q0=>DviDat_17);
    SLICE_486I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE)
      port map (M1=>DatR_4, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>DatR_3, CE=>'X', CLK=>PinTfpClkP_c, LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>DviDat_20, OFX0=>open, F0=>open, 
                Q0=>DviDat_19);
    SLICE_487I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE)
      port map (M1=>DatR_6, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>DatR_5, CE=>'X', CLK=>PinTfpClkP_c, LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>DviDat_22, OFX0=>open, F0=>open, 
                Q0=>DviDat_21);
    SLICE_488I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", CHECK_M0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>DatR_7, CE=>'X', CLK=>PinTfpClkP_c, LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, F0=>open, 
                Q0=>DviDat_23);
    uDvi_U_gen_tim_SLICE_489I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", CHECK_M0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>uDvi_U_gen_tim_bound_sr_1, CE=>'X', 
                CLK=>PinTfpClkP_c, LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, Q0=>DviFifoRd);
    SLICE_490I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", REG0_REGSET=>"SET", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"E0EE", 
                   LUT1_INITVAL=>X"1000", REG0_SD=>"VHI", CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uMaster_N_172, 
                B1=>uMaster_State_3, C1=>uMaster_I2cTrgDone, 
                D1=>uMaster_State_0, DI1=>'X', DI0=>uFifoRxRaw_empty_d, 
                A0=>Empty, B0=>uFifoRxRaw_cmp_le_1, C0=>Full, D0=>N_456_i, 
                M0=>'X', CE=>'X', CLK=>Clk50, LSR=>'X', OFX1=>open, 
                F1=>N_456_i, Q1=>open, OFX0=>open, F0=>uFifoRxRaw_empty_d, 
                Q0=>Empty);
    uMaster_SLICE_492I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"FFFE", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>uMaster_N_490_i, A0=>uMaster_N_197, 
                B0=>uMaster_State_1, C0=>uMaster_N_482, D0=>uMaster_State_2, 
                M0=>'X', CE=>uMaster_un4_stated_2_i_0, CLK=>Clk50, 
                LSR=>uSeq_lSRst_iso, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>uMaster_N_490_i, Q0=>I2cBusy);
    uSeq_SLICE_493I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"FFCC", 
                   LUT1_INITVAL=>X"8000", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uSeq_un14_lcnt32_1, 
                B1=>uSeq_lCnt32_20, C1=>uSeq_un14_lcnt32_2, 
                D1=>uSeq_un14_lcnt32_0_a5_0_a2_0, DI1=>'X', 
                DI0=>uSeq_N_14982_0, A0=>'X', B0=>uSeq_un14_lcnt32, C0=>'X', 
                D0=>InitDone, M0=>'X', CE=>'X', CLK=>Clk50, LSR=>uPll_PllLock, 
                OFX1=>open, F1=>uSeq_un14_lcnt32, Q1=>open, OFX0=>open, 
                F0=>uSeq_N_14982_0, Q0=>InitDone);
    SLICE_494I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"AAB8", LUT1_INITVAL=>X"F0CC", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>uForth_un1_cpu_data_o_m1_1, C1=>uForth_cpu_data_o_1, 
                D1=>uForth_cpu_m_write, DI1=>un1_cpu_data_o_1, 
                DI0=>un1_cpu_data_o_0, A0=>uForth_un1_cpu_data_o_d_0, 
                B0=>uForth_un1_cpu_data_o_m0s2, C0=>uForth_PeekDat_0, 
                D0=>uForth_cpu_m_write, M0=>'X', CE=>pSetReg_un2_ppwe_i_i_a2, 
                CLK=>Clk50, LSR=>uSeq_lSRst_iso, OFX1=>open, 
                F1=>un1_cpu_data_o_1, Q1=>MiscReg1_1, OFX0=>open, 
                F0=>un1_cpu_data_o_0, Q0=>MiscReg1_0);
    SLICE_495I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"AAA3", LUT1_INITVAL=>X"E0F1", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_un1_cpu_data_o_m0s2, 
                B1=>uForth_cpu_m_write, C1=>uForth_un1_cpu_data_o_d_3, 
                D1=>uForth_PeekDat_0_iv_3, DI1=>un1_cpu_data_o_3, 
                DI0=>un1_cpu_data_o_2, A0=>uForth_un1_cpu_data_o_d_2, 
                B0=>uForth_PeekDat_0_iv_2, C0=>uForth_cpu_m_write, 
                D0=>uForth_un1_cpu_data_o_m0s2, M0=>'X', 
                CE=>pSetReg_un2_ppwe_i_i_a2, CLK=>Clk50, LSR=>uSeq_lSRst_iso, 
                OFX1=>open, F1=>un1_cpu_data_o_3, Q1=>MiscReg1_3, OFX0=>open, 
                F0=>un1_cpu_data_o_2, Q0=>MiscReg1_2);
    SLICE_496I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"E0F1", LUT1_INITVAL=>X"CCAA", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_un1_cpu_data_o_m1_5, 
                B1=>uForth_cpu_data_o_5, C1=>'X', D1=>uForth_cpu_m_write, 
                DI1=>un1_cpu_data_o_5, DI0=>un1_cpu_data_o_4, 
                A0=>uForth_cpu_m_write, B0=>uForth_un1_cpu_data_o_m0s2, 
                C0=>uForth_un1_cpu_data_o_d_4, D0=>uForth_PeekDat_0_iv_4, 
                M0=>'X', CE=>pSetReg_un2_ppwe_i_i_a2, CLK=>Clk50, 
                LSR=>uSeq_lSRst_iso, OFX1=>open, F1=>un1_cpu_data_o_5, 
                Q1=>MiscReg1_5, OFX0=>open, F0=>un1_cpu_data_o_4, 
                Q0=>MiscReg1_4);
    SLICE_497I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"BB88", LUT1_INITVAL=>X"EF01", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_un1_cpu_data_o_m0s2, 
                B1=>uForth_cpu_m_write, C1=>uForth_PeekDat_0_iv_7, 
                D1=>uForth_un1_cpu_data_o_d_7, DI1=>un1_cpu_data_o_7, 
                DI0=>un1_cpu_data_o_6, A0=>uForth_cpu_data_o_6, 
                B0=>uForth_cpu_m_write, C0=>'X', 
                D0=>uForth_un1_cpu_data_o_m1_6, M0=>'X', 
                CE=>pSetReg_un2_ppwe_i_i_a2, CLK=>Clk50, LSR=>uSeq_lSRst_iso, 
                OFX1=>open, F1=>un1_cpu_data_o_7, Q1=>MiscReg1_7, OFX0=>open, 
                F0=>un1_cpu_data_o_6, Q0=>MiscReg1_6);
    SLICE_498I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"BB88", LUT1_INITVAL=>X"F0EE", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>uForth_un1_cpu_data_o_m0_0_0_1_10, B1=>uForth_N_375, 
                C1=>uForth_un1_cpu_data_o_m1_10, D1=>uForth_un1_cpu_data_o_sm0, 
                DI1=>uForth_un1_cpu_data_o_m2_10, 
                DI0=>uForth_un1_cpu_data_o_m2_8, 
                A0=>uForth_un1_cpu_data_o_m1_8, B0=>uForth_un1_cpu_data_o_sm0, 
                C0=>'X', D0=>uForth_un1_cpu_data_o_m0_8, M0=>'X', 
                CE=>pSetReg_un2_ppwe_i_i_a2, CLK=>Clk50, LSR=>uSeq_lSRst_iso, 
                OFX1=>open, F1=>uForth_un1_cpu_data_o_m2_10, Q1=>MiscReg1_10, 
                OFX0=>open, F0=>uForth_un1_cpu_data_o_m2_8, Q0=>MiscReg1_8);
    SLICE_499I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", LUT0_INITVAL=>X"000B", 
                   LUT1_INITVAL=>X"F1E0", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_un1_system_data_o_2_sn, 
                B1=>uForth_cpu_m_write, C1=>uForth_cpu_data_o_9, 
                D1=>uForth_memory_data_o_9, DI1=>'X', 
                DI0=>uForth_un1_cpu_data_o_m2_9, A0=>Timer_9, 
                B0=>uForth_un15_ppwe, C0=>uForth_un1_cpu_data_o_m0_i_0_1_9, 
                D0=>uForth_N_492, M0=>uForth_un1_cpu_data_o_sm0, 
                CE=>pSetReg_un2_ppwe_i_i_a2, CLK=>Clk50, LSR=>uSeq_lSRst_iso, 
                OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>uForth_un1_cpu_data_o_m2_9, F0=>open, Q0=>MiscReg1_9);
    SLICE_500I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", LUT0_INITVAL=>X"0023", 
                   LUT1_INITVAL=>X"ABA8", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu_data_o_11, 
                B1=>uForth_cpu_m_write, C1=>uForth_un1_system_data_o_2_sn, 
                D1=>uForth_memory_data_o_11, DI1=>'X', 
                DI0=>uForth_un1_cpu_data_o_m2_11, A0=>Timer_11, 
                B0=>uForth_un1_cpu_data_o_m0_i_0_1_11, C0=>uForth_un15_ppwe, 
                D0=>uForth_N_495, M0=>uForth_un1_cpu_data_o_sm0, 
                CE=>pSetReg_un2_ppwe_i_i_a2, CLK=>Clk50, LSR=>uSeq_lSRst_iso, 
                OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>uForth_un1_cpu_data_o_m2_11, F0=>open, Q0=>MiscReg1_11);
    SLICE_501I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", LUT0_INITVAL=>X"AAEA", 
                   LUT1_INITVAL=>X"F5A0", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_un1_cpu_data_o_ss0, 
                B1=>'X', C1=>uForth_cpu_data_o_12, D1=>uForth_memory_data_o_12, 
                DI1=>'X', DI0=>uForth_un1_cpu_data_o_m2_12, 
                A0=>uForth_un1_cpu_data_o_m0_0_0_0_12, B0=>MiscReg2_12, 
                C0=>uForth_un8_ppwe, D0=>uForth_un1_cpu_data_o_ss0, 
                M0=>uForth_un1_cpu_data_o_sm0, CE=>pSetReg_un2_ppwe_i_i_a2, 
                CLK=>Clk50, LSR=>uSeq_lSRst_iso, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>uForth_un1_cpu_data_o_m2_12, F0=>open, 
                Q0=>MiscReg1_12);
    SLICE_502I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", LUT0_INITVAL=>X"FEEE", 
                   LUT1_INITVAL=>X"E2E2", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_memory_data_o_13, 
                B1=>uForth_un1_cpu_data_o_ss0, C1=>uForth_cpu_data_o_13, 
                D1=>'X', DI1=>'X', DI0=>uForth_un1_cpu_data_o_m2_13, 
                A0=>uForth_N_430, B0=>uForth_N_429, C0=>uForth_N_444, 
                D0=>Timer_13, M0=>uForth_un1_cpu_data_o_sm0, 
                CE=>pSetReg_un2_ppwe_i_i_a2, CLK=>Clk50, LSR=>uSeq_lSRst_iso, 
                OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>uForth_un1_cpu_data_o_m2_13, F0=>open, Q0=>MiscReg1_13);
    SLICE_503I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", LUT0_INITVAL=>X"1101", 
                   LUT1_INITVAL=>X"F3C0", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>uForth_un1_cpu_data_o_ss0, C1=>uForth_cpu_data_o_14, 
                D1=>uForth_memory_data_o_14, DI1=>'X', 
                DI0=>uForth_un1_cpu_data_o_m2_14, 
                A0=>uForth_un1_cpu_data_o_m0_i_0_0_14, B0=>N_80, 
                C0=>uForth_un8_ppwe, D0=>MiscReg2_14, 
                M0=>uForth_un1_cpu_data_o_sm0, CE=>pSetReg_un2_ppwe_i_i_a2, 
                CLK=>Clk50, LSR=>uSeq_lSRst_iso, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>uForth_un1_cpu_data_o_m2_14, F0=>open, 
                Q0=>MiscReg1_14);
    SLICE_504I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", LUT0_INITVAL=>X"0023", 
                   LUT1_INITVAL=>X"AACC", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu_data_o_15, 
                B1=>uForth_memory_data_o_15, C1=>'X', 
                D1=>uForth_un1_cpu_data_o_ss0, DI1=>'X', 
                DI0=>uForth_un1_cpu_data_o_m2_15, A0=>MiscReg2_15, B0=>N_80, 
                C0=>uForth_un8_ppwe, D0=>uForth_un1_cpu_data_o_m0_i_0_0_15, 
                M0=>uForth_un1_cpu_data_o_sm0, CE=>pSetReg_un2_ppwe_i_i_a2, 
                CLK=>Clk50, LSR=>uSeq_lSRst_iso, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>uForth_un1_cpu_data_o_m2_15, F0=>open, 
                Q0=>MiscReg1_15);
    SLICE_505I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"FE54", LUT1_INITVAL=>X"888D", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_un1_cpu_data_o_sm0, 
                B1=>uForth_un1_cpu_data_o_m1_17, C1=>N_80, 
                D1=>uForth_un1_cpu_data_o_m0_i_0_1_17, 
                DI1=>uForth_un1_cpu_data_o_m2_17, 
                DI0=>uForth_un1_cpu_data_o_m2_16, 
                A0=>uForth_un1_cpu_data_o_sm0, B0=>uForth_N_427, 
                C0=>uForth_un1_cpu_data_o_m0_0_0_0_16, 
                D0=>uForth_un1_cpu_data_o_m1_16, M0=>'X', 
                CE=>pSetReg_un2_ppwe_i_i_a2, CLK=>Clk50, LSR=>uSeq_lSRst_iso, 
                OFX1=>open, F1=>uForth_un1_cpu_data_o_m2_17, Q1=>MiscReg1_17, 
                OFX0=>open, F0=>uForth_un1_cpu_data_o_m2_16, Q0=>MiscReg1_16);
    SLICE_506I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"88D8", LUT1_INITVAL=>X"AE04", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_un1_cpu_data_o_sm0, 
                B1=>uForth_un1_m2_0_a2_3_1, C1=>N_80, 
                D1=>uForth_un1_cpu_data_o_m1_19, 
                DI1=>uForth_un1_cpu_data_o_m2_19, DI0=>uForth_un1_N_5_i, 
                A0=>uForth_un1_cpu_data_o_sm0, B0=>uForth_un1_cpu_data_o_m1_18, 
                C0=>uForth_un1_m2_0_a2_13_1, D0=>N_80, M0=>'X', 
                CE=>pSetReg_un2_ppwe_i_i_a2, CLK=>Clk50, LSR=>uSeq_lSRst_iso, 
                OFX1=>open, F1=>uForth_un1_cpu_data_o_m2_19, Q1=>MiscReg1_19, 
                OFX0=>open, F0=>uForth_un1_N_5_i, Q0=>MiscReg1_18);
    SLICE_507I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", LUT0_INITVAL=>X"3300", 
                   LUT1_INITVAL=>X"3313", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>uForth_pSetReg_un8_ppwe_0_a2_1, B1=>N_80, C1=>N_579, 
                D1=>MiscReg2_20, DI1=>'X', DI0=>uForth_un1_cpu_data_o_m2_20, 
                A0=>'X', B0=>uForth_N_22_mux, C0=>'X', 
                D0=>uForth_un1_cpu_data_o_sm0, M0=>G_0_sn, 
                CE=>pSetReg_un2_ppwe_i_i_a2, CLK=>Clk50, LSR=>uSeq_lSRst_iso, 
                OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>uForth_un1_cpu_data_o_m2_20, F0=>open, Q0=>MiscReg1_20);
    SLICE_508I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"FC30", LUT1_INITVAL=>X"AA30", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_un1_cpu_data_o_m1_22, 
                B1=>N_80, C1=>uForth_un1_m2_0_a2_5_1, 
                D1=>uForth_un1_cpu_data_o_sm0, 
                DI1=>uForth_un1_cpu_data_o_m2_22, 
                DI0=>uForth_un1_cpu_data_o_m2_21, A0=>'X', 
                B0=>uForth_un1_cpu_data_o_sm0, C0=>MiscReg1_RNI4U7JK_21, 
                D0=>uForth_uForthMem_RNI685N_0, M0=>'X', 
                CE=>pSetReg_un2_ppwe_i_i_a2, CLK=>Clk50, LSR=>uSeq_lSRst_iso, 
                OFX1=>open, F1=>uForth_un1_cpu_data_o_m2_22, Q1=>MiscReg1_22, 
                OFX0=>open, F0=>uForth_un1_cpu_data_o_m2_21, Q0=>MiscReg1_21);
    SLICE_509I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", LUT0_INITVAL=>X"1101", 
                   LUT1_INITVAL=>X"DD88", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_un1_cpu_data_o_ss0, 
                B1=>uForth_cpu_data_o_23, C1=>'X', D1=>uForth_memory_data_o_23, 
                DI1=>'X', DI0=>uForth_un1_cpu_data_o_m2_23, 
                A0=>uForth_un1_cpu_data_o_m0_i_0_0_23, B0=>N_80, 
                C0=>uForth_un8_ppwe, D0=>MiscReg2_23, 
                M0=>uForth_un1_cpu_data_o_sm0, CE=>pSetReg_un2_ppwe_i_i_a2, 
                CLK=>Clk50, LSR=>uSeq_lSRst_iso, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>uForth_un1_cpu_data_o_m2_23, F0=>open, 
                Q0=>MiscReg1_23);
    SLICE_510I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", LUT0_INITVAL=>X"FEFC", 
                   LUT1_INITVAL=>X"BB88", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu_data_o_24, 
                B1=>uForth_un1_cpu_data_o_ss0, C1=>'X', 
                D1=>uForth_memory_data_o_24, DI1=>'X', 
                DI0=>uForth_un1_cpu_data_o_m2_24, A0=>uForth_N_446, 
                B0=>uForth_N_319, C0=>uForth_N_425, D0=>MiscReg1_24, 
                M0=>uForth_un1_cpu_data_o_sm0, CE=>pSetReg_un2_ppwe_i_i_a2, 
                CLK=>Clk50, LSR=>uSeq_lSRst_iso, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>uForth_un1_cpu_data_o_m2_24, F0=>open, 
                Q0=>MiscReg1_24);
    SLICE_511I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", LUT0_INITVAL=>X"A820", 
                   LUT1_INITVAL=>X"0B0B", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>MiscReg1_25, 
                B1=>pSetReg_un1_ppwe, C1=>N_80, D1=>'X', DI1=>'X', 
                DI0=>uForth_un1_cpu_data_o_m2_25, 
                A0=>uForth_un1_cpu_data_o_sm0, B0=>uForth_un1_cpu_data_o_ss0, 
                C0=>uForth_memory_data_o_25, D0=>uForth_cpu_data_o_25, 
                M0=>uForth_un1_N_8_mux, CE=>pSetReg_un2_ppwe_i_i_a2, 
                CLK=>Clk50, LSR=>uSeq_lSRst_iso, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>uForth_un1_cpu_data_o_m2_25, F0=>open, 
                Q0=>MiscReg1_25);
    SLICE_512I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"F0EE", LUT1_INITVAL=>X"05CC", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_N_403, 
                B1=>uForth_un1_cpu_data_o_rn_1_27, C1=>N_80, 
                D1=>uForth_un1_cpu_data_o_sn_27, 
                DI1=>uForth_un1_cpu_data_o_m2_27, 
                DI0=>uForth_un1_cpu_data_o_m2_26, A0=>uForth_N_422_0, 
                B0=>uForth_un1_cpu_data_o_m0_0_0_0_26, 
                C0=>uForth_un1_cpu_data_o_m1_0_26, 
                D0=>uForth_un1_cpu_data_o_sm0, M0=>'X', 
                CE=>pSetReg_un2_ppwe_i_i_a2, CLK=>Clk50, LSR=>uSeq_lSRst_iso, 
                OFX1=>open, F1=>uForth_un1_cpu_data_o_m2_27, Q1=>MiscReg1_27, 
                OFX0=>open, F0=>uForth_un1_cpu_data_o_m2_26, Q0=>MiscReg1_26);
    SLICE_513I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", LUT0_INITVAL=>X"FFEC", 
                   LUT1_INITVAL=>X"F3C0", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>uForth_un1_cpu_data_o_ss0, C1=>uForth_cpu_data_o_28, 
                D1=>uForth_memory_data_o_28, DI1=>'X', 
                DI0=>uForth_un1_cpu_data_o_m2_28, A0=>uForth_N_446, 
                B0=>uForth_N_421, C0=>MiscReg1_28, D0=>uForth_N_420, 
                M0=>uForth_un1_cpu_data_o_sm0, CE=>pSetReg_un2_ppwe_i_i_a2, 
                CLK=>Clk50, LSR=>uSeq_lSRst_iso, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>uForth_un1_cpu_data_o_m2_28, F0=>open, 
                Q0=>MiscReg1_28);
    SLICE_514I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"AAFC", LUT1_INITVAL=>X"8B88", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_un1_cpu_data_o_m1_30, 
                B1=>uForth_un1_cpu_data_o_sm0, C1=>N_80, 
                D1=>uForth_un1_m2_0_a2_7_1, DI1=>uForth_un1_cpu_data_o_m2_30, 
                DI0=>uForth_un1_cpu_data_o_m2_29, 
                A0=>uForth_un1_cpu_data_o_m1_29, 
                B0=>uForth_un1_cpu_data_o_m0_0_0_0_29, C0=>N_309, 
                D0=>uForth_un1_cpu_data_o_sm0, M0=>'X', 
                CE=>pSetReg_un2_ppwe_i_i_a2, CLK=>Clk50, LSR=>uSeq_lSRst_iso, 
                OFX1=>open, F1=>uForth_un1_cpu_data_o_m2_30, Q1=>MiscReg1_30, 
                OFX0=>open, F0=>uForth_un1_cpu_data_o_m2_29, Q0=>MiscReg1_29);
    SLICE_515I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", LUT0_INITVAL=>X"C0C0", 
                   LUT1_INITVAL=>X"00F7", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>uForth_pSetReg_un8_ppwe_0_a2_1, B1=>N_579, C1=>MiscReg2_31, 
                D1=>N_80, DI1=>'X', DI0=>uForth_un1_cpu_data_o_m2_31, A0=>'X', 
                B0=>uForth_un1_cpu_data_o_sm0, C0=>uForth_un1_cpu_data_o_m1_31, 
                D0=>'X', M0=>uForth_un1_cpu_data_o_sn_31, 
                CE=>pSetReg_un2_ppwe_i_i_a2, CLK=>Clk50, LSR=>uSeq_lSRst_iso, 
                OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>uForth_un1_cpu_data_o_m2_31, F0=>open, Q0=>MiscReg1_31);
    SLICE_516I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", CHECK_M1=>TRUE, 
                   CHECK_M0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>un1_cpu_data_o_1, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>'X', D0=>'X', M0=>un1_cpu_data_o_0, 
                CE=>pSetReg_un9_ppwe_i_i_a2, CLK=>Clk50, LSR=>uSeq_lSRst_iso, 
                OFX1=>open, F1=>open, Q1=>MiscReg2_1, OFX0=>open, F0=>open, 
                Q0=>MiscReg2_0);
    SLICE_517I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", CHECK_M1=>TRUE, 
                   CHECK_M0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>un1_cpu_data_o_3, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>'X', D0=>'X', M0=>un1_cpu_data_o_2, 
                CE=>pSetReg_un9_ppwe_i_i_a2, CLK=>Clk50, LSR=>uSeq_lSRst_iso, 
                OFX1=>open, F1=>open, Q1=>MiscReg2_3, OFX0=>open, F0=>open, 
                Q0=>MiscReg2_2);
    SLICE_518I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", CHECK_M1=>TRUE, 
                   CHECK_M0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>un1_cpu_data_o_5, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>'X', D0=>'X', M0=>un1_cpu_data_o_4, 
                CE=>pSetReg_un9_ppwe_i_i_a2, CLK=>Clk50, LSR=>uSeq_lSRst_iso, 
                OFX1=>open, F1=>open, Q1=>MiscReg2_5, OFX0=>open, F0=>open, 
                Q0=>MiscReg2_4);
    SLICE_519I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", CHECK_M1=>TRUE, 
                   CHECK_M0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>un1_cpu_data_o_7, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>'X', D0=>'X', M0=>un1_cpu_data_o_6, 
                CE=>pSetReg_un9_ppwe_i_i_a2, CLK=>Clk50, LSR=>uSeq_lSRst_iso, 
                OFX1=>open, F1=>open, Q1=>MiscReg2_7, OFX0=>open, F0=>open, 
                Q0=>MiscReg2_6);
    SLICE_520I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", CHECK_M1=>TRUE, 
                   CHECK_M0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>uForth_un1_cpu_data_o_m2_9, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uForth_un1_cpu_data_o_m2_8, 
                CE=>pSetReg_un9_ppwe_i_i_a2, CLK=>Clk50, LSR=>uSeq_lSRst_iso, 
                OFX1=>open, F1=>open, Q1=>MiscReg2_9, OFX0=>open, F0=>open, 
                Q0=>MiscReg2_8);
    SLICE_521I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", CHECK_M1=>TRUE, 
                   CHECK_M0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>uForth_un1_cpu_data_o_m2_11, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uForth_un1_cpu_data_o_m2_10, 
                CE=>pSetReg_un9_ppwe_i_i_a2, CLK=>Clk50, LSR=>uSeq_lSRst_iso, 
                OFX1=>open, F1=>open, Q1=>MiscReg2_11, OFX0=>open, F0=>open, 
                Q0=>MiscReg2_10);
    SLICE_522I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", CHECK_M1=>TRUE, 
                   CHECK_M0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>uForth_un1_cpu_data_o_m2_13, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uForth_un1_cpu_data_o_m2_12, 
                CE=>pSetReg_un9_ppwe_i_i_a2, CLK=>Clk50, LSR=>uSeq_lSRst_iso, 
                OFX1=>open, F1=>open, Q1=>MiscReg2_13, OFX0=>open, F0=>open, 
                Q0=>MiscReg2_12);
    SLICE_523I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", CHECK_M1=>TRUE, 
                   CHECK_M0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>uForth_un1_cpu_data_o_m2_15, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uForth_un1_cpu_data_o_m2_14, 
                CE=>pSetReg_un9_ppwe_i_i_a2, CLK=>Clk50, LSR=>uSeq_lSRst_iso, 
                OFX1=>open, F1=>open, Q1=>MiscReg2_15, OFX0=>open, F0=>open, 
                Q0=>MiscReg2_14);
    SLICE_524I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", CHECK_M1=>TRUE, 
                   CHECK_M0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>uForth_un1_cpu_data_o_m2_17, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uForth_un1_cpu_data_o_m2_16, 
                CE=>pSetReg_un9_ppwe_i_i_a2, CLK=>Clk50, LSR=>uSeq_lSRst_iso, 
                OFX1=>open, F1=>open, Q1=>MiscReg2_17, OFX0=>open, F0=>open, 
                Q0=>MiscReg2_16);
    SLICE_525I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", CHECK_M1=>TRUE, 
                   CHECK_M0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>uForth_un1_cpu_data_o_m2_19, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uForth_un1_N_5_i, 
                CE=>pSetReg_un9_ppwe_i_i_a2, CLK=>Clk50, LSR=>uSeq_lSRst_iso, 
                OFX1=>open, F1=>open, Q1=>MiscReg2_19, OFX0=>open, F0=>open, 
                Q0=>MiscReg2_18);
    SLICE_526I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", CHECK_M1=>TRUE, 
                   CHECK_M0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>uForth_un1_cpu_data_o_m2_21, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uForth_un1_cpu_data_o_m2_20, 
                CE=>pSetReg_un9_ppwe_i_i_a2, CLK=>Clk50, LSR=>uSeq_lSRst_iso, 
                OFX1=>open, F1=>open, Q1=>MiscReg2_21, OFX0=>open, F0=>open, 
                Q0=>MiscReg2_20);
    SLICE_527I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", CHECK_M1=>TRUE, 
                   CHECK_M0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>uForth_un1_cpu_data_o_m2_23, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uForth_un1_cpu_data_o_m2_22, 
                CE=>pSetReg_un9_ppwe_i_i_a2, CLK=>Clk50, LSR=>uSeq_lSRst_iso, 
                OFX1=>open, F1=>open, Q1=>MiscReg2_23, OFX0=>open, F0=>open, 
                Q0=>MiscReg2_22);
    SLICE_528I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", CHECK_M1=>TRUE, 
                   CHECK_M0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>uForth_un1_cpu_data_o_m2_25, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uForth_un1_cpu_data_o_m2_24, 
                CE=>pSetReg_un9_ppwe_i_i_a2, CLK=>Clk50, LSR=>uSeq_lSRst_iso, 
                OFX1=>open, F1=>open, Q1=>MiscReg2_25, OFX0=>open, F0=>open, 
                Q0=>MiscReg2_24);
    SLICE_529I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", CHECK_M1=>TRUE, 
                   CHECK_M0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>uForth_un1_cpu_data_o_m2_27, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uForth_un1_cpu_data_o_m2_26, 
                CE=>pSetReg_un9_ppwe_i_i_a2, CLK=>Clk50, LSR=>uSeq_lSRst_iso, 
                OFX1=>open, F1=>open, Q1=>MiscReg2_27, OFX0=>open, F0=>open, 
                Q0=>MiscReg2_26);
    SLICE_530I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", CHECK_M1=>TRUE, 
                   CHECK_M0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>uForth_un1_cpu_data_o_m2_29, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uForth_un1_cpu_data_o_m2_28, 
                CE=>pSetReg_un9_ppwe_i_i_a2, CLK=>Clk50, LSR=>uSeq_lSRst_iso, 
                OFX1=>open, F1=>open, Q1=>MiscReg2_29, OFX0=>open, F0=>open, 
                Q0=>MiscReg2_28);
    SLICE_531I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", CHECK_M1=>TRUE, 
                   CHECK_M0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>uForth_un1_cpu_data_o_m2_31, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uForth_un1_cpu_data_o_m2_30, 
                CE=>pSetReg_un9_ppwe_i_i_a2, CLK=>Clk50, LSR=>uSeq_lSRst_iso, 
                OFX1=>open, F1=>open, Q1=>MiscReg2_31, OFX0=>open, F0=>open, 
                Q0=>MiscReg2_30);
    uDvi_U_gen_req_SLICE_532I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>uDvi_U_gen_req_vs, CE=>'X', CLK=>PinTfpClkP_c, 
                LSR=>uDvi_U_gen_req_vs0, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, Q0=>NewDviFrame);
    SLICE_533I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", CHECK_M1=>TRUE, 
                   CHECK_M0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>un1_cpu_data_o_1, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>'X', D0=>'X', M0=>un1_cpu_data_o_0, CE=>pSetReg_un23_ppwe, 
                CLK=>Clk50, LSR=>uSeq_lSRst_iso, OFX1=>open, F1=>open, 
                Q1=>RdLen_1, OFX0=>open, F0=>open, Q0=>RdLen_0);
    SLICE_534I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   LSRMUX=>"SIG", REG0_REGSET=>"SET", GSR=>"DISABLED", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>un1_cpu_data_o_3, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>'X', D0=>'X', M0=>un1_cpu_data_o_2, CE=>pSetReg_un23_ppwe, 
                CLK=>Clk50, LSR=>uSeq_lSRst_iso, OFX1=>open, F1=>open, 
                Q1=>RdLen_3, OFX0=>open, F0=>open, Q0=>RdLen_2);
    SLICE_535I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", CHECK_M1=>TRUE, 
                   CHECK_M0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>un1_cpu_data_o_5, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>'X', D0=>'X', M0=>un1_cpu_data_o_4, CE=>pSetReg_un23_ppwe, 
                CLK=>Clk50, LSR=>uSeq_lSRst_iso, OFX1=>open, F1=>open, 
                Q1=>RdLen_5, OFX0=>open, F0=>open, Q0=>RdLen_4);
    SLICE_536I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", CHECK_M1=>TRUE, 
                   CHECK_M0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>un1_cpu_data_o_7, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>'X', D0=>'X', M0=>un1_cpu_data_o_6, CE=>pSetReg_un23_ppwe, 
                CLK=>Clk50, LSR=>uSeq_lSRst_iso, OFX1=>open, F1=>open, 
                Q1=>RdLen_7, OFX0=>open, F0=>open, Q0=>RdLen_6);
    uDvi_U_gen_req_SLICE_537I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>uDvi_U_gen_req_hs, CE=>'X', CLK=>PinTfpClkP_c, 
                LSR=>uDvi_U_gen_req_hs0, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, Q0=>ReqNewRow);
    uDvi_SLICE_538I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uDvi_form_hsz_1, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>'X', D0=>'X', M0=>uDvi_form_hsz_0, CE=>NewDviFrame, 
                CLK=>PinTfpClkP_c, LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>Resolution_1, OFX0=>open, F0=>open, Q0=>Resolution_0);
    uDvi_SLICE_539I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uDvi_form_hsz_3, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>'X', D0=>'X', M0=>uDvi_form_hsz_2, CE=>NewDviFrame, 
                CLK=>PinTfpClkP_c, LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>Resolution_3, OFX0=>open, F0=>open, Q0=>Resolution_2);
    uDvi_SLICE_540I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uDvi_form_hsz_5, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>'X', D0=>'X', M0=>uDvi_form_hsz_4, CE=>NewDviFrame, 
                CLK=>PinTfpClkP_c, LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>Resolution_5, OFX0=>open, F0=>open, Q0=>Resolution_4);
    uDvi_SLICE_541I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uDvi_form_hsz_7, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>'X', D0=>'X', M0=>uDvi_form_hsz_6, CE=>NewDviFrame, 
                CLK=>PinTfpClkP_c, LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>Resolution_7, OFX0=>open, F0=>open, Q0=>Resolution_6);
    uDvi_SLICE_542I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uDvi_form_hsz_9, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>'X', D0=>'X', M0=>uDvi_form_hsz_8, CE=>NewDviFrame, 
                CLK=>PinTfpClkP_c, LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>Resolution_9, OFX0=>open, F0=>open, Q0=>Resolution_8);
    uDvi_SLICE_543I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uDvi_form_hsz_11, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>'X', D0=>'X', M0=>uDvi_form_hsz_10, CE=>NewDviFrame, 
                CLK=>PinTfpClkP_c, LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>Resolution_11, OFX0=>open, F0=>open, Q0=>Resolution_10);
    uSeq_SLICE_544I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"8088", 
                   LUT1_INITVAL=>X"0008", REG0_SD=>"VHI", CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>uSeq_un14_lcnt32_0_a5_0_a2_1_8, 
                B1=>uSeq_un14_lcnt32_0_a5_0_a2_1_4, C1=>uSeq_lCnt32_29, 
                D1=>uSeq_lCnt32_24, DI1=>'X', DI0=>uSeq_un8_ldone, 
                A0=>uSeq_un14_lcnt32_1, B0=>uSeq_un8_ldone_0_a5_0_a2_1, 
                C0=>uSeq_un14_lcnt32_2, D0=>uSeq_lCnt32_18, M0=>'X', CE=>'X', 
                CLK=>Clk50, LSR=>'X', OFX1=>open, F1=>uSeq_un14_lcnt32_1, 
                Q1=>open, OFX0=>open, F0=>uSeq_un8_ldone, Q0=>SRst);
    SLICE_545I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"E2D1", LUT1_INITVAL=>X"B8B8", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>un1_cpu_data_o_1, 
                B1=>uForth_un16_ppwe, C1=>uForth_cpu1_Timer_2_0_cry_1_0_S0, 
                D1=>'X', DI1=>pSetReg_Timer_2_1, DI0=>pSetReg_Timer_2_0, 
                A0=>Timer_0, B0=>uForth_un16_ppwe, C0=>un1_cpu_data_o_0, 
                D0=>uForth_un1_Timer, M0=>'X', CE=>'X', CLK=>Clk50, 
                LSR=>uSeq_lSRst_iso, OFX1=>open, F1=>pSetReg_Timer_2_1, 
                Q1=>Timer_1, OFX0=>open, F0=>pSetReg_Timer_2_0, Q0=>Timer_0);
    SLICE_546I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"D8D8", LUT1_INITVAL=>X"FA50", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_un16_ppwe, B1=>'X', 
                C1=>uForth_cpu1_Timer_2_0_cry_3_0_S0, D1=>un1_cpu_data_o_3, 
                DI1=>pSetReg_Timer_2_3, DI0=>pSetReg_Timer_2_2, 
                A0=>uForth_un16_ppwe, B0=>un1_cpu_data_o_2, 
                C0=>uForth_cpu1_Timer_2_0_cry_1_0_S1, D0=>'X', M0=>'X', 
                CE=>'X', CLK=>Clk50, LSR=>uSeq_lSRst_iso, OFX1=>open, 
                F1=>pSetReg_Timer_2_3, Q1=>Timer_3, OFX0=>open, 
                F0=>pSetReg_Timer_2_2, Q0=>Timer_2);
    SLICE_547I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"D8D8", LUT1_INITVAL=>X"EE44", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_un16_ppwe, 
                B1=>uForth_cpu1_Timer_2_0_cry_5_0_S0, C1=>'X', 
                D1=>un1_cpu_data_o_5, DI1=>pSetReg_Timer_2_5, 
                DI0=>pSetReg_Timer_2_4, A0=>uForth_un16_ppwe, 
                B0=>un1_cpu_data_o_4, C0=>uForth_cpu1_Timer_2_0_cry_3_0_S1, 
                D0=>'X', M0=>'X', CE=>'X', CLK=>Clk50, LSR=>uSeq_lSRst_iso, 
                OFX1=>open, F1=>pSetReg_Timer_2_5, Q1=>Timer_5, OFX0=>open, 
                F0=>pSetReg_Timer_2_4, Q0=>Timer_4);
    SLICE_548I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"E4E4", LUT1_INITVAL=>X"BB88", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>un1_cpu_data_o_7, 
                B1=>uForth_un16_ppwe, C1=>'X', 
                D1=>uForth_cpu1_Timer_2_0_cry_7_0_S0, DI1=>pSetReg_Timer_2_7, 
                DI0=>pSetReg_Timer_2_6, A0=>uForth_un16_ppwe, 
                B0=>uForth_cpu1_Timer_2_0_cry_5_0_S1, C0=>un1_cpu_data_o_6, 
                D0=>'X', M0=>'X', CE=>'X', CLK=>Clk50, LSR=>uSeq_lSRst_iso, 
                OFX1=>open, F1=>pSetReg_Timer_2_7, Q1=>Timer_7, OFX0=>open, 
                F0=>pSetReg_Timer_2_6, Q0=>Timer_6);
    SLICE_549I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"EE44", LUT1_INITVAL=>X"F5A0", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_un16_ppwe, B1=>'X', 
                C1=>uForth_un1_cpu_data_o_m2_9, 
                D1=>uForth_cpu1_Timer_2_0_cry_9_0_S0, DI1=>pSetReg_Timer_2_9, 
                DI0=>pSetReg_Timer_2_8, A0=>uForth_un16_ppwe, 
                B0=>uForth_cpu1_Timer_2_0_cry_7_0_S1, C0=>'X', 
                D0=>uForth_un1_cpu_data_o_m2_8, M0=>'X', CE=>'X', CLK=>Clk50, 
                LSR=>uSeq_lSRst_iso, OFX1=>open, F1=>pSetReg_Timer_2_9, 
                Q1=>Timer_9, OFX0=>open, F0=>pSetReg_Timer_2_8, Q0=>Timer_8);
    SLICE_550I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"E4E4", LUT1_INITVAL=>X"D8D8", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_un16_ppwe, 
                B1=>uForth_un1_cpu_data_o_m2_11, 
                C1=>uForth_cpu1_Timer_2_0_cry_11_0_S0, D1=>'X', 
                DI1=>pSetReg_Timer_2_11, DI0=>pSetReg_Timer_2_10, 
                A0=>uForth_un16_ppwe, B0=>uForth_cpu1_Timer_2_0_cry_9_0_S1, 
                C0=>uForth_un1_cpu_data_o_m2_10, D0=>'X', M0=>'X', CE=>'X', 
                CLK=>Clk50, LSR=>uSeq_lSRst_iso, OFX1=>open, 
                F1=>pSetReg_Timer_2_11, Q1=>Timer_11, OFX0=>open, 
                F0=>pSetReg_Timer_2_10, Q0=>Timer_10);
    SLICE_551I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"EE44", LUT1_INITVAL=>X"F5A0", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_un16_ppwe, B1=>'X', 
                C1=>uForth_un1_cpu_data_o_m2_13, 
                D1=>uForth_cpu1_Timer_2_0_cry_13_0_S0, DI1=>pSetReg_Timer_2_13, 
                DI0=>pSetReg_Timer_2_12, A0=>uForth_un16_ppwe, 
                B0=>uForth_cpu1_Timer_2_0_cry_11_0_S1, C0=>'X', 
                D0=>uForth_un1_cpu_data_o_m2_12, M0=>'X', CE=>'X', CLK=>Clk50, 
                LSR=>uSeq_lSRst_iso, OFX1=>open, F1=>pSetReg_Timer_2_13, 
                Q1=>Timer_13, OFX0=>open, F0=>pSetReg_Timer_2_12, Q0=>Timer_12);
    SLICE_552I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"FA50", LUT1_INITVAL=>X"BB88", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_un1_cpu_data_o_m2_15, 
                B1=>uForth_un16_ppwe, C1=>'X', 
                D1=>uForth_cpu1_Timer_2_0_cry_15_0_S0, DI1=>pSetReg_Timer_2_15, 
                DI0=>pSetReg_Timer_2_14, A0=>uForth_un16_ppwe, B0=>'X', 
                C0=>uForth_cpu1_Timer_2_0_cry_13_0_S1, 
                D0=>uForth_un1_cpu_data_o_m2_14, M0=>'X', CE=>'X', CLK=>Clk50, 
                LSR=>uSeq_lSRst_iso, OFX1=>open, F1=>pSetReg_Timer_2_15, 
                Q1=>Timer_15, OFX0=>open, F0=>pSetReg_Timer_2_14, Q0=>Timer_14);
    SLICE_553I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"DD88", LUT1_INITVAL=>X"F0AA", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>uForth_cpu1_Timer_2_0_cry_17_0_S0, B1=>'X', 
                C1=>uForth_un1_cpu_data_o_m2_17, D1=>uForth_un16_ppwe, 
                DI1=>pSetReg_Timer_2_17, DI0=>pSetReg_Timer_2_16, 
                A0=>uForth_un16_ppwe, B0=>uForth_un1_cpu_data_o_m2_16, C0=>'X', 
                D0=>uForth_cpu1_Timer_2_0_cry_15_0_S1, M0=>'X', CE=>'X', 
                CLK=>Clk50, LSR=>uSeq_lSRst_iso, OFX1=>open, 
                F1=>pSetReg_Timer_2_17, Q1=>Timer_17, OFX0=>open, 
                F0=>pSetReg_Timer_2_16, Q0=>Timer_16);
    SLICE_554I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"7744", LUT1_INITVAL=>X"EE22", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>uForth_cpu1_Timer_2_0_cry_19_0_S0, B1=>uForth_un16_ppwe, 
                C1=>'X', D1=>uForth_un1_cpu_data_o_m2_19, 
                DI1=>pSetReg_Timer_2_19, DI0=>pSetReg_Timer_2_18, 
                A0=>un1_cpu_data_o_m1_RNIT3QUH_0_18, B0=>uForth_un16_ppwe, 
                C0=>'X', D0=>uForth_cpu1_Timer_2_0_cry_17_0_S1, M0=>'X', 
                CE=>'X', CLK=>Clk50, LSR=>uSeq_lSRst_iso, OFX1=>open, 
                F1=>pSetReg_Timer_2_19, Q1=>Timer_19, OFX0=>open, 
                F0=>pSetReg_Timer_2_18, Q0=>Timer_18);
    SLICE_555I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"EE44", LUT1_INITVAL=>X"FA50", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_un16_ppwe, B1=>'X', 
                C1=>uForth_cpu1_Timer_2_0_cry_21_0_S0, 
                D1=>uForth_un1_cpu_data_o_m2_21, DI1=>pSetReg_Timer_2_21, 
                DI0=>pSetReg_Timer_2_20, A0=>uForth_un16_ppwe, 
                B0=>uForth_cpu1_Timer_2_0_cry_19_0_S1, C0=>'X', 
                D0=>uForth_un1_cpu_data_o_m2_20, M0=>'X', CE=>'X', CLK=>Clk50, 
                LSR=>uSeq_lSRst_iso, OFX1=>open, F1=>pSetReg_Timer_2_21, 
                Q1=>Timer_21, OFX0=>open, F0=>pSetReg_Timer_2_20, Q0=>Timer_20);
    SLICE_556I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"E4E4", LUT1_INITVAL=>X"E4E4", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_un16_ppwe, 
                B1=>uForth_cpu1_Timer_2_0_cry_23_0_S0, 
                C1=>uForth_un1_cpu_data_o_m2_23, D1=>'X', 
                DI1=>pSetReg_Timer_2_23, DI0=>pSetReg_Timer_2_22, 
                A0=>uForth_un16_ppwe, B0=>uForth_cpu1_Timer_2_0_cry_21_0_S1, 
                C0=>uForth_un1_cpu_data_o_m2_22, D0=>'X', M0=>'X', CE=>'X', 
                CLK=>Clk50, LSR=>uSeq_lSRst_iso, OFX1=>open, 
                F1=>pSetReg_Timer_2_23, Q1=>Timer_23, OFX0=>open, 
                F0=>pSetReg_Timer_2_22, Q0=>Timer_22);
    SLICE_557I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"D8D8", LUT1_INITVAL=>X"EE22", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>uForth_cpu1_Timer_2_0_cry_25_0_S0, B1=>uForth_un16_ppwe, 
                C1=>'X', D1=>uForth_un1_cpu_data_o_m2_25, 
                DI1=>pSetReg_Timer_2_25, DI0=>pSetReg_Timer_2_24, 
                A0=>uForth_un16_ppwe, B0=>uForth_un1_cpu_data_o_m2_24, 
                C0=>uForth_cpu1_Timer_2_0_cry_23_0_S1, D0=>'X', M0=>'X', 
                CE=>'X', CLK=>Clk50, LSR=>uSeq_lSRst_iso, OFX1=>open, 
                F1=>pSetReg_Timer_2_25, Q1=>Timer_25, OFX0=>open, 
                F0=>pSetReg_Timer_2_24, Q0=>Timer_24);
    SLICE_558I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"E4E4", LUT1_INITVAL=>X"B8B8", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_un1_cpu_data_o_m2_27, 
                B1=>uForth_un16_ppwe, C1=>uForth_cpu1_Timer_2_0_cry_27_0_S0, 
                D1=>'X', DI1=>pSetReg_Timer_2_27, DI0=>pSetReg_Timer_2_26, 
                A0=>uForth_un16_ppwe, B0=>uForth_cpu1_Timer_2_0_cry_25_0_S1, 
                C0=>uForth_un1_cpu_data_o_m2_26, D0=>'X', M0=>'X', CE=>'X', 
                CLK=>Clk50, LSR=>uSeq_lSRst_iso, OFX1=>open, 
                F1=>pSetReg_Timer_2_27, Q1=>Timer_27, OFX0=>open, 
                F0=>pSetReg_Timer_2_26, Q0=>Timer_26);
    SLICE_559I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"F0AA", LUT1_INITVAL=>X"FA50", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_un16_ppwe, B1=>'X', 
                C1=>uForth_cpu1_Timer_2_0_cry_29_0_S0, 
                D1=>uForth_un1_cpu_data_o_m2_29, DI1=>pSetReg_Timer_2_29, 
                DI0=>pSetReg_Timer_2_28, A0=>uForth_cpu1_Timer_2_0_cry_27_0_S1, 
                B0=>'X', C0=>uForth_un1_cpu_data_o_m2_28, D0=>uForth_un16_ppwe, 
                M0=>'X', CE=>'X', CLK=>Clk50, LSR=>uSeq_lSRst_iso, OFX1=>open, 
                F1=>pSetReg_Timer_2_29, Q1=>Timer_29, OFX0=>open, 
                F0=>pSetReg_Timer_2_28, Q0=>Timer_28);
    SLICE_560I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"E4E4", LUT1_INITVAL=>X"FA50", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_un16_ppwe, B1=>'X', 
                C1=>uForth_cpu1_Timer_2_0_s_31_0_S0, 
                D1=>uForth_un1_cpu_data_o_m2_31, DI1=>pSetReg_Timer_2_31, 
                DI0=>pSetReg_Timer_2_30, A0=>uForth_un16_ppwe, 
                B0=>uForth_cpu1_Timer_2_0_cry_29_0_S1, 
                C0=>uForth_un1_cpu_data_o_m2_30, D0=>'X', M0=>'X', CE=>'X', 
                CLK=>Clk50, LSR=>uSeq_lSRst_iso, OFX1=>open, 
                F1=>pSetReg_Timer_2_31, Q1=>Timer_31, OFX0=>open, 
                F0=>pSetReg_Timer_2_30, Q0=>Timer_30);
    uMaster_uDevice_SLICE_561I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"F1F3", 
                   LUT1_INITVAL=>X"FFF8", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uMaster_uDevice_N_470, 
                B1=>uMaster_uDevice_un1_DatSrW_0_iv_i_a2_0_1_0, 
                C1=>uMaster_uDevice_un1_DatSrW_0_iv_i_a2_0, 
                D1=>uMaster_uDevice_N_615, DI1=>'X', 
                DI0=>uMaster_uDevice_N_451_i, A0=>uMaster_uDevice_N_470, 
                B0=>uMaster_uDevice_un1_DatSrW_0_iv_i_tz_1, C0=>SRst, 
                D0=>uMaster_uDevice_un1_DatSrW_0_iv_i_a2_2_1_0, M0=>'X', 
                CE=>uMaster_uDevice_un1_state_12_i, CLK=>Clk50, LSR=>'X', 
                OFX1=>open, F1=>uMaster_uDevice_un1_DatSrW_0_iv_i_tz_1, 
                Q1=>open, OFX0=>open, F0=>uMaster_uDevice_N_451_i, Q0=>lSda);
    uDvi_U_gen_sync_SLICE_563I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"30CF", 
                   REG0_SD=>"VHI", CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>uDvi_U_gen_sync_N_56_i, A0=>'X', 
                B0=>uDvi_U_gen_sync_boundh_i_0, C0=>uDvi_U_gen_sync_boundh_1, 
                D0=>uDvi_form_pol_0, M0=>'X', CE=>'X', CLK=>PinTfpClkP_c, 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_gen_sync_N_56_i, Q0=>uDvi_U_gen_sync_dvi_if_hs);
    uDvi_U_gen_sync_SLICE_564I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"50AF", 
                   REG0_SD=>"VHI", CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>uDvi_U_gen_sync_N_55_i, 
                A0=>uDvi_U_gen_sync_boundv_i_0, B0=>'X', 
                C0=>uDvi_U_gen_sync_boundv_1, D0=>uDvi_form_pol_1, M0=>'X', 
                CE=>'X', CLK=>PinTfpClkP_c, LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>uDvi_U_gen_sync_N_55_i, 
                Q0=>uDvi_U_gen_sync_dvi_if_vs);
    uDvi_U_gen_tim_SLICE_565I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", CHECK_M0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>uDvi_U_gen_tim_bound_sr_4, CE=>'X', 
                CLK=>PinTfpClkP_c, LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, Q0=>uDvi_U_gen_tim_bound_sr_5);
    uDvi_U_conf_SLICE_566I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"8000", 
                   LUT1_INITVAL=>X"8000", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>uDvi_U_conf_un59_add_0_a2_0_a2_3_5, 
                B1=>uDvi_U_conf_un3_add_0_a2_1_a2_0_0, C1=>uDvi_U_conf_N_171, 
                D1=>uDvi_U_conf_N_158, DI1=>uDvi_U_conf_un3_add, 
                DI0=>uDvi_U_conf_un1_add, 
                A0=>uDvi_U_conf_un63_add_0_a2_0_a2_0_1, 
                B0=>uDvi_U_conf_un59_add_0_a2_0_a2_3_5, C0=>uDvi_U_conf_N_171, 
                D0=>uDvi_U_conf_N_158, M0=>'X', CE=>'X', CLK=>Clk50, LSR=>'X', 
                OFX1=>open, F1=>uDvi_U_conf_un3_add, Q1=>uDvi_U_conf_dat0011, 
                OFX0=>open, F0=>uDvi_U_conf_un1_add, Q0=>uDvi_U_conf_dat0010);
    uDvi_U_conf_SLICE_567I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"8000", 
                   LUT1_INITVAL=>X"8000", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>uDvi_U_conf_un3_add_0_a2_1_a2_0_0, B1=>uDvi_U_conf_N_161, 
                C1=>uDvi_U_conf_N_158, D1=>uDvi_U_conf_un59_add_0_a2_0_a2_3_5, 
                DI1=>uDvi_U_conf_un7_add, DI0=>uDvi_U_conf_un5_add, 
                A0=>uDvi_U_conf_un63_add_0_a2_0_a2_0_1, B0=>uDvi_U_conf_N_161, 
                C0=>uDvi_U_conf_N_158, D0=>uDvi_U_conf_un59_add_0_a2_0_a2_3_5, 
                M0=>'X', CE=>'X', CLK=>Clk50, LSR=>'X', OFX1=>open, 
                F1=>uDvi_U_conf_un7_add, Q1=>uDvi_U_conf_dat0013, OFX0=>open, 
                F0=>uDvi_U_conf_un5_add, Q0=>uDvi_U_conf_dat0012);
    uDvi_U_conf_SLICE_568I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"8000", LUT1_INITVAL=>X"8000", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>uDvi_U_conf_un11_add_0_a2_1_a2_1, 
                B1=>uDvi_U_conf_un57_add_0_a2_4_a2_0_out, 
                C1=>uDvi_U_conf_un1_add_0_a2_0_a2_0_s_x, 
                D1=>uDvi_U_conf_un59_add_0_a2_0_a2_3_5_x, 
                DI1=>uDvi_U_conf_un11_add, DI0=>uDvi_U_conf_N_174, 
                A0=>uDvi_U_conf_un59_add_0_a2_0_a2_3_4, 
                B0=>uDvi_U_conf_un59_add_0_a2_0_a2_3_5, 
                C0=>uDvi_U_conf_un63_add_0_a2_0_a2_0_1_0, 
                D0=>uDvi_U_conf_N_171, M0=>'X', CE=>'X', CLK=>Clk50, 
                LSR=>uDvi_U_conf_N_160_i, OFX1=>open, F1=>uDvi_U_conf_un11_add, 
                Q1=>uDvi_U_conf_dat0015, OFX0=>open, F0=>uDvi_U_conf_N_174, 
                Q0=>uDvi_U_conf_dat0014);
    uDvi_U_conf_SLICE_569I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"8000", LUT1_INITVAL=>X"8000", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>uDvi_U_conf_un15_add_0_a2_3_a2_1, 
                B1=>uDvi_U_conf_un57_add_0_a2_4_a2_0_out, 
                C1=>uDvi_U_conf_un1_add_0_a2_0_a2_0_s_x, 
                D1=>uDvi_U_conf_un59_add_0_a2_0_a2_3_5_x, 
                DI1=>uDvi_U_conf_un15_add, DI0=>uDvi_U_conf_N_169, 
                A0=>uDvi_U_conf_un59_add_0_a2_0_a2_3_5_3_1_RNI4FQ95, 
                B0=>uDvi_U_conf_un59_add_0_a2_0_a2_3_5_3_0, 
                C0=>uDvi_U_conf_un63_add_0_a2_0_a2_0_1_0, 
                D0=>uDvi_U_conf_N_161, M0=>'X', CE=>'X', CLK=>Clk50, 
                LSR=>uDvi_U_conf_N_160_i, OFX1=>open, F1=>uDvi_U_conf_un15_add, 
                Q1=>uDvi_U_conf_dat0017, OFX0=>open, F0=>uDvi_U_conf_N_169, 
                Q0=>uDvi_U_conf_dat0016);
    uDvi_U_conf_SLICE_570I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"8000", 
                   LUT1_INITVAL=>X"8000", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>uDvi_U_conf_un63_add_0_a2_0_a2_0_1, 
                B1=>uDvi_U_conf_un59_add_0_a2_0_a2_3_5, C1=>uDvi_U_conf_N_171, 
                D1=>uDvi_U_conf_N_119, DI1=>uDvi_U_conf_un19_add, 
                DI0=>uDvi_U_conf_un17_add, 
                A0=>uDvi_U_conf_un17_add_0_a2_1_a2_0, 
                B0=>uDvi_U_conf_un59_add_0_a2_0_a2_3_5, C0=>uDvi_U_conf_N_158, 
                D0=>uDvi_U_conf_un63_add_0_a2_0_a2_0_1, M0=>'X', CE=>'X', 
                CLK=>Clk50, LSR=>'X', OFX1=>open, F1=>uDvi_U_conf_un19_add, 
                Q1=>uDvi_U_conf_dat0110, OFX0=>open, F0=>uDvi_U_conf_un17_add, 
                Q0=>uDvi_U_conf_dat0018);
    uDvi_U_conf_SLICE_571I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"8000", 
                   LUT1_INITVAL=>X"4000", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_un1_cpu_data_o_m2_17, 
                B1=>uDvi_U_conf_un63_add_0_a2_0_a2_0_1_0, 
                C1=>uDvi_U_conf_N_168, D1=>uDvi_U_conf_N_112, 
                DI1=>uDvi_U_conf_un23_add, DI0=>uDvi_U_conf_un21_add, 
                A0=>uDvi_U_conf_N_122, 
                B0=>uDvi_U_conf_un63_add_0_a2_0_a2_0_1_0, 
                C0=>uDvi_U_conf_N_112, D0=>uDvi_U_conf_N_161, M0=>'X', CE=>'X', 
                CLK=>Clk50, LSR=>'X', OFX1=>open, F1=>uDvi_U_conf_un23_add, 
                Q1=>uDvi_U_conf_dat0118, OFX0=>open, F0=>uDvi_U_conf_un21_add, 
                Q0=>uDvi_U_conf_dat0116);
    uDvi_U_conf_SLICE_572I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"8000", 
                   LUT1_INITVAL=>X"8000", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>uDvi_U_conf_un71_add_0_a2_0_a2_0_1, B1=>uDvi_U_conf_N_119, 
                C1=>uDvi_U_conf_un59_add_0_a2_0_a2_3_5, D1=>uDvi_U_conf_N_161, 
                DI1=>uDvi_U_conf_un31_add, DI0=>uDvi_U_conf_un29_add, 
                A0=>uDvi_U_conf_un51_add_0_a2_2_a2_1_0, 
                B0=>uDvi_U_conf_un29_add_0_a2_0_a2_1_0, 
                C0=>uDvi_U_conf_un1_add_0_a2_0_a2_0_s_x, 
                D0=>uDvi_U_conf_un59_add_0_a2_0_a2_3_5, M0=>'X', CE=>'X', 
                CLK=>Clk50, LSR=>'X', OFX1=>open, F1=>uDvi_U_conf_un31_add, 
                Q1=>uDvi_U_conf_dat0123, OFX0=>open, F0=>uDvi_U_conf_un29_add, 
                Q0=>uDvi_U_conf_dat0120);
    uDvi_U_conf_SLICE_573I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"8000", 
                   LUT1_INITVAL=>X"8000", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>uDvi_U_conf_un51_add_0_a2_2_a2_1_0, 
                B1=>uDvi_U_conf_un35_add_0_a2_0_a2_0, 
                C1=>uDvi_U_conf_un59_add_0_a2_0_a2_3_5, D1=>uDvi_U_conf_N_161, 
                DI1=>uDvi_U_conf_un35_add, DI0=>uDvi_U_conf_un33_add, 
                A0=>uDvi_U_conf_un59_add_0_a2_0_a2_3_5_x, 
                B0=>uDvi_U_conf_un71_add_0_a2_0_a2_0_1, 
                C0=>uDvi_U_conf_un33_add_0_a2_0_a2_0, 
                D0=>uDvi_U_conf_un59_add_0_a2_0_a2_3_5_3_0, M0=>'X', CE=>'X', 
                CLK=>Clk50, LSR=>'X', OFX1=>open, F1=>uDvi_U_conf_un35_add, 
                Q1=>uDvi_U_conf_dat0126, OFX0=>open, F0=>uDvi_U_conf_un33_add, 
                Q0=>uDvi_U_conf_dat0125);
    uDvi_U_conf_SLICE_574I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"2000", 
                   LUT1_INITVAL=>X"8000", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_un43_add_0_a2_0, 
                B1=>uDvi_U_conf_N_158, C1=>uDvi_U_conf_un63_add_0_a2_0_a2_0_1, 
                D1=>uDvi_U_conf_un59_add_0_a2_0_a2_3_5, 
                DI1=>uDvi_U_conf_un43_add, DI0=>uDvi_U_conf_un37_add, 
                A0=>uDvi_U_conf_un71_add_0_a2_0_a2_0_1, 
                B0=>uForth_un1_cpu_data_o_m2_17, C0=>uDvi_U_conf_N_168, 
                D0=>uDvi_U_conf_un59_add_0_a2_0_a2_3_5, M0=>'X', CE=>'X', 
                CLK=>Clk50, LSR=>'X', OFX1=>open, F1=>uDvi_U_conf_un43_add, 
                Q1=>uDvi_U_conf_dat0210, OFX0=>open, F0=>uDvi_U_conf_un37_add, 
                Q0=>uDvi_U_conf_dat0129);
    uDvi_U_conf_SLICE_575I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"8800", LUT1_INITVAL=>X"4000", 
                   REG0_SD=>"VHI", CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_un1_cpu_data_o_m2_19, 
                B1=>uDvi_U_conf_un59_add_0_a2_0_a2_3_4, 
                C1=>uForth_un1_cpu_data_o_m2_17, 
                D1=>uForth_un1_cpu_data_o_m2_25, DI1=>'X', 
                DI0=>uDvi_U_conf_un45_add, 
                A0=>uDvi_U_conf_un45_add_0_a2_0_a2_0, 
                B0=>uDvi_U_conf_un63_add_0_a2_0_a2_0_1_0, C0=>'X', 
                D0=>uDvi_U_conf_un59_add_0_a2_0_a2_3_5, M0=>'X', CE=>'X', 
                CLK=>Clk50, LSR=>uDvi_U_conf_N_160_i, OFX1=>open, 
                F1=>uDvi_U_conf_un45_add_0_a2_0_a2_0, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_un45_add, Q0=>uDvi_U_conf_dat0216);
    uDvi_U_conf_SLICE_576I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"0080", 
                   LUT1_INITVAL=>X"0005", REG0_SD=>"VHI", CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_un1_cpu_data_o_m2_28, 
                B1=>'X', C1=>uForth_un1_cpu_data_o_m2_29, 
                D1=>uForth_un1_cpu_data_o_m2_16, DI1=>'X', 
                DI0=>uDvi_U_conf_un49_add, 
                A0=>uDvi_U_conf_un51_add_0_a2_2_a2_1_0, B0=>uDvi_U_conf_N_158, 
                C0=>uDvi_U_conf_un59_add_0_a2_0_a2_3_5, 
                D0=>uDvi_U_conf_un49_add_0_a2_2_a2_1_0, M0=>'X', CE=>'X', 
                CLK=>Clk50, LSR=>'X', OFX1=>open, 
                F1=>uDvi_U_conf_un51_add_0_a2_2_a2_1_0, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_un49_add, Q0=>uDvi_U_conf_dat0220);
    uDvi_U_conf_SLICE_577I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"C000", LUT1_INITVAL=>X"4000", 
                   REG0_SD=>"VHI", CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_un1_cpu_data_o_m2_19, 
                B1=>uDvi_U_conf_N_117, C1=>uForth_un1_cpu_data_o_m2_25, 
                D1=>uForth_un1_cpu_data_o_m2_17, DI1=>'X', 
                DI0=>uDvi_U_conf_un51_add, A0=>'X', 
                B0=>uDvi_U_conf_un51_add_0_a2_2_a2_0, 
                C0=>uDvi_U_conf_un51_add_0_a2_2_a2_1_0, 
                D0=>uDvi_U_conf_un59_add_0_a2_0_a2_3_5, M0=>'X', CE=>'X', 
                CLK=>Clk50, LSR=>uDvi_U_conf_N_160_i, OFX1=>open, 
                F1=>uDvi_U_conf_un51_add_0_a2_2_a2_0, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_un51_add, Q0=>uDvi_U_conf_dat0226);
    uDvi_U_conf_SLICE_578I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"0800", 
                   LUT1_INITVAL=>X"8000", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_un43_add_0_a2_0, 
                B1=>uDvi_U_conf_N_119, C1=>uDvi_U_conf_un63_add_0_a2_0_a2_0_1, 
                D1=>uDvi_U_conf_un59_add_0_a2_0_a2_3_5, 
                DI1=>uDvi_U_conf_un61_add, DI0=>uDvi_U_conf_un57_add, 
                A0=>uDvi_U_conf_un57_add_0_a2_4_a2_0_out, 
                B0=>uDvi_U_conf_un57_add_0_a2_4_a2_1_0, 
                C0=>uDvi_U_conf_g0_26_sx, 
                D0=>uDvi_U_conf_un59_add_0_a2_0_a2_3_5, M0=>'X', CE=>'X', 
                CLK=>Clk50, LSR=>'X', OFX1=>open, F1=>uDvi_U_conf_un61_add, 
                Q1=>uDvi_U_conf_dat0310, OFX0=>open, F0=>uDvi_U_conf_un57_add, 
                Q0=>uDvi_U_conf_dat0307);
    uDvi_U_conf_SLICE_579I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"8000", 
                   LUT1_INITVAL=>X"8000", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_N_119, 
                B1=>uDvi_U_conf_un51_add_0_a2_2_a2_1_0, 
                C1=>uDvi_U_conf_un67_add_0_a2_0_a2_0, 
                D1=>uDvi_U_conf_un59_add_0_a2_0_a2_3_5, 
                DI1=>uDvi_U_conf_un67_add, DI0=>uDvi_U_conf_un63_add, 
                A0=>uDvi_U_conf_g0_3, B0=>uDvi_U_conf_un63_add_0_a2_0_a2_0_1_0, 
                C0=>uDvi_U_conf_g0_4_1, D0=>uDvi_U_conf_un59_add_0_a2_0_a2_3_5, 
                M0=>'X', CE=>'X', CLK=>Clk50, LSR=>'X', OFX1=>open, 
                F1=>uDvi_U_conf_un67_add, Q1=>uDvi_U_conf_dat0320, OFX0=>open, 
                F0=>uDvi_U_conf_un63_add, Q0=>uDvi_U_conf_dat0316);
    uDvi_U_conf_SLICE_580I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"8000", 
                   LUT1_INITVAL=>X"00C0", REG0_SD=>"VHI", CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>uForth_un1_cpu_data_o_m2_25, 
                C1=>uForth_un1_cpu_data_o_m2_17, 
                D1=>uForth_un1_cpu_data_o_m2_19, DI1=>'X', 
                DI0=>uDvi_U_conf_un69_add, 
                A0=>uDvi_U_conf_un51_add_0_a2_2_a2_1_0, 
                B0=>uDvi_U_conf_un69_add_0_a2_0_a2_0, 
                C0=>uDvi_U_conf_un59_add_0_a2_0_a2_3_5, 
                D0=>uDvi_U_conf_un35_add_0_a2_0_a2_0, M0=>'X', CE=>'X', 
                CLK=>Clk50, LSR=>'X', OFX1=>open, 
                F1=>uDvi_U_conf_un69_add_0_a2_0_a2_0, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_un69_add, Q0=>uDvi_U_conf_dat0326);
    uDvi_U_conf_SLICE_581I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"8000", 
                   REG0_SD=>"VHI", CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>uDvi_U_conf_un25_add, 
                A0=>uDvi_U_conf_un63_add_0_a2_0_a2_0_1_0, 
                B0=>uForth_un1_cpu_data_o_m2_17, C0=>uDvi_U_conf_N_168, 
                D0=>uDvi_U_conf_N_112, M0=>'X', CE=>'X', CLK=>Clk50, LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_un25_add, Q0=>uDvi_U_conf_dat011A);
    uDvi_U_conf_SLICE_582I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"0800", 
                   LUT1_INITVAL=>X"0200", REG0_SD=>"VHI", CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_un1_cpu_data_o_m2_24, 
                B1=>uForth_un1_cpu_data_o_m2_17, 
                C1=>un1_cpu_data_o_m1_RNIT3QUH_0_18, 
                D1=>uForth_un1_cpu_data_o_m2_19, DI1=>'X', 
                DI0=>uDvi_U_conf_un27_add, 
                A0=>uDvi_U_conf_un27_add_0_a2_5_a2_1, 
                B0=>uDvi_U_conf_un63_add_0_a2_0_a2_0_1_0, 
                C0=>uForth_un1_cpu_data_o_m2_25, D0=>uDvi_U_conf_N_112, 
                M0=>'X', CE=>'X', CLK=>Clk50, LSR=>'X', OFX1=>open, 
                F1=>uDvi_U_conf_un27_add_0_a2_5_a2_1, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_un27_add, Q0=>uDvi_U_conf_dat011C);
    uDvi_U_conf_SLICE_583I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"8000", 
                   LUT1_INITVAL=>X"2000", REG0_SD=>"VHI", CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_un1_cpu_data_o_m2_19, 
                B1=>uForth_un1_cpu_data_o_m2_25, 
                C1=>un1_cpu_data_o_m1_RNIT3QUH_0_18, 
                D1=>uForth_un1_cpu_data_o_m2_24, DI1=>'X', 
                DI0=>uDvi_U_conf_un39_add, 
                A0=>uDvi_U_conf_un71_add_0_a2_0_a2_0_1, B0=>uDvi_U_conf_N_168, 
                C0=>uForth_un1_cpu_data_o_m2_17, 
                D0=>uDvi_U_conf_un59_add_0_a2_0_a2_3_5, M0=>'X', CE=>'X', 
                CLK=>Clk50, LSR=>'X', OFX1=>open, F1=>uDvi_U_conf_N_168, 
                Q1=>open, OFX0=>open, F0=>uDvi_U_conf_un39_add, 
                Q0=>uDvi_U_conf_dat012B);
    uDvi_U_conf_SLICE_584I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"8000", 
                   LUT1_INITVAL=>X"0200", REG0_SD=>"VHI", CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_N_122, 
                B1=>uForth_un1_cpu_data_o_m2_25, 
                C1=>uForth_un1_cpu_data_o_m2_17, 
                D1=>uForth_un1_cpu_data_o_m2_19, DI1=>'X', 
                DI0=>uDvi_U_conf_un41_add, 
                A0=>uDvi_U_conf_un41_add_0_a2_0_a2_0, 
                B0=>uDvi_U_conf_un71_add_0_a2_0_a2_0_1, 
                C0=>uDvi_U_conf_un59_add_0_a2_0_a2_3_5_3_0, 
                D0=>uDvi_U_conf_un59_add_0_a2_0_a2_3_5_x, M0=>'X', CE=>'X', 
                CLK=>Clk50, LSR=>'X', OFX1=>open, 
                F1=>uDvi_U_conf_un41_add_0_a2_0_a2_0, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_un41_add, Q0=>uDvi_U_conf_dat012D);
    uDvi_U_conf_SLICE_585I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"8000", LUT1_INITVAL=>X"000C", 
                   REG0_SD=>"VHI", CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>uForth_un1_cpu_data_o_m2_20, 
                C1=>uForth_un1_cpu_data_o_m2_21, 
                D1=>uForth_un1_cpu_data_o_m2_16, DI1=>'X', 
                DI0=>uDvi_U_conf_un47_add, 
                A0=>uDvi_U_conf_un59_add_0_a2_0_a2_3_4, 
                B0=>uDvi_U_conf_un63_add_0_a2_0_a2_0_1_0, 
                C0=>uDvi_U_conf_un47_add_0_a2_0_a2_0, 
                D0=>uDvi_U_conf_un59_add_0_a2_0_a2_3_5, M0=>'X', CE=>'X', 
                CLK=>Clk50, LSR=>uDvi_U_conf_N_160_i, OFX1=>open, 
                F1=>uDvi_U_conf_un63_add_0_a2_0_a2_0_1_0, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_un47_add, Q0=>uDvi_U_conf_dat021C);
    uDvi_U_conf_SLICE_586I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"8000", 
                   LUT1_INITVAL=>X"000F", REG0_SD=>"VHI", CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>uDvi_U_conf_un49_add_0_a2_2_a2_0_sx, 
                D1=>uForth_un1_cpu_data_o_m2_24, DI1=>'X', 
                DI0=>uDvi_U_conf_un53_add, A0=>uDvi_U_conf_N_172, 
                B0=>uDvi_U_conf_N_158, C0=>uDvi_U_conf_un71_add_0_a2_0_a2_0_1, 
                D0=>uDvi_U_conf_un59_add_0_a2_0_a2_3_5, M0=>'X', CE=>'X', 
                CLK=>Clk50, LSR=>'X', OFX1=>open, F1=>uDvi_U_conf_N_158, 
                Q1=>open, OFX0=>open, F0=>uDvi_U_conf_un53_add, 
                Q0=>uDvi_U_conf_dat022B);
    uDvi_U_conf_SLICE_587I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"0800", LUT1_INITVAL=>X"0200", 
                   REG0_SD=>"VHI", CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_un1_cpu_data_o_m2_16, 
                B1=>uForth_un1_cpu_data_o_m2_28, 
                C1=>uForth_un1_cpu_data_o_m2_29, D1=>uDvi_U_conf_g0_1, 
                DI1=>'X', DI0=>uDvi_U_conf_un55_add, 
                A0=>uDvi_U_conf_un71_add_0_a2_0_a2_0_1, B0=>uDvi_U_conf_N_163, 
                C0=>uForth_un1_cpu_data_o_m2_17, 
                D0=>uDvi_U_conf_un59_add_0_a2_0_a2_3_5, M0=>'X', CE=>'X', 
                CLK=>Clk50, LSR=>uDvi_U_conf_N_160_i, OFX1=>open, 
                F1=>uDvi_U_conf_un71_add_0_a2_0_a2_0_1, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_un55_add, Q0=>uDvi_U_conf_dat022D);
    uDvi_U_conf_SLICE_588I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"8000", 
                   LUT1_INITVAL=>X"A000", REG0_SD=>"VHI", CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_un1_cpu_data_o_m2_25, 
                B1=>'X', C1=>uForth_un1_cpu_data_o_m2_17, 
                D1=>uForth_un1_cpu_data_o_m2_19, DI1=>'X', 
                DI0=>uDvi_U_conf_un59_add, A0=>uDvi_U_conf_N_172, 
                B0=>uDvi_U_conf_un51_add_0_a2_2_a2_1_0, 
                C0=>uDvi_U_conf_un59_add_0_a2_0_a2_3_5, 
                D0=>uDvi_U_conf_un59_add_0_a2_0_a2_0, M0=>'X', CE=>'X', 
                CLK=>Clk50, LSR=>'X', OFX1=>open, F1=>uDvi_U_conf_N_172, 
                Q1=>open, OFX0=>open, F0=>uDvi_U_conf_un59_add, 
                Q0=>uDvi_U_conf_dat030A);
    uDvi_U_conf_SLICE_589I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"8000", 
                   LUT1_INITVAL=>X"0010", REG0_SD=>"VHI", CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_un1_cpu_data_o_m2_26, 
                B1=>uForth_un1_cpu_data_o_m2_28, 
                C1=>uForth_un1_cpu_data_o_m2_19, D1=>uDvi_U_conf_g0_29_sx_0, 
                DI1=>'X', DI0=>uDvi_U_conf_un65_add, A0=>uDvi_U_conf_g0_6, 
                B0=>uDvi_U_conf_g0_4, C0=>uDvi_U_conf_g0_5, 
                D0=>uDvi_U_conf_un63_add_0_a2_0_a2_0_1_0, M0=>'X', CE=>'X', 
                CLK=>Clk50, LSR=>'X', OFX1=>open, F1=>uDvi_U_conf_g0_4, 
                Q1=>open, OFX0=>open, F0=>uDvi_U_conf_un65_add, 
                Q0=>uDvi_U_conf_dat031C);
    uDvi_U_conf_SLICE_590I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"4000", 
                   LUT1_INITVAL=>X"CC00", REG0_SD=>"VHI", CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>uDvi_U_conf_un59_add_0_a2_0_a2_3_5_3_0, C1=>'X', 
                D1=>uDvi_U_conf_un59_add_0_a2_0_a2_3_5_3_1_RNI4FQ95, DI1=>'X', 
                DI0=>uDvi_U_conf_un71_add, 
                A0=>uDvi_U_conf_un71_add_0_a2_0_a2_1, B0=>uDvi_U_conf_N_112, 
                C0=>uDvi_U_conf_un71_add_0_a2_0_a2_0_0, 
                D0=>uForth_un1_cpu_data_o_m2_17, M0=>'X', CE=>'X', CLK=>Clk50, 
                LSR=>'X', OFX1=>open, F1=>uDvi_U_conf_N_112, Q1=>open, 
                OFX0=>open, F0=>uDvi_U_conf_un71_add, Q0=>uDvi_U_conf_dat032B);
    uDvi_U_conf_SLICE_591I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"8000", 
                   LUT1_INITVAL=>X"AA00", REG0_SD=>"VHI", CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_un1_cpu_data_o_m2_19, 
                B1=>'X', C1=>'X', D1=>uForth_un1_cpu_data_o_m2_25, DI1=>'X', 
                DI0=>uDvi_U_conf_un73_add, 
                A0=>uDvi_U_conf_un71_add_0_a2_0_a2_0_1, 
                B0=>uDvi_U_conf_un73_add_0_a2_2_a2_1, C0=>uDvi_U_conf_N_163, 
                D0=>uDvi_U_conf_un59_add_0_a2_0_a2_3_5, M0=>'X', CE=>'X', 
                CLK=>Clk50, LSR=>'X', OFX1=>open, F1=>uDvi_U_conf_N_163, 
                Q1=>open, OFX0=>open, F0=>uDvi_U_conf_un73_add, 
                Q0=>uDvi_U_conf_dat032D);
    SLICE_592I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"8000", 
                   LUT1_INITVAL=>X"0044", REG0_SD=>"VHI", CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>PpAdd_1, B1=>PpAdd_0, C1=>'X', 
                D1=>PpAdd_2, DI1=>'X', DI0=>un2_dviconfwe_0_a2, 
                A0=>uForth_cpu_m_write, B0=>uForth_N_448, C0=>uForth_N_583, 
                D0=>uForth_un2_i2ctrg_0_a2_0, M0=>'X', CE=>'X', CLK=>Clk50, 
                LSR=>'X', OFX1=>open, F1=>uForth_un2_i2ctrg_0_a2_0, Q1=>open, 
                OFX0=>open, F0=>un2_dviconfwe_0_a2, Q0=>uDvi_U_conf_wed);
    SLICE_593I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"8000", 
                   LUT1_INITVAL=>X"5000", REG0_SD=>"VHI", CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>PpAdd_4, B1=>'X', C1=>N_581, 
                D1=>uForth_un10_N_4, DI1=>'X', DI0=>un2_dviconfwe_fast, 
                A0=>uForth_cpu_m_write, B0=>uForth_N_583, C0=>uForth_N_448, 
                D0=>uForth_un2_i2ctrg_0_a2_0, M0=>'X', CE=>'X', CLK=>Clk50, 
                LSR=>'X', OFX1=>open, F1=>uForth_N_583, Q1=>open, OFX0=>open, 
                F0=>un2_dviconfwe_fast, Q0=>uDvi_U_conf_wed_fast);
    SLICE_594I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"8000", 
                   LUT1_INITVAL=>X"8000", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu_m_write, 
                B1=>uForth_N_583, C1=>uForth_N_448, 
                D1=>uForth_un2_i2ctrg_0_a2_0, DI1=>un2_dviconfwe_rep2, 
                DI0=>un2_dviconfwe_rep1, A0=>uForth_cpu_m_write, 
                B0=>uForth_N_583, C0=>uForth_N_448, 
                D0=>uForth_un2_i2ctrg_0_a2_0, M0=>'X', CE=>'X', CLK=>Clk50, 
                LSR=>'X', OFX1=>open, F1=>un2_dviconfwe_rep2, 
                Q1=>uDvi_U_conf_wed_rep2, OFX0=>open, F0=>un2_dviconfwe_rep1, 
                Q0=>uDvi_U_conf_wed_rep1);
    uDvi_U_gen_cnt_SLICE_595I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", LUT0_INITVAL=>X"FAFA", 
                   REG0_SD=>"VHI", CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>uDvi_U_gen_cnt_un1_cnth_cry_11_0_RNIV9QK, 
                A0=>uDvi_U_gen_cnt_un1_cnth_i, B0=>'X', 
                C0=>uDvi_U_gen_cnt_srst2, D0=>'X', M0=>'X', CE=>'X', 
                CLK=>PinTfpClkP_c, LSR=>uDvi_U_gen_cnt_cnth_0, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_gen_cnt_un1_cnth_cry_11_0_RNIV9QK, 
                Q0=>uDvi_U_gen_cnt_cnth_0);
    uDvi_U_gen_cnt_SLICE_596I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", LUT0_INITVAL=>X"FF22", 
                   REG0_SD=>"VHI", CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>uDvi_U_gen_cnt_un12_cnth_0_I_33_0_RNI1RAL, 
                A0=>uDvi_U_gen_cnt_un12_cnth, B0=>uDvi_U_gen_cnt_un16_cnth, 
                C0=>'X', D0=>uDvi_U_gen_cnt_srst2, M0=>'X', CE=>'X', 
                CLK=>PinTfpClkP_c, LSR=>uDvi_U_gen_cnt_cntv_3_0, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_gen_cnt_un12_cnth_0_I_33_0_RNI1RAL, 
                Q0=>uDvi_U_gen_cnt_cntv_0);
    uDvi_U_gen_cnt_SLICE_597I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE)
      port map (M1=>uDvi_U_gen_cnt_srst0, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>'X', D0=>'X', M0=>SRst, CE=>'X', CLK=>PinTfpClkP_c, 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>uDvi_U_gen_cnt_srst1, 
                OFX0=>open, F0=>open, Q0=>uDvi_U_gen_cnt_srst0);
    uDvi_U_gen_cnt_SLICE_598I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", CHECK_M0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>uDvi_U_gen_cnt_srst1, CE=>'X', CLK=>PinTfpClkP_c, 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, F0=>open, 
                Q0=>uDvi_U_gen_cnt_srst2);
    uDvi_U_gen_req_SLICE_599I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", CHECK_M0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>uDvi_form_vsz_0, CE=>'X', CLK=>PinTfpClkP_c, 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, F0=>open, 
                Q0=>uDvi_U_gen_req_bnd1_0);
    uDvi_SLICE_600I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   REG0_SD=>"VHI", CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>uDvi_form_vsz_i_1, A0=>uDvi_form_vsz_1, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>PinTfpClkP_c, 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uDvi_form_vsz_i_1, Q0=>uDvi_U_gen_req_bnd1_1);
    uDvi_U_gen_req_SLICE_601I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", CHECK_M0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>uDvi_form_vln_0, CE=>'X', CLK=>PinTfpClkP_c, 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, F0=>open, 
                Q0=>uDvi_U_gen_req_bnd2_0);
    uDvi_SLICE_602I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"0F0F", 
                   REG0_SD=>"VHI", CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>uDvi_form_vln_i_1, A0=>'X', B0=>'X', 
                C0=>uDvi_form_vln_1, D0=>'X', M0=>'X', CE=>'X', 
                CLK=>PinTfpClkP_c, LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>uDvi_form_vln_i_1, Q0=>uDvi_U_gen_req_bnd2_1);
    uDvi_SLICE_603I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"00FF", 
                   REG0_SD=>"VHI", CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>uDvi_form_vln_i_0, A0=>'X', B0=>'X', 
                C0=>'X', D0=>uDvi_form_vln_0, M0=>'X', CE=>'X', 
                CLK=>PinTfpClkP_c, LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>uDvi_form_vln_i_0, Q0=>uDvi_U_gen_req_bnd3_0);
    uDvi_U_gen_req_SLICE_604I: SLOGICB
      generic map (M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"CCC8", 
                   REG0_SD=>"VHI", CHECK_DI0=>TRUE, CHECK_M1=>TRUE)
      port map (M1=>uDvi_U_gen_req_hs, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>uDvi_U_gen_req_un30_bnd, 
                A0=>uDvi_U_gen_req_bnd_3, B0=>uDvi_U_gen_req_bnd_0, 
                C0=>uDvi_U_gen_req_bnd_2, D0=>uDvi_U_gen_req_bnd_1, M0=>'X', 
                CE=>'X', CLK=>PinTfpClkP_c, LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>uDvi_U_gen_req_hs0, OFX0=>open, 
                F0=>uDvi_U_gen_req_un30_bnd, Q0=>uDvi_U_gen_req_hs);
    uDvi_U_gen_req_SLICE_605I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", CHECK_M0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>uDvi_U_gen_req_vs, CE=>'X', CLK=>PinTfpClkP_c, 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, F0=>open, 
                Q0=>uDvi_U_gen_req_vs0);
    uDvi_U_gen_tim_SLICE_606I: SLOGICB
      generic map (M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"CC00", 
                   REG0_SD=>"VHI", CHECK_DI0=>TRUE, CHECK_M1=>TRUE)
      port map (M1=>uDvi_U_gen_tim_bound_sr_0, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>uDvi_U_gen_tim_un17_act_bound, A0=>'X', 
                B0=>uDvi_U_gen_tim_act_bound_0, C0=>'X', 
                D0=>uDvi_U_gen_tim_act_bound_1, M0=>'X', CE=>'X', 
                CLK=>PinTfpClkP_c, LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>uDvi_U_gen_tim_bound_sr_1, OFX0=>open, 
                F0=>uDvi_U_gen_tim_un17_act_bound, 
                Q0=>uDvi_U_gen_tim_bound_sr_0);
    uDvi_U_gen_tim_SLICE_607I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE)
      port map (M1=>uDvi_U_gen_tim_bound_sr_3, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>DviFifoRd, CE=>'X', 
                CLK=>PinTfpClkP_c, LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>uDvi_U_gen_tim_bound_sr_4, OFX0=>open, F0=>open, 
                Q0=>uDvi_U_gen_tim_bound_sr_3);
    uDvi_U_gen_cnt_SLICE_608I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"0F0F", 
                   REG0_SD=>"VHI", CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>uDvi_U_gen_cnt_cnth_i_0, A0=>'X', 
                B0=>'X', C0=>uDvi_U_gen_cnt_cnth_0, D0=>'X', M0=>'X', CE=>'X', 
                CLK=>PinTfpClkP_c, LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>uDvi_U_gen_cnt_cnth_i_0, Q0=>uDvi_cnt_h_0);
    uDvi_U_gen_cnt_SLICE_609I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   REG0_SD=>"VHI", CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>uDvi_U_gen_cnt_cntv_i_0, 
                A0=>uDvi_U_gen_cnt_cntv_0, B0=>'X', C0=>'X', D0=>'X', M0=>'X', 
                CE=>'X', CLK=>PinTfpClkP_c, LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>uDvi_U_gen_cnt_cntv_i_0, 
                Q0=>uDvi_cnt_v_0);
    uDvi_U_conf_SLICE_610I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"CFC0", 
                   LUT1_INITVAL=>X"FE0E", REG0_SD=>"VHI", CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_N_293_6, 
                B1=>uDvi_U_conf_form_hln_cnst_1_iv_2_0, 
                C1=>uDvi_U_conf_un116_wed_RNIDO5B5, D1=>un1_cpu_data_o_0, 
                DI1=>'X', DI0=>uDvi_U_conf_form_hlne_0_0, A0=>'X', 
                B0=>uDvi_U_conf_N_1456, C0=>uDvi_U_conf_un1_wed_31_i, 
                D0=>uDvi_form_hln_0, M0=>'X', CE=>'X', CLK=>Clk50, LSR=>'X', 
                OFX1=>open, F1=>uDvi_U_conf_N_1456, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_form_hlne_0_0, Q0=>uDvi_form_hln_0);
    uDvi_U_conf_SLICE_611I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"FE0E", 
                   LUT1_INITVAL=>X"F3E2", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_form_hln_cnst_2_2, 
                B1=>uDvi_U_conf_un116_wed_RNIDO5B5, C1=>un1_cpu_data_o_2, 
                D1=>uDvi_U_conf_form_hln_cnst_1_iv_0_2, 
                DI1=>uDvi_U_conf_form_hln_RNO_2, 
                DI0=>uDvi_U_conf_form_hln_RNO_1, 
                A0=>uDvi_U_conf_form_hln_cnst_1_iv_2_1, 
                B0=>uDvi_U_conf_form_hln_cnst_2_2, 
                C0=>uDvi_U_conf_un116_wed_RNIDO5B5, D0=>un1_cpu_data_o_1, 
                M0=>'X', CE=>uDvi_U_conf_un1_wed_31_i, CLK=>Clk50, LSR=>'X', 
                OFX1=>open, F1=>uDvi_U_conf_form_hln_RNO_2, 
                Q1=>uDvi_form_hln_2, OFX0=>open, 
                F0=>uDvi_U_conf_form_hln_RNO_1, Q0=>uDvi_form_hln_1);
    uDvi_U_conf_SLICE_612I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"FC0C", 
                   LUT1_INITVAL=>X"EE44", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_un1_wed_31_i, 
                B1=>uDvi_form_hln_4, C1=>'X', D1=>uDvi_U_conf_N_1523_i, 
                DI1=>uDvi_U_conf_form_hlne_0_4, DI0=>uDvi_U_conf_form_hlne_0_3, 
                A0=>'X', B0=>uDvi_form_hln_3, C0=>uDvi_U_conf_un1_wed_31_i, 
                D0=>uDvi_U_conf_form_hlne_RNO_3, M0=>'X', CE=>'X', CLK=>Clk50, 
                LSR=>'X', OFX1=>open, F1=>uDvi_U_conf_form_hlne_0_4, 
                Q1=>uDvi_form_hln_4, OFX0=>open, F0=>uDvi_U_conf_form_hlne_0_3, 
                Q0=>uDvi_form_hln_3);
    uDvi_U_conf_SLICE_613I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"F3C0", 
                   LUT1_INITVAL=>X"C0D1", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_N_293_6, 
                B1=>uDvi_U_conf_un116_wed_RNIDO5B5, C1=>un1_cpu_data_o_6, 
                D1=>uDvi_U_conf_form_hln_cnst_1_iv_4_6, 
                DI1=>uDvi_U_conf_N_1556_i, DI0=>uDvi_U_conf_N_1540, A0=>'X', 
                B0=>uDvi_U_conf_un116_wed_RNIDO5B5, C0=>un1_cpu_data_o_5, 
                D0=>uDvi_U_conf_form_hln_cnst_5, M0=>'X', 
                CE=>uDvi_U_conf_un1_wed_31_i, CLK=>Clk50, LSR=>'X', OFX1=>open, 
                F1=>uDvi_U_conf_N_1556_i, Q1=>uDvi_form_hln_6, OFX0=>open, 
                F0=>uDvi_U_conf_N_1540, Q0=>uDvi_form_hln_5);
    uDvi_U_conf_SLICE_614I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"AFA0", 
                   LUT1_INITVAL=>X"FE0E", REG0_SD=>"VHI", CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>uDvi_U_conf_form_hln_cnst_1_iv_3_7, 
                B1=>uDvi_U_conf_form_hln_cnst_1_iv_4_7, 
                C1=>uDvi_U_conf_un116_wed_RNIDO5B5, D1=>un1_cpu_data_o_7, 
                DI1=>'X', DI0=>uDvi_U_conf_form_hlne_0_7, 
                A0=>uDvi_U_conf_N_1573, B0=>'X', C0=>uDvi_U_conf_un1_wed_31_i, 
                D0=>uDvi_form_hln_7, M0=>'X', CE=>'X', CLK=>Clk50, LSR=>'X', 
                OFX1=>open, F1=>uDvi_U_conf_N_1573, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_form_hlne_0_7, Q0=>uDvi_form_hln_7);
    uDvi_U_conf_SLICE_615I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"CD01", 
                   LUT1_INITVAL=>X"CD01", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_form_hln_cnst_6_9, 
                B1=>uDvi_U_conf_un116_wed_RNIDO5B5, 
                C1=>uDvi_U_conf_form_hln_cnst_7_9, 
                D1=>uForth_un1_cpu_data_o_m2_9, DI1=>uDvi_U_conf_N_1605_i, 
                DI0=>uDvi_U_conf_N_1589_i, A0=>uDvi_U_conf_N_1820, 
                B0=>uDvi_U_conf_un116_wed_RNIDO5B5, 
                C0=>uDvi_U_conf_form_hln_cnst_1_iv_2_8, 
                D0=>uForth_un1_cpu_data_o_m2_8, M0=>'X', 
                CE=>uDvi_U_conf_un1_wed_31_i, CLK=>Clk50, LSR=>'X', OFX1=>open, 
                F1=>uDvi_U_conf_N_1605_i, Q1=>uDvi_form_hln_9, OFX0=>open, 
                F0=>uDvi_U_conf_N_1589_i, Q0=>uDvi_form_hln_8);
    uDvi_U_conf_SLICE_616I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"DD88", 
                   LUT1_INITVAL=>X"F101", REG0_SD=>"VHI", CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>uDvi_U_conf_form_hln_cnst_1_iv_2_10, 
                B1=>uDvi_U_conf_form_hln_cnst_5_11, 
                C1=>uDvi_U_conf_un116_wed_RNIDO5B5, 
                D1=>uForth_un1_cpu_data_o_m2_10, DI1=>'X', 
                DI0=>uDvi_U_conf_form_hlne_0_10, A0=>uDvi_U_conf_un1_wed_31_i, 
                B0=>uDvi_U_conf_N_1621_i, C0=>'X', D0=>uDvi_form_hln_10, 
                M0=>'X', CE=>'X', CLK=>Clk50, LSR=>'X', OFX1=>open, 
                F1=>uDvi_U_conf_N_1621_i, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_form_hlne_0_10, Q0=>uDvi_form_hln_10);
    uDvi_U_conf_SLICE_617I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"FE54", 
                   LUT1_INITVAL=>X"FFFE", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_un81_wed, 
                B1=>uDvi_U_conf_un87_wed, C1=>uDvi_U_conf_N_1820, 
                D1=>uDvi_U_conf_form_hln_cnst_1_iv_0_11, DI1=>'X', 
                DI0=>uDvi_U_conf_N_1638, A0=>uDvi_U_conf_un116_wed_RNIDO5B5, 
                B0=>uDvi_U_conf_form_hln_cnst_1_iv_2_11, 
                C0=>uDvi_U_conf_form_hln_cnst_5_11, 
                D0=>uForth_un1_cpu_data_o_m2_11, M0=>'X', 
                CE=>uDvi_U_conf_un1_wed_31_i, CLK=>Clk50, LSR=>'X', OFX1=>open, 
                F1=>uDvi_U_conf_form_hln_cnst_1_iv_2_11, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_N_1638, Q0=>uDvi_form_hln_11);
    uDvi_U_conf_SLICE_618I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"FE32", 
                   LUT1_INITVAL=>X"FC30", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>uDvi_U_conf_un116_wed_RNIDO5B5, 
                C1=>uDvi_U_conf_form_hse_cnst_1, D1=>un1_cpu_data_o_1, 
                DI1=>uDvi_U_conf_N_1275, DI0=>uDvi_U_conf_N_1258, 
                A0=>uDvi_U_conf_form_hse_cnst_3_3, 
                B0=>uDvi_U_conf_un116_wed_RNIDO5B5, 
                C0=>uDvi_U_conf_form_hse_cnst_1_iv_4_0, D0=>un1_cpu_data_o_0, 
                M0=>'X', CE=>uDvi_U_conf_un1_wed_28_i, CLK=>Clk50, LSR=>'X', 
                OFX1=>open, F1=>uDvi_U_conf_N_1275, Q1=>uDvi_form_hse_1, 
                OFX0=>open, F0=>uDvi_U_conf_N_1258, Q0=>uDvi_form_hse_0);
    uDvi_U_conf_SLICE_619I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"FC0C", 
                   LUT1_INITVAL=>X"FA0A", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_form_hse_3, B1=>'X', 
                C1=>uDvi_U_conf_un1_wed_28_i, D1=>uDvi_U_conf_N_1308_i, 
                DI1=>uDvi_U_conf_form_hsee_0_3, DI0=>uDvi_U_conf_form_hsee_0_2, 
                A0=>'X', B0=>uDvi_form_hse_2, C0=>uDvi_U_conf_un1_wed_28_i, 
                D0=>uDvi_U_conf_N_1292, M0=>'X', CE=>'X', CLK=>Clk50, LSR=>'X', 
                OFX1=>open, F1=>uDvi_U_conf_form_hsee_0_3, Q1=>uDvi_form_hse_3, 
                OFX0=>open, F0=>uDvi_U_conf_form_hsee_0_2, Q0=>uDvi_form_hse_2);
    uDvi_U_conf_SLICE_620I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"DD88", 
                   LUT1_INITVAL=>X"F0EE", REG0_SD=>"VHI", CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>uDvi_U_conf_form_hse_cnst_1_iv_3_5, 
                B1=>uDvi_U_conf_form_hse_cnst_1_iv_6_4, C1=>un1_cpu_data_o_4, 
                D1=>uDvi_U_conf_un116_wed_RNIDO5B5, DI1=>'X', 
                DI0=>uDvi_U_conf_form_hsee_0_4, A0=>uDvi_U_conf_un1_wed_28_i, 
                B0=>uDvi_U_conf_form_hsee_RNO_4, C0=>'X', D0=>uDvi_form_hse_4, 
                M0=>'X', CE=>'X', CLK=>Clk50, LSR=>'X', OFX1=>open, 
                F1=>uDvi_U_conf_form_hsee_RNO_4, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_form_hsee_0_4, Q0=>uDvi_form_hse_4);
    uDvi_U_conf_SLICE_621I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"D1D1", 
                   LUT1_INITVAL=>X"88BB", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>un1_cpu_data_o_6, 
                B1=>uDvi_U_conf_un116_wed_RNIDO5B5, C1=>'X', 
                D1=>uDvi_U_conf_N_293, DI1=>uDvi_U_conf_N_1357_i, 
                DI0=>uDvi_U_conf_N_1341_i, 
                A0=>uDvi_U_conf_form_hse_cnst_1_iv_5, 
                B0=>uDvi_U_conf_un116_wed_RNIDO5B5, C0=>un1_cpu_data_o_5, 
                D0=>'X', M0=>'X', CE=>uDvi_U_conf_un1_wed_28_i, CLK=>Clk50, 
                LSR=>'X', OFX1=>open, F1=>uDvi_U_conf_N_1357_i, 
                Q1=>uDvi_form_hse_6, OFX0=>open, F0=>uDvi_U_conf_N_1341_i, 
                Q0=>uDvi_form_hse_5);
    uDvi_U_conf_SLICE_622I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"FA0A", 
                   LUT1_INITVAL=>X"C0D1", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_form_hse_cnst_4_8, 
                B1=>uDvi_U_conf_un116_wed_RNIDO5B5, 
                C1=>uForth_un1_cpu_data_o_m2_8, 
                D1=>uDvi_U_conf_form_hse_cnst_5_8, DI1=>uDvi_U_conf_N_1390_i, 
                DI0=>uDvi_U_conf_N_1374, A0=>uDvi_U_conf_form_hse_cnst_7, 
                B0=>'X', C0=>uDvi_U_conf_un116_wed_RNIDO5B5, 
                D0=>un1_cpu_data_o_7, M0=>'X', CE=>uDvi_U_conf_un1_wed_28_i, 
                CLK=>Clk50, LSR=>'X', OFX1=>open, F1=>uDvi_U_conf_N_1390_i, 
                Q1=>uDvi_form_hse_8, OFX0=>open, F0=>uDvi_U_conf_N_1374, 
                Q0=>uDvi_form_hse_7);
    uDvi_U_conf_SLICE_623I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"ACAC", 
                   LUT1_INITVAL=>X"F101", REG0_SD=>"VHI", CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_N_299_9, 
                B1=>uDvi_U_conf_form_hse_cnst_4_9, 
                C1=>uDvi_U_conf_un116_wed_RNIDO5B5, 
                D1=>uForth_un1_cpu_data_o_m2_9, DI1=>'X', 
                DI0=>uDvi_U_conf_form_hsee_0_9, A0=>uDvi_U_conf_N_1406_i, 
                B0=>uDvi_form_hse_9, C0=>uDvi_U_conf_un1_wed_28_i, D0=>'X', 
                M0=>'X', CE=>'X', CLK=>Clk50, LSR=>'X', OFX1=>open, 
                F1=>uDvi_U_conf_N_1406_i, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_form_hsee_0_9, Q0=>uDvi_form_hse_9);
    uDvi_U_conf_SLICE_624I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"F303", 
                   REG0_SD=>"VHI", CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>uDvi_U_conf_N_1422_i, A0=>'X', 
                B0=>uDvi_U_conf_form_hse_cnst_11, 
                C0=>uDvi_U_conf_un116_wed_RNIDO5B5, 
                D0=>uForth_un1_cpu_data_o_m2_10, M0=>'X', 
                CE=>uDvi_U_conf_un1_wed_28_i, CLK=>Clk50, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>uDvi_U_conf_N_1422_i, 
                Q0=>uDvi_form_hse_10);
    uDvi_U_conf_SLICE_625I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"EE22", 
                   LUT1_INITVAL=>X"0010", REG0_SD=>"VHI", CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_un207_wed, 
                B1=>uDvi_U_conf_un213_wed, C1=>uDvi_U_conf_dat0011_RNILH4GA, 
                D1=>uDvi_U_conf_un201_wed_RNID099E, DI1=>'X', 
                DI0=>uDvi_U_conf_form_hsee_0_11, A0=>uDvi_form_hse_11, 
                B0=>uDvi_U_conf_un1_wed_28_i, C0=>'X', D0=>uDvi_U_conf_N_1439, 
                M0=>'X', CE=>'X', CLK=>Clk50, LSR=>'X', OFX1=>open, 
                F1=>uDvi_U_conf_un1_wed_28_i, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_form_hsee_0_11, Q0=>uDvi_form_hse_11);
    uDvi_U_conf_SLICE_626I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"CFC0", 
                   LUT1_INITVAL=>X"FE0E", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_N_237, 
                B1=>uDvi_U_conf_N_236, C1=>uDvi_U_conf_un116_wed_RNIDO5B5, 
                D1=>un1_cpu_data_o_1, DI1=>uDvi_U_conf_form_hss_RNO_1, 
                DI0=>uDvi_U_conf_N_1059, A0=>'X', B0=>un1_cpu_data_o_0, 
                C0=>uDvi_U_conf_un116_wed_RNIDO5B5, 
                D0=>uDvi_U_conf_form_hss_cnst_0, M0=>'X', 
                CE=>uDvi_U_conf_un1_wed_29_i, CLK=>Clk50, LSR=>'X', OFX1=>open, 
                F1=>uDvi_U_conf_form_hss_RNO_1, Q1=>uDvi_form_hss_1, 
                OFX0=>open, F0=>uDvi_U_conf_N_1059, Q0=>uDvi_form_hss_0);
    uDvi_U_conf_SLICE_627I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"CFC0", 
                   LUT1_INITVAL=>X"F101", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>uDvi_U_conf_form_hss_cnst_i_0_0_3, B1=>uDvi_U_conf_N_239, 
                C1=>uDvi_U_conf_un116_wed_RNIDO5B5, D1=>un1_cpu_data_o_3, 
                DI1=>uDvi_U_conf_N_1109_i, DI0=>uDvi_U_conf_form_hss_RNO_2, 
                A0=>'X', B0=>un1_cpu_data_o_2, 
                C0=>uDvi_U_conf_un116_wed_RNIDO5B5, 
                D0=>uDvi_U_conf_form_hss_cnst_2, M0=>'X', 
                CE=>uDvi_U_conf_un1_wed_29_i, CLK=>Clk50, LSR=>'X', OFX1=>open, 
                F1=>uDvi_U_conf_N_1109_i, Q1=>uDvi_form_hss_3, OFX0=>open, 
                F0=>uDvi_U_conf_form_hss_RNO_2, Q0=>uDvi_form_hss_2);
    uDvi_U_conf_SLICE_628I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"DD88", 
                   LUT1_INITVAL=>X"F303", REG0_SD=>"VHI", CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>uDvi_U_conf_N_166, 
                C1=>uDvi_U_conf_un116_wed_RNIDO5B5, D1=>un1_cpu_data_o_4, 
                DI1=>'X', DI0=>uDvi_U_conf_form_hsse_0_4, 
                A0=>uDvi_U_conf_un1_wed_29_i, B0=>uDvi_U_conf_N_1125_i, 
                C0=>'X', D0=>uDvi_form_hss_4, M0=>'X', CE=>'X', CLK=>Clk50, 
                LSR=>'X', OFX1=>open, F1=>uDvi_U_conf_N_1125_i, Q1=>open, 
                OFX0=>open, F0=>uDvi_U_conf_form_hsse_0_4, Q0=>uDvi_form_hss_4);
    uDvi_U_conf_SLICE_629I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"C0C5", 
                   LUT1_INITVAL=>X"B1A0", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>uDvi_U_conf_un116_wed_RNIDO5B5, B1=>uDvi_U_conf_un8_wed, 
                C1=>un1_cpu_data_o_6, D1=>uDvi_U_conf_form_hss_cnst_tz_6, 
                DI1=>uDvi_U_conf_N_1158, DI0=>uDvi_U_conf_N_1141_i, 
                A0=>uDvi_U_conf_form_hss_cnst_i_0_5, B0=>un1_cpu_data_o_5, 
                C0=>uDvi_U_conf_un116_wed_RNIDO5B5, D0=>uDvi_U_conf_N_248, 
                M0=>'X', CE=>uDvi_U_conf_un1_wed_29_i, CLK=>Clk50, LSR=>'X', 
                OFX1=>open, F1=>uDvi_U_conf_N_1158, Q1=>uDvi_form_hss_6, 
                OFX0=>open, F0=>uDvi_U_conf_N_1141_i, Q0=>uDvi_form_hss_5);
    uDvi_U_conf_SLICE_630I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"CCAA", 
                   LUT1_INITVAL=>X"A0A3", REG0_SD=>"VHI", CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>un1_cpu_data_o_7, 
                B1=>uDvi_U_conf_form_hss_cnst_i_0_7, 
                C1=>uDvi_U_conf_un116_wed_RNIDO5B5, D1=>uDvi_U_conf_un8_wed, 
                DI1=>'X', DI0=>uDvi_U_conf_form_hsse_0_7, A0=>uDvi_form_hss_7, 
                B0=>uDvi_U_conf_N_1174_i, C0=>'X', 
                D0=>uDvi_U_conf_un1_wed_29_i, M0=>'X', CE=>'X', CLK=>Clk50, 
                LSR=>'X', OFX1=>open, F1=>uDvi_U_conf_N_1174_i, Q1=>open, 
                OFX0=>open, F0=>uDvi_U_conf_form_hsse_0_7, Q0=>uDvi_form_hss_7);
    uDvi_U_conf_SLICE_631I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"F3E2", 
                   LUT1_INITVAL=>X"4400", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_N_181, 
                B1=>uDvi_U_conf_N_191, C1=>'X', D1=>uDvi_U_conf_N_263, 
                DI1=>'X', DI0=>uDvi_U_conf_form_hss_RNO_8, 
                A0=>uDvi_U_conf_N_256, B0=>uDvi_U_conf_un116_wed_RNIDO5B5, 
                C0=>uForth_un1_cpu_data_o_m2_8, 
                D0=>uDvi_U_conf_form_hss_cnst_0_0_8, M0=>'X', 
                CE=>uDvi_U_conf_un1_wed_29_i, CLK=>Clk50, LSR=>'X', OFX1=>open, 
                F1=>uDvi_U_conf_N_256, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_form_hss_RNO_8, Q0=>uDvi_form_hss_8);
    uDvi_U_conf_SLICE_632I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"DD88", 
                   LUT1_INITVAL=>X"EE44", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_un1_wed_29_i, 
                B1=>uDvi_form_hss_10, C1=>'X', D1=>uDvi_U_conf_N_1224_i, 
                DI1=>uDvi_U_conf_form_hsse_0_10, 
                DI0=>uDvi_U_conf_form_hsse_0_9, A0=>uDvi_U_conf_un1_wed_29_i, 
                B0=>uDvi_U_conf_form_hsse_RNO_9, C0=>'X', D0=>uDvi_form_hss_9, 
                M0=>'X', CE=>'X', CLK=>Clk50, LSR=>'X', OFX1=>open, 
                F1=>uDvi_U_conf_form_hsse_0_10, Q1=>uDvi_form_hss_10, 
                OFX0=>open, F0=>uDvi_U_conf_form_hsse_0_9, Q0=>uDvi_form_hss_9);
    uDvi_U_conf_SLICE_633I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"DD88", 
                   LUT1_INITVAL=>X"FC0C", REG0_SD=>"VHI", CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>uDvi_U_conf_form_hss_cnst_11, 
                C1=>uDvi_U_conf_un116_wed_RNIDO5B5, 
                D1=>uForth_un1_cpu_data_o_m2_11, DI1=>'X', 
                DI0=>uDvi_U_conf_form_hsse_0_11, A0=>uDvi_U_conf_un1_wed_29_i, 
                B0=>uDvi_U_conf_N_1241, C0=>'X', D0=>uDvi_form_hss_11, M0=>'X', 
                CE=>'X', CLK=>Clk50, LSR=>'X', OFX1=>open, 
                F1=>uDvi_U_conf_N_1241, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_form_hsse_0_11, Q0=>uDvi_form_hss_11);
    uDvi_U_conf_SLICE_634I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"F000", 
                   REG0_SD=>"VHI", CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>uDvi_U_conf_un116_wed_RNITNLC5, 
                A0=>'X', B0=>'X', C0=>uDvi_U_conf_un116_wed_RNIDO5B5, 
                D0=>un1_cpu_data_o_0, M0=>'X', CE=>uDvi_U_conf_un1_wed_30_i, 
                CLK=>Clk50, LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>uDvi_U_conf_un116_wed_RNITNLC5, 
                Q0=>uDvi_form_hsz_0);
    uDvi_U_conf_SLICE_635I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"AFA0", 
                   LUT1_INITVAL=>X"D580", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_un1_wed_30_i, 
                B1=>uDvi_U_conf_un116_wed_RNIDO5B5, C1=>un1_cpu_data_o_2, 
                D1=>uDvi_form_hsz_2, DI1=>uDvi_U_conf_form_hsze_0_2, 
                DI0=>uDvi_U_conf_form_hsze_0_1, A0=>uDvi_U_conf_N_902, B0=>'X', 
                C0=>uDvi_U_conf_un1_wed_30_i, D0=>uDvi_form_hsz_1, M0=>'X', 
                CE=>'X', CLK=>Clk50, LSR=>'X', OFX1=>open, 
                F1=>uDvi_U_conf_form_hsze_0_2, Q1=>uDvi_form_hsz_2, OFX0=>open, 
                F0=>uDvi_U_conf_form_hsze_0_1, Q0=>uDvi_form_hsz_1);
    uDvi_U_conf_SLICE_636I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"DD11", 
                   REG0_SD=>"VHI", CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>uDvi_U_conf_N_929_i, 
                A0=>uDvi_U_conf_N_141, B0=>uDvi_U_conf_un116_wed_RNIDO5B5, 
                C0=>'X', D0=>un1_cpu_data_o_3, M0=>'X', 
                CE=>uDvi_U_conf_un1_wed_30_i, CLK=>Clk50, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>uDvi_U_conf_N_929_i, 
                Q0=>uDvi_form_hsz_3);
    uDvi_U_conf_SLICE_637I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"DD88", 
                   LUT1_INITVAL=>X"FD31", REG0_SD=>"VHI", CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>uDvi_U_conf_form_vse_cnst_i_a2_3_1, 
                B1=>uDvi_U_conf_un116_wed_RNIDO5B5, C1=>uDvi_U_conf_un75_wed, 
                D1=>un1_cpu_data_o_4, DI1=>'X', DI0=>uDvi_U_conf_form_hsze_0_4, 
                A0=>uDvi_U_conf_un1_wed_30_i, B0=>uDvi_U_conf_N_945_i, C0=>'X', 
                D0=>uDvi_form_hsz_4, M0=>'X', CE=>'X', CLK=>Clk50, LSR=>'X', 
                OFX1=>open, F1=>uDvi_U_conf_N_945_i, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_form_hsze_0_4, Q0=>uDvi_form_hsz_4);
    uDvi_U_conf_SLICE_638I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"E4F5", 
                   LUT1_INITVAL=>X"D8DD", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>uDvi_U_conf_un116_wed_RNIDO5B5, B1=>un1_cpu_data_o_6, 
                C1=>uDvi_U_conf_N_1819, D1=>uDvi_U_conf_form_hsz_cnst_i_a2_1_6, 
                DI1=>uDvi_U_conf_N_977_i, DI0=>uDvi_U_conf_N_961_i, 
                A0=>uDvi_U_conf_un116_wed_RNIDO5B5, B0=>uDvi_U_conf_un129_wed, 
                C0=>un1_cpu_data_o_5, D0=>uDvi_U_conf_N_134_1, M0=>'X', 
                CE=>uDvi_U_conf_un1_wed_30_i, CLK=>Clk50, LSR=>'X', OFX1=>open, 
                F1=>uDvi_U_conf_N_977_i, Q1=>uDvi_form_hsz_6, OFX0=>open, 
                F0=>uDvi_U_conf_N_961_i, Q0=>uDvi_form_hsz_5);
    uDvi_U_conf_SLICE_639I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"B1B1", 
                   LUT1_INITVAL=>X"BF15", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>uDvi_U_conf_un116_wed_RNIDO5B5, 
                B1=>uDvi_U_conf_form_hsz_cnst_i_a2_1_8, 
                C1=>uDvi_U_conf_N_134_1, D1=>uForth_un1_cpu_data_o_m2_8, 
                DI1=>uDvi_U_conf_N_1009_i, DI0=>uDvi_U_conf_N_993_i, 
                A0=>uDvi_U_conf_un116_wed_RNIDO5B5, B0=>uDvi_U_conf_N_136, 
                C0=>un1_cpu_data_o_7, D0=>'X', M0=>'X', 
                CE=>uDvi_U_conf_un1_wed_30_i, CLK=>Clk50, LSR=>'X', OFX1=>open, 
                F1=>uDvi_U_conf_N_1009_i, Q1=>uDvi_form_hsz_8, OFX0=>open, 
                F0=>uDvi_U_conf_N_993_i, Q0=>uDvi_form_hsz_7);
    uDvi_U_conf_SLICE_640I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"EE44", 
                   LUT1_INITVAL=>X"EE44", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_un1_wed_30_i, 
                B1=>uDvi_form_hsz_10, C1=>'X', D1=>uDvi_U_conf_N_1042, 
                DI1=>uDvi_U_conf_form_hsze_0_10, 
                DI0=>uDvi_U_conf_form_hsze_0_9, A0=>uDvi_U_conf_un1_wed_30_i, 
                B0=>uDvi_form_hsz_9, C0=>'X', D0=>uDvi_U_conf_N_1025_i, 
                M0=>'X', CE=>'X', CLK=>Clk50, LSR=>'X', OFX1=>open, 
                F1=>uDvi_U_conf_form_hsze_0_10, Q1=>uDvi_form_hsz_10, 
                OFX0=>open, F0=>uDvi_U_conf_form_hsze_0_9, Q0=>uDvi_form_hsz_9);
    uDvi_U_conf_SLICE_641I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"AA00", 
                   LUT1_INITVAL=>X"F3F2", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_un147_wed_0, 
                B1=>uDvi_U_conf_un134_wed, C1=>uDvi_U_conf_un165_wed, 
                D1=>uDvi_U_conf_un153_wed_0, DI1=>'X', 
                DI0=>uDvi_U_conf_form_vln_15_11, 
                A0=>uDvi_U_conf_un116_wed_RNIDO5B5, B0=>'X', C0=>'X', 
                D0=>uForth_un1_cpu_data_o_m2_11, M0=>'X', 
                CE=>uDvi_U_conf_un1_wed_30_i, CLK=>Clk50, LSR=>'X', OFX1=>open, 
                F1=>uDvi_U_conf_form_hse_cnst_1_iv_3_5, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_form_vln_15_11, Q0=>uDvi_form_hsz_11);
    uDvi_U_conf_SLICE_642I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", REG1_REGSET=>"SET", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"FF55", LUT1_INITVAL=>X"FD5D", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>uDvi_U_conf_un116_wed_RNIDO5B5, 
                B1=>uForth_un1_cpu_data_o_m1_1, C1=>uForth_cpu_m_write, 
                D1=>uForth_cpu_data_o_1, DI1=>uDvi_U_conf_form_pol_3_1, 
                DI0=>uDvi_U_conf_form_pol_3_0, 
                A0=>uDvi_U_conf_un116_wed_RNIDO5B5, B0=>'X', C0=>'X', 
                D0=>un1_cpu_data_o_0, M0=>'X', CE=>uDvi_U_conf_un1_wed_27_i, 
                CLK=>Clk50, LSR=>uSeq_lSRst_iso, OFX1=>open, 
                F1=>uDvi_U_conf_form_pol_3_1, Q1=>uDvi_form_pol_1, OFX0=>open, 
                F0=>uDvi_U_conf_form_pol_3_0, Q0=>uDvi_form_pol_0);
    uDvi_U_conf_SLICE_643I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5D08", 
                   LUT1_INITVAL=>X"D850", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_N_1800, 
                B1=>uDvi_U_conf_form_vln_15_9_1664_a3_1, C1=>un1_cpu_data_o_1, 
                D1=>uDvi_U_conf_N_1655_3, DI1=>uDvi_U_conf_form_vln_RNO_1, 
                DI0=>uDvi_U_conf_form_vln_RNO_0, A0=>uDvi_U_conf_N_1800, 
                B0=>uDvi_U_conf_form_vln_15_10_1641_1, 
                C0=>uDvi_U_conf_un1_wed_13, D0=>un1_cpu_data_o_0, M0=>'X', 
                CE=>uDvi_U_conf_dat0010_RNIRAR16, CLK=>Clk50, LSR=>'X', 
                OFX1=>open, F1=>uDvi_U_conf_form_vln_RNO_1, 
                Q1=>uDvi_form_vln_1, OFX0=>open, 
                F0=>uDvi_U_conf_form_vln_RNO_0, Q0=>uDvi_form_vln_0);
    uDvi_U_conf_SLICE_644I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"7340", 
                   LUT1_INITVAL=>X"22F2", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>uDvi_U_conf_form_vln_15_7_1706_a3_1, 
                B1=>uDvi_U_conf_un1_wed_13, C1=>un1_cpu_data_o_3, 
                D1=>uDvi_U_conf_N_1800, DI1=>uDvi_U_conf_form_vln_RNO_3, 
                DI0=>uDvi_U_conf_N_1672, A0=>uDvi_U_conf_un69_wed, 
                B0=>uDvi_U_conf_N_1800, 
                C0=>uDvi_U_conf_form_vln_15_8_1686_a3_2, D0=>un1_cpu_data_o_2, 
                M0=>'X', CE=>uDvi_U_conf_dat0010_RNIRAR16, CLK=>Clk50, 
                LSR=>'X', OFX1=>open, F1=>uDvi_U_conf_form_vln_RNO_3, 
                Q1=>uDvi_form_vln_3, OFX0=>open, F0=>uDvi_U_conf_N_1672, 
                Q0=>uDvi_form_vln_2);
    uDvi_U_conf_SLICE_645I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"CF8A", 
                   LUT1_INITVAL=>X"7250", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_N_1800, 
                B1=>uDvi_U_conf_un1_wed_3, C1=>un1_cpu_data_o_5, 
                D1=>uDvi_U_conf_form_vln_15_5_1746_a3_1, 
                DI1=>uDvi_U_conf_form_vln_RNO_5, DI0=>uDvi_U_conf_N_1711_i, 
                A0=>uDvi_U_conf_N_1800, B0=>uDvi_U_conf_un1_wed_20, 
                C0=>uDvi_U_conf_form_vln_15_6_1725_i_a3_3, 
                D0=>un1_cpu_data_o_4, M0=>'X', 
                CE=>uDvi_U_conf_dat0010_RNIRAR16, CLK=>Clk50, LSR=>'X', 
                OFX1=>open, F1=>uDvi_U_conf_form_vln_RNO_5, 
                Q1=>uDvi_form_vln_5, OFX0=>open, F0=>uDvi_U_conf_N_1711_i, 
                Q0=>uDvi_form_vln_4);
    uDvi_U_conf_SLICE_646I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"7272", 
                   LUT1_INITVAL=>X"72FA", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_N_1800, 
                B1=>uDvi_U_conf_form_vln_15_3_1785_i_a3_0, 
                C1=>un1_cpu_data_o_7, D1=>uDvi_U_conf_N_1698_1, 
                DI1=>uDvi_U_conf_N_1754_i, DI0=>uDvi_U_conf_N_1739_i, 
                A0=>uDvi_U_conf_N_1800, 
                B0=>uDvi_U_conf_form_vln_15_4_1765_i_a3_1, 
                C0=>un1_cpu_data_o_6, D0=>'X', M0=>'X', 
                CE=>uDvi_U_conf_dat0010_RNIRAR16, CLK=>Clk50, LSR=>'X', 
                OFX1=>open, F1=>uDvi_U_conf_N_1754_i, Q1=>uDvi_form_vln_7, 
                OFX0=>open, F0=>uDvi_U_conf_N_1739_i, Q0=>uDvi_form_vln_6);
    uDvi_U_conf_SLICE_647I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"3074", 
                   LUT1_INITVAL=>X"3704", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>uDvi_U_conf_form_vln_cnst_1_iv_3_8, B1=>uDvi_U_conf_N_1800, 
                C1=>uDvi_U_conf_form_vln_cnst_1_iv_4_9, 
                D1=>uForth_un1_cpu_data_o_m2_9, 
                DI1=>uDvi_U_conf_form_vln_RNO_9, 
                DI0=>uDvi_U_conf_form_vln_RNO_8, 
                A0=>uDvi_U_conf_form_vln_cnst_1_iv_3_8, B0=>uDvi_U_conf_N_1800, 
                C0=>uForth_un1_cpu_data_o_m2_8, 
                D0=>uDvi_U_conf_form_vln_cnst_1_iv_4_8, M0=>'X', 
                CE=>uDvi_U_conf_dat0010_RNIRAR16, CLK=>Clk50, LSR=>'X', 
                OFX1=>open, F1=>uDvi_U_conf_form_vln_RNO_9, 
                Q1=>uDvi_form_vln_9, OFX0=>open, 
                F0=>uDvi_U_conf_form_vln_RNO_8, Q0=>uDvi_form_vln_8);
    uDvi_U_conf_SLICE_648I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"FCB8", 
                   LUT1_INITVAL=>X"0100", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_N_203, 
                B1=>uDvi_U_conf_dat032D, C1=>uDvi_U_conf_un152_wed, 
                D1=>uForth_un1_cpu_data_o_m2_11, DI1=>uDvi_U_conf_N_1809, 
                DI0=>uDvi_U_conf_N_1799_i, A0=>uDvi_U_conf_un1_wed_13, 
                B0=>uDvi_U_conf_N_1800, C0=>uForth_un1_cpu_data_o_m2_10, 
                D0=>uDvi_U_conf_form_vln_cnst_3_10, M0=>'X', 
                CE=>uDvi_U_conf_dat0010_RNIRAR16, CLK=>Clk50, LSR=>'X', 
                OFX1=>open, F1=>uDvi_U_conf_N_1809, Q1=>uDvi_form_vln_11, 
                OFX0=>open, F0=>uDvi_U_conf_N_1799_i, Q0=>uDvi_form_vln_10);
    uDvi_U_conf_SLICE_649I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", CHECK_M0=>TRUE, 
                   CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>uDvi_U_conf_un116_wed_RNITNLC5, 
                CE=>uDvi_U_conf_un1_wed_32_i, CLK=>Clk50, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>open, Q0=>uDvi_form_vse_0);
    uDvi_U_conf_SLICE_650I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"FD31", 
                   LUT1_INITVAL=>X"FC30", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>uDvi_U_conf_un116_wed_RNIDO5B5, 
                C1=>uDvi_U_conf_form_vse_cnst_2, D1=>un1_cpu_data_o_2, 
                DI1=>uDvi_U_conf_N_794, DI0=>uDvi_U_conf_N_652_i, 
                A0=>uDvi_U_conf_form_vse_cnst_i_a2_3_1, 
                B0=>uDvi_U_conf_un116_wed_RNIDO5B5, C0=>uDvi_U_conf_un75_wed, 
                D0=>un1_cpu_data_o_1, M0=>'X', CE=>uDvi_U_conf_un1_wed_32_i, 
                CLK=>Clk50, LSR=>'X', OFX1=>open, F1=>uDvi_U_conf_N_794, 
                Q1=>uDvi_form_vse_2, OFX0=>open, F0=>uDvi_U_conf_N_652_i, 
                Q0=>uDvi_form_vse_1);
    uDvi_U_conf_SLICE_651I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"DF13", 
                   LUT1_INITVAL=>X"CF03", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>uDvi_U_conf_un116_wed_RNIDO5B5, C1=>uDvi_U_conf_N_100, 
                D1=>un1_cpu_data_o_4, DI1=>uDvi_U_conf_N_700_i, 
                DI0=>uDvi_U_conf_N_810_i, A0=>uDvi_U_conf_form_vse_cnst_2, 
                B0=>uDvi_U_conf_un116_wed_RNIDO5B5, C0=>uDvi_U_conf_N_100, 
                D0=>un1_cpu_data_o_3, M0=>'X', CE=>uDvi_U_conf_un1_wed_32_i, 
                CLK=>Clk50, LSR=>'X', OFX1=>open, F1=>uDvi_U_conf_N_700_i, 
                Q1=>uDvi_form_vse_4, OFX0=>open, F0=>uDvi_U_conf_N_810_i, 
                Q0=>uDvi_form_vse_3);
    uDvi_U_conf_SLICE_652I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"D1D1", 
                   LUT1_INITVAL=>X"D1D1", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_N_89, 
                B1=>uDvi_U_conf_un116_wed_RNIDO5B5, C1=>un1_cpu_data_o_6, 
                D1=>'X', DI1=>uDvi_U_conf_N_732_i, DI0=>uDvi_U_conf_N_716_i, 
                A0=>uDvi_U_conf_N_88, B0=>uDvi_U_conf_un116_wed_RNIDO5B5, 
                C0=>un1_cpu_data_o_5, D0=>'X', M0=>'X', 
                CE=>uDvi_U_conf_un1_wed_32_i, CLK=>Clk50, LSR=>'X', OFX1=>open, 
                F1=>uDvi_U_conf_N_732_i, Q1=>uDvi_form_vse_6, OFX0=>open, 
                F0=>uDvi_U_conf_N_716_i, Q0=>uDvi_form_vse_5);
    uDvi_U_conf_SLICE_653I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"FB0B", 
                   LUT1_INITVAL=>X"F101", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>uDvi_U_conf_form_vln_cnst_1_iv_3_8, 
                B1=>uDvi_U_conf_form_vln_cnst_1_iv_4_8, 
                C1=>uDvi_U_conf_un116_wed_RNIDO5B5, 
                D1=>uForth_un1_cpu_data_o_m2_8, 
                DI1=>uDvi_U_conf_form_vln_15_8_rep1, DI0=>uDvi_U_conf_N_748_i, 
                A0=>uDvi_U_conf_un123_wed, B0=>uDvi_U_conf_form_vse_cnst_2, 
                C0=>uDvi_U_conf_un116_wed_RNIDO5B5, D0=>un1_cpu_data_o_7, 
                M0=>'X', CE=>uDvi_U_conf_un1_wed_32_i, CLK=>Clk50, LSR=>'X', 
                OFX1=>open, F1=>uDvi_U_conf_form_vln_15_8_rep1, 
                Q1=>uDvi_form_vse_8, OFX0=>open, F0=>uDvi_U_conf_N_748_i, 
                Q0=>uDvi_form_vse_7);
    uDvi_U_conf_SLICE_654I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"AB01", 
                   LUT1_INITVAL=>X"FE54", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>uDvi_U_conf_un116_wed_RNIDO5B5, B1=>uDvi_U_conf_un1_wed_13, 
                C1=>uDvi_U_conf_form_vln_cnst_3_10, 
                D1=>uForth_un1_cpu_data_o_m2_10, 
                DI1=>uDvi_U_conf_form_vln_15_10, 
                DI0=>uDvi_U_conf_form_vln_15_9, 
                A0=>uDvi_U_conf_un116_wed_RNIDO5B5, 
                B0=>uDvi_U_conf_form_vln_cnst_1_iv_3_8, 
                C0=>uDvi_U_conf_form_vln_cnst_1_iv_4_9, 
                D0=>uForth_un1_cpu_data_o_m2_9, M0=>'X', 
                CE=>uDvi_U_conf_un1_wed_32_i, CLK=>Clk50, LSR=>'X', OFX1=>open, 
                F1=>uDvi_U_conf_form_vln_15_10, Q1=>uDvi_form_vse_10, 
                OFX0=>open, F0=>uDvi_U_conf_form_vln_15_9, Q0=>uDvi_form_vse_9);
    uDvi_U_conf_SLICE_655I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", CHECK_M0=>TRUE, 
                   CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>uDvi_U_conf_form_vln_15_11, 
                CE=>uDvi_U_conf_un1_wed_32_i, CLK=>Clk50, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>open, Q0=>uDvi_form_vse_11);
    uDvi_U_conf_SLICE_656I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uDvi_U_conf_N_652_i, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>'X', D0=>'X', M0=>uDvi_U_conf_form_pol_3_0, 
                CE=>uDvi_U_conf_un1_wed_33_i, CLK=>Clk50, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uDvi_form_vss_1, OFX0=>open, F0=>open, 
                Q0=>uDvi_form_vss_0);
    uDvi_U_conf_SLICE_657I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"F303", 
                   LUT1_INITVAL=>X"F055", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_N_100, B1=>'X', 
                C1=>un1_cpu_data_o_3, D1=>uDvi_U_conf_un116_wed_RNIDO5B5, 
                DI1=>uDvi_U_conf_N_684_i, DI0=>uDvi_U_conf_N_668_i, A0=>'X', 
                B0=>uDvi_U_conf_form_vse_cnst_2, 
                C0=>uDvi_U_conf_un116_wed_RNIDO5B5, D0=>un1_cpu_data_o_2, 
                M0=>'X', CE=>uDvi_U_conf_un1_wed_33_i, CLK=>Clk50, LSR=>'X', 
                OFX1=>open, F1=>uDvi_U_conf_N_684_i, Q1=>uDvi_form_vss_3, 
                OFX0=>open, F0=>uDvi_U_conf_N_668_i, Q0=>uDvi_form_vss_2);
    uDvi_U_conf_SLICE_658I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uDvi_U_conf_N_716_i, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>'X', D0=>'X', M0=>uDvi_U_conf_N_700_i, 
                CE=>uDvi_U_conf_un1_wed_33_i, CLK=>Clk50, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uDvi_form_vss_5, OFX0=>open, F0=>open, 
                Q0=>uDvi_form_vss_4);
    uDvi_U_conf_SLICE_659I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uDvi_U_conf_N_748_i, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>'X', D0=>'X', M0=>uDvi_U_conf_N_732_i, 
                CE=>uDvi_U_conf_un1_wed_33_i, CLK=>Clk50, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uDvi_form_vss_7, OFX0=>open, F0=>open, 
                Q0=>uDvi_form_vss_6);
    uDvi_U_conf_SLICE_660I: SLOGICB
      generic map (M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"AB01", 
                   LUT1_INITVAL=>X"EEFE", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_M1=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uDvi_U_conf_form_vln_15_9, FXA=>'X', FXB=>'X', 
                A1=>uDvi_U_conf_dat0012_RNIEL807, B1=>uDvi_U_conf_un201_wed, 
                C1=>uDvi_U_conf_dat0013, D1=>uDvi_U_conf_un182_wed, DI1=>'X', 
                DI0=>uDvi_U_conf_form_vln_15_8_rep2, 
                A0=>uDvi_U_conf_un116_wed_RNIDO5B5, 
                B0=>uDvi_U_conf_form_vln_cnst_1_iv_4_8, 
                C0=>uDvi_U_conf_form_vln_cnst_1_iv_3_8, 
                D0=>uForth_un1_cpu_data_o_m2_8, M0=>'X', 
                CE=>uDvi_U_conf_un1_wed_33_i, CLK=>Clk50, LSR=>'X', OFX1=>open, 
                F1=>uDvi_U_conf_un201_wed_RNID099E, Q1=>uDvi_form_vss_9, 
                OFX0=>open, F0=>uDvi_U_conf_form_vln_15_8_rep2, 
                Q0=>uDvi_form_vss_8);
    uDvi_U_conf_SLICE_661I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uDvi_U_conf_form_vln_15_11, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uDvi_U_conf_form_vln_15_10, 
                CE=>uDvi_U_conf_un1_wed_33_i, CLK=>Clk50, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uDvi_form_vss_11, OFX0=>open, F0=>open, 
                Q0=>uDvi_form_vss_10);
    uDvi_U_conf_SLICE_662I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uDvi_U_conf_N_652_i, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>'X', D0=>'X', M0=>uDvi_U_conf_un116_wed_RNITNLC5, 
                CE=>uDvi_U_conf_un1_wed_34_i, CLK=>Clk50, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uDvi_form_vsz_1, OFX0=>open, F0=>open, 
                Q0=>uDvi_form_vsz_0);
    uDvi_U_conf_SLICE_663I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uDvi_U_conf_N_684_i, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>'X', D0=>'X', M0=>uDvi_U_conf_N_668_i, 
                CE=>uDvi_U_conf_un1_wed_34_i, CLK=>Clk50, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uDvi_form_vsz_3, OFX0=>open, F0=>open, 
                Q0=>uDvi_form_vsz_2);
    uDvi_U_conf_SLICE_664I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uDvi_U_conf_N_716_i, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>'X', D0=>'X', M0=>uDvi_U_conf_N_700_i, 
                CE=>uDvi_U_conf_un1_wed_34_i, CLK=>Clk50, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uDvi_form_vsz_5, OFX0=>open, F0=>open, 
                Q0=>uDvi_form_vsz_4);
    uDvi_U_conf_SLICE_665I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uDvi_U_conf_N_748_i, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>'X', D0=>'X', M0=>uDvi_U_conf_N_732_i, 
                CE=>uDvi_U_conf_un1_wed_34_i, CLK=>Clk50, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uDvi_form_vsz_7, OFX0=>open, F0=>open, 
                Q0=>uDvi_form_vsz_6);
    uDvi_U_conf_SLICE_666I: SLOGICB
      generic map (M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"CD01", 
                   LUT1_INITVAL=>X"FFFE", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_M1=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uDvi_U_conf_form_vln_15_9, FXA=>'X', FXB=>'X', 
                A1=>uDvi_U_conf_un33_wed, B1=>uDvi_U_conf_un45_wed, 
                C1=>uDvi_U_conf_un129_wed, D1=>uDvi_U_conf_un69_wed, DI1=>'X', 
                DI0=>uDvi_U_conf_form_vln_15_8, 
                A0=>uDvi_U_conf_form_vln_cnst_1_iv_3_8, 
                B0=>uDvi_U_conf_un116_wed_RNIDO5B5, 
                C0=>uDvi_U_conf_form_vln_cnst_1_iv_4_8, 
                D0=>uForth_un1_cpu_data_o_m2_8, M0=>'X', 
                CE=>uDvi_U_conf_un1_wed_34_i, CLK=>Clk50, LSR=>'X', OFX1=>open, 
                F1=>uDvi_U_conf_form_vln_cnst_1_iv_4_8, Q1=>uDvi_form_vsz_9, 
                OFX0=>open, F0=>uDvi_U_conf_form_vln_15_8, Q0=>uDvi_form_vsz_8);
    uDvi_U_conf_SLICE_667I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uDvi_U_conf_form_vln_15_11, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uDvi_U_conf_form_vln_15_10, 
                CE=>uDvi_U_conf_un1_wed_34_i, CLK=>Clk50, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uDvi_form_vsz_11, OFX0=>open, F0=>open, 
                Q0=>uDvi_form_vsz_10);
    uForth_cpu1_SLICE_668I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"FEFC", 
                   LUT1_INITVAL=>X"EE22", REG0_SD=>"VHI", CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_a_4, 
                B1=>uForth_cpu1_pload31, C1=>'X', D1=>uForth_a_2, DI1=>'X', 
                DI0=>uForth_cpu1_a_4_3, A0=>uForth_cpu1_un1_inten6_3, 
                B0=>uForth_cpu1_a_4_iv_0_3, C0=>uForth_cpu1_un4_sum_m_3, 
                D0=>uForth_cpu1_un1_t_2_cry_3_0_S0, 
                M0=>uForth_cpu1_un1_inten6_1, CE=>'X', CLK=>Clk50, LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>uForth_cpu1_a_4_3, 
                F0=>open, Q0=>uForth_cpu1_a_3);
    uForth_cpu1_SLICE_669I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"CACA", LUT1_INITVAL=>X"F5A0", 
                   REG0_SD=>"VHI", CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_pload13, B1=>'X', 
                C1=>uForth_cpu1_r_3, D1=>uForth_cpu1_i_3, DI1=>'X', 
                DI0=>uForth_cpu1_p_4_3, A0=>uForth_cpu1_N_624, 
                B0=>uForth_cpu1_N_590, C0=>uForth_cpu1_p_4_sn_N_5, D0=>'X', 
                M0=>'X', CE=>'X', CLK=>Clk50, LSR=>uSeq_lSRst_iso, OFX1=>open, 
                F1=>uForth_cpu1_N_590, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_p_4_3, Q0=>uForth_cpu1_p_3);
    uForth_cpu1_SLICE_670I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", LUT0_INITVAL=>X"CFC0", 
                   LUT1_INITVAL=>X"D8CC", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_t_in_sn_N_25, 
                B1=>uForth_cpu1_t_in_11_d_1, C1=>uForth_system_data_o_1, 
                D1=>uForth_cpu1_t_in_10_s_3, DI1=>'X', DI0=>uForth_cpu1_t_in_1, 
                A0=>'X', B0=>uForth_cpu1_s_stack_1, 
                C0=>uForth_cpu1_t_in_sn_N_13, D0=>uForth_cpu1_N_414, 
                M0=>uForth_cpu1_t_in_sn_N_21, CE=>uForth_cpu1_tload_1, 
                CLK=>Clk50, LSR=>uSeq_lSRst_iso, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>uForth_cpu1_t_in_1, F0=>open, 
                Q0=>uForth_cpu_data_o_1);
    uForth_cpu1_SLICE_671I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"DC55", 
                   LUT1_INITVAL=>X"8BCF", REG0_SD=>"VHI", CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>SRst, B1=>uForth_cpu1_pload31, 
                C1=>uForth_cpu1_a_4_d_0, D1=>uForth_cpu1_un1_a_in_0_sqmuxa_2_0, 
                DI1=>'X', DI0=>uForth_cpu1_a_4_0, A0=>uForth_cpu1_a_4_1_0, 
                B0=>uForth_cpu1_a_4_0_iv_0_32, 
                C0=>uForth_cpu1_un1_t_2_cry_31_0_S1, D0=>uForth_cpu1_pload31, 
                M0=>'X', CE=>'X', CLK=>Clk50, LSR=>'X', OFX1=>open, 
                F1=>uForth_cpu1_a_4_1_0, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_a_4_0, Q0=>uForth_a_0);
    uForth_cpu1_SLICE_672I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"FFEA", 
                   LUT1_INITVAL=>X"FC0C", REG0_SD=>"VHI", CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>uForth_cpu1_a_3, 
                C1=>uForth_cpu1_pload31, D1=>uForth_cpu1_a_1, DI1=>'X', 
                DI0=>uForth_cpu1_a_4_2, A0=>uForth_cpu1_un4_sum_m_2, 
                B0=>uForth_cpu1_un1_inten6_3, 
                C0=>uForth_cpu1_un1_t_2_cry_1_0_S1, D0=>uForth_cpu1_a_4_iv_0_2, 
                M0=>uForth_cpu1_un1_inten6_1, CE=>'X', CLK=>Clk50, LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>uForth_cpu1_a_4_2, 
                F0=>open, Q0=>uForth_a_2);
    uForth_cpu1_SLICE_673I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"FEFC", 
                   LUT1_INITVAL=>X"EE22", REG0_SD=>"VHI", CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_a_5, 
                B1=>uForth_cpu1_pload31, C1=>'X', D1=>uForth_cpu1_a_3, 
                DI1=>'X', DI0=>uForth_cpu1_a_4_4, 
                A0=>uForth_cpu1_un1_t_2_cry_3_0_S1, 
                B0=>uForth_cpu1_un4_sum_m_4, C0=>uForth_cpu1_a_4_iv_0_4, 
                D0=>uForth_cpu1_un1_inten6_3, M0=>uForth_cpu1_un1_inten6_1, 
                CE=>'X', CLK=>Clk50, LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>uForth_cpu1_a_4_4, F0=>open, Q0=>uForth_a_4);
    uForth_cpu1_SLICE_674I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"FFA0", 
                   LUT1_INITVAL=>X"CCF0", REG0_SD=>"VHI", CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>uForth_cpu1_a_27, 
                C1=>uForth_cpu1_a_29, D1=>uForth_cpu1_pload31, DI1=>'X', 
                DI0=>uForth_cpu1_a_4_28, A0=>uForth_cpu1_un1_t_2_cry_27_0_S1, 
                B0=>'X', C0=>uForth_cpu1_un1_inten6_3, 
                D0=>uForth_cpu1_a_4_iv_0_28, M0=>uForth_cpu1_un1_inten6_1, 
                CE=>'X', CLK=>Clk50, LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>uForth_cpu1_a_4_28, F0=>open, Q0=>uForth_a_28);
    uForth_cpu1_SLICE_675I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"FEEE", 
                   LUT1_INITVAL=>X"B1E4", REG0_SD=>"VHI", CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_pload31, 
                B1=>uForth_cpu1_un4_sum_0_a, C1=>uForth_cpu1_a_30, 
                D1=>uForth_cpu_data_o_0, DI1=>'X', DI0=>uForth_cpu1_a_4_31, 
                A0=>uForth_cpu1_un4_sum_m_31, B0=>uForth_cpu1_a_4_iv_0_31, 
                C0=>uForth_cpu1_un1_t_2_cry_31_0_S0, 
                D0=>uForth_cpu1_un1_inten6_3, M0=>uForth_cpu1_un1_inten6_1, 
                CE=>'X', CLK=>Clk50, LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>uForth_cpu1_a_4_31, F0=>open, Q0=>uForth_a_31);
    uForth_cpu1_SLICE_676I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"0515", LUT1_INITVAL=>X"00AC", 
                   REG0_SD=>"VHI", CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_N_9, 
                B1=>uForth_cpu1_code_3, C1=>uForth_cpu1_pload18_1, 
                D1=>uForth_cpu1_code_5, DI1=>'X', DI0=>uForth_cpu1_slot_5_0, 
                A0=>uForth_cpu1_CO0, B0=>uForth_cpu1_slot_2, 
                C0=>uForth_cpu1_reset_1, D0=>uForth_cpu1_slot_1, M0=>'X', 
                CE=>'X', CLK=>Clk50, LSR=>uSeq_lSRst_iso, OFX1=>open, 
                F1=>uForth_cpu1_reset_1, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_slot_5_0, Q0=>uForth_cpu1_CO0);
    uForth_cpu1_SLICE_677I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"FAAA", 
                   LUT1_INITVAL=>X"AACC", REG0_SD=>"VHI", CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_a_0, B1=>uForth_a_2, 
                C1=>'X', D1=>uForth_cpu1_pload31, DI1=>'X', 
                DI0=>uForth_cpu1_a_4_1, A0=>uForth_cpu1_a_4_iv_0_1, B0=>'X', 
                C0=>uForth_cpu1_un1_inten6_3, 
                D0=>uForth_cpu1_un1_t_2_cry_1_0_S0, 
                M0=>uForth_cpu1_un1_inten6_1, CE=>'X', CLK=>Clk50, LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>uForth_cpu1_a_4_1, 
                F0=>open, Q0=>uForth_cpu1_a_1);
    uForth_cpu1_SLICE_678I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"FEEE", 
                   LUT1_INITVAL=>X"DD88", REG0_SD=>"VHI", CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_pload31, 
                B1=>uForth_a_4, C1=>'X', D1=>uForth_cpu1_a_6, DI1=>'X', 
                DI0=>uForth_cpu1_a_4_5, A0=>uForth_cpu1_un4_sum_m_5, 
                B0=>uForth_cpu1_a_4_iv_0_5, C0=>uForth_cpu1_un1_t_2_cry_5_0_S0, 
                D0=>uForth_cpu1_un1_inten6_3, M0=>uForth_cpu1_un1_inten6_1, 
                CE=>'X', CLK=>Clk50, LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>uForth_cpu1_a_4_5, F0=>open, Q0=>uForth_cpu1_a_5);
    uForth_cpu1_SLICE_679I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"FEFA", 
                   LUT1_INITVAL=>X"E4E4", REG0_SD=>"VHI", CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_pload31, 
                B1=>uForth_cpu1_a_7, C1=>uForth_cpu1_a_5, D1=>'X', DI1=>'X', 
                DI0=>uForth_cpu1_a_4_6, A0=>uForth_cpu1_un4_sum_m_6, 
                B0=>uForth_cpu1_un1_t_2_cry_5_0_S1, C0=>uForth_cpu1_a_4_iv_0_6, 
                D0=>uForth_cpu1_un1_inten6_3, M0=>uForth_cpu1_un1_inten6_1, 
                CE=>'X', CLK=>Clk50, LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>uForth_cpu1_a_4_6, F0=>open, Q0=>uForth_cpu1_a_6);
    uForth_cpu1_SLICE_680I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"FFF8", 
                   LUT1_INITVAL=>X"FA50", REG0_SD=>"VHI", CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_pload31, B1=>'X', 
                C1=>uForth_cpu1_a_8, D1=>uForth_cpu1_a_6, DI1=>'X', 
                DI0=>uForth_cpu1_a_4_7, A0=>uForth_cpu1_un1_inten6_3, 
                B0=>uForth_cpu1_un1_t_2_cry_7_0_S0, C0=>uForth_cpu1_a_4_iv_0_7, 
                D0=>uForth_cpu1_un4_sum_m_7, M0=>uForth_cpu1_un1_inten6_1, 
                CE=>'X', CLK=>Clk50, LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>uForth_cpu1_a_4_7, F0=>open, Q0=>uForth_cpu1_a_7);
    uForth_cpu1_SLICE_681I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"FEEE", 
                   LUT1_INITVAL=>X"E4E4", REG0_SD=>"VHI", CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_pload31, 
                B1=>uForth_cpu1_a_9, C1=>uForth_cpu1_a_7, D1=>'X', DI1=>'X', 
                DI0=>uForth_cpu1_a_4_8, A0=>uForth_cpu1_un4_sum_m_8, 
                B0=>uForth_cpu1_a_4_iv_0_8, C0=>uForth_cpu1_un1_t_2_cry_7_0_S1, 
                D0=>uForth_cpu1_un1_inten6_3, M0=>uForth_cpu1_un1_inten6_1, 
                CE=>'X', CLK=>Clk50, LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>uForth_cpu1_a_4_8, F0=>open, Q0=>uForth_cpu1_a_8);
    uForth_cpu1_SLICE_682I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"FEFC", 
                   LUT1_INITVAL=>X"F5A0", REG0_SD=>"VHI", CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_pload31, B1=>'X', 
                C1=>uForth_cpu1_a_8, D1=>uForth_cpu1_a_10, DI1=>'X', 
                DI0=>uForth_cpu1_a_4_9, A0=>uForth_cpu1_un1_inten6_3, 
                B0=>uForth_cpu1_a_4_iv_0_9, C0=>uForth_cpu1_un4_sum_m_9, 
                D0=>uForth_cpu1_un1_t_2_cry_9_0_S0, 
                M0=>uForth_cpu1_un1_inten6_1, CE=>'X', CLK=>Clk50, LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>uForth_cpu1_a_4_9, 
                F0=>open, Q0=>uForth_cpu1_a_9);
    uForth_cpu1_SLICE_683I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"FEEE", 
                   LUT1_INITVAL=>X"F3C0", REG0_SD=>"VHI", CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>uForth_cpu1_pload31, 
                C1=>uForth_cpu1_a_9, D1=>uForth_cpu1_a_11, DI1=>'X', 
                DI0=>uForth_cpu1_a_4_10, A0=>uForth_cpu1_a_4_iv_0_10, 
                B0=>uForth_cpu1_un4_sum_m_10, C0=>uForth_cpu1_un1_inten6_3, 
                D0=>uForth_cpu1_un1_t_2_cry_9_0_S1, 
                M0=>uForth_cpu1_un1_inten6_1, CE=>'X', CLK=>Clk50, LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>uForth_cpu1_a_4_10, 
                F0=>open, Q0=>uForth_cpu1_a_10);
    uForth_cpu1_SLICE_684I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"FFEA", 
                   LUT1_INITVAL=>X"F5A0", REG0_SD=>"VHI", CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_pload31, B1=>'X', 
                C1=>uForth_cpu1_a_10, D1=>uForth_cpu1_a_12, DI1=>'X', 
                DI0=>uForth_cpu1_a_4_11, A0=>uForth_cpu1_a_4_iv_0_11, 
                B0=>uForth_cpu1_un1_inten6_3, 
                C0=>uForth_cpu1_un1_t_2_cry_11_0_S0, 
                D0=>uForth_cpu1_un4_sum_m_11, M0=>uForth_cpu1_un1_inten6_1, 
                CE=>'X', CLK=>Clk50, LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>uForth_cpu1_a_4_11, F0=>open, Q0=>uForth_cpu1_a_11);
    uForth_cpu1_SLICE_685I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"FEFA", 
                   LUT1_INITVAL=>X"EE44", REG0_SD=>"VHI", CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_pload31, 
                B1=>uForth_cpu1_a_13, C1=>'X', D1=>uForth_cpu1_a_11, DI1=>'X', 
                DI0=>uForth_cpu1_a_4_12, A0=>uForth_cpu1_a_4_iv_0_12, 
                B0=>uForth_cpu1_un1_t_2_cry_11_0_S1, 
                C0=>uForth_cpu1_un4_sum_m_12, D0=>uForth_cpu1_un1_inten6_3, 
                M0=>uForth_cpu1_un1_inten6_1, CE=>'X', CLK=>Clk50, LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>uForth_cpu1_a_4_12, 
                F0=>open, Q0=>uForth_cpu1_a_12);
    uForth_cpu1_SLICE_686I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"FEFC", 
                   LUT1_INITVAL=>X"F5A0", REG0_SD=>"VHI", CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_pload31, B1=>'X', 
                C1=>uForth_cpu1_a_12, D1=>uForth_cpu1_a_14, DI1=>'X', 
                DI0=>uForth_cpu1_a_4_13, A0=>uForth_cpu1_un1_inten6_3, 
                B0=>uForth_cpu1_a_4_iv_0_13, C0=>uForth_cpu1_un4_sum_m_13, 
                D0=>uForth_cpu1_un1_t_2_cry_13_0_S0, 
                M0=>uForth_cpu1_un1_inten6_1, CE=>'X', CLK=>Clk50, LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>uForth_cpu1_a_4_13, 
                F0=>open, Q0=>uForth_cpu1_a_13);
    uForth_cpu1_SLICE_687I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"FFEA", 
                   LUT1_INITVAL=>X"FC30", REG0_SD=>"VHI", CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>uForth_cpu1_pload31, 
                C1=>uForth_cpu1_a_15, D1=>uForth_cpu1_a_13, DI1=>'X', 
                DI0=>uForth_cpu1_a_4_14, A0=>uForth_cpu1_a_4_iv_0_14, 
                B0=>uForth_cpu1_un1_inten6_3, 
                C0=>uForth_cpu1_un1_t_2_cry_13_0_S1, 
                D0=>uForth_cpu1_un4_sum_m_14, M0=>uForth_cpu1_un1_inten6_1, 
                CE=>'X', CLK=>Clk50, LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>uForth_cpu1_a_4_14, F0=>open, Q0=>uForth_cpu1_a_14);
    uForth_cpu1_SLICE_688I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"FEFC", 
                   LUT1_INITVAL=>X"E2E2", REG0_SD=>"VHI", CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_a_16, 
                B1=>uForth_cpu1_pload31, C1=>uForth_cpu1_a_14, D1=>'X', 
                DI1=>'X', DI0=>uForth_cpu1_a_4_15, 
                A0=>uForth_cpu1_un1_t_2_cry_15_0_S0, 
                B0=>uForth_cpu1_un4_sum_m_15, C0=>uForth_cpu1_a_4_iv_0_15, 
                D0=>uForth_cpu1_un1_inten6_3, M0=>uForth_cpu1_un1_inten6_1, 
                CE=>'X', CLK=>Clk50, LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>uForth_cpu1_a_4_15, F0=>open, Q0=>uForth_cpu1_a_15);
    uForth_cpu1_SLICE_689I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"FFEA", 
                   LUT1_INITVAL=>X"DD88", REG0_SD=>"VHI", CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_pload31, 
                B1=>uForth_cpu1_a_15, C1=>'X', D1=>uForth_cpu1_a_17, DI1=>'X', 
                DI0=>uForth_cpu1_a_4_16, A0=>uForth_cpu1_un4_sum_m_16, 
                B0=>uForth_cpu1_un1_t_2_cry_15_0_S1, 
                C0=>uForth_cpu1_un1_inten6_3, D0=>uForth_cpu1_a_4_iv_0_16, 
                M0=>uForth_cpu1_un1_inten6_1, CE=>'X', CLK=>Clk50, LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>uForth_cpu1_a_4_16, 
                F0=>open, Q0=>uForth_cpu1_a_16);
    uForth_cpu1_SLICE_690I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"FEFA", 
                   LUT1_INITVAL=>X"DD88", REG0_SD=>"VHI", CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_pload31, 
                B1=>uForth_cpu1_a_16, C1=>'X', D1=>uForth_cpu1_a_18, DI1=>'X', 
                DI0=>uForth_cpu1_a_4_17, A0=>uForth_cpu1_a_4_iv_0_17, 
                B0=>uForth_cpu1_un1_t_2_cry_17_0_S0, 
                C0=>uForth_cpu1_un4_sum_m_17, D0=>uForth_cpu1_un1_inten6_3, 
                M0=>uForth_cpu1_un1_inten6_1, CE=>'X', CLK=>Clk50, LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>uForth_cpu1_a_4_17, 
                F0=>open, Q0=>uForth_cpu1_a_17);
    uForth_cpu1_SLICE_691I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"FEFA", 
                   LUT1_INITVAL=>X"CCF0", REG0_SD=>"VHI", CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>uForth_cpu1_a_17, 
                C1=>uForth_cpu1_a_19, D1=>uForth_cpu1_pload31, DI1=>'X', 
                DI0=>uForth_cpu1_a_4_18, A0=>uForth_cpu1_a_4_iv_0_18, 
                B0=>uForth_cpu1_un1_t_2_cry_17_0_S1, 
                C0=>uForth_cpu1_un4_sum_m_18, D0=>uForth_cpu1_un1_inten6_3, 
                M0=>uForth_cpu1_un1_inten6_1, CE=>'X', CLK=>Clk50, LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>uForth_cpu1_a_4_18, 
                F0=>open, Q0=>uForth_cpu1_a_18);
    uForth_cpu1_SLICE_692I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"FEFC", 
                   LUT1_INITVAL=>X"F0CC", REG0_SD=>"VHI", CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>uForth_cpu1_a_20, 
                C1=>uForth_cpu1_a_18, D1=>uForth_cpu1_pload31, DI1=>'X', 
                DI0=>uForth_cpu1_a_4_19, A0=>uForth_cpu1_un1_inten6_3, 
                B0=>uForth_cpu1_un4_sum_m_19, C0=>uForth_cpu1_a_4_iv_0_19, 
                D0=>uForth_cpu1_un1_t_2_cry_19_0_S0, 
                M0=>uForth_cpu1_un1_inten6_1, CE=>'X', CLK=>Clk50, LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>uForth_cpu1_a_4_19, 
                F0=>open, Q0=>uForth_cpu1_a_19);
    uForth_cpu1_SLICE_693I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"FEFA", 
                   LUT1_INITVAL=>X"EE44", REG0_SD=>"VHI", CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_pload31, 
                B1=>uForth_cpu1_a_21, C1=>'X', D1=>uForth_cpu1_a_19, DI1=>'X', 
                DI0=>uForth_cpu1_a_4_20, A0=>uForth_cpu1_a_4_iv_0_20, 
                B0=>uForth_cpu1_un1_t_2_cry_19_0_S1, 
                C0=>uForth_cpu1_un4_sum_m_20, D0=>uForth_cpu1_un1_inten6_3, 
                M0=>uForth_cpu1_un1_inten6_1, CE=>'X', CLK=>Clk50, LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>uForth_cpu1_a_4_20, 
                F0=>open, Q0=>uForth_cpu1_a_20);
    uForth_cpu1_SLICE_694I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"FEEE", 
                   LUT1_INITVAL=>X"BB88", REG0_SD=>"VHI", CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_a_20, 
                B1=>uForth_cpu1_pload31, C1=>'X', D1=>uForth_cpu1_a_22, 
                DI1=>'X', DI0=>uForth_cpu1_a_4_21, 
                A0=>uForth_cpu1_un4_sum_m_21, B0=>uForth_cpu1_a_4_iv_0_21, 
                C0=>uForth_cpu1_un1_inten6_3, 
                D0=>uForth_cpu1_un1_t_2_cry_21_0_S0, 
                M0=>uForth_cpu1_un1_inten6_1, CE=>'X', CLK=>Clk50, LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>uForth_cpu1_a_4_21, 
                F0=>open, Q0=>uForth_cpu1_a_21);
    uForth_cpu1_SLICE_695I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"FFEA", 
                   LUT1_INITVAL=>X"FC30", REG0_SD=>"VHI", CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>uForth_cpu1_pload31, 
                C1=>uForth_cpu1_a_23, D1=>uForth_cpu1_a_21, DI1=>'X', 
                DI0=>uForth_cpu1_a_4_22, A0=>uForth_cpu1_un4_sum_m_22, 
                B0=>uForth_cpu1_un1_t_2_cry_21_0_S1, 
                C0=>uForth_cpu1_un1_inten6_3, D0=>uForth_cpu1_a_4_iv_0_22, 
                M0=>uForth_cpu1_un1_inten6_1, CE=>'X', CLK=>Clk50, LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>uForth_cpu1_a_4_22, 
                F0=>open, Q0=>uForth_cpu1_a_22);
    uForth_cpu1_SLICE_696I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"FFEA", 
                   LUT1_INITVAL=>X"AAF0", REG0_SD=>"VHI", CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_a_22, B1=>'X', 
                C1=>uForth_cpu1_a_24, D1=>uForth_cpu1_pload31, DI1=>'X', 
                DI0=>uForth_cpu1_a_4_23, A0=>uForth_cpu1_un4_sum_m_23, 
                B0=>uForth_cpu1_un1_t_2_cry_23_0_S0, 
                C0=>uForth_cpu1_un1_inten6_3, D0=>uForth_cpu1_a_4_iv_0_23, 
                M0=>uForth_cpu1_un1_inten6_1, CE=>'X', CLK=>Clk50, LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>uForth_cpu1_a_4_23, 
                F0=>open, Q0=>uForth_cpu1_a_23);
    uForth_cpu1_SLICE_697I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"FEFA", 
                   LUT1_INITVAL=>X"CCAA", REG0_SD=>"VHI", CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_a_25, 
                B1=>uForth_cpu1_a_23, C1=>'X', D1=>uForth_cpu1_pload31, 
                DI1=>'X', DI0=>uForth_cpu1_a_4_24, A0=>uForth_cpu1_a_4_iv_0_24, 
                B0=>uForth_cpu1_un1_t_2_cry_23_0_S1, 
                C0=>uForth_cpu1_un4_sum_m_24, D0=>uForth_cpu1_un1_inten6_3, 
                M0=>uForth_cpu1_un1_inten6_1, CE=>'X', CLK=>Clk50, LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>uForth_cpu1_a_4_24, 
                F0=>open, Q0=>uForth_cpu1_a_24);
    uForth_cpu1_SLICE_698I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"FEEE", 
                   LUT1_INITVAL=>X"F0CC", REG0_SD=>"VHI", CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>uForth_cpu1_a_26, 
                C1=>uForth_cpu1_a_24, D1=>uForth_cpu1_pload31, DI1=>'X', 
                DI0=>uForth_cpu1_a_4_25, A0=>uForth_cpu1_un4_sum_m_25, 
                B0=>uForth_cpu1_a_4_iv_0_25, 
                C0=>uForth_cpu1_un1_t_2_cry_25_0_S0, 
                D0=>uForth_cpu1_un1_inten6_3, M0=>uForth_cpu1_un1_inten6_1, 
                CE=>'X', CLK=>Clk50, LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>uForth_cpu1_a_4_25, F0=>open, Q0=>uForth_cpu1_a_25);
    uForth_cpu1_SLICE_699I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"FEEE", 
                   LUT1_INITVAL=>X"CCAA", REG0_SD=>"VHI", CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_a_27, 
                B1=>uForth_cpu1_a_25, C1=>'X', D1=>uForth_cpu1_pload31, 
                DI1=>'X', DI0=>uForth_cpu1_a_4_26, A0=>uForth_cpu1_a_4_iv_0_26, 
                B0=>uForth_cpu1_un4_sum_m_26, 
                C0=>uForth_cpu1_un1_t_2_cry_25_0_S1, 
                D0=>uForth_cpu1_un1_inten6_3, M0=>uForth_cpu1_un1_inten6_1, 
                CE=>'X', CLK=>Clk50, LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>uForth_cpu1_a_4_26, F0=>open, Q0=>uForth_cpu1_a_26);
    uForth_cpu1_SLICE_700I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"FEEE", 
                   LUT1_INITVAL=>X"CCF0", REG0_SD=>"VHI", CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>uForth_cpu1_a_26, 
                C1=>uForth_a_28, D1=>uForth_cpu1_pload31, DI1=>'X', 
                DI0=>uForth_cpu1_a_4_27, A0=>uForth_cpu1_a_4_iv_0_27, 
                B0=>uForth_cpu1_un4_sum_m_27, C0=>uForth_cpu1_un1_inten6_3, 
                D0=>uForth_cpu1_un1_t_2_cry_27_0_S0, 
                M0=>uForth_cpu1_un1_inten6_1, CE=>'X', CLK=>Clk50, LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>uForth_cpu1_a_4_27, 
                F0=>open, Q0=>uForth_cpu1_a_27);
    uForth_cpu1_SLICE_701I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"FEFC", 
                   LUT1_INITVAL=>X"CCF0", REG0_SD=>"VHI", CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>uForth_a_28, 
                C1=>uForth_cpu1_a_30, D1=>uForth_cpu1_pload31, DI1=>'X', 
                DI0=>uForth_cpu1_a_4_29, A0=>uForth_cpu1_un1_inten6_3, 
                B0=>uForth_cpu1_un4_sum_m_29, C0=>uForth_cpu1_a_4_iv_0_29, 
                D0=>uForth_cpu1_un1_t_2_cry_29_0_S0, 
                M0=>uForth_cpu1_un1_inten6_1, CE=>'X', CLK=>Clk50, LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>uForth_cpu1_a_4_29, 
                F0=>open, Q0=>uForth_cpu1_a_29);
    uForth_cpu1_SLICE_702I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"FEFA", 
                   LUT1_INITVAL=>X"F0CC", REG0_SD=>"VHI", CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>uForth_a_31, 
                C1=>uForth_cpu1_a_29, D1=>uForth_cpu1_pload31, DI1=>'X', 
                DI0=>uForth_cpu1_a_4_30, A0=>uForth_cpu1_a_4_iv_0_30, 
                B0=>uForth_cpu1_un1_inten6_3, C0=>uForth_cpu1_un4_sum_m_30, 
                D0=>uForth_cpu1_un1_t_2_cry_29_0_S1, 
                M0=>uForth_cpu1_un1_inten6_1, CE=>'X', CLK=>Clk50, LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>uForth_cpu1_a_4_30, 
                F0=>open, Q0=>uForth_cpu1_a_30);
    uForth_cpu1_SLICE_703I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5444", 
                   LUT1_INITVAL=>X"F888", REG0_SD=>"VHI", CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_un4_sum_cry_31, 
                B1=>uForth_cpu1_a_2_sqmuxa, C1=>uForth_cpu1_t_32, 
                D1=>uForth_cpu1_a_4_sqmuxa, DI1=>'X', DI0=>uForth_cpu1_a_4_32, 
                A0=>uForth_cpu1_un1_inten6_1, B0=>uForth_cpu1_a_4_0_iv_0_32, 
                C0=>uForth_cpu1_un1_t_2_cry_31_0_S1, 
                D0=>uForth_cpu1_un1_inten6_3, M0=>'X', CE=>'X', CLK=>Clk50, 
                LSR=>'X', OFX1=>open, F1=>uForth_cpu1_a_4_0_iv_0_32, Q1=>open, 
                OFX0=>open, F0=>uForth_cpu1_a_4_32, Q0=>uForth_cpu1_a_32);
    uForth_SLICE_704I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"CCC8", LUT1_INITVAL=>X"8C80", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu_data_o_1, 
                B1=>uForth_un22_system_data_o, C1=>uForth_cpu_m_write, 
                D1=>uForth_un1_cpu_data_o_m1_1, DI1=>uForth_system_data_o_1, 
                DI0=>uForth_system_data_o_0, A0=>uForth_N_448, 
                B0=>un1_cpu_data_o_0, C0=>uForth_cpu_m_write, D0=>uForth_N_449, 
                M0=>'X', CE=>uForth_cpu1_iload_1, CLK=>Clk50, 
                LSR=>uSeq_lSRst_iso, OFX1=>open, F1=>uForth_system_data_o_1, 
                Q1=>uForth_cpu1_i_1, OFX0=>open, F0=>uForth_system_data_o_0, 
                Q0=>uForth_cpu1_i_0);
    uForth_SLICE_705I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"AAA8", LUT1_INITVAL=>X"F0E0", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_N_448, 
                B1=>uForth_cpu_m_write, C1=>un1_cpu_data_o_3, D1=>uForth_N_449, 
                DI1=>uForth_system_data_o_3, DI0=>uForth_system_data_o_2, 
                A0=>un1_cpu_data_o_2, B0=>uForth_N_448, C0=>uForth_cpu_m_write, 
                D0=>uForth_N_449, M0=>'X', CE=>uForth_cpu1_iload_1, CLK=>Clk50, 
                LSR=>uSeq_lSRst_iso, OFX1=>open, F1=>uForth_system_data_o_3, 
                Q1=>uForth_cpu1_i_3, OFX0=>open, F0=>uForth_system_data_o_2, 
                Q0=>uForth_cpu1_i_2);
    uForth_SLICE_706I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"AAA8", LUT1_INITVAL=>X"8A80", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_un22_system_data_o, 
                B1=>uForth_cpu_data_o_5, C1=>uForth_cpu_m_write, 
                D1=>uForth_un1_cpu_data_o_m1_5, DI1=>uForth_system_data_o_5, 
                DI0=>uForth_system_data_o_4, A0=>un1_cpu_data_o_4, 
                B0=>uForth_N_448, C0=>uForth_N_449, D0=>uForth_cpu_m_write, 
                M0=>'X', CE=>uForth_cpu1_iload_1, CLK=>Clk50, 
                LSR=>uSeq_lSRst_iso, OFX1=>open, F1=>uForth_system_data_o_5, 
                Q1=>uForth_cpu1_i_5, OFX0=>open, F0=>uForth_system_data_o_4, 
                Q0=>uForth_cpu1_i_4);
    uForth_SLICE_707I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"C088", LUT1_INITVAL=>X"AAA8", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>un1_cpu_data_o_7, 
                B1=>uForth_N_449, C1=>uForth_N_448, D1=>uForth_cpu_m_write, 
                DI1=>uForth_system_data_o_7, DI0=>uForth_system_data_o_6, 
                A0=>uForth_un1_cpu_data_o_m1_6, B0=>uForth_un22_system_data_o, 
                C0=>uForth_cpu_data_o_6, D0=>uForth_cpu_m_write, M0=>'X', 
                CE=>uForth_cpu1_iload_1, CLK=>Clk50, LSR=>uSeq_lSRst_iso, 
                OFX1=>open, F1=>uForth_system_data_o_7, Q1=>uForth_cpu1_i_7, 
                OFX0=>open, F0=>uForth_system_data_o_6, Q0=>uForth_cpu1_i_6);
    uForth_cpu1_SLICE_708I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"D080", LUT1_INITVAL=>X"F0E0", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_N_448, 
                B1=>uForth_N_449, C1=>uForth_un1_cpu_data_o_m2_9, 
                D1=>uForth_cpu_m_write, DI1=>uForth_cpu1_system_data_o_9, 
                DI0=>uForth_cpu1_system_data_o_8, 
                A0=>uForth_un1_cpu_data_o_sm0, B0=>uForth_un1_cpu_data_o_m1_8, 
                C0=>uForth_un22_system_data_o, D0=>uForth_un1_cpu_data_o_m0_8, 
                M0=>'X', CE=>uForth_cpu1_iload_1, CLK=>Clk50, 
                LSR=>uSeq_lSRst_iso, OFX1=>open, 
                F1=>uForth_cpu1_system_data_o_9, Q1=>uForth_cpu1_i_9, 
                OFX0=>open, F0=>uForth_cpu1_system_data_o_8, 
                Q0=>uForth_cpu1_i_8);
    uForth_cpu1_SLICE_709I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"CCC8", LUT1_INITVAL=>X"FE00", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_N_449, 
                B1=>uForth_N_448, C1=>uForth_cpu_m_write, 
                D1=>uForth_un1_cpu_data_o_m2_11, 
                DI1=>uForth_cpu1_system_data_o_11, 
                DI0=>uForth_cpu1_system_data_o_10, A0=>uForth_N_448, 
                B0=>uForth_un1_cpu_data_o_m2_10, C0=>uForth_cpu_m_write, 
                D0=>uForth_N_449, M0=>'X', CE=>uForth_cpu1_iload_1, CLK=>Clk50, 
                LSR=>uSeq_lSRst_iso, OFX1=>open, 
                F1=>uForth_cpu1_system_data_o_11, Q1=>uForth_cpu1_i_11, 
                OFX0=>open, F0=>uForth_cpu1_system_data_o_10, 
                Q0=>uForth_cpu1_i_10);
    uForth_cpu1_SLICE_710I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"CCC8", LUT1_INITVAL=>X"AAA8", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_un1_cpu_data_o_m2_13, 
                B1=>uForth_N_448, C1=>uForth_cpu_m_write, D1=>uForth_N_449, 
                DI1=>uForth_cpu1_system_data_o_13, 
                DI0=>uForth_cpu1_system_data_o_12, A0=>uForth_N_448, 
                B0=>uForth_un1_cpu_data_o_m2_12, C0=>uForth_cpu_m_write, 
                D0=>uForth_N_449, M0=>'X', CE=>uForth_cpu1_iload_1, CLK=>Clk50, 
                LSR=>uSeq_lSRst_iso, OFX1=>open, 
                F1=>uForth_cpu1_system_data_o_13, Q1=>uForth_cpu1_i_13, 
                OFX0=>open, F0=>uForth_cpu1_system_data_o_12, 
                Q0=>uForth_cpu1_i_12);
    uForth_cpu1_SLICE_711I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"F0E0", LUT1_INITVAL=>X"CCC8", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_N_448, 
                B1=>uForth_un1_cpu_data_o_m2_15, C1=>uForth_cpu_m_write, 
                D1=>uForth_N_449, DI1=>uForth_cpu1_system_data_o_15, 
                DI0=>uForth_cpu1_system_data_o_14, A0=>uForth_cpu_m_write, 
                B0=>uForth_N_448, C0=>uForth_un1_cpu_data_o_m2_14, 
                D0=>uForth_N_449, M0=>'X', CE=>uForth_cpu1_iload_1, CLK=>Clk50, 
                LSR=>uSeq_lSRst_iso, OFX1=>open, 
                F1=>uForth_cpu1_system_data_o_15, Q1=>uForth_cpu1_i_15, 
                OFX0=>open, F0=>uForth_cpu1_system_data_o_14, 
                Q0=>uForth_cpu1_i_14);
    uForth_cpu1_SLICE_712I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"F0E0", LUT1_INITVAL=>X"FE00", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_N_449, 
                B1=>uForth_cpu_m_write, C1=>uForth_N_448, 
                D1=>uForth_un1_cpu_data_o_m2_17, 
                DI1=>uForth_cpu1_system_data_o_17, 
                DI0=>uForth_cpu1_system_data_o_16, A0=>uForth_cpu_m_write, 
                B0=>uForth_N_448, C0=>uForth_un1_cpu_data_o_m2_16, 
                D0=>uForth_N_449, M0=>'X', CE=>uForth_cpu1_iload_1, CLK=>Clk50, 
                LSR=>uSeq_lSRst_iso, OFX1=>open, 
                F1=>uForth_cpu1_system_data_o_17, Q1=>uForth_cpu1_i_17, 
                OFX0=>open, F0=>uForth_cpu1_system_data_o_16, 
                Q0=>uForth_cpu1_i_16);
    uForth_cpu1_SLICE_713I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"0F0E", LUT1_INITVAL=>X"CCC8", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_N_448, 
                B1=>uForth_un1_cpu_data_o_m2_19, C1=>uForth_cpu_m_write, 
                D1=>uForth_N_449, DI1=>uForth_cpu1_system_data_o_19, 
                DI0=>uForth_cpu1_system_data_o_18, A0=>uForth_N_448, 
                B0=>uForth_N_449, C0=>un1_cpu_data_o_m1_RNIT3QUH_0_18, 
                D0=>uForth_cpu_m_write, M0=>'X', CE=>uForth_cpu1_iload_1, 
                CLK=>Clk50, LSR=>uSeq_lSRst_iso, OFX1=>open, 
                F1=>uForth_cpu1_system_data_o_19, Q1=>uForth_cpu1_i_19, 
                OFX0=>open, F0=>uForth_cpu1_system_data_o_18, 
                Q0=>uForth_cpu1_i_18);
    uForth_cpu1_SLICE_714I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"FE00", LUT1_INITVAL=>X"FE00", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_N_448, 
                B1=>uForth_N_449, C1=>uForth_cpu_m_write, 
                D1=>uForth_un1_cpu_data_o_m2_21, 
                DI1=>uForth_cpu1_system_data_o_21, 
                DI0=>uForth_cpu1_system_data_o_20, A0=>uForth_N_448, 
                B0=>uForth_N_449, C0=>uForth_cpu_m_write, 
                D0=>uForth_un1_cpu_data_o_m2_20, M0=>'X', 
                CE=>uForth_cpu1_iload_1, CLK=>Clk50, LSR=>uSeq_lSRst_iso, 
                OFX1=>open, F1=>uForth_cpu1_system_data_o_21, 
                Q1=>uForth_cpu1_i_21, OFX0=>open, 
                F0=>uForth_cpu1_system_data_o_20, Q0=>uForth_cpu1_i_20);
    uForth_cpu1_SLICE_715I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"FE00", LUT1_INITVAL=>X"F0E0", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_N_448, 
                B1=>uForth_cpu_m_write, C1=>uForth_un1_cpu_data_o_m2_23, 
                D1=>uForth_N_449, DI1=>uForth_cpu1_system_data_o_23, 
                DI0=>uForth_cpu1_system_data_o_22, A0=>uForth_N_448, 
                B0=>uForth_cpu_m_write, C0=>uForth_N_449, 
                D0=>uForth_un1_cpu_data_o_m2_22, M0=>'X', 
                CE=>uForth_cpu1_iload_1, CLK=>Clk50, LSR=>uSeq_lSRst_iso, 
                OFX1=>open, F1=>uForth_cpu1_system_data_o_23, 
                Q1=>uForth_cpu1_i_23, OFX0=>open, 
                F0=>uForth_cpu1_system_data_o_22, Q0=>uForth_cpu1_i_22);
    uForth_cpu1_SLICE_716I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"F0E0", LUT1_INITVAL=>X"FE00", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_N_448, 
                B1=>uForth_cpu_m_write, C1=>uForth_N_449, 
                D1=>uForth_un1_cpu_data_o_m2_25, 
                DI1=>uForth_cpu1_system_data_o_25, 
                DI0=>uForth_cpu1_system_data_o_24, A0=>uForth_N_448, 
                B0=>uForth_cpu_m_write, C0=>uForth_un1_cpu_data_o_m2_24, 
                D0=>uForth_N_449, M0=>'X', CE=>uForth_cpu1_iload_1, CLK=>Clk50, 
                LSR=>uSeq_lSRst_iso, OFX1=>open, 
                F1=>uForth_cpu1_system_data_o_25, Q1=>uForth_cpu1_i_25, 
                OFX0=>open, F0=>uForth_cpu1_system_data_o_24, 
                Q0=>uForth_cpu1_i_24);
    uForth_cpu1_SLICE_717I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"FE00", LUT1_INITVAL=>X"FE00", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu_m_write, 
                B1=>uForth_N_449, C1=>uForth_N_448, 
                D1=>uForth_un1_cpu_data_o_m2_27, 
                DI1=>uForth_cpu1_system_data_o_27, 
                DI0=>uForth_cpu1_system_data_o_26, A0=>uForth_cpu_m_write, 
                B0=>uForth_N_449, C0=>uForth_N_448, 
                D0=>uForth_un1_cpu_data_o_m2_26, M0=>'X', 
                CE=>uForth_cpu1_iload_1, CLK=>Clk50, LSR=>uSeq_lSRst_iso, 
                OFX1=>open, F1=>uForth_cpu1_system_data_o_27, 
                Q1=>uForth_cpu1_i_27, OFX0=>open, 
                F0=>uForth_cpu1_system_data_o_26, Q0=>uForth_cpu1_i_26);
    uForth_cpu1_SLICE_718I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"F0E0", LUT1_INITVAL=>X"FE00", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_N_448, 
                B1=>uForth_N_449, C1=>uForth_cpu_m_write, 
                D1=>uForth_un1_cpu_data_o_m2_29, 
                DI1=>uForth_cpu1_system_data_o_29, 
                DI0=>uForth_cpu1_system_data_o_28, A0=>uForth_cpu_m_write, 
                B0=>uForth_N_449, C0=>uForth_un1_cpu_data_o_m2_28, 
                D0=>uForth_N_448, M0=>'X', CE=>uForth_cpu1_iload_1, CLK=>Clk50, 
                LSR=>uSeq_lSRst_iso, OFX1=>open, 
                F1=>uForth_cpu1_system_data_o_29, Q1=>uForth_cpu1_i_29, 
                OFX0=>open, F0=>uForth_cpu1_system_data_o_28, 
                Q0=>uForth_cpu1_i_28);
    uForth_cpu1_SLICE_719I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"CFC0", LUT1_INITVAL=>X"CACA", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_N_626, 
                B1=>uForth_cpu1_N_592, C1=>uForth_cpu1_p_4_sn_N_5, D1=>'X', 
                DI1=>uForth_cpu1_p_4_5, DI0=>uForth_cpu1_p_4_1, A0=>'X', 
                B0=>uForth_cpu1_N_588, C0=>uForth_cpu1_p_4_sn_N_5, 
                D0=>uForth_cpu1_N_622, M0=>'X', CE=>'X', CLK=>Clk50, 
                LSR=>uSeq_lSRst_iso, OFX1=>open, F1=>uForth_cpu1_p_4_5, 
                Q1=>uForth_cpu1_p_5, OFX0=>open, F0=>uForth_cpu1_p_4_1, 
                Q0=>uForth_cpu1_p_1);
    uForth_cpu1_SLICE_720I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"FA0A", LUT1_INITVAL=>X"ACAC", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_N_594, 
                B1=>uForth_cpu1_N_628, C1=>uForth_cpu1_p_4_sn_N_5, D1=>'X', 
                DI1=>uForth_cpu1_p_4_7, DI0=>uForth_cpu1_p_4_6, 
                A0=>uForth_cpu1_N_627, B0=>'X', C0=>uForth_cpu1_p_4_sn_N_5, 
                D0=>uForth_cpu1_N_593, M0=>'X', CE=>'X', CLK=>Clk50, 
                LSR=>uSeq_lSRst_iso, OFX1=>open, F1=>uForth_cpu1_p_4_7, 
                Q1=>uForth_cpu1_p_7, OFX0=>open, F0=>uForth_cpu1_p_4_6, 
                Q0=>uForth_cpu1_p_6);
    uForth_cpu1_SLICE_721I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"ACAC", LUT1_INITVAL=>X"CACA", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_N_630, 
                B1=>uForth_cpu1_N_596, C1=>uForth_cpu1_p_4_sn_N_5, D1=>'X', 
                DI1=>uForth_cpu1_p_4_9, DI0=>uForth_cpu1_p_4_8, 
                A0=>uForth_cpu1_N_595, B0=>uForth_cpu1_N_629, 
                C0=>uForth_cpu1_p_4_sn_N_5, D0=>'X', M0=>'X', CE=>'X', 
                CLK=>Clk50, LSR=>uSeq_lSRst_iso, OFX1=>open, 
                F1=>uForth_cpu1_p_4_9, Q1=>uForth_cpu1_p_9, OFX0=>open, 
                F0=>uForth_cpu1_p_4_8, Q0=>uForth_cpu1_p_8);
    uForth_cpu1_SLICE_722I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"B8B8", LUT1_INITVAL=>X"FC30", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>uForth_cpu1_p_4_sn_N_5, C1=>uForth_cpu1_N_632, 
                D1=>uForth_cpu1_N_598_0, DI1=>uForth_cpu1_p_4_11, 
                DI0=>uForth_cpu1_p_4_10, A0=>uForth_cpu1_N_597, 
                B0=>uForth_cpu1_p_4_sn_N_5, C0=>uForth_cpu1_N_631, D0=>'X', 
                M0=>'X', CE=>'X', CLK=>Clk50, LSR=>uSeq_lSRst_iso, OFX1=>open, 
                F1=>uForth_cpu1_p_4_11, Q1=>uForth_cpu1_p_11, OFX0=>open, 
                F0=>uForth_cpu1_p_4_10, Q0=>uForth_cpu1_p_10);
    uForth_cpu1_SLICE_723I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"CCAA", LUT1_INITVAL=>X"CCF0", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>uForth_cpu1_N_600, 
                C1=>uForth_cpu1_N_634, D1=>uForth_cpu1_p_4_sn_N_5, 
                DI1=>uForth_cpu1_p_4_13, DI0=>uForth_cpu1_p_4_12, 
                A0=>uForth_cpu1_N_633, B0=>uForth_cpu1_N_599, C0=>'X', 
                D0=>uForth_cpu1_p_4_sn_N_5, M0=>'X', CE=>'X', CLK=>Clk50, 
                LSR=>uSeq_lSRst_iso, OFX1=>open, F1=>uForth_cpu1_p_4_13, 
                Q1=>uForth_cpu1_p_13, OFX0=>open, F0=>uForth_cpu1_p_4_12, 
                Q0=>uForth_cpu1_p_12);
    uForth_cpu1_SLICE_724I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"FA0A", LUT1_INITVAL=>X"CFC0", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>uForth_cpu1_N_602, 
                C1=>uForth_cpu1_p_4_sn_N_5, D1=>uForth_cpu1_N_636, 
                DI1=>uForth_cpu1_p_4_15, DI0=>uForth_cpu1_p_4_14, 
                A0=>uForth_cpu1_N_635, B0=>'X', C0=>uForth_cpu1_p_4_sn_N_5, 
                D0=>uForth_cpu1_N_601, M0=>'X', CE=>'X', CLK=>Clk50, 
                LSR=>uSeq_lSRst_iso, OFX1=>open, F1=>uForth_cpu1_p_4_15, 
                Q1=>uForth_cpu1_p_15, OFX0=>open, F0=>uForth_cpu1_p_4_14, 
                Q0=>uForth_cpu1_p_14);
    uForth_cpu1_SLICE_725I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"FA0A", LUT1_INITVAL=>X"CFC0", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>uForth_cpu1_N_604, 
                C1=>uForth_cpu1_p_4_sn_N_5, D1=>uForth_cpu1_N_638, 
                DI1=>uForth_cpu1_p_4_17, DI0=>uForth_cpu1_p_4_16, 
                A0=>uForth_cpu1_N_637, B0=>'X', C0=>uForth_cpu1_p_4_sn_N_5, 
                D0=>uForth_cpu1_N_603, M0=>'X', CE=>'X', CLK=>Clk50, 
                LSR=>uSeq_lSRst_iso, OFX1=>open, F1=>uForth_cpu1_p_4_17, 
                Q1=>uForth_cpu1_p_17, OFX0=>open, F0=>uForth_cpu1_p_4_16, 
                Q0=>uForth_cpu1_p_16);
    uForth_cpu1_SLICE_726I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"ACAC", LUT1_INITVAL=>X"ACAC", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_N_606, 
                B1=>uForth_cpu1_N_640, C1=>uForth_cpu1_p_4_sn_N_5, D1=>'X', 
                DI1=>uForth_cpu1_p_4_19, DI0=>uForth_cpu1_p_4_18, 
                A0=>uForth_cpu1_N_605, B0=>uForth_cpu1_N_639, 
                C0=>uForth_cpu1_p_4_sn_N_5, D0=>'X', M0=>'X', CE=>'X', 
                CLK=>Clk50, LSR=>uSeq_lSRst_iso, OFX1=>open, 
                F1=>uForth_cpu1_p_4_19, Q1=>uForth_cpu1_p_19, OFX0=>open, 
                F0=>uForth_cpu1_p_4_18, Q0=>uForth_cpu1_p_18);
    uForth_cpu1_SLICE_727I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"D8D8", LUT1_INITVAL=>X"DD88", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_p_4_sn_N_5, 
                B1=>uForth_cpu1_N_608, C1=>'X', D1=>uForth_cpu1_N_642, 
                DI1=>uForth_cpu1_p_4_21, DI0=>uForth_cpu1_p_4_20, 
                A0=>uForth_cpu1_p_4_sn_N_5, B0=>uForth_cpu1_N_607, 
                C0=>uForth_cpu1_N_641, D0=>'X', M0=>'X', CE=>'X', CLK=>Clk50, 
                LSR=>uSeq_lSRst_iso, OFX1=>open, F1=>uForth_cpu1_p_4_21, 
                Q1=>uForth_cpu1_p_21, OFX0=>open, F0=>uForth_cpu1_p_4_20, 
                Q0=>uForth_cpu1_p_20);
    uForth_cpu1_SLICE_728I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"CACA", LUT1_INITVAL=>X"D8D8", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_p_4_sn_N_5, 
                B1=>uForth_cpu1_N_610, C1=>uForth_cpu1_N_644, D1=>'X', 
                DI1=>uForth_cpu1_p_4_23, DI0=>uForth_cpu1_p_4_22, 
                A0=>uForth_cpu1_N_643, B0=>uForth_cpu1_N_609, 
                C0=>uForth_cpu1_p_4_sn_N_5, D0=>'X', M0=>'X', CE=>'X', 
                CLK=>Clk50, LSR=>uSeq_lSRst_iso, OFX1=>open, 
                F1=>uForth_cpu1_p_4_23, Q1=>uForth_cpu1_p_23, OFX0=>open, 
                F0=>uForth_cpu1_p_4_22, Q0=>uForth_cpu1_p_22);
    uForth_cpu1_SLICE_729I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"ACAC", LUT1_INITVAL=>X"F3C0", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>uForth_cpu1_p_4_sn_N_5, C1=>uForth_cpu1_N_612, 
                D1=>uForth_cpu1_N_646, DI1=>uForth_cpu1_p_4_25, 
                DI0=>uForth_cpu1_p_4_24, A0=>uForth_cpu1_N_611, 
                B0=>uForth_cpu1_N_645, C0=>uForth_cpu1_p_4_sn_N_5, D0=>'X', 
                M0=>'X', CE=>'X', CLK=>Clk50, LSR=>uSeq_lSRst_iso, OFX1=>open, 
                F1=>uForth_cpu1_p_4_25, Q1=>uForth_cpu1_p_25, OFX0=>open, 
                F0=>uForth_cpu1_p_4_24, Q0=>uForth_cpu1_p_24);
    uForth_cpu1_SLICE_730I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"FC0C", LUT1_INITVAL=>X"FA50", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_p_4_sn_N_5, 
                B1=>'X', C1=>uForth_cpu1_N_648, D1=>uForth_cpu1_N_614, 
                DI1=>uForth_cpu1_p_4_27, DI0=>uForth_cpu1_p_4_26, A0=>'X', 
                B0=>uForth_cpu1_N_647, C0=>uForth_cpu1_p_4_sn_N_5, 
                D0=>uForth_cpu1_N_613, M0=>'X', CE=>'X', CLK=>Clk50, 
                LSR=>uSeq_lSRst_iso, OFX1=>open, F1=>uForth_cpu1_p_4_27, 
                Q1=>uForth_cpu1_p_27, OFX0=>open, F0=>uForth_cpu1_p_4_26, 
                Q0=>uForth_cpu1_p_26);
    uForth_cpu1_SLICE_731I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"CFC0", LUT1_INITVAL=>X"B8B8", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_N_617, 
                B1=>uForth_cpu1_p_4_sn_N_5, C1=>uForth_cpu1_N_651, D1=>'X', 
                DI1=>uForth_cpu1_p_4_30, DI0=>uForth_cpu1_p_4_29, A0=>'X', 
                B0=>uForth_cpu1_N_616, C0=>uForth_cpu1_p_4_sn_N_5, 
                D0=>uForth_cpu1_N_650, M0=>'X', CE=>'X', CLK=>Clk50, 
                LSR=>uSeq_lSRst_iso, OFX1=>open, F1=>uForth_cpu1_p_4_30, 
                Q1=>uForth_cpu1_p_30, OFX0=>open, F0=>uForth_cpu1_p_4_29, 
                Q0=>uForth_cpu1_p_29);
    uForth_cpu1_SLICE_732I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"CCAA", 
                   LUT1_INITVAL=>X"E2E2", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_r_3_1, 
                B1=>uForth_cpu1_N_723, C1=>uForth_cpu1_r_s_1, D1=>'X', 
                DI1=>uForth_cpu1_r_lm_1, DI0=>uForth_cpu1_r_lm_0, 
                A0=>uForth_cpu1_r_3_0, B0=>uForth_cpu1_r_s_0, C0=>'X', 
                D0=>uForth_cpu1_N_723, M0=>'X', CE=>uForth_cpu1_re, CLK=>Clk50, 
                LSR=>'X', OFX1=>open, F1=>uForth_cpu1_r_lm_1, 
                Q1=>uForth_cpu1_r_1, OFX0=>open, F0=>uForth_cpu1_r_lm_0, 
                Q0=>uForth_cpu1_r_0);
    uForth_cpu1_SLICE_733I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"CCAA", 
                   LUT1_INITVAL=>X"F5A0", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_N_723, B1=>'X', 
                C1=>uForth_cpu1_r_s_3, D1=>uForth_cpu1_r_3_3, 
                DI1=>uForth_cpu1_r_lm_3, DI0=>uForth_cpu1_r_lm_2, 
                A0=>uForth_cpu1_r_3_2, B0=>uForth_cpu1_r_s_2, C0=>'X', 
                D0=>uForth_cpu1_N_723, M0=>'X', CE=>uForth_cpu1_re, CLK=>Clk50, 
                LSR=>'X', OFX1=>open, F1=>uForth_cpu1_r_lm_3, 
                Q1=>uForth_cpu1_r_3, OFX0=>open, F0=>uForth_cpu1_r_lm_2, 
                Q0=>uForth_cpu1_r_2);
    uForth_cpu1_SLICE_734I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"DD88", 
                   LUT1_INITVAL=>X"E2E2", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_r_3_5, 
                B1=>uForth_cpu1_N_723, C1=>uForth_cpu1_r_s_5, D1=>'X', 
                DI1=>uForth_cpu1_r_lm_5, DI0=>uForth_cpu1_r_lm_4, 
                A0=>uForth_cpu1_N_723, B0=>uForth_cpu1_r_s_4, C0=>'X', 
                D0=>uForth_cpu1_r_3_4, M0=>'X', CE=>uForth_cpu1_re, CLK=>Clk50, 
                LSR=>'X', OFX1=>open, F1=>uForth_cpu1_r_lm_5, 
                Q1=>uForth_cpu1_r_5, OFX0=>open, F0=>uForth_cpu1_r_lm_4, 
                Q0=>uForth_cpu1_r_4);
    uForth_cpu1_SLICE_735I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"CFC0", 
                   LUT1_INITVAL=>X"CACA", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_r_3_7, 
                B1=>uForth_cpu1_r_s_7, C1=>uForth_cpu1_N_723, D1=>'X', 
                DI1=>uForth_cpu1_r_lm_7, DI0=>uForth_cpu1_r_lm_6, A0=>'X', 
                B0=>uForth_cpu1_r_s_6, C0=>uForth_cpu1_N_723, 
                D0=>uForth_cpu1_r_3_6, M0=>'X', CE=>uForth_cpu1_re, CLK=>Clk50, 
                LSR=>'X', OFX1=>open, F1=>uForth_cpu1_r_lm_7, 
                Q1=>uForth_cpu1_r_7, OFX0=>open, F0=>uForth_cpu1_r_lm_6, 
                Q0=>uForth_cpu1_r_6);
    uForth_cpu1_SLICE_736I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"F3C0", 
                   LUT1_INITVAL=>X"E4E4", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_N_723, 
                B1=>uForth_cpu1_r_3_9, C1=>uForth_cpu1_r_s_9, D1=>'X', 
                DI1=>uForth_cpu1_r_lm_9, DI0=>uForth_cpu1_r_lm_8, A0=>'X', 
                B0=>uForth_cpu1_N_723, C0=>uForth_cpu1_r_s_8, 
                D0=>uForth_cpu1_r_3_8, M0=>'X', CE=>uForth_cpu1_re, CLK=>Clk50, 
                LSR=>'X', OFX1=>open, F1=>uForth_cpu1_r_lm_9, 
                Q1=>uForth_cpu1_r_9, OFX0=>open, F0=>uForth_cpu1_r_lm_8, 
                Q0=>uForth_cpu1_r_8);
    uForth_cpu1_SLICE_737I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"AACC", 
                   LUT1_INITVAL=>X"F0CC", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>uForth_cpu1_r_3_11, 
                C1=>uForth_cpu1_r_s_11, D1=>uForth_cpu1_N_723, 
                DI1=>uForth_cpu1_r_lm_11, DI0=>uForth_cpu1_r_lm_10, 
                A0=>uForth_cpu1_r_s_10, B0=>uForth_cpu1_r_3_10, C0=>'X', 
                D0=>uForth_cpu1_N_723, M0=>'X', CE=>uForth_cpu1_re, CLK=>Clk50, 
                LSR=>'X', OFX1=>open, F1=>uForth_cpu1_r_lm_11, 
                Q1=>uForth_cpu1_r_11, OFX0=>open, F0=>uForth_cpu1_r_lm_10, 
                Q0=>uForth_cpu1_r_10);
    uForth_cpu1_SLICE_738I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"B8B8", 
                   LUT1_INITVAL=>X"FC0C", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>uForth_cpu1_r_3_13, 
                C1=>uForth_cpu1_N_723, D1=>uForth_cpu1_r_s_13, 
                DI1=>uForth_cpu1_r_lm_13, DI0=>uForth_cpu1_r_lm_12, 
                A0=>uForth_cpu1_r_s_12, B0=>uForth_cpu1_N_723, 
                C0=>uForth_cpu1_r_3_12, D0=>'X', M0=>'X', CE=>uForth_cpu1_re, 
                CLK=>Clk50, LSR=>'X', OFX1=>open, F1=>uForth_cpu1_r_lm_13, 
                Q1=>uForth_cpu1_r_13, OFX0=>open, F0=>uForth_cpu1_r_lm_12, 
                Q0=>uForth_cpu1_r_12);
    uForth_cpu1_SLICE_739I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"BB88", 
                   LUT1_INITVAL=>X"EE44", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_N_723, 
                B1=>uForth_cpu1_r_3_15, C1=>'X', D1=>uForth_cpu1_r_s_15, 
                DI1=>uForth_cpu1_r_lm_15, DI0=>uForth_cpu1_r_lm_14, 
                A0=>uForth_cpu1_r_s_14, B0=>uForth_cpu1_N_723, C0=>'X', 
                D0=>uForth_cpu1_r_3_14, M0=>'X', CE=>uForth_cpu1_re, 
                CLK=>Clk50, LSR=>'X', OFX1=>open, F1=>uForth_cpu1_r_lm_15, 
                Q1=>uForth_cpu1_r_15, OFX0=>open, F0=>uForth_cpu1_r_lm_14, 
                Q0=>uForth_cpu1_r_14);
    uForth_cpu1_SLICE_740I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"F5A0", 
                   LUT1_INITVAL=>X"E4E4", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_N_723, 
                B1=>uForth_cpu1_r_3_17, C1=>uForth_cpu1_r_s_17, D1=>'X', 
                DI1=>uForth_cpu1_r_lm_17, DI0=>uForth_cpu1_r_lm_16, 
                A0=>uForth_cpu1_N_723, B0=>'X', C0=>uForth_cpu1_r_s_16, 
                D0=>uForth_cpu1_r_3_16, M0=>'X', CE=>uForth_cpu1_re, 
                CLK=>Clk50, LSR=>'X', OFX1=>open, F1=>uForth_cpu1_r_lm_17, 
                Q1=>uForth_cpu1_r_17, OFX0=>open, F0=>uForth_cpu1_r_lm_16, 
                Q0=>uForth_cpu1_r_16);
    uForth_cpu1_SLICE_741I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"F3C0", 
                   LUT1_INITVAL=>X"F3C0", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>uForth_cpu1_N_723, 
                C1=>uForth_cpu1_r_s_19, D1=>uForth_cpu1_r_3_19, 
                DI1=>uForth_cpu1_r_lm_19, DI0=>uForth_cpu1_r_lm_18, A0=>'X', 
                B0=>uForth_cpu1_N_723, C0=>uForth_cpu1_r_s_18, 
                D0=>uForth_cpu1_r_3_18, M0=>'X', CE=>uForth_cpu1_re, 
                CLK=>Clk50, LSR=>'X', OFX1=>open, F1=>uForth_cpu1_r_lm_19, 
                Q1=>uForth_cpu1_r_19, OFX0=>open, F0=>uForth_cpu1_r_lm_18, 
                Q0=>uForth_cpu1_r_18);
    uForth_cpu1_SLICE_742I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"AACC", 
                   LUT1_INITVAL=>X"BB88", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_r_s_21, 
                B1=>uForth_cpu1_N_723, C1=>'X', D1=>uForth_cpu1_r_3_21, 
                DI1=>uForth_cpu1_r_lm_21, DI0=>uForth_cpu1_r_lm_20, 
                A0=>uForth_cpu1_r_s_20, B0=>uForth_cpu1_r_3_20, C0=>'X', 
                D0=>uForth_cpu1_N_723, M0=>'X', CE=>uForth_cpu1_re, CLK=>Clk50, 
                LSR=>'X', OFX1=>open, F1=>uForth_cpu1_r_lm_21, 
                Q1=>uForth_cpu1_r_21, OFX0=>open, F0=>uForth_cpu1_r_lm_20, 
                Q0=>uForth_cpu1_r_20);
    uForth_cpu1_SLICE_743I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"CFC0", 
                   LUT1_INITVAL=>X"CFC0", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>uForth_cpu1_r_s_23, 
                C1=>uForth_cpu1_N_723, D1=>uForth_cpu1_r_3_23, 
                DI1=>uForth_cpu1_r_lm_23, DI0=>uForth_cpu1_r_lm_22, A0=>'X', 
                B0=>uForth_cpu1_r_s_22, C0=>uForth_cpu1_N_723, 
                D0=>uForth_cpu1_r_3_22, M0=>'X', CE=>uForth_cpu1_re, 
                CLK=>Clk50, LSR=>'X', OFX1=>open, F1=>uForth_cpu1_r_lm_23, 
                Q1=>uForth_cpu1_r_23, OFX0=>open, F0=>uForth_cpu1_r_lm_22, 
                Q0=>uForth_cpu1_r_22);
    uForth_cpu1_SLICE_744I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"CCAA", 
                   LUT1_INITVAL=>X"F0AA", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_r_3_25, B1=>'X', 
                C1=>uForth_cpu1_r_s_25, D1=>uForth_cpu1_N_723, 
                DI1=>uForth_cpu1_r_lm_25, DI0=>uForth_cpu1_r_lm_24, 
                A0=>uForth_cpu1_r_3_24, B0=>uForth_cpu1_r_s_24, C0=>'X', 
                D0=>uForth_cpu1_N_723, M0=>'X', CE=>uForth_cpu1_re, CLK=>Clk50, 
                LSR=>'X', OFX1=>open, F1=>uForth_cpu1_r_lm_25, 
                Q1=>uForth_cpu1_r_25, OFX0=>open, F0=>uForth_cpu1_r_lm_24, 
                Q0=>uForth_cpu1_r_24);
    uForth_cpu1_SLICE_745I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"D8D8", 
                   LUT1_INITVAL=>X"F5A0", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_N_723, B1=>'X', 
                C1=>uForth_cpu1_r_s_27, D1=>uForth_cpu1_r_3_27, 
                DI1=>uForth_cpu1_r_lm_27, DI0=>uForth_cpu1_r_lm_26, 
                A0=>uForth_cpu1_N_723, B0=>uForth_cpu1_r_s_26, 
                C0=>uForth_cpu1_r_3_26, D0=>'X', M0=>'X', CE=>uForth_cpu1_re, 
                CLK=>Clk50, LSR=>'X', OFX1=>open, F1=>uForth_cpu1_r_lm_27, 
                Q1=>uForth_cpu1_r_27, OFX0=>open, F0=>uForth_cpu1_r_lm_26, 
                Q0=>uForth_cpu1_r_26);
    uForth_cpu1_SLICE_746I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"AFA0", 
                   LUT1_INITVAL=>X"FA50", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_N_723, B1=>'X', 
                C1=>uForth_cpu1_r_3_29, D1=>uForth_cpu1_r_s_29, 
                DI1=>uForth_cpu1_r_lm_29, DI0=>uForth_cpu1_r_lm_28, 
                A0=>uForth_cpu1_r_s_28, B0=>'X', C0=>uForth_cpu1_N_723, 
                D0=>uForth_cpu1_r_3_28, M0=>'X', CE=>uForth_cpu1_re, 
                CLK=>Clk50, LSR=>'X', OFX1=>open, F1=>uForth_cpu1_r_lm_29, 
                Q1=>uForth_cpu1_r_29, OFX0=>open, F0=>uForth_cpu1_r_lm_28, 
                Q0=>uForth_cpu1_r_28);
    uForth_cpu1_SLICE_747I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"CCF0", 
                   LUT1_INITVAL=>X"EE22", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_r_3_31, 
                B1=>uForth_cpu1_N_723, C1=>'X', D1=>uForth_cpu1_r_s_31, 
                DI1=>uForth_cpu1_r_lm_31, DI0=>uForth_cpu1_r_lm_30, A0=>'X', 
                B0=>uForth_cpu1_r_s_30, C0=>uForth_cpu1_r_3_30, 
                D0=>uForth_cpu1_N_723, M0=>'X', CE=>uForth_cpu1_re, CLK=>Clk50, 
                LSR=>'X', OFX1=>open, F1=>uForth_cpu1_r_lm_31, 
                Q1=>uForth_cpu1_r_31, OFX0=>open, F0=>uForth_cpu1_r_lm_30, 
                Q0=>uForth_cpu1_r_30);
    uForth_cpu1_SLICE_748I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"AA0C", 
                   LUT1_INITVAL=>X"5000", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>SRst, B1=>'X', 
                C1=>uForth_cpu1_un61_r_z, D1=>uForth_cpu1_pload17, DI1=>'X', 
                DI0=>uForth_cpu1_r_lm_32, A0=>uForth_cpu1_r_s_32, 
                B0=>uForth_cpu1_r_3_m0_32, C0=>uForth_cpu1_r_3_sm0, 
                D0=>uForth_cpu1_N_723, M0=>'X', CE=>uForth_cpu1_re, CLK=>Clk50, 
                LSR=>'X', OFX1=>open, F1=>uForth_cpu1_N_723, Q1=>open, 
                OFX0=>open, F0=>uForth_cpu1_r_lm_32, Q0=>uForth_cpu1_r_32);
    uForth_cpu1_SLICE_749I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"FCFC", LUT1_INITVAL=>X"EEEE", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_r_stackro_1, 
                B1=>uForth_cpu1_N_871, C1=>'X', D1=>'X', 
                DI1=>uForth_cpu1_fb_0_59, DI0=>uForth_cpu1_fb_0_58, A0=>'X', 
                B0=>uForth_cpu1_N_870, C0=>uForth_cpu1_r_stackro_0, D0=>'X', 
                M0=>'X', CE=>'X', CLK=>Clk50, LSR=>uSeq_lSRst_iso, OFX1=>open, 
                F1=>uForth_cpu1_fb_0_59, Q1=>uForth_cpu1_r_stackro_1, 
                OFX0=>open, F0=>uForth_cpu1_fb_0_58, 
                Q0=>uForth_cpu1_r_stackro_0);
    uForth_cpu1_SLICE_750I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"FFAA", LUT1_INITVAL=>X"FFCC", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>uForth_cpu1_N_873, 
                C1=>'X', D1=>uForth_cpu1_r_stackro_3, DI1=>uForth_cpu1_fb_0_61, 
                DI0=>uForth_cpu1_fb_0_60, A0=>uForth_cpu1_N_872, B0=>'X', 
                C0=>'X', D0=>uForth_cpu1_r_stackro_2, M0=>'X', CE=>'X', 
                CLK=>Clk50, LSR=>uSeq_lSRst_iso, OFX1=>open, 
                F1=>uForth_cpu1_fb_0_61, Q1=>uForth_cpu1_r_stackro_3, 
                OFX0=>open, F0=>uForth_cpu1_fb_0_60, 
                Q0=>uForth_cpu1_r_stackro_2);
    uForth_cpu1_SLICE_751I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"FFAA", LUT1_INITVAL=>X"FFCC", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>uForth_cpu1_r_stackro_5, C1=>'X', D1=>uForth_cpu1_N_164, 
                DI1=>uForth_cpu1_fb_0_50, DI0=>uForth_cpu1_fb_0_62, 
                A0=>uForth_cpu1_N_874, B0=>'X', C0=>'X', 
                D0=>uForth_cpu1_r_stackro_4, M0=>'X', CE=>'X', CLK=>Clk50, 
                LSR=>uSeq_lSRst_iso, OFX1=>open, F1=>uForth_cpu1_fb_0_50, 
                Q1=>uForth_cpu1_r_stackro_5, OFX0=>open, 
                F0=>uForth_cpu1_fb_0_62, Q0=>uForth_cpu1_r_stackro_4);
    uForth_cpu1_SLICE_752I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"FFCC", LUT1_INITVAL=>X"EEEE", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_N_875, 
                B1=>uForth_cpu1_r_stackro_7, C1=>'X', D1=>'X', 
                DI1=>uForth_cpu1_fb_0_52, DI0=>uForth_cpu1_fb_0_51, A0=>'X', 
                B0=>uForth_cpu1_r_stackro_6, C0=>'X', D0=>uForth_cpu1_N_883, 
                M0=>'X', CE=>'X', CLK=>Clk50, LSR=>uSeq_lSRst_iso, OFX1=>open, 
                F1=>uForth_cpu1_fb_0_52, Q1=>uForth_cpu1_r_stackro_7, 
                OFX0=>open, F0=>uForth_cpu1_fb_0_51, 
                Q0=>uForth_cpu1_r_stackro_6);
    uForth_cpu1_SLICE_753I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"FFF0", LUT1_INITVAL=>X"FFCC", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>uForth_cpu1_r_stackro_9, C1=>'X', D1=>uForth_cpu1_N_162, 
                DI1=>uForth_cpu1_fb_0_54, DI0=>uForth_cpu1_fb_0_53, A0=>'X', 
                B0=>'X', C0=>uForth_cpu1_N_163, D0=>uForth_cpu1_r_stackro_8, 
                M0=>'X', CE=>'X', CLK=>Clk50, LSR=>uSeq_lSRst_iso, OFX1=>open, 
                F1=>uForth_cpu1_fb_0_54, Q1=>uForth_cpu1_r_stackro_9, 
                OFX0=>open, F0=>uForth_cpu1_fb_0_53, 
                Q0=>uForth_cpu1_r_stackro_8);
    uForth_cpu1_SLICE_754I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"FFF0", LUT1_INITVAL=>X"EEEE", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_N_876, 
                B1=>uForth_cpu1_r_stackro_11, C1=>'X', D1=>'X', 
                DI1=>uForth_cpu1_fb_0_56, DI0=>uForth_cpu1_fb_0_55, A0=>'X', 
                B0=>'X', C0=>uForth_cpu1_N_161, D0=>uForth_cpu1_r_stackro_10, 
                M0=>'X', CE=>'X', CLK=>Clk50, LSR=>uSeq_lSRst_iso, OFX1=>open, 
                F1=>uForth_cpu1_fb_0_56, Q1=>uForth_cpu1_r_stackro_11, 
                OFX0=>open, F0=>uForth_cpu1_fb_0_55, 
                Q0=>uForth_cpu1_r_stackro_10);
    uForth_cpu1_SLICE_755I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"FAFA", LUT1_INITVAL=>X"EEEE", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_r_stackro_13, 
                B1=>uForth_cpu1_N_878, C1=>'X', D1=>'X', 
                DI1=>uForth_cpu1_fb_0_43, DI0=>uForth_cpu1_fb_0_57, 
                A0=>uForth_cpu1_N_877, B0=>'X', C0=>uForth_cpu1_r_stackro_12, 
                D0=>'X', M0=>'X', CE=>'X', CLK=>Clk50, LSR=>uSeq_lSRst_iso, 
                OFX1=>open, F1=>uForth_cpu1_fb_0_43, 
                Q1=>uForth_cpu1_r_stackro_13, OFX0=>open, 
                F0=>uForth_cpu1_fb_0_57, Q0=>uForth_cpu1_r_stackro_12);
    uForth_cpu1_SLICE_756I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"FFF0", LUT1_INITVAL=>X"FFCC", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>uForth_cpu1_r_stackro_15, C1=>'X', D1=>uForth_cpu1_N_160, 
                DI1=>uForth_cpu1_fb_0_45, DI0=>uForth_cpu1_fb_0_44, A0=>'X', 
                B0=>'X', C0=>uForth_cpu1_N_884, D0=>uForth_cpu1_r_stackro_14, 
                M0=>'X', CE=>'X', CLK=>Clk50, LSR=>uSeq_lSRst_iso, OFX1=>open, 
                F1=>uForth_cpu1_fb_0_45, Q1=>uForth_cpu1_r_stackro_15, 
                OFX0=>open, F0=>uForth_cpu1_fb_0_44, 
                Q0=>uForth_cpu1_r_stackro_14);
    uForth_cpu1_SLICE_757I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"FFCC", LUT1_INITVAL=>X"FCFC", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>uForth_cpu1_r_stackro_17, C1=>uForth_cpu1_N_886, D1=>'X', 
                DI1=>uForth_cpu1_fb_0_47, DI0=>uForth_cpu1_fb_0_46, A0=>'X', 
                B0=>uForth_cpu1_N_885, C0=>'X', D0=>uForth_cpu1_r_stackro_16, 
                M0=>'X', CE=>'X', CLK=>Clk50, LSR=>uSeq_lSRst_iso, OFX1=>open, 
                F1=>uForth_cpu1_fb_0_47, Q1=>uForth_cpu1_r_stackro_17, 
                OFX0=>open, F0=>uForth_cpu1_fb_0_46, 
                Q0=>uForth_cpu1_r_stackro_16);
    uForth_cpu1_SLICE_758I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"FFCC", LUT1_INITVAL=>X"FCFC", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>uForth_cpu1_N_879, 
                C1=>uForth_cpu1_r_stackro_19, D1=>'X', 
                DI1=>uForth_cpu1_fb_0_49, DI0=>uForth_cpu1_fb_0_48, A0=>'X', 
                B0=>uForth_cpu1_r_stackro_18, C0=>'X', D0=>uForth_cpu1_N_159, 
                M0=>'X', CE=>'X', CLK=>Clk50, LSR=>uSeq_lSRst_iso, OFX1=>open, 
                F1=>uForth_cpu1_fb_0_49, Q1=>uForth_cpu1_r_stackro_19, 
                OFX0=>open, F0=>uForth_cpu1_fb_0_48, 
                Q0=>uForth_cpu1_r_stackro_18);
    uForth_cpu1_SLICE_759I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"FFAA", LUT1_INITVAL=>X"FCFC", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>uForth_cpu1_N_881, 
                C1=>uForth_cpu1_r_stackro_21, D1=>'X', 
                DI1=>uForth_cpu1_fb_0_36, DI0=>uForth_cpu1_fb_0_35, 
                A0=>uForth_cpu1_N_880, B0=>'X', C0=>'X', 
                D0=>uForth_cpu1_r_stackro_20, M0=>'X', CE=>'X', CLK=>Clk50, 
                LSR=>uSeq_lSRst_iso, OFX1=>open, F1=>uForth_cpu1_fb_0_36, 
                Q1=>uForth_cpu1_r_stackro_21, OFX0=>open, 
                F0=>uForth_cpu1_fb_0_35, Q0=>uForth_cpu1_r_stackro_20);
    uForth_cpu1_SLICE_760I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"FFAA", LUT1_INITVAL=>X"FCFC", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>uForth_cpu1_r_stackro_23, C1=>uForth_cpu1_N_158, D1=>'X', 
                DI1=>uForth_cpu1_fb_0_38, DI0=>uForth_cpu1_fb_0_37, 
                A0=>uForth_cpu1_N_887, B0=>'X', C0=>'X', 
                D0=>uForth_cpu1_r_stackro_22, M0=>'X', CE=>'X', CLK=>Clk50, 
                LSR=>uSeq_lSRst_iso, OFX1=>open, F1=>uForth_cpu1_fb_0_38, 
                Q1=>uForth_cpu1_r_stackro_23, OFX0=>open, 
                F0=>uForth_cpu1_fb_0_37, Q0=>uForth_cpu1_r_stackro_22);
    uForth_cpu1_SLICE_761I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"FCFC", LUT1_INITVAL=>X"FFAA", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_r_stackro_25, 
                B1=>'X', C1=>'X', D1=>uForth_cpu1_N_141, 
                DI1=>uForth_cpu1_fb_0_40, DI0=>uForth_cpu1_fb_0_39, A0=>'X', 
                B0=>uForth_cpu1_N_157, C0=>uForth_cpu1_r_stackro_24, D0=>'X', 
                M0=>'X', CE=>'X', CLK=>Clk50, LSR=>uSeq_lSRst_iso, OFX1=>open, 
                F1=>uForth_cpu1_fb_0_40, Q1=>uForth_cpu1_r_stackro_25, 
                OFX0=>open, F0=>uForth_cpu1_fb_0_39, 
                Q0=>uForth_cpu1_r_stackro_24);
    uForth_cpu1_SLICE_762I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"FFAA", LUT1_INITVAL=>X"EEEE", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_r_stackro_27, 
                B1=>uForth_cpu1_N_882, C1=>'X', D1=>'X', 
                DI1=>uForth_cpu1_fb_0_42, DI0=>uForth_cpu1_fb_0_41, 
                A0=>uForth_cpu1_r_stackro_26, B0=>'X', C0=>'X', 
                D0=>uForth_cpu1_N_156, M0=>'X', CE=>'X', CLK=>Clk50, 
                LSR=>uSeq_lSRst_iso, OFX1=>open, F1=>uForth_cpu1_fb_0_42, 
                Q1=>uForth_cpu1_r_stackro_27, OFX0=>open, 
                F0=>uForth_cpu1_fb_0_41, Q0=>uForth_cpu1_r_stackro_26);
    uForth_cpu1_SLICE_763I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"FFF0", LUT1_INITVAL=>X"FFCC", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>uForth_cpu1_r_stackro_29, C1=>'X', D1=>uForth_cpu1_N_155, 
                DI1=>uForth_cpu1_fb_0_32, DI0=>uForth_cpu1_fb_0_31, A0=>'X', 
                B0=>'X', C0=>uForth_cpu1_N_888, D0=>uForth_cpu1_r_stackro_28, 
                M0=>'X', CE=>'X', CLK=>Clk50, LSR=>uSeq_lSRst_iso, OFX1=>open, 
                F1=>uForth_cpu1_fb_0_32, Q1=>uForth_cpu1_r_stackro_29, 
                OFX0=>open, F0=>uForth_cpu1_fb_0_31, 
                Q0=>uForth_cpu1_r_stackro_28);
    uForth_cpu1_SLICE_764I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"FAFA", LUT1_INITVAL=>X"EEEE", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_r_stackro_31, 
                B1=>uForth_cpu1_N_889, C1=>'X', D1=>'X', 
                DI1=>uForth_cpu1_fb_0_34, DI0=>uForth_cpu1_fb_0_33, 
                A0=>uForth_cpu1_r_stackro_30, B0=>'X', C0=>uForth_cpu1_N_154, 
                D0=>'X', M0=>'X', CE=>'X', CLK=>Clk50, LSR=>uSeq_lSRst_iso, 
                OFX1=>open, F1=>uForth_cpu1_fb_0_34, 
                Q1=>uForth_cpu1_r_stackro_31, OFX0=>open, 
                F0=>uForth_cpu1_fb_0_33, Q0=>uForth_cpu1_r_stackro_30);
    uForth_cpu1_SLICE_765I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"5A5A", LUT1_INITVAL=>X"E0A0", 
                   REG0_SD=>"VHI", CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_pload37, 
                B1=>uForth_cpu1_code_0, C1=>uForth_cpu1_rp1_4, 
                D1=>uForth_cpu1_t_in_sn_N_41, DI1=>'X', DI0=>uForth_cpu1_rp1_0, 
                A0=>uForth_cpu1_un1_rpoppf_4, B0=>'X', C0=>uForth_cpu1_rp1f_0, 
                D0=>'X', M0=>'X', CE=>'X', CLK=>Clk50, LSR=>SRst, OFX1=>open, 
                F1=>uForth_cpu1_r_stack_and_2, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_rp1_0, Q0=>uForth_cpu1_rp1f_0);
    uForth_cpu1_SLICE_766I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"03FC", LUT1_INITVAL=>X"EEAA", 
                   REG0_SD=>"VHI", CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_pload37, 
                B1=>uForth_cpu1_t_in_sn_N_41, C1=>'X', D1=>uForth_cpu1_code_0, 
                DI1=>'X', DI0=>uForth_cpu1_un1_rp_0, A0=>'X', 
                B0=>uForth_cpu1_rpush, C0=>uForth_cpu1_rpopp_2, 
                D0=>uForth_cpu1_rp_0, M0=>'X', CE=>'X', CLK=>Clk50, LSR=>SRst, 
                OFX1=>open, F1=>uForth_cpu1_rpush, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_un1_rp_0, Q0=>uForth_cpu1_rp_0);
    uForth_cpu1_SLICE_767I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"FFAA", LUT1_INITVAL=>X"EEEE", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_N_925, 
                B1=>uForth_cpu1_s_stackro_1, C1=>'X', D1=>'X', 
                DI1=>uForth_cpu1_fb_0_27, DI0=>uForth_cpu1_fb_0_26, 
                A0=>uForth_cpu1_N_924, B0=>'X', C0=>'X', 
                D0=>uForth_cpu1_s_stackro_0, M0=>'X', CE=>'X', CLK=>Clk50, 
                LSR=>uSeq_lSRst_iso, OFX1=>open, F1=>uForth_cpu1_fb_0_27, 
                Q1=>uForth_cpu1_s_stackro_1, OFX0=>open, 
                F0=>uForth_cpu1_fb_0_26, Q0=>uForth_cpu1_s_stackro_0);
    uForth_cpu1_SLICE_768I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"FCFC", LUT1_INITVAL=>X"FAFA", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_s_stackro_3, 
                B1=>'X', C1=>uForth_cpu1_N_927, D1=>'X', 
                DI1=>uForth_cpu1_fb_0_29, DI0=>uForth_cpu1_fb_0_28, A0=>'X', 
                B0=>uForth_cpu1_N_926, C0=>uForth_cpu1_s_stackro_2, D0=>'X', 
                M0=>'X', CE=>'X', CLK=>Clk50, LSR=>uSeq_lSRst_iso, OFX1=>open, 
                F1=>uForth_cpu1_fb_0_29, Q1=>uForth_cpu1_s_stackro_3, 
                OFX0=>open, F0=>uForth_cpu1_fb_0_28, 
                Q0=>uForth_cpu1_s_stackro_2);
    uForth_cpu1_SLICE_769I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"FFF0", LUT1_INITVAL=>X"FFCC", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>uForth_cpu1_s_stackro_5, C1=>'X', D1=>uForth_cpu1_N_950, 
                DI1=>uForth_cpu1_fb_0_18, DI0=>uForth_cpu1_fb_0_30, A0=>'X', 
                B0=>'X', C0=>uForth_cpu1_N_951, D0=>uForth_cpu1_s_stackro_4, 
                M0=>'X', CE=>'X', CLK=>Clk50, LSR=>uSeq_lSRst_iso, OFX1=>open, 
                F1=>uForth_cpu1_fb_0_18, Q1=>uForth_cpu1_s_stackro_5, 
                OFX0=>open, F0=>uForth_cpu1_fb_0_30, 
                Q0=>uForth_cpu1_s_stackro_4);
    uForth_cpu1_SLICE_770I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"FFF0", LUT1_INITVAL=>X"EEEE", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_N_928, 
                B1=>uForth_cpu1_s_stackro_7, C1=>'X', D1=>'X', 
                DI1=>uForth_cpu1_fb_0_20, DI0=>uForth_cpu1_fb_0_19, A0=>'X', 
                B0=>'X', C0=>uForth_cpu1_N_932, D0=>uForth_cpu1_s_stackro_6, 
                M0=>'X', CE=>'X', CLK=>Clk50, LSR=>uSeq_lSRst_iso, OFX1=>open, 
                F1=>uForth_cpu1_fb_0_20, Q1=>uForth_cpu1_s_stackro_7, 
                OFX0=>open, F0=>uForth_cpu1_fb_0_19, 
                Q0=>uForth_cpu1_s_stackro_6);
    uForth_cpu1_SLICE_771I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"FFAA", LUT1_INITVAL=>X"FAFA", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_s_stackro_9, 
                B1=>'X', C1=>uForth_cpu1_N_949, D1=>'X', 
                DI1=>uForth_cpu1_fb_0_22, DI0=>uForth_cpu1_fb_0_21, 
                A0=>uForth_cpu1_N_933, B0=>'X', C0=>'X', 
                D0=>uForth_cpu1_s_stackro_8, M0=>'X', CE=>'X', CLK=>Clk50, 
                LSR=>uSeq_lSRst_iso, OFX1=>open, F1=>uForth_cpu1_fb_0_22, 
                Q1=>uForth_cpu1_s_stackro_9, OFX0=>open, 
                F0=>uForth_cpu1_fb_0_21, Q0=>uForth_cpu1_s_stackro_8);
    uForth_cpu1_SLICE_772I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"FFF0", LUT1_INITVAL=>X"FFAA", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_s_stackro_11, 
                B1=>'X', C1=>'X', D1=>uForth_cpu1_N_929, 
                DI1=>uForth_cpu1_fb_0_24, DI0=>uForth_cpu1_fb_0_23, A0=>'X', 
                B0=>'X', C0=>uForth_cpu1_s_stackro_10, D0=>uForth_cpu1_N_934, 
                M0=>'X', CE=>'X', CLK=>Clk50, LSR=>uSeq_lSRst_iso, OFX1=>open, 
                F1=>uForth_cpu1_fb_0_24, Q1=>uForth_cpu1_s_stackro_11, 
                OFX0=>open, F0=>uForth_cpu1_fb_0_23, 
                Q0=>uForth_cpu1_s_stackro_10);
    uForth_cpu1_SLICE_773I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"FFAA", LUT1_INITVAL=>X"FFCC", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>uForth_cpu1_s_stackro_13, C1=>'X', D1=>uForth_cpu1_N_149, 
                DI1=>uForth_cpu1_fb_0_11, DI0=>uForth_cpu1_fb_0_25, 
                A0=>uForth_cpu1_N_930, B0=>'X', C0=>'X', 
                D0=>uForth_cpu1_s_stackro_12, M0=>'X', CE=>'X', CLK=>Clk50, 
                LSR=>uSeq_lSRst_iso, OFX1=>open, F1=>uForth_cpu1_fb_0_11, 
                Q1=>uForth_cpu1_s_stackro_13, OFX0=>open, 
                F0=>uForth_cpu1_fb_0_25, Q0=>uForth_cpu1_s_stackro_12);
    uForth_cpu1_SLICE_774I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"FFF0", LUT1_INITVAL=>X"FCFC", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>uForth_cpu1_s_stackro_15, C1=>uForth_cpu1_N_150, D1=>'X', 
                DI1=>uForth_cpu1_fb_0_13, DI0=>uForth_cpu1_fb_0_12, A0=>'X', 
                B0=>'X', C0=>uForth_cpu1_N_935, D0=>uForth_cpu1_s_stackro_14, 
                M0=>'X', CE=>'X', CLK=>Clk50, LSR=>uSeq_lSRst_iso, OFX1=>open, 
                F1=>uForth_cpu1_fb_0_13, Q1=>uForth_cpu1_s_stackro_15, 
                OFX0=>open, F0=>uForth_cpu1_fb_0_12, 
                Q0=>uForth_cpu1_s_stackro_14);
    uForth_cpu1_SLICE_775I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"FFAA", LUT1_INITVAL=>X"EEEE", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_N_937, 
                B1=>uForth_cpu1_s_stackro_17, C1=>'X', D1=>'X', 
                DI1=>uForth_cpu1_fb_0_15, DI0=>uForth_cpu1_fb_0_14, 
                A0=>uForth_cpu1_N_936, B0=>'X', C0=>'X', 
                D0=>uForth_cpu1_s_stackro_16, M0=>'X', CE=>'X', CLK=>Clk50, 
                LSR=>uSeq_lSRst_iso, OFX1=>open, F1=>uForth_cpu1_fb_0_15, 
                Q1=>uForth_cpu1_s_stackro_17, OFX0=>open, 
                F0=>uForth_cpu1_fb_0_14, Q0=>uForth_cpu1_s_stackro_16);
    uForth_cpu1_SLICE_776I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"FFAA", LUT1_INITVAL=>X"FFCC", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>uForth_cpu1_s_stackro_19, C1=>'X', D1=>uForth_cpu1_N_948, 
                DI1=>uForth_cpu1_fb_0_17, DI0=>uForth_cpu1_fb_0_16, 
                A0=>uForth_cpu1_N_938, B0=>'X', C0=>'X', 
                D0=>uForth_cpu1_s_stackro_18, M0=>'X', CE=>'X', CLK=>Clk50, 
                LSR=>uSeq_lSRst_iso, OFX1=>open, F1=>uForth_cpu1_fb_0_17, 
                Q1=>uForth_cpu1_s_stackro_19, OFX0=>open, 
                F0=>uForth_cpu1_fb_0_16, Q0=>uForth_cpu1_s_stackro_18);
    uForth_cpu1_SLICE_777I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"FFF0", LUT1_INITVAL=>X"FCFC", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>uForth_cpu1_s_stackro_21, C1=>uForth_cpu1_N_939, D1=>'X', 
                DI1=>uForth_cpu1_fb_0_4, DI0=>uForth_cpu1_fb_0_3, A0=>'X', 
                B0=>'X', C0=>uForth_cpu1_N_947, D0=>uForth_cpu1_s_stackro_20, 
                M0=>'X', CE=>'X', CLK=>Clk50, LSR=>uSeq_lSRst_iso, OFX1=>open, 
                F1=>uForth_cpu1_fb_0_4, Q1=>uForth_cpu1_s_stackro_21, 
                OFX0=>open, F0=>uForth_cpu1_fb_0_3, 
                Q0=>uForth_cpu1_s_stackro_20);
    uForth_cpu1_SLICE_778I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"FFCC", LUT1_INITVAL=>X"EEEE", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_N_151, 
                B1=>uForth_cpu1_s_stackro_23, C1=>'X', D1=>'X', 
                DI1=>uForth_cpu1_fb_0_6, DI0=>uForth_cpu1_fb_0_5, A0=>'X', 
                B0=>uForth_cpu1_N_940, C0=>'X', D0=>uForth_cpu1_s_stackro_22, 
                M0=>'X', CE=>'X', CLK=>Clk50, LSR=>uSeq_lSRst_iso, OFX1=>open, 
                F1=>uForth_cpu1_fb_0_6, Q1=>uForth_cpu1_s_stackro_23, 
                OFX0=>open, F0=>uForth_cpu1_fb_0_5, 
                Q0=>uForth_cpu1_s_stackro_22);
    uForth_cpu1_SLICE_779I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"FFCC", LUT1_INITVAL=>X"FCFC", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>uForth_cpu1_N_942, 
                C1=>uForth_cpu1_s_stackro_25, D1=>'X', DI1=>uForth_cpu1_fb_0_8, 
                DI0=>uForth_cpu1_fb_0_7, A0=>'X', B0=>uForth_cpu1_N_941, 
                C0=>'X', D0=>uForth_cpu1_s_stackro_24, M0=>'X', CE=>'X', 
                CLK=>Clk50, LSR=>uSeq_lSRst_iso, OFX1=>open, 
                F1=>uForth_cpu1_fb_0_8, Q1=>uForth_cpu1_s_stackro_25, 
                OFX0=>open, F0=>uForth_cpu1_fb_0_7, 
                Q0=>uForth_cpu1_s_stackro_24);
    uForth_cpu1_SLICE_780I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"FFCC", LUT1_INITVAL=>X"FFCC", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>uForth_cpu1_s_stackro_27, C1=>'X', D1=>uForth_cpu1_N_152, 
                DI1=>uForth_cpu1_fb_0_10, DI0=>uForth_cpu1_fb_0_9, A0=>'X', 
                B0=>uForth_cpu1_N_943, C0=>'X', D0=>uForth_cpu1_s_stackro_26, 
                M0=>'X', CE=>'X', CLK=>Clk50, LSR=>uSeq_lSRst_iso, OFX1=>open, 
                F1=>uForth_cpu1_fb_0_10, Q1=>uForth_cpu1_s_stackro_27, 
                OFX0=>open, F0=>uForth_cpu1_fb_0_9, 
                Q0=>uForth_cpu1_s_stackro_26);
    uForth_cpu1_SLICE_781I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"FFF0", LUT1_INITVAL=>X"FFAA", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_s_stackro_29, 
                B1=>'X', C1=>'X', D1=>uForth_cpu1_N_153, 
                DI1=>uForth_cpu1_fb_0_0, DI0=>uForth_cpu1_fb_0, A0=>'X', 
                B0=>'X', C0=>uForth_cpu1_s_stackro_28, D0=>uForth_cpu1_N_944, 
                M0=>'X', CE=>'X', CLK=>Clk50, LSR=>uSeq_lSRst_iso, OFX1=>open, 
                F1=>uForth_cpu1_fb_0_0, Q1=>uForth_cpu1_s_stackro_29, 
                OFX0=>open, F0=>uForth_cpu1_fb_0, Q0=>uForth_cpu1_s_stackro_28);
    uForth_cpu1_SLICE_782I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"FFF0", LUT1_INITVAL=>X"FFAA", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_s_stackro_31, 
                B1=>'X', C1=>'X', D1=>uForth_cpu1_N_931, 
                DI1=>uForth_cpu1_fb_0_2, DI0=>uForth_cpu1_fb_0_1, A0=>'X', 
                B0=>'X', C0=>uForth_cpu1_s_stackro_30, D0=>uForth_cpu1_N_945, 
                M0=>'X', CE=>'X', CLK=>Clk50, LSR=>uSeq_lSRst_iso, OFX1=>open, 
                F1=>uForth_cpu1_fb_0_2, Q1=>uForth_cpu1_s_stackro_31, 
                OFX0=>open, F0=>uForth_cpu1_fb_0_1, 
                Q0=>uForth_cpu1_s_stackro_30);
    uForth_cpu1_SLICE_783I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"1102", LUT1_INITVAL=>X"0064", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_CO0, 
                B1=>uForth_cpu1_slot_2, C1=>uForth_cpu1_slot_1, 
                D1=>uForth_cpu1_reset_1, DI1=>uForth_cpu1_slot_5_2, 
                DI0=>uForth_cpu1_slot_5_1, A0=>uForth_cpu1_CO0, 
                B0=>uForth_cpu1_reset_1, C0=>uForth_cpu1_slot_2, 
                D0=>uForth_cpu1_slot_1, M0=>'X', CE=>'X', CLK=>Clk50, 
                LSR=>uSeq_lSRst_iso, OFX1=>open, F1=>uForth_cpu1_slot_5_2, 
                Q1=>uForth_cpu1_slot_2, OFX0=>open, F0=>uForth_cpu1_slot_5_1, 
                Q0=>uForth_cpu1_slot_1);
    uForth_cpu1_SLICE_784I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"00AF", LUT1_INITVAL=>X"0304", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_slot_2, 
                B1=>uForth_cpu1_CO0, C1=>uForth_cpu1_reset_1, 
                D1=>uForth_cpu1_slot_fast_1, DI1=>uForth_cpu1_slot_5_fast_1, 
                DI0=>uForth_cpu1_slot_5_fast_0, A0=>uForth_cpu1_iload_1, 
                B0=>'X', C0=>uForth_cpu1_reset_1, D0=>uForth_cpu1_slot_fast_0, 
                M0=>'X', CE=>'X', CLK=>Clk50, LSR=>uSeq_lSRst_iso, OFX1=>open, 
                F1=>uForth_cpu1_slot_5_fast_1, Q1=>uForth_cpu1_slot_fast_1, 
                OFX0=>open, F0=>uForth_cpu1_slot_5_fast_0, 
                Q0=>uForth_cpu1_slot_fast_0);
    uForth_cpu1_SLICE_785I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"33CC", LUT1_INITVAL=>X"CC00", 
                   REG0_SD=>"VHI", CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>uForth_cpu1_N_13065_i, C1=>'X', D1=>uForth_cpu1_sp1_4, 
                DI1=>'X', DI0=>uForth_cpu1_sp1_0, A0=>'X', 
                B0=>uForth_cpu1_sp1f_0, C0=>'X', D0=>uForth_cpu1_un1_spoppf_4, 
                M0=>'X', CE=>'X', CLK=>Clk50, LSR=>SRst, OFX1=>open, 
                F1=>uForth_cpu1_s_stack_and_2, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_sp1_0, Q0=>uForth_cpu1_sp1f_0);
    uForth_cpu1_SLICE_786I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"C933", LUT1_INITVAL=>X"FFDF", 
                   REG0_SD=>"VHI", CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_code_3_S, 
                B1=>uForth_cpu1_code_2, C1=>uForth_cpu1_N_77, 
                D1=>uForth_cpu1_code_5, DI1=>'X', DI0=>uForth_cpu1_un1_sp_0, 
                A0=>uForth_cpu1_code_5, B0=>uForth_cpu1_sp_0, 
                C0=>uForth_cpu1_N_18, D0=>uForth_cpu1_N_72, M0=>'X', CE=>'X', 
                CLK=>Clk50, LSR=>SRst, OFX1=>open, F1=>uForth_cpu1_N_72, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu1_un1_sp_0, 
                Q0=>uForth_cpu1_sp_0);
    uForth_cpu1_SLICE_787I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"FA0A", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>uForth_cpu1_t_in_32, 
                A0=>uForth_cpu1_N_549, B0=>'X', C0=>uForth_cpu1_t_in_sn_N_21, 
                D0=>uForth_cpu1_N_514, M0=>'X', CE=>uForth_cpu1_tload_1, 
                CLK=>Clk50, LSR=>uSeq_lSRst_iso, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu1_t_in_32, 
                Q0=>uForth_cpu1_t_32);
    uForth_cpu1_SLICE_788I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG1_REGSET=>"SET", GSR=>"DISABLED", LUT0_INITVAL=>X"FCFE", 
                   LUT1_INITVAL=>X"FFEA", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_pload37, 
                B1=>uForth_cpu1_code_0, C1=>uForth_cpu1_t_in_sn_N_41, 
                D1=>uForth_cpu1_rpopp_2, DI1=>uForth_cpu1_rp1_pipe_5_RNO, 
                DI0=>uForth_cpu1_rpopp_2, A0=>uForth_cpu1_pload17, 
                B0=>uForth_cpu1_pload33, C0=>uForth_cpu1_pload13, 
                D0=>uForth_cpu1_un61_r_z, M0=>'X', CE=>'X', CLK=>Clk50, 
                LSR=>SRst, OFX1=>open, F1=>uForth_cpu1_rp1_pipe_5_RNO, 
                Q1=>uForth_cpu1_un1_rpoppf_4, OFX0=>open, 
                F0=>uForth_cpu1_rpopp_2, Q0=>uForth_cpu1_un1_rpoppf_3);
    uForth_cpu1_SLICE_789I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG1_REGSET=>"SET", GSR=>"DISABLED", LUT0_INITVAL=>X"0055", 
                   LUT1_INITVAL=>X"0F5F", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_code_5, B1=>'X', 
                C1=>uForth_cpu1_N_72, D1=>uForth_cpu1_N_18, 
                DI1=>uForth_cpu1_un1_spopp_4, DI0=>uForth_cpu1_un1_sp_1_d, 
                A0=>uForth_cpu1_code_5, B0=>'X', C0=>'X', D0=>uForth_cpu1_N_18, 
                M0=>'X', CE=>'X', CLK=>Clk50, LSR=>SRst, OFX1=>open, 
                F1=>uForth_cpu1_un1_spopp_4, Q1=>uForth_cpu1_un1_spoppf_4, 
                OFX0=>open, F0=>uForth_cpu1_un1_sp_1_d, 
                Q0=>uForth_cpu1_un1_spoppf_3);
    uForth_cpu1_SLICE_790I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", LUT0_INITVAL=>X"D888", 
                   LUT1_INITVAL=>X"5050", REG1_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>uForth_cpu1_t_in_s_2, FXA=>uForth_cpu1_t_in_d_0, 
                FXB=>uForth_cpu1_N_447, A1=>uForth_cpu1_code_0_S, B1=>'X', 
                C1=>uForth_a_31, D1=>'X', DI1=>uForth_cpu1_t_in_0, DI0=>'X', 
                A0=>uForth_cpu1_t_in_sn_N_5, B0=>uForth_cpu_data_o_8, 
                C0=>uForth_un22_system_data_o, D0=>un1_cpu_data_o_0, 
                M0=>uForth_cpu1_code_4, CE=>uForth_cpu1_tload_1, CLK=>Clk50, 
                LSR=>uSeq_lSRst_iso, OFX1=>uForth_cpu1_t_in_0, F1=>open, 
                Q1=>uForth_cpu_data_o_0, OFX0=>uForth_cpu1_N_447, F0=>open, 
                Q0=>open);
    uForth_cpu1_SLICE_791I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", LUT0_INITVAL=>X"EC20", 
                   LUT1_INITVAL=>X"D8D8", REG1_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>uForth_cpu1_t_in_s_2, FXA=>uForth_cpu1_t_in_d_2, 
                FXB=>uForth_cpu1_N_449_0, A1=>uForth_cpu1_t_in_sn_N_6, 
                B1=>uForth_cpu1_un4_sum_1, C1=>uForth_cpu_data_o_1, D1=>'X', 
                DI1=>uForth_cpu1_t_in_2, DI0=>'X', 
                A0=>uForth_un22_system_data_o, B0=>uForth_cpu1_t_in_sn_N_5, 
                C0=>un1_cpu_data_o_2, D0=>uForth_cpu_data_o_10, 
                M0=>uForth_cpu1_code_4, CE=>uForth_cpu1_tload_1, CLK=>Clk50, 
                LSR=>uSeq_lSRst_iso, OFX1=>uForth_cpu1_t_in_2, F1=>open, 
                Q1=>uForth_cpu_data_o_2, OFX0=>uForth_cpu1_N_449_0, F0=>open, 
                Q0=>open);
    uForth_cpu1_SLICE_792I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", LUT0_INITVAL=>X"F3C0", 
                   LUT1_INITVAL=>X"D8D8", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_t_in_sn_N_25, 
                B1=>uForth_cpu1_N_383, C1=>uForth_cpu1_N_450, D1=>'X', 
                DI1=>'X', DI0=>uForth_cpu1_t_in_3, A0=>'X', 
                B0=>uForth_cpu1_t_in_sn_N_13, C0=>uForth_cpu1_s_stack_3, 
                D0=>uForth_cpu1_N_416, M0=>uForth_cpu1_t_in_sn_N_21, 
                CE=>uForth_cpu1_tload_1, CLK=>Clk50, LSR=>uSeq_lSRst_iso, 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>uForth_cpu1_t_in_3, 
                F0=>open, Q0=>uForth_cpu_data_o_3);
    uForth_cpu1_SLICE_793I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"EE22", LUT1_INITVAL=>X"DC8C", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_code_4, 
                B1=>uForth_cpu1_t_in_d_0_6, C1=>uForth_cpu1_t_in_s_2, 
                D1=>uForth_cpu1_N_319, DI1=>uForth_cpu1_t_in_6, 
                DI0=>uForth_cpu1_t_in_4, A0=>uForth_cpu1_N_521, 
                B0=>uForth_cpu1_t_in_sn_N_21, C0=>'X', D0=>uForth_cpu1_N_486, 
                M0=>'X', CE=>uForth_cpu1_tload_1, CLK=>Clk50, 
                LSR=>uSeq_lSRst_iso, OFX1=>open, F1=>uForth_cpu1_t_in_6, 
                Q1=>uForth_cpu_data_o_6, OFX0=>open, F0=>uForth_cpu1_t_in_4, 
                Q0=>uForth_cpu_data_o_4);
    uForth_cpu1_SLICE_794I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", LUT0_INITVAL=>X"E2C0", 
                   LUT1_INITVAL=>X"BB88", REG1_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>uForth_cpu1_t_in_s_2, FXA=>uForth_cpu1_t_in_d_5, 
                FXB=>uForth_cpu1_N_452, A1=>uForth_cpu1_un4_sum_cry_3_0_S1, 
                B1=>uForth_cpu1_t_in_sn_N_6, C1=>'X', D1=>uForth_cpu_data_o_4, 
                DI1=>uForth_cpu1_t_in_5, DI0=>'X', 
                A0=>uForth_un22_system_data_o, B0=>uForth_cpu1_t_in_sn_N_5, 
                C0=>uForth_cpu_data_o_13, D0=>un1_cpu_data_o_5, 
                M0=>uForth_cpu1_code_4, CE=>uForth_cpu1_tload_1, CLK=>Clk50, 
                LSR=>uSeq_lSRst_iso, OFX1=>uForth_cpu1_t_in_5, F1=>open, 
                Q1=>uForth_cpu_data_o_5, OFX0=>uForth_cpu1_N_452, F0=>open, 
                Q0=>open);
    uForth_cpu1_SLICE_795I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", LUT0_INITVAL=>X"EC20", 
                   LUT1_INITVAL=>X"F3C0", REG1_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>uForth_cpu1_t_in_s_2, FXA=>uForth_cpu1_t_in_d_7, 
                FXB=>uForth_cpu1_N_454, A1=>'X', B1=>uForth_cpu1_t_in_sn_N_6, 
                C1=>uForth_cpu1_un4_sum_cry_5_0_S1, D1=>uForth_cpu_data_o_6, 
                DI1=>uForth_cpu1_t_in_7, DI0=>'X', 
                A0=>uForth_un22_system_data_o, B0=>uForth_cpu1_t_in_sn_N_5, 
                C0=>un1_cpu_data_o_7, D0=>uForth_cpu_data_o_15, 
                M0=>uForth_cpu1_code_4, CE=>uForth_cpu1_tload_1, CLK=>Clk50, 
                LSR=>uSeq_lSRst_iso, OFX1=>uForth_cpu1_t_in_7, F1=>open, 
                Q1=>uForth_cpu_data_o_7, OFX0=>uForth_cpu1_N_454, F0=>open, 
                Q0=>open);
    uForth_cpu1_SLICE_796I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", LUT0_INITVAL=>X"FFCA", 
                   LUT1_INITVAL=>X"FF02", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_t_in_10_d_8, 
                B1=>uForth_cpu1_t_in_10_s_3, C1=>uForth_cpu1_t_in_sn_N_25, 
                D1=>uForth_cpu1_t_in_0_1_8, DI1=>'X', DI0=>uForth_cpu1_t_in_8, 
                A0=>uForth_cpu1_N_421, B0=>uForth_cpu1_s_stack_8, 
                C0=>uForth_cpu1_t_in_sn_N_13, D0=>uForth_cpu1_t_in_0_1_8, 
                M0=>uForth_cpu1_t_in_sn_N_21, CE=>uForth_cpu1_tload_1, 
                CLK=>Clk50, LSR=>uSeq_lSRst_iso, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>uForth_cpu1_t_in_8, F0=>open, 
                Q0=>uForth_cpu_data_o_8);
    uForth_cpu1_SLICE_797I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", LUT0_INITVAL=>X"E4E4", 
                   LUT1_INITVAL=>X"E4E4", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_t_in_sn_N_25, 
                B1=>uForth_cpu1_N_456, C1=>uForth_cpu1_N_389, D1=>'X', 
                DI1=>'X', DI0=>uForth_cpu1_t_in_9, 
                A0=>uForth_cpu1_t_in_sn_N_13, B0=>uForth_cpu1_N_422, 
                C0=>uForth_cpu1_s_stack_9, D0=>'X', 
                M0=>uForth_cpu1_t_in_sn_N_21, CE=>uForth_cpu1_tload_1, 
                CLK=>Clk50, LSR=>uSeq_lSRst_iso, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>uForth_cpu1_t_in_9, F0=>open, 
                Q0=>uForth_cpu_data_o_9);
    uForth_cpu1_SLICE_798I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", LUT0_INITVAL=>X"CCF0", 
                   LUT1_INITVAL=>X"D8D8", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_t_in_sn_N_25, 
                B1=>uForth_cpu1_N_390, C1=>uForth_cpu1_N_457, D1=>'X', 
                DI1=>'X', DI0=>uForth_cpu1_t_in_10, A0=>'X', 
                B0=>uForth_cpu1_s_stack_10, C0=>uForth_cpu1_N_423, 
                D0=>uForth_cpu1_t_in_sn_N_13, M0=>uForth_cpu1_t_in_sn_N_21, 
                CE=>uForth_cpu1_tload_1, CLK=>Clk50, LSR=>uSeq_lSRst_iso, 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>uForth_cpu1_t_in_10, 
                F0=>open, Q0=>uForth_cpu_data_o_10);
    uForth_cpu1_SLICE_799I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", LUT0_INITVAL=>X"EE22", 
                   LUT1_INITVAL=>X"CCF0", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>uForth_cpu1_N_391, 
                C1=>uForth_cpu1_N_458, D1=>uForth_cpu1_t_in_sn_N_25, DI1=>'X', 
                DI0=>uForth_cpu1_t_in_11, A0=>uForth_cpu1_N_424, 
                B0=>uForth_cpu1_t_in_sn_N_13, C0=>'X', 
                D0=>uForth_cpu1_s_stack_11, M0=>uForth_cpu1_t_in_sn_N_21, 
                CE=>uForth_cpu1_tload_1, CLK=>Clk50, LSR=>uSeq_lSRst_iso, 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>uForth_cpu1_t_in_11, 
                F0=>open, Q0=>uForth_cpu_data_o_11);
    uForth_cpu1_SLICE_800I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", LUT0_INITVAL=>X"FC30", 
                   LUT1_INITVAL=>X"B888", REG1_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>uForth_cpu1_t_in_sn_N_21, FXA=>uForth_cpu1_N_529, 
                FXB=>uForth_cpu1_N_494, A1=>uForth_cpu_data_o_20, 
                B1=>uForth_cpu1_t_in_sn_N_5, C1=>uForth_un22_system_data_o, 
                D1=>uForth_un1_cpu_data_o_m2_12, DI1=>uForth_cpu1_t_in_12, 
                DI0=>'X', A0=>'X', B0=>uForth_cpu1_t_in_sn_N_25, 
                C0=>uForth_cpu1_N_359, D0=>uForth_cpu1_N_392, 
                M0=>uForth_cpu1_t_in_11_s_12, CE=>uForth_cpu1_tload_1, 
                CLK=>Clk50, LSR=>uSeq_lSRst_iso, OFX1=>uForth_cpu1_t_in_12, 
                F1=>open, Q1=>uForth_cpu_data_o_12, OFX0=>uForth_cpu1_N_494, 
                F0=>open, Q0=>open);
    uForth_cpu1_SLICE_801I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", LUT0_INITVAL=>X"B888", 
                   LUT1_INITVAL=>X"CFC0", REG1_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>uForth_cpu1_t_in_s_2, FXA=>uForth_cpu1_t_in_d_13, 
                FXB=>uForth_cpu1_N_460, A1=>'X', 
                B1=>uForth_cpu1_un4_sum_cry_11_0_S1, 
                C1=>uForth_cpu1_t_in_sn_N_6, D1=>uForth_cpu_data_o_12, 
                DI1=>uForth_cpu1_t_in_13, DI0=>'X', A0=>uForth_cpu_data_o_21, 
                B0=>uForth_cpu1_t_in_sn_N_5, C0=>uForth_un22_system_data_o, 
                D0=>uForth_un1_cpu_data_o_m2_13, M0=>uForth_cpu1_code_4, 
                CE=>uForth_cpu1_tload_1, CLK=>Clk50, LSR=>uSeq_lSRst_iso, 
                OFX1=>uForth_cpu1_t_in_13, F1=>open, Q1=>uForth_cpu_data_o_13, 
                OFX0=>uForth_cpu1_N_460, F0=>open, Q0=>open);
    uForth_cpu1_SLICE_802I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", LUT0_INITVAL=>X"ACA0", 
                   LUT1_INITVAL=>X"CACA", REG1_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>uForth_cpu1_t_in_s_2, FXA=>uForth_cpu1_t_in_d_14, 
                FXB=>uForth_cpu1_N_461, A1=>uForth_cpu_data_o_13, 
                B1=>uForth_cpu1_un4_sum_cry_13_0_S0, 
                C1=>uForth_cpu1_t_in_sn_N_6, D1=>'X', DI1=>uForth_cpu1_t_in_14, 
                DI0=>'X', A0=>uForth_cpu_data_o_22, 
                B0=>uForth_un22_system_data_o, C0=>uForth_cpu1_t_in_sn_N_5, 
                D0=>uForth_un1_cpu_data_o_m2_14, M0=>uForth_cpu1_code_4, 
                CE=>uForth_cpu1_tload_1, CLK=>Clk50, LSR=>uSeq_lSRst_iso, 
                OFX1=>uForth_cpu1_t_in_14, F1=>open, Q1=>uForth_cpu_data_o_14, 
                OFX0=>uForth_cpu1_N_461, F0=>open, Q0=>open);
    uForth_cpu1_SLICE_803I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", LUT0_INITVAL=>X"E4E4", 
                   LUT1_INITVAL=>X"E4A0", REG1_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>uForth_cpu1_t_in_sn_N_21, FXA=>uForth_cpu1_N_532, 
                FXB=>uForth_cpu1_N_497, A1=>uForth_cpu1_t_in_sn_N_5, 
                B1=>uForth_un1_cpu_data_o_m2_15, C1=>uForth_cpu_data_o_23, 
                D1=>uForth_un22_system_data_o, DI1=>uForth_cpu1_t_in_15, 
                DI0=>'X', A0=>uForth_cpu1_t_in_sn_N_25, B0=>uForth_cpu1_N_362, 
                C0=>uForth_cpu1_N_395, D0=>'X', M0=>uForth_cpu1_t_in_11_s_12, 
                CE=>uForth_cpu1_tload_1, CLK=>Clk50, LSR=>uSeq_lSRst_iso, 
                OFX1=>uForth_cpu1_t_in_15, F1=>open, Q1=>uForth_cpu_data_o_15, 
                OFX0=>uForth_cpu1_N_497, F0=>open, Q0=>open);
    uForth_cpu1_SLICE_804I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"B8B8", LUT1_INITVAL=>X"B8B8", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_N_499, 
                B1=>uForth_cpu1_t_in_sn_N_21, C1=>uForth_cpu1_N_534, D1=>'X', 
                DI1=>uForth_cpu1_t_in_17, DI0=>uForth_cpu1_t_in_16, 
                A0=>uForth_cpu1_N_498, B0=>uForth_cpu1_t_in_sn_N_21, 
                C0=>uForth_cpu1_N_533, D0=>'X', M0=>'X', 
                CE=>uForth_cpu1_tload_1, CLK=>Clk50, LSR=>uSeq_lSRst_iso, 
                OFX1=>open, F1=>uForth_cpu1_t_in_17, Q1=>uForth_cpu_data_o_17, 
                OFX0=>open, F0=>uForth_cpu1_t_in_16, Q0=>uForth_cpu_data_o_16);
    uForth_cpu1_SLICE_805I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"FC0C", LUT1_INITVAL=>X"CFC0", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>uForth_cpu1_N_501, 
                C1=>uForth_cpu1_t_in_sn_N_21, D1=>uForth_cpu1_N_536, 
                DI1=>uForth_cpu1_t_in_19, DI0=>uForth_cpu1_t_in_18, A0=>'X', 
                B0=>uForth_cpu1_N_535, C0=>uForth_cpu1_t_in_sn_N_21, 
                D0=>uForth_cpu1_N_500, M0=>'X', CE=>uForth_cpu1_tload_1, 
                CLK=>Clk50, LSR=>uSeq_lSRst_iso, OFX1=>open, 
                F1=>uForth_cpu1_t_in_19, Q1=>uForth_cpu_data_o_19, OFX0=>open, 
                F0=>uForth_cpu1_t_in_18, Q0=>uForth_cpu_data_o_18);
    uForth_cpu1_SLICE_806I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"FA0A", LUT1_INITVAL=>X"ACAC", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_N_504, 
                B1=>uForth_cpu1_N_539, C1=>uForth_cpu1_t_in_sn_N_21, D1=>'X', 
                DI1=>uForth_cpu1_t_in_22, DI0=>uForth_cpu1_t_in_20, 
                A0=>uForth_cpu1_N_537, B0=>'X', C0=>uForth_cpu1_t_in_sn_N_21, 
                D0=>uForth_cpu1_N_502, M0=>'X', CE=>uForth_cpu1_tload_1, 
                CLK=>Clk50, LSR=>uSeq_lSRst_iso, OFX1=>open, 
                F1=>uForth_cpu1_t_in_22, Q1=>uForth_cpu_data_o_22, OFX0=>open, 
                F0=>uForth_cpu1_t_in_20, Q0=>uForth_cpu_data_o_20);
    uForth_cpu1_SLICE_807I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", LUT0_INITVAL=>X"EA40", 
                   LUT1_INITVAL=>X"EE44", REG1_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>uForth_cpu1_t_in_s_2, FXA=>uForth_cpu1_t_in_d_21, 
                FXB=>uForth_cpu1_N_468, A1=>uForth_cpu1_t_in_sn_N_6, 
                B1=>uForth_cpu_data_o_20, C1=>'X', 
                D1=>uForth_cpu1_un4_sum_cry_19_0_S1, DI1=>uForth_cpu1_t_in_21, 
                DI0=>'X', A0=>uForth_cpu1_t_in_sn_N_5, 
                B0=>uForth_un22_system_data_o, C0=>uForth_un1_cpu_data_o_m2_21, 
                D0=>uForth_cpu_data_o_29, M0=>uForth_cpu1_code_4, 
                CE=>uForth_cpu1_tload_1, CLK=>Clk50, LSR=>uSeq_lSRst_iso, 
                OFX1=>uForth_cpu1_t_in_21, F1=>open, Q1=>uForth_cpu_data_o_21, 
                OFX0=>uForth_cpu1_N_468, F0=>open, Q0=>open);
    uForth_cpu1_SLICE_808I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", LUT0_INITVAL=>X"AAC0", 
                   LUT1_INITVAL=>X"FC0C", REG1_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>uForth_cpu1_t_in_s_2, FXA=>uForth_cpu1_t_in_d_23, 
                FXB=>uForth_cpu1_N_470, A1=>'X', B1=>uForth_cpu_data_o_22, 
                C1=>uForth_cpu1_t_in_sn_N_6, 
                D1=>uForth_cpu1_un4_sum_cry_21_0_S1, DI1=>uForth_cpu1_t_in_23, 
                DI0=>'X', A0=>uForth_cpu_data_o_31, 
                B0=>uForth_un22_system_data_o, C0=>uForth_un1_cpu_data_o_m2_23, 
                D0=>uForth_cpu1_t_in_sn_N_5, M0=>uForth_cpu1_code_4, 
                CE=>uForth_cpu1_tload_1, CLK=>Clk50, LSR=>uSeq_lSRst_iso, 
                OFX1=>uForth_cpu1_t_in_23, F1=>open, Q1=>uForth_cpu_data_o_23, 
                OFX0=>uForth_cpu1_N_470, F0=>open, Q0=>open);
    uForth_cpu1_SLICE_809I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"CFC0", LUT1_INITVAL=>X"F0CC", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>uForth_cpu1_N_542, 
                C1=>uForth_cpu1_N_507, D1=>uForth_cpu1_t_in_sn_N_21, 
                DI1=>uForth_cpu1_t_in_25, DI0=>uForth_cpu1_t_in_24, A0=>'X', 
                B0=>uForth_cpu1_N_506, C0=>uForth_cpu1_t_in_sn_N_21, 
                D0=>uForth_cpu1_N_541, M0=>'X', CE=>uForth_cpu1_tload_1, 
                CLK=>Clk50, LSR=>uSeq_lSRst_iso, OFX1=>open, 
                F1=>uForth_cpu1_t_in_25, Q1=>uForth_cpu_data_o_25, OFX0=>open, 
                F0=>uForth_cpu1_t_in_24, Q0=>uForth_cpu_data_o_24);
    uForth_cpu1_SLICE_810I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"EE22", LUT1_INITVAL=>X"AACC", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_N_510, 
                B1=>uForth_cpu1_N_545, C1=>'X', D1=>uForth_cpu1_t_in_sn_N_21, 
                DI1=>uForth_cpu1_t_in_28, DI0=>uForth_cpu1_t_in_26, 
                A0=>uForth_cpu1_N_543, B0=>uForth_cpu1_t_in_sn_N_21, C0=>'X', 
                D0=>uForth_cpu1_N_508, M0=>'X', CE=>uForth_cpu1_tload_1, 
                CLK=>Clk50, LSR=>uSeq_lSRst_iso, OFX1=>open, 
                F1=>uForth_cpu1_t_in_28, Q1=>uForth_cpu_data_o_28, OFX0=>open, 
                F0=>uForth_cpu1_t_in_26, Q0=>uForth_cpu_data_o_26);
    uForth_cpu1_SLICE_811I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", LUT0_INITVAL=>X"EC20", 
                   LUT1_INITVAL=>X"CACA", REG1_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>uForth_cpu1_t_in_s_2, FXA=>uForth_cpu1_t_in_d_27, 
                FXB=>uForth_cpu1_N_474, A1=>uForth_cpu_data_o_26, 
                B1=>uForth_cpu1_un4_sum_cry_25_0_S1, 
                C1=>uForth_cpu1_t_in_sn_N_6, D1=>'X', DI1=>uForth_cpu1_t_in_27, 
                DI0=>'X', A0=>uForth_un22_system_data_o, 
                B0=>uForth_cpu1_t_in_sn_N_5, C0=>uForth_un1_cpu_data_o_m2_27, 
                D0=>uForth_cpu_data_o_3, M0=>uForth_cpu1_code_4, 
                CE=>uForth_cpu1_tload_1, CLK=>Clk50, LSR=>uSeq_lSRst_iso, 
                OFX1=>uForth_cpu1_t_in_27, F1=>open, Q1=>uForth_cpu_data_o_27, 
                OFX0=>uForth_cpu1_N_474, F0=>open, Q0=>open);
    uForth_cpu1_SLICE_812I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", LUT0_INITVAL=>X"EA40", 
                   LUT1_INITVAL=>X"E2E2", REG1_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>uForth_cpu1_t_in_s_2, FXA=>uForth_cpu1_t_in_d_29, 
                FXB=>uForth_cpu1_N_476, A1=>uForth_cpu_data_o_28, 
                B1=>uForth_cpu1_t_in_sn_N_6, C1=>uForth_cpu1_un4_sum_28, 
                D1=>'X', DI1=>uForth_cpu1_t_in_29, DI0=>'X', 
                A0=>uForth_cpu1_t_in_sn_N_5, B0=>uForth_un22_system_data_o, 
                C0=>uForth_un1_cpu_data_o_m2_29, D0=>uForth_cpu_data_o_5, 
                M0=>uForth_cpu1_code_4, CE=>uForth_cpu1_tload_1, CLK=>Clk50, 
                LSR=>uSeq_lSRst_iso, OFX1=>uForth_cpu1_t_in_29, F1=>open, 
                Q1=>uForth_cpu_data_o_29, OFX0=>uForth_cpu1_N_476, F0=>open, 
                Q0=>open);
    uForth_cpu1_SLICE_813I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"F3C0", LUT1_INITVAL=>X"BB88", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_N_513, 
                B1=>uForth_cpu1_t_in_sn_N_21, C1=>'X', D1=>uForth_cpu1_N_548, 
                DI1=>uForth_cpu1_t_in_31, DI0=>uForth_cpu1_t_in_30, A0=>'X', 
                B0=>uForth_cpu1_t_in_sn_N_21, C0=>uForth_cpu1_N_512, 
                D0=>uForth_cpu1_N_547, M0=>'X', CE=>uForth_cpu1_tload_1, 
                CLK=>Clk50, LSR=>uSeq_lSRst_iso, OFX1=>open, 
                F1=>uForth_cpu1_t_in_31, Q1=>uForth_cpu_data_o_31, OFX0=>open, 
                F0=>uForth_cpu1_t_in_30, Q0=>uForth_cpu_data_o_30);
    uForth_cpu1_SLICE_814I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"ACAC", LUT1_INITVAL=>X"CACA", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_N_623, 
                B1=>uForth_cpu1_N_589, C1=>uForth_cpu1_p_4_sn_N_5, D1=>'X', 
                DI1=>uForth_cpu1_p_4_2, DI0=>uForth_cpu1_p_4_0, 
                A0=>uForth_cpu1_N_587, B0=>uForth_cpu1_N_621, 
                C0=>uForth_cpu1_p_4_sn_N_5, D0=>'X', M0=>'X', CE=>'X', 
                CLK=>Clk50, LSR=>uSeq_lSRst_iso, OFX1=>open, 
                F1=>uForth_cpu1_p_4_2, Q1=>uForth_p_2, OFX0=>open, 
                F0=>uForth_cpu1_p_4_0, Q0=>uForth_p_0);
    uForth_cpu1_SLICE_815I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"ACAC", LUT1_INITVAL=>X"CACA", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_N_649, 
                B1=>uForth_cpu1_N_615, C1=>uForth_cpu1_p_4_sn_N_5, D1=>'X', 
                DI1=>uForth_cpu1_p_4_28, DI0=>uForth_cpu1_p_4_4, 
                A0=>uForth_cpu1_N_591, B0=>uForth_cpu1_N_625, 
                C0=>uForth_cpu1_p_4_sn_N_5, D0=>'X', M0=>'X', CE=>'X', 
                CLK=>Clk50, LSR=>uSeq_lSRst_iso, OFX1=>open, 
                F1=>uForth_cpu1_p_4_28, Q1=>uForth_p_28, OFX0=>open, 
                F0=>uForth_cpu1_p_4_4, Q0=>uForth_p_4);
    uForth_cpu1_SLICE_816I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"EE44", LUT1_INITVAL=>X"F3C0", 
                   REG0_SD=>"VHI", CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>uForth_cpu1_pload13, 
                C1=>uForth_cpu1_r_31, D1=>uForth_p_31, DI1=>'X', 
                DI0=>uForth_cpu1_p_4_31, A0=>uForth_cpu1_p_4_sn_N_5, 
                B0=>uForth_cpu1_N_652, C0=>'X', D0=>uForth_cpu1_N_618, M0=>'X', 
                CE=>'X', CLK=>Clk50, LSR=>uSeq_lSRst_iso, OFX1=>open, 
                F1=>uForth_cpu1_N_618, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_p_4_31, Q0=>uForth_p_31);
    uForth_uart1_SLICE_817I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uForth_uart1_DatRx_1, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>'X', D0=>'X', M0=>uForth_uart1_DatRx_0, 
                CE=>uForth_uart1_TrgRx, CLK=>Clk50, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uForth_uart1_DatRxB_1, OFX0=>open, F0=>open, 
                Q0=>uForth_uart1_DatRxB_0);
    uForth_uart1_SLICE_818I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uForth_uart1_DatRx_3, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>'X', D0=>'X', M0=>uForth_uart1_DatRx_2, 
                CE=>uForth_uart1_TrgRx, CLK=>Clk50, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uForth_uart1_DatRxB_3, OFX0=>open, F0=>open, 
                Q0=>uForth_uart1_DatRxB_2);
    uForth_uart1_SLICE_819I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uForth_uart1_DatRx_5, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>'X', D0=>'X', M0=>uForth_uart1_DatRx_4, 
                CE=>uForth_uart1_TrgRx, CLK=>Clk50, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uForth_uart1_DatRxB_5, OFX0=>open, F0=>open, 
                Q0=>uForth_uart1_DatRxB_4);
    uForth_uart1_SLICE_820I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uForth_uart1_DatRx_7, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>'X', D0=>'X', M0=>uForth_uart1_DatRx_6, 
                CE=>uForth_uart1_TrgRx, CLK=>Clk50, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uForth_uart1_DatRxB_7, OFX0=>open, F0=>open, 
                Q0=>uForth_uart1_DatRxB_6);
    uForth_uart1_uRx_SLICE_821I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uForth_uart1_uRx_XDat_1, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uForth_uart1_uRx_XDat_0, 
                CE=>uForth_uart1_uRx_un58_ce16, CLK=>Clk50, LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>uForth_uart1_DatRx_1, OFX0=>open, 
                F0=>open, Q0=>uForth_uart1_DatRx_0);
    uForth_uart1_uRx_SLICE_822I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uForth_uart1_uRx_XDat_3, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uForth_uart1_uRx_XDat_2, 
                CE=>uForth_uart1_uRx_un58_ce16, CLK=>Clk50, LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>uForth_uart1_DatRx_3, OFX0=>open, 
                F0=>open, Q0=>uForth_uart1_DatRx_2);
    uForth_uart1_uRx_SLICE_823I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uForth_uart1_uRx_XDat_5, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uForth_uart1_uRx_XDat_4, 
                CE=>uForth_uart1_uRx_un58_ce16, CLK=>Clk50, LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>uForth_uart1_DatRx_5, OFX0=>open, 
                F0=>open, Q0=>uForth_uart1_DatRx_4);
    uForth_uart1_uRx_SLICE_824I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uForth_uart1_uRx_XDat_7, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uForth_uart1_uRx_XDat_6, 
                CE=>uForth_uart1_uRx_un58_ce16, CLK=>Clk50, LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>uForth_uart1_DatRx_7, OFX0=>open, 
                F0=>open, Q0=>uForth_uart1_DatRx_6);
    uForth_uart1_SLICE_825I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uForth_system_data_o_1, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uForth_system_data_o_0, 
                CE=>uForth_uart1_TxEn, CLK=>Clk50, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uForth_uart1_DatTx_1, OFX0=>open, F0=>open, 
                Q0=>uForth_uart1_DatTx_0);
    uForth_uart1_SLICE_826I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uForth_system_data_o_3, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uForth_system_data_o_2, 
                CE=>uForth_uart1_TxEn, CLK=>Clk50, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uForth_uart1_DatTx_3, OFX0=>open, F0=>open, 
                Q0=>uForth_uart1_DatTx_2);
    uForth_uart1_SLICE_827I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uForth_system_data_o_5, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uForth_system_data_o_4, 
                CE=>uForth_uart1_TxEn, CLK=>Clk50, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uForth_uart1_DatTx_5, OFX0=>open, F0=>open, 
                Q0=>uForth_uart1_DatTx_4);
    uForth_uart1_SLICE_828I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uForth_system_data_o_7, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uForth_system_data_o_6, 
                CE=>uForth_uart1_TxEn, CLK=>Clk50, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uForth_uart1_DatTx_7, OFX0=>open, F0=>open, 
                Q0=>uForth_uart1_DatTx_6);
    uForth_uart1_SLICE_831I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"C0C0", 
                   REG0_SD=>"VHI", CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>uForth_uart1_TxEn, A0=>'X', 
                B0=>uForth_un1_system_data_o_2_sn, C0=>uForth_cpu_m_write, 
                D0=>'X', M0=>'X', CE=>'X', CLK=>Clk50, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>uForth_uart1_TxEn, 
                Q0=>uForth_uart1_TrgTx);
    uForth_uart1_uTx_SLICE_832I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"FFCC", LUT1_INITVAL=>X"020A", 
                   REG0_SD=>"VHI", CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_uart1_uTx_Cnt_5, 
                B1=>uForth_uart1_uTx_N_270, C1=>uForth_uart1_uTx_N_267, 
                D1=>uForth_uart1_uTx_un2lto7_i_a4_0, DI1=>'X', 
                DI0=>uForth_uart1_uTx_fb_0, A0=>'X', 
                B0=>uForth_uart1_uTx_N_263_i, C0=>'X', 
                D0=>uForth_uart1_TxEmpty, M0=>'X', CE=>'X', CLK=>Clk50, 
                LSR=>uForth_uart1_TrgTx, OFX1=>open, 
                F1=>uForth_uart1_uTx_N_263_i, Q1=>open, OFX0=>open, 
                F0=>uForth_uart1_uTx_fb_0, Q0=>uForth_uart1_TxEmpty);
    uForth_uart1_uRx_SLICE_833I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"0022", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>uForth_uart1_uRx_un12_rx0, 
                A0=>uForth_uart1_uRx_Rx1, B0=>uForth_uart1_uRx_RcvState, 
                C0=>'X', D0=>uForth_uart1_uRx_Rx0, M0=>'X', 
                CE=>uForth_uart1_uRx_RcvState_en_0, CLK=>Clk50, 
                LSR=>uSeq_lSRst_iso, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>uForth_uart1_uRx_un12_rx0, 
                Q0=>uForth_uart1_uRx_RcvState);
    uForth_uart1_uRx_SLICE_835I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"F1E0", 
                   LUT1_INITVAL=>X"ABA8", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_uart1_uRx_XDat_1, 
                B1=>uForth_uart1_uRx_N_285, C1=>uForth_uart1_uRx_N_282, 
                D1=>uForth_uart1_uRx_Rx1, DI1=>uForth_uart1_uRx_N_275_i, 
                DI0=>uForth_uart1_uRx_N_276_i, A0=>uForth_uart1_uRx_N_281, 
                B0=>uForth_uart1_uRx_N_283, C0=>uForth_uart1_uRx_XDat_0, 
                D0=>uForth_uart1_uRx_Rx1, M0=>'X', 
                CE=>uForth_uart1_uRx_N_288_i, CLK=>Clk50, LSR=>'X', OFX1=>open, 
                F1=>uForth_uart1_uRx_N_275_i, Q1=>uForth_uart1_uRx_XDat_1, 
                OFX0=>open, F0=>uForth_uart1_uRx_N_276_i, 
                Q0=>uForth_uart1_uRx_XDat_0);
    uForth_uart1_uRx_SLICE_836I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"F1E0", 
                   LUT1_INITVAL=>X"ABA8", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_uart1_uRx_XDat_3, 
                B1=>uForth_uart1_uRx_N_284, C1=>uForth_uart1_uRx_N_282, 
                D1=>uForth_uart1_uRx_Rx1, DI1=>uForth_uart1_uRx_N_273_i, 
                DI0=>uForth_uart1_uRx_N_274_i, A0=>uForth_uart1_uRx_N_285, 
                B0=>uForth_uart1_uRx_N_281, C0=>uForth_uart1_uRx_XDat_2, 
                D0=>uForth_uart1_uRx_Rx1, M0=>'X', 
                CE=>uForth_uart1_uRx_N_288_i, CLK=>Clk50, LSR=>'X', OFX1=>open, 
                F1=>uForth_uart1_uRx_N_273_i, Q1=>uForth_uart1_uRx_XDat_3, 
                OFX0=>open, F0=>uForth_uart1_uRx_N_274_i, 
                Q0=>uForth_uart1_uRx_XDat_2);
    uForth_uart1_uRx_SLICE_837I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"AAB8", 
                   LUT1_INITVAL=>X"CDC8", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_uart1_uRx_N_31, 
                B1=>uForth_uart1_uRx_XDat_5, C1=>uForth_uart1_uRx_N_282, 
                D1=>uForth_uart1_uRx_Rx1, DI1=>uForth_uart1_uRx_N_272_i, 
                DI0=>uForth_uart1_uRx_N_15_i, A0=>uForth_uart1_uRx_XDat_4, 
                B0=>uForth_uart1_uRx_N_281, C0=>uForth_uart1_uRx_Rx1, 
                D0=>uForth_uart1_uRx_N_284, M0=>'X', 
                CE=>uForth_uart1_uRx_N_288_i, CLK=>Clk50, LSR=>'X', OFX1=>open, 
                F1=>uForth_uart1_uRx_N_272_i, Q1=>uForth_uart1_uRx_XDat_5, 
                OFX0=>open, F0=>uForth_uart1_uRx_N_15_i, 
                Q0=>uForth_uart1_uRx_XDat_4);
    uForth_uart1_uRx_SLICE_838I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"CDC8", 
                   LUT1_INITVAL=>X"FCFF", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>uForth_uart1_uRx_N_279, C1=>uForth_uart1_uRx_Cnt_7, 
                D1=>uForth_uart1_uRx_Cnt_4, DI1=>'X', 
                DI0=>uForth_uart1_uRx_N_271_i, A0=>uForth_uart1_uRx_N_281, 
                B0=>uForth_uart1_uRx_XDat_6, C0=>uForth_uart1_uRx_N_31, 
                D0=>uForth_uart1_uRx_Rx1, M0=>'X', 
                CE=>uForth_uart1_uRx_N_288_i, CLK=>Clk50, LSR=>'X', OFX1=>open, 
                F1=>uForth_uart1_uRx_N_281, Q1=>open, OFX0=>open, 
                F0=>uForth_uart1_uRx_N_271_i, Q0=>uForth_uart1_uRx_XDat_6);
    uForth_uart1_uRx_SLICE_839I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", CHECK_M0=>TRUE, 
                   CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>uForth_uart1_uRx_Rx1, 
                CE=>uForth_uart1_uRx_XDat_RNO_7, CLK=>Clk50, LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, F0=>open, 
                Q0=>uForth_uart1_uRx_XDat_7);
    uForth_uart1_uTx_SLICE_840I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", REG1_REGSET=>"SET", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"050A", LUT1_INITVAL=>X"006C", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_uart1_uTx_un1_ce16, 
                B1=>uForth_uart1_uTx_Cnt_1, C1=>uForth_uart1_uTx_Cnt_0, 
                D1=>uForth_uart1_TrgTx, DI1=>uForth_uart1_uTx_Cnt_4_1, 
                DI0=>uForth_uart1_uTx_Cnt_4_0, A0=>uForth_uart1_uTx_un1_ce16, 
                B0=>'X', C0=>uForth_uart1_TrgTx, D0=>uForth_uart1_uTx_Cnt_0, 
                M0=>'X', CE=>'X', CLK=>Clk50, LSR=>uSeq_lSRst_iso, OFX1=>open, 
                F1=>uForth_uart1_uTx_Cnt_4_1, Q1=>uForth_uart1_uTx_Cnt_1, 
                OFX0=>open, F0=>uForth_uart1_uTx_Cnt_4_0, 
                Q0=>uForth_uart1_uTx_Cnt_0);
    uForth_uart1_uTx_SLICE_841I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG1_REGSET=>"SET", GSR=>"DISABLED", LUT0_INITVAL=>X"030C", 
                   LUT1_INITVAL=>X"1444", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_uart1_TrgTx, 
                B1=>uForth_uart1_uTx_Cnt_3, C1=>uForth_uart1_uTx_Cnt_2, 
                D1=>uForth_uart1_uTx_un1_Cnt_c2, DI1=>uForth_uart1_uTx_Cnt_4_3, 
                DI0=>uForth_uart1_uTx_Cnt_4_2, A0=>'X', 
                B0=>uForth_uart1_uTx_Cnt_2, C0=>uForth_uart1_TrgTx, 
                D0=>uForth_uart1_uTx_un1_Cnt_c2, M0=>'X', CE=>'X', CLK=>Clk50, 
                LSR=>uSeq_lSRst_iso, OFX1=>open, F1=>uForth_uart1_uTx_Cnt_4_3, 
                Q1=>uForth_uart1_uTx_Cnt_3, OFX0=>open, 
                F0=>uForth_uart1_uTx_Cnt_4_2, Q0=>uForth_uart1_uTx_Cnt_2);
    uForth_uart1_uTx_SLICE_842I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", REG1_REGSET=>"SET", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"1414", LUT1_INITVAL=>X"060A", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_uart1_uTx_Cnt_5, 
                B1=>uForth_uart1_uTx_Cnt_4, C1=>uForth_uart1_TrgTx, 
                D1=>uForth_uart1_uTx_un1_Cnt_c4, DI1=>uForth_uart1_uTx_Cnt_4_5, 
                DI0=>uForth_uart1_uTx_Cnt_4_4, A0=>uForth_uart1_TrgTx, 
                B0=>uForth_uart1_uTx_un1_Cnt_c4, C0=>uForth_uart1_uTx_Cnt_4, 
                D0=>'X', M0=>'X', CE=>'X', CLK=>Clk50, LSR=>uSeq_lSRst_iso, 
                OFX1=>open, F1=>uForth_uart1_uTx_Cnt_4_5, 
                Q1=>uForth_uart1_uTx_Cnt_5, OFX0=>open, 
                F0=>uForth_uart1_uTx_Cnt_4_4, Q0=>uForth_uart1_uTx_Cnt_4);
    uForth_uart1_uTx_SLICE_843I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", REG1_REGSET=>"SET", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"003C", LUT1_INITVAL=>X"006A", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_uart1_uTx_Cnt_7, 
                B1=>uForth_uart1_uTx_Cnt_6, C1=>uForth_uart1_uTx_un1_Cnt_c6, 
                D1=>uForth_uart1_TrgTx, DI1=>uForth_uart1_uTx_Cnt_4_7, 
                DI0=>uForth_uart1_uTx_Cnt_4_6, A0=>'X', 
                B0=>uForth_uart1_uTx_un1_Cnt_c6, C0=>uForth_uart1_uTx_Cnt_6, 
                D0=>uForth_uart1_TrgTx, M0=>'X', CE=>'X', CLK=>Clk50, 
                LSR=>uSeq_lSRst_iso, OFX1=>open, F1=>uForth_uart1_uTx_Cnt_4_7, 
                Q1=>uForth_uart1_uTx_Cnt_7, OFX0=>open, 
                F0=>uForth_uart1_uTx_Cnt_4_6, Q0=>uForth_uart1_uTx_Cnt_6);
    uForth_uart1_uTx_SLICE_844I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uForth_uart1_DatTx_1, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>'X', D0=>'X', M0=>uForth_uart1_DatTx_0, 
                CE=>uForth_uart1_TrgTx, CLK=>Clk50, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uForth_uart1_uTx_XDat_1, OFX0=>open, F0=>open, 
                Q0=>uForth_uart1_uTx_XDat_0);
    uForth_uart1_uTx_SLICE_845I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uForth_uart1_DatTx_3, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>'X', D0=>'X', M0=>uForth_uart1_DatTx_2, 
                CE=>uForth_uart1_TrgTx, CLK=>Clk50, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uForth_uart1_uTx_XDat_3, OFX0=>open, F0=>open, 
                Q0=>uForth_uart1_uTx_XDat_2);
    uForth_uart1_uTx_SLICE_846I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uForth_uart1_DatTx_5, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>'X', D0=>'X', M0=>uForth_uart1_DatTx_4, 
                CE=>uForth_uart1_TrgTx, CLK=>Clk50, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uForth_uart1_uTx_XDat_5, OFX0=>open, F0=>open, 
                Q0=>uForth_uart1_uTx_XDat_4);
    uForth_uart1_uTx_SLICE_847I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uForth_uart1_DatTx_7, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>'X', D0=>'X', M0=>uForth_uart1_DatTx_6, 
                CE=>uForth_uart1_TrgTx, CLK=>Clk50, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uForth_uart1_uTx_XDat_7, OFX0=>open, F0=>open, 
                Q0=>uForth_uart1_uTx_XDat_6);
    uMaster_SLICE_848I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", CHECK_M1=>TRUE, 
                   CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>uMaster_CmdState_1, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>'X', D0=>'X', M0=>uMaster_CmdState_0, CE=>'X', CLK=>Clk50, 
                LSR=>uSeq_lSRst_iso, OFX1=>open, F1=>open, 
                Q1=>uMaster_CmdStateD_1, OFX0=>open, F0=>open, 
                Q0=>uMaster_CmdStateD_0);
    SLICE_849I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"EFFF", LUT1_INITVAL=>X"1000", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>PpAdd_1, B1=>PpAdd_2, 
                C1=>N_598, D1=>PpAdd_0, DI1=>addr_RNIR36J1_0_2, 
                DI0=>un2_i2ctrg_i, A0=>PpAdd_1, B0=>PpAdd_2, C0=>N_598, 
                D0=>PpAdd_0, M0=>'X', CE=>uMaster_lTrg_1, CLK=>Clk50, 
                LSR=>uMaster_un3_stated, OFX1=>open, F1=>addr_RNIR36J1_0_2, 
                Q1=>uMaster_CmdState_1, OFX0=>open, F0=>un2_i2ctrg_i, 
                Q0=>uMaster_CmdState_0);
    uMaster_SLICE_850I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"FFF0", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>uMaster_fb_0, A0=>'X', B0=>'X', 
                C0=>uMaster_lTrg_1, D0=>uMaster_DeviceIdR_4, M0=>'X', CE=>'X', 
                CLK=>Clk50, LSR=>uSeq_lSRst_iso, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>uMaster_fb_0, 
                Q0=>uMaster_DeviceIdR_4);
    uMaster_uFifoRxRaw_SLICE_851I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", REG0_REGSET=>"SET", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"BBB0", 
                   REG0_SD=>"VHI", CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>uMaster_uFifoRxRaw_empty_d, 
                A0=>uMaster_FifoFull, B0=>addr_RNIR36J1_1_2, 
                C0=>uMaster_FifoEmpty, D0=>uMaster_uFifoRxRaw_cmp_le_1, 
                M0=>'X', CE=>'X', CLK=>Clk50, LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>uMaster_uFifoRxRaw_empty_d, 
                Q0=>uMaster_FifoEmpty);
    uMaster_uFifoRxRaw_SLICE_852I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", LUT0_INITVAL=>X"AF8C", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>uMaster_uFifoRxRaw_full_d, 
                A0=>uMaster_FifoEmpty, B0=>uMaster_FifoFull, 
                C0=>uMaster_un12_fiford_0, D0=>uMaster_uFifoRxRaw_cmp_ge_d1, 
                M0=>'X', CE=>'X', CLK=>Clk50, LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>uMaster_uFifoRxRaw_full_d, 
                Q0=>uMaster_FifoFull);
    uMaster_SLICE_854I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"0001", LUT1_INITVAL=>X"5000", 
                   REG0_SD=>"VHI", CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uMaster_N_180, B1=>'X', 
                C1=>uMaster_State_3, D1=>uMaster_StateD_0, DI1=>'X', 
                DI0=>uMaster_I2cTrgDatWc_i, A0=>uMaster_N_547, 
                B0=>uMaster_N_546, C0=>uMaster_I2cTrgDatWc_3, D0=>SRst, 
                M0=>'X', CE=>'X', CLK=>Clk50, LSR=>uMaster_N_577, OFX1=>open, 
                F1=>uMaster_N_547, Q1=>open, OFX0=>open, 
                F0=>uMaster_I2cTrgDatWc_i, Q0=>uMaster_I2cTrgDatW);
    uMaster_SLICE_856I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"0200", LUT1_INITVAL=>X"0204", 
                   REG0_SD=>"VHI", CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uMaster_StateD_0, 
                B1=>uMaster_StateD_1, C1=>uMaster_N_481, D1=>uMaster_State_0, 
                DI1=>'X', DI0=>uMaster_I2cTrgStartc_i, A0=>uMaster_N_616, 
                B0=>uMaster_I2cTrgStart_RNO_0, C0=>SRst, D0=>uMaster_State_2, 
                M0=>'X', CE=>'X', CLK=>Clk50, LSR=>uMaster_State_3, OFX1=>open, 
                F1=>uMaster_I2cTrgStart_RNO_0, Q1=>open, OFX0=>open, 
                F0=>uMaster_I2cTrgStartc_i, Q0=>uMaster_I2cTrgStart);
    uMaster_SLICE_857I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"FF55", LUT1_INITVAL=>X"3337", 
                   REG0_SD=>"VHI", CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uMaster_State_0, 
                B1=>uMaster_I2cTrgDatW, C1=>uMaster_State_3, D1=>uMaster_N_172, 
                DI1=>'X', DI0=>uMaster_N_172, A0=>uMaster_State_1, B0=>'X', 
                C0=>'X', D0=>uMaster_State_2, M0=>'X', CE=>'X', CLK=>Clk50, 
                LSR=>uMaster_I2cTrgStopc_i_i, OFX1=>open, 
                F1=>uMaster_uDevice_DatSrW_3_i_0_0, Q1=>open, OFX0=>open, 
                F0=>uMaster_N_172, Q0=>uMaster_I2cTrgStop);
    uMaster_SLICE_858I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", LUT0_INITVAL=>X"0040", 
                   LUT1_INITVAL=>X"1F54", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uMaster_State_3, 
                B1=>uMaster_State_2, C1=>uMaster_State_0, D1=>uMaster_State_1, 
                DI1=>'X', DI0=>uMaster_un9_state, A0=>uMaster_State_3, 
                B0=>uMaster_State_2, C0=>uMaster_State_0, D0=>uMaster_State_1, 
                M0=>'X', CE=>'X', CLK=>Clk50, LSR=>uMaster_un1_NumXfr_1, 
                OFX1=>open, F1=>uMaster_State_11_0_0_84_i_0, Q1=>open, 
                OFX0=>open, F0=>uMaster_un9_state, Q0=>uMaster_NumXfr_0);
    uMaster_SLICE_859I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", CHECK_M1=>TRUE, 
                   CHECK_M0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>RdLen_1, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>RdLen_0, CE=>uMaster_un4_stated_2_i_0, CLK=>Clk50, 
                LSR=>uMaster_lTrg_1_0_a2_RNINNJ53, OFX1=>open, F1=>open, 
                Q1=>uMaster_SizXfr_1, OFX0=>open, F0=>open, 
                Q0=>uMaster_SizXfr_0);
    uMaster_SLICE_860I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", CHECK_M1=>TRUE, 
                   CHECK_M0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>RdLen_3, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>RdLen_2, CE=>uMaster_un4_stated_2_i_0, CLK=>Clk50, 
                LSR=>uMaster_lTrg_1_0_a2_RNINNJ53, OFX1=>open, F1=>open, 
                Q1=>uMaster_SizXfr_3, OFX0=>open, F0=>open, 
                Q0=>uMaster_SizXfr_2);
    uMaster_SLICE_861I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", CHECK_M1=>TRUE, 
                   CHECK_M0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>RdLen_5, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>RdLen_4, CE=>uMaster_un4_stated_2_i_0, CLK=>Clk50, 
                LSR=>uMaster_lTrg_1_0_a2_RNINNJ53, OFX1=>open, F1=>open, 
                Q1=>uMaster_SizXfr_5, OFX0=>open, F0=>open, 
                Q0=>uMaster_SizXfr_4);
    uMaster_SLICE_862I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", CHECK_M1=>TRUE, 
                   CHECK_M0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>RdLen_7, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>RdLen_6, CE=>uMaster_un4_stated_2_i_0, CLK=>Clk50, 
                LSR=>uMaster_lTrg_1_0_a2_RNINNJ53, OFX1=>open, F1=>open, 
                Q1=>uMaster_SizXfr_7, OFX0=>open, F0=>open, 
                Q0=>uMaster_SizXfr_6);
    uMaster_SLICE_863I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE)
      port map (M1=>uMaster_State_1, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>'X', D0=>'X', M0=>uMaster_State_0, CE=>'X', CLK=>Clk50, 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>uMaster_StateD_1, 
                OFX0=>open, F0=>open, Q0=>uMaster_StateD_0);
    uMaster_SLICE_864I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE)
      port map (M1=>uMaster_State_3, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>'X', D0=>'X', M0=>uMaster_State_2, CE=>'X', CLK=>Clk50, 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>uMaster_StateD_3, 
                OFX0=>open, F0=>open, Q0=>uMaster_StateD_2);
    uMaster_SLICE_865I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"0400", 
                   LUT1_INITVAL=>X"1000", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uMaster_N_183, 
                B1=>uMaster_N_561, C1=>uMaster_State_0, D1=>uMaster_N_172, 
                DI1=>uMaster_N_459_i, DI0=>uMaster_N_458_i, A0=>uMaster_N_594, 
                B0=>uMaster_State_11_0_i_2_1_0, C0=>SRst, 
                D0=>uMaster_N_458_i_1, M0=>'X', CE=>uMaster_un80_state, 
                CLK=>Clk50, LSR=>'X', OFX1=>open, F1=>uMaster_N_459_i, 
                Q1=>uMaster_State_1, OFX0=>open, F0=>uMaster_N_458_i, 
                Q0=>uMaster_State_0);
    uMaster_SLICE_866I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"0001", 
                   LUT1_INITVAL=>X"0C08", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uMaster_State_11_0_0_tz_0_3, 
                B1=>uMaster_I2cTrgDone, C1=>SRst, 
                D1=>uMaster_State_11_0_0_a2_1_3, DI1=>uMaster_State_11_3, 
                DI0=>uMaster_N_460_i, A0=>uMaster_State_11_0_0_84_i_0, 
                B0=>uMaster_N_577, C0=>SRst, D0=>uMaster_State_11_0_0_84_i_1, 
                M0=>'X', CE=>uMaster_un80_state, CLK=>Clk50, LSR=>'X', 
                OFX1=>open, F1=>uMaster_State_11_3, Q1=>uMaster_State_3, 
                OFX0=>open, F0=>uMaster_N_460_i, Q0=>uMaster_State_2);
    uMaster_SLICE_867I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"5155", LUT1_INITVAL=>X"BFFF", 
                   REG0_SD=>"VHI", CHECK_DI0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uMaster_State_3, 
                B1=>uMaster_State_1, C1=>uMaster_State_0, D1=>uMaster_State_2, 
                DI1=>'X', DI0=>uMaster_N_457_i, A0=>uMaster_i2ctrgstop2_i_1_0, 
                B0=>uMaster_StateD_0, C0=>uMaster_N_481, D0=>uMaster_StateD_1, 
                M0=>'X', CE=>uMaster_StopVal_en_0, CLK=>Clk50, 
                LSR=>uSeq_lSRst_iso, OFX1=>open, F1=>uMaster_i2ctrgstop2_i_1_0, 
                Q1=>open, OFX0=>open, F0=>uMaster_N_457_i, Q0=>uMaster_StopVal);
    uMaster_SLICE_868I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", CHECK_M1=>TRUE, 
                   CHECK_M0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>un1_cpu_data_o_1, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>'X', D0=>'X', M0=>un1_cpu_data_o_0, CE=>uMaster_lTrg_1, 
                CLK=>Clk50, LSR=>uSeq_lSRst_iso, OFX1=>open, F1=>open, 
                Q1=>uMaster_lAddress_1, OFX0=>open, F0=>open, 
                Q0=>uMaster_lAddress_0);
    uMaster_SLICE_869I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", CHECK_M1=>TRUE, 
                   CHECK_M0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>un1_cpu_data_o_3, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>'X', D0=>'X', M0=>un1_cpu_data_o_2, CE=>uMaster_lTrg_1, 
                CLK=>Clk50, LSR=>uSeq_lSRst_iso, OFX1=>open, F1=>open, 
                Q1=>uMaster_lAddress_3, OFX0=>open, F0=>open, 
                Q0=>uMaster_lAddress_2);
    uMaster_SLICE_870I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", CHECK_M1=>TRUE, 
                   CHECK_M0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>un1_cpu_data_o_5, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>'X', D0=>'X', M0=>un1_cpu_data_o_4, CE=>uMaster_lTrg_1, 
                CLK=>Clk50, LSR=>uSeq_lSRst_iso, OFX1=>open, F1=>open, 
                Q1=>uMaster_lAddress_5, OFX0=>open, F0=>open, 
                Q0=>uMaster_lAddress_4);
    uMaster_SLICE_871I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   LSRMUX=>"SIG", GSR=>"DISABLED", CHECK_M1=>TRUE, 
                   CHECK_M0=>TRUE, CHECK_CE=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>un1_cpu_data_o_7, FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>'X', D0=>'X', M0=>un1_cpu_data_o_6, CE=>uMaster_lTrg_1, 
                CLK=>Clk50, LSR=>uSeq_lSRst_iso, OFX1=>open, F1=>open, 
                Q1=>uMaster_lAddress_7, OFX0=>open, F0=>open, 
                Q0=>uMaster_lAddress_6);
    uMaster_uDevice_SLICE_872I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", REG1_REGSET=>"SET", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"0202", LUT1_INITVAL=>X"0030", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>uMaster_uDevice_un13_NE_0, 
                C1=>uMaster_uDevice_un1_CntDly_2_cry_1_0_S0, 
                D1=>uMaster_uDevice_un13_NE_1, DI1=>uMaster_uDevice_CntDly_4_1, 
                DI0=>uMaster_uDevice_CntDly_4_0, 
                A0=>uMaster_uDevice_un1_CntDly_2_cry_0_0_S1, 
                B0=>uMaster_uDevice_un13_NE_1, C0=>uMaster_uDevice_un13_NE_0, 
                D0=>'X', M0=>'X', CE=>'X', CLK=>Clk50, LSR=>uSeq_lSRst_iso, 
                OFX1=>open, F1=>uMaster_uDevice_CntDly_4_1, 
                Q1=>uMaster_uDevice_CntDly_1, OFX0=>open, 
                F0=>uMaster_uDevice_CntDly_4_0, Q0=>uMaster_uDevice_CntDly_0);
    uMaster_uDevice_SLICE_873I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", REG1_REGSET=>"SET", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"000C", LUT1_INITVAL=>X"1010", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uMaster_uDevice_un13_NE_0, 
                B1=>uMaster_uDevice_un13_NE_1, 
                C1=>uMaster_uDevice_un1_CntDly_2_cry_3_0_S0, D1=>'X', 
                DI1=>uMaster_uDevice_CntDly_4_3, 
                DI0=>uMaster_uDevice_CntDly_4_2, A0=>'X', 
                B0=>uMaster_uDevice_un1_CntDly_2_cry_1_0_S1, 
                C0=>uMaster_uDevice_un13_NE_1, D0=>uMaster_uDevice_un13_NE_0, 
                M0=>'X', CE=>'X', CLK=>Clk50, LSR=>uSeq_lSRst_iso, OFX1=>open, 
                F1=>uMaster_uDevice_CntDly_4_3, Q1=>uMaster_uDevice_CntDly_3, 
                OFX0=>open, F0=>uMaster_uDevice_CntDly_4_2, 
                Q0=>uMaster_uDevice_CntDly_2);
    uMaster_uDevice_SLICE_874I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", REG1_REGSET=>"SET", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"1100", LUT1_INITVAL=>X"0044", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uMaster_uDevice_un13_NE_1, 
                B1=>uMaster_uDevice_un1_CntDly_2_cry_5_0_S0, C1=>'X', 
                D1=>uMaster_uDevice_un13_NE_0, DI1=>uMaster_uDevice_CntDly_4_5, 
                DI0=>uMaster_uDevice_CntDly_4_4, A0=>uMaster_uDevice_un13_NE_1, 
                B0=>uMaster_uDevice_un13_NE_0, C0=>'X', 
                D0=>uMaster_uDevice_un1_CntDly_2_cry_3_0_S1, M0=>'X', CE=>'X', 
                CLK=>Clk50, LSR=>uSeq_lSRst_iso, OFX1=>open, 
                F1=>uMaster_uDevice_CntDly_4_5, Q1=>uMaster_uDevice_CntDly_5, 
                OFX0=>open, F0=>uMaster_uDevice_CntDly_4_4, 
                Q0=>uMaster_uDevice_CntDly_4);
    uMaster_uDevice_SLICE_875I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", REG1_REGSET=>"SET", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"0044", LUT1_INITVAL=>X"0500", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uMaster_uDevice_un13_NE_0, 
                B1=>'X', C1=>uMaster_uDevice_un13_NE_1, 
                D1=>uMaster_uDevice_un1_CntDly_2_s_7_0_S0, 
                DI1=>uMaster_uDevice_CntDly_4_7, 
                DI0=>uMaster_uDevice_CntDly_4_6, A0=>uMaster_uDevice_un13_NE_0, 
                B0=>uMaster_uDevice_un1_CntDly_2_cry_5_0_S1, C0=>'X', 
                D0=>uMaster_uDevice_un13_NE_1, M0=>'X', CE=>'X', CLK=>Clk50, 
                LSR=>uSeq_lSRst_iso, OFX1=>open, 
                F1=>uMaster_uDevice_CntDly_4_7, Q1=>uMaster_uDevice_CntDly_7, 
                OFX0=>open, F0=>uMaster_uDevice_CntDly_4_6, 
                Q0=>uMaster_uDevice_CntDly_6);
    uMaster_uDevice_SLICE_876I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uMaster_uDevice_DatSrR_1, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uMaster_uDevice_DatSrR_0, 
                CE=>uMaster_uDevice_N_136_i, CLK=>Clk50, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uMaster_uDevice_DatSrR_2, OFX0=>open, F0=>open, 
                Q0=>uMaster_uDevice_DatSrR_1);
    uMaster_uDevice_SLICE_877I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uMaster_uDevice_DatSrR_3, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uMaster_uDevice_DatSrR_2, 
                CE=>uMaster_uDevice_N_136_i, CLK=>Clk50, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uMaster_uDevice_DatSrR_4, OFX0=>open, F0=>open, 
                Q0=>uMaster_uDevice_DatSrR_3);
    uMaster_uDevice_SLICE_878I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   CHECK_M1=>TRUE, CHECK_M0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>uMaster_uDevice_DatSrR_5, FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>'X', C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>'X', D0=>'X', M0=>uMaster_uDevice_DatSrR_4, 
                CE=>uMaster_uDevice_N_136_i, CLK=>Clk50, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>uMaster_uDevice_DatSrR_6, OFX0=>open, F0=>open, 
                Q0=>uMaster_uDevice_DatSrR_5);
    uMaster_uDevice_SLICE_879I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", CHECK_M0=>TRUE, 
                   CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>uMaster_uDevice_DatSrR_6, 
                CE=>uMaster_uDevice_N_136_i, CLK=>Clk50, LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>open, 
                Q0=>uMaster_uDevice_DatSrR_7);
    uMaster_uDevice_SLICE_880I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"000B", 
                   LUT1_INITVAL=>X"F8F0", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uMaster_I2cTrgDatW, 
                B1=>uMaster_N_582, C1=>uMaster_uDevice_DatSrW_3_0_0_1, 
                D1=>uMaster_lAddress_1, DI1=>uMaster_uDevice_DatSrW_3_1, 
                DI0=>uMaster_uDevice_N_455_i, A0=>uMaster_lAddress_0, 
                B0=>uMaster_N_582, C0=>uMaster_uDevice_N_537, 
                D0=>uMaster_uDevice_DatSrW_3_i_0_0, M0=>'X', 
                CE=>uMaster_uDevice_un17_stated, CLK=>Clk50, LSR=>'X', 
                OFX1=>open, F1=>uMaster_uDevice_DatSrW_3_1, 
                Q1=>uMaster_uDevice_DatSrW_1, OFX0=>open, 
                F0=>uMaster_uDevice_N_455_i, Q0=>uMaster_uDevice_DatSrW_0);
    uMaster_uDevice_SLICE_881I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"FF80", 
                   LUT1_INITVAL=>X"F8F0", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uMaster_I2cTrgDatW, 
                B1=>uMaster_N_582, C1=>uMaster_uDevice_DatSrW_3_0_0_3, 
                D1=>uMaster_lAddress_3, DI1=>uMaster_uDevice_DatSrW_3_3, 
                DI0=>uMaster_uDevice_DatSrW_3_2, A0=>uMaster_I2cTrgDatW, 
                B0=>uMaster_N_582, C0=>uMaster_lAddress_2, 
                D0=>uMaster_uDevice_DatSrW_3_0_0_2, M0=>'X', 
                CE=>uMaster_uDevice_un17_stated, CLK=>Clk50, LSR=>'X', 
                OFX1=>open, F1=>uMaster_uDevice_DatSrW_3_3, 
                Q1=>uMaster_uDevice_DatSrW_3, OFX0=>open, 
                F0=>uMaster_uDevice_DatSrW_3_2, Q0=>uMaster_uDevice_DatSrW_2);
    uMaster_uDevice_SLICE_882I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"0051", 
                   LUT1_INITVAL=>X"000B", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uMaster_DataFifo_5, 
                B1=>uMaster_uDevice_N_590, C1=>uMaster_uDevice_N_453_i_1, 
                D1=>uMaster_uDevice_N_525, DI1=>uMaster_uDevice_N_453_i, 
                DI0=>uMaster_uDevice_N_452_i, A0=>uMaster_uDevice_N_452_i_1, 
                B0=>uMaster_uDevice_N_590, C0=>uMaster_DataFifo_4, 
                D0=>uMaster_uDevice_N_525, M0=>'X', 
                CE=>uMaster_uDevice_un17_stated, CLK=>Clk50, LSR=>'X', 
                OFX1=>open, F1=>uMaster_uDevice_N_453_i, 
                Q1=>uMaster_uDevice_DatSrW_5, OFX0=>open, 
                F0=>uMaster_uDevice_N_452_i, Q0=>uMaster_uDevice_DatSrW_4);
    uMaster_uDevice_SLICE_883I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"SIG", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"000B", 
                   LUT1_INITVAL=>X"F8F0", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_CE=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uMaster_lAddress_7, 
                B1=>uMaster_N_582, C1=>uMaster_uDevice_DatSrW_3_0_0_7, 
                D1=>uMaster_I2cTrgDatW, DI1=>uMaster_uDevice_DatSrW_3_7, 
                DI0=>uMaster_uDevice_N_454_i, A0=>uMaster_DataFifo_6, 
                B0=>uMaster_uDevice_N_590, C0=>uMaster_uDevice_N_454_i_1, 
                D0=>uMaster_uDevice_N_525, M0=>'X', 
                CE=>uMaster_uDevice_un17_stated, CLK=>Clk50, LSR=>'X', 
                OFX1=>open, F1=>uMaster_uDevice_DatSrW_3_7, 
                Q1=>uMaster_uDevice_DatSrW_7, OFX0=>open, 
                F0=>uMaster_uDevice_N_454_i, Q0=>uMaster_uDevice_DatSrW_6);
    uMaster_uDevice_SLICE_884I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"0020", 
                   LUT1_INITVAL=>X"2000", REG0_SD=>"VHI", CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uMaster_uDevice_CntDly_2, 
                B1=>uMaster_uDevice_CntDly_0, C1=>uMaster_uDevice_CntDly_7, 
                D1=>uMaster_uDevice_CntDly_5, DI1=>'X', 
                DI0=>uMaster_uDevice_un15_cntdly, 
                A0=>uMaster_uDevice_un15_cntdly_3, 
                B0=>uMaster_uDevice_CntDly_1, 
                C0=>uMaster_uDevice_un15_cntdly_4, 
                D0=>uMaster_uDevice_CntDly_3, M0=>'X', CE=>'X', CLK=>Clk50, 
                LSR=>'X', OFX1=>open, F1=>uMaster_uDevice_un15_cntdly_4, 
                Q1=>open, OFX0=>open, F0=>uMaster_uDevice_un15_cntdly, 
                Q0=>uMaster_uDevice_Dly);
    uMaster_uDevice_SLICE_886I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"9CCC", LUT1_INITVAL=>X"6666", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>uMaster_uDevice_un1_NumClk_1_c1, 
                B1=>uMaster_uDevice_NumClk_1, C1=>'X', D1=>'X', 
                DI1=>uMaster_uDevice_NumClk_2_1, 
                DI0=>uMaster_uDevice_NumClk_2_0, A0=>uMaster_uDevice_N_189, 
                B0=>uMaster_uDevice_NumClk_0, C0=>uMaster_uDevice_State_0_3, 
                D0=>uMaster_uDevice_StateD_0, M0=>'X', CE=>'X', CLK=>Clk50, 
                LSR=>uMaster_uDevice_NumClk_97, OFX1=>open, 
                F1=>uMaster_uDevice_NumClk_2_1, Q1=>uMaster_uDevice_NumClk_1, 
                OFX0=>open, F0=>uMaster_uDevice_NumClk_2_0, 
                Q0=>uMaster_uDevice_NumClk_0);
    uMaster_uDevice_SLICE_887I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"5FA0", LUT1_INITVAL=>X"7F80", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>uMaster_uDevice_un1_NumClk_1_c1, 
                B1=>uMaster_uDevice_NumClk_2, C1=>uMaster_uDevice_NumClk_1, 
                D1=>uMaster_uDevice_NumClk_3, DI1=>uMaster_uDevice_NumClk_2_3, 
                DI0=>uMaster_uDevice_NumClk_2_2, 
                A0=>uMaster_uDevice_un1_NumClk_1_c1, B0=>'X', 
                C0=>uMaster_uDevice_NumClk_1, D0=>uMaster_uDevice_NumClk_2, 
                M0=>'X', CE=>'X', CLK=>Clk50, LSR=>uMaster_uDevice_NumClk_97, 
                OFX1=>open, F1=>uMaster_uDevice_NumClk_2_3, 
                Q1=>uMaster_uDevice_NumClk_3, OFX0=>open, 
                F0=>uMaster_uDevice_NumClk_2_2, Q0=>uMaster_uDevice_NumClk_2);
    uMaster_uDevice_SLICE_888I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"FFFE", LUT1_INITVAL=>X"FFFE", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uMaster_uDevice_N_156, 
                B1=>uMaster_uDevice_State_8, C1=>uMaster_uDevice_State_4, 
                D1=>uMaster_uDevice_State_0_0, DI1=>uMaster_uDevice_N_216, 
                DI0=>uMaster_uDevice_N_214, A0=>uMaster_uDevice_State_5, 
                B0=>uMaster_uDevice_N_156, C0=>uMaster_uDevice_State_0_1, 
                D0=>uMaster_uDevice_State_9, M0=>'X', CE=>'X', CLK=>Clk50, 
                LSR=>uSeq_lSRst_iso, OFX1=>open, F1=>uMaster_uDevice_N_216, 
                Q1=>uMaster_uDevice_StateD_1, OFX0=>open, 
                F0=>uMaster_uDevice_N_214, Q0=>uMaster_uDevice_StateD_0);
    uMaster_uDevice_SLICE_889I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", GSR=>"DISABLED", 
                   LUT0_INITVAL=>X"FFFE", LUT1_INITVAL=>X"FFFA", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uMaster_uDevice_State_2, 
                B1=>'X', C1=>uMaster_uDevice_State_0_1, 
                D1=>uMaster_uDevice_State_0_0, DI1=>uMaster_uDevice_N_190, 
                DI0=>uMaster_uDevice_N_204, A0=>uMaster_uDevice_State_5, 
                B0=>uMaster_uDevice_State_0_3, C0=>uMaster_uDevice_State_6, 
                D0=>uMaster_uDevice_State_4, M0=>'X', CE=>'X', CLK=>Clk50, 
                LSR=>uSeq_lSRst_iso, OFX1=>open, F1=>uMaster_uDevice_N_190, 
                Q1=>uMaster_uDevice_StateD_3, OFX0=>open, 
                F0=>uMaster_uDevice_N_204, Q0=>uMaster_uDevice_StateD_2);
    uMaster_uDevice_SLICE_890I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"0D08", 
                   LUT1_INITVAL=>X"0A0C", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uMaster_uDevice_State_5, 
                B1=>uMaster_uDevice_State_4, C1=>SRst, D1=>uMaster_uDevice_Dly, 
                DI1=>uMaster_uDevice_N_114_i, DI0=>uMaster_uDevice_N_110_i, 
                A0=>uMaster_uDevice_Dly, B0=>uMaster_uDevice_State_0_3, 
                C0=>SRst, D0=>uMaster_uDevice_State_2, M0=>'X', CE=>'X', 
                CLK=>Clk50, LSR=>'X', OFX1=>open, F1=>uMaster_uDevice_N_114_i, 
                Q1=>uMaster_uDevice_State_4, OFX0=>open, 
                F0=>uMaster_uDevice_N_110_i, Q0=>uMaster_uDevice_State_2);
    uMaster_uDevice_SLICE_891I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"0A0C", 
                   LUT1_INITVAL=>X"0A0C", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uMaster_uDevice_State_7, 
                B1=>uMaster_uDevice_State_6, C1=>SRst, D1=>uMaster_uDevice_Dly, 
                DI1=>uMaster_uDevice_N_118_i, DI0=>uMaster_uDevice_N_116_i, 
                A0=>uMaster_uDevice_State_6, B0=>uMaster_uDevice_State_5, 
                C0=>SRst, D0=>uMaster_uDevice_Dly, M0=>'X', CE=>'X', 
                CLK=>Clk50, LSR=>'X', OFX1=>open, F1=>uMaster_uDevice_N_118_i, 
                Q1=>uMaster_uDevice_State_6, OFX0=>open, 
                F0=>uMaster_uDevice_N_116_i, Q0=>uMaster_uDevice_State_5);
    uMaster_uDevice_SLICE_892I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"0103", 
                   LUT1_INITVAL=>X"0504", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uMaster_uDevice_N_540, 
                B1=>uMaster_uDevice_State_8, C1=>SRst, D1=>uMaster_uDevice_Dly, 
                DI1=>uMaster_uDevice_N_122_i, DI0=>uMaster_uDevice_N_120_i, 
                A0=>uMaster_uDevice_N_157, B0=>uMaster_uDevice_N_511, C0=>SRst, 
                D0=>uMaster_uDevice_Dly, M0=>'X', CE=>'X', CLK=>Clk50, 
                LSR=>'X', OFX1=>open, F1=>uMaster_uDevice_N_122_i, 
                Q1=>uMaster_uDevice_State_8, OFX0=>open, 
                F0=>uMaster_uDevice_N_120_i, Q0=>uMaster_uDevice_State_7);
    uMaster_uDevice_SLICE_893I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", REG1_REGSET=>"SET", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   LUT0_INITVAL=>X"1110", LUT1_INITVAL=>X"EEFE", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>SRst, 
                B1=>uMaster_uDevice_N_513, C1=>uMaster_uDevice_State_10, 
                D1=>uMaster_I2cTrgStart, DI1=>uMaster_uDevice_State_nss_0, 
                DI0=>uMaster_uDevice_N_124_i, A0=>SRst, 
                B0=>uMaster_uDevice_N_542, C0=>uMaster_I2cTrgStart, 
                D0=>uMaster_uDevice_State_9, M0=>'X', CE=>'X', CLK=>Clk50, 
                LSR=>'X', OFX1=>open, F1=>uMaster_uDevice_State_nss_0, 
                Q1=>uMaster_uDevice_State_10, OFX0=>open, 
                F0=>uMaster_uDevice_N_124_i, Q0=>uMaster_uDevice_State_9);
    uMaster_uDevice_SLICE_894I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"0800", 
                   LUT1_INITVAL=>X"0E0C", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uMaster_uDevice_Dly, 
                B1=>uMaster_uDevice_State_srsts_0_0_a2_1_1, C1=>SRst, 
                D1=>uMaster_uDevice_State_2, DI1=>uMaster_uDevice_State_nss_9, 
                DI0=>uMaster_uDevice_N_107_i, A0=>uMaster_uDevice_State_0_1, 
                B0=>uMaster_uDevice_NumClk_97, C0=>SRst, 
                D0=>uMaster_uDevice_N_163, M0=>'X', CE=>'X', CLK=>Clk50, 
                LSR=>'X', OFX1=>open, F1=>uMaster_uDevice_State_nss_9, 
                Q1=>uMaster_uDevice_State_0_1, OFX0=>open, 
                F0=>uMaster_uDevice_N_107_i, Q0=>uMaster_uDevice_State_0_0);
    uMaster_uDevice_SLICE_895I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"0F03", 
                   LUT1_INITVAL=>X"0F0E", REG0_SD=>"VHI", CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uMaster_I2cTrgDatW, 
                B1=>uMaster_I2cTrgDatR, C1=>SRst, 
                D1=>uMaster_uDevice_State_0_1, DI1=>'X', 
                DI0=>uMaster_uDevice_N_112_i, A0=>'X', 
                B0=>uMaster_uDevice_N_244, C0=>SRst, 
                D0=>uMaster_uDevice_State_0_0, M0=>uMaster_uDevice_State_8, 
                CE=>'X', CLK=>Clk50, LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>uMaster_uDevice_N_112_i, F0=>open, 
                Q0=>uMaster_uDevice_State_0_3);
    uMaster_uDevice_SLICE_896I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", LUT0_INITVAL=>X"AA88", 
                   LUT1_INITVAL=>X"FFFE", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uMaster_uDevice_N_224, 
                B1=>uMaster_uDevice_State_0_3, C1=>SRst, 
                D1=>uMaster_uDevice_N_615, DI1=>'X', 
                DI0=>uMaster_uDevice_N_615, A0=>uMaster_uDevice_State_9, 
                B0=>uMaster_uDevice_N_477, C0=>'X', 
                D0=>uMaster_uDevice_StateD_2, M0=>'X', CE=>'X', CLK=>Clk50, 
                LSR=>uMaster_uDevice_lSda_cls, OFX1=>open, 
                F1=>uMaster_uDevice_un1_state_12_i, Q1=>open, OFX0=>open, 
                F0=>uMaster_uDevice_N_615, Q0=>uMaster_uDevice_lSda_cl);
    uSeq_SLICE_897I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", CHECK_M0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>uSeq_un8_ldone, CE=>'X', CLK=>Clk50, LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, F0=>open, 
                Q0=>uSeq_lSRst_iso);
    uSeq_SLICE_898I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", LUT0_INITVAL=>X"FFCC", 
                   REG0_SD=>"VHI", CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>uSeq_N_2_1, A0=>'X', 
                B0=>uSeq_un4_cnt16, C0=>'X', D0=>SRst, M0=>'X', CE=>'X', 
                CLK=>Clk50, LSR=>uSeq_Cnt16_0, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>uSeq_N_2_1, Q0=>uSeq_Cnt16_0);
    uSeq_SLICE_899I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>uSeq_un9_cnt16_2, CE=>'X', CLK=>Clk50, 
                LSR=>uSeq_N_2_1, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, Q0=>uSeq_Cnt16_2);
    uDvi_U_conf_gen_conf_add_un59_add_0_a2_0_a2_3_5_3_0_SLICE_901I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"CDCD", LUT1_INITVAL=>X"000F")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>uForth_un1_cpu_data_o_m1_22, 
                D1=>uForth_un1_cpu_data_o_m1_27, DI1=>'X', DI0=>'X', 
                A0=>uForth_un1_m2_0_a2_9_1, B0=>N_80, 
                C0=>uForth_un1_m2_0_a2_5_1, D0=>'X', 
                M0=>uForth_un1_cpu_data_o_sm0, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>uDvi_U_conf_un59_add_0_a2_0_a2_3_5_3_0, F0=>open, 
                Q0=>open);
    uForth_uart1_uTx_pGenDat_Tx_11_iv_0_SLICE_902I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"FBF3", LUT1_INITVAL=>X"FFFB")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_uart1_uTx_Cnt_7, 
                B1=>uForth_uart1_uTx_N_267, C1=>uForth_uart1_uTx_N_17, 
                D1=>uForth_uart1_uTx_N_628, DI1=>'X', DI0=>'X', 
                A0=>uForth_uart1_uTx_Cnt_6, B0=>uForth_uart1_uTx_N_267, 
                C0=>uForth_uart1_uTx_N_17, D0=>uForth_uart1_uTx_N_625, 
                M0=>uForth_uart1_uTx_Cnt_5, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>uForth_uart1_uTx_pGenDat_Tx_11, F0=>open, Q0=>open);
    uForth_uart1_uTx_pGenDat_Tx_11_iv_0_m2_1_SLICE_903I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"B8B8", LUT1_INITVAL=>X"F3C0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>uForth_uart1_uTx_Cnt_6, C1=>uForth_uart1_uTx_XDat_5, 
                D1=>uForth_uart1_uTx_XDat_1, DI1=>'X', DI0=>'X', 
                A0=>uForth_uart1_uTx_XDat_4, B0=>uForth_uart1_uTx_Cnt_6, 
                C0=>uForth_uart1_uTx_XDat_0, D0=>'X', 
                M0=>uForth_uart1_uTx_Cnt_4, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>uForth_uart1_uTx_N_628, 
                F0=>open, Q0=>open);
    uForth_cpu1_slot_RNIBBQ52_2_SLICE_904I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"1000", LUT1_INITVAL=>X"0020")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_N_705, 
                B1=>uForth_cpu1_N_709, C1=>uForth_cpu1_code_3_S, 
                D1=>uForth_cpu1_code_5, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_N_703, B0=>uForth_cpu1_code_5, 
                C0=>uForth_cpu1_code_3_S, D0=>uForth_cpu1_N_699, 
                M0=>uForth_cpu1_slot_2, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>uForth_cpu1_decode_addr_sel_1, F0=>open, Q0=>open);
    uForth_cpu1_sp_RNIDVKO3_3_SLICE_905I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"A088", LUT1_INITVAL=>X"88A0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_s_stackror_12_0, 
                B1=>uForth_cpu1_s_stackro_13, C1=>uForth_cpu1_s_stackro_12, 
                D1=>uForth_cpu1_sp_0, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_s_stackror_12_0, B0=>uForth_cpu1_s_stackro_4, 
                C0=>uForth_cpu1_s_stackro_5, D0=>uForth_cpu1_sp_0, 
                M0=>uForth_cpu1_sp_3, CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>uForth_cpu1_s_stackror_12, F0=>open, 
                Q0=>open);
    uForth_cpu1_t_in_11_20_SLICE_906I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"BB88", LUT1_INITVAL=>X"D888")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_t_in_sn_N_5, 
                B1=>uForth_cpu_data_o_28, C1=>uForth_un22_system_data_o, 
                D1=>uForth_un1_cpu_data_o_m2_20, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_N_400, B0=>uForth_cpu1_t_in_sn_N_25, C0=>'X', 
                D0=>uForth_cpu1_N_367, M0=>uForth_cpu1_t_in_11_s_12, CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>uForth_cpu1_N_502, F0=>open, Q0=>open);
    uForth_cpu1_t_in_11_30_SLICE_907I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"FC30", LUT1_INITVAL=>X"ACA0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu_data_o_6, 
                B1=>uForth_un22_system_data_o, C1=>uForth_cpu1_t_in_sn_N_5, 
                D1=>uForth_un1_cpu_data_o_m2_30, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>uForth_cpu1_t_in_sn_N_25, C0=>uForth_cpu1_N_377, 
                D0=>uForth_cpu1_N_410, M0=>uForth_cpu1_t_in_11_s_12, CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>uForth_cpu1_N_512, F0=>open, Q0=>open);
    uForth_cpu1_t_in_10_4_SLICE_908I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"ACAC", LUT1_INITVAL=>X"F000")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>uForth_un22_system_data_o, D1=>un1_cpu_data_o_4, DI1=>'X', 
                DI0=>'X', A0=>uForth_cpu1_N_351, B0=>uForth_cpu_data_o_12, 
                C0=>uForth_cpu1_code_4, D0=>'X', M0=>uForth_cpu1_t_in_10_s_3, 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>uForth_cpu1_N_451, F0=>open, Q0=>open);
    uForth_cpu1_t_in_10_24_SLICE_909I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"FC0C", LUT1_INITVAL=>X"AA00")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_un22_system_data_o, 
                B1=>'X', C1=>'X', D1=>uForth_un1_cpu_data_o_m2_24, DI1=>'X', 
                DI0=>'X', A0=>'X', B0=>uForth_cpu_data_o_0, 
                C0=>uForth_cpu1_code_4, D0=>uForth_cpu1_N_371, 
                M0=>uForth_cpu1_t_in_10_s_3, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>uForth_cpu1_N_471, 
                F0=>open, Q0=>open);
    uForth_cpu1_t_in_10_16_SLICE_910I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"CCF0", LUT1_INITVAL=>X"F000")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>uForth_un22_system_data_o, D1=>uForth_un1_cpu_data_o_m2_16, 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>uForth_cpu1_N_363, 
                C0=>uForth_cpu_data_o_24, D0=>uForth_cpu1_code_4, 
                M0=>uForth_cpu1_t_in_10_s_3, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>uForth_cpu1_N_463, 
                F0=>open, Q0=>open);
    uForth_cpu1_t_in_10_17_SLICE_911I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"FC0C", LUT1_INITVAL=>X"AA00")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_un1_cpu_data_o_m2_17, 
                B1=>'X', C1=>'X', D1=>uForth_un22_system_data_o, DI1=>'X', 
                DI0=>'X', A0=>'X', B0=>uForth_cpu_data_o_25, 
                C0=>uForth_cpu1_code_4, D0=>uForth_cpu1_N_364, 
                M0=>uForth_cpu1_t_in_10_s_3, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>uForth_cpu1_N_464, 
                F0=>open, Q0=>open);
    uForth_cpu1_t_in_10_18_SLICE_912I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"FA50", LUT1_INITVAL=>X"0C0C")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>uForth_un22_system_data_o, 
                C1=>un1_cpu_data_o_m1_RNIT3QUH_0_18, D1=>'X', DI1=>'X', 
                DI0=>'X', A0=>uForth_cpu1_code_4, B0=>'X', 
                C0=>uForth_cpu_data_o_26, D0=>uForth_cpu1_N_365, 
                M0=>uForth_cpu1_t_in_10_s_3, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>uForth_cpu1_N_465, 
                F0=>open, Q0=>open);
    uForth_cpu1_t_in_10_19_SLICE_913I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"FC0C", LUT1_INITVAL=>X"AA00")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_un22_system_data_o, 
                B1=>'X', C1=>'X', D1=>uForth_un1_cpu_data_o_m2_19, DI1=>'X', 
                DI0=>'X', A0=>'X', B0=>uForth_cpu_data_o_27, 
                C0=>uForth_cpu1_code_4, D0=>uForth_cpu1_N_366, 
                M0=>uForth_cpu1_t_in_10_s_3, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>uForth_cpu1_N_466, 
                F0=>open, Q0=>open);
    uForth_cpu1_t_in_10_25_SLICE_914I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"CACA", LUT1_INITVAL=>X"AA00")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_un22_system_data_o, 
                B1=>'X', C1=>'X', D1=>uForth_un1_cpu_data_o_m2_25, DI1=>'X', 
                DI0=>'X', A0=>uForth_cpu_data_o_1, B0=>uForth_cpu1_N_372, 
                C0=>uForth_cpu1_code_4, D0=>'X', M0=>uForth_cpu1_t_in_10_s_3, 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>uForth_cpu1_N_472, F0=>open, Q0=>open);
    uForth_cpu1_t_in_10_22_SLICE_915I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"E2E2", LUT1_INITVAL=>X"AA00")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_un22_system_data_o, 
                B1=>'X', C1=>'X', D1=>uForth_un1_cpu_data_o_m2_22, DI1=>'X', 
                DI0=>'X', A0=>uForth_cpu_data_o_30, B0=>uForth_cpu1_code_4, 
                C0=>uForth_cpu1_N_369, D0=>'X', M0=>uForth_cpu1_t_in_10_s_3, 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>uForth_cpu1_N_469, F0=>open, Q0=>open);
    uForth_cpu1_t_in_10_26_SLICE_916I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"F3C0", LUT1_INITVAL=>X"F000")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>uForth_un22_system_data_o, D1=>uForth_un1_cpu_data_o_m2_26, 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>uForth_cpu1_code_4, 
                C0=>uForth_cpu1_N_373, D0=>uForth_cpu_data_o_2, 
                M0=>uForth_cpu1_t_in_10_s_3, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>uForth_cpu1_N_473, 
                F0=>open, Q0=>open);
    uForth_cpu1_t_in_10_31_SLICE_917I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"CFC0", LUT1_INITVAL=>X"F000")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>uForth_un1_cpu_data_o_m2_31, D1=>uForth_un22_system_data_o, 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>uForth_cpu1_N_378, 
                C0=>uForth_cpu1_code_4, D0=>uForth_cpu_data_o_7, 
                M0=>uForth_cpu1_t_in_10_s_3, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>uForth_cpu1_N_478, 
                F0=>open, Q0=>open);
    uForth_cpu1_t_in_10_28_SLICE_918I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"CFC0", LUT1_INITVAL=>X"A0A0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_un22_system_data_o, 
                B1=>'X', C1=>uForth_un1_cpu_data_o_m2_28, D1=>'X', DI1=>'X', 
                DI0=>'X', A0=>'X', B0=>uForth_cpu1_N_375, 
                C0=>uForth_cpu1_code_4, D0=>uForth_cpu_data_o_4, 
                M0=>uForth_cpu1_t_in_10_s_3, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>uForth_cpu1_N_475, 
                F0=>open, Q0=>open);
    uForth_cpu1_sync_r_3_18_SLICE_919I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"8F80", LUT1_INITVAL=>X"5500")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>SRst, B1=>'X', C1=>'X', 
                D1=>uForth_cpu1_p_18, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_r_stackrx_18, B0=>uForth_cpu1_r_stackror, 
                C0=>uForth_cpu1_rpopp_2, D0=>uForth_cpu_data_o_18, 
                M0=>uForth_cpu1_r_3_sm0, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>uForth_cpu1_r_3_18, 
                F0=>open, Q0=>open);
    uForth_cpu1_sync_r_3_23_SLICE_920I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"C0AA", LUT1_INITVAL=>X"5500")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>SRst, B1=>'X', C1=>'X', 
                D1=>uForth_cpu1_p_23, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu_data_o_23, B0=>uForth_cpu1_r_stackrx_23, 
                C0=>uForth_cpu1_r_stackror, D0=>uForth_cpu1_rpopp_2, 
                M0=>uForth_cpu1_r_3_sm0, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>uForth_cpu1_r_3_23, 
                F0=>open, Q0=>open);
    uForth_cpu1_sync_r_3_8_SLICE_921I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"8F80", LUT1_INITVAL=>X"3030")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>SRst, 
                C1=>uForth_cpu1_p_8, D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_r_stackrx_8, B0=>uForth_cpu1_r_stackror, 
                C0=>uForth_cpu1_rpopp_2, D0=>uForth_cpu_data_o_8, 
                M0=>uForth_cpu1_r_3_sm0, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>uForth_cpu1_r_3_8, 
                F0=>open, Q0=>open);
    uForth_cpu1_sync_r_3_29_SLICE_922I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"CA0A", LUT1_INITVAL=>X"0A0A")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_p_29, B1=>'X', 
                C1=>SRst, D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu_data_o_29, B0=>uForth_cpu1_r_stackrx_29, 
                C0=>uForth_cpu1_rpopp_2, D0=>uForth_cpu1_r_stackror, 
                M0=>uForth_cpu1_r_3_sm0, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>uForth_cpu1_r_3_29, 
                F0=>open, Q0=>open);
    uForth_cpu1_sync_r_3_31_SLICE_923I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"A0CC", LUT1_INITVAL=>X"00F0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>uForth_p_31, 
                D1=>SRst, DI1=>'X', DI0=>'X', A0=>uForth_cpu1_r_stackror, 
                B0=>uForth_cpu_data_o_31, C0=>uForth_cpu1_r_stackrx_31, 
                D0=>uForth_cpu1_rpopp_2, M0=>uForth_cpu1_r_3_sm0, CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>uForth_cpu1_r_3_31, F0=>open, Q0=>open);
    uForth_cpu1_sync_r_3_30_SLICE_924I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"AC0C", LUT1_INITVAL=>X"5500")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>SRst, B1=>'X', C1=>'X', 
                D1=>uForth_cpu1_p_30, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_r_stackrx_30, B0=>uForth_cpu_data_o_30, 
                C0=>uForth_cpu1_rpopp_2, D0=>uForth_cpu1_r_stackror, 
                M0=>uForth_cpu1_r_3_sm0, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>uForth_cpu1_r_3_30, 
                F0=>open, Q0=>open);
    uForth_cpu1_sync_r_3_28_SLICE_925I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"D850", LUT1_INITVAL=>X"3300")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>SRst, C1=>'X', 
                D1=>uForth_p_28, DI1=>'X', DI0=>'X', A0=>uForth_cpu1_rpopp_2, 
                B0=>uForth_cpu1_r_stackror, C0=>uForth_cpu_data_o_28, 
                D0=>uForth_cpu1_r_stackrx_28, M0=>uForth_cpu1_r_3_sm0, CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>uForth_cpu1_r_3_28, F0=>open, Q0=>open);
    uForth_cpu1_sync_r_3_27_SLICE_926I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"B380", LUT1_INITVAL=>X"0F00")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>SRst, 
                D1=>uForth_cpu1_p_27, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_r_stackrx_27, B0=>uForth_cpu1_rpopp_2, 
                C0=>uForth_cpu1_r_stackror, D0=>uForth_cpu_data_o_27, 
                M0=>uForth_cpu1_r_3_sm0, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>uForth_cpu1_r_3_27, 
                F0=>open, Q0=>open);
    uForth_cpu1_sync_r_3_26_SLICE_927I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"D580", LUT1_INITVAL=>X"0C0C")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>uForth_cpu1_p_26, 
                C1=>SRst, D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_rpopp_2, 
                B0=>uForth_cpu1_r_stackrx_26, C0=>uForth_cpu1_r_stackror, 
                D0=>uForth_cpu_data_o_26, M0=>uForth_cpu1_r_3_sm0, CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>uForth_cpu1_r_3_26, F0=>open, Q0=>open);
    uForth_cpu1_sync_r_3_25_SLICE_928I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"B830", LUT1_INITVAL=>X"0A0A")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_p_25, B1=>'X', 
                C1=>SRst, D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_r_stackror, B0=>uForth_cpu1_rpopp_2, 
                C0=>uForth_cpu_data_o_25, D0=>uForth_cpu1_r_stackrx_25, 
                M0=>uForth_cpu1_r_3_sm0, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>uForth_cpu1_r_3_25, 
                F0=>open, Q0=>open);
    uForth_cpu1_sync_r_3_24_SLICE_929I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"88F0", LUT1_INITVAL=>X"5500")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>SRst, B1=>'X', C1=>'X', 
                D1=>uForth_cpu1_p_24, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_r_stackror, B0=>uForth_cpu1_r_stackrx_24, 
                C0=>uForth_cpu_data_o_24, D0=>uForth_cpu1_rpopp_2, 
                M0=>uForth_cpu1_r_3_sm0, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>uForth_cpu1_r_3_24, 
                F0=>open, Q0=>open);
    uForth_cpu1_sync_r_3_22_SLICE_930I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"8F80", LUT1_INITVAL=>X"0C0C")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>uForth_cpu1_p_22, 
                C1=>SRst, D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_r_stackrx_22, B0=>uForth_cpu1_r_stackror, 
                C0=>uForth_cpu1_rpopp_2, D0=>uForth_cpu_data_o_22, 
                M0=>uForth_cpu1_r_3_sm0, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>uForth_cpu1_r_3_22, 
                F0=>open, Q0=>open);
    uForth_cpu1_sync_r_3_21_SLICE_931I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"CA0A", LUT1_INITVAL=>X"5500")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>SRst, B1=>'X', C1=>'X', 
                D1=>uForth_cpu1_p_21, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu_data_o_21, B0=>uForth_cpu1_r_stackror, 
                C0=>uForth_cpu1_rpopp_2, D0=>uForth_cpu1_r_stackrx_21, 
                M0=>uForth_cpu1_r_3_sm0, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>uForth_cpu1_r_3_21, 
                F0=>open, Q0=>open);
    uForth_cpu1_sync_r_3_20_SLICE_932I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"B380", LUT1_INITVAL=>X"3030")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>SRst, 
                C1=>uForth_cpu1_p_20, D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_r_stackror, B0=>uForth_cpu1_rpopp_2, 
                C0=>uForth_cpu1_r_stackrx_20, D0=>uForth_cpu_data_o_20, 
                M0=>uForth_cpu1_r_3_sm0, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>uForth_cpu1_r_3_20, 
                F0=>open, Q0=>open);
    uForth_cpu1_sync_r_3_19_SLICE_933I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"C0AA", LUT1_INITVAL=>X"00F0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>uForth_cpu1_p_19, D1=>SRst, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu_data_o_19, B0=>uForth_cpu1_r_stackrx_19, 
                C0=>uForth_cpu1_r_stackror, D0=>uForth_cpu1_rpopp_2, 
                M0=>uForth_cpu1_r_3_sm0, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>uForth_cpu1_r_3_19, 
                F0=>open, Q0=>open);
    uForth_cpu1_sync_r_3_17_SLICE_934I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"B380", LUT1_INITVAL=>X"0C0C")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>uForth_cpu1_p_17, 
                C1=>SRst, D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_r_stackrx_17, B0=>uForth_cpu1_rpopp_2, 
                C0=>uForth_cpu1_r_stackror, D0=>uForth_cpu_data_o_17, 
                M0=>uForth_cpu1_r_3_sm0, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>uForth_cpu1_r_3_17, 
                F0=>open, Q0=>open);
    uForth_cpu1_sync_r_3_16_SLICE_935I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"AC0C", LUT1_INITVAL=>X"0C0C")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>uForth_cpu1_p_16, 
                C1=>SRst, D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_r_stackrx_16, B0=>uForth_cpu_data_o_16, 
                C0=>uForth_cpu1_rpopp_2, D0=>uForth_cpu1_r_stackror, 
                M0=>uForth_cpu1_r_3_sm0, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>uForth_cpu1_r_3_16, 
                F0=>open, Q0=>open);
    uForth_cpu1_sync_r_3_15_SLICE_936I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"CA0A", LUT1_INITVAL=>X"5500")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>SRst, B1=>'X', C1=>'X', 
                D1=>uForth_cpu1_p_15, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu_data_o_15, B0=>uForth_cpu1_r_stackror, 
                C0=>uForth_cpu1_rpopp_2, D0=>uForth_cpu1_r_stackrx_15, 
                M0=>uForth_cpu1_r_3_sm0, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>uForth_cpu1_r_3_15, 
                F0=>open, Q0=>open);
    uForth_cpu1_sync_r_3_14_SLICE_937I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"CA0A", LUT1_INITVAL=>X"3030")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>SRst, 
                C1=>uForth_cpu1_p_14, D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu_data_o_14, B0=>uForth_cpu1_r_stackror, 
                C0=>uForth_cpu1_rpopp_2, D0=>uForth_cpu1_r_stackrx_14, 
                M0=>uForth_cpu1_r_3_sm0, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>uForth_cpu1_r_3_14, 
                F0=>open, Q0=>open);
    uForth_cpu1_sync_r_3_13_SLICE_938I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"8F80", LUT1_INITVAL=>X"3300")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>SRst, C1=>'X', 
                D1=>uForth_cpu1_p_13, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_r_stackrx_13, B0=>uForth_cpu1_r_stackror, 
                C0=>uForth_cpu1_rpopp_2, D0=>uForth_cpu_data_o_13, 
                M0=>uForth_cpu1_r_3_sm0, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>uForth_cpu1_r_3_13, 
                F0=>open, Q0=>open);
    uForth_cpu1_sync_r_3_12_SLICE_939I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"CA0A", LUT1_INITVAL=>X"00F0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>uForth_cpu1_p_12, D1=>SRst, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu_data_o_12, B0=>uForth_cpu1_r_stackror, 
                C0=>uForth_cpu1_rpopp_2, D0=>uForth_cpu1_r_stackrx_12, 
                M0=>uForth_cpu1_r_3_sm0, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>uForth_cpu1_r_3_12, 
                F0=>open, Q0=>open);
    uForth_cpu1_sync_r_3_11_SLICE_940I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"A0CC", LUT1_INITVAL=>X"3030")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>SRst, 
                C1=>uForth_cpu1_p_11, D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_r_stackror, B0=>uForth_cpu_data_o_11, 
                C0=>uForth_cpu1_r_stackrx_11, D0=>uForth_cpu1_rpopp_2, 
                M0=>uForth_cpu1_r_3_sm0, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>uForth_cpu1_r_3_11, 
                F0=>open, Q0=>open);
    uForth_cpu1_sync_r_3_10_SLICE_941I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"88F0", LUT1_INITVAL=>X"3030")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>SRst, 
                C1=>uForth_cpu1_p_10, D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_r_stackrx_10, B0=>uForth_cpu1_r_stackror, 
                C0=>uForth_cpu_data_o_10, D0=>uForth_cpu1_rpopp_2, 
                M0=>uForth_cpu1_r_3_sm0, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>uForth_cpu1_r_3_10, 
                F0=>open, Q0=>open);
    uForth_cpu1_sync_r_3_9_SLICE_942I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"8F80", LUT1_INITVAL=>X"5500")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>SRst, B1=>'X', C1=>'X', 
                D1=>uForth_cpu1_p_9, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_r_stackrx_9, B0=>uForth_cpu1_r_stackror, 
                C0=>uForth_cpu1_rpopp_2, D0=>uForth_cpu_data_o_9, 
                M0=>uForth_cpu1_r_3_sm0, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>uForth_cpu1_r_3_9, 
                F0=>open, Q0=>open);
    uForth_cpu1_sync_r_3_7_SLICE_943I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"B830", LUT1_INITVAL=>X"00F0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>uForth_cpu1_p_7, D1=>SRst, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_r_stackror, B0=>uForth_cpu1_rpopp_2, 
                C0=>uForth_cpu_data_o_7, D0=>uForth_cpu1_r_stackrx_7, 
                M0=>uForth_cpu1_r_3_sm0, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>uForth_cpu1_r_3_7, 
                F0=>open, Q0=>open);
    uForth_cpu1_sync_r_3_6_SLICE_944I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"88F0", LUT1_INITVAL=>X"4444")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>SRst, B1=>uForth_cpu1_p_6, 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_r_stackror, B0=>uForth_cpu1_r_stackrx_6, 
                C0=>uForth_cpu_data_o_6, D0=>uForth_cpu1_rpopp_2, 
                M0=>uForth_cpu1_r_3_sm0, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>uForth_cpu1_r_3_6, 
                F0=>open, Q0=>open);
    uForth_cpu1_sync_r_3_5_SLICE_945I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"8F80", LUT1_INITVAL=>X"4444")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>SRst, B1=>uForth_cpu1_p_5, 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_r_stackrx_5, B0=>uForth_cpu1_r_stackror, 
                C0=>uForth_cpu1_rpopp_2, D0=>uForth_cpu_data_o_5, 
                M0=>uForth_cpu1_r_3_sm0, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>uForth_cpu1_r_3_5, 
                F0=>open, Q0=>open);
    uForth_cpu1_sync_r_3_4_SLICE_946I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"B380", LUT1_INITVAL=>X"0C0C")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>uForth_p_4, C1=>SRst, 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_r_stackror, 
                B0=>uForth_cpu1_rpopp_2, C0=>uForth_cpu1_r_stackrx_4, 
                D0=>uForth_cpu_data_o_4, M0=>uForth_cpu1_r_3_sm0, CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>uForth_cpu1_r_3_4, F0=>open, Q0=>open);
    uForth_cpu1_sync_r_3_3_SLICE_947I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"8F80", LUT1_INITVAL=>X"5500")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>SRst, B1=>'X', C1=>'X', 
                D1=>uForth_cpu1_p_3, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_r_stackrx_3, B0=>uForth_cpu1_r_stackror, 
                C0=>uForth_cpu1_rpopp_2, D0=>uForth_cpu_data_o_3, 
                M0=>uForth_cpu1_r_3_sm0, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>uForth_cpu1_r_3_3, 
                F0=>open, Q0=>open);
    uForth_cpu1_sync_r_3_2_SLICE_948I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"A0CC", LUT1_INITVAL=>X"2222")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_p_2, B1=>SRst, C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_r_stackror, 
                B0=>uForth_cpu_data_o_2, C0=>uForth_cpu1_r_stackrx_2, 
                D0=>uForth_cpu1_rpopp_2, M0=>uForth_cpu1_r_3_sm0, CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>uForth_cpu1_r_3_2, F0=>open, Q0=>open);
    uForth_cpu1_sync_r_3_1_SLICE_949I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"88F0", LUT1_INITVAL=>X"00F0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>uForth_cpu1_p_1, D1=>SRst, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_r_stackror, B0=>uForth_cpu1_r_stackrx_1, 
                C0=>uForth_cpu_data_o_1, D0=>uForth_cpu1_rpopp_2, 
                M0=>uForth_cpu1_r_3_sm0, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>uForth_cpu1_r_3_1, 
                F0=>open, Q0=>open);
    uForth_cpu1_sync_r_3_0_SLICE_950I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"8F80", LUT1_INITVAL=>X"4444")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>SRst, B1=>uForth_p_0, C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_r_stackrx_0, 
                B0=>uForth_cpu1_r_stackror, C0=>uForth_cpu1_rpopp_2, 
                D0=>uForth_cpu_data_o_0, M0=>uForth_cpu1_r_3_sm0, CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>uForth_cpu1_r_3_0, F0=>open, Q0=>open);
    uForth_cpu1_t_in_d_0_6_SLICE_951I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"FC0C", LUT1_INITVAL=>X"D8F0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_un4_sum_cry_31, 
                B1=>uForth_cpu1_un4_sum_cry_5_0_S0, C1=>uForth_cpu_data_o_5, 
                D1=>uForth_cpu1_t_in_d_0_bm_1_6, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>uForth_cpu1_N_523, C0=>uForth_cpu1_t_in_sn_N_21, 
                D0=>uForth_cpu1_N_386, M0=>uForth_cpu1_t_in_s_2, CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>uForth_cpu1_t_in_d_0_6, F0=>open, Q0=>open);
    uForth_cpu1_t_in_d_2_SLICE_952I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"CFC0", LUT1_INITVAL=>X"F5A0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_code_0_S, B1=>'X', 
                C1=>uForth_cpu1_N_247, D1=>uForth_cpu1_N_179, DI1=>'X', 
                DI0=>'X', A0=>'X', B0=>uForth_cpu1_s_stack_2, 
                C0=>uForth_cpu1_t_in_sn_N_13, D0=>uForth_cpu1_N_415, 
                M0=>uForth_cpu1_t_in_sn_N_21, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>uForth_cpu1_t_in_d_2, 
                F0=>open, Q0=>open);
    uForth_cpu1_t_in_d_7_SLICE_953I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"F3C0", LUT1_INITVAL=>X"E4E4")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_code_0_S, 
                B1=>uForth_cpu1_N_184, C1=>uForth_cpu1_N_252, D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>uForth_cpu1_t_in_sn_N_13, 
                C0=>uForth_cpu1_s_stack_7, D0=>uForth_cpu1_N_420, 
                M0=>uForth_cpu1_t_in_sn_N_21, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>uForth_cpu1_t_in_d_7, 
                F0=>open, Q0=>open);
    uForth_cpu1_t_in_d_5_SLICE_954I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"FC0C", LUT1_INITVAL=>X"F5A0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_code_0_S, B1=>'X', 
                C1=>uForth_cpu1_N_250, D1=>uForth_cpu1_N_182, DI1=>'X', 
                DI0=>'X', A0=>'X', B0=>uForth_cpu1_N_418, 
                C0=>uForth_cpu1_t_in_sn_N_13, D0=>uForth_cpu1_s_stack_5, 
                M0=>uForth_cpu1_t_in_sn_N_21, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>uForth_cpu1_t_in_d_5, 
                F0=>open, Q0=>open);
    uForth_cpu1_t_in_d_21_SLICE_955I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"ACAC", LUT1_INITVAL=>X"EE22")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_N_198, 
                B1=>uForth_cpu1_code_0_S, C1=>'X', D1=>uForth_cpu1_N_266, 
                DI1=>'X', DI0=>'X', A0=>uForth_cpu1_s_stack_21, 
                B0=>uForth_cpu1_N_434, C0=>uForth_cpu1_t_in_sn_N_13, D0=>'X', 
                M0=>uForth_cpu1_t_in_sn_N_21, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>uForth_cpu1_t_in_d_21, 
                F0=>open, Q0=>open);
    uForth_cpu1_t_in_d_27_SLICE_956I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"AFA0", LUT1_INITVAL=>X"F3C0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>uForth_cpu1_code_0_S, 
                C1=>uForth_cpu1_N_272, D1=>uForth_cpu1_N_204, DI1=>'X', 
                DI0=>'X', A0=>uForth_cpu1_s_stack_27, B0=>'X', 
                C0=>uForth_cpu1_t_in_sn_N_13, D0=>uForth_cpu1_N_440, 
                M0=>uForth_cpu1_t_in_sn_N_21, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>uForth_cpu1_t_in_d_27, 
                F0=>open, Q0=>open);
    uForth_cpu1_t_in_d_23_SLICE_957I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"AFA0", LUT1_INITVAL=>X"EE22")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_N_200, 
                B1=>uForth_cpu1_code_0_S, C1=>'X', D1=>uForth_cpu1_N_268, 
                DI1=>'X', DI0=>'X', A0=>uForth_cpu1_s_stack_23, B0=>'X', 
                C0=>uForth_cpu1_t_in_sn_N_13, D0=>uForth_cpu1_N_436, 
                M0=>uForth_cpu1_t_in_sn_N_21, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>uForth_cpu1_t_in_d_23, 
                F0=>open, Q0=>open);
    uForth_cpu1_t_in_d_0_SLICE_958I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"CFC0", LUT1_INITVAL=>X"B04B")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_code_1, 
                B1=>uForth_cpu1_code_0_S, C1=>uForth_cpu_data_o_0, 
                D1=>uForth_cpu1_t_in_d_bm_1_0, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>uForth_cpu1_s_stack_0, C0=>uForth_cpu1_t_in_sn_N_13, 
                D0=>uForth_cpu1_N_413, M0=>uForth_cpu1_t_in_sn_N_21, CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>uForth_cpu1_t_in_d_0, F0=>open, Q0=>open);
    uForth_cpu1_t_in_d_14_SLICE_959I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"CCAA", LUT1_INITVAL=>X"FA50")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_code_0_S, B1=>'X', 
                C1=>uForth_cpu1_N_191, D1=>uForth_cpu1_N_259, DI1=>'X', 
                DI0=>'X', A0=>uForth_cpu1_N_427, B0=>uForth_cpu1_s_stack_14, 
                C0=>'X', D0=>uForth_cpu1_t_in_sn_N_13, 
                M0=>uForth_cpu1_t_in_sn_N_21, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>uForth_cpu1_t_in_d_14, 
                F0=>open, Q0=>open);
    uForth_cpu1_t_in_d_29_SLICE_960I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"FC0C", LUT1_INITVAL=>X"FC30")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>uForth_cpu1_code_0_S, 
                C1=>uForth_cpu1_N_206, D1=>uForth_cpu1_N_274, DI1=>'X', 
                DI0=>'X', A0=>'X', B0=>uForth_cpu1_N_442, 
                C0=>uForth_cpu1_t_in_sn_N_13, D0=>uForth_cpu1_s_stack_29, 
                M0=>uForth_cpu1_t_in_sn_N_21, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>uForth_cpu1_t_in_d_29, 
                F0=>open, Q0=>open);
    uForth_cpu1_t_in_d_13_SLICE_961I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"F5A0", LUT1_INITVAL=>X"F3C0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>uForth_cpu1_code_0_S, 
                C1=>uForth_cpu1_N_258, D1=>uForth_cpu1_N_190, DI1=>'X', 
                DI0=>'X', A0=>uForth_cpu1_t_in_sn_N_13, B0=>'X', 
                C0=>uForth_cpu1_s_stack_13, D0=>uForth_cpu1_N_426, 
                M0=>uForth_cpu1_t_in_sn_N_21, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>uForth_cpu1_t_in_d_13, 
                F0=>open, Q0=>open);
    uForth_cpu1_t_in_8_1_SLICE_962I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"50AF", LUT1_INITVAL=>X"B888")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_un4_sum_1, 
                B1=>uForth_cpu1_code_1, C1=>uForth_cpu1_s_stack_1, 
                D1=>uForth_cpu_data_o_1, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_s_stack_1, B0=>'X', C0=>uForth_cpu1_code_2, 
                D0=>uForth_cpu_data_o_1, M0=>uForth_cpu1_code_0_S, CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>uForth_cpu1_N_381, F0=>open, Q0=>open);
    uForth_cpu1_t_in_8_3_SLICE_963I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"3C33", LUT1_INITVAL=>X"E4A0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_code_1, 
                B1=>uForth_cpu_data_o_3, C1=>uForth_cpu1_un4_sum_cry_3_0_S0, 
                D1=>uForth_cpu1_s_stack_3, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>uForth_cpu_data_o_3, C0=>uForth_cpu1_s_stack_3, 
                D0=>uForth_cpu1_code_2, M0=>uForth_cpu1_code_0_S, CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>uForth_cpu1_N_383, F0=>open, Q0=>open);
    uForth_cpu1_t_in_8_4_SLICE_964I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", LUT0_INITVAL=>X"5599", 
                   LUT1_INITVAL=>X"D888")
      port map (M1=>uForth_cpu1_t_in_sn_N_25, FXA=>uForth_cpu1_N_451, 
                FXB=>uForth_cpu1_N_384, A1=>uForth_cpu1_code_1, 
                B1=>uForth_cpu1_un4_sum_cry_3_0_S1, C1=>uForth_cpu1_s_stack_4, 
                D1=>uForth_cpu_data_o_4, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu_data_o_4, B0=>uForth_cpu1_code_2, C0=>'X', 
                D0=>uForth_cpu1_s_stack_4, M0=>uForth_cpu1_code_0_S, CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>uForth_cpu1_N_486, F1=>open, 
                Q1=>open, OFX0=>uForth_cpu1_N_384, F0=>open, Q0=>open);
    uForth_cpu1_t_in_8_6_SLICE_965I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"22DD", LUT1_INITVAL=>X"EA40")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_code_1, 
                B1=>uForth_cpu1_s_stack_6, C1=>uForth_cpu_data_o_6, 
                D1=>uForth_cpu1_un4_sum_cry_5_0_S1, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_code_2, B0=>uForth_cpu1_s_stack_6, C0=>'X', 
                D0=>uForth_cpu_data_o_6, M0=>uForth_cpu1_code_0_S, CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>uForth_cpu1_N_386, F0=>open, Q0=>open);
    uForth_cpu1_t_in_8_8_SLICE_966I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"30CF", LUT1_INITVAL=>X"B888")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>uForth_cpu1_un4_sum_cry_7_0_S1, B1=>uForth_cpu1_code_1, 
                C1=>uForth_cpu1_s_stack_8, D1=>uForth_cpu_data_o_8, DI1=>'X', 
                DI0=>'X', A0=>'X', B0=>uForth_cpu1_s_stack_8, 
                C0=>uForth_cpu1_code_2, D0=>uForth_cpu_data_o_8, 
                M0=>uForth_cpu1_code_0_S, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>uForth_cpu1_N_388, 
                F0=>open, Q0=>open);
    uForth_cpu1_t_in_8_9_SLICE_967I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"50AF", LUT1_INITVAL=>X"CAC0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu_data_o_9, 
                B1=>uForth_cpu1_un4_sum_cry_9_0_S0, C1=>uForth_cpu1_code_1, 
                D1=>uForth_cpu1_s_stack_9, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_s_stack_9, B0=>'X', C0=>uForth_cpu1_code_2, 
                D0=>uForth_cpu_data_o_9, M0=>uForth_cpu1_code_0_S, CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>uForth_cpu1_N_389, F0=>open, Q0=>open);
    uForth_cpu1_t_in_8_10_SLICE_968I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"6655", LUT1_INITVAL=>X"AAC0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>uForth_cpu1_un4_sum_cry_9_0_S1, B1=>uForth_cpu1_s_stack_10, 
                C1=>uForth_cpu_data_o_10, D1=>uForth_cpu1_code_1, DI1=>'X', 
                DI0=>'X', A0=>uForth_cpu_data_o_10, B0=>uForth_cpu1_s_stack_10, 
                C0=>'X', D0=>uForth_cpu1_code_2, M0=>uForth_cpu1_code_0_S, 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>uForth_cpu1_N_390, F0=>open, Q0=>open);
    uForth_cpu1_t_in_8_11_SLICE_969I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"3939", LUT1_INITVAL=>X"B888")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>uForth_cpu1_un4_sum_cry_11_0_S0, B1=>uForth_cpu1_code_1, 
                C1=>uForth_cpu1_s_stack_11, D1=>uForth_cpu_data_o_11, DI1=>'X', 
                DI0=>'X', A0=>uForth_cpu1_code_2, B0=>uForth_cpu_data_o_11, 
                C0=>uForth_cpu1_s_stack_11, D0=>'X', M0=>uForth_cpu1_code_0_S, 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>uForth_cpu1_N_391, F0=>open, Q0=>open);
    uForth_cpu1_t_in_8_12_SLICE_970I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"5A0F", LUT1_INITVAL=>X"E4A0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_code_1, 
                B1=>uForth_cpu1_s_stack_12, 
                C1=>uForth_cpu1_un4_sum_cry_11_0_S1, D1=>uForth_cpu_data_o_12, 
                DI1=>'X', DI0=>'X', A0=>uForth_cpu1_s_stack_12, B0=>'X', 
                C0=>uForth_cpu_data_o_12, D0=>uForth_cpu1_code_2, 
                M0=>uForth_cpu1_code_0_S, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>uForth_cpu1_N_392, 
                F0=>open, Q0=>open);
    uForth_cpu1_t_in_8_15_SLICE_971I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"3C0F", LUT1_INITVAL=>X"EA40")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_code_1, 
                B1=>uForth_cpu1_s_stack_15, C1=>uForth_cpu_data_o_15, 
                D1=>uForth_cpu1_un4_sum_cry_15_0_S0, DI1=>'X', DI0=>'X', 
                A0=>'X', B0=>uForth_cpu1_s_stack_15, C0=>uForth_cpu_data_o_15, 
                D0=>uForth_cpu1_code_2, M0=>uForth_cpu1_code_0_S, CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>uForth_cpu1_N_395, F0=>open, Q0=>open);
    uForth_cpu1_t_in_8_16_SLICE_972I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", LUT0_INITVAL=>X"22DD", 
                   LUT1_INITVAL=>X"CCA0")
      port map (M1=>uForth_cpu1_t_in_sn_N_25, FXA=>uForth_cpu1_N_463, 
                FXB=>uForth_cpu1_N_396, A1=>uForth_cpu1_s_stack_16, 
                B1=>uForth_cpu1_un4_sum_cry_15_0_S1, C1=>uForth_cpu_data_o_16, 
                D1=>uForth_cpu1_code_1, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_code_2, B0=>uForth_cpu1_s_stack_16, C0=>'X', 
                D0=>uForth_cpu_data_o_16, M0=>uForth_cpu1_code_0_S, CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>uForth_cpu1_N_498, F1=>open, 
                Q1=>open, OFX0=>uForth_cpu1_N_396, F0=>open, Q0=>open);
    uForth_cpu1_t_in_8_17_SLICE_973I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", LUT0_INITVAL=>X"3C33", 
                   LUT1_INITVAL=>X"E2C0")
      port map (M1=>uForth_cpu1_t_in_sn_N_25, FXA=>uForth_cpu1_N_464, 
                FXB=>uForth_cpu1_N_397, A1=>uForth_cpu_data_o_17, 
                B1=>uForth_cpu1_code_1, C1=>uForth_cpu1_un4_sum_cry_17_0_S0, 
                D1=>uForth_cpu1_s_stack_17, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>uForth_cpu_data_o_17, C0=>uForth_cpu1_s_stack_17, 
                D0=>uForth_cpu1_code_2, M0=>uForth_cpu1_code_0_S, CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>uForth_cpu1_N_499, F1=>open, 
                Q1=>open, OFX0=>uForth_cpu1_N_397, F0=>open, Q0=>open);
    uForth_cpu1_t_in_8_18_SLICE_974I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", LUT0_INITVAL=>X"22DD", 
                   LUT1_INITVAL=>X"E4A0")
      port map (M1=>uForth_cpu1_t_in_sn_N_25, FXA=>uForth_cpu1_N_465, 
                FXB=>uForth_cpu1_N_398, A1=>uForth_cpu1_code_1, 
                B1=>uForth_cpu1_s_stack_18, 
                C1=>uForth_cpu1_un4_sum_cry_17_0_S1, D1=>uForth_cpu_data_o_18, 
                DI1=>'X', DI0=>'X', A0=>uForth_cpu1_code_2, 
                B0=>uForth_cpu1_s_stack_18, C0=>'X', D0=>uForth_cpu_data_o_18, 
                M0=>uForth_cpu1_code_0_S, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>uForth_cpu1_N_500, F1=>open, Q1=>open, 
                OFX0=>uForth_cpu1_N_398, F0=>open, Q0=>open);
    uForth_cpu1_t_in_8_19_SLICE_975I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", LUT0_INITVAL=>X"3C33", 
                   LUT1_INITVAL=>X"F088")
      port map (M1=>uForth_cpu1_t_in_sn_N_25, FXA=>uForth_cpu1_N_466, 
                FXB=>uForth_cpu1_N_399, A1=>uForth_cpu1_s_stack_19, 
                B1=>uForth_cpu_data_o_19, C1=>uForth_cpu1_un4_sum_cry_19_0_S0, 
                D1=>uForth_cpu1_code_1, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>uForth_cpu_data_o_19, C0=>uForth_cpu1_s_stack_19, 
                D0=>uForth_cpu1_code_2, M0=>uForth_cpu1_code_0_S, CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>uForth_cpu1_N_501, F1=>open, 
                Q1=>open, OFX0=>uForth_cpu1_N_399, F0=>open, Q0=>open);
    uForth_cpu1_t_in_8_20_SLICE_976I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"3C0F", LUT1_INITVAL=>X"EA40")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_code_1, 
                B1=>uForth_cpu1_s_stack_20, C1=>uForth_cpu_data_o_20, 
                D1=>uForth_cpu1_un4_sum_cry_19_0_S1, DI1=>'X', DI0=>'X', 
                A0=>'X', B0=>uForth_cpu1_s_stack_20, C0=>uForth_cpu_data_o_20, 
                D0=>uForth_cpu1_code_2, M0=>uForth_cpu1_code_0_S, CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>uForth_cpu1_N_400, F0=>open, Q0=>open);
    uForth_cpu1_t_in_8_22_SLICE_977I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", LUT0_INITVAL=>X"44BB", 
                   LUT1_INITVAL=>X"EA40")
      port map (M1=>uForth_cpu1_t_in_sn_N_25, FXA=>uForth_cpu1_N_469, 
                FXB=>uForth_cpu1_N_402, A1=>uForth_cpu1_code_1, 
                B1=>uForth_cpu_data_o_22, C1=>uForth_cpu1_s_stack_22, 
                D1=>uForth_cpu1_un4_sum_cry_21_0_S1, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_s_stack_22, B0=>uForth_cpu1_code_2, C0=>'X', 
                D0=>uForth_cpu_data_o_22, M0=>uForth_cpu1_code_0_S, CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>uForth_cpu1_N_504, F1=>open, 
                Q1=>open, OFX0=>uForth_cpu1_N_402, F0=>open, Q0=>open);
    uForth_cpu1_t_in_8_24_SLICE_978I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", LUT0_INITVAL=>X"3939", 
                   LUT1_INITVAL=>X"AAC0")
      port map (M1=>uForth_cpu1_t_in_sn_N_25, FXA=>uForth_cpu1_N_471, 
                FXB=>uForth_cpu1_N_404, A1=>uForth_cpu1_un4_sum_cry_23_0_S1, 
                B1=>uForth_cpu_data_o_24, C1=>uForth_cpu1_s_stack_24, 
                D1=>uForth_cpu1_code_1, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_code_2, B0=>uForth_cpu_data_o_24, 
                C0=>uForth_cpu1_s_stack_24, D0=>'X', M0=>uForth_cpu1_code_0_S, 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>uForth_cpu1_N_506, F1=>open, 
                Q1=>open, OFX0=>uForth_cpu1_N_404, F0=>open, Q0=>open);
    uForth_cpu1_t_in_8_25_SLICE_979I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", LUT0_INITVAL=>X"30CF", 
                   LUT1_INITVAL=>X"E2C0")
      port map (M1=>uForth_cpu1_t_in_sn_N_25, FXA=>uForth_cpu1_N_472, 
                FXB=>uForth_cpu1_N_405, A1=>uForth_cpu1_s_stack_25, 
                B1=>uForth_cpu1_code_1, C1=>uForth_cpu1_un4_sum_cry_25_0_S0, 
                D1=>uForth_cpu_data_o_25, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>uForth_cpu1_s_stack_25, C0=>uForth_cpu1_code_2, 
                D0=>uForth_cpu_data_o_25, M0=>uForth_cpu1_code_0_S, CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>uForth_cpu1_N_507, F1=>open, 
                Q1=>open, OFX0=>uForth_cpu1_N_405, F0=>open, Q0=>open);
    uForth_cpu1_t_in_8_26_SLICE_980I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", LUT0_INITVAL=>X"33C3", 
                   LUT1_INITVAL=>X"ACA0")
      port map (M1=>uForth_cpu1_t_in_sn_N_25, FXA=>uForth_cpu1_N_473, 
                FXB=>uForth_cpu1_N_406, A1=>uForth_cpu1_un4_sum_cry_25_0_S1, 
                B1=>uForth_cpu_data_o_26, C1=>uForth_cpu1_code_1, 
                D1=>uForth_cpu1_s_stack_26, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>uForth_cpu_data_o_26, C0=>uForth_cpu1_code_2, 
                D0=>uForth_cpu1_s_stack_26, M0=>uForth_cpu1_code_0_S, CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>uForth_cpu1_N_508, F1=>open, 
                Q1=>open, OFX0=>uForth_cpu1_N_406, F0=>open, Q0=>open);
    uForth_cpu1_t_in_8_28_SLICE_981I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", LUT0_INITVAL=>X"0FC3", 
                   LUT1_INITVAL=>X"D888")
      port map (M1=>uForth_cpu1_t_in_sn_N_25, FXA=>uForth_cpu1_N_475, 
                FXB=>uForth_cpu1_N_408, A1=>uForth_cpu1_code_1, 
                B1=>uForth_cpu1_un4_sum_28, C1=>uForth_cpu_data_o_28, 
                D1=>uForth_cpu1_s_stack_28, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>uForth_cpu1_code_2, C0=>uForth_cpu_data_o_28, 
                D0=>uForth_cpu1_s_stack_28, M0=>uForth_cpu1_code_0_S, CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>uForth_cpu1_N_510, F1=>open, 
                Q1=>open, OFX0=>uForth_cpu1_N_408, F0=>open, Q0=>open);
    uForth_cpu1_t_in_8_30_SLICE_982I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"50AF", LUT1_INITVAL=>X"D888")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_code_1, 
                B1=>uForth_cpu1_un4_sum_cry_29_0_S1, 
                C1=>uForth_cpu1_s_stack_30, D1=>uForth_cpu_data_o_30, DI1=>'X', 
                DI0=>'X', A0=>uForth_cpu1_s_stack_30, B0=>'X', 
                C0=>uForth_cpu1_code_2, D0=>uForth_cpu_data_o_30, 
                M0=>uForth_cpu1_code_0_S, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>uForth_cpu1_N_410, 
                F0=>open, Q0=>open);
    uForth_cpu1_t_in_8_31_SLICE_983I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", LUT0_INITVAL=>X"0CF3", 
                   LUT1_INITVAL=>X"E4A0")
      port map (M1=>uForth_cpu1_t_in_sn_N_25, FXA=>uForth_cpu1_N_478, 
                FXB=>uForth_cpu1_N_411, A1=>uForth_cpu1_code_1, 
                B1=>uForth_cpu1_s_stack_31, 
                C1=>uForth_cpu1_un4_sum_cry_31_0_S0, D1=>uForth_cpu_data_o_31, 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>uForth_cpu1_code_2, 
                C0=>uForth_cpu1_s_stack_31, D0=>uForth_cpu_data_o_31, 
                M0=>uForth_cpu1_code_0_S, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>uForth_cpu1_N_513, F1=>open, Q1=>open, 
                OFX0=>uForth_cpu1_N_411, F0=>open, Q0=>open);
    uForth_cpu1_t_in_8_32_SLICE_984I: SLOGICB
      generic map (M0MUX=>"SIG", M1MUX=>"SIG", LUT0_INITVAL=>X"4B4B", 
                   LUT1_INITVAL=>X"AAC0")
      port map (M1=>uForth_cpu1_t_in_sn_N_25, FXA=>uForth_cpu1_N_479, 
                FXB=>uForth_cpu1_N_412, A1=>uForth_cpu1_un4_sum_cry_31, 
                B1=>uForth_cpu1_s_stack_32, C1=>uForth_cpu1_t_32, 
                D1=>uForth_cpu1_code_1, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_s_stack_32, B0=>uForth_cpu1_code_2, 
                C0=>uForth_cpu1_t_32, D0=>'X', M0=>uForth_cpu1_code_0_S, 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>uForth_cpu1_N_514, F1=>open, 
                Q1=>open, OFX0=>uForth_cpu1_N_412, F0=>open, Q0=>open);
    uForth_cpu1_t_in_12_32_SLICE_985I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"00E4", LUT1_INITVAL=>X"CCC8")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_s_stackror_22, 
                B1=>uForth_cpu1_s_stackrx_32, C1=>uForth_cpu1_s_stackror_21, 
                D1=>uForth_cpu1_s_stackror_23, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_code_0_S, B0=>uForth_cpu1_r_32, 
                C0=>uForth_cpu1_a_32, D0=>uForth_cpu1_code_1, 
                M0=>uForth_cpu1_t_in_sn_N_13, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>uForth_cpu1_N_549, 
                F0=>open, Q0=>open);
    uForth_cpu1_t_in_12_12_SLICE_986I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"FA50", LUT1_INITVAL=>X"C0C0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>uForth_cpu1_s_stackrx_12, C1=>uForth_cpu1_s_stackror, 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_code_1, B0=>'X', 
                C0=>uForth_cpu1_N_290, D0=>uForth_cpu1_N_223, 
                M0=>uForth_cpu1_t_in_sn_N_13, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>uForth_cpu1_N_529, 
                F0=>open, Q0=>open);
    uForth_cpu1_t_in_12_15_SLICE_987I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"CCAA", LUT1_INITVAL=>X"8888")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_s_stackror, 
                B1=>uForth_cpu1_s_stackrx_15, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>'X', A0=>uForth_cpu1_N_293, B0=>uForth_cpu1_N_226, 
                C0=>'X', D0=>uForth_cpu1_code_1, M0=>uForth_cpu1_t_in_sn_N_13, 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>uForth_cpu1_N_532, F0=>open, Q0=>open);
    uForth_cpu1_decode_addr_sel_1_6_0_m17_SLICE_988I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"FF55", LUT1_INITVAL=>X"57FC")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_code_0_S, 
                B1=>uForth_cpu1_code_3_S, C1=>uForth_cpu1_code_4, 
                D1=>uForth_cpu1_code_2, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_code_2, B0=>'X', C0=>'X', D0=>uForth_cpu1_N_7, 
                M0=>uForth_cpu1_code_1, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>uForth_cpu1_N_18, 
                F0=>open, Q0=>open);
    uForth_cpu1_t_in_10_32_SLICE_989I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"0088", LUT1_INITVAL=>X"F0D8")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_un4_sum_cry_31, 
                B1=>uForth_cpu1_un4_sum_cry_31_0_S0, C1=>uForth_cpu_data_o_31, 
                D1=>uForth_cpu1_code_0_S, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_code_2, B0=>uForth_cpu1_t_32, C0=>'X', 
                D0=>uForth_cpu1_code_0_S, M0=>uForth_cpu1_code_4, CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>uForth_cpu1_N_479, F0=>open, Q0=>open);
    uForth_cpu1_t_in_9_0_SLICE_990I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"F0CC", LUT1_INITVAL=>X"CAAA")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu_data_o_1, 
                B1=>uForth_cpu1_un4_sum_1, C1=>uForth_a_0, 
                D1=>uForth_cpu1_code_0_S, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>uForth_cpu1_r_0, C0=>uForth_a_0, D0=>uForth_cpu1_code_0_S, 
                M0=>uForth_cpu1_code_1, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>uForth_cpu1_N_413, 
                F0=>open, Q0=>open);
    uForth_cpu1_t_in_9_1_SLICE_991I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"CCAA", LUT1_INITVAL=>X"CAAA")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu_data_o_2, 
                B1=>uForth_cpu1_un4_sum_cry_1_0_S1, C1=>uForth_a_0, 
                D1=>uForth_cpu1_code_0_S, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_r_1, B0=>uForth_cpu1_a_1, C0=>'X', 
                D0=>uForth_cpu1_code_0_S, M0=>uForth_cpu1_code_1, CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>uForth_cpu1_N_414, F0=>open, Q0=>open);
    uForth_cpu1_t_in_9_2_SLICE_992I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"FC30", LUT1_INITVAL=>X"E2AA")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu_data_o_3, 
                B1=>uForth_cpu1_code_0_S, C1=>uForth_cpu1_un4_sum_cry_3_0_S0, 
                D1=>uForth_a_0, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>uForth_cpu1_code_0_S, C0=>uForth_cpu1_r_2, D0=>uForth_a_2, 
                M0=>uForth_cpu1_code_1, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>uForth_cpu1_N_415, 
                F0=>open, Q0=>open);
    uForth_cpu1_t_in_9_3_SLICE_993I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"CFC0", LUT1_INITVAL=>X"F780")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_code_0_S, 
                B1=>uForth_a_0, C1=>uForth_cpu1_un4_sum_cry_3_0_S1, 
                D1=>uForth_cpu_data_o_4, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>uForth_cpu1_a_3, C0=>uForth_cpu1_code_0_S, 
                D0=>uForth_cpu1_r_3, M0=>uForth_cpu1_code_1, CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>uForth_cpu1_N_416, F0=>open, Q0=>open);
    uForth_cpu1_t_in_9_4_SLICE_994I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"CCF0", LUT1_INITVAL=>X"DF80")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_a_0, 
                B1=>uForth_cpu1_un4_sum_cry_5_0_S0, C1=>uForth_cpu1_code_0_S, 
                D1=>uForth_cpu_data_o_5, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>uForth_a_4, C0=>uForth_cpu1_r_4, D0=>uForth_cpu1_code_0_S, 
                M0=>uForth_cpu1_code_1, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>uForth_cpu1_N_417, 
                F0=>open, Q0=>open);
    uForth_cpu1_t_in_9_5_SLICE_995I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"EE22", LUT1_INITVAL=>X"BF80")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>uForth_cpu1_un4_sum_cry_5_0_S1, B1=>uForth_cpu1_code_0_S, 
                C1=>uForth_a_0, D1=>uForth_cpu_data_o_6, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_r_5, B0=>uForth_cpu1_code_0_S, C0=>'X', 
                D0=>uForth_cpu1_a_5, M0=>uForth_cpu1_code_1, CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>uForth_cpu1_N_418, F0=>open, Q0=>open);
    uForth_cpu1_t_in_9_6_SLICE_996I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"FC30", LUT1_INITVAL=>X"F870")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_a_0, 
                B1=>uForth_cpu1_code_0_S, C1=>uForth_cpu_data_o_7, 
                D1=>uForth_cpu1_un4_sum_cry_7_0_S0, DI1=>'X', DI0=>'X', 
                A0=>'X', B0=>uForth_cpu1_code_0_S, C0=>uForth_cpu1_r_6, 
                D0=>uForth_cpu1_a_6, M0=>uForth_cpu1_code_1, CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>uForth_cpu1_N_419, F0=>open, Q0=>open);
    uForth_cpu1_t_in_9_7_SLICE_997I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"AACC", LUT1_INITVAL=>X"D8F0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_a_0, 
                B1=>uForth_cpu1_un4_sum_cry_7_0_S1, C1=>uForth_cpu_data_o_8, 
                D1=>uForth_cpu1_code_0_S, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_a_7, B0=>uForth_cpu1_r_7, C0=>'X', 
                D0=>uForth_cpu1_code_0_S, M0=>uForth_cpu1_code_1, CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>uForth_cpu1_N_420, F0=>open, Q0=>open);
    uForth_cpu1_t_in_9_8_SLICE_998I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"FA50", LUT1_INITVAL=>X"E2AA")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu_data_o_9, 
                B1=>uForth_cpu1_code_0_S, C1=>uForth_cpu1_un4_sum_cry_9_0_S0, 
                D1=>uForth_a_0, DI1=>'X', DI0=>'X', A0=>uForth_cpu1_code_0_S, 
                B0=>'X', C0=>uForth_cpu1_r_8, D0=>uForth_cpu1_a_8, 
                M0=>uForth_cpu1_code_1, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>uForth_cpu1_N_421, 
                F0=>open, Q0=>open);
    uForth_cpu1_t_in_9_9_SLICE_999I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"EE44", LUT1_INITVAL=>X"D8F0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_code_0_S, 
                B1=>uForth_cpu1_un4_sum_cry_9_0_S1, C1=>uForth_cpu_data_o_10, 
                D1=>uForth_a_0, DI1=>'X', DI0=>'X', A0=>uForth_cpu1_code_0_S, 
                B0=>uForth_cpu1_r_9, C0=>'X', D0=>uForth_cpu1_a_9, 
                M0=>uForth_cpu1_code_1, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>uForth_cpu1_N_422, 
                F0=>open, Q0=>open);
    uForth_cpu1_t_in_9_10_SLICE_1000I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"D8D8", LUT1_INITVAL=>X"E4CC")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_a_0, 
                B1=>uForth_cpu_data_o_11, C1=>uForth_cpu1_un4_sum_cry_11_0_S0, 
                D1=>uForth_cpu1_code_0_S, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_code_0_S, B0=>uForth_cpu1_a_10, 
                C0=>uForth_cpu1_r_10, D0=>'X', M0=>uForth_cpu1_code_1, CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>uForth_cpu1_N_423, F0=>open, Q0=>open);
    uForth_cpu1_t_in_9_11_SLICE_1001I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"E4E4", LUT1_INITVAL=>X"DF80")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_code_0_S, 
                B1=>uForth_cpu1_un4_sum_cry_11_0_S1, C1=>uForth_a_0, 
                D1=>uForth_cpu_data_o_12, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_code_0_S, B0=>uForth_cpu1_r_11, 
                C0=>uForth_cpu1_a_11, D0=>'X', M0=>uForth_cpu1_code_1, CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>uForth_cpu1_N_424, F0=>open, Q0=>open);
    uForth_cpu1_t_in_9_13_SLICE_1002I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"AAF0", LUT1_INITVAL=>X"B8F0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>uForth_cpu1_un4_sum_cry_13_0_S1, B1=>uForth_cpu1_code_0_S, 
                C1=>uForth_cpu_data_o_14, D1=>uForth_a_0, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_a_13, B0=>'X', C0=>uForth_cpu1_r_13, 
                D0=>uForth_cpu1_code_0_S, M0=>uForth_cpu1_code_1, CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>uForth_cpu1_N_426, F0=>open, Q0=>open);
    uForth_cpu1_t_in_9_14_SLICE_1003I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"B8B8", LUT1_INITVAL=>X"DF80")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_a_0, 
                B1=>uForth_cpu1_un4_sum_cry_15_0_S0, C1=>uForth_cpu1_code_0_S, 
                D1=>uForth_cpu_data_o_15, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_a_14, B0=>uForth_cpu1_code_0_S, 
                C0=>uForth_cpu1_r_14, D0=>'X', M0=>uForth_cpu1_code_1, CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>uForth_cpu1_N_427, F0=>open, Q0=>open);
    uForth_cpu1_t_in_9_16_SLICE_1004I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"AAF0", LUT1_INITVAL=>X"E2AA")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu_data_o_17, 
                B1=>uForth_cpu1_code_0_S, C1=>uForth_cpu1_un4_sum_cry_17_0_S0, 
                D1=>uForth_a_0, DI1=>'X', DI0=>'X', A0=>uForth_cpu1_a_16, 
                B0=>'X', C0=>uForth_cpu1_r_16, D0=>uForth_cpu1_code_0_S, 
                M0=>uForth_cpu1_code_1, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>uForth_cpu1_N_429, 
                F0=>open, Q0=>open);
    uForth_cpu1_t_in_9_17_SLICE_1005I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"EE44", LUT1_INITVAL=>X"DF80")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_code_0_S, 
                B1=>uForth_cpu1_un4_sum_cry_17_0_S1, C1=>uForth_a_0, 
                D1=>uForth_cpu_data_o_18, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_code_0_S, B0=>uForth_cpu1_r_17, C0=>'X', 
                D0=>uForth_cpu1_a_17, M0=>uForth_cpu1_code_1, CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>uForth_cpu1_N_430, F0=>open, Q0=>open);
    uForth_cpu1_t_in_9_18_SLICE_1006I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"DD88", LUT1_INITVAL=>X"E4CC")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_code_0_S, 
                B1=>uForth_cpu_data_o_19, C1=>uForth_cpu1_un4_sum_cry_19_0_S0, 
                D1=>uForth_a_0, DI1=>'X', DI0=>'X', A0=>uForth_cpu1_code_0_S, 
                B0=>uForth_cpu1_a_18, C0=>'X', D0=>uForth_cpu1_r_18, 
                M0=>uForth_cpu1_code_1, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>uForth_cpu1_N_431, 
                F0=>open, Q0=>open);
    uForth_cpu1_t_in_9_19_SLICE_1007I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"F0AA", LUT1_INITVAL=>X"E2AA")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu_data_o_20, 
                B1=>uForth_a_0, C1=>uForth_cpu1_un4_sum_cry_19_0_S1, 
                D1=>uForth_cpu1_code_0_S, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_r_19, B0=>'X', C0=>uForth_cpu1_a_19, 
                D0=>uForth_cpu1_code_0_S, M0=>uForth_cpu1_code_1, CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>uForth_cpu1_N_432, F0=>open, Q0=>open);
    uForth_cpu1_t_in_9_20_SLICE_1008I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"FC30", LUT1_INITVAL=>X"EA2A")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu_data_o_21, 
                B1=>uForth_cpu1_code_0_S, C1=>uForth_a_0, 
                D1=>uForth_cpu1_un4_sum_cry_21_0_S0, DI1=>'X', DI0=>'X', 
                A0=>'X', B0=>uForth_cpu1_code_0_S, C0=>uForth_cpu1_r_20, 
                D0=>uForth_cpu1_a_20, M0=>uForth_cpu1_code_1, CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>uForth_cpu1_N_433, F0=>open, Q0=>open);
    uForth_cpu1_t_in_9_21_SLICE_1009I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"B8B8", LUT1_INITVAL=>X"E2AA")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu_data_o_22, 
                B1=>uForth_cpu1_code_0_S, C1=>uForth_cpu1_un4_sum_cry_21_0_S1, 
                D1=>uForth_a_0, DI1=>'X', DI0=>'X', A0=>uForth_cpu1_a_21, 
                B0=>uForth_cpu1_code_0_S, C0=>uForth_cpu1_r_21, D0=>'X', 
                M0=>uForth_cpu1_code_1, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>uForth_cpu1_N_434, 
                F0=>open, Q0=>open);
    uForth_cpu1_t_in_9_22_SLICE_1010I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"FC0C", LUT1_INITVAL=>X"F780")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_a_0, 
                B1=>uForth_cpu1_code_0_S, C1=>uForth_cpu1_un4_sum_cry_23_0_S0, 
                D1=>uForth_cpu_data_o_23, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>uForth_cpu1_r_22, C0=>uForth_cpu1_code_0_S, 
                D0=>uForth_cpu1_a_22, M0=>uForth_cpu1_code_1, CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>uForth_cpu1_N_435, F0=>open, Q0=>open);
    uForth_cpu1_t_in_9_23_SLICE_1011I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"D8D8", LUT1_INITVAL=>X"D8F0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_code_0_S, 
                B1=>uForth_cpu1_un4_sum_cry_23_0_S1, C1=>uForth_cpu_data_o_24, 
                D1=>uForth_a_0, DI1=>'X', DI0=>'X', A0=>uForth_cpu1_code_0_S, 
                B0=>uForth_cpu1_a_23, C0=>uForth_cpu1_r_23, D0=>'X', 
                M0=>uForth_cpu1_code_1, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>uForth_cpu1_N_436, 
                F0=>open, Q0=>open);
    uForth_cpu1_t_in_9_24_SLICE_1012I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"AACC", LUT1_INITVAL=>X"CAAA")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu_data_o_25, 
                B1=>uForth_cpu1_un4_sum_cry_25_0_S0, C1=>uForth_cpu1_code_0_S, 
                D1=>uForth_a_0, DI1=>'X', DI0=>'X', A0=>uForth_cpu1_a_24, 
                B0=>uForth_cpu1_r_24, C0=>'X', D0=>uForth_cpu1_code_0_S, 
                M0=>uForth_cpu1_code_1, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>uForth_cpu1_N_437, 
                F0=>open, Q0=>open);
    uForth_cpu1_t_in_9_25_SLICE_1013I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"D8D8", LUT1_INITVAL=>X"D8F0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_code_0_S, 
                B1=>uForth_cpu1_un4_sum_cry_25_0_S1, C1=>uForth_cpu_data_o_26, 
                D1=>uForth_a_0, DI1=>'X', DI0=>'X', A0=>uForth_cpu1_code_0_S, 
                B0=>uForth_cpu1_a_25, C0=>uForth_cpu1_r_25, D0=>'X', 
                M0=>uForth_cpu1_code_1, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>uForth_cpu1_N_438, 
                F0=>open, Q0=>open);
    uForth_cpu1_t_in_9_26_SLICE_1014I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"BB88", LUT1_INITVAL=>X"B8F0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>uForth_cpu1_un4_sum_cry_27_0_S0, B1=>uForth_cpu1_code_0_S, 
                C1=>uForth_cpu_data_o_27, D1=>uForth_a_0, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_a_26, B0=>uForth_cpu1_code_0_S, C0=>'X', 
                D0=>uForth_cpu1_r_26, M0=>uForth_cpu1_code_1, CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>uForth_cpu1_N_439, F0=>open, Q0=>open);
    uForth_cpu1_t_in_9_27_SLICE_1015I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"B8B8", LUT1_INITVAL=>X"F870")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_code_0_S, 
                B1=>uForth_a_0, C1=>uForth_cpu_data_o_28, 
                D1=>uForth_cpu1_un4_sum_28, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_a_27, B0=>uForth_cpu1_code_0_S, 
                C0=>uForth_cpu1_r_27, D0=>'X', M0=>uForth_cpu1_code_1, CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>uForth_cpu1_N_440, F0=>open, Q0=>open);
    uForth_cpu1_t_in_9_28_SLICE_1016I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"F5A0", LUT1_INITVAL=>X"E4CC")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_code_0_S, 
                B1=>uForth_cpu_data_o_29, C1=>uForth_cpu1_un4_sum_cry_29_0_S0, 
                D1=>uForth_a_0, DI1=>'X', DI0=>'X', A0=>uForth_cpu1_code_0_S, 
                B0=>'X', C0=>uForth_a_28, D0=>uForth_cpu1_r_28, 
                M0=>uForth_cpu1_code_1, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>uForth_cpu1_N_441, 
                F0=>open, Q0=>open);
    uForth_cpu1_t_in_9_29_SLICE_1017I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"EE22", LUT1_INITVAL=>X"E2AA")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu_data_o_30, 
                B1=>uForth_cpu1_code_0_S, C1=>uForth_cpu1_un4_sum_cry_29_0_S1, 
                D1=>uForth_a_0, DI1=>'X', DI0=>'X', A0=>uForth_cpu1_r_29, 
                B0=>uForth_cpu1_code_0_S, C0=>'X', D0=>uForth_cpu1_a_29, 
                M0=>uForth_cpu1_code_1, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>uForth_cpu1_N_442, 
                F0=>open, Q0=>open);
    uForth_cpu1_t_in_9_30_SLICE_1018I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"AACC", LUT1_INITVAL=>X"ACCC")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>uForth_cpu1_un4_sum_cry_31_0_S0, B1=>uForth_cpu_data_o_31, 
                C1=>uForth_a_0, D1=>uForth_cpu1_code_0_S, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_a_30, B0=>uForth_cpu1_r_30, C0=>'X', 
                D0=>uForth_cpu1_code_0_S, M0=>uForth_cpu1_code_1, CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>uForth_cpu1_N_443, F0=>open, Q0=>open);
    uForth_cpu1_t_in_9_31_SLICE_1019I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"CCF0", LUT1_INITVAL=>X"D580")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_code_0_S, 
                B1=>uForth_cpu1_un4_sum_cry_31, C1=>uForth_a_0, 
                D1=>uForth_cpu_data_o_31, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>uForth_a_31, C0=>uForth_cpu1_r_31, 
                D0=>uForth_cpu1_code_0_S, M0=>uForth_cpu1_code_1, CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>uForth_cpu1_N_444, F0=>open, Q0=>open);
    uForth_cpu1_code_5_5_SLICE_1020I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"EC20", LUT1_INITVAL=>X"F0CC")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>uForth_cpu1_i_11, 
                C1=>uForth_cpu1_i_5, D1=>uForth_cpu1_CO0, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_slot_1, B0=>uForth_cpu1_CO0, 
                C0=>uForth_cpu1_i_23, D0=>uForth_cpu1_N_698, 
                M0=>uForth_cpu1_slot_2, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>uForth_cpu1_code_5, 
                F0=>open, Q0=>open);
    uForth_cpu1_code_5_3_SLICE_1021I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"E4F5", LUT1_INITVAL=>X"CCAA")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_i_9, 
                B1=>uForth_cpu1_i_3, C1=>'X', D1=>uForth_cpu1_CO0, DI1=>'X', 
                DI0=>'X', A0=>uForth_cpu1_CO0, B0=>uForth_cpu1_i_21, 
                C0=>uForth_cpu1_N_696, D0=>uForth_cpu1_slot_1, 
                M0=>uForth_cpu1_slot_2, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>uForth_cpu1_code_3_S, 
                F0=>open, Q0=>open);
    uForth_cpu1_code_3_4_SLICE_1022I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"DDDD", LUT1_INITVAL=>X"D8D8")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_slot_1, 
                B1=>uForth_cpu1_i_16, C1=>uForth_cpu1_i_28, D1=>'X', DI1=>'X', 
                DI0=>'X', A0=>uForth_cpu1_slot_1, B0=>uForth_cpu1_i_22, 
                C0=>'X', D0=>'X', M0=>uForth_cpu1_CO0, CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>uForth_cpu1_N_703, F0=>open, Q0=>open);
    uForth_cpu1_code_3_0_SLICE_1023I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"CC00", LUT1_INITVAL=>X"FC30")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>uForth_cpu1_slot_fast_0, C1=>uForth_cpu1_i_18, 
                D1=>uForth_cpu1_i_12, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>uForth_cpu1_slot_fast_0, C0=>'X', D0=>uForth_cpu1_i_24, 
                M0=>uForth_cpu1_slot_fast_1, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>uForth_cpu1_N_699, 
                F0=>open, Q0=>open);
    uForth_cpu1_code_3_2_SLICE_1024I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"F0FF", LUT1_INITVAL=>X"CFC0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>uForth_cpu1_i_14, 
                C1=>uForth_cpu1_slot_1, D1=>uForth_cpu1_i_26, DI1=>'X', 
                DI0=>'X', A0=>'X', B0=>'X', C0=>uForth_cpu1_i_20, 
                D0=>uForth_cpu1_slot_1, M0=>uForth_cpu1_CO0, CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>uForth_cpu1_N_701, F0=>open, Q0=>open);
    uForth_un1_cpu_data_o_m1_6_SLICE_1025I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"0003", LUT1_INITVAL=>X"AFA0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_memory_data_o_6, 
                B1=>'X', C1=>uForth_un13_system_data_o_sn, 
                D1=>uForth_uart_data_o_6, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>uForth_PeekDat_0_iv_0_0_0_6, 
                C0=>uForth_PeekDat_0_iv_0_0_1_6, 
                D0=>uForth_PeekDat_0_iv_0_0_2_6, 
                M0=>uForth_un1_cpu_data_o_m0s2, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>uForth_un1_cpu_data_o_m1_6, F0=>open, Q0=>open);
    uForth_un1_cpu_data_o_m1_5_SLICE_1026I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"0031", LUT1_INITVAL=>X"ACAC")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_memory_data_o_5, 
                B1=>uForth_uart_data_o_5, C1=>uForth_un13_system_data_o_sn, 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_un8_ppwe, 
                B0=>uForth_PeekDat_0_iv_0_2_5, C0=>MiscReg2_5, 
                D0=>uForth_PeekDat_0_iv_0_1_5, M0=>uForth_un1_cpu_data_o_m0s2, 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>uForth_un1_cpu_data_o_m1_5, F0=>open, Q0=>open);
    uForth_un22_system_data_o_0_a2_0_SLICE_1027I: SLOGICB
      generic map (M0MUX=>"SIG", LUT0_INITVAL=>X"3030", LUT1_INITVAL=>X"00F0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>uForth_a_RNIQ16I_29, D1=>uForth_a_28, DI1=>'X', DI0=>'X', 
                A0=>'X', B0=>uForth_p_28, C0=>uForth_un8_N_3_mux, D0=>'X', 
                M0=>uForth_cpu1_decode_addr_sel_1, CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>uForth_N_449, F0=>open, 
                Q0=>open);
    uDvi_U_conf_SLICE_1028I: SLOGICB
      generic map (LUT0_INITVAL=>X"CDCC", LUT1_INITVAL=>X"0E00")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_dat0129, 
                B1=>uDvi_U_conf_dat012B, C1=>uDvi_U_conf_un56_wed, 
                D1=>uDvi_U_conf_wed, DI1=>'X', DI0=>'X', 
                A0=>uDvi_U_conf_dat0129, B0=>uDvi_U_conf_N_1819, 
                C0=>uDvi_U_conf_un56_wed, D0=>uDvi_U_conf_un75_wed_0, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uDvi_U_conf_N_1819, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_N_1820, Q0=>open);
    uDvi_U_conf_SLICE_1029I: SLOGICB
      generic map (LUT0_INITVAL=>X"0C4C", LUT1_INITVAL=>X"FFEF")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_g1_0, 
                B1=>uDvi_U_conf_g3_0, C1=>uDvi_U_conf_un116_wed_RNIDO5B5, 
                D1=>uDvi_U_conf_un174_wed, DI1=>'X', DI0=>'X', 
                A0=>uDvi_U_conf_un174_wed, B0=>uDvi_U_conf_dat0011_RNIQF6F7, 
                C0=>uDvi_U_conf_un116_wed_RNIDO5B5, D0=>uDvi_U_conf_dat0011, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uDvi_U_conf_dat0011_RNIQF6F7, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_un1_wed_33_i, Q0=>open);
    uMaster_SLICE_1030I: SLOGICB
      generic map (LUT0_INITVAL=>X"77F0", LUT1_INITVAL=>X"FBF5")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uMaster_State_3, 
                B1=>uMaster_State_0, C1=>uMaster_I2cTrgStopc_1, 
                D1=>uMaster_State_2, DI1=>'X', DI0=>'X', A0=>uMaster_N_170, 
                B0=>uMaster_State_1, C0=>uMaster_State_0, D0=>uMaster_State_2, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uMaster_I2cTrgStopc_2, Q1=>open, OFX0=>open, 
                F0=>uMaster_I2cTrgStopc_1, Q0=>open);
    uForth_cpu1_SLICE_1031I: SLOGICB
      generic map (LUT0_INITVAL=>X"AAEA", LUT1_INITVAL=>X"C022")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_r_stackro_2, 
                B1=>uForth_cpu1_rp_3, C1=>uForth_cpu1_r_stackro_14, 
                D1=>uForth_cpu1_rp_2, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_r_stackror_51_tz_0, B0=>uForth_cpu1_rp_3, 
                C0=>uForth_cpu1_r_stackro_10, D0=>uForth_cpu1_rp_2, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_cpu1_r_stackror_51_tz_0, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_N_921_tz, Q0=>open);
    uDvi_U_conf_SLICE_1032I: SLOGICB
      generic map (LUT0_INITVAL=>X"0155", LUT1_INITVAL=>X"FA00")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_dat022D, B1=>'X', 
                C1=>uDvi_U_conf_dat0307, D1=>uDvi_U_conf_wed_rep2, DI1=>'X', 
                DI0=>'X', A0=>uDvi_U_conf_N_177, B0=>uDvi_U_conf_dat0226, 
                C0=>uDvi_U_conf_dat0220, D0=>uDvi_U_conf_wed_rep2, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>uDvi_U_conf_N_177, 
                Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_form_hss_cnst_0_a2_0_1_0_0, Q0=>open);
    uDvi_U_conf_SLICE_1033I: SLOGICB
      generic map (LUT0_INITVAL=>X"020A", LUT1_INITVAL=>X"EE00")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_dat0118, 
                B1=>uDvi_U_conf_dat0116, C1=>'X', D1=>uDvi_U_conf_wed_fast, 
                DI1=>'X', DI0=>'X', A0=>uDvi_U_conf_N_180, 
                B0=>uDvi_U_conf_dat0110, C0=>SRst, D0=>uDvi_U_conf_wed_fast, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uDvi_U_conf_N_180, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_N_245, Q0=>open);
    uDvi_U_conf_SLICE_1034I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFFE", LUT1_INITVAL=>X"0A00")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_un111_wed_0, 
                B1=>'X', C1=>SRst, D1=>uDvi_U_conf_gen_N_13_mux_i_a0_7, 
                DI1=>'X', DI0=>'X', A0=>uDvi_U_conf_un117_wed, 
                B0=>uDvi_U_conf_un6_wed, C0=>SRst, D0=>uDvi_U_conf_un111_wed, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uDvi_U_conf_un111_wed, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_form_hse_cnst_0_8, Q0=>open);
    uDvi_U_conf_SLICE_1035I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFDC", LUT1_INITVAL=>X"4040")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_un134_wed, 
                B1=>uDvi_U_conf_wed, C1=>uDvi_U_conf_dat0316, D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>uDvi_U_conf_un134_wed, 
                B0=>uDvi_U_conf_un141_wed, C0=>uDvi_U_conf_un153_wed_0, 
                D0=>uDvi_U_conf_N_34_6, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>uDvi_U_conf_un141_wed, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_form_hse_cnst_4_3, Q0=>open);
    uDvi_U_conf_SLICE_1036I: SLOGICB
      generic map (LUT0_INITVAL=>X"DCCC", LUT1_INITVAL=>X"5000")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_un116_wed, 
                B1=>'X', C1=>uDvi_U_conf_dat0307, D1=>uDvi_U_conf_wed, 
                DI1=>'X', DI0=>'X', A0=>uDvi_U_conf_un134_wed, 
                B0=>uDvi_U_conf_un123_wed, C0=>uDvi_U_conf_dat0316, 
                D0=>uDvi_U_conf_wed, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>uDvi_U_conf_un123_wed, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_form_hln_cnst_3_5, Q0=>open);
    uDvi_U_conf_SLICE_1037I: SLOGICB
      generic map (LUT0_INITVAL=>X"00EC", LUT1_INITVAL=>X"0040")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_dat0316, 
                B1=>uDvi_U_conf_dat0320, C1=>uDvi_U_conf_wed_rep2, 
                D1=>uDvi_U_conf_dat031C, DI1=>'X', DI0=>'X', 
                A0=>uDvi_U_conf_dat0316, B0=>uDvi_U_conf_un153_wed_0, 
                C0=>uDvi_U_conf_wed, D0=>uDvi_U_conf_un134_wed, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uDvi_U_conf_un153_wed_0, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_form_hse_cnst_3_3, Q0=>open);
    uDvi_U_conf_SLICE_1038I: SLOGICB
      generic map (LUT0_INITVAL=>X"AAEA", LUT1_INITVAL=>X"0020")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_dat030A, 
                B1=>uDvi_U_conf_dat0307, C1=>uDvi_U_conf_wed, 
                D1=>uDvi_U_conf_un116_wed, DI1=>'X', DI0=>'X', 
                A0=>uDvi_U_conf_un129_wed, B0=>uDvi_U_conf_dat0316, 
                C0=>uDvi_U_conf_wed, D0=>uDvi_U_conf_un134_wed, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uDvi_U_conf_un129_wed, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_N_293_5, Q0=>open);
    uDvi_U_conf_SLICE_1039I: SLOGICB
      generic map (LUT0_INITVAL=>X"D500", LUT1_INITVAL=>X"AF8F")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_wed_rep2, 
                B1=>uDvi_U_conf_dat0010, C1=>uDvi_U_conf_un116_wed_RNIDO5B5, 
                D1=>uDvi_U_conf_dat0011, DI1=>'X', DI0=>'X', 
                A0=>uDvi_U_conf_un182_wed, B0=>uDvi_U_conf_un174_wed, 
                C0=>uDvi_U_conf_un116_wed_RNIDO5B5, D0=>uDvi_U_conf_dat0014, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uDvi_U_conf_un182_wed, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_un201_wed, Q0=>open);
    uDvi_U_conf_SLICE_1040I: SLOGICB
      generic map (LUT0_INITVAL=>X"0020", LUT1_INITVAL=>X"FFC0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>uDvi_U_conf_dat0307, 
                C1=>uDvi_U_conf_wed_rep2, D1=>uDvi_U_conf_un116_wed, DI1=>'X', 
                DI0=>'X', A0=>uDvi_U_conf_dat0310, B0=>uDvi_U_conf_un122_wed, 
                C0=>uDvi_U_conf_wed_rep2, D0=>uDvi_U_conf_dat030A, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uDvi_U_conf_un122_wed, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_un135_wed, Q0=>open);
    uDvi_U_conf_SLICE_1041I: SLOGICB
      generic map (LUT0_INITVAL=>X"FECC", LUT1_INITVAL=>X"1000")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_un134_wed, 
                B1=>uDvi_U_conf_g1_3, C1=>uDvi_U_conf_dat0320, 
                D1=>uDvi_U_conf_wed_rep2, DI1=>'X', DI0=>'X', 
                A0=>uDvi_U_conf_dat0310, B0=>uDvi_U_conf_un122_wed, 
                C0=>uDvi_U_conf_dat030A, D0=>uDvi_U_conf_wed_rep2, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uDvi_U_conf_g1_0_0, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_un134_wed, Q0=>open);
    uDvi_U_conf_SLICE_1042I: SLOGICB
      generic map (LUT0_INITVAL=>X"FF40", LUT1_INITVAL=>X"FFEC")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_wed_rep2, 
                B1=>uDvi_U_conf_un32_wed, C1=>uDvi_U_conf_dat0126, 
                D1=>uDvi_U_conf_un50_wed_0, DI1=>'X', DI0=>'X', 
                A0=>uDvi_U_conf_un56_wed, B0=>uDvi_U_conf_dat0129, 
                C0=>uDvi_U_conf_wed_rep2, D0=>uDvi_U_conf_un1_wed_13_0, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uDvi_U_conf_un56_wed, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_un1_wed_13_1, Q0=>open);
    uDvi_U_conf_SLICE_1043I: SLOGICB
      generic map (LUT0_INITVAL=>X"BAAA", LUT1_INITVAL=>X"0C00")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>uDvi_U_conf_form_hss_cnst_0_a2_2_0_0, C1=>SRst, 
                D1=>uDvi_U_conf_gen_m4_e_4, DI1=>'X', DI0=>'X', 
                A0=>uDvi_U_conf_un93_wed, B0=>SRst, 
                C0=>uDvi_U_conf_un111_wed_0, 
                D0=>uDvi_U_conf_gen_N_13_mux_i_a0_7, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>uDvi_U_conf_un93_wed, 
                Q1=>open, OFX0=>open, F0=>uDvi_U_conf_un1_wed_4_1, Q0=>open);
    uDvi_U_conf_SLICE_1044I: SLOGICB
      generic map (LUT0_INITVAL=>X"040C", LUT1_INITVAL=>X"D8F8")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_wed, 
                B1=>uDvi_U_conf_dat0226, C1=>uDvi_U_conf_N_209, 
                D1=>uDvi_U_conf_dat022B, DI1=>'X', DI0=>'X', 
                A0=>uDvi_U_conf_dat0216, B0=>uDvi_U_conf_N_215, 
                C0=>uDvi_U_conf_N_191, D0=>uDvi_U_conf_wed, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>uDvi_U_conf_N_215, 
                Q1=>open, OFX0=>open, F0=>uDvi_U_conf_N_279, Q0=>open);
    uDvi_U_conf_SLICE_1045I: SLOGICB
      generic map (LUT0_INITVAL=>X"F888", LUT1_INITVAL=>X"020A")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_N_261, 
                B1=>uDvi_U_conf_dat0126, C1=>uDvi_U_conf_N_186, 
                D1=>uDvi_U_conf_wed, DI1=>'X', DI0=>'X', A0=>uDvi_U_conf_N_261, 
                B0=>uDvi_U_conf_N_190, C0=>uDvi_U_conf_N_263, 
                D0=>uDvi_U_conf_form_hss_cnst_0_a2_1_8, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>uDvi_U_conf_N_263, 
                Q1=>open, OFX0=>open, F0=>uDvi_U_conf_form_hss_cnst_0_0_8, 
                Q0=>open);
    uDvi_U_conf_SLICE_1046I: SLOGICB
      generic map (LUT0_INITVAL=>X"0E0C", LUT1_INITVAL=>X"F0C0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>uDvi_U_conf_dat011C, 
                C1=>uDvi_U_conf_wed, D1=>uDvi_U_conf_dat0123, DI1=>'X', 
                DI0=>'X', A0=>uDvi_U_conf_dat0125, B0=>uDvi_U_conf_N_205, 
                C0=>uDvi_U_conf_N_185, D0=>uDvi_U_conf_wed, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>uDvi_U_conf_N_185, 
                Q1=>open, OFX0=>open, F0=>uDvi_U_conf_form_hss_cnst_i_a2_0_0_3, 
                Q0=>open);
    uDvi_U_conf_SLICE_1047I: SLOGICB
      generic map (LUT0_INITVAL=>X"F0F8", LUT1_INITVAL=>X"C0EA")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>uDvi_U_conf_form_hss_cnst_i_a2_6_0_3, 
                B1=>uDvi_U_conf_dat0126, C1=>uDvi_U_conf_wed, 
                D1=>uDvi_U_conf_N_186, DI1=>'X', DI0=>'X', 
                A0=>uDvi_U_conf_N_208, 
                B0=>uDvi_U_conf_form_hss_cnst_i_a2_1_1_7, 
                C0=>uDvi_U_conf_N_205, D0=>uDvi_U_conf_N_186, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>uDvi_U_conf_N_205, 
                Q1=>open, OFX0=>open, F0=>uDvi_U_conf_N_226, Q0=>open);
    uDvi_U_conf_SLICE_1048I: SLOGICB
      generic map (LUT0_INITVAL=>X"88F8", LUT1_INITVAL=>X"5450")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_N_181, 
                B1=>uDvi_U_conf_wed, C1=>uDvi_U_conf_N_275, 
                D1=>uDvi_U_conf_dat021C, DI1=>'X', DI0=>'X', 
                A0=>uDvi_U_conf_dat0126, B0=>uDvi_U_conf_wed, 
                C0=>uDvi_U_conf_form_hss_cnst_i_a2_0_1_0_5, 
                D0=>uDvi_U_conf_N_186, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>uDvi_U_conf_form_hss_cnst_i_a2_0_1_0_5, 
                Q1=>open, OFX0=>open, F0=>uDvi_U_conf_form_hss_cnst_i_1_tz_5, 
                Q0=>open);
    uDvi_U_conf_SLICE_1049I: SLOGICB
      generic map (LUT0_INITVAL=>X"5070", LUT1_INITVAL=>X"F7F0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_dat0316, 
                B1=>uDvi_U_conf_wed, C1=>uDvi_U_conf_N_197, 
                D1=>uDvi_U_conf_N_195, DI1=>'X', DI0=>'X', A0=>uDvi_U_conf_wed, 
                B0=>uDvi_U_conf_dat0226, C0=>uDvi_U_conf_N_214, 
                D0=>uDvi_U_conf_dat022B, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>uDvi_U_conf_N_214, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_N_276, Q0=>open);
    uDvi_U_conf_SLICE_1050I: SLOGICB
      generic map (LUT0_INITVAL=>X"DCF0", LUT1_INITVAL=>X"FF57")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_wed, 
                B1=>uDvi_U_conf_dat0320, C1=>uDvi_U_conf_dat0326, 
                D1=>uDvi_U_conf_dat031C, DI1=>'X', DI0=>'X', 
                A0=>uDvi_U_conf_dat0316, B0=>uDvi_U_conf_dat0310, 
                C0=>uDvi_U_conf_N_195, D0=>uDvi_U_conf_wed, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>uDvi_U_conf_N_195, 
                Q1=>open, OFX0=>open, F0=>uDvi_U_conf_N_207, Q0=>open);
    uDvi_U_conf_SLICE_1051I: SLOGICB
      generic map (LUT0_INITVAL=>X"030F", LUT1_INITVAL=>X"FCF8")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_dat0125, 
                B1=>uDvi_U_conf_wed_rep1, C1=>uDvi_U_conf_N_188, 
                D1=>uDvi_U_conf_dat0120, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>uDvi_U_conf_wed_rep1, C0=>uDvi_U_conf_N_190, 
                D0=>uDvi_U_conf_dat0126, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>uDvi_U_conf_N_190, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_form_hss_cnst_0_a2_2_0_0, Q0=>open);
    uDvi_U_conf_SLICE_1052I: SLOGICB
      generic map (LUT0_INITVAL=>X"002A", LUT1_INITVAL=>X"0F1F")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_dat0216, 
                B1=>uDvi_U_conf_dat0210, C1=>uDvi_U_conf_wed, 
                D1=>uDvi_U_conf_dat022B, DI1=>'X', DI0=>'X', 
                A0=>uDvi_U_conf_N_268, B0=>uDvi_U_conf_dat0220, 
                C0=>uDvi_U_conf_wed, D0=>uDvi_U_conf_N_186, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>uDvi_U_conf_N_268, 
                Q1=>open, OFX0=>open, F0=>uDvi_U_conf_form_hss_cnst_i_a2_1_1_5, 
                Q0=>open);
    uDvi_U_conf_SLICE_1053I: SLOGICB
      generic map (LUT0_INITVAL=>X"0133", LUT1_INITVAL=>X"AA88")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_wed, 
                B1=>uDvi_U_conf_dat0210, C1=>'X', D1=>uDvi_U_conf_dat0216, 
                DI1=>'X', DI0=>'X', A0=>uDvi_U_conf_dat0226, 
                B0=>uDvi_U_conf_N_181, C0=>uDvi_U_conf_dat022B, 
                D0=>uDvi_U_conf_wed, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>uDvi_U_conf_N_181, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_N_251_3, Q0=>open);
    uDvi_U_conf_SLICE_1054I: SLOGICB
      generic map (LUT0_INITVAL=>X"BAFA", LUT1_INITVAL=>X"DFDF")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_dat0316, 
                B1=>uDvi_U_conf_dat0310, C1=>uDvi_U_conf_wed, D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>uDvi_U_conf_N_184, B0=>uDvi_U_conf_wed, 
                C0=>uDvi_U_conf_N_202, D0=>uDvi_U_conf_dat030A, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>uDvi_U_conf_N_202, 
                Q1=>open, OFX0=>open, F0=>uDvi_U_conf_N_208, Q0=>open);
    uDvi_U_conf_SLICE_1055I: SLOGICB
      generic map (LUT0_INITVAL=>X"FCF8", LUT1_INITVAL=>X"CCC8")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_dat0316, 
                B1=>uDvi_U_conf_wed_rep2, C1=>uDvi_U_conf_dat0320, 
                D1=>uDvi_U_conf_dat031C, DI1=>'X', DI0=>'X', 
                A0=>uDvi_U_conf_dat030A, B0=>uDvi_U_conf_wed_rep2, 
                C0=>uDvi_U_conf_N_199, D0=>uDvi_U_conf_dat0310, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>uDvi_U_conf_N_199, 
                Q1=>open, OFX0=>open, F0=>uDvi_U_conf_N_201, Q0=>open);
    uDvi_U_conf_SLICE_1056I: SLOGICB
      generic map (LUT0_INITVAL=>X"EAC0", LUT1_INITVAL=>X"F0A0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_dat0320, B1=>'X', 
                C1=>uDvi_U_conf_wed, D1=>uDvi_U_conf_dat031C, DI1=>'X', 
                DI0=>'X', A0=>uDvi_U_conf_N_183, B0=>uDvi_U_conf_dat030A, 
                C0=>uDvi_U_conf_wed, D0=>uDvi_U_conf_gen_m6_e_0_3, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>uDvi_U_conf_N_183, 
                Q1=>open, OFX0=>open, F0=>uDvi_U_conf_N_196, Q0=>open);
    uDvi_U_conf_SLICE_1057I: SLOGICB
      generic map (LUT0_INITVAL=>X"CCC8", LUT1_INITVAL=>X"0008")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_gen_m4_e_4_1, 
                B1=>uDvi_U_conf_wed_rep1, C1=>uDvi_U_conf_N_180, 
                D1=>uDvi_U_conf_N_186, DI1=>'X', DI0=>'X', 
                A0=>uDvi_U_conf_dat0129, B0=>uDvi_U_conf_wed_rep1, 
                C0=>uDvi_U_conf_dat012B, D0=>uDvi_U_conf_dat012D, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uDvi_U_conf_gen_m4_e_4, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_N_186, Q0=>open);
    uDvi_U_conf_SLICE_1058I: SLOGICB
      generic map (LUT0_INITVAL=>X"0222", LUT1_INITVAL=>X"0F3F")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>uDvi_U_conf_dat021C, 
                C1=>uDvi_U_conf_wed_rep1, D1=>uDvi_U_conf_dat0216, DI1=>'X', 
                DI0=>'X', A0=>uDvi_U_conf_gen_N_13_mux_i_a0_1, 
                B0=>uDvi_U_conf_un6_wed, C0=>uDvi_U_conf_wed_rep1, 
                D0=>uDvi_U_conf_dat0220, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>uDvi_U_conf_gen_N_13_mux_i_a0_1, Q1=>open, 
                OFX0=>open, F0=>uDvi_U_conf_gen_N_13_mux_i_a0_3, Q0=>open);
    uDvi_U_conf_SLICE_1059I: SLOGICB
      generic map (LUT0_INITVAL=>X"FEFC", LUT1_INITVAL=>X"FE00")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_dat0310, 
                B1=>uDvi_U_conf_dat0320, C1=>uDvi_U_conf_dat030A, 
                D1=>uDvi_U_conf_wed_rep2, DI1=>'X', DI0=>'X', 
                A0=>uDvi_U_conf_g1_3, B0=>uDvi_U_conf_un122_wed, 
                C0=>uDvi_U_conf_g0_4_0, D0=>uDvi_U_conf_wed_rep2, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uDvi_U_conf_g0_4_0, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_un152_wed, Q0=>open);
    uMaster_uDevice_SLICE_1060I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", LUT0_INITVAL=>X"FDFC", 
                   LUT1_INITVAL=>X"B784", CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uMaster_uDevice_N_141, 
                B1=>uMaster_uDevice_State_0_3, C1=>uMaster_uDevice_ModeW, 
                D1=>uMaster_uDevice_lSda_cl, DI1=>'X', DI0=>'X', 
                A0=>uMaster_uDevice_State_0_3, B0=>uMaster_uDevice_N_245, 
                C0=>SRst, D0=>uMaster_uDevice_N_224, M0=>uMaster_I2cTrgDatW, 
                CE=>uMaster_uDevice_NumClk_97, CLK=>Clk50, LSR=>uSeq_lSRst_iso, 
                OFX1=>open, F1=>uMaster_uDevice_N_245, Q1=>open, OFX0=>open, 
                F0=>uMaster_uDevice_lSda_cls, Q0=>uMaster_uDevice_ModeW);
    uMaster_uDevice_SLICE_1061I: SLOGICB
      generic map (LUT0_INITVAL=>X"0045", LUT1_INITVAL=>X"0002")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uMaster_uDevice_N_162, 
                B1=>uMaster_uDevice_State_6, C1=>uMaster_uDevice_State_2, 
                D1=>uMaster_uDevice_State_0_1, DI1=>'X', DI0=>'X', 
                A0=>uMaster_uDevice_N_498, B0=>uMaster_uDevice_State_6, 
                C0=>uMaster_uDevice_N_614, D0=>uMaster_uDevice_N_500, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uMaster_uDevice_N_498, Q1=>open, OFX0=>open, F0=>N_34_i, 
                Q0=>open);
    uMaster_uDevice_SLICE_1062I: SLOGICB
      generic map (LUT0_INITVAL=>X"A0EC", LUT1_INITVAL=>X"AAA2")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uMaster_I2cTrgDatW, 
                B1=>uMaster_N_616, C1=>uMaster_N_577, D1=>uMaster_State_2, 
                DI1=>'X', DI0=>'X', A0=>uMaster_uDevice_N_590, 
                B0=>uMaster_uDevice_DatSrW_0, C0=>uMaster_DataFifo_1, 
                D0=>uMaster_I2cTrgDatW, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>uMaster_uDevice_N_590, Q1=>open, OFX0=>open, 
                F0=>uMaster_uDevice_DatSrW_3_0_0_1, Q0=>open);
    uMaster_SLICE_1063I: SLOGICB
      generic map (LUT0_INITVAL=>X"FCAD", LUT1_INITVAL=>X"D050")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uMaster_N_246, 
                B1=>uMaster_State_2, C1=>uMaster_I2cTrgDone, 
                D1=>uMaster_un80_state_1_0_a2_0_1, DI1=>'X', DI0=>'X', 
                A0=>uMaster_State_0, B0=>uMaster_State_2, C0=>uMaster_State_1, 
                D0=>uMaster_State_3, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>uMaster_un80_state_1_0_0, Q1=>open, OFX0=>open, 
                F0=>uMaster_N_246, Q0=>open);
    uMaster_SLICE_1064I: SLOGICB
      generic map (LUT0_INITVAL=>X"FEF9", LUT1_INITVAL=>X"CECC")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>uMaster_I2cTrgDatW_1_i_0_a2_2_1, B1=>uMaster_N_548, 
                C1=>uMaster_State_3, D1=>uMaster_State_0, DI1=>'X', DI0=>'X', 
                A0=>uMaster_State_0, B0=>uMaster_State_1, 
                C0=>uMaster_I2cTrgDatWc_1, D0=>uMaster_State_2, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uMaster_I2cTrgDatWc_1, Q1=>open, OFX0=>open, 
                F0=>uMaster_I2cTrgDatWc_3, Q0=>open);
    uMaster_SLICE_1065I: SLOGICB
      generic map (LUT0_INITVAL=>X"1DFF", LUT1_INITVAL=>X"08FF")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uMaster_FifoEmpty, 
                B1=>uMaster_N_594, C1=>uMaster_N_482, 
                D1=>uMaster_State_11_0_0_tz_0_1_3, DI1=>'X', DI0=>'X', 
                A0=>uMaster_FifoEmpty, B0=>uMaster_N_469, C0=>uMaster_N_610, 
                D0=>uMaster_N_582, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>uMaster_State_11_0_0_tz_0_3, Q1=>open, 
                OFX0=>open, F0=>uMaster_State_11_0_0_tz_0_1_3, Q0=>open);
    uForth_uart1_SLICE_1066I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"SIG", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", LUT0_INITVAL=>X"F690", 
                   LUT1_INITVAL=>X"E4E4", CHECK_M0=>TRUE, CHECK_CE=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>PpAdd_1, 
                B1=>uForth_uart1_TxEmpty, C1=>uForth_uart1_RxFull, D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>PpAdd_1, B0=>PpAdd_0, 
                C0=>uForth_uart1_DatRxB_0, D0=>uForth_uart1_N_238, 
                M0=>uForth_uart1_TrgRx, CE=>uForth_uart1_RxFull_en, CLK=>Clk50, 
                LSR=>uSeq_lSRst_iso, OFX1=>open, F1=>uForth_uart1_N_238, 
                Q1=>open, OFX0=>open, F0=>uForth_N_248, 
                Q0=>uForth_uart1_RxFull);
    uForth_cpu1_SLICE_1067I: SLOGICB
      generic map (LUT0_INITVAL=>X"1103", LUT1_INITVAL=>X"FC30")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>uForth_cpu1_decode_addr_sel_1, C1=>uForth_p_0, 
                D1=>uForth_a_0, DI1=>'X', DI0=>'X', A0=>uForth_a_2, 
                B0=>PpAdd_0, C0=>uForth_p_2, D0=>uForth_cpu1_decode_addr_sel_1, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>PpAdd_0, 
                Q1=>open, OFX0=>open, F0=>uForth_m17_i_a3_1, Q0=>open);
    uForth_cpu1_SLICE_1068I: SLOGICB
      generic map (LUT0_INITVAL=>X"0028", LUT1_INITVAL=>X"CCE4")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>uForth_cpu1_un1_a_in_0_sqmuxa_2_0, B1=>uForth_cpu_data_o_0, 
                C1=>uForth_a_0, D1=>uForth_cpu1_un1_a_in_0_sqmuxa_a1, DI1=>'X', 
                DI0=>'X', A0=>uForth_cpu1_un1_a_in_0_sqmuxa_2_0, 
                B0=>uForth_cpu1_un1_t_2, C0=>uForth_cpu1_un1_s_stack_31, 
                D0=>SRst, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_cpu1_un1_t_2, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_un1_t_2_m_0, Q0=>open);
    uForth_cpu1_SLICE_1069I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFEA", LUT1_INITVAL=>X"7800")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_s_stackror, 
                B1=>uForth_cpu1_s_stackrx_0, C1=>uForth_cpu_data_o_0, 
                D1=>uForth_cpu1_a_2_sqmuxa, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_un4_sum_m_0, B0=>uForth_cpu1_a_4_sqmuxa, 
                C0=>uForth_cpu_data_o_0, D0=>uForth_cpu1_a_m_1, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_cpu1_un4_sum_m_0, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_a_4_iv_1_0, Q0=>open);
    uForth_SLICE_1070I: SLOGICB
      generic map (LUT0_INITVAL=>X"44F0", LUT1_INITVAL=>X"EF4F")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_decode_addr_sel_1, 
                B1=>uForth_p_0, C1=>N_581, D1=>uForth_a_0, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_a_3, B0=>uForth_cpu1_a_5, 
                C0=>uForth_cpu1_un2_N_3_mux, D0=>uForth_cpu1_decode_addr_sel_1, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_un1_ppwe_0_a2_sx, Q1=>open, OFX0=>open, F0=>N_581, 
                Q0=>open);
    uForth_cpu1_SLICE_1071I: SLOGICB
      generic map (LUT0_INITVAL=>X"FF4E", LUT1_INITVAL=>X"8800")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_code_3_S, 
                B1=>uForth_cpu1_code_0_S, C1=>'X', D1=>uForth_cpu1_code_1, 
                DI1=>'X', DI0=>'X', A0=>uForth_cpu1_code_1, 
                B0=>uForth_cpu1_code_2, C0=>uForth_cpu1_code_4, 
                D0=>uForth_cpu1_t_in_sn_N_31, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uForth_cpu1_t_in_sn_N_31, Q1=>open, 
                OFX0=>open, F0=>uForth_cpu1_t_in_sn_N_13, Q0=>open);
    uForth_cpu1_SLICE_1072I: SLOGICB
      generic map (LUT0_INITVAL=>X"0407", LUT1_INITVAL=>X"F0CC")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>uForth_cpu1_N_703, 
                C1=>uForth_cpu1_N_709, D1=>uForth_cpu1_slot_2, DI1=>'X', 
                DI0=>'X', A0=>uForth_cpu1_N_706, B0=>uForth_cpu1_slot_2, 
                C0=>uForth_cpu1_code_4, D0=>uForth_cpu1_N_700, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_cpu1_code_4, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_pload22_3, Q0=>open);
    uForth_cpu1_SLICE_1073I: SLOGICB
      generic map (LUT0_INITVAL=>X"D800", LUT1_INITVAL=>X"DD88")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_slot_2, 
                B1=>uForth_cpu1_N_707, C1=>'X', D1=>uForth_cpu1_N_701, 
                DI1=>'X', DI0=>'X', A0=>uForth_cpu1_slot_2, 
                B0=>uForth_cpu1_N_706, C0=>uForth_cpu1_N_700, 
                D0=>uForth_cpu1_code_2, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>uForth_cpu1_code_2, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_pload18_1, Q0=>open);
    uForth_cpu1_SLICE_1074I: SLOGICB
      generic map (LUT0_INITVAL=>X"0407", LUT1_INITVAL=>X"F3C0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>uForth_cpu1_slot_2, 
                C1=>uForth_cpu1_N_706, D1=>uForth_cpu1_N_700, DI1=>'X', 
                DI0=>'X', A0=>uForth_cpu1_N_705, B0=>uForth_cpu1_slot_2, 
                C0=>uForth_cpu1_code_1, D0=>uForth_cpu1_N_699, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_cpu1_code_1, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_t_in_sn_N_41, Q0=>open);
    uForth_cpu1_SLICE_1075I: SLOGICB
      generic map (LUT0_INITVAL=>X"CCAF", LUT1_INITVAL=>X"B8B8")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_i_13, 
                B1=>uForth_cpu1_slot_1, C1=>uForth_cpu1_i_25, D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>uForth_cpu1_i_19, 
                B0=>uForth_cpu1_N_694, C0=>uForth_cpu1_slot_1, 
                D0=>uForth_cpu1_CO0, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>uForth_cpu1_N_694, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_N_700, Q0=>open);
    uForth_cpu1_SLICE_1076I: SLOGICB
      generic map (LUT0_INITVAL=>X"22FA", LUT1_INITVAL=>X"6240")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_sp_3, 
                B1=>uForth_cpu1_s_stackror_11_1, C1=>uForth_cpu1_N_985, 
                D1=>uForth_cpu1_N_989, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_sp_3, B0=>uForth_cpu1_s_stackro_25, 
                C0=>uForth_cpu1_s_stackro_0, D0=>uForth_cpu1_sp_0, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_cpu1_s_stackror_11, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_s_stackror_11_1, Q0=>open);
    uForth_cpu1_SLICE_1077I: SLOGICB
      generic map (LUT0_INITVAL=>X"4450", LUT1_INITVAL=>X"A088")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_s_stackror_9_1, 
                B1=>uForth_cpu1_N_979, C1=>uForth_cpu1_N_985, 
                D1=>uForth_cpu1_sp_0, DI1=>'X', DI0=>'X', A0=>uForth_cpu1_sp_3, 
                B0=>uForth_cpu1_s_stackro_1, C0=>uForth_cpu1_s_stackro_2, 
                D0=>uForth_cpu1_sp_0, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>uForth_cpu1_s_stackror_9, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_s_stackror_9_1, Q0=>open);
    uForth_cpu1_SLICE_1078I: SLOGICB
      generic map (LUT0_INITVAL=>X"11F5", LUT1_INITVAL=>X"8580")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_sp_3, 
                B1=>uForth_cpu1_N_985, C1=>uForth_cpu1_s_stackror_8_1, 
                D1=>uForth_cpu1_N_988, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_sp_3, B0=>uForth_cpu1_s_stackro_7, 
                C0=>uForth_cpu1_s_stackro_8, D0=>uForth_cpu1_sp_0, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_cpu1_s_stackror_8, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_s_stackror_8_1, Q0=>open);
    uForth_cpu1_SLICE_1079I: SLOGICB
      generic map (LUT0_INITVAL=>X"775F", LUT1_INITVAL=>X"3120")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_sp_0, 
                B1=>uForth_cpu1_s_stackror_7_1, C1=>uForth_cpu1_N_979, 
                D1=>uForth_cpu1_N_988, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_sp_3, B0=>uForth_cpu1_s_stackro_11, 
                C0=>uForth_cpu1_s_stackro_14, D0=>uForth_cpu1_sp_0, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_cpu1_s_stackror_7, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_s_stackror_7_1, Q0=>open);
    uForth_cpu1_SLICE_1080I: SLOGICB
      generic map (LUT0_INITVAL=>X"44FC", LUT1_INITVAL=>X"6420")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_s_stackror_6_1, 
                B1=>uForth_cpu1_sp_3, C1=>uForth_cpu1_N_989, 
                D1=>uForth_cpu1_N_988, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_s_stackro_15, B0=>uForth_cpu1_sp_3, 
                C0=>uForth_cpu1_s_stackro_16, D0=>uForth_cpu1_sp_0, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_cpu1_s_stackror_6, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_s_stackror_6_1, Q0=>open);
    uForth_cpu1_SLICE_1081I: SLOGICB
      generic map (LUT0_INITVAL=>X"4450", LUT1_INITVAL=>X"88C0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_N_979, 
                B1=>uForth_cpu1_s_stackror_4_1, C1=>uForth_cpu1_N_988, 
                D1=>uForth_cpu1_sp_0, DI1=>'X', DI0=>'X', A0=>uForth_cpu1_sp_3, 
                B0=>uForth_cpu1_s_stackro_3, C0=>uForth_cpu1_s_stackro_6, 
                D0=>uForth_cpu1_sp_0, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>uForth_cpu1_s_stackror_4, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_s_stackror_4_1, Q0=>open);
    uForth_SLICE_1082I: SLOGICB
      generic map (LUT0_INITVAL=>X"C0D1", LUT1_INITVAL=>X"1D00")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_p_4, 
                B1=>uForth_cpu1_decode_addr_sel_1, C1=>uForth_a_4, 
                D1=>uForth_un10_N_4, DI1=>'X', DI0=>'X', A0=>uForth_cpu1_p_6, 
                B0=>uForth_cpu1_decode_addr_sel_1, C0=>uForth_cpu1_a_RNIP6A8_6, 
                D0=>uForth_cpu1_p_7, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>N_579, Q1=>open, OFX0=>open, 
                F0=>uForth_un10_N_4, Q0=>open);
    uForth_SLICE_1083I: SLOGICB
      generic map (LUT0_INITVAL=>X"CE02", LUT1_INITVAL=>X"E200")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_un8_N_3_mux, 
                B1=>uForth_cpu1_decode_addr_sel_1, C1=>uForth_a_RNIQ16I_29, 
                D1=>uForth_un8_N_4, DI1=>'X', DI0=>'X', A0=>uForth_p_31, 
                B0=>uForth_cpu1_decode_addr_sel_1, C0=>uForth_p_28, 
                D0=>uForth_cpu1_a_RNIQ16I_28, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uForth_un1_system_data_o_2_sn, 
                Q1=>open, OFX0=>open, F0=>uForth_un8_N_4, Q0=>open);
    uForth_cpu1_SLICE_1084I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFAE", LUT1_INITVAL=>X"0F0C")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>uForth_cpu1_slot_2, 
                C1=>uForth_cpu1_un1_a_in_0_sqmuxa_a0_2_sx, 
                D1=>uForth_cpu1_N_700, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_code_5, B0=>uForth_cpu1_slot_2, 
                C0=>uForth_cpu1_N_706, D0=>uForth_cpu1_code_3_S, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_cpu1_un1_a_in_0_sqmuxa_a0_2, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_un1_a_in_0_sqmuxa_a0_2_sx, Q0=>open);
    uForth_cpu1_SLICE_1085I: SLOGICB
      generic map (LUT0_INITVAL=>X"770F", LUT1_INITVAL=>X"00FA")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_slot_2, B1=>'X', 
                C1=>uForth_cpu1_N_701, D1=>uForth_cpu1_a_4_sqmuxa_1_sx, 
                DI1=>'X', DI0=>'X', A0=>uForth_cpu1_N_707, 
                B0=>uForth_cpu1_N_705, C0=>uForth_cpu1_N_699, 
                D0=>uForth_cpu1_slot_2, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>uForth_cpu1_a_4_sqmuxa_1, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_a_4_sqmuxa_1_sx, Q0=>open);
    uForth_cpu1_SLICE_1086I: SLOGICB
      generic map (LUT0_INITVAL=>X"0A22", LUT1_INITVAL=>X"FF37")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_slot_2, 
                B1=>uForth_cpu1_code_4, C1=>uForth_cpu1_N_699, 
                D1=>uForth_cpu1_code_5_sx_0, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_slot_2, B0=>uForth_cpu1_i_6, 
                C0=>uForth_cpu1_i_0, D0=>uForth_cpu1_slot_fast_0, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_cpu1_un1_a_in_0_sqmuxa_a0_sx, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_code_5_sx_0, Q0=>open);
    uForth_cpu1_SLICE_1087I: SLOGICB
      generic map (LUT0_INITVAL=>X"770F", LUT1_INITVAL=>X"3330")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>uForth_cpu1_pload23_1_sx, C1=>uForth_cpu1_N_700, 
                D1=>uForth_cpu1_slot_2, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_N_705, B0=>uForth_cpu1_N_706, 
                C0=>uForth_cpu1_N_699, D0=>uForth_cpu1_slot_2, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_cpu1_N_100_1, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_pload23_1_sx, Q0=>open);
    uForth_SLICE_1088I: SLOGICB
      generic map (LUT0_INITVAL=>X"0004", LUT1_INITVAL=>X"D0DD")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_un15_ppwe, 
                B1=>Timer_22, C1=>uForth_un8_ppwe_0_a2_1_RNIFSH2C, D1=>PpAdd_1, 
                DI1=>'X', DI0=>'X', A0=>PpAdd_0, 
                B0=>uForth_un15_ppwe_0_a3_0_a2_0_a2_1_0, C0=>PpAdd_2, 
                D0=>PpAdd_1, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_un1_m2_0_a2_5_1, Q1=>open, OFX0=>open, 
                F0=>uForth_un15_ppwe, Q0=>open);
    SLICE_1089I: SLOGICB
      generic map (LUT0_INITVAL=>X"1101", LUT1_INITVAL=>X"FEFC")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>uForth_un5_system_data_o_0_a2_x, B1=>uForth_pload22, 
                C1=>uForth_write_x, D1=>uForth_N_449, DI1=>'X', DI0=>'X', 
                A0=>N_7_0_0, B0=>uForth_un1_cpu_data_o_sm0, 
                C0=>pSetReg_un1_ppwe, D0=>MiscReg1_20, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>uForth_un1_cpu_data_o_sm0, 
                Q1=>open, OFX0=>open, F0=>G_0_sn, Q0=>open);
    uDvi_U_conf_SLICE_1090I: SLOGICB
      generic map (LUT0_INITVAL=>X"0004", LUT1_INITVAL=>X"1000")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_dat0326, 
                B1=>uDvi_U_conf_un122_wed, C1=>uDvi_U_conf_wed_rep2, 
                D1=>uDvi_U_conf_un165_wed_1, DI1=>'X', DI0=>'X', 
                A0=>uDvi_U_conf_dat031C, B0=>uDvi_U_conf_dat032B, 
                C0=>uDvi_U_conf_dat0316, D0=>uDvi_U_conf_g0_4_0, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uDvi_U_conf_un165_wed, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_un165_wed_1, Q0=>open);
    uDvi_U_conf_SLICE_1091I: SLOGICB
      generic map (LUT0_INITVAL=>X"CECE", LUT1_INITVAL=>X"0400")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_dat0326, 
                B1=>uDvi_U_conf_dat032D, C1=>uDvi_U_conf_dat032B, 
                D1=>uDvi_U_conf_wed_rep2, DI1=>'X', DI0=>'X', 
                A0=>uDvi_U_conf_g0_3_1, B0=>uDvi_U_conf_g1_0_0, 
                C0=>uDvi_U_conf_un152_wed, D0=>'X', M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uDvi_U_conf_g0_3_1, Q1=>open, 
                OFX0=>open, F0=>uDvi_U_conf_N_293_6, Q0=>open);
    uDvi_U_conf_SLICE_1092I: SLOGICB
      generic map (LUT0_INITVAL=>X"BA30", LUT1_INITVAL=>X"5155")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_un72_wed, 
                B1=>uDvi_U_conf_N_251_3, C1=>uDvi_U_conf_N_191, 
                D1=>uDvi_U_conf_N_198, DI1=>'X', DI0=>'X', 
                A0=>uDvi_U_conf_wed_rep1, B0=>uDvi_U_conf_dat0307, 
                C0=>uDvi_U_conf_N_196, D0=>uDvi_U_conf_dat022D, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uDvi_U_conf_form_hss_cnst_0_tz_1_0_6, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_N_198, Q0=>open);
    uDvi_U_conf_SLICE_1093I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFA0", LUT1_INITVAL=>X"0008")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_wed, 
                B1=>uDvi_U_conf_dat011A, C1=>uDvi_U_conf_un8_wed, 
                D1=>uDvi_U_conf_N_180, DI1=>'X', DI0=>'X', 
                A0=>uDvi_U_conf_dat0110, B0=>'X', C0=>uDvi_U_conf_wed_fast, 
                D0=>SRst, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uDvi_U_conf_N_241, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_un8_wed, Q0=>open);
    uDvi_U_conf_SLICE_1094I: SLOGICB
      generic map (LUT0_INITVAL=>X"4040", LUT1_INITVAL=>X"F8F0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_wed, 
                B1=>uDvi_U_conf_dat011A, C1=>uDvi_U_conf_un9_wed, 
                D1=>uDvi_U_conf_N_261, DI1=>'X', DI0=>'X', A0=>SRst, 
                B0=>uDvi_U_conf_wed_fast, C0=>uDvi_U_conf_dat0110, D0=>'X', 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uDvi_U_conf_N_299_1, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_un9_wed, Q0=>open);
    uDvi_U_conf_SLICE_1095I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFA0", LUT1_INITVAL=>X"FFFE")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_form_hln_cnst_0_9, 
                B1=>uDvi_U_conf_un1_wed_4, C1=>uDvi_U_conf_un81_wed, 
                D1=>uDvi_U_conf_un129_wed, DI1=>'X', DI0=>'X', 
                A0=>uDvi_U_conf_wed_fast, B0=>'X', C0=>uDvi_U_conf_dat0110, 
                D0=>SRst, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uDvi_U_conf_form_hln_cnst_3_9, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_form_hln_cnst_0_9, Q0=>open);
    uDvi_U_conf_SLICE_1096I: SLOGICB
      generic map (LUT0_INITVAL=>X"0015", LUT1_INITVAL=>X"2000")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_dat011C, 
                B1=>uDvi_U_conf_dat011A, C1=>uDvi_U_conf_N_261, 
                D1=>uDvi_U_conf_wed_rep2, DI1=>'X', DI0=>'X', A0=>SRst, 
                B0=>uDvi_U_conf_wed_fast, C0=>uDvi_U_conf_dat0110, 
                D0=>uDvi_U_conf_N_180, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>uDvi_U_conf_un33_wed, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_N_261, Q0=>open);
    uDvi_U_conf_SLICE_1097I: SLOGICB
      generic map (LUT0_INITVAL=>X"0105", LUT1_INITVAL=>X"FEF0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>uDvi_U_conf_form_hss_cnst_i_a2_0_4, B1=>uDvi_U_conf_N_212, 
                C1=>uDvi_U_conf_N_245, D1=>uDvi_U_conf_N_243_1, DI1=>'X', 
                DI0=>'X', A0=>uDvi_U_conf_N_190, B0=>uDvi_U_conf_dat0110, 
                C0=>SRst, D0=>uDvi_U_conf_wed_fast, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uDvi_U_conf_N_166, Q1=>open, 
                OFX0=>open, F0=>uDvi_U_conf_N_243_1, Q0=>open);
    uDvi_U_conf_SLICE_1098I: SLOGICB
      generic map (LUT0_INITVAL=>X"FAFE", LUT1_INITVAL=>X"A0A0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_wed_fast, B1=>'X', 
                C1=>uDvi_U_conf_dat0110, D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>uDvi_U_conf_un45_wed, B0=>uDvi_U_conf_un6_wed, 
                C0=>uDvi_U_conf_un33_wed, D0=>SRst, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uDvi_U_conf_un6_wed, Q1=>open, 
                OFX0=>open, F0=>uDvi_U_conf_form_hln_cnst_6_1_4, Q0=>open);
    uDvi_U_conf_SLICE_1099I: SLOGICB
      generic map (LUT0_INITVAL=>X"00EF", LUT1_INITVAL=>X"0200")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_dat0126, 
                B1=>uDvi_U_conf_un32_wed, C1=>uDvi_U_conf_un50_wed_0, 
                D1=>uDvi_U_conf_wed, DI1=>'X', DI0=>'X', A0=>SRst, 
                B0=>uDvi_U_conf_un6_wed, C0=>uDvi_U_conf_N_180, 
                D0=>uDvi_U_conf_un57_wed, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>uDvi_U_conf_un57_wed, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_form_vln_15_3_1785_i_a3_0, Q0=>open);
    uDvi_U_conf_SLICE_1100I: SLOGICB
      generic map (LUT0_INITVAL=>X"ECA0", LUT1_INITVAL=>X"0F3F")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>uDvi_U_conf_dat0307, 
                C1=>uDvi_U_conf_wed, D1=>uDvi_U_conf_dat030A, DI1=>'X', 
                DI0=>'X', A0=>uDvi_U_conf_form_hss_cnst_i_a2_3_0_5, 
                B0=>uDvi_U_conf_wed_rep1, C0=>uDvi_U_conf_N_207, 
                D0=>uDvi_U_conf_dat022D, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>uDvi_U_conf_form_hss_cnst_i_a2_3_0_5, Q1=>open, 
                OFX0=>open, F0=>uDvi_U_conf_N_213, Q0=>open);
    uDvi_U_conf_SLICE_1101I: SLOGICB
      generic map (LUT0_INITVAL=>X"7000", LUT1_INITVAL=>X"0011")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_un75_wed, 
                B1=>uDvi_U_conf_un99_wed, C1=>'X', D1=>uDvi_U_conf_g0_0_0, 
                DI1=>'X', DI0=>'X', A0=>uDvi_U_conf_wed_fast, 
                B0=>uDvi_U_conf_dat0210, C0=>uDvi_U_conf_N_264, 
                D0=>uDvi_U_conf_un99_wed_1, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uDvi_U_conf_g0_10_1, Q1=>open, 
                OFX0=>open, F0=>uDvi_U_conf_un99_wed, Q0=>open);
    uDvi_U_conf_SLICE_1102I: SLOGICB
      generic map (LUT0_INITVAL=>X"0E0C", LUT1_INITVAL=>X"CC00")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>uDvi_U_conf_dat012D, 
                C1=>'X', D1=>uDvi_U_conf_wed, DI1=>'X', DI0=>'X', 
                A0=>uDvi_U_conf_dat0210, B0=>uDvi_U_conf_N_279, 
                C0=>uDvi_U_conf_un72_wed, D0=>uDvi_U_conf_wed_fast, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uDvi_U_conf_un72_wed, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_form_hss_cnst_i_a2_0_4, Q0=>open);
    uDvi_U_conf_SLICE_1103I: SLOGICB
      generic map (LUT0_INITVAL=>X"DD55", LUT1_INITVAL=>X"4000")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_un116_wed, 
                B1=>uDvi_U_conf_gen_m6_e_0_3, C1=>uDvi_U_conf_gen_m6_e_0_4, 
                D1=>uDvi_U_conf_gen_m6_e_0_5, DI1=>'X', DI0=>'X', 
                A0=>uDvi_U_conf_un116_wed_RNIDO5B5, B0=>uDvi_U_conf_wed_rep2, 
                C0=>'X', D0=>uDvi_U_conf_dat0010, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uDvi_U_conf_un116_wed_RNIDO5B5, 
                Q1=>open, OFX0=>open, F0=>uDvi_U_conf_dat0010_RNIRAR16, 
                Q0=>open);
    uDvi_U_conf_SLICE_1104I: SLOGICB
      generic map (LUT0_INITVAL=>X"CECC", LUT1_INITVAL=>X"FFFE")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_un57_wed, 
                B1=>uDvi_U_conf_un51_wed, C1=>uDvi_U_conf_dat011A_RNIBKPV1, 
                D1=>uDvi_U_conf_un81_wed, DI1=>'X', DI0=>'X', 
                A0=>uDvi_U_conf_dat0326, 
                B0=>uDvi_U_conf_form_hse_cnst_1_iv_1_5, 
                C0=>uDvi_U_conf_un152_wed, D0=>uDvi_U_conf_wed, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uDvi_U_conf_form_hse_cnst_1_iv_1_5, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_form_hse_cnst_1_iv_2_5, Q0=>open);
    uDvi_U_conf_SLICE_1105I: SLOGICB
      generic map (LUT0_INITVAL=>X"0001", LUT1_INITVAL=>X"0008")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_wed, 
                B1=>uDvi_U_conf_dat0125, C1=>uDvi_U_conf_un32_wed, 
                D1=>uDvi_U_conf_un44_wed_out, DI1=>'X', DI0=>'X', 
                A0=>uDvi_U_conf_un105_wed, B0=>uDvi_U_conf_un159_wed, 
                C0=>uDvi_U_conf_un1_wed_13, D0=>uDvi_U_conf_un51_wed, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uDvi_U_conf_un51_wed, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_N_1655_3, Q0=>open);
    uDvi_U_conf_SLICE_1106I: SLOGICB
      generic map (LUT0_INITVAL=>X"F303", LUT1_INITVAL=>X"BB00")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_N_181, 
                B1=>uDvi_U_conf_N_220, C1=>'X', D1=>uDvi_U_conf_N_264, 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>uDvi_U_conf_form_hss_cnst_11, 
                C0=>uDvi_U_conf_un116_wed_RNIDO5B5, 
                D0=>uForth_un1_cpu_data_o_m2_10, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uDvi_U_conf_form_hss_cnst_11, 
                Q1=>open, OFX0=>open, F0=>uDvi_U_conf_N_1224_i, Q0=>open);
    uDvi_U_conf_SLICE_1107I: SLOGICB
      generic map (LUT0_INITVAL=>X"0008", LUT1_INITVAL=>X"0033")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>uForth_un1_cpu_data_o_m2_28, C1=>'X', 
                D1=>uDvi_U_conf_g0_29_sx_0, DI1=>'X', DI0=>'X', 
                A0=>uForth_un1_cpu_data_o_m2_20, 
                B0=>uDvi_U_conf_un59_add_0_a2_0_a2_3_4, 
                C0=>uForth_un1_cpu_data_o_m2_21, 
                D0=>uForth_un1_cpu_data_o_m2_16, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uDvi_U_conf_un59_add_0_a2_0_a2_3_4, 
                Q1=>open, OFX0=>open, F0=>uDvi_U_conf_un63_add_0_a2_0_a2_0_1, 
                Q0=>open);
    uDvi_U_conf_SLICE_1108I: SLOGICB
      generic map (LUT0_INITVAL=>X"8000", LUT1_INITVAL=>X"00E2")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>MiscReg1_RNI4U7JK_21, 
                B1=>uForth_un1_cpu_data_o_sm0, C1=>uForth_uForthMem_RNI685N_0, 
                D1=>uForth_un1_cpu_data_o_m2_20, DI1=>'X', DI0=>'X', 
                A0=>un1_cpu_data_o_m1_RNIT3QUH_0_18, B0=>uDvi_U_conf_N_117, 
                C0=>uForth_un1_cpu_data_o_m2_24, 
                D0=>uForth_un1_cpu_data_o_m2_16, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uDvi_U_conf_N_117, Q1=>open, 
                OFX0=>open, F0=>uDvi_U_conf_un71_add_0_a2_0_a2_0_0, Q0=>open);
    uDvi_U_conf_SLICE_1109I: SLOGICB
      generic map (LUT0_INITVAL=>X"0002", LUT1_INITVAL=>X"0F00")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>uDvi_U_conf_g0_28_sx, D1=>uForth_un1_cpu_data_o_m2_24, 
                DI1=>'X', DI0=>'X', A0=>uDvi_U_conf_N_122, 
                B0=>uForth_un1_cpu_data_o_m2_25, 
                C0=>uForth_un1_cpu_data_o_m2_17, 
                D0=>uForth_un1_cpu_data_o_m2_19, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uDvi_U_conf_N_122, Q1=>open, 
                OFX0=>open, F0=>uDvi_U_conf_un33_add_0_a2_0_a2_0, Q0=>open);
    uDvi_U_conf_SLICE_1110I: SLOGICB
      generic map (LUT0_INITVAL=>X"BB11", LUT1_INITVAL=>X"0400")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_un171_wed, 
                B1=>uDvi_U_conf_form_hsz_cnst_i_a2_0_0_4, 
                C1=>uDvi_U_conf_N_1819, D1=>uDvi_U_conf_form_hsz_cnst_i_a2_1_9, 
                DI1=>'X', DI0=>'X', A0=>uDvi_U_conf_un116_wed_RNIDO5B5, 
                B0=>uDvi_U_conf_N_138, C0=>'X', D0=>uForth_un1_cpu_data_o_m2_9, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uDvi_U_conf_N_138, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_N_1025_i, Q0=>open);
    uDvi_U_conf_SLICE_1111I: SLOGICB
      generic map (LUT0_INITVAL=>X"AB01", LUT1_INITVAL=>X"FFFE")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>SRst, 
                B1=>uDvi_U_conf_un159_wed, C1=>uDvi_U_conf_form_hse_cnst_2_3, 
                D1=>uDvi_U_conf_un75_wed, DI1=>'X', DI0=>'X', 
                A0=>uDvi_U_conf_un116_wed_RNIDO5B5, 
                B0=>uDvi_U_conf_form_hse_cnst_5_3, 
                C0=>uDvi_U_conf_form_hse_cnst_4_3, D0=>un1_cpu_data_o_3, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uDvi_U_conf_form_hse_cnst_5_3, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_N_1308_i, Q0=>open);
    uDvi_U_conf_SLICE_1112I: SLOGICB
      generic map (LUT0_INITVAL=>X"F101", LUT1_INITVAL=>X"FFFE")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_N_34_6, 
                B1=>uDvi_U_conf_un105_wed, C1=>uDvi_U_conf_form_hln_cnst_1_4, 
                D1=>uDvi_U_conf_un87_wed, DI1=>'X', DI0=>'X', 
                A0=>uDvi_U_conf_N_293_6, B0=>uDvi_U_conf_form_hln_cnst_3_4, 
                C0=>uDvi_U_conf_un116_wed_RNIDO5B5, D0=>un1_cpu_data_o_4, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uDvi_U_conf_form_hln_cnst_3_4, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_N_1523_i, Q0=>open);
    SLICE_1113I: SLOGICB
      generic map (LUT0_INITVAL=>X"C840", LUT1_INITVAL=>X"C0D1")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_PeekDat_0_iv_0_2_1, 
                B1=>uForth_un1_cpu_data_o_m0s2, C1=>uForth_un1_cpu_data_o_m0_1, 
                D1=>uForth_PeekDat_0_iv_0_3_1, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu_m_write, B0=>uDvi_U_conf_un116_wed_RNIDO5B5, 
                C0=>uForth_un1_cpu_data_o_m1_1, D0=>uForth_cpu_data_o_1, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_un1_cpu_data_o_m1_1, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_N_902, Q0=>open);
    uDvi_U_conf_SLICE_1114I: SLOGICB
      generic map (LUT0_INITVAL=>X"DD11", LUT1_INITVAL=>X"5400")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_un116_wed, 
                B1=>uDvi_U_conf_dat030A, C1=>uDvi_U_conf_dat0307, 
                D1=>uDvi_U_conf_wed, DI1=>'X', DI0=>'X', 
                A0=>uDvi_U_conf_N_287_5, B0=>uDvi_U_conf_un116_wed_RNIDO5B5, 
                C0=>'X', D0=>uForth_un1_cpu_data_o_m2_10, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>uDvi_U_conf_N_287_5, 
                Q1=>open, OFX0=>open, F0=>uDvi_U_conf_N_1042, Q0=>open);
    SLICE_1115I: SLOGICB
      generic map (LUT0_INITVAL=>X"1000", LUT1_INITVAL=>X"0BFB")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>N_80, 
                B1=>uForth_un1_m2_0_a2_13_1, C1=>uForth_un1_cpu_data_o_sm0, 
                D1=>uForth_un1_cpu_data_o_m1_18, DI1=>'X', DI0=>'X', 
                A0=>un1_cpu_data_o_m1_RNIT3QUH_0_18, 
                B0=>uForth_un1_cpu_data_o_m2_20, 
                C0=>uForth_un1_cpu_data_o_m2_21, 
                D0=>uForth_un1_cpu_data_o_m2_24, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>un1_cpu_data_o_m1_RNIT3QUH_0_18, 
                Q1=>open, OFX0=>open, F0=>uDvi_U_conf_un35_add_0_a2_0_a2_0, 
                Q0=>open);
    uDvi_U_conf_SLICE_1116I: SLOGICB
      generic map (LUT0_INITVAL=>X"FC0C", LUT1_INITVAL=>X"ABAF")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_form_hss_cnst_2, 
                B1=>uDvi_U_conf_dat0326, C1=>uDvi_U_conf_un152_wed, 
                D1=>uDvi_U_conf_wed, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>uDvi_U_conf_form_hse_cnst_2, 
                C0=>uDvi_U_conf_un116_wed_RNIDO5B5, D0=>un1_cpu_data_o_2, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uDvi_U_conf_form_hse_cnst_2, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_N_1292, Q0=>open);
    uDvi_U_conf_SLICE_1117I: SLOGICB
      generic map (LUT0_INITVAL=>X"FE0E", LUT1_INITVAL=>X"FFDC")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_un134_wed, 
                B1=>uDvi_U_conf_un165_wed, C1=>uDvi_U_conf_un147_wed_0, 
                D1=>uDvi_U_conf_form_hln_cnst_1_iv_3_3, DI1=>'X', DI0=>'X', 
                A0=>uDvi_U_conf_N_293_6, 
                B0=>uDvi_U_conf_form_hln_cnst_1_iv_4_3, 
                C0=>uDvi_U_conf_un116_wed_RNIDO5B5, D0=>un1_cpu_data_o_3, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uDvi_U_conf_form_hln_cnst_1_iv_4_3, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_form_hlne_RNO_3, Q0=>open);
    uDvi_U_conf_SLICE_1118I: SLOGICB
      generic map (LUT0_INITVAL=>X"FE0E", LUT1_INITVAL=>X"0002")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_N_222, 
                B1=>uDvi_U_conf_N_190, C1=>uDvi_U_conf_N_180, 
                D1=>uDvi_U_conf_un8_wed, DI1=>'X', DI0=>'X', 
                A0=>uDvi_U_conf_N_258, B0=>uDvi_U_conf_N_259, 
                C0=>uDvi_U_conf_un116_wed_RNIDO5B5, 
                D0=>uForth_un1_cpu_data_o_m2_9, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uDvi_U_conf_N_258, Q1=>open, 
                OFX0=>open, F0=>uDvi_U_conf_form_hsse_RNO_9, Q0=>open);
    uDvi_U_conf_SLICE_1119I: SLOGICB
      generic map (LUT0_INITVAL=>X"FA50", LUT1_INITVAL=>X"FFFE")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_N_299_9, 
                B1=>uDvi_U_conf_N_297_5, C1=>uDvi_U_conf_N_287_5, 
                D1=>uDvi_U_conf_un81_wed, DI1=>'X', DI0=>'X', 
                A0=>uDvi_U_conf_un116_wed_RNIDO5B5, B0=>'X', 
                C0=>uDvi_U_conf_form_hse_cnst_11, 
                D0=>uForth_un1_cpu_data_o_m2_11, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uDvi_U_conf_form_hse_cnst_11, 
                Q1=>open, OFX0=>open, F0=>uDvi_U_conf_N_1439, Q0=>open);
    uDvi_U_conf_SLICE_1120I: SLOGICB
      generic map (LUT0_INITVAL=>X"0054", LUT1_INITVAL=>X"C8C8")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_dat0015, 
                B1=>uDvi_U_conf_wed_rep2, C1=>uDvi_U_conf_dat0016, D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>uDvi_U_conf_un207_wed, 
                B0=>uDvi_U_conf_un212_wed_0, C0=>uDvi_U_conf_un200_wed, 
                D0=>uDvi_U_conf_un201_wed_RNID099E, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uDvi_U_conf_un212_wed_0, Q1=>open, 
                OFX0=>open, F0=>uDvi_U_conf_un1_wed_29_i, Q0=>open);
    uDvi_U_conf_SLICE_1121I: SLOGICB
      generic map (LUT0_INITVAL=>X"00EA", LUT1_INITVAL=>X"FFEF")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_g1_0, 
                B1=>uDvi_U_conf_g1, C1=>uDvi_U_conf_un116_wed_RNIDO5B5, 
                D1=>uDvi_U_conf_g0_2_1, DI1=>'X', DI0=>'X', 
                A0=>uDvi_U_conf_un200_wed, B0=>uDvi_U_conf_dat0015, 
                C0=>uDvi_U_conf_wed, D0=>uDvi_U_conf_un201_wed_RNID099E, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uDvi_U_conf_un200_wed, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_un1_wed_30_i, Q0=>open);
    uDvi_U_conf_SLICE_1122I: SLOGICB
      generic map (LUT0_INITVAL=>X"000A", LUT1_INITVAL=>X"0300")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>uDvi_U_conf_un56_wed, 
                C1=>uDvi_U_conf_dat0129, D1=>uDvi_U_conf_un75_wed_0, DI1=>'X', 
                DI0=>'X', A0=>uDvi_U_conf_form_vse_cnst_i_a2_3_1, B0=>'X', 
                C0=>uDvi_U_conf_un129_wed, D0=>uDvi_U_conf_un75_wed, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uDvi_U_conf_un75_wed, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_N_100, Q0=>open);
    uDvi_U_conf_SLICE_1123I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFFE", LUT1_INITVAL=>X"FFFE")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_un171_wed, 
                B1=>uDvi_U_conf_un99_wed, C1=>uDvi_U_conf_g1_0_0, 
                D1=>uDvi_U_conf_g0_1_1, DI1=>'X', DI0=>'X', 
                A0=>uDvi_U_conf_un45_wed, B0=>uDvi_U_conf_un1_wed_20, 
                C0=>uDvi_U_conf_un33_wed, D0=>uDvi_U_conf_un69_wed, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uDvi_U_conf_un1_wed_20, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_form_vln_cnst_3_10, Q0=>open);
    uDvi_U_conf_SLICE_1124I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFFE", LUT1_INITVAL=>X"DCCC")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_un78_wed, 
                B1=>uDvi_U_conf_un93_wed, C1=>uDvi_U_conf_N_264, 
                D1=>uDvi_U_conf_un99_wed_1, DI1=>'X', DI0=>'X', 
                A0=>uDvi_U_conf_form_hse_cnst_1_iv_2_5, B0=>uDvi_U_conf_N_1819, 
                C0=>uDvi_U_conf_N_297_4, 
                D0=>uDvi_U_conf_form_hse_cnst_1_iv_3_5, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>uDvi_U_conf_N_297_4, 
                Q1=>open, OFX0=>open, F0=>uDvi_U_conf_form_hse_cnst_1_iv_5, 
                Q0=>open);
    uDvi_U_conf_SLICE_1125I: SLOGICB
      generic map (LUT0_INITVAL=>X"4000", LUT1_INITVAL=>X"0C0C")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>uDvi_U_conf_g0_3_1, 
                C1=>uDvi_U_conf_un152_wed, D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>uDvi_U_conf_un171_wed, B0=>uDvi_U_conf_N_88, 
                C0=>uDvi_U_conf_form_vse_cnst_2, 
                D0=>uDvi_U_conf_form_hsz_cnst_i_a2_0_0_4, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>uDvi_U_conf_un171_wed, 
                Q1=>open, OFX0=>open, F0=>uDvi_U_conf_N_136, Q0=>open);
    uDvi_U_conf_SLICE_1126I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFFE", LUT1_INITVAL=>X"FFFE")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_un87_wed, 
                B1=>uDvi_U_conf_un81_wed, C1=>uDvi_U_conf_N_293_5, 
                D1=>uDvi_U_conf_form_hse_cnst_2_6, DI1=>'X', DI0=>'X', 
                A0=>uDvi_U_conf_un57_wed, B0=>uDvi_U_conf_form_hse_cnst_4_6, 
                C0=>uDvi_U_conf_N_293_6, D0=>uDvi_U_conf_un75_wed, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uDvi_U_conf_form_hse_cnst_4_6, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_N_293, Q0=>open);
    uDvi_U_conf_SLICE_1127I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFEE", LUT1_INITVAL=>X"FFFE")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_un87_wed, 
                B1=>uDvi_U_conf_un159_wed, C1=>uDvi_U_conf_form_hse_cnst_3_7, 
                D1=>SRst, DI1=>'X', DI0=>'X', 
                A0=>uDvi_U_conf_form_hse_cnst_5_7, B0=>uDvi_U_conf_un75_wed, 
                C0=>'X', D0=>uDvi_U_conf_un57_wed, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uDvi_U_conf_form_hse_cnst_5_7, 
                Q1=>open, OFX0=>open, F0=>uDvi_U_conf_form_hse_cnst_7, 
                Q0=>open);
    uDvi_U_conf_SLICE_1128I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFFE", LUT1_INITVAL=>X"FCFC")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>uDvi_U_conf_un105_wed, C1=>uDvi_U_conf_un87_wed, D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>uDvi_U_conf_N_293_6, 
                B0=>uDvi_U_conf_form_hln_cnst_1_iv_2_5, C0=>uDvi_U_conf_N_1819, 
                D0=>uDvi_U_conf_N_34_3, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>uDvi_U_conf_N_34_3, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_form_hln_cnst_5, Q0=>open);
    uDvi_U_conf_SLICE_1129I: SLOGICB
      generic map (LUT0_INITVAL=>X"2300", LUT1_INITVAL=>X"F0E0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_un174_wed, 
                B1=>uDvi_U_conf_dat0012, C1=>uDvi_U_conf_un116_wed_RNIDO5B5, 
                D1=>uDvi_U_conf_dat0011, DI1=>'X', DI0=>'X', 
                A0=>uDvi_U_conf_un182_wed, B0=>uDvi_U_conf_dat0012_RNIEL807, 
                C0=>uDvi_U_conf_dat0013, D0=>uDvi_U_conf_un200_wed, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uDvi_U_conf_dat0012_RNIEL807, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_un1_wed_31_i, Q0=>open);
    uDvi_U_conf_SLICE_1130I: SLOGICB
      generic map (LUT0_INITVAL=>X"0444", LUT1_INITVAL=>X"0004")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_un207_wed, 
                B1=>uDvi_U_conf_g0_0, C1=>uDvi_U_conf_un213_wed, 
                D1=>uDvi_U_conf_un201_wed_RNID099E, DI1=>'X', DI0=>'X', 
                A0=>uDvi_U_conf_un200_wed, B0=>uDvi_U_conf_dat0016, 
                C0=>uDvi_U_conf_dat0015, D0=>uDvi_U_conf_wed, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>uDvi_U_conf_un1_wed_27_i, 
                Q1=>open, OFX0=>open, F0=>uDvi_U_conf_un213_wed, Q0=>open);
    uDvi_U_conf_SLICE_1131I: SLOGICB
      generic map (LUT0_INITVAL=>X"A0A0", LUT1_INITVAL=>X"0001")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_un159_wed, 
                B1=>uDvi_U_conf_un105_wed, C1=>uDvi_U_conf_un57_wed, 
                D1=>uDvi_U_conf_un51_wed, DI1=>'X', DI0=>'X', 
                A0=>uDvi_U_conf_form_vse_cnst_2, B0=>'X', 
                C0=>uDvi_U_conf_N_141, D0=>'X', M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uDvi_U_conf_form_vse_cnst_2, 
                Q1=>open, OFX0=>open, F0=>uDvi_U_conf_N_134_1, Q0=>open);
    uDvi_U_conf_SLICE_1132I: SLOGICB
      generic map (LUT0_INITVAL=>X"FDFC", LUT1_INITVAL=>X"0C00")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>uDvi_U_conf_dat031C, 
                C1=>uDvi_U_conf_dat0316, D1=>uDvi_U_conf_wed_rep2, DI1=>'X', 
                DI0=>'X', A0=>uDvi_U_conf_un134_wed, B0=>uDvi_U_conf_un165_wed, 
                C0=>uDvi_U_conf_N_293_6, D0=>uDvi_U_conf_un147_wed_0, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uDvi_U_conf_un147_wed_0, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_form_hln_cnst_2_2, Q0=>open);
    uDvi_U_conf_SLICE_1133I: SLOGICB
      generic map (LUT0_INITVAL=>X"FBFA", LUT1_INITVAL=>X"FEFF")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_g1_0_0, 
                B1=>uDvi_U_conf_un171_wed, C1=>uDvi_U_conf_un1_wed_13, 
                D1=>uDvi_U_conf_g0_10_1, DI1=>'X', DI0=>'X', 
                A0=>uDvi_U_conf_un165_wed, B0=>uDvi_U_conf_un134_wed, 
                C0=>uDvi_U_conf_un1_wed_13_1, D0=>uDvi_U_conf_un147_wed_0, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uDvi_U_conf_form_vln_cnst_1_iv_3_8, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_un1_wed_13, Q0=>open);
    uDvi_U_conf_SLICE_1134I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFFE", LUT1_INITVAL=>X"4400")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>SRst, 
                B1=>uDvi_U_conf_un117_wed_0, C1=>'X', 
                D1=>uDvi_U_conf_gen_N_13_mux_i_a0_7, DI1=>'X', DI0=>'X', 
                A0=>uDvi_U_conf_un99_wed, B0=>uDvi_U_conf_un117_wed, 
                C0=>uDvi_U_conf_un87_wed, 
                D0=>uDvi_U_conf_form_hln_cnst_1_iv_1_7, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>uDvi_U_conf_un117_wed, 
                Q1=>open, OFX0=>open, F0=>uDvi_U_conf_form_hln_cnst_1_iv_4_7, 
                Q0=>open);
    uDvi_U_conf_SLICE_1135I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFFE", LUT1_INITVAL=>X"1000")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_dat0129, 
                B1=>uDvi_U_conf_un56_wed, C1=>uDvi_U_conf_wed, 
                D1=>uDvi_U_conf_dat012B, DI1=>'X', DI0=>'X', 
                A0=>uDvi_U_conf_un69_wed, B0=>uDvi_U_conf_un159_wed, 
                C0=>uDvi_U_conf_form_hln_cnst_2_9, 
                D0=>uDvi_U_conf_form_hln_cnst_3_9, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uDvi_U_conf_un69_wed, Q1=>open, 
                OFX0=>open, F0=>uDvi_U_conf_form_hln_cnst_7_9, Q0=>open);
    uDvi_U_conf_SLICE_1136I: SLOGICB
      generic map (LUT0_INITVAL=>X"1100", LUT1_INITVAL=>X"000D")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_un153_wed_0, 
                B1=>uDvi_U_conf_un134_wed, C1=>uDvi_U_conf_un99_wed, 
                D1=>uDvi_U_conf_N_1865, DI1=>'X', DI0=>'X', 
                A0=>uDvi_U_conf_un165_wed, B0=>uDvi_U_conf_un111_wed, C0=>'X', 
                D0=>uDvi_U_conf_N_141, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>uDvi_U_conf_N_141, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_form_hsz_cnst_i_a2_1_6, Q0=>open);
    uDvi_U_conf_SLICE_1137I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFFE", LUT1_INITVAL=>X"2000")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_wed_rep2, 
                B1=>uDvi_U_conf_un78_wed, C1=>uDvi_U_conf_dat0216, 
                D1=>uDvi_U_conf_N_264, DI1=>'X', DI0=>'X', 
                A0=>uDvi_U_conf_un105_wed, B0=>uDvi_U_conf_un141_wed, 
                C0=>uDvi_U_conf_N_1820, D0=>uDvi_U_conf_un87_wed, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uDvi_U_conf_un87_wed, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_form_hln_cnst_1_iv_2_10, Q0=>open);
    uDvi_U_conf_SLICE_1138I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFFE", LUT1_INITVAL=>X"FFFE")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_un117_wed, 
                B1=>uDvi_U_conf_un81_wed, C1=>uDvi_U_conf_un87_wed, 
                D1=>uDvi_U_conf_un99_wed, DI1=>'X', DI0=>'X', 
                A0=>uDvi_U_conf_N_287_5, B0=>uDvi_U_conf_un141_wed, 
                C0=>uDvi_U_conf_form_hln_cnst_1_iv_1_6, 
                D0=>uDvi_U_conf_form_hln_cnst_1_iv_3_6, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uDvi_U_conf_form_hln_cnst_1_iv_3_6, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_form_hln_cnst_1_iv_4_6, Q0=>open);
    uDvi_U_conf_SLICE_1139I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFFE", LUT1_INITVAL=>X"0C00")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>uDvi_U_conf_dat0326, 
                C1=>uDvi_U_conf_un152_wed, D1=>uDvi_U_conf_wed, DI1=>'X', 
                DI0=>'X', A0=>uDvi_U_conf_un99_wed, B0=>uDvi_U_conf_un117_wed, 
                C0=>uDvi_U_conf_form_hln_cnst_1_iv_1_0, 
                D0=>uDvi_U_conf_un159_wed, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uDvi_U_conf_un159_wed, Q1=>open, 
                OFX0=>open, F0=>uDvi_U_conf_form_hln_cnst_1_iv_2_0, Q0=>open);
    uDvi_U_conf_SLICE_1140I: SLOGICB
      generic map (LUT0_INITVAL=>X"0002", LUT1_INITVAL=>X"0020")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_dat0116, 
                B1=>uDvi_U_conf_un6_wed, C1=>uDvi_U_conf_wed, D1=>SRst, 
                DI1=>'X', DI0=>'X', A0=>uDvi_U_conf_N_1800, 
                B0=>uDvi_U_conf_un123_wed, C0=>uDvi_U_conf_un1_wed_9, 
                D0=>uDvi_U_conf_un15_wed, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>uDvi_U_conf_un15_wed, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_form_vln_15_7_1706_a3_1, Q0=>open);
    uDvi_U_conf_SLICE_1141I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFFE", LUT1_INITVAL=>X"0080")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>uDvi_U_conf_form_hss_cnst_0_a2_2_0_0, 
                B1=>uDvi_U_conf_N_261, C1=>uDvi_U_conf_un78_wed, 
                D1=>uDvi_U_conf_N_186, DI1=>'X', DI0=>'X', 
                A0=>uDvi_U_conf_un1_wed_4, B0=>uDvi_U_conf_un81_wed, 
                C0=>uDvi_U_conf_N_293_5, D0=>uDvi_U_conf_un87_wed, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uDvi_U_conf_un81_wed, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_form_hln_cnst_1_iv_2_1, Q0=>open);
    uDvi_U_conf_SLICE_1142I: SLOGICB
      generic map (LUT0_INITVAL=>X"0004", LUT1_INITVAL=>X"FEEE")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_un9_wed, 
                B1=>uDvi_U_conf_un135_wed, C1=>uDvi_U_conf_un78_wed, 
                D1=>uDvi_U_conf_N_264, DI1=>'X', DI0=>'X', A0=>SRst, 
                B0=>uDvi_U_conf_form_vln_15_6_1725_i_a3_2, 
                C0=>uDvi_U_conf_un123_wed, D0=>uDvi_U_conf_un1_wed_3, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uDvi_U_conf_un1_wed_3, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_form_vln_15_6_1725_i_a3_3, Q0=>open);
    uDvi_U_conf_SLICE_1143I: SLOGICB
      generic map (LUT0_INITVAL=>X"DCCC", LUT1_INITVAL=>X"00EF")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_g2_4, 
                B1=>uDvi_U_conf_g2_3, C1=>uDvi_U_conf_un116_wed_RNIDO5B5, 
                D1=>uDvi_U_conf_un1_wed_27_0, DI1=>'X', DI0=>'X', 
                A0=>uDvi_U_conf_un200_wed, B0=>uDvi_U_conf_dat0012_RNIEL807, 
                C0=>uDvi_U_conf_dat0017, D0=>uDvi_U_conf_wed, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>uDvi_U_conf_g0_0, Q1=>open, 
                OFX0=>open, F0=>uDvi_U_conf_un1_wed_27_0, Q0=>open);
    uDvi_U_conf_SLICE_1144I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFFE", LUT1_INITVAL=>X"FFCC")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>uDvi_U_conf_un135_wed, C1=>'X', 
                D1=>uDvi_U_conf_un1_wed_4_1, DI1=>'X', DI0=>'X', 
                A0=>uDvi_U_conf_un1_wed_4, B0=>uDvi_U_conf_un117_wed, 
                C0=>uDvi_U_conf_un159_wed, D0=>uDvi_U_conf_un99_wed, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uDvi_U_conf_un1_wed_4, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_form_hln_cnst_5_11, Q0=>open);
    uDvi_U_conf_SLICE_1145I: SLOGICB
      generic map (LUT0_INITVAL=>X"0001", LUT1_INITVAL=>X"4000")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>SRst, B1=>uDvi_U_conf_wed, 
                C1=>uDvi_U_conf_dat0226, D1=>uDvi_U_conf_gen_N_13_mux_i_a0_7, 
                DI1=>'X', DI0=>'X', A0=>uDvi_U_conf_un51_wed, 
                B0=>uDvi_U_conf_un123_wed, C0=>uDvi_U_conf_un159_wed, 
                D0=>uDvi_U_conf_un105_wed, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uDvi_U_conf_un105_wed, Q1=>open, 
                OFX0=>open, F0=>uDvi_U_conf_N_1698_1, Q0=>open);
    uDvi_U_conf_SLICE_1146I: SLOGICB
      generic map (LUT0_INITVAL=>X"BBBA", LUT1_INITVAL=>X"FFEE")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_un117_wed, 
                B1=>uDvi_U_conf_N_237, C1=>'X', D1=>uDvi_U_conf_un129_wed, 
                DI1=>'X', DI0=>'X', A0=>uDvi_U_conf_form_hse_cnst_1_iv_1_1, 
                B0=>uDvi_U_conf_un134_wed, C0=>uDvi_U_conf_un153_wed_0, 
                D0=>uDvi_U_conf_un147_wed_0, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uDvi_U_conf_form_hse_cnst_1_iv_1_1, 
                Q1=>open, OFX0=>open, F0=>uDvi_U_conf_form_hse_cnst_1, 
                Q0=>open);
    uDvi_U_conf_SLICE_1147I: SLOGICB
      generic map (LUT0_INITVAL=>X"0001", LUT1_INITVAL=>X"0200")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_wed_rep2, 
                B1=>uDvi_U_conf_dat0120, C1=>uDvi_U_conf_un32_wed, 
                D1=>uDvi_U_conf_dat0123, DI1=>'X', DI0=>'X', 
                A0=>uDvi_U_conf_un141_wed, B0=>uDvi_U_conf_N_287_5, 
                C0=>uDvi_U_conf_un87_wed, D0=>uDvi_U_conf_un45_wed, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uDvi_U_conf_un45_wed, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_form_vln_15_4_1765_i_a3_1, Q0=>open);
    uDvi_U_conf_SLICE_1148I: SLOGICB
      generic map (LUT0_INITVAL=>X"5040", LUT1_INITVAL=>X"CC88")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_dat032B, 
                B1=>uDvi_U_conf_wed_rep2, C1=>'X', D1=>uDvi_U_conf_dat0326, 
                DI1=>'X', DI0=>'X', A0=>uDvi_U_conf_un99_wed, 
                B0=>uDvi_U_conf_N_203, C0=>uDvi_U_conf_form_vse_cnst_i_a2_1_1, 
                D0=>uDvi_U_conf_un152_wed, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uDvi_U_conf_N_203, Q1=>open, 
                OFX0=>open, F0=>uDvi_U_conf_form_vse_cnst_i_a2_3_1, Q0=>open);
    uDvi_U_conf_SLICE_1149I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFFE", LUT1_INITVAL=>X"FFF0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>uDvi_U_conf_un51_wed, D1=>uDvi_U_conf_un45_wed, DI1=>'X', 
                DI0=>'X', A0=>uDvi_U_conf_un87_wed, 
                B0=>uDvi_U_conf_form_hse_cnst_1_8, C0=>uDvi_U_conf_N_297_2, 
                D0=>uDvi_U_conf_un57_wed, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>uDvi_U_conf_N_297_2, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_form_hse_cnst_4_8, Q0=>open);
    uDvi_U_conf_SLICE_1150I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFEE", LUT1_INITVAL=>X"F4F4")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_un134_wed, 
                B1=>uDvi_U_conf_un147_wed_0, C1=>uDvi_U_conf_un129_wed, 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uDvi_U_conf_un93_wed, 
                B0=>uDvi_U_conf_N_297_6, C0=>'X', D0=>uDvi_U_conf_un99_wed, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uDvi_U_conf_N_297_6, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_form_hse_cnst_5_8, Q0=>open);
    uDvi_U_conf_SLICE_1151I: SLOGICB
      generic map (LUT0_INITVAL=>X"FEFA", LUT1_INITVAL=>X"CCC8")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_dat0216, 
                B1=>uDvi_U_conf_wed_rep2, C1=>uDvi_U_conf_dat021C, 
                D1=>uDvi_U_conf_dat0210, DI1=>'X', DI0=>'X', 
                A0=>uDvi_U_conf_form_hse_cnst_1_iv_3_0, B0=>uDvi_U_conf_N_223, 
                C0=>uDvi_U_conf_form_hse_cnst_1_iv_1_0, D0=>uDvi_U_conf_N_264, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uDvi_U_conf_N_223, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_form_hse_cnst_1_iv_4_0, Q0=>open);
    uDvi_U_conf_SLICE_1152I: SLOGICB
      generic map (LUT0_INITVAL=>X"EFEE", LUT1_INITVAL=>X"00C0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>uDvi_U_conf_wed_rep2, 
                C1=>uDvi_U_conf_dat012D, D1=>uDvi_U_conf_dat012B, DI1=>'X', 
                DI0=>'X', A0=>uDvi_U_conf_N_287_5, B0=>uDvi_U_conf_un141_wed, 
                C0=>uDvi_U_conf_un62_wed, D0=>uDvi_U_conf_un75_wed_0, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uDvi_U_conf_un75_wed_0, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_form_hln_cnst_1_iv_3_7, Q0=>open);
    uDvi_U_conf_SLICE_1153I: SLOGICB
      generic map (LUT0_INITVAL=>X"0010", LUT1_INITVAL=>X"2303")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_wed_fast, 
                B1=>SRst, C1=>uDvi_U_conf_un21_wed_0, D1=>uDvi_U_conf_dat0110, 
                DI1=>'X', DI0=>'X', A0=>uDvi_U_conf_un1_wed_3, 
                B0=>uDvi_U_conf_un45_wed, 
                C0=>uDvi_U_conf_form_vln_15_5_1746_a3_0, 
                D0=>uDvi_U_conf_un123_wed, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uDvi_U_conf_form_vln_15_5_1746_a3_0, 
                Q1=>open, OFX0=>open, F0=>uDvi_U_conf_form_vln_15_8_1686_a3_2, 
                Q0=>open);
    uDvi_U_conf_SLICE_1154I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFFE", LUT1_INITVAL=>X"FFFA")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_un33_wed, B1=>'X', 
                C1=>uDvi_U_conf_N_245, D1=>uDvi_U_conf_N_241, DI1=>'X', 
                DI0=>'X', A0=>uDvi_U_conf_form_hln_cnst_1_iv_0_8, 
                B0=>uDvi_U_conf_un141_wed, C0=>uDvi_U_conf_un129_wed, 
                D0=>uDvi_U_conf_un159_wed, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uDvi_U_conf_form_hln_cnst_1_iv_0_8, 
                Q1=>open, OFX0=>open, F0=>uDvi_U_conf_form_hln_cnst_1_iv_2_8, 
                Q0=>open);
    uDvi_U_conf_SLICE_1155I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFEE", LUT1_INITVAL=>X"FFFE")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_N_241, 
                B1=>uDvi_U_conf_form_hse_cnst_1_iv_1_4, 
                C1=>uDvi_U_conf_un129_wed, D1=>uDvi_U_conf_un45_wed, DI1=>'X', 
                DI0=>'X', A0=>uDvi_U_conf_un81_wed, B0=>uDvi_U_conf_un141_wed, 
                C0=>'X', D0=>uDvi_U_conf_form_hse_cnst_1_iv_4_4, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uDvi_U_conf_form_hse_cnst_1_iv_4_4, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_form_hse_cnst_1_iv_6_4, Q0=>open);
    uDvi_U_conf_SLICE_1156I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFFE", LUT1_INITVAL=>X"0A08")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_wed_rep2, 
                B1=>uDvi_U_conf_dat0120, C1=>uDvi_U_conf_un32_wed, 
                D1=>uDvi_U_conf_dat0123, DI1=>'X', DI0=>'X', 
                A0=>uDvi_U_conf_un105_wed, B0=>uDvi_U_conf_un141_wed, 
                C0=>uDvi_U_conf_N_1865, D0=>uDvi_U_conf_form_hln_cnst_1_iv_1_3, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uDvi_U_conf_N_1865, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_form_hln_cnst_1_iv_3_3, Q0=>open);
    uDvi_U_conf_SLICE_1157I: SLOGICB
      generic map (LUT0_INITVAL=>X"0022", LUT1_INITVAL=>X"FFFA")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_N_203, B1=>'X', 
                C1=>uDvi_U_conf_un152_wed, D1=>uDvi_U_conf_dat032D, DI1=>'X', 
                DI0=>'X', A0=>uDvi_U_conf_N_1800, B0=>uDvi_U_conf_un141_wed, 
                C0=>'X', D0=>uDvi_U_conf_un87_wed, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uDvi_U_conf_N_1800, Q1=>open, 
                OFX0=>open, F0=>uDvi_U_conf_form_vln_15_6_1725_i_a3_2, 
                Q0=>open);
    uDvi_U_conf_SLICE_1158I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFEE", LUT1_INITVAL=>X"0100")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_un69_wed, 
                B1=>uDvi_U_conf_un129_wed, C1=>uDvi_U_conf_un1_wed_9, 
                D1=>uDvi_U_conf_form_vln_15_10_1641_a3_1, DI1=>'X', DI0=>'X', 
                A0=>uDvi_U_conf_un51_wed, B0=>uDvi_U_conf_un159_wed, C0=>'X', 
                D0=>uDvi_U_conf_un105_wed, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uDvi_U_conf_form_vln_15_10_1641_1, 
                Q1=>open, OFX0=>open, F0=>uDvi_U_conf_un1_wed_9, Q0=>open);
    uDvi_U_conf_SLICE_1159I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFFE", LUT1_INITVAL=>X"FFFE")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_un33_wed, 
                B1=>uDvi_U_conf_N_245, C1=>SRst, D1=>uDvi_U_conf_N_299_1, 
                DI1=>'X', DI0=>'X', A0=>uDvi_U_conf_un81_wed, 
                B0=>uDvi_U_conf_form_hse_cnst_2_9, C0=>uDvi_U_conf_N_297_5, 
                D0=>uDvi_U_conf_N_287_5, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>uDvi_U_conf_form_hse_cnst_2_9, Q1=>open, 
                OFX0=>open, F0=>uDvi_U_conf_form_hse_cnst_4_9, Q0=>open);
    uDvi_U_conf_SLICE_1160I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFDC", LUT1_INITVAL=>X"FFFE")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_N_241, 
                B1=>uDvi_U_conf_N_297_5, C1=>uDvi_U_conf_un33_wed, 
                D1=>uDvi_U_conf_un9_wed, DI1=>'X', DI0=>'X', 
                A0=>uDvi_U_conf_un134_wed, B0=>uDvi_U_conf_form_hse_cnst_1_7, 
                C0=>uDvi_U_conf_un147_wed_0, D0=>uDvi_U_conf_un51_wed, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uDvi_U_conf_form_hse_cnst_1_7, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_form_hse_cnst_3_7, Q0=>open);
    uDvi_U_conf_SLICE_1161I: SLOGICB
      generic map (LUT0_INITVAL=>X"4F0F", LUT1_INITVAL=>X"8888")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_wed_rep2, 
                B1=>uDvi_U_conf_dat0010, C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>uDvi_U_conf_un174_wed, B0=>uDvi_U_conf_dat0011, 
                C0=>uDvi_U_conf_un116_wed_RNIDO5B5, D0=>uDvi_U_conf_wed, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uDvi_U_conf_un174_wed, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_un1_wed_34_i, Q0=>open);
    uDvi_U_conf_SLICE_1162I: SLOGICB
      generic map (LUT0_INITVAL=>X"FEEE", LUT1_INITVAL=>X"C0C0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>uDvi_U_conf_wed_fast, 
                C1=>uDvi_U_conf_dat0210, D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>uDvi_U_conf_un129_wed, B0=>uDvi_U_conf_un123_wed, 
                C0=>uDvi_U_conf_N_264, D0=>uDvi_U_conf_un78_wed, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uDvi_U_conf_un78_wed, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_form_hln_cnst_1_iv_1_3, Q0=>open);
    uDvi_U_conf_SLICE_1163I: SLOGICB
      generic map (LUT0_INITVAL=>X"FF20", LUT1_INITVAL=>X"FFFE")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_N_231, 
                B1=>uDvi_U_conf_N_180, C1=>uDvi_U_conf_un6_wed, D1=>SRst, 
                DI1=>'X', DI0=>'X', A0=>uDvi_U_conf_dat0120, 
                B0=>uDvi_U_conf_un32_wed, C0=>uDvi_U_conf_wed, 
                D0=>uDvi_U_conf_form_hse_cnst_0_8, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uDvi_U_conf_un32_wed, Q1=>open, 
                OFX0=>open, F0=>uDvi_U_conf_form_hse_cnst_1_8, Q0=>open);
    uDvi_U_conf_SLICE_1164I: SLOGICB
      generic map (LUT0_INITVAL=>X"FAF8", LUT1_INITVAL=>X"0C00")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>uDvi_U_conf_wed, 
                C1=>uDvi_U_conf_dat011C, D1=>uDvi_U_conf_dat0120, DI1=>'X', 
                DI0=>'X', A0=>uDvi_U_conf_N_261, 
                B0=>uDvi_U_conf_form_hss_cnst_i_a2_2_0_3, 
                C0=>uDvi_U_conf_N_241, 
                D0=>uDvi_U_conf_form_hss_cnst_i_a2_0_0_3, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uDvi_U_conf_form_hss_cnst_i_a2_2_0_3, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_form_hss_cnst_i_0_0_3, Q0=>open);
    uDvi_U_conf_SLICE_1165I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFF4", LUT1_INITVAL=>X"EEEE")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_un56_wed, 
                B1=>uDvi_U_conf_dat0129, C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>uDvi_U_conf_un62_wed, B0=>uDvi_U_conf_un75_wed_0, 
                C0=>uDvi_U_conf_un99_wed, D0=>uDvi_U_conf_un117_wed, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uDvi_U_conf_un62_wed, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_form_hln_cnst_6_9, Q0=>open);
    uDvi_U_conf_SLICE_1166I: SLOGICB
      generic map (LUT0_INITVAL=>X"FEFE", LUT1_INITVAL=>X"5450")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_un8_wed, 
                B1=>uDvi_U_conf_dat011A, C1=>uDvi_U_conf_N_180, 
                D1=>uDvi_U_conf_wed, DI1=>'X', DI0=>'X', 
                A0=>uDvi_U_conf_un105_wed, B0=>uDvi_U_conf_un57_wed, 
                C0=>uDvi_U_conf_dat011A_RNIBKPV1, D0=>'X', M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uDvi_U_conf_dat011A_RNIBKPV1, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_form_hln_cnst_1_iv_1_6, Q0=>open);
    uDvi_U_conf_SLICE_1167I: SLOGICB
      generic map (LUT0_INITVAL=>X"EE00", LUT1_INITVAL=>X"FF0C")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>uDvi_U_conf_dat022B, 
                C1=>uDvi_U_conf_N_206, 
                D1=>uDvi_U_conf_form_hss_cnst_0_a2_0_1_0, DI1=>'X', DI0=>'X', 
                A0=>uDvi_U_conf_form_hss_cnst_0_0_tz_0, B0=>uDvi_U_conf_N_223, 
                C0=>'X', D0=>uDvi_U_conf_N_264, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uDvi_U_conf_form_hss_cnst_0_0_tz_0, 
                Q1=>open, OFX0=>open, F0=>uDvi_U_conf_form_hss_cnst_0, 
                Q0=>open);
    uDvi_U_conf_SLICE_1168I: SLOGICB
      generic map (LUT0_INITVAL=>X"3200", LUT1_INITVAL=>X"0A00")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_dat022B, B1=>'X', 
                C1=>uDvi_U_conf_dat0226, D1=>uDvi_U_conf_wed_rep2, DI1=>'X', 
                DI0=>'X', A0=>uDvi_U_conf_un111_wed_0, B0=>SRst, 
                C0=>uDvi_U_conf_un117_wed_0, 
                D0=>uDvi_U_conf_gen_N_13_mux_i_a0_7, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>uDvi_U_conf_un111_wed_0, 
                Q1=>open, OFX0=>open, F0=>uDvi_U_conf_N_297_5, Q0=>open);
    uDvi_U_conf_SLICE_1169I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFFC", LUT1_INITVAL=>X"3000")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>uDvi_U_conf_N_223, 
                C1=>uDvi_U_conf_N_206, D1=>uDvi_U_conf_N_264, DI1=>'X', 
                DI0=>'X', A0=>'X', B0=>uDvi_U_conf_N_237, 
                C0=>uDvi_U_conf_un87_wed, D0=>uDvi_U_conf_un93_wed, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>uDvi_U_conf_N_237, 
                Q1=>open, OFX0=>open, F0=>uDvi_U_conf_N_299_9, Q0=>open);
    uDvi_U_conf_SLICE_1170I: SLOGICB
      generic map (LUT0_INITVAL=>X"0002", LUT1_INITVAL=>X"0504")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_un78_wed, 
                B1=>uDvi_U_conf_N_191, C1=>uDvi_U_conf_N_185, 
                D1=>uDvi_U_conf_N_276, DI1=>'X', DI0=>'X', 
                A0=>uDvi_U_conf_form_hss_cnst_i_a2_1_3, 
                B0=>uDvi_U_conf_un8_wed, C0=>uDvi_U_conf_N_180, 
                D0=>uDvi_U_conf_N_186, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>uDvi_U_conf_form_hss_cnst_i_a2_1_3, Q1=>open, 
                OFX0=>open, F0=>uDvi_U_conf_N_239, Q0=>open);
    uDvi_U_conf_SLICE_1171I: SLOGICB
      generic map (LUT0_INITVAL=>X"C800", LUT1_INITVAL=>X"0A2A")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_gen_m6_e_0_3, 
                B1=>uDvi_U_conf_dat0307, C1=>uDvi_U_conf_wed, 
                D1=>uDvi_U_conf_dat0326, DI1=>'X', DI0=>'X', 
                A0=>uDvi_U_conf_N_277, B0=>uDvi_U_conf_form_hss_cnst_0_a2_0_1, 
                C0=>uDvi_U_conf_N_198, D0=>uDvi_U_conf_N_264, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>uDvi_U_conf_N_277, 
                Q1=>open, OFX0=>open, F0=>uDvi_U_conf_N_236, Q0=>open);
    uDvi_U_conf_SLICE_1172I: SLOGICB
      generic map (LUT0_INITVAL=>X"8800", LUT1_INITVAL=>X"0013")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_dat0125, 
                B1=>uDvi_U_conf_un6_wed, C1=>uDvi_U_conf_wed, D1=>SRst, 
                DI1=>'X', DI0=>'X', A0=>uDvi_U_conf_N_280, 
                B0=>uDvi_U_conf_form_hss_cnst_i_a2_1_1_5, C0=>'X', 
                D0=>uDvi_U_conf_N_213, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>uDvi_U_conf_N_280, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_N_248, Q0=>open);
    uDvi_U_conf_SLICE_1173I: SLOGICB
      generic map (LUT0_INITVAL=>X"FEFF", LUT1_INITVAL=>X"CC00")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>uDvi_U_conf_wed_rep1, 
                C1=>'X', D1=>uDvi_U_conf_dat022D, DI1=>'X', DI0=>'X', 
                A0=>uDvi_U_conf_un114_wed, B0=>uDvi_U_conf_un110_wed_0, 
                C0=>SRst, D0=>uDvi_U_conf_gen_N_13_mux_i_a0_7, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uDvi_U_conf_un114_wed, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_un116_wed, Q0=>open);
    uDvi_U_conf_SLICE_1174I: SLOGICB
      generic map (LUT0_INITVAL=>X"00EC", LUT1_INITVAL=>X"A8A8")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_wed_rep1, 
                B1=>uDvi_U_conf_dat011A, C1=>uDvi_U_conf_dat011C, D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>uDvi_U_conf_form_hss_cnst_i_a2_0_0_7, 
                B0=>uDvi_U_conf_N_231, C0=>uDvi_U_conf_N_226, 
                D0=>uDvi_U_conf_N_180, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>uDvi_U_conf_N_231, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_form_hss_cnst_i_0_7, Q0=>open);
    uDvi_U_conf_SLICE_1175I: SLOGICB
      generic map (LUT0_INITVAL=>X"AE0C", LUT1_INITVAL=>X"FEFC")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_dat0120, 
                B1=>uDvi_U_conf_N_180, C1=>uDvi_U_conf_N_188, 
                D1=>uDvi_U_conf_wed, DI1=>'X', DI0=>'X', A0=>uDvi_U_conf_N_280, 
                B0=>uDvi_U_conf_N_229, C0=>uDvi_U_conf_un8_wed, 
                D0=>uDvi_U_conf_form_hss_cnst_i_1_tz_5, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>uDvi_U_conf_N_229, 
                Q1=>open, OFX0=>open, F0=>uDvi_U_conf_form_hss_cnst_i_0_5, 
                Q0=>open);
    uDvi_U_conf_SLICE_1176I: SLOGICB
      generic map (LUT0_INITVAL=>X"0040", LUT1_INITVAL=>X"CDDD")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_N_184, 
                B1=>uDvi_U_conf_N_191, C1=>uDvi_U_conf_dat0226, 
                D1=>uDvi_U_conf_wed, DI1=>'X', DI0=>'X', A0=>uDvi_U_conf_N_190, 
                B0=>uDvi_U_conf_N_261, C0=>uDvi_U_conf_N_220, 
                D0=>uDvi_U_conf_N_181, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>uDvi_U_conf_N_220, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_N_259, Q0=>open);
    uDvi_U_conf_SLICE_1177I: SLOGICB
      generic map (LUT0_INITVAL=>X"1000", LUT1_INITVAL=>X"AAA0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_wed_rep2, B1=>'X', 
                C1=>uDvi_U_conf_dat0220, D1=>uDvi_U_conf_dat021C, DI1=>'X', 
                DI0=>'X', A0=>uDvi_U_conf_N_181, B0=>uDvi_U_conf_N_191, 
                C0=>uDvi_U_conf_N_218, D0=>uDvi_U_conf_N_264, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>uDvi_U_conf_N_191, 
                Q1=>open, OFX0=>open, F0=>uDvi_U_conf_form_hss_cnst_2, 
                Q0=>open);
    uDvi_U_conf_SLICE_1178I: SLOGICB
      generic map (LUT0_INITVAL=>X"0040", LUT1_INITVAL=>X"0007")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_dat0126, 
                B1=>uDvi_U_conf_wed_rep1, C1=>uDvi_U_conf_N_180, 
                D1=>uDvi_U_conf_un78_wed, DI1=>'X', DI0=>'X', 
                A0=>uDvi_U_conf_N_190, B0=>uDvi_U_conf_gen_N_13_mux_i_a0_4, 
                C0=>uDvi_U_conf_gen_N_13_mux_i_a0_3, D0=>uDvi_U_conf_N_186, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uDvi_U_conf_gen_N_13_mux_i_a0_4, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_gen_N_13_mux_i_a0_7, Q0=>open);
    uDvi_U_conf_SLICE_1179I: SLOGICB
      generic map (LUT0_INITVAL=>X"5100", LUT1_INITVAL=>X"AAA8")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_wed, 
                B1=>uDvi_U_conf_dat0310, C1=>uDvi_U_conf_dat0307, 
                D1=>uDvi_U_conf_dat030A, DI1=>'X', DI0=>'X', 
                A0=>uDvi_U_conf_un114_wed, B0=>uDvi_U_conf_N_199, 
                C0=>uDvi_U_conf_form_hss_cnst_0_o3_1_0_8, 
                D0=>uDvi_U_conf_N_251_3, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>uDvi_U_conf_form_hss_cnst_0_o3_1_0_8, Q1=>open, 
                OFX0=>open, F0=>uDvi_U_conf_form_hss_cnst_0_a2_1_8, Q0=>open);
    uDvi_U_conf_SLICE_1180I: SLOGICB
      generic map (LUT0_INITVAL=>X"CCEE", LUT1_INITVAL=>X"FCF8")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_dat0310, 
                B1=>uDvi_U_conf_wed_rep2, C1=>uDvi_U_conf_N_177, 
                D1=>uDvi_U_conf_dat030A, DI1=>'X', DI0=>'X', 
                A0=>uDvi_U_conf_N_203, B0=>uDvi_U_conf_N_197, C0=>'X', 
                D0=>uDvi_U_conf_N_199, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>uDvi_U_conf_N_197, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_N_209, Q0=>open);
    uDvi_U_conf_SLICE_1181I: SLOGICB
      generic map (LUT0_INITVAL=>X"FEEE", LUT1_INITVAL=>X"CCC8")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_dat0307, 
                B1=>uDvi_U_conf_wed_rep2, C1=>uDvi_U_conf_dat022B, 
                D1=>uDvi_U_conf_dat022D, DI1=>'X', DI0=>'X', 
                A0=>uDvi_U_conf_N_184, B0=>uDvi_U_conf_N_201, 
                C0=>uDvi_U_conf_dat0226, D0=>uDvi_U_conf_wed, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>uDvi_U_conf_N_184, 
                Q1=>open, OFX0=>open, F0=>uDvi_U_conf_N_218, Q0=>open);
    uDvi_U_conf_SLICE_1182I: SLOGICB
      generic map (LUT0_INITVAL=>X"F0E0", LUT1_INITVAL=>X"EEEF")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_N_180, 
                B1=>uDvi_U_conf_N_190, C1=>uDvi_U_conf_N_212, 
                D1=>uDvi_U_conf_form_hss_cnst_0_tz_1_0_6, DI1=>'X', DI0=>'X', 
                A0=>uDvi_U_conf_dat012B, B0=>uDvi_U_conf_dat0126, 
                C0=>uDvi_U_conf_wed, D0=>uDvi_U_conf_dat0129, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uDvi_U_conf_form_hss_cnst_tz_6, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_N_212, Q0=>open);
    uDvi_U_conf_SLICE_1183I: SLOGICB
      generic map (LUT0_INITVAL=>X"04CC", LUT1_INITVAL=>X"333F")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>uDvi_U_conf_wed_rep1, 
                C1=>uDvi_U_conf_dat0326, D1=>uDvi_U_conf_dat030A, DI1=>'X', 
                DI0=>'X', A0=>uDvi_U_conf_dat031C, 
                B0=>uDvi_U_conf_gen_m6_e_0_2, C0=>uDvi_U_conf_dat0320, 
                D0=>uDvi_U_conf_wed_rep2, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>uDvi_U_conf_gen_m6_e_0_2, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_gen_m6_e_0_5, Q0=>open);
    uDvi_U_conf_SLICE_1184I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFEF", LUT1_INITVAL=>X"8888")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_wed_rep2, 
                B1=>uDvi_U_conf_dat0011, C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>uDvi_U_conf_g0_1_3, B0=>uDvi_U_conf_g3_0, 
                C0=>uDvi_U_conf_un116_wed_RNIDO5B5, D0=>uDvi_U_conf_un174_wed, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uDvi_U_conf_g3_0, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_dat0011_RNILH4GA, Q0=>open);
    uDvi_U_conf_SLICE_1185I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFFE", LUT1_INITVAL=>X"C0C0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>uDvi_U_conf_dat0017, 
                C1=>uDvi_U_conf_wed, D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>uDvi_U_conf_un212_wed_0, B0=>uDvi_U_conf_g1_0, 
                C0=>uDvi_U_conf_g2_0, D0=>uDvi_U_conf_g1, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>uDvi_U_conf_g2_0, Q1=>open, 
                OFX0=>open, F0=>uDvi_U_conf_g0_1_3, Q0=>open);
    uDvi_U_conf_SLICE_1186I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFFE", LUT1_INITVAL=>X"8888")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_wed_rep2, 
                B1=>uDvi_U_conf_dat0012, C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>uDvi_U_conf_g1_0, B0=>uDvi_U_conf_g3_0, 
                C0=>uDvi_U_conf_un212_wed_0, D0=>uDvi_U_conf_g1, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>uDvi_U_conf_g1_0, 
                Q1=>open, OFX0=>open, F0=>uDvi_U_conf_g2_4, Q0=>open);
    uDvi_U_conf_SLICE_1187I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFCE", LUT1_INITVAL=>X"8888")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_wed_rep2, 
                B1=>uDvi_U_conf_dat0120, C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>uDvi_U_conf_g1_4_0, B0=>uDvi_U_conf_un117_wed, 
                C0=>uDvi_U_conf_un32_wed, D0=>uDvi_U_conf_un75_wed, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uDvi_U_conf_g1_4_0, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_g0_1_1, Q0=>open);
    uDvi_U_conf_SLICE_1188I: SLOGICB
      generic map (LUT0_INITVAL=>X"0303", LUT1_INITVAL=>X"0200")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_g0_3_0, 
                B1=>uDvi_U_conf_g0_29_sx, C1=>uForth_un1_cpu_data_o_m2_28, 
                D1=>uDvi_U_conf_un59_add_0_a2_0_a2_3_5_3_1, DI1=>'X', DI0=>'X', 
                A0=>'X', B0=>uForth_un1_cpu_data_o_m2_26, 
                C0=>uForth_un1_cpu_data_o_m2_23, D0=>'X', M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uDvi_U_conf_un59_add_0_a2_0_a2_3_5_3_1_RNI4FQ95, Q1=>open, 
                OFX0=>open, F0=>uDvi_U_conf_g0_3_0, Q0=>open);
    uDvi_U_conf_SLICE_1189I: SLOGICB
      generic map (LUT0_INITVAL=>X"0008", LUT1_INITVAL=>X"000F")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>uDvi_U_conf_un59_add_0_a2_0_a2_3_5_3_1_sx, 
                D1=>uForth_un1_cpu_data_o_m2_31, DI1=>'X', DI0=>'X', 
                A0=>uForth_un1_cpu_data_o_m2_24, 
                B0=>uDvi_U_conf_un59_add_0_a2_0_a2_3_5_3_1, 
                C0=>uForth_un1_cpu_data_o_m2_23, 
                D0=>uForth_un1_cpu_data_o_m2_17, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, 
                F1=>uDvi_U_conf_un59_add_0_a2_0_a2_3_5_3_1, Q1=>open, 
                OFX0=>open, F0=>uDvi_U_conf_g0_5, Q0=>open);
    uDvi_U_conf_SLICE_1190I: SLOGICB
      generic map (LUT0_INITVAL=>X"2000", LUT1_INITVAL=>X"000F")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>uForth_un1_cpu_data_o_m2_28, 
                D1=>uForth_un1_cpu_data_o_m2_29, DI1=>'X', DI0=>'X', 
                A0=>uDvi_U_conf_g0_0_2, B0=>uForth_un1_cpu_data_o_m2_19, 
                C0=>uForth_un1_cpu_data_o_m2_17, 
                D0=>uForth_un1_cpu_data_o_m2_24, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uDvi_U_conf_g0_0_2, Q1=>open, 
                OFX0=>open, F0=>uDvi_U_conf_g0_4_1, Q0=>open);
    SLICE_1191I: SLOGICB
      generic map (LUT0_INITVAL=>X"5C5F", LUT1_INITVAL=>X"C0F0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>MiscReg2_18, 
                C1=>uForth_un1_ppwe_0_a2_s_RNIML094, D1=>uForth_un8_ppwe, 
                DI1=>'X', DI0=>'X', A0=>uForth_un1_cpu_data_o_m1_18, B0=>N_80, 
                C0=>uForth_un1_cpu_data_o_sm0, D0=>uForth_un1_m2_0_a2_13_1, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_un1_m2_0_a2_13_1, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_N_160_i_sx, Q0=>open);
    SLICE_1192I: SLOGICB
      generic map (LUT0_INITVAL=>X"0DFD", LUT1_INITVAL=>X"FDF5")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_g0_5_1, 
                B1=>uForth_N_588, C1=>uForth_N_443, D1=>uForth_g2_1, DI1=>'X', 
                DI0=>'X', A0=>uForth_un1_m2_0_a2_13_1, B0=>N_80, 
                C0=>uForth_un1_cpu_data_o_sm0, D0=>uForth_un1_cpu_data_o_m1_18, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>N_80, 
                Q1=>open, OFX0=>open, F0=>uDvi_U_conf_g0_28_sx, Q0=>open);
    SLICE_1193I: SLOGICB
      generic map (LUT0_INITVAL=>X"AFAC", LUT1_INITVAL=>X"A0EC")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_un8_ppwe, 
                B1=>uForth_un1_cpu_data_o_m0_0_0_0_1_29, 
                C1=>uForth_un1_cpu_data_o_m0_0_0_a2_0_0_29, 
                D1=>uForth_un1_cpu_data_o_m0_0_0_a2_3_sx_8, DI1=>'X', DI0=>'X', 
                A0=>uForth_un1_cpu_data_o_m1_29, 
                B0=>uForth_un1_cpu_data_o_m0_0_0_0_29, 
                C0=>uForth_un1_cpu_data_o_sm0, D0=>N_309, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_un1_cpu_data_o_m0_0_0_0_29, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_g0_29_sx, Q0=>open);
    SLICE_1194I: SLOGICB
      generic map (LUT0_INITVAL=>X"AFAC", LUT1_INITVAL=>X"ABA8")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu_data_o_29, 
                B1=>uForth_un1_system_data_o_2_sn, C1=>uForth_cpu_m_write, 
                D1=>uForth_memory_data_o_29, DI1=>'X', DI0=>'X', 
                A0=>uForth_un1_cpu_data_o_m1_29, 
                B0=>uForth_un1_cpu_data_o_m0_0_0_0_29, 
                C0=>uForth_un1_cpu_data_o_sm0, D0=>N_309, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_un1_cpu_data_o_m1_29, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_g0_29_sx_0, Q0=>open);
    SLICE_1195I: SLOGICB
      generic map (LUT0_INITVAL=>X"A3A0", LUT1_INITVAL=>X"ABA8")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu_data_o_30, 
                B1=>uForth_un1_system_data_o_2_sn, C1=>uForth_cpu_m_write, 
                D1=>uForth_memory_data_o_30, DI1=>'X', DI0=>'X', 
                A0=>uForth_un1_cpu_data_o_m1_30, B0=>N_80, 
                C0=>uForth_un1_cpu_data_o_sm0, D0=>uForth_un1_m2_0_a2_7_1, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_un1_cpu_data_o_m1_30, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_un59_add_0_a2_0_a2_3_5_3_1_sx, Q0=>open);
    SLICE_1196I: SLOGICB
      generic map (LUT0_INITVAL=>X"8B88", LUT1_INITVAL=>X"ABA8")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu_data_o_18, 
                B1=>uForth_un1_system_data_o_2_sn, C1=>uForth_cpu_m_write, 
                D1=>uForth_memory_data_o_18, DI1=>'X', DI0=>'X', 
                A0=>uForth_un1_cpu_data_o_m1_18, B0=>uForth_un1_cpu_data_o_sm0, 
                C0=>N_80, D0=>uForth_un1_m2_0_a2_13_1, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_un1_cpu_data_o_m1_18, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_un49_add_0_a2_2_a2_0_sx, Q0=>open);
    SLICE_1197I: SLOGICB
      generic map (LUT0_INITVAL=>X"5F5C", LUT1_INITVAL=>X"BABA")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>uForth_un1_cpu_data_o_m0_i_0_1_1_17, B1=>MiscReg1_17, 
                C1=>pSetReg_un1_ppwe, D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>uForth_un1_cpu_data_o_m1_17, 
                B0=>uForth_un1_cpu_data_o_m0_i_0_1_17, 
                C0=>uForth_un1_cpu_data_o_sm0, D0=>N_80, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_un1_cpu_data_o_m0_i_0_1_17, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_un31_add_0_a2_0_a2_0_sx, Q0=>open);
    uDvi_U_conf_SLICE_1198I: SLOGICB
      generic map (LUT0_INITVAL=>X"F202", LUT1_INITVAL=>X"00AA")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_un1_cpu_data_o_m2_24, 
                B1=>'X', C1=>'X', D1=>uDvi_U_conf_un59_add_0_a2_0_a2_1_sx, 
                DI1=>'X', DI0=>'X', A0=>uForth_un1_m2_0_a2_13_1, B0=>N_80, 
                C0=>uForth_un1_cpu_data_o_sm0, D0=>uForth_un1_cpu_data_o_m1_18, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uDvi_U_conf_N_119, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_un59_add_0_a2_0_a2_1_sx, Q0=>open);
    SLICE_1199I: SLOGICB
      generic map (LUT0_INITVAL=>X"A0A3", LUT1_INITVAL=>X"CDC8")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_un1_system_data_o_2_sn, 
                B1=>uForth_cpu_data_o_17, C1=>uForth_cpu_m_write, 
                D1=>uForth_memory_data_o_17, DI1=>'X', DI0=>'X', 
                A0=>uForth_un1_cpu_data_o_m1_17, 
                B0=>uForth_un1_cpu_data_o_m0_i_0_1_17, 
                C0=>uForth_un1_cpu_data_o_sm0, D0=>N_80, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_un1_cpu_data_o_m1_17, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_un1_add_0_a2_0_a2_0_s_sx, Q0=>open);
    uDvi_U_conf_SLICE_1200I: SLOGICB
      generic map (LUT0_INITVAL=>X"888B", LUT1_INITVAL=>X"1000")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>uDvi_U_conf_un43_add_0_a2_0_x_sx, 
                B1=>uForth_un1_cpu_data_o_m2_19, C1=>uDvi_U_conf_N_117, 
                D1=>uForth_un1_cpu_data_o_m2_25, DI1=>'X', DI0=>'X', 
                A0=>uForth_un1_cpu_data_o_m1_17, B0=>uForth_un1_cpu_data_o_sm0, 
                C0=>uForth_un1_cpu_data_o_m0_i_0_1_17, D0=>N_80, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uDvi_U_conf_un67_add_0_a2_0_a2_0, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_un43_add_0_a2_0_x_sx, Q0=>open);
    uDvi_U_conf_SLICE_1201I: SLOGICB
      generic map (LUT0_INITVAL=>X"0005", LUT1_INITVAL=>X"0002")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>uDvi_U_conf_un59_add_0_a2_0_a2_3_1_0, 
                B1=>uForth_un1_cpu_data_o_m2_30, 
                C1=>uForth_un1_cpu_data_o_m2_22, 
                D1=>uForth_un1_cpu_data_o_m2_27, DI1=>'X', DI0=>'X', 
                A0=>uForth_un1_cpu_data_o_m2_26, B0=>'X', 
                C0=>uForth_un1_cpu_data_o_m2_23, 
                D0=>uForth_un1_cpu_data_o_m2_31, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uDvi_U_conf_un59_add_0_a2_0_a2_3_5, 
                Q1=>open, OFX0=>open, F0=>uDvi_U_conf_un59_add_0_a2_0_a2_3_1_0, 
                Q0=>open);
    uMaster_uDevice_SLICE_1202I: SLOGICB
      generic map (LUT0_INITVAL=>X"0048", LUT1_INITVAL=>X"000A")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>uMaster_uDevice_DatSrW_3_i_a2_0_1_4, B1=>'X', 
                C1=>uMaster_State_2, D1=>uMaster_State_3, DI1=>'X', DI0=>'X', 
                A0=>uMaster_State_1, B0=>uMaster_I2cTrgDatW, 
                C0=>uMaster_State_0, D0=>uMaster_DeviceIdR_4, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>uMaster_uDevice_N_525, 
                Q1=>open, OFX0=>open, F0=>uMaster_uDevice_DatSrW_3_i_a2_0_1_4, 
                Q0=>open);
    uMaster_uDevice_SLICE_1203I: SLOGICB
      generic map (LUT0_INITVAL=>X"A000", LUT1_INITVAL=>X"FFFD")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uMaster_uDevice_NumClk_3, 
                B1=>uMaster_uDevice_NumClk_0, C1=>uMaster_uDevice_NumClk_2, 
                D1=>uMaster_uDevice_NumClk_1, DI1=>'X', DI0=>'X', 
                A0=>uMaster_uDevice_N_141, B0=>'X', C0=>uMaster_uDevice_Dly, 
                D0=>uMaster_uDevice_State_2, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uMaster_uDevice_N_141, Q1=>open, 
                OFX0=>open, F0=>uMaster_uDevice_N_136_i, Q0=>open);
    uMaster_uDevice_SLICE_1204I: SLOGICB
      generic map (LUT0_INITVAL=>X"F1F0", LUT1_INITVAL=>X"BBBB")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uMaster_uDevice_N_141, 
                B1=>uMaster_uDevice_State_0_1, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>'X', A0=>uMaster_uDevice_State_8, 
                B0=>uMaster_uDevice_State_4, C0=>SRst, 
                D0=>uMaster_uDevice_N_157, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uMaster_uDevice_N_157, Q1=>open, 
                OFX0=>open, F0=>uMaster_uDevice_DoneTrgc_i_i, Q0=>open);
    uMaster_uDevice_SLICE_1205I: SLOGICB
      generic map (LUT0_INITVAL=>X"FEFA", LUT1_INITVAL=>X"4400")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uMaster_uDevice_N_141, 
                B1=>uMaster_uDevice_Dly, C1=>'X', 
                D1=>uMaster_uDevice_State_0_1, DI1=>'X', DI0=>'X', 
                A0=>uMaster_uDevice_un178_state, B0=>uMaster_uDevice_N_169, 
                C0=>uMaster_uDevice_N_595, D0=>uMaster_uDevice_State_7, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uMaster_uDevice_un178_state, Q1=>open, OFX0=>open, 
                F0=>uMaster_uDevice_N_224, Q0=>open);
    uMaster_uDevice_SLICE_1206I: SLOGICB
      generic map (LUT0_INITVAL=>X"FCFE", LUT1_INITVAL=>X"01FF")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uMaster_uDevice_StateD_3, 
                B1=>uMaster_uDevice_N_485, C1=>uMaster_uDevice_StateD_0, 
                D1=>uMaster_uDevice_State_8, DI1=>'X', DI0=>'X', 
                A0=>uMaster_uDevice_N_162, B0=>uMaster_uDevice_N_600, 
                C0=>uMaster_uDevice_N_614, D0=>uMaster_uDevice_State_0_1, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uMaster_uDevice_N_162, Q1=>open, OFX0=>open, 
                F0=>un1_state_6_0, Q0=>open);
    uMaster_uDevice_SLICE_1207I: SLOGICB
      generic map (LUT0_INITVAL=>X"0B0F", LUT1_INITVAL=>X"FAFA")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uMaster_I2cTrgDatW, B1=>'X', 
                C1=>uMaster_I2cTrgDatR, D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>uMaster_uDevice_NumClk_97, B0=>uMaster_uDevice_State_0_1, 
                C0=>uMaster_uDevice_State_7, D0=>uMaster_I2cTrgStop, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uMaster_uDevice_NumClk_97, Q1=>open, OFX0=>open, 
                F0=>uMaster_uDevice_N_511, Q0=>open);
    uMaster_uDevice_SLICE_1208I: SLOGICB
      generic map (LUT0_INITVAL=>X"8C8C", LUT1_INITVAL=>X"EEFF")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uMaster_uDevice_StateD_1, 
                B1=>uMaster_uDevice_StateD_3, C1=>'X', 
                D1=>uMaster_uDevice_StateD_0, DI1=>'X', DI0=>'X', 
                A0=>uMaster_uDevice_N_477, B0=>uMaster_uDevice_State_5, 
                C0=>uMaster_uDevice_StateD_2, D0=>'X', M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>uMaster_uDevice_N_477, 
                Q1=>open, OFX0=>open, F0=>uMaster_uDevice_N_595, Q0=>open);
    uMaster_uDevice_SLICE_1209I: SLOGICB
      generic map (LUT0_INITVAL=>X"AA88", LUT1_INITVAL=>X"FDFD")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uMaster_uDevice_StateD_3, 
                B1=>uMaster_uDevice_StateD_1, C1=>uMaster_uDevice_StateD_2, 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uMaster_uDevice_State_2, 
                B0=>uMaster_uDevice_N_189, C0=>'X', 
                D0=>uMaster_uDevice_StateD_0, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uMaster_uDevice_N_189, Q1=>open, 
                OFX0=>open, F0=>uMaster_uDevice_N_600, Q0=>open);
    uMaster_uDevice_SLICE_1210I: SLOGICB
      generic map (LUT0_INITVAL=>X"7FFF", LUT1_INITVAL=>X"CC00")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>uMaster_uDevice_CntDly_6, C1=>'X', 
                D1=>uMaster_uDevice_CntDly_7, DI1=>'X', DI0=>'X', 
                A0=>uMaster_uDevice_un1_CntDly_3, 
                B0=>uMaster_uDevice_un1_CntDly_4, C0=>uMaster_uDevice_CntDly_5, 
                D0=>uMaster_uDevice_CntDly_4, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uMaster_uDevice_un1_CntDly_3, 
                Q1=>open, OFX0=>open, F0=>uMaster_uDevice_un1_CntDly_i, 
                Q0=>open);
    uMaster_uDevice_SLICE_1211I: SLOGICB
      generic map (LUT0_INITVAL=>X"0020", LUT1_INITVAL=>X"5F5F")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uMaster_uDevice_N_141, 
                B1=>'X', C1=>uMaster_uDevice_Dly, D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>uMaster_uDevice_N_163, B0=>uMaster_uDevice_NumClk_97, 
                C0=>uMaster_uDevice_State_0_1, D0=>uMaster_I2cTrgStop, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uMaster_uDevice_N_163, Q1=>open, OFX0=>open, 
                F0=>uMaster_uDevice_State_srsts_0_0_a2_1_1, Q0=>open);
    uMaster_uDevice_SLICE_1212I: SLOGICB
      generic map (LUT0_INITVAL=>X"1333", LUT1_INITVAL=>X"FFDF")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uMaster_uDevice_StateD_1, 
                B1=>uMaster_uDevice_StateD_2, C1=>uMaster_uDevice_StateD_0, 
                D1=>uMaster_uDevice_StateD_3, DI1=>'X', DI0=>'X', 
                A0=>uMaster_uDevice_N_169, B0=>uMaster_uDevice_State_5, 
                C0=>uMaster_StopVal, D0=>uMaster_uDevice_State_7, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uMaster_uDevice_N_169, Q1=>open, OFX0=>open, 
                F0=>uMaster_uDevice_un1_DatSrW_0_iv_i_a2_0_1_0, Q0=>open);
    uMaster_SLICE_1213I: SLOGICB
      generic map (LUT0_INITVAL=>X"0040", LUT1_INITVAL=>X"00AE")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uMaster_N_582, 
                B1=>uMaster_N_594, C1=>uMaster_N_482, D1=>uMaster_N_166, 
                DI1=>'X', DI0=>'X', A0=>uMaster_State_1, B0=>uMaster_State_0, 
                C0=>uMaster_State_3, D0=>uMaster_State_2, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>uMaster_un12_fiford_0, 
                Q1=>open, OFX0=>open, F0=>uMaster_N_582, Q0=>open);
    uMaster_uDevice_SLICE_1214I: SLOGICB
      generic map (LUT0_INITVAL=>X"0004", LUT1_INITVAL=>X"0002")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uMaster_uDevice_StateD_2, 
                B1=>uMaster_uDevice_State_2, C1=>uMaster_uDevice_StateD_0, 
                D1=>uMaster_uDevice_State_0_1, DI1=>'X', DI0=>'X', 
                A0=>uMaster_uDevice_StateD_1, 
                B0=>uMaster_uDevice_un1_state_2_i_a2_1_3, 
                C0=>uMaster_uDevice_State_8, D0=>uMaster_uDevice_StateD_3, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uMaster_uDevice_un1_state_2_i_a2_1_3, Q1=>open, OFX0=>open, 
                F0=>uMaster_uDevice_N_500, Q0=>open);
    SLICE_1215I: SLOGICB
      generic map (LUT0_INITVAL=>X"0C0C", LUT1_INITVAL=>X"0004")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>PpAdd_1, B1=>N_598, 
                C1=>PpAdd_2, D1=>PpAdd_0, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>addr_RNIR36J1_1_2, C0=>uMaster_FifoFull, D0=>'X', M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>addr_RNIR36J1_1_2, 
                Q1=>open, OFX0=>open, F0=>uMaster_uFifoRxRaw_wren_i, Q0=>open);
    uMaster_SLICE_1216I: SLOGICB
      generic map (LUT0_INITVAL=>X"2F0F", LUT1_INITVAL=>X"FF0F")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>uMaster_CmdState_1, D1=>uMaster_CmdState_0, DI1=>'X', 
                DI0=>'X', A0=>uMaster_N_469, B0=>uMaster_N_610, 
                C0=>uMaster_State_3, D0=>uMaster_State_0, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>uMaster_N_469, Q1=>open, 
                OFX0=>open, F0=>uMaster_N_458_i_1, Q0=>open);
    uMaster_SLICE_1217I: SLOGICB
      generic map (LUT0_INITVAL=>X"BFFF", LUT1_INITVAL=>X"88F8")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uMaster_N_197, 
                B1=>uMaster_StopVal_en_0_a2_0, C1=>uMaster_N_170, 
                D1=>uMaster_i2ctrgstop2_i_1_0, DI1=>'X', DI0=>'X', 
                A0=>uMaster_StateD_3, B0=>uMaster_StateD_0, 
                C0=>uMaster_StateD_2, D0=>uMaster_StateD_1, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>uMaster_StopVal_en_0, 
                Q1=>open, OFX0=>open, F0=>uMaster_N_170, Q0=>open);
    uMaster_SLICE_1218I: SLOGICB
      generic map (LUT0_INITVAL=>X"FEFC", LUT1_INITVAL=>X"0001")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uMaster_State_1, 
                B1=>uMaster_N_197, C1=>uMaster_State_2, D1=>uMaster_N_482, 
                DI1=>'X', DI0=>'X', A0=>addr_RNIR36J1_0_2, B0=>SRst, 
                C0=>uMaster_StopVal_en_0_o2_RNIV5KE1, D0=>uMaster_lTrg_1, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uMaster_StopVal_en_0_o2_RNIV5KE1, Q1=>open, OFX0=>open, 
                F0=>uMaster_lTrg_1_0_a2_RNINNJ53, Q0=>open);
    uMaster_SLICE_1219I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFAA", LUT1_INITVAL=>X"2800")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>N_598, B1=>PpAdd_1, 
                C1=>PpAdd_0, D1=>uMaster_lTrg_1_0_a2_0, DI1=>'X', DI0=>'X', 
                A0=>uMaster_lTrg_1, B0=>'X', C0=>'X', 
                D0=>uMaster_StopVal_en_0_o2_RNIV5KE1, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>uMaster_lTrg_1, Q1=>open, 
                OFX0=>open, F0=>uMaster_un4_stated_2_i_0, Q0=>open);
    SLICE_1220I: SLOGICB
      generic map (LUT0_INITVAL=>X"8000", LUT1_INITVAL=>X"0080")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>PpAdd_1, B1=>N_598, 
                C1=>PpAdd_0, D1=>PpAdd_2, DI1=>'X', DI0=>'X', A0=>PpAdd_4, 
                B0=>PpWe, C0=>uForth_un10_N_4, D0=>N_581, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>pSetReg_un23_ppwe, 
                Q1=>open, OFX0=>open, F0=>N_598, Q0=>open);
    SLICE_1221I: SLOGICB
      generic map (LUT0_INITVAL=>X"0011", LUT1_INITVAL=>X"F0CC")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>uForth_p_2, 
                C1=>uForth_a_2, D1=>uForth_cpu1_decode_addr_sel_1, DI1=>'X', 
                DI0=>'X', A0=>uMaster_CmdState_0, B0=>PpAdd_2, C0=>'X', 
                D0=>uMaster_CmdState_1, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>PpAdd_2, Q1=>open, OFX0=>open, 
                F0=>uMaster_lTrg_1_0_a2_0, Q0=>open);
    uMaster_SLICE_1222I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFCD", LUT1_INITVAL=>X"FFFD")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uMaster_StateD_3, 
                B1=>uMaster_StateD_0, C1=>uMaster_StateD_2, 
                D1=>uMaster_StateD_1, DI1=>'X', DI0=>'X', A0=>uMaster_N_197, 
                B0=>uMaster_I2cTrgStopc_2, C0=>uMaster_State_2, D0=>SRst, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uMaster_N_197, Q1=>open, OFX0=>open, 
                F0=>uMaster_I2cTrgStopc_i_i, Q0=>open);
    uMaster_SLICE_1223I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFFE", LUT1_INITVAL=>X"0080")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uMaster_State_0, 
                B1=>uMaster_I2cTrgDone, C1=>uMaster_un73_state, 
                D1=>uMaster_State_3, DI1=>'X', DI0=>'X', A0=>uMaster_N_565, 
                B0=>uMaster_un80_state_1_0_0, C0=>uMaster_N_564, D0=>SRst, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uMaster_N_565, Q1=>open, OFX0=>open, 
                F0=>uMaster_un80_state, Q0=>open);
    uMaster_SLICE_1224I: SLOGICB
      generic map (LUT0_INITVAL=>X"AA8A", LUT1_INITVAL=>X"0008")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uMaster_State_11_0_0_a2_3_3_3, 
                B1=>uMaster_State_11_0_0_a2_3_4_3, C1=>uMaster_SizXfr_4, 
                D1=>uMaster_SizXfr_2, DI1=>'X', DI0=>'X', A0=>uMaster_State_3, 
                B0=>uMaster_N_610, C0=>uMaster_N_469, D0=>uMaster_State_2, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uMaster_N_610, Q1=>open, OFX0=>open, F0=>uMaster_N_561, 
                Q0=>open);
    uMaster_SLICE_1225I: SLOGICB
      generic map (LUT0_INITVAL=>X"00E2", LUT1_INITVAL=>X"A0AF")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uMaster_State_1, B1=>'X', 
                C1=>uMaster_State_2, D1=>uMaster_State_0, DI1=>'X', DI0=>'X', 
                A0=>uMaster_FifoEmpty, B0=>uMaster_N_469, C0=>uMaster_N_610, 
                D0=>uMaster_N_473, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>uMaster_N_473, Q1=>open, OFX0=>open, 
                F0=>uMaster_State_11_0_0_84_i_1, Q0=>open);
    uMaster_SLICE_1226I: SLOGICB
      generic map (LUT0_INITVAL=>X"0001", LUT1_INITVAL=>X"FFCC")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>uMaster_State_3, 
                C1=>'X', D1=>uMaster_State_0, DI1=>'X', DI0=>'X', 
                A0=>uMaster_State_1, B0=>uMaster_N_240, C0=>uMaster_State_2, 
                D0=>uMaster_N_482, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>uMaster_N_482, Q1=>open, OFX0=>open, 
                F0=>uMaster_N_564, Q0=>open);
    uMaster_SLICE_1227I: SLOGICB
      generic map (LUT0_INITVAL=>X"0022", LUT1_INITVAL=>X"0002")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uMaster_StateD_1, 
                B1=>uMaster_StateD_2, C1=>uMaster_StateD_0, 
                D1=>uMaster_StateD_3, DI1=>'X', DI0=>'X', 
                A0=>uMaster_I2cTrgDatW_1_i_0_a2_1_0, B0=>uMaster_State_0, 
                C0=>'X', D0=>uMaster_State_2, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uMaster_I2cTrgDatW_1_i_0_a2_1_0, 
                Q1=>open, OFX0=>open, F0=>uMaster_N_548, Q0=>open);
    uMaster_SLICE_1228I: SLOGICB
      generic map (LUT0_INITVAL=>X"0080", LUT1_INITVAL=>X"0055")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uMaster_StateD_1, B1=>'X', 
                C1=>'X', D1=>uMaster_StateD_0, DI1=>'X', DI0=>'X', 
                A0=>uMaster_N_166, B0=>uMaster_I2cTrgDatW_1_i_0_a2_0, 
                C0=>uMaster_State_2, D0=>uMaster_N_481, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uMaster_I2cTrgDatW_1_i_0_a2_0, Q1=>open, OFX0=>open, 
                F0=>uMaster_N_546, Q0=>open);
    uMaster_SLICE_1229I: SLOGICB
      generic map (LUT0_INITVAL=>X"FCFD", LUT1_INITVAL=>X"228B")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uMaster_I2cTrgDone, 
                B1=>uMaster_State_1, C1=>uMaster_N_240, D1=>uMaster_State_0, 
                DI1=>'X', DI0=>'X', A0=>uMaster_CmdState_1, 
                B0=>uMaster_CmdStateD_0, C0=>uMaster_CmdStateD_1, 
                D0=>uMaster_CmdState_0, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>uMaster_State_11_0_i_2_1_0, Q1=>open, 
                OFX0=>open, F0=>uMaster_N_240, Q0=>open);
    uMaster_SLICE_1230I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", LUT0_INITVAL=>X"0020", 
                   LUT1_INITVAL=>X"44C4", CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uMaster_I2cTrgDatR_1_i_a2_0_0, 
                B1=>uMaster_State_1, C1=>uMaster_I2cTrgDone, 
                D1=>uMaster_un73_state, DI1=>'X', DI0=>'X', 
                A0=>uMaster_StateD_1, B0=>uMaster_StateD_3, 
                C0=>uMaster_StateD_0, D0=>uMaster_StateD_2, 
                M0=>uMaster_uDevice_Dly, CE=>'X', CLK=>Clk50, 
                LSR=>uMaster_uDevice_DoneTrgc_i_i, OFX1=>open, 
                F1=>uMaster_I2cTrgDatRc_i_1, Q1=>open, OFX0=>open, 
                F0=>uMaster_I2cTrgDatR_1_i_a2_0_0, Q0=>uMaster_I2cTrgDone);
    uForth_uart1_uTx_SLICE_1231I: SLOGICB
      generic map (LUT0_INITVAL=>X"C000", LUT1_INITVAL=>X"A000")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_uart1_uTx_Cnt_2, 
                B1=>'X', C1=>uForth_uart1_uTx_Cnt_3, 
                D1=>uForth_uart1_uTx_un1_Cnt_c2, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>uForth_uart1_uTx_un1_Cnt_c4, C0=>uForth_uart1_uTx_Cnt_5, 
                D0=>uForth_uart1_uTx_Cnt_4, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uForth_uart1_uTx_un1_Cnt_c4, 
                Q1=>open, OFX0=>open, F0=>uForth_uart1_uTx_un1_Cnt_c6, 
                Q0=>open);
    uForth_uart1_uTx_SLICE_1232I: SLOGICB
      generic map (LUT0_INITVAL=>X"8800", LUT1_INITVAL=>X"AAA2")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>Ce16, 
                B1=>uForth_uart1_uTx_Cnt_5, C1=>uForth_uart1_uTx_N_270, 
                D1=>uForth_uart1_uTx_un3_ce16lto7_0_1, DI1=>'X', DI0=>'X', 
                A0=>uForth_uart1_uTx_un1_ce16, B0=>uForth_uart1_uTx_Cnt_0, 
                C0=>'X', D0=>uForth_uart1_uTx_Cnt_1, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>uForth_uart1_uTx_un1_ce16, 
                Q1=>open, OFX0=>open, F0=>uForth_uart1_uTx_un1_Cnt_c2, 
                Q0=>open);
    uForth_uart1_uTx_SLICE_1233I: SLOGICB
      generic map (LUT0_INITVAL=>X"AAAB", LUT1_INITVAL=>X"55FF")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_uart1_uTx_Cnt_6, 
                B1=>'X', C1=>'X', D1=>uForth_uart1_uTx_Cnt_7, DI1=>'X', 
                DI0=>'X', A0=>uForth_uart1_uTx_N_267, 
                B0=>uForth_uart1_uTx_Cnt_1, C0=>uForth_uart1_uTx_Cnt_2, 
                D0=>uForth_uart1_uTx_Cnt_4, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uForth_uart1_uTx_N_267, Q1=>open, 
                OFX0=>open, F0=>uForth_uart1_uTx_un3_ce16lto7_0_1, Q0=>open);
    uForth_uart1_uRx_SLICE_1234I: SLOGICB
      generic map (LUT0_INITVAL=>X"2000", LUT1_INITVAL=>X"FAFA")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_uart1_uRx_Cnt_6, 
                B1=>'X', C1=>uForth_uart1_uRx_Cnt_5, D1=>'X', DI1=>'X', 
                DI0=>'X', A0=>Ce16, B0=>uForth_uart1_uRx_N_283, 
                C0=>uForth_uart1_uRx_RcvState, D0=>uForth_uart1_uRx_Rx1, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_uart1_uRx_N_283, Q1=>open, OFX0=>open, 
                F0=>uForth_uart1_uRx_RcvState_en_0_a3_0_1, Q0=>open);
    uForth_uart1_uRx_SLICE_1235I: SLOGICB
      generic map (LUT0_INITVAL=>X"0400", LUT1_INITVAL=>X"FEFF")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_uart1_uRx_Cnt_6, 
                B1=>uForth_uart1_uRx_N_279, C1=>uForth_uart1_uRx_Cnt_5, 
                D1=>uForth_uart1_uRx_Cnt_7, DI1=>'X', DI0=>'X', 
                A0=>uForth_uart1_uRx_N_287, B0=>Ce16, 
                C0=>uForth_uart1_uRx_Cnt_4, D0=>uForth_uart1_uRx_RcvState, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_uart1_uRx_N_287, Q1=>open, OFX0=>open, 
                F0=>uForth_uart1_uRx_XDat_RNO_7, Q0=>open);
    uForth_uart1_uRx_SLICE_1236I: SLOGICB
      generic map (LUT0_INITVAL=>X"0800", LUT1_INITVAL=>X"FFF4")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_uart1_uRx_N_282, 
                B1=>uForth_uart1_uRx_RcvState_en_0_a3_0_1, 
                C1=>uForth_uart1_uRx_N_297, D1=>uForth_uart1_uRx_un12_rx0, 
                DI1=>'X', DI0=>'X', A0=>Ce16, B0=>uForth_uart1_uRx_RcvState, 
                C0=>uForth_uart1_uRx_N_287, D0=>uForth_uart1_uRx_Cnt_4, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_uart1_uRx_RcvState_en_0, Q1=>open, OFX0=>open, 
                F0=>uForth_uart1_uRx_N_297, Q0=>open);
    uForth_uart1_uRx_SLICE_1237I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"0200", 
                   LUT1_INITVAL=>X"7777", CHECK_M0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>Ce16, 
                B1=>uForth_uart1_uRx_RcvState, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>'X', A0=>uForth_uart1_uRx_Cnt_4, 
                B0=>uForth_uart1_uRx_un1_ce16_i_o3, C0=>uForth_uart1_uRx_N_287, 
                D0=>uForth_uart1_uRx_Rx1, M0=>uForth_uart1_uRx_Rx0, CE=>'X', 
                CLK=>Clk50, LSR=>'X', OFX1=>open, 
                F1=>uForth_uart1_uRx_un1_ce16_i_o3, Q1=>open, OFX0=>open, 
                F0=>uForth_uart1_uRx_un58_ce16, Q0=>uForth_uart1_uRx_Rx1);
    uForth_uart1_uRx_SLICE_1238I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFFA", LUT1_INITVAL=>X"FFFB")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_uart1_uRx_Cnt_1, 
                B1=>uForth_uart1_uRx_Cnt_3, C1=>uForth_uart1_uRx_Cnt_2, 
                D1=>uForth_uart1_uRx_Cnt_0, DI1=>'X', DI0=>'X', 
                A0=>uForth_uart1_uRx_N_279, B0=>'X', 
                C0=>uForth_uart1_uRx_Cnt_7, D0=>uForth_uart1_uRx_Cnt_4, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_uart1_uRx_N_279, Q1=>open, OFX0=>open, 
                F0=>uForth_uart1_uRx_N_282, Q0=>open);
    uForth_SLICE_1239I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", LUT0_INITVAL=>X"F8F0", 
                   LUT1_INITVAL=>X"E2AA", CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_p_1, 
                B1=>uForth_cpu1_code_0_S, C1=>uForth_cpu1_a_1, 
                D1=>uForth_cpu1_addr_1_1, DI1=>'X', DI0=>'X', A0=>PpAdd_1, 
                B0=>PpAdd_0, C0=>uForth_uart1_TrgRx, 
                D0=>uForth_un1_system_data_o_2_sn, M0=>uForth_uart1_uRx_Rx1, 
                CE=>'X', CLK=>Clk50, LSR=>uForth_uart1_uRx_N_297_i, OFX1=>open, 
                F1=>PpAdd_1, Q1=>open, OFX0=>open, F0=>uForth_uart1_RxFull_en, 
                Q0=>uForth_uart1_TrgRx);
    uForth_SLICE_1240I: SLOGICB
      generic map (LUT0_INITVAL=>X"A050", LUT1_INITVAL=>X"AFA0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_memory_data_o_1, 
                B1=>'X', C1=>uForth_un13_system_data_o_sn, 
                D1=>uForth_uart_data_o_1, DI1=>'X', DI0=>'X', A0=>PpAdd_0, 
                B0=>'X', C0=>uForth_uart1_DatRxB_1, D0=>PpAdd_1, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_un1_cpu_data_o_m0_1, Q1=>open, OFX0=>open, 
                F0=>uForth_uart_data_o_1, Q0=>open);
    uForth_SLICE_1241I: SLOGICB
      generic map (LUT0_INITVAL=>X"9900", LUT1_INITVAL=>X"DD88")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_un13_system_data_o_sn, 
                B1=>uForth_memory_data_o_2, C1=>'X', D1=>uForth_uart_data_o_2, 
                DI1=>'X', DI0=>'X', A0=>PpAdd_1, B0=>PpAdd_0, C0=>'X', 
                D0=>uForth_uart1_DatRxB_2, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uForth_un1_cpu_data_o_m0_2, Q1=>open, 
                OFX0=>open, F0=>uForth_uart_data_o_2, Q0=>open);
    uForth_SLICE_1242I: SLOGICB
      generic map (LUT0_INITVAL=>X"9900", LUT1_INITVAL=>X"EE44")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_un13_system_data_o_sn, 
                B1=>uForth_uart_data_o_3, C1=>'X', D1=>uForth_memory_data_o_3, 
                DI1=>'X', DI0=>'X', A0=>PpAdd_1, B0=>PpAdd_0, C0=>'X', 
                D0=>uForth_uart1_DatRxB_3, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uForth_un1_cpu_data_o_m0_3, Q1=>open, 
                OFX0=>open, F0=>uForth_uart_data_o_3, Q0=>open);
    uForth_SLICE_1243I: SLOGICB
      generic map (LUT0_INITVAL=>X"8844", LUT1_INITVAL=>X"CFC0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>uForth_memory_data_o_4, C1=>uForth_un13_system_data_o_sn, 
                D1=>uForth_uart_data_o_4, DI1=>'X', DI0=>'X', A0=>PpAdd_1, 
                B0=>uForth_uart1_DatRxB_4, C0=>'X', D0=>PpAdd_0, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_un1_cpu_data_o_m0_4, Q1=>open, OFX0=>open, 
                F0=>uForth_uart_data_o_4, Q0=>open);
    uForth_SLICE_1244I: SLOGICB
      generic map (LUT0_INITVAL=>X"9090", LUT1_INITVAL=>X"F0AA")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_uart_data_o_7, B1=>'X', 
                C1=>uForth_memory_data_o_7, D1=>uForth_un13_system_data_o_sn, 
                DI1=>'X', DI0=>'X', A0=>PpAdd_0, B0=>PpAdd_1, 
                C0=>uForth_uart1_DatRxB_7, D0=>'X', M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uForth_un1_cpu_data_o_m0_7, Q1=>open, 
                OFX0=>open, F0=>uForth_uart_data_o_7, Q0=>open);
    uForth_SLICE_1245I: SLOGICB
      generic map (LUT0_INITVAL=>X"0145", LUT1_INITVAL=>X"2A3F")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_addr_RNIEKBE6_2, 
                B1=>uForth_N_592, C1=>uForth_p_RNIT74P2_0, 
                D1=>uForth_p_RNIFJ7E2_4, DI1=>'X', DI0=>'X', A0=>MiscReg1_22, 
                B0=>uForth_cpu1_decode_addr_sel_1, C0=>uForth_p_0, 
                D0=>uForth_a_0, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>uForth_un8_ppwe_0_a2_1_RNIFSH2C, Q1=>open, 
                OFX0=>open, F0=>uForth_p_RNIT74P2_0, Q0=>open);
    uForth_SLICE_1246I: SLOGICB
      generic map (LUT0_INITVAL=>X"0503", LUT1_INITVAL=>X"2000")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>m23_i_a4_0_0, B1=>PpAdd_1, 
                C1=>uForth_m23_i_a4_1_0, D1=>uForth_N_440, DI1=>'X', DI0=>'X', 
                A0=>uForth_a_2, B0=>uForth_p_2, C0=>PpAdd_0, 
                D0=>uForth_cpu1_decode_addr_sel_1, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>N_7_0, Q1=>open, OFX0=>open, 
                F0=>uForth_m23_i_a4_1_0, Q0=>open);
    uForth_cpu1_SLICE_1247I: SLOGICB
      generic map (LUT0_INITVAL=>X"4488", LUT1_INITVAL=>X"4000")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_rp1_3, 
                B1=>uForth_cpu1_N_169, C1=>uForth_cpu1_N_165, 
                D1=>uForth_cpu1_rp1_1, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_un1_rpoppf_4, B0=>uForth_cpu1_rp1_2, C0=>'X', 
                D0=>uForth_cpu1_rp1f_0, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>uForth_cpu1_N_875, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_N_169, Q0=>open);
    uForth_cpu1_SLICE_1248I: SLOGICB
      generic map (LUT0_INITVAL=>X"0099", LUT1_INITVAL=>X"0040")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_rp1_1, 
                B1=>uForth_cpu1_N_170, C1=>uForth_cpu1_N_165, 
                D1=>uForth_cpu1_rp1_3, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_rp1f_0, B0=>uForth_cpu1_un1_rpoppf_4, C0=>'X', 
                D0=>uForth_cpu1_rp1_2, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>uForth_cpu1_N_870, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_N_170, Q0=>open);
    uForth_cpu1_SLICE_1249I: SLOGICB
      generic map (LUT0_INITVAL=>X"0066", LUT1_INITVAL=>X"1000")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_rp1_3, 
                B1=>uForth_cpu1_rp1_1, C1=>uForth_cpu1_N_165, 
                D1=>uForth_cpu1_N_903, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_rp1f_0, B0=>uForth_cpu1_un1_rpoppf_4, C0=>'X', 
                D0=>uForth_cpu1_rp1_2, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>uForth_cpu1_N_871, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_N_903, Q0=>open);
    uForth_cpu1_SLICE_1250I: SLOGICB
      generic map (LUT0_INITVAL=>X"9090", LUT1_INITVAL=>X"1000")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_rp1_3, 
                B1=>uForth_cpu1_rp1_1, C1=>uForth_cpu1_N_904, 
                D1=>uForth_cpu1_N_165, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_rp1f_0, B0=>uForth_cpu1_un1_rpoppf_4, 
                C0=>uForth_cpu1_rp1_2, D0=>'X', M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uForth_cpu1_N_874, Q1=>open, 
                OFX0=>open, F0=>uForth_cpu1_N_904, Q0=>open);
    uForth_cpu1_SLICE_1251I: SLOGICB
      generic map (LUT0_INITVAL=>X"6600", LUT1_INITVAL=>X"2000")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_sp1_1, 
                B1=>uForth_cpu1_sp1_2, C1=>uForth_cpu1_N_958, 
                D1=>uForth_cpu1_N_952, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_sp1f_0, B0=>uForth_cpu1_un1_spoppf_4, C0=>'X', 
                D0=>uForth_cpu1_sp1_3, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>uForth_cpu1_N_929, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_N_958, Q0=>open);
    uForth_cpu1_SLICE_1252I: SLOGICB
      generic map (LUT0_INITVAL=>X"8484", LUT1_INITVAL=>X"0080")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_N_973, 
                B1=>uForth_cpu1_sp1_2, C1=>uForth_cpu1_N_952, 
                D1=>uForth_cpu1_sp1_1, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_un1_spoppf_4, B0=>uForth_cpu1_sp1_3, 
                C0=>uForth_cpu1_sp1f_0, D0=>'X', M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uForth_cpu1_N_930, Q1=>open, 
                OFX0=>open, F0=>uForth_cpu1_N_973, Q0=>open);
    uForth_cpu1_SLICE_1253I: SLOGICB
      generic map (LUT0_INITVAL=>X"1144", LUT1_INITVAL=>X"0040")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_sp1_2, 
                B1=>uForth_cpu1_N_952, C1=>uForth_cpu1_N_974, 
                D1=>uForth_cpu1_sp1_1, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_sp1_3, B0=>uForth_cpu1_un1_spoppf_4, C0=>'X', 
                D0=>uForth_cpu1_sp1f_0, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>uForth_cpu1_N_925, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_N_974, Q0=>open);
    uForth_cpu1_SLICE_1254I: SLOGICB
      generic map (LUT0_INITVAL=>X"4411", LUT1_INITVAL=>X"0040")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_sp1_2, 
                B1=>uForth_cpu1_N_952, C1=>uForth_cpu1_N_959, 
                D1=>uForth_cpu1_sp1_1, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_sp1_3, B0=>uForth_cpu1_un1_spoppf_4, C0=>'X', 
                D0=>uForth_cpu1_sp1f_0, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>uForth_cpu1_N_924, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_N_959, Q0=>open);
    uForth_cpu1_SLICE_1255I: SLOGICB
      generic map (LUT0_INITVAL=>X"2000", LUT1_INITVAL=>X"0044")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_rp_1, 
                B1=>uForth_cpu1_rp_0, C1=>'X', D1=>uForth_cpu1_rp_4, DI1=>'X', 
                DI0=>'X', A0=>uForth_cpu1_N_919, B0=>uForth_cpu1_rp_3, 
                C0=>uForth_cpu1_rp_2, D0=>uForth_cpu1_r_stackro_5, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>uForth_cpu1_N_919, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu1_r_stackria_5, Q0=>open);
    uForth_cpu1_SLICE_1256I: SLOGICB
      generic map (LUT0_INITVAL=>X"0040", LUT1_INITVAL=>X"0011")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_rp_4, 
                B1=>uForth_cpu1_rp_0, C1=>'X', D1=>uForth_cpu1_rp_1, DI1=>'X', 
                DI0=>'X', A0=>uForth_cpu1_rp_3, B0=>uForth_cpu1_N_913, 
                C0=>uForth_cpu1_r_stackro_0, D0=>uForth_cpu1_rp_2, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>uForth_cpu1_N_913, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu1_r_stackria_0, Q0=>open);
    uForth_cpu1_SLICE_1257I: SLOGICB
      generic map (LUT0_INITVAL=>X"0020", LUT1_INITVAL=>X"0808")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_rp_0, 
                B1=>uForth_cpu1_rp_1, C1=>uForth_cpu1_rp_4, D1=>'X', DI1=>'X', 
                DI0=>'X', A0=>uForth_cpu1_N_920, B0=>uForth_cpu1_rp_2, 
                C0=>uForth_cpu1_r_stackro_3, D0=>uForth_cpu1_rp_3, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>uForth_cpu1_N_920, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu1_r_stackria_3, Q0=>open);
    uForth_cpu1_SLICE_1258I: SLOGICB
      generic map (LUT0_INITVAL=>X"4000", LUT1_INITVAL=>X"FFEA")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_r_stackror_10, 
                B1=>uForth_cpu1_N_918, 
                C1=>uForth_cpu1_r_stackria_26_0_a3_0_a3_0, 
                D1=>uForth_cpu1_r_stackria_4, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_rp_3, B0=>uForth_cpu1_r_stackro_4, 
                C0=>uForth_cpu1_N_913, D0=>uForth_cpu1_rp_2, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>uForth_cpu1_r_stackror_19, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu1_r_stackria_4, Q0=>open);
    uForth_cpu1_SLICE_1259I: SLOGICB
      generic map (LUT0_INITVAL=>X"8000", LUT1_INITVAL=>X"FF80")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_N_920, 
                B1=>uForth_cpu1_r_stackro_15, C1=>uForth_cpu1_N_173, 
                D1=>uForth_cpu1_r_stackria_13, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_rp_3, B0=>uForth_cpu1_N_919, 
                C0=>uForth_cpu1_r_stackro_13, D0=>uForth_cpu1_rp_2, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_cpu1_r_stackror_5, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_r_stackria_13, Q0=>open);
    uForth_cpu1_SLICE_1260I: SLOGICB
      generic map (LUT0_INITVAL=>X"8000", LUT1_INITVAL=>X"FF80")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_N_898, 
                B1=>uForth_cpu1_r_stackro_16, C1=>uForth_cpu1_N_921, 
                D1=>uForth_cpu1_r_stackria_12, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_rp_3, B0=>uForth_cpu1_r_stackro_12, 
                C0=>uForth_cpu1_N_913, D0=>uForth_cpu1_rp_2, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>uForth_cpu1_r_stackror_13, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu1_r_stackria_12, Q0=>open);
    uForth_cpu1_SLICE_1261I: SLOGICB
      generic map (LUT0_INITVAL=>X"8000", LUT1_INITVAL=>X"2020")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_rp_0, 
                B1=>uForth_cpu1_rp_1, C1=>uForth_cpu1_rp_4, D1=>'X', DI1=>'X', 
                DI0=>'X', A0=>uForth_cpu1_N_908, B0=>uForth_cpu1_rp_2, 
                C0=>uForth_cpu1_r_stackro_29, D0=>uForth_cpu1_rp_3, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>uForth_cpu1_N_908, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu1_r_stackria_29, Q0=>open);
    uForth_cpu1_SLICE_1262I: SLOGICB
      generic map (LUT0_INITVAL=>X"0040", LUT1_INITVAL=>X"FF80")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_N_898, 
                B1=>uForth_cpu1_r_stackro_19, C1=>uForth_cpu1_N_912, 
                D1=>uForth_cpu1_r_stackria_17, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_rp_3, B0=>uForth_cpu1_N_908, 
                C0=>uForth_cpu1_r_stackro_17, D0=>uForth_cpu1_rp_2, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_cpu1_r_stackror_4, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_r_stackria_17, Q0=>open);
    uForth_cpu1_SLICE_1263I: SLOGICB
      generic map (LUT0_INITVAL=>X"C8C0", LUT1_INITVAL=>X"0010")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_code_5, 
                B1=>uForth_cpu1_code_4, C1=>uForth_cpu1_code_2, 
                D1=>uForth_cpu1_code_3_S, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_code_0, B0=>uForth_cpu1_rp1_4, 
                C0=>uForth_cpu1_pload37, D0=>uForth_cpu1_t_in_sn_N_41, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_cpu1_code_0, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_N_166, Q0=>open);
    uForth_cpu1_SLICE_1264I: SLOGICB
      generic map (LUT0_INITVAL=>X"0E0A", LUT1_INITVAL=>X"0040")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_code_1, 
                B1=>uForth_cpu1_pload28_2, C1=>uForth_cpu1_pload23_2, 
                D1=>uForth_cpu1_code_0_S, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_pload37, B0=>uForth_cpu1_code_0, 
                C0=>uForth_cpu1_rp1_4, D0=>uForth_cpu1_t_in_sn_N_41, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_cpu1_pload37, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_N_165, Q0=>open);
    uForth_cpu1_SLICE_1265I: SLOGICB
      generic map (LUT0_INITVAL=>X"0C0C", LUT1_INITVAL=>X"0200")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_code_3_S, 
                B1=>uForth_cpu1_code_5, C1=>uForth_cpu1_code_2, 
                D1=>uForth_cpu1_N_77, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>uForth_cpu1_N_13065_i, C0=>uForth_cpu1_sp1_4, D0=>'X', 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_cpu1_N_13065_i, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_s_stack_and_0, Q0=>open);
    uForth_cpu1_SLICE_1266I: SLOGICB
      generic map (LUT0_INITVAL=>X"AACC", LUT1_INITVAL=>X"FE00")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_s_stackror_21, 
                B1=>uForth_cpu1_s_stackror_23, C1=>uForth_cpu1_s_stackror_22, 
                D1=>uForth_cpu1_s_stackrx_12, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_s_stack_ram_44, B0=>uForth_cpu1_s_stack_ram_11, 
                C0=>'X', D0=>uForth_cpu1_sp_4, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uForth_cpu1_s_stack_12, Q1=>open, 
                OFX0=>open, F0=>uForth_cpu1_s_stackrx_12, Q0=>open);
    uForth_cpu1_SLICE_1267I: SLOGICB
      generic map (LUT0_INITVAL=>X"E2E2", LUT1_INITVAL=>X"CCC8")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_s_stackror_22, 
                B1=>uForth_cpu1_s_stackrx_11, C1=>uForth_cpu1_s_stackror_21, 
                D1=>uForth_cpu1_s_stackror_23, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_s_stack_ram_10, B0=>uForth_cpu1_sp_4, 
                C0=>uForth_cpu1_s_stack_ram_43, D0=>'X', M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>uForth_cpu1_s_stack_11, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu1_s_stackrx_11, Q0=>open);
    uForth_cpu1_SLICE_1268I: SLOGICB
      generic map (LUT0_INITVAL=>X"D8D8", LUT1_INITVAL=>X"CCC8")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_s_stackror_22, 
                B1=>uForth_cpu1_s_stackrx_10, C1=>uForth_cpu1_s_stackror_23, 
                D1=>uForth_cpu1_s_stackror_21, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_sp_4, B0=>uForth_cpu1_s_stack_ram_42, 
                C0=>uForth_cpu1_s_stack_ram_9, D0=>'X', M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>uForth_cpu1_s_stack_10, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu1_s_stackrx_10, Q0=>open);
    uForth_cpu1_SLICE_1269I: SLOGICB
      generic map (LUT0_INITVAL=>X"FC30", LUT1_INITVAL=>X"F0E0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_s_stackror_22, 
                B1=>uForth_cpu1_s_stackror_21, C1=>uForth_cpu1_s_stackrx_9, 
                D1=>uForth_cpu1_s_stackror_23, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>uForth_cpu1_sp_4, C0=>uForth_cpu1_s_stack_ram_8, 
                D0=>uForth_cpu1_s_stack_ram_41, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uForth_cpu1_s_stack_9, Q1=>open, 
                OFX0=>open, F0=>uForth_cpu1_s_stackrx_9, Q0=>open);
    uForth_cpu1_SLICE_1270I: SLOGICB
      generic map (LUT0_INITVAL=>X"EE44", LUT1_INITVAL=>X"CCC8")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_s_stackror_22, 
                B1=>uForth_cpu1_s_stackrx_8, C1=>uForth_cpu1_s_stackror_23, 
                D1=>uForth_cpu1_s_stackror_21, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_sp_4, B0=>uForth_cpu1_s_stack_ram_7, C0=>'X', 
                D0=>uForth_cpu1_s_stack_ram_40, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uForth_cpu1_s_stack_8, Q1=>open, 
                OFX0=>open, F0=>uForth_cpu1_s_stackrx_8, Q0=>open);
    uForth_cpu1_SLICE_1271I: SLOGICB
      generic map (LUT0_INITVAL=>X"FC30", LUT1_INITVAL=>X"AAA8")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_s_stackrx_7, 
                B1=>uForth_cpu1_s_stackror_22, C1=>uForth_cpu1_s_stackror_23, 
                D1=>uForth_cpu1_s_stackror_21, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>uForth_cpu1_sp_4, C0=>uForth_cpu1_s_stack_ram_6, 
                D0=>uForth_cpu1_s_stack_ram_39, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uForth_cpu1_s_stack_7, Q1=>open, 
                OFX0=>open, F0=>uForth_cpu1_s_stackrx_7, Q0=>open);
    uForth_cpu1_SLICE_1272I: SLOGICB
      generic map (LUT0_INITVAL=>X"FA50", LUT1_INITVAL=>X"FE00")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_s_stackror_22, 
                B1=>uForth_cpu1_s_stackror_21, C1=>uForth_cpu1_s_stackror_23, 
                D1=>uForth_cpu1_s_stackrx_6, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_sp_4, B0=>'X', C0=>uForth_cpu1_s_stack_ram_5, 
                D0=>uForth_cpu1_s_stack_ram_38, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uForth_cpu1_s_stack_6, Q1=>open, 
                OFX0=>open, F0=>uForth_cpu1_s_stackrx_6, Q0=>open);
    uForth_cpu1_SLICE_1273I: SLOGICB
      generic map (LUT0_INITVAL=>X"EE44", LUT1_INITVAL=>X"CCC8")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_s_stackror_22, 
                B1=>uForth_cpu1_s_stackrx_5, C1=>uForth_cpu1_s_stackror_23, 
                D1=>uForth_cpu1_s_stackror_21, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_sp_4, B0=>uForth_cpu1_s_stack_ram_4, C0=>'X', 
                D0=>uForth_cpu1_s_stack_ram_37, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uForth_cpu1_s_stack_5, Q1=>open, 
                OFX0=>open, F0=>uForth_cpu1_s_stackrx_5, Q0=>open);
    uForth_cpu1_SLICE_1274I: SLOGICB
      generic map (LUT0_INITVAL=>X"EE44", LUT1_INITVAL=>X"FE00")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_s_stackror_22, 
                B1=>uForth_cpu1_s_stackror_21, C1=>uForth_cpu1_s_stackror_23, 
                D1=>uForth_cpu1_s_stackrx_4, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_sp_4, B0=>uForth_cpu1_s_stack_ram_3, C0=>'X', 
                D0=>uForth_cpu1_s_stack_ram_36, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uForth_cpu1_s_stack_4, Q1=>open, 
                OFX0=>open, F0=>uForth_cpu1_s_stackrx_4, Q0=>open);
    uForth_cpu1_SLICE_1275I: SLOGICB
      generic map (LUT0_INITVAL=>X"D8D8", LUT1_INITVAL=>X"CCC8")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_s_stackror_23, 
                B1=>uForth_cpu1_s_stackrx_3, C1=>uForth_cpu1_s_stackror_21, 
                D1=>uForth_cpu1_s_stackror_22, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_sp_4, B0=>uForth_cpu1_s_stack_ram_35, 
                C0=>uForth_cpu1_s_stack_ram_2, D0=>'X', M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>uForth_cpu1_s_stack_3, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu1_s_stackrx_3, Q0=>open);
    uForth_cpu1_SLICE_1276I: SLOGICB
      generic map (LUT0_INITVAL=>X"CCAA", LUT1_INITVAL=>X"FE00")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_s_stackror_23, 
                B1=>uForth_cpu1_s_stackror_22, C1=>uForth_cpu1_s_stackror_21, 
                D1=>uForth_cpu1_s_stackrx_2, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_s_stack_ram_1, B0=>uForth_cpu1_s_stack_ram_34, 
                C0=>'X', D0=>uForth_cpu1_sp_4, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uForth_cpu1_s_stack_2, Q1=>open, 
                OFX0=>open, F0=>uForth_cpu1_s_stackrx_2, Q0=>open);
    uForth_cpu1_SLICE_1277I: SLOGICB
      generic map (LUT0_INITVAL=>X"F3C0", LUT1_INITVAL=>X"CCC8")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_s_stackror_22, 
                B1=>uForth_cpu1_s_stackrx_1, C1=>uForth_cpu1_s_stackror_21, 
                D1=>uForth_cpu1_s_stackror_23, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>uForth_cpu1_sp_4, C0=>uForth_cpu1_s_stack_ram_33, 
                D0=>uForth_cpu1_s_stack_ram_0, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uForth_cpu1_s_stack_1, Q1=>open, 
                OFX0=>open, F0=>uForth_cpu1_s_stackrx_1, Q0=>open);
    uForth_cpu1_SLICE_1278I: SLOGICB
      generic map (LUT0_INITVAL=>X"AAF0", LUT1_INITVAL=>X"7770")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_s_stackrx_0, 
                B1=>uForth_cpu1_s_stackror, C1=>uForth_cpu1_code_0_S, 
                D1=>uForth_cpu1_code_2, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_s_stack_ram_32, B0=>'X', 
                C0=>uForth_cpu1_s_stack_ram, D0=>uForth_cpu1_sp_4, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_cpu1_t_in_d_bm_1_0, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_s_stackrx_0, Q0=>open);
    uForth_cpu1_SLICE_1279I: SLOGICB
      generic map (LUT0_INITVAL=>X"ACAC", LUT1_INITVAL=>X"D850")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_rpopp_2, 
                B1=>uForth_cpu1_r_stackror, C1=>uForth_cpu1_t_32, 
                D1=>uForth_cpu1_r_stackrx_32, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_r_stack_ram_64, B0=>uForth_cpu1_r_stack_ram_31, 
                C0=>uForth_cpu1_rp_4, D0=>'X', M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uForth_cpu1_r_3_m0_32, Q1=>open, 
                OFX0=>open, F0=>uForth_cpu1_r_stackrx_32, Q0=>open);
    uForth_cpu1_SLICE_1280I: SLOGICB
      generic map (LUT0_INITVAL=>X"EE44", LUT1_INITVAL=>X"FE00")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_s_stackror_21, 
                B1=>uForth_cpu1_s_stackror_22, C1=>uForth_cpu1_s_stackror_23, 
                D1=>uForth_cpu1_s_stackrx_27, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_sp_4, B0=>uForth_cpu1_s_stack_ram_26, C0=>'X', 
                D0=>uForth_cpu1_s_stack_ram_59, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uForth_cpu1_s_stack_27, Q1=>open, 
                OFX0=>open, F0=>uForth_cpu1_s_stackrx_27, Q0=>open);
    uForth_cpu1_SLICE_1281I: SLOGICB
      generic map (LUT0_INITVAL=>X"E2E2", LUT1_INITVAL=>X"AAA8")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_s_stackrx_26, 
                B1=>uForth_cpu1_s_stackror_23, C1=>uForth_cpu1_s_stackror_21, 
                D1=>uForth_cpu1_s_stackror_22, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_s_stack_ram_25, B0=>uForth_cpu1_sp_4, 
                C0=>uForth_cpu1_s_stack_ram_58, D0=>'X', M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>uForth_cpu1_s_stack_26, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu1_s_stackrx_26, Q0=>open);
    uForth_cpu1_SLICE_1282I: SLOGICB
      generic map (LUT0_INITVAL=>X"B8B8", LUT1_INITVAL=>X"F0E0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_s_stackror_22, 
                B1=>uForth_cpu1_s_stackror_21, C1=>uForth_cpu1_s_stackrx_25, 
                D1=>uForth_cpu1_s_stackror_23, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_s_stack_ram_57, B0=>uForth_cpu1_sp_4, 
                C0=>uForth_cpu1_s_stack_ram_24, D0=>'X', M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>uForth_cpu1_s_stack_25, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu1_s_stackrx_25, Q0=>open);
    uForth_cpu1_SLICE_1283I: SLOGICB
      generic map (LUT0_INITVAL=>X"F3C0", LUT1_INITVAL=>X"F0E0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_s_stackror_21, 
                B1=>uForth_cpu1_s_stackror_23, C1=>uForth_cpu1_s_stackrx_24, 
                D1=>uForth_cpu1_s_stackror_22, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>uForth_cpu1_sp_4, C0=>uForth_cpu1_s_stack_ram_56, 
                D0=>uForth_cpu1_s_stack_ram_23, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uForth_cpu1_s_stack_24, Q1=>open, 
                OFX0=>open, F0=>uForth_cpu1_s_stackrx_24, Q0=>open);
    uForth_cpu1_SLICE_1284I: SLOGICB
      generic map (LUT0_INITVAL=>X"FC30", LUT1_INITVAL=>X"FE00")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_s_stackror_21, 
                B1=>uForth_cpu1_s_stackror_23, C1=>uForth_cpu1_s_stackror_22, 
                D1=>uForth_cpu1_s_stackrx_23, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>uForth_cpu1_sp_4, C0=>uForth_cpu1_s_stack_ram_22, 
                D0=>uForth_cpu1_s_stack_ram_55, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uForth_cpu1_s_stack_23, Q1=>open, 
                OFX0=>open, F0=>uForth_cpu1_s_stackrx_23, Q0=>open);
    uForth_cpu1_SLICE_1285I: SLOGICB
      generic map (LUT0_INITVAL=>X"BB88", LUT1_INITVAL=>X"CCC8")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_s_stackror_22, 
                B1=>uForth_cpu1_s_stackrx_22, C1=>uForth_cpu1_s_stackror_21, 
                D1=>uForth_cpu1_s_stackror_23, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_s_stack_ram_54, B0=>uForth_cpu1_sp_4, C0=>'X', 
                D0=>uForth_cpu1_s_stack_ram_21, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uForth_cpu1_s_stack_22, Q1=>open, 
                OFX0=>open, F0=>uForth_cpu1_s_stackrx_22, Q0=>open);
    uForth_cpu1_SLICE_1286I: SLOGICB
      generic map (LUT0_INITVAL=>X"FA0A", LUT1_INITVAL=>X"FE00")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_s_stackror_22, 
                B1=>uForth_cpu1_s_stackror_21, C1=>uForth_cpu1_s_stackror_23, 
                D1=>uForth_cpu1_s_stackrx_21, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_s_stack_ram_20, B0=>'X', C0=>uForth_cpu1_sp_4, 
                D0=>uForth_cpu1_s_stack_ram_53, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uForth_cpu1_s_stack_21, Q1=>open, 
                OFX0=>open, F0=>uForth_cpu1_s_stackrx_21, Q0=>open);
    uForth_cpu1_SLICE_1287I: SLOGICB
      generic map (LUT0_INITVAL=>X"BB88", LUT1_INITVAL=>X"CCC8")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_s_stackror_22, 
                B1=>uForth_cpu1_s_stackrx_20, C1=>uForth_cpu1_s_stackror_21, 
                D1=>uForth_cpu1_s_stackror_23, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_s_stack_ram_52, B0=>uForth_cpu1_sp_4, C0=>'X', 
                D0=>uForth_cpu1_s_stack_ram_19, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uForth_cpu1_s_stack_20, Q1=>open, 
                OFX0=>open, F0=>uForth_cpu1_s_stackrx_20, Q0=>open);
    uForth_cpu1_SLICE_1288I: SLOGICB
      generic map (LUT0_INITVAL=>X"EE22", LUT1_INITVAL=>X"AAA8")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_s_stackrx_19, 
                B1=>uForth_cpu1_s_stackror_23, C1=>uForth_cpu1_s_stackror_22, 
                D1=>uForth_cpu1_s_stackror_21, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_s_stack_ram_18, B0=>uForth_cpu1_sp_4, C0=>'X', 
                D0=>uForth_cpu1_s_stack_ram_51, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uForth_cpu1_s_stack_19, Q1=>open, 
                OFX0=>open, F0=>uForth_cpu1_s_stackrx_19, Q0=>open);
    uForth_cpu1_SLICE_1289I: SLOGICB
      generic map (LUT0_INITVAL=>X"F3C0", LUT1_INITVAL=>X"AAA8")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_s_stackrx_18, 
                B1=>uForth_cpu1_s_stackror_23, C1=>uForth_cpu1_s_stackror_22, 
                D1=>uForth_cpu1_s_stackror_21, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>uForth_cpu1_sp_4, C0=>uForth_cpu1_s_stack_ram_50, 
                D0=>uForth_cpu1_s_stack_ram_17, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uForth_cpu1_s_stack_18, Q1=>open, 
                OFX0=>open, F0=>uForth_cpu1_s_stackrx_18, Q0=>open);
    uForth_cpu1_SLICE_1290I: SLOGICB
      generic map (LUT0_INITVAL=>X"EE44", LUT1_INITVAL=>X"F0E0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_s_stackror_23, 
                B1=>uForth_cpu1_s_stackror_21, C1=>uForth_cpu1_s_stackrx_17, 
                D1=>uForth_cpu1_s_stackror_22, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_sp_4, B0=>uForth_cpu1_s_stack_ram_16, C0=>'X', 
                D0=>uForth_cpu1_s_stack_ram_49, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uForth_cpu1_s_stack_17, Q1=>open, 
                OFX0=>open, F0=>uForth_cpu1_s_stackrx_17, Q0=>open);
    uForth_cpu1_SLICE_1291I: SLOGICB
      generic map (LUT0_INITVAL=>X"CCF0", LUT1_INITVAL=>X"AAA8")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_s_stackrx_16, 
                B1=>uForth_cpu1_s_stackror_22, C1=>uForth_cpu1_s_stackror_23, 
                D1=>uForth_cpu1_s_stackror_21, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>uForth_cpu1_s_stack_ram_48, C0=>uForth_cpu1_s_stack_ram_15, 
                D0=>uForth_cpu1_sp_4, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>uForth_cpu1_s_stack_16, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_s_stackrx_16, Q0=>open);
    uForth_cpu1_SLICE_1292I: SLOGICB
      generic map (LUT0_INITVAL=>X"F0CC", LUT1_INITVAL=>X"F0E0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_s_stackror_21, 
                B1=>uForth_cpu1_s_stackror_23, C1=>uForth_cpu1_s_stackrx_15, 
                D1=>uForth_cpu1_s_stackror_22, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>uForth_cpu1_s_stack_ram_14, C0=>uForth_cpu1_s_stack_ram_47, 
                D0=>uForth_cpu1_sp_4, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>uForth_cpu1_s_stack_15, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_s_stackrx_15, Q0=>open);
    uForth_cpu1_SLICE_1293I: SLOGICB
      generic map (LUT0_INITVAL=>X"AAF0", LUT1_INITVAL=>X"CCC8")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_s_stackror_21, 
                B1=>uForth_cpu1_s_stackrx_14, C1=>uForth_cpu1_s_stackror_22, 
                D1=>uForth_cpu1_s_stackror_23, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_s_stack_ram_46, B0=>'X', 
                C0=>uForth_cpu1_s_stack_ram_13, D0=>uForth_cpu1_sp_4, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_cpu1_s_stack_14, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_s_stackrx_14, Q0=>open);
    uForth_cpu1_SLICE_1294I: SLOGICB
      generic map (LUT0_INITVAL=>X"AACC", LUT1_INITVAL=>X"FE00")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_s_stackror_21, 
                B1=>uForth_cpu1_s_stackror_23, C1=>uForth_cpu1_s_stackror_22, 
                D1=>uForth_cpu1_s_stackrx_13, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_s_stack_ram_45, B0=>uForth_cpu1_s_stack_ram_12, 
                C0=>'X', D0=>uForth_cpu1_sp_4, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uForth_cpu1_s_stack_13, Q1=>open, 
                OFX0=>open, F0=>uForth_cpu1_s_stackrx_13, Q0=>open);
    uForth_cpu1_SLICE_1295I: SLOGICB
      generic map (LUT0_INITVAL=>X"FA0A", LUT1_INITVAL=>X"F0E0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_s_stackror_22, 
                B1=>uForth_cpu1_s_stackror_23, C1=>uForth_cpu1_s_stackrx_32, 
                D1=>uForth_cpu1_s_stackror_21, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_s_stack_ram_31, B0=>'X', C0=>uForth_cpu1_sp_4, 
                D0=>uForth_cpu1_s_stack_ram_64, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uForth_cpu1_s_stack_32, Q1=>open, 
                OFX0=>open, F0=>uForth_cpu1_s_stackrx_32, Q0=>open);
    uForth_cpu1_SLICE_1296I: SLOGICB
      generic map (LUT0_INITVAL=>X"B8B8", LUT1_INITVAL=>X"F0E0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_s_stackror_22, 
                B1=>uForth_cpu1_s_stackror_21, C1=>uForth_cpu1_s_stackrx_31, 
                D1=>uForth_cpu1_s_stackror_23, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_s_stack_ram_63, B0=>uForth_cpu1_sp_4, 
                C0=>uForth_cpu1_s_stack_ram_30, D0=>'X', M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>uForth_cpu1_s_stack_31, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu1_s_stackrx_31, Q0=>open);
    uForth_cpu1_SLICE_1297I: SLOGICB
      generic map (LUT0_INITVAL=>X"EE22", LUT1_INITVAL=>X"F0E0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_s_stackror_22, 
                B1=>uForth_cpu1_s_stackror_21, C1=>uForth_cpu1_s_stackrx_30, 
                D1=>uForth_cpu1_s_stackror_23, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_s_stack_ram_29, B0=>uForth_cpu1_sp_4, C0=>'X', 
                D0=>uForth_cpu1_s_stack_ram_62, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uForth_cpu1_s_stack_30, Q1=>open, 
                OFX0=>open, F0=>uForth_cpu1_s_stackrx_30, Q0=>open);
    uForth_cpu1_SLICE_1298I: SLOGICB
      generic map (LUT0_INITVAL=>X"E2E2", LUT1_INITVAL=>X"F0E0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_s_stackror_22, 
                B1=>uForth_cpu1_s_stackror_21, C1=>uForth_cpu1_s_stackrx_29, 
                D1=>uForth_cpu1_s_stackror_23, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_s_stack_ram_28, B0=>uForth_cpu1_sp_4, 
                C0=>uForth_cpu1_s_stack_ram_61, D0=>'X', M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>uForth_cpu1_s_stack_29, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu1_s_stackrx_29, Q0=>open);
    uForth_cpu1_SLICE_1299I: SLOGICB
      generic map (LUT0_INITVAL=>X"FC30", LUT1_INITVAL=>X"F0E0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_s_stackror_22, 
                B1=>uForth_cpu1_s_stackror_21, C1=>uForth_cpu1_s_stackrx_28, 
                D1=>uForth_cpu1_s_stackror_23, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>uForth_cpu1_sp_4, C0=>uForth_cpu1_s_stack_ram_27, 
                D0=>uForth_cpu1_s_stack_ram_60, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uForth_cpu1_s_stack_28, Q1=>open, 
                OFX0=>open, F0=>uForth_cpu1_s_stackrx_28, Q0=>open);
    uForth_SLICE_1300I: SLOGICB
      generic map (LUT0_INITVAL=>X"CAC0", LUT1_INITVAL=>X"FEFE")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu_m_write, 
                B1=>uForth_N_449, C1=>uForth_N_448, D1=>'X', DI1=>'X', 
                DI0=>'X', A0=>uForth_un22_system_data_o, 
                B0=>uForth_cpu_data_o_14, C0=>uForth_cpu1_t_in_sn_N_5, 
                D0=>un1_cpu_data_o_6, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>uForth_un22_system_data_o, Q1=>open, 
                OFX0=>open, F0=>uForth_cpu1_N_319, Q0=>open);
    uForth_cpu1_SLICE_1301I: SLOGICB
      generic map (LUT0_INITVAL=>X"8F80", LUT1_INITVAL=>X"3303")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>uForth_cpu1_code_4, 
                C1=>uForth_cpu1_code_2, D1=>uForth_cpu1_code_0_S, DI1=>'X', 
                DI0=>'X', A0=>uForth_un22_system_data_o, 
                B0=>uForth_un1_cpu_data_o_m2_10, C0=>uForth_cpu1_t_in_10_s_3, 
                D0=>uForth_cpu1_t_in_10_d_10, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uForth_cpu1_t_in_10_s_3, Q1=>open, 
                OFX0=>open, F0=>uForth_cpu1_N_457, Q0=>open);
    uForth_cpu1_SLICE_1302I: SLOGICB
      generic map (LUT0_INITVAL=>X"E444", LUT1_INITVAL=>X"DD88")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_code_4, 
                B1=>uForth_cpu1_N_350, C1=>'X', D1=>uForth_cpu_data_o_11, 
                DI1=>'X', DI0=>'X', A0=>uForth_cpu1_t_in_10_s_3, 
                B0=>uForth_cpu1_t_in_10_d_3, C0=>uForth_un22_system_data_o, 
                D0=>un1_cpu_data_o_3, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>uForth_cpu1_t_in_10_d_3, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_N_450, Q0=>open);
    uForth_cpu1_SLICE_1303I: SLOGICB
      generic map (LUT0_INITVAL=>X"A0CC", LUT1_INITVAL=>X"DD88")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_code_4, 
                B1=>uForth_cpu1_N_356, C1=>'X', D1=>uForth_cpu_data_o_17, 
                DI1=>'X', DI0=>'X', A0=>uForth_un22_system_data_o, 
                B0=>uForth_cpu1_t_in_10_d_9, C0=>uForth_un1_cpu_data_o_m2_9, 
                D0=>uForth_cpu1_t_in_10_s_3, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uForth_cpu1_t_in_10_d_9, Q1=>open, 
                OFX0=>open, F0=>uForth_cpu1_N_456, Q0=>open);
    uForth_cpu1_SLICE_1304I: SLOGICB
      generic map (LUT0_INITVAL=>X"E222", LUT1_INITVAL=>X"EE22")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu_data_o_19, 
                B1=>uForth_cpu1_code_4, C1=>'X', D1=>uForth_cpu1_N_358, 
                DI1=>'X', DI0=>'X', A0=>uForth_cpu1_t_in_10_d_11, 
                B0=>uForth_cpu1_t_in_10_s_3, C0=>uForth_un1_cpu_data_o_m2_11, 
                D0=>uForth_un22_system_data_o, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uForth_cpu1_t_in_10_d_11, Q1=>open, 
                OFX0=>open, F0=>uForth_cpu1_N_458, Q0=>open);
    uForth_cpu1_SLICE_1305I: SLOGICB
      generic map (LUT0_INITVAL=>X"CFCA", LUT1_INITVAL=>X"00EC")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_a_0, 
                B1=>uForth_cpu1_pload31, C1=>uForth_cpu1_pload28, D1=>SRst, 
                DI1=>'X', DI0=>'X', A0=>uForth_cpu1_un1_t_2_m_0, 
                B0=>uForth_cpu1_a_1, C0=>uForth_cpu1_un1_inten6_1, 
                D0=>uForth_cpu1_a_4_iv_1_0, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uForth_cpu1_un1_inten6_1, Q1=>open, 
                OFX0=>open, F0=>uForth_cpu1_a_4_d_0, Q0=>open);
    uForth_SLICE_1306I: SLOGICB
      generic map (LUT0_INITVAL=>X"FF08", LUT1_INITVAL=>X"FEFC")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_N_446, 
                B1=>uForth_N_371, C1=>uForth_un1_cpu_data_o_m0_0_0_0_8, 
                D1=>MiscReg1_8, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_t_in_a0_2_8, B0=>uForth_un1_cpu_data_o_m0_8, 
                C0=>uForth_un1_cpu_data_o_sm0, D0=>uForth_cpu1_t_in_0_0_8, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_un1_cpu_data_o_m0_8, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_t_in_0_1_8, Q0=>open);
    uForth_cpu1_SLICE_1307I: SLOGICB
      generic map (LUT0_INITVAL=>X"F8F0", LUT1_INITVAL=>X"A303")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_code_2, 
                B1=>uForth_cpu1_code_1, C1=>uForth_cpu1_code_0_S, 
                D1=>uForth_cpu1_code_4, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_t_in_sn_N_25, B0=>uForth_cpu1_N_388, 
                C0=>uForth_cpu1_t_in_a1_8, D0=>uForth_cpu1_t_in_sn_N_21, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_cpu1_t_in_sn_N_25, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_t_in_0_0_8, Q0=>open);
    uForth_cpu1_SLICE_1308I: SLOGICB
      generic map (LUT0_INITVAL=>X"E2E2", LUT1_INITVAL=>X"CCAA")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu_data_o_9, 
                B1=>uForth_cpu1_N_348, C1=>'X', D1=>uForth_cpu1_code_4, 
                DI1=>'X', DI0=>'X', A0=>uForth_cpu1_t_in_10_d_1, 
                B0=>uForth_cpu1_t_in_sn_N_25, C0=>uForth_cpu1_N_381, D0=>'X', 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_cpu1_t_in_10_d_1, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_t_in_11_d_1, Q0=>open);
    uForth_SLICE_1309I: SLOGICB
      generic map (LUT0_INITVAL=>X"8800", LUT1_INITVAL=>X"AAB8")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu_data_o_8, 
                B1=>uForth_cpu_m_write, C1=>uForth_memory_data_o_8, 
                D1=>uForth_un1_system_data_o_2_sn, DI1=>'X', DI0=>'X', 
                A0=>uForth_un1_cpu_data_o_m1_8, B0=>uForth_un1_cpu_data_o_sm0, 
                C0=>'X', D0=>uForth_cpu1_t_in_a0_2_8, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>uForth_un1_cpu_data_o_m1_8, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu1_t_in_a1_8, Q0=>open);
    uForth_cpu1_SLICE_1310I: SLOGICB
      generic map (LUT0_INITVAL=>X"D8CC", LUT1_INITVAL=>X"4040")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_code_0_S, 
                B1=>uForth_cpu1_un1_a_in_0_sqmuxa_a1_1, 
                C1=>uForth_cpu1_un1_a_in_0_sqmuxa_a0_2, D1=>'X', DI1=>'X', 
                DI0=>'X', A0=>uForth_cpu1_un1_a_in_0_sqmuxa_a1, 
                B0=>uForth_cpu1_s_stack_0, C0=>uForth_cpu1_a_in_0_sqmuxa, 
                D0=>uForth_cpu1_un1_a_in_0_sqmuxa_2_0, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_cpu1_un1_a_in_0_sqmuxa_a1, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_un1_s_stack_31, Q0=>open);
    uForth_cpu1_SLICE_1311I: SLOGICB
      generic map (LUT0_INITVAL=>X"780F", LUT1_INITVAL=>X"FEFE")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_s_stackror_22, 
                B1=>uForth_cpu1_s_stackror_21, C1=>uForth_cpu1_s_stackror_23, 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_s_stackrx_21, 
                B0=>uForth_cpu1_s_stackror, C0=>uForth_cpu_data_o_21, 
                D0=>uForth_cpu1_code_2, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>uForth_cpu1_s_stackror, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_N_198, Q0=>open);
    uForth_cpu1_SLICE_1312I: SLOGICB
      generic map (LUT0_INITVAL=>X"D2F0", LUT1_INITVAL=>X"4E4E")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_slot_2, 
                B1=>uForth_cpu1_N_699, C1=>uForth_cpu1_code_5_sx_x_0, D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>uForth_cpu1_un4_sum_0_a, 
                B0=>uForth_cpu1_code_0_S, C0=>uForth_cpu_data_o_0, 
                D0=>uForth_cpu1_un4_sum_cry_31, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uForth_cpu1_code_0_S, Q1=>open, 
                OFX0=>open, F0=>uForth_cpu1_N_348, Q0=>open);
    uForth_cpu1_SLICE_1313I: SLOGICB
      generic map (LUT0_INITVAL=>X"0500", LUT1_INITVAL=>X"4040")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_code_1, 
                B1=>uForth_cpu1_code_0_S, C1=>uForth_cpu1_code_3_S, D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>uForth_cpu1_code_5, B0=>'X', 
                C0=>uForth_cpu1_code_4, D0=>uForth_cpu1_N_10, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>uForth_cpu1_N_10, Q1=>open, 
                OFX0=>open, F0=>uForth_cpu1_a_in_0_sqmuxa, Q0=>open);
    uForth_cpu1_SLICE_1314I: SLOGICB
      generic map (LUT0_INITVAL=>X"F888", LUT1_INITVAL=>X"2200")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_a_4_sqmuxa_1, 
                B1=>SRst, C1=>'X', D1=>uForth_cpu1_a_4_sqmuxa_0, DI1=>'X', 
                DI0=>'X', A0=>uForth_a_2, B0=>uForth_cpu1_a_1_sqmuxa, 
                C0=>uForth_cpu_data_o_1, D0=>uForth_cpu1_a_4_sqmuxa, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_cpu1_a_4_sqmuxa, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_a_4_iv_0_1, Q0=>open);
    uForth_cpu1_SLICE_1315I: SLOGICB
      generic map (LUT0_INITVAL=>X"F888", LUT1_INITVAL=>X"0044")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_a_0, 
                B1=>uForth_cpu1_pload28, C1=>'X', D1=>SRst, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_a_3, B0=>uForth_cpu1_a_1_sqmuxa, 
                C0=>uForth_cpu_data_o_2, D0=>uForth_cpu1_a_4_sqmuxa, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_cpu1_a_1_sqmuxa, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_a_4_iv_0_2, Q0=>open);
    uForth_cpu1_SLICE_1316I: SLOGICB
      generic map (LUT0_INITVAL=>X"0151", LUT1_INITVAL=>X"0333")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>uForth_cpu1_code_4, 
                C1=>uForth_cpu1_code_3_S, D1=>uForth_cpu1_code_0_S, DI1=>'X', 
                DI0=>'X', A0=>uForth_cpu1_code_5, B0=>uForth_cpu1_N_7, 
                C0=>uForth_cpu1_code_1, D0=>uForth_cpu1_N_11, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>uForth_cpu1_N_7, Q1=>open, 
                OFX0=>open, F0=>uForth_cpu1_tload_1, Q0=>open);
    uForth_SLICE_1317I: SLOGICB
      generic map (LUT0_INITVAL=>X"8000", LUT1_INITVAL=>X"0080")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_N_441, B1=>PpWe, 
                C1=>uForth_PeekDat_iv_0_0_a2_7_0_0, D1=>PpAdd_0, DI1=>'X', 
                DI0=>'X', A0=>uForth_un8_N_4, B0=>uForth_cpu_m_write, 
                C0=>uForth_cpu_addr_o_29, D0=>uForth_cpu_addr_o_30, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>un1_fiford_i_i_a2, 
                Q1=>open, OFX0=>open, F0=>PpWe, Q0=>open);
    uForth_cpu1_SLICE_1318I: SLOGICB
      generic map (LUT0_INITVAL=>X"00CC", LUT1_INITVAL=>X"08CC")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_code_4, 
                B1=>uForth_cpu1_t_in_sn_m20_1, C1=>uForth_cpu1_code_3_S, 
                D1=>uForth_cpu1_t_in_sn_N_41, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>uForth_cpu1_t_in_sn_N_21, C0=>'X', 
                D0=>uForth_cpu1_t_in_sn_N_25, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uForth_cpu1_t_in_sn_N_21, Q1=>open, 
                OFX0=>open, F0=>uForth_cpu1_t_in_s_2, Q0=>open);
    uForth_cpu1_SLICE_1319I: SLOGICB
      generic map (LUT0_INITVAL=>X"0080", LUT1_INITVAL=>X"8000")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_code_0_S, 
                B1=>uForth_cpu1_pload28_0, C1=>uForth_cpu1_pload28_2, 
                D1=>uForth_cpu1_code_1, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_un4_sum_cry_3_0_S1, B0=>uForth_a_0, 
                C0=>uForth_cpu1_pload28, D0=>SRst, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uForth_cpu1_pload28, Q1=>open, 
                OFX0=>open, F0=>uForth_cpu1_un4_sum_m_4, Q0=>open);
    uForth_cpu1_SLICE_1320I: SLOGICB
      generic map (LUT0_INITVAL=>X"8000", LUT1_INITVAL=>X"0505")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_N_72, B1=>'X', 
                C1=>uForth_cpu1_sp1_4, D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_sp1_2, B0=>uForth_cpu1_N_952, 
                C0=>uForth_cpu1_N_959, D0=>uForth_cpu1_sp1_1, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>uForth_cpu1_N_952, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu1_N_932, Q0=>open);
    uForth_cpu1_SLICE_1321I: SLOGICB
      generic map (LUT0_INITVAL=>X"8000", LUT1_INITVAL=>X"3300")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>uForth_cpu1_N_72, 
                C1=>'X', D1=>uForth_cpu1_sp1_4, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_N_954, B0=>uForth_cpu1_sp1_2, 
                C0=>uForth_cpu1_sp1_1, D0=>uForth_cpu1_N_959, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>uForth_cpu1_N_954, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu1_N_940, Q0=>open);
    uForth_cpu1_SLICE_1322I: SLOGICB
      generic map (LUT0_INITVAL=>X"F3C0", LUT1_INITVAL=>X"2000")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_code_0_S, 
                B1=>uForth_cpu1_code_5, C1=>uForth_cpu1_code_3, 
                D1=>uForth_cpu1_pload13_2, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>uForth_cpu1_pload13, C0=>uForth_cpu1_r_2, 
                D0=>uForth_cpu1_i_2, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>uForth_cpu1_pload13, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_N_589, Q0=>open);
    uForth_cpu1_SLICE_1323I: SLOGICB
      generic map (LUT0_INITVAL=>X"F0E0", LUT1_INITVAL=>X"FFFE")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_s_stackror_8, 
                B1=>uForth_cpu1_s_stackror_9, C1=>uForth_cpu1_s_stackror_11, 
                D1=>uForth_cpu1_s_stackror_10, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_s_stackror_22, B0=>uForth_cpu1_s_stackror_21, 
                C0=>uForth_cpu1_s_stackrx_0, D0=>uForth_cpu1_s_stackror_23, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_cpu1_s_stackror_22, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_un4_sum_0_a, Q0=>open);
    uForth_cpu1_SLICE_1324I: SLOGICB
      generic map (LUT0_INITVAL=>X"FE00", LUT1_INITVAL=>X"FFFE")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_s_stackror_6, 
                B1=>uForth_cpu1_s_stackror_4, C1=>uForth_cpu1_s_stackror_7, 
                D1=>uForth_cpu1_s_stackror_5, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_s_stackror_22, B0=>uForth_cpu1_s_stackror_21, 
                C0=>uForth_cpu1_s_stackror_23, D0=>uForth_cpu1_s_stackrx_0, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_cpu1_s_stackror_21, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_s_stack_0, Q0=>open);
    uForth_cpu1_SLICE_1325I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFFE", LUT1_INITVAL=>X"FFFE")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_r_stackria_5, 
                B1=>uForth_cpu1_r_stackror_19, C1=>uForth_cpu1_r_stackror_8, 
                D1=>uForth_cpu1_r_stackria_3, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_r_stackror_24, B0=>uForth_cpu1_r_stackror_22, 
                C0=>uForth_cpu1_r_stackror_25, D0=>uForth_cpu1_r_stackror_23, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_cpu1_r_stackror_24, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_r_stackror, Q0=>open);
    uForth_cpu1_SLICE_1326I: SLOGICB
      generic map (LUT0_INITVAL=>X"0013", LUT1_INITVAL=>X"0207")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_slot_2, 
                B1=>uForth_cpu1_N_707, C1=>uForth_cpu1_code_3_S, 
                D1=>uForth_cpu1_N_701, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_code_1, B0=>uForth_cpu1_code_5, 
                C0=>uForth_cpu1_pload28_0, D0=>uForth_cpu1_t_in_sn_N_32, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_cpu1_pload28_0, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_t_in_sn_m20_1, Q0=>open);
    uForth_cpu1_SLICE_1327I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFAE", LUT1_INITVAL=>X"0003")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>uForth_cpu1_un1_p_sel_2_i, C1=>uForth_cpu1_pload_5_i_3, 
                D1=>uForth_cpu1_pload_5_i_2, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_pload_5_i_0, B0=>uForth_cpu1_N_100_1, 
                C0=>uForth_cpu1_t_32, D0=>uForth_cpu1_N_101, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>uForth_cpu1_p_4_sn_N_5, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu1_pload_5_i_3, Q0=>open);
    uForth_cpu1_SLICE_1328I: SLOGICB
      generic map (LUT0_INITVAL=>X"0C32", LUT1_INITVAL=>X"FF04")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_code_1, 
                B1=>uForth_cpu1_N_21, C1=>uForth_cpu1_code_5, D1=>SRst, 
                DI1=>'X', DI0=>'X', A0=>uForth_cpu1_code_2, 
                B0=>uForth_cpu1_code_4, C0=>uForth_cpu1_code_0_S, 
                D0=>uForth_cpu1_code_3_S, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>uForth_cpu1_re, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_N_21, Q0=>open);
    uForth_cpu1_SLICE_1329I: SLOGICB
      generic map (LUT0_INITVAL=>X"CCF0", LUT1_INITVAL=>X"DC8C")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_code_0_S, 
                B1=>uForth_cpu_data_o_7, C1=>uForth_cpu1_un4_sum_cry_31, 
                D1=>uForth_cpu1_un4_sum_cry_7_0_S0, DI1=>'X', DI0=>'X', 
                A0=>'X', B0=>uForth_cpu1_N_355, C0=>uForth_cpu_data_o_16, 
                D0=>uForth_cpu1_code_4, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>uForth_cpu1_N_355, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_t_in_10_d_8, Q0=>open);
    uForth_cpu1_SLICE_1330I: SLOGICB
      generic map (LUT0_INITVAL=>X"CCF0", LUT1_INITVAL=>X"CCE4")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_un4_sum_cry_31, 
                B1=>uForth_cpu_data_o_9, C1=>uForth_cpu1_un4_sum_cry_9_0_S0, 
                D1=>uForth_cpu1_code_0_S, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>uForth_cpu1_N_357, C0=>uForth_cpu_data_o_18, 
                D0=>uForth_cpu1_code_4, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>uForth_cpu1_N_357, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_t_in_10_d_10, Q0=>open);
    uForth_cpu1_SLICE_1331I: SLOGICB
      generic map (LUT0_INITVAL=>X"0B0F", LUT1_INITVAL=>X"0022")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>uForth_cpu1_un1_a_in_0_sqmuxa_a0_2, 
                B1=>uForth_cpu1_un1_a_in_0_sqmuxa_a0_sx, C1=>'X', 
                D1=>uForth_cpu1_code_2, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_code_1, B0=>uForth_cpu1_code_0_S, 
                C0=>uForth_cpu1_un1_a_in_0_sqmuxa_a0, 
                D0=>uForth_cpu1_un1_a_in_0_sqmuxa_a2_1, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_cpu1_un1_a_in_0_sqmuxa_a0, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_un1_a_in_0_sqmuxa_2_0, Q0=>open);
    uForth_SLICE_1332I: SLOGICB
      generic map (LUT0_INITVAL=>X"F0CC", LUT1_INITVAL=>X"8800")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu_addr_o_29, 
                B1=>uForth_un8_N_4, C1=>'X', D1=>uForth_cpu_addr_o_30, 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>uForth_cpu1_p_30, 
                C0=>uForth_cpu1_a_30, D0=>uForth_cpu1_decode_addr_sel_1, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_N_448, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu_addr_o_30, Q0=>open);
    uForth_cpu1_SLICE_1333I: SLOGICB
      generic map (LUT0_INITVAL=>X"A5A4", LUT1_INITVAL=>X"FFFE")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_un75_z_23, 
                B1=>uForth_cpu1_un75_z_21, C1=>uForth_cpu1_un75_z_20, 
                D1=>uForth_cpu1_un75_z_22, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_N_97, B0=>uForth_cpu1_un75_z_28, 
                C0=>uForth_cpu1_code_3_S, D0=>uForth_cpu1_un75_z_29, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_cpu1_un75_z_29, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_pload_5_i_2, Q0=>open);
    uForth_cpu1_SLICE_1334I: SLOGICB
      generic map (LUT0_INITVAL=>X"0200", LUT1_INITVAL=>X"3210")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_slot_2, 
                B1=>uForth_cpu1_code_5, C1=>uForth_cpu1_N_703, 
                D1=>uForth_cpu1_N_709, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_pload28_2, B0=>uForth_cpu1_code_3_S, 
                C0=>uForth_cpu1_code_0_S, D0=>uForth_cpu1_pload18_1, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_cpu1_pload28_2, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_pload31, Q0=>open);
    uForth_cpu1_SLICE_1335I: SLOGICB
      generic map (LUT0_INITVAL=>X"8000", LUT1_INITVAL=>X"0123")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_slot_2, 
                B1=>uForth_cpu1_code_2, C1=>uForth_cpu1_N_700, 
                D1=>uForth_cpu1_N_706, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_pload13_2, B0=>uForth_cpu1_code_4, 
                C0=>uForth_cpu1_code_3_S, D0=>uForth_cpu1_pload18_2, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_cpu1_pload13_2, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_pload33, Q0=>open);
    uForth_cpu1_SLICE_1336I: SLOGICB
      generic map (LUT0_INITVAL=>X"0200", LUT1_INITVAL=>X"010B")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_slot_2, 
                B1=>uForth_cpu1_N_703, C1=>uForth_cpu1_code_3_S, 
                D1=>uForth_cpu1_N_709, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_a_4_sqmuxa_1, B0=>uForth_cpu1_code_1, 
                C0=>uForth_cpu1_code_5, D0=>uForth_cpu1_code_3, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_cpu1_code_3, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_pload17, Q0=>open);
    uForth_cpu1_SLICE_1337I: SLOGICB
      generic map (LUT0_INITVAL=>X"00A0", LUT1_INITVAL=>X"FFFE")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_un61_r_z_21, 
                B1=>uForth_cpu1_un61_r_z_28, C1=>uForth_cpu1_un61_r_z_20, 
                D1=>uForth_cpu1_un61_r_z_27, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_code_2, B0=>'X', C0=>uForth_cpu1_code_0_S, 
                D0=>uForth_cpu1_un61_r_z, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>uForth_cpu1_un61_r_z, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_N_101, Q0=>open);
    uForth_cpu1_SLICE_1338I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFFA", LUT1_INITVAL=>X"EAC0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_s_stackror_1_tz, 
                B1=>uForth_cpu1_N_980, C1=>uForth_cpu1_s_stackror_0_tz, 
                D1=>uForth_cpu1_N_992, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_s_stackror_12_1, B0=>'X', 
                C0=>uForth_cpu1_s_stackror_20, D0=>uForth_cpu1_s_stackror_12, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_cpu1_s_stackror_12_1, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_s_stackror_23, Q0=>open);
    uForth_cpu1_SLICE_1339I: SLOGICB
      generic map (LUT0_INITVAL=>X"FEEE", LUT1_INITVAL=>X"F4F0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_r_stackror_20_1, 
                B1=>uForth_cpu1_rp_3, C1=>uForth_cpu1_r_stackror_12, 
                D1=>uForth_cpu1_N_921, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_r_stackror_20, B0=>uForth_cpu1_r_stackror_13, 
                C0=>uForth_cpu1_N_921_tz, D0=>uForth_cpu1_N_907, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_cpu1_r_stackror_20, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_r_stackror_25, Q0=>open);
    uForth_cpu1_SLICE_1340I: SLOGICB
      generic map (LUT0_INITVAL=>X"4000", LUT1_INITVAL=>X"BBFF")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_code_1, 
                B1=>uForth_cpu1_code_0_S, C1=>'X', 
                D1=>uForth_cpu1_un1_a_in_0_sqmuxa_a2_1, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_code_5, B0=>uForth_cpu1_code_4, 
                C0=>uForth_cpu1_code_3_S, D0=>uForth_cpu1_code_2, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_cpu1_un1_a_in_0_sqmuxa_2_0_x, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_un1_a_in_0_sqmuxa_a2_1, Q0=>open);
    uForth_cpu1_SLICE_1341I: SLOGICB
      generic map (LUT0_INITVAL=>X"0020", LUT1_INITVAL=>X"EECC")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_pload18_2, 
                B1=>uForth_cpu1_iload_1, C1=>'X', D1=>uForth_cpu1_pload20_2, 
                DI1=>'X', DI0=>'X', A0=>uForth_cpu1_code_1, 
                B0=>uForth_cpu1_code_4, C0=>uForth_cpu1_code_3_S, 
                D0=>uForth_cpu1_code_2, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>uForth_cpu1_un1_p_sel_2_i, Q1=>open, 
                OFX0=>open, F0=>uForth_cpu1_pload20_2, Q0=>open);
    uForth_cpu1_SLICE_1342I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFFE", LUT1_INITVAL=>X"F800")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_s_stackro_30, 
                B1=>uForth_cpu1_N_970, 
                C1=>uForth_cpu1_s_stackria_31_0_a3_0_a3_0, 
                D1=>uForth_cpu1_N_984, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_s_stackror_0_0, B0=>uForth_cpu1_s_stackror_2, 
                C0=>uForth_cpu1_s_stackror_1_0, D0=>uForth_cpu1_s_stackror_3, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_cpu1_s_stackror_3, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_s_stackror_20, Q0=>open);
    uForth_cpu1_SLICE_1343I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFFE", LUT1_INITVAL=>X"EAAA")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_r_stackria_29, 
                B1=>uForth_cpu1_N_173, C1=>uForth_cpu1_N_912, 
                D1=>uForth_cpu1_r_stackro_31, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_r_stackror_0, B0=>uForth_cpu1_r_stackror_2, 
                C0=>uForth_cpu1_r_stackria_0, D0=>uForth_cpu1_r_stackror_1, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_cpu1_r_stackror_2, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_r_stackror_22, Q0=>open);
    uForth_cpu1_SLICE_1344I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFFE", LUT1_INITVAL=>X"ECCC")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_N_920, 
                B1=>uForth_cpu1_r_stackria_9, C1=>uForth_cpu1_r_stackro_7, 
                D1=>uForth_cpu1_N_176, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_r_stackror_6, B0=>uForth_cpu1_r_stackror_5, 
                C0=>uForth_cpu1_r_stackror_3, D0=>uForth_cpu1_r_stackror_4, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_cpu1_r_stackror_6, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_r_stackror_23, Q0=>open);
    uForth_cpu1_SLICE_1345I: SLOGICB
      generic map (LUT0_INITVAL=>X"C0A0", LUT1_INITVAL=>X"FF20")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_N_100_1, 
                B1=>uForth_cpu1_N_96_3, C1=>uForth_cpu1_pload23_2, 
                D1=>uForth_cpu1_write_N_2L1, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_N_701, B0=>uForth_cpu1_N_707, 
                C0=>uForth_cpu1_code_3_S, D0=>uForth_cpu1_slot_2, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_cpu_m_write, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_pload23_2, Q0=>open);
    uForth_cpu1_SLICE_1346I: SLOGICB
      generic map (LUT0_INITVAL=>X"0213", LUT1_INITVAL=>X"F0CC")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>uForth_cpu1_i_6, 
                C1=>uForth_cpu1_i_0, D1=>uForth_cpu1_slot_fast_0, DI1=>'X', 
                DI0=>'X', A0=>uForth_cpu1_slot_2, B0=>uForth_cpu1_code_5, 
                C0=>uForth_cpu1_N_705, D0=>uForth_cpu1_N_699, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>uForth_cpu1_N_705, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu1_pload18_2, Q0=>open);
    uForth_cpu1_SLICE_1347I: SLOGICB
      generic map (LUT0_INITVAL=>X"FEAE", LUT1_INITVAL=>X"0C00")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>uForth_cpu1_N_100_1, 
                C1=>uForth_cpu1_N_96_3, D1=>uForth_cpu1_pload23_2, DI1=>'X', 
                DI0=>'X', A0=>uForth_cpu1_code_5, B0=>uForth_cpu1_N_703, 
                C0=>uForth_cpu1_slot_2, D0=>uForth_cpu1_N_709, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>uForth_write_x, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu1_N_96_3, Q0=>open);
    uForth_cpu1_SLICE_1348I: SLOGICB
      generic map (LUT0_INITVAL=>X"D080", LUT1_INITVAL=>X"FC0C")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>uForth_cpu1_i_8, 
                C1=>uForth_cpu1_CO0, D1=>uForth_cpu1_i_2, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_slot_2, B0=>uForth_cpu1_N_707, 
                C0=>uForth_cpu1_code_4, D0=>uForth_cpu1_N_701, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>uForth_cpu1_N_707, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu1_un1_a_in_0_sqmuxa_a1_1, 
                Q0=>open);
    uForth_cpu1_SLICE_1349I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFFE", LUT1_INITVAL=>X"FFFE")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu_data_o_17, 
                B1=>uForth_cpu_data_o_15, C1=>uForth_cpu_data_o_18, 
                D1=>uForth_cpu_data_o_16, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_un75_z_16, B0=>uForth_cpu1_un75_z_19, 
                C0=>uForth_cpu1_un75_z_18, D0=>uForth_cpu1_un75_z_17, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_cpu1_un75_z_19, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_un75_z_28, Q0=>open);
    uForth_cpu1_SLICE_1350I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFFE", LUT1_INITVAL=>X"FFFE")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_r_12, 
                B1=>uForth_cpu1_r_13, C1=>uForth_cpu1_r_15, 
                D1=>uForth_cpu1_r_14, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_un61_r_z_16, B0=>uForth_cpu1_un61_r_z_17, 
                C0=>uForth_cpu1_un61_r_z_19, D0=>uForth_cpu1_un61_r_z_18, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_cpu1_un61_r_z_19, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_un61_r_z_28, Q0=>open);
    uForth_cpu1_SLICE_1351I: SLOGICB
      generic map (LUT0_INITVAL=>X"A8A0", LUT1_INITVAL=>X"0F00")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', 
                C1=>uForth_cpu1_sp_3, D1=>uForth_cpu1_sp_0, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_N_980, B0=>uForth_cpu1_N_971, 
                C0=>uForth_cpu1_s_stackria_20_0_a3_0_a3_0, 
                D0=>uForth_cpu1_s_stackro_21, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uForth_cpu1_N_971, Q1=>open, 
                OFX0=>open, F0=>uForth_cpu1_s_stackror_0_0, Q0=>open);
    uForth_cpu1_SLICE_1352I: SLOGICB
      generic map (LUT0_INITVAL=>X"EA00", LUT1_INITVAL=>X"0300")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>uForth_cpu1_sp_0, 
                C1=>uForth_cpu1_sp_3, D1=>uForth_cpu1_s_stackro_18, DI1=>'X', 
                DI0=>'X', A0=>uForth_cpu1_s_stackria_18_0_a3_0_a3_0, 
                B0=>uForth_cpu1_N_971, C0=>uForth_cpu1_s_stackro_19, 
                D0=>uForth_cpu1_N_992, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>uForth_cpu1_s_stackria_18_0_a3_0_a3_0, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu1_s_stackror_1_0, Q0=>open);
    uForth_cpu1_SLICE_1353I: SLOGICB
      generic map (LUT0_INITVAL=>X"AA80", LUT1_INITVAL=>X"0404")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_sp_0, 
                B1=>uForth_cpu1_s_stackro_22, C1=>uForth_cpu1_sp_3, D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>uForth_cpu1_N_984, 
                B0=>uForth_cpu1_N_971, C0=>uForth_cpu1_s_stackro_23, 
                D0=>uForth_cpu1_s_stackria_22_0_a3_0_a3_0, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_cpu1_s_stackria_22_0_a3_0_a3_0, Q1=>open, 
                OFX0=>open, F0=>uForth_cpu1_s_stackror_2, Q0=>open);
    uForth_cpu1_SLICE_1354I: SLOGICB
      generic map (LUT0_INITVAL=>X"EA00", LUT1_INITVAL=>X"00AA")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_sp_3, B1=>'X', 
                C1=>'X', D1=>uForth_cpu1_sp_0, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_s_stackria_17_0_a3_0_a3_0, 
                B0=>uForth_cpu1_N_970, C0=>uForth_cpu1_s_stackro_24, 
                D0=>uForth_cpu1_N_989, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>uForth_cpu1_N_970, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_s_stackror_5, Q0=>open);
    uForth_cpu1_SLICE_1355I: SLOGICB
      generic map (LUT0_INITVAL=>X"FF80", LUT1_INITVAL=>X"00AA")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_rp_2, B1=>'X', 
                C1=>'X', D1=>uForth_cpu1_rp_3, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_N_907, B0=>uForth_cpu1_N_176, 
                C0=>uForth_cpu1_r_stackro_6, D0=>uForth_cpu1_r_stackria_11, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_cpu1_N_176, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_r_stackror_0, Q0=>open);
    uForth_cpu1_SLICE_1356I: SLOGICB
      generic map (LUT0_INITVAL=>X"FF80", LUT1_INITVAL=>X"0800")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_r_stackro_27, 
                B1=>uForth_cpu1_rp_3, C1=>uForth_cpu1_rp_2, 
                D1=>uForth_cpu1_N_912, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_N_908, B0=>uForth_cpu1_N_176, 
                C0=>uForth_cpu1_r_stackro_21, D0=>uForth_cpu1_r_stackria_27, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_cpu1_r_stackria_27, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_r_stackror_1, Q0=>open);
    uForth_cpu1_SLICE_1357I: SLOGICB
      generic map (LUT0_INITVAL=>X"FF80", LUT1_INITVAL=>X"8080")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_rp_0, 
                B1=>uForth_cpu1_rp_1, C1=>uForth_cpu1_rp_4, D1=>'X', DI1=>'X', 
                DI0=>'X', A0=>uForth_cpu1_N_912, B0=>uForth_cpu1_N_176, 
                C0=>uForth_cpu1_r_stackro_23, D0=>uForth_cpu1_r_stackria_25, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_cpu1_N_912, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_r_stackror_3, Q0=>open);
    uForth_cpu1_SLICE_1358I: SLOGICB
      generic map (LUT0_INITVAL=>X"F8F0", LUT1_INITVAL=>X"0055")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_rp_2, B1=>'X', 
                C1=>'X', D1=>uForth_cpu1_rp_3, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_N_898, B0=>uForth_cpu1_N_919, 
                C0=>uForth_cpu1_r_stackria_8, D0=>uForth_cpu1_r_stackro_1, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_cpu1_N_898, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_r_stackror_8, Q0=>open);
    uForth_cpu1_SLICE_1359I: SLOGICB
      generic map (LUT0_INITVAL=>X"ECCC", LUT1_INITVAL=>X"8000")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_rp_3, 
                B1=>uForth_cpu1_r_stackro_30, C1=>uForth_cpu1_rp_2, 
                D1=>uForth_cpu1_N_918, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_N_176, B0=>uForth_cpu1_r_stackria_30, 
                C0=>uForth_cpu1_r_stackro_20, D0=>uForth_cpu1_N_921, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_cpu1_r_stackria_30, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_r_stackror_10, Q0=>open);
    uForth_cpu1_SLICE_1360I: SLOGICB
      generic map (LUT0_INITVAL=>X"C888", LUT1_INITVAL=>X"0050")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_rp_3, B1=>'X', 
                C1=>uForth_cpu1_r_stackro_18, D1=>uForth_cpu1_rp_2, DI1=>'X', 
                DI0=>'X', A0=>uForth_cpu1_r_stackria_18_0_a3_0_a3_0, 
                B0=>uForth_cpu1_N_918, C0=>uForth_cpu1_N_176, 
                D0=>uForth_cpu1_r_stackro_22, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, 
                F1=>uForth_cpu1_r_stackria_18_0_a3_0_a3_0, Q1=>open, 
                OFX0=>open, F0=>uForth_cpu1_r_stackror_12, Q0=>open);
    uForth_cpu1_SLICE_1361I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFFE", LUT1_INITVAL=>X"FAFA")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_r_27, B1=>'X', 
                C1=>uForth_cpu1_r_26, D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_un61_r_z_23, B0=>uForth_cpu1_r_25, 
                C0=>uForth_cpu1_r_24, D0=>uForth_cpu1_un61_r_z_13, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_cpu1_un61_r_z_13, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_un61_r_z_27, Q0=>open);
    uForth_cpu1_SLICE_1362I: SLOGICB
      generic map (LUT0_INITVAL=>X"0011", LUT1_INITVAL=>X"7FFF")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_s_stackro_9, 
                B1=>uForth_cpu1_sp_3, C1=>uForth_cpu1_N_985, 
                D1=>uForth_cpu1_sp_0, DI1=>'X', DI0=>'X', A0=>uForth_cpu1_sp_2, 
                B0=>uForth_cpu1_sp_4, C0=>'X', D0=>uForth_cpu1_sp_1, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_cpu1_s_stackror_10_1, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_N_985, Q0=>open);
    uForth_cpu1_SLICE_1363I: SLOGICB
      generic map (LUT0_INITVAL=>X"0030", LUT1_INITVAL=>X"D555")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_s_stackror_10_1, 
                B1=>uForth_cpu1_N_970, C1=>uForth_cpu1_s_stackro_10, 
                D1=>uForth_cpu1_N_979, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>uForth_cpu1_sp_2, C0=>uForth_cpu1_sp_1, 
                D0=>uForth_cpu1_sp_4, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>uForth_cpu1_s_stackror_10, Q1=>open, 
                OFX0=>open, F0=>uForth_cpu1_N_979, Q0=>open);
    uForth_cpu1_SLICE_1364I: SLOGICB
      generic map (LUT0_INITVAL=>X"BB88", LUT1_INITVAL=>X"CCF5")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_N_699, 
                B1=>uForth_cpu1_N_709, C1=>uForth_cpu1_N_703, 
                D1=>uForth_cpu1_slot_2, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_i_4, B0=>uForth_cpu1_CO0, C0=>'X', 
                D0=>uForth_cpu1_i_10, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>uForth_cpu1_un10_m3_e_sx, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_N_709, Q0=>open);
    uForth_cpu1_SLICE_1365I: SLOGICB
      generic map (LUT0_INITVAL=>X"CCF0", LUT1_INITVAL=>X"4070")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_N_706, 
                B1=>uForth_cpu1_slot_2, C1=>uForth_cpu1_code_3_S, 
                D1=>uForth_cpu1_N_700, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>uForth_cpu1_i_1, C0=>uForth_cpu1_i_7, D0=>uForth_cpu1_CO0, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_cpu1_write_sx_N_2L1, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_N_706, Q0=>open);
    uForth_cpu1_SLICE_1366I: SLOGICB
      generic map (LUT0_INITVAL=>X"4400", LUT1_INITVAL=>X"E2AA")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_p_4, 
                B1=>uForth_cpu1_code_5_RNIF8A21_3, C1=>uForth_a_4, 
                D1=>uForth_cpu1_un10_m3_e_1, DI1=>'X', DI0=>'X', A0=>PpAdd_4, 
                B0=>N_581, C0=>'X', D0=>uForth_un10_N_4, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>PpAdd_4, Q1=>open, 
                OFX0=>open, F0=>uForth_g2_1, Q0=>open);
    uForth_SLICE_1367I: SLOGICB
      generic map (LUT0_INITVAL=>X"0010", LUT1_INITVAL=>X"2000")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_N_440, 
                B1=>uForth_un1_cpu_data_o_ss0, C1=>Timer_28, 
                D1=>uForth_un15_ppwe_0_a3_0_a2_0_a2_1, DI1=>'X', DI0=>'X', 
                A0=>PpAdd_2, B0=>PpAdd_0, C0=>uForth_PpAdd_3, D0=>PpAdd_1, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_N_421, Q1=>open, OFX0=>open, 
                F0=>uForth_un15_ppwe_0_a3_0_a2_0_a2_1, Q0=>open);
    uForth_SLICE_1368I: SLOGICB
      generic map (LUT0_INITVAL=>X"CCAA", LUT1_INITVAL=>X"0010")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>PpAdd_1, B1=>PpAdd_0, 
                C1=>uForth_PpAdd_3, D1=>PpAdd_2, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_p_3, B0=>uForth_cpu1_a_3, C0=>'X', 
                D0=>uForth_cpu1_decode_addr_sel_1, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, 
                F1=>uForth_un1_cpu_data_o_m0_0_0_a2_3_N_2L1, Q1=>open, 
                OFX0=>open, F0=>uForth_PpAdd_3, Q0=>open);
    uForth_SLICE_1369I: SLOGICB
      generic map (LUT0_INITVAL=>X"4000", LUT1_INITVAL=>X"5F13")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_un1_ppwe_0_a2_out, 
                B1=>uForth_un15_ppwe, C1=>uForth_un1_m2_0_a2_13_0_1, 
                D1=>Timer_18, DI1=>'X', DI0=>'X', A0=>MiscReg1_18, B0=>N_581, 
                C0=>N_579, D0=>PpAdd_2, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>uForth_un1_ppwe_0_a2_s_RNIML094, Q1=>open, 
                OFX0=>open, F0=>uForth_un1_m2_0_a2_13_0_1, Q0=>open);
    uForth_cpu1_SLICE_1370I: SLOGICB
      generic map (LUT0_INITVAL=>X"0300", LUT1_INITVAL=>X"F780")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_addr_1_1, 
                B1=>uForth_cpu1_code_0_S, C1=>uForth_cpu1_a_1, 
                D1=>uForth_cpu1_p_1, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>uForth_cpu1_code_4, C0=>uForth_cpu1_code_5, 
                D0=>uForth_cpu1_code_3_S, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>uForth_cpu1_g2_0_2_sx, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_addr_1_1, Q0=>open);
    uForth_cpu1_SLICE_1371I: SLOGICB
      generic map (LUT0_INITVAL=>X"00F3", LUT1_INITVAL=>X"EC4C")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_code_5_RNIF8A21_3, 
                B1=>uForth_cpu1_p_5, C1=>uForth_cpu1_un10_m3_e_1, 
                D1=>uForth_cpu1_a_5, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>uForth_cpu1_slot_2, C0=>uForth_cpu1_N_705, 
                D0=>uForth_cpu1_code_5, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>uForth_PpAdd_5, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_un10_m3_e_1, Q0=>open);
    uForth_SLICE_1372I: SLOGICB
      generic map (LUT0_INITVAL=>X"0001", LUT1_INITVAL=>X"8000")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>PpAdd_1, B1=>uForth_N_592, 
                C1=>MiscReg1_26, D1=>uForth_un1_cpu_data_o_m0_0_0_a2_5_out, 
                DI1=>'X', DI0=>'X', A0=>uForth_pload22, B0=>uForth_write_x, 
                C0=>PpAdd_0, D0=>uForth_un1_system_data_o_2_sn, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>uForth_N_422_0, 
                Q1=>open, OFX0=>open, 
                F0=>uForth_un1_cpu_data_o_m0_0_0_a2_5_out, Q0=>open);
    uForth_cpu1_SLICE_1373I: SLOGICB
      generic map (LUT0_INITVAL=>X"FF1D", LUT1_INITVAL=>X"2000")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_pload22_3, 
                B1=>uForth_cpu1_pload22_sx, C1=>uForth_cpu1_code_3_S, 
                D1=>uForth_cpu1_code_2, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_N_699, B0=>uForth_cpu1_slot_2, 
                C0=>uForth_cpu1_N_705, D0=>uForth_cpu1_code_5, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>uForth_pload22, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu1_pload22_sx, Q0=>open);
    uForth_SLICE_1374I: SLOGICB
      generic map (LUT0_INITVAL=>X"0040", LUT1_INITVAL=>X"0111")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_un1_system_data_o_2_sn, 
                B1=>uForth_cpu_m_write, C1=>uForth_g2_0_2, D1=>uForth_N_440, 
                DI1=>'X', DI0=>'X', A0=>uForth_cpu1_g2_0_2_sx, B0=>PpAdd_0, 
                C0=>PpAdd_2, D0=>uForth_PpAdd_3, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uForth_g0_5_1, Q1=>open, OFX0=>open, 
                F0=>uForth_g2_0_2, Q0=>open);
    uForth_cpu1_SLICE_1375I: SLOGICB
      generic map (LUT0_INITVAL=>X"0200", LUT1_INITVAL=>X"8000")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>PpAdd_1, B1=>PpAdd_2, 
                C1=>uForth_cpu1_un1_m3_e_8_1, D1=>PpAdd_0, DI1=>'X', DI0=>'X', 
                A0=>uForth_un10_N_4, B0=>MiscReg2_27, C0=>PpAdd_4, D0=>N_581, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_addr_RNIJODC9_2, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_un1_m3_e_8_1, Q0=>open);
    uForth_SLICE_1376I: SLOGICB
      generic map (LUT0_INITVAL=>X"53FF", LUT1_INITVAL=>X"0100")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>uForth_PeekDat_iv_0_0_a2_7_N_2L1_sx, B1=>PpAdd_1, 
                C1=>uForth_PeekDat_iv_0_0_a2_7_1_0, D1=>uForth_un10_N_4, 
                DI1=>'X', DI0=>'X', A0=>uForth_a_2, B0=>uForth_p_2, 
                C0=>uForth_cpu1_decode_addr_sel_1, D0=>PpAdd_4, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>uForth_N_443, 
                Q1=>open, OFX0=>open, F0=>uForth_PeekDat_iv_0_0_a2_7_1_0, 
                Q0=>open);
    uForth_SLICE_1377I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFFE", LUT1_INITVAL=>X"8000")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_N_588, B1=>N_579, 
                C1=>N_581, D1=>Resolution_0, DI1=>'X', DI0=>'X', 
                A0=>uForth_PeekDat_iv_0_0_1_0, B0=>uForth_PeekDat_iv_0_0_2_0, 
                C0=>uForth_N_343, D0=>uForth_N_342, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uForth_N_343, Q1=>open, OFX0=>open, 
                F0=>uForth_PeekDat_0, Q0=>open);
    uForth_SLICE_1378I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFFE", LUT1_INITVAL=>X"0080")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>N_579, B1=>uForth_N_588, 
                C1=>N_581, D1=>Resolution_2, DI1=>'X', DI0=>'X', 
                A0=>uForth_PeekDat_0_iv_0_0_1_2, B0=>uForth_N_349, 
                C0=>uForth_PeekDat_0_iv_0_0_0_2, D0=>uForth_N_346, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>uForth_N_349, 
                Q1=>open, OFX0=>open, F0=>uForth_PeekDat_0_iv_2, Q0=>open);
    uForth_SLICE_1379I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFFC", LUT1_INITVAL=>X"F4F0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>Resolution_3, 
                B1=>uForth_N_588, C1=>uForth_N_351, D1=>uForth_N_583, DI1=>'X', 
                DI0=>'X', A0=>'X', B0=>uForth_PeekDat_0_iv_0_0_2_3, 
                C0=>uForth_PeekDat_0_iv_0_0_1_3, 
                D0=>uForth_PeekDat_0_iv_0_0_0_3, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uForth_PeekDat_0_iv_0_0_2_3, 
                Q1=>open, OFX0=>open, F0=>uForth_PeekDat_0_iv_3, Q0=>open);
    uForth_SLICE_1380I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFFE", LUT1_INITVAL=>X"4000")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>Resolution_7, 
                B1=>uForth_N_588, C1=>N_581, D1=>N_579, DI1=>'X', DI0=>'X', 
                A0=>uForth_PeekDat_0_iv_0_0_2_a0_7, 
                B0=>uForth_PeekDat_0_iv_0_0_1_7, 
                C0=>uForth_PeekDat_0_iv_0_0_0_7, D0=>uForth_N_366, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_PeekDat_0_iv_0_0_2_a0_7, Q1=>open, OFX0=>open, 
                F0=>uForth_PeekDat_0_iv_7, Q0=>open);
    uForth_SLICE_1381I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFFE", LUT1_INITVAL=>X"2200")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>uForth_pSetReg_un8_ppwe_0_a2_1, B1=>MiscReg2_4, C1=>'X', 
                D1=>N_579, DI1=>'X', DI0=>'X', A0=>uForth_PeekDat_0_iv_0_0_1_4, 
                B0=>uForth_N_356, C0=>uForth_N_359, 
                D0=>uForth_PeekDat_0_iv_0_0_0_4, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uForth_N_356, Q1=>open, OFX0=>open, 
                F0=>uForth_PeekDat_0_iv_4, Q0=>open);
    uForth_SLICE_1382I: SLOGICB
      generic map (LUT0_INITVAL=>X"FEFA", LUT1_INITVAL=>X"0020")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>uForth_un1_cpu_data_o_m0_0_0_a2_3_N_2L1, 
                B1=>uForth_cpu_m_write, C1=>uForth_N_440, 
                D1=>uForth_un1_system_data_o_2_sn, DI1=>'X', DI0=>'X', 
                A0=>uForth_N_376, B0=>uForth_N_444, C0=>uForth_N_374, 
                D0=>Timer_10, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_N_444, Q1=>open, OFX0=>open, 
                F0=>uForth_un1_cpu_data_o_m0_0_0_1_10, Q0=>open);
    uForth_SLICE_1383I: SLOGICB
      generic map (LUT0_INITVAL=>X"EE44", LUT1_INITVAL=>X"F5A0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_un13_system_data_o_sn, 
                B1=>'X', C1=>uForth_memory_data_o_0, D1=>uForth_N_248, 
                DI1=>'X', DI0=>'X', A0=>uForth_cpu_m_write, 
                B0=>uForth_un1_cpu_data_o_m0_0, C0=>'X', 
                D0=>uForth_cpu_data_o_0, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>uForth_un1_cpu_data_o_m0_0, Q1=>open, 
                OFX0=>open, F0=>uForth_un1_cpu_data_o_d_0, Q0=>open);
    uForth_SLICE_1384I: SLOGICB
      generic map (LUT0_INITVAL=>X"0051", LUT1_INITVAL=>X"00A0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>uForth_pSetReg_un8_ppwe_0_a2_1, B1=>'X', C1=>N_579, 
                D1=>MiscReg2_25, DI1=>'X', DI0=>'X', 
                A0=>uForth_un1_cpu_data_o_0_RNO_0_25, B0=>uForth_un15_ppwe, 
                C0=>Timer_25, D0=>uForth_un1_cpu_data_o_sm0, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_un1_cpu_data_o_0_RNO_0_25, Q1=>open, OFX0=>open, 
                F0=>uForth_un1_N_8_mux, Q0=>open);
    uForth_SLICE_1385I: SLOGICB
      generic map (LUT0_INITVAL=>X"FEFE", LUT1_INITVAL=>X"FFEA")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_un1_system_data_o_2_sn, 
                B1=>uForth_g2_0_2, C1=>uForth_N_440, D1=>uForth_cpu_m_write, 
                DI1=>'X', DI0=>'X', A0=>uForth_N_496, 
                B0=>uForth_un1_cpu_data_o_m0_i_0_o2_0_0_14, C0=>uForth_N_443, 
                D0=>'X', M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_un1_cpu_data_o_m0_i_0_o2_0_0_14, Q1=>open, 
                OFX0=>open, F0=>uForth_un1_cpu_data_o_m0_i_0_1_11, Q0=>open);
    uForth_SLICE_1386I: SLOGICB
      generic map (LUT0_INITVAL=>X"FEFE", LUT1_INITVAL=>X"0800")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>N_581, B1=>uForth_N_588, 
                C1=>Resolution_9, D1=>N_579, DI1=>'X', DI0=>'X', 
                A0=>uForth_un1_cpu_data_o_m0_i_0_o2_0_0_14, B0=>uForth_N_493, 
                C0=>uForth_N_443, D0=>'X', M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uForth_N_493, Q1=>open, OFX0=>open, 
                F0=>uForth_un1_cpu_data_o_m0_i_0_1_9, Q0=>open);
    uForth_SLICE_1387I: SLOGICB
      generic map (LUT0_INITVAL=>X"ECA0", LUT1_INITVAL=>X"8000")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>PpAdd_1, B1=>uForth_un10_N_4, 
                C1=>uForth_un8_ppwe_0_a2_1_1_x, 
                D1=>uForth_PeekDat_iv_0_0_a2_5_a2_0_x_0, DI1=>'X', DI0=>'X', 
                A0=>uForth_un8_ppwe, B0=>Timer_26, 
                C0=>uForth_un1_cpu_data_o_m0_0_0_a2_0_0_26, D0=>uForth_N_444, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_un8_ppwe, Q1=>open, OFX0=>open, 
                F0=>uForth_un1_cpu_data_o_m0_0_0_0_26, Q0=>open);
    uForth_SLICE_1388I: SLOGICB
      generic map (LUT0_INITVAL=>X"EAC0", LUT1_INITVAL=>X"0080")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_N_592, B1=>PpAdd_1, 
                C1=>uForth_un1_cpu_data_o_m0_0_0_a2_5_RNO_8, 
                D1=>uForth_un1_system_data_o_2_sn, DI1=>'X', DI0=>'X', 
                A0=>uForth_N_446, B0=>Timer_16, C0=>uForth_N_444, 
                D0=>MiscReg1_16, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>uForth_N_446, Q1=>open, OFX0=>open, 
                F0=>uForth_un1_cpu_data_o_m0_0_0_0_16, Q0=>open);
    uForth_SLICE_1389I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFAE", LUT1_INITVAL=>X"0A00")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_N_441, B1=>'X', 
                C1=>I2cDataR_1, D1=>uForth_PeekDat_iv_0_0_a2_7_0_0, DI1=>'X', 
                DI0=>'X', A0=>uForth_N_307, B0=>uForth_un15_ppwe, C0=>Timer_1, 
                D0=>uForth_PeekDat_0_iv_0_0_1, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uForth_N_307, Q1=>open, OFX0=>open, 
                F0=>uForth_PeekDat_0_iv_0_3_1, Q0=>open);
    uForth_SLICE_1390I: SLOGICB
      generic map (LUT0_INITVAL=>X"AEAA", LUT1_INITVAL=>X"FAFA")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_un1_system_data_o_2_sn, 
                B1=>'X', C1=>uForth_cpu_m_write, D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>uForth_N_372, B0=>uForth_un15_ppwe, 
                C0=>uForth_un1_cpu_data_o_ss0, D0=>Timer_8, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>uForth_un1_cpu_data_o_ss0, 
                Q1=>open, OFX0=>open, F0=>uForth_un1_cpu_data_o_m0_0_0_0_8, 
                Q0=>open);
    uForth_SLICE_1391I: SLOGICB
      generic map (LUT0_INITVAL=>X"0301", LUT1_INITVAL=>X"0808")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>uForth_pSetReg_un8_ppwe_0_a2_1, B1=>N_579, C1=>MiscReg2_30, 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_un15_ppwe, 
                B0=>uForth_un8_ppwe_0_a2_1_1_RNIB3GT, C0=>uForth_N_406, 
                D0=>Timer_30, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_un8_ppwe_0_a2_1_1_RNIB3GT, Q1=>open, OFX0=>open, 
                F0=>uForth_un1_m2_0_a2_7_1, Q0=>open);
    uForth_SLICE_1392I: SLOGICB
      generic map (LUT0_INITVAL=>X"1011", LUT1_INITVAL=>X"2000")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_N_592, B1=>MiscReg1_27, 
                C1=>PpAdd_1, D1=>uForth_un1_cpu_data_o_m0_i_0_a2_1_22, 
                DI1=>'X', DI0=>'X', A0=>uForth_N_403, 
                B0=>uForth_addr_RNIJODC9_2, C0=>Timer_27, D0=>uForth_un15_ppwe, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_N_403, Q1=>open, OFX0=>open, 
                F0=>uForth_un1_m2_0_a2_9_1, Q0=>open);
    uForth_SLICE_1393I: SLOGICB
      generic map (LUT0_INITVAL=>X"0405", LUT1_INITVAL=>X"0C00")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>N_579, 
                C1=>MiscReg2_19, D1=>uForth_pSetReg_un8_ppwe_0_a2_1, DI1=>'X', 
                DI0=>'X', A0=>uForth_un1_cpu_data_o_RNO_0_19, B0=>Timer_19, 
                C0=>uForth_N_385, D0=>uForth_un15_ppwe, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_un1_cpu_data_o_RNO_0_19, Q1=>open, OFX0=>open, 
                F0=>uForth_un1_m2_0_a2_3_1, Q0=>open);
    uForth_SLICE_1394I: SLOGICB
      generic map (LUT0_INITVAL=>X"8000", LUT1_INITVAL=>X"4000")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>PpAdd_4, B1=>uForth_un10_N_4, 
                C1=>N_581, D1=>PpAdd_2, DI1=>'X', DI0=>'X', A0=>PpAdd_1, 
                B0=>uForth_un1_cpu_data_o_m0_0_0_a2_5_out, C0=>uForth_N_592, 
                D0=>MiscReg1_13, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>uForth_N_592, Q1=>open, OFX0=>open, 
                F0=>uForth_N_429, Q0=>open);
    uForth_SLICE_1395I: SLOGICB
      generic map (LUT0_INITVAL=>X"2000", LUT1_INITVAL=>X"8000")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>PpAdd_0, B1=>PpAdd_1, 
                C1=>N_581, D1=>PpAdd_2, DI1=>'X', DI0=>'X', 
                A0=>uForth_pSetReg_un8_ppwe_0_a2_1, 
                B0=>uForth_un1_cpu_data_o_ss0, C0=>N_579, D0=>MiscReg2_16, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_pSetReg_un8_ppwe_0_a2_1, Q1=>open, OFX0=>open, 
                F0=>uForth_N_427, Q0=>open);
    uForth_SLICE_1396I: SLOGICB
      generic map (LUT0_INITVAL=>X"2000", LUT1_INITVAL=>X"0022")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_un10_N_4, B1=>PpAdd_4, 
                C1=>'X', D1=>uForth_PpAdd_5, DI1=>'X', DI0=>'X', 
                A0=>uForth_N_440, B0=>uForth_un1_cpu_data_o_ss0, C0=>Timer_24, 
                D0=>uForth_un15_ppwe_0_a3_0_a2_0_a2_1, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>uForth_N_440, Q1=>open, 
                OFX0=>open, F0=>uForth_N_425, Q0=>open);
    uForth_SLICE_1397I: SLOGICB
      generic map (LUT0_INITVAL=>X"88F8", LUT1_INITVAL=>X"000A")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>PpAdd_2, B1=>'X', C1=>PpAdd_1, 
                D1=>uForth_PpAdd_3, DI1=>'X', DI0=>'X', 
                A0=>uForth_PeekDat_0_iv_0_0_a2_1_2, B0=>uForth_N_441, 
                C0=>uForth_un15_ppwe, D0=>Timer_4, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uForth_N_441, Q1=>open, OFX0=>open, 
                F0=>uForth_PeekDat_0_iv_0_0_0_4, Q0=>open);
    uForth_SLICE_1398I: SLOGICB
      generic map (LUT0_INITVAL=>X"5D0C", LUT1_INITVAL=>X"0800")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>PpAdd_1, B1=>PpAdd_2, 
                C1=>uForth_un1_ppwe_0_a2_sx, D1=>N_579, DI1=>'X', DI0=>'X', 
                A0=>MiscReg1_4, B0=>uForth_N_443, C0=>I2cDataR_4, 
                D0=>pSetReg_un1_ppwe, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>pSetReg_un1_ppwe, Q1=>open, OFX0=>open, 
                F0=>uForth_PeekDat_0_iv_0_0_1_4, Q0=>open);
    uForth_SLICE_1399I: SLOGICB
      generic map (LUT0_INITVAL=>X"8F88", LUT1_INITVAL=>X"8040")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>PpAdd_4, B1=>PpAdd_0, 
                C1=>uForth_un10_N_4, D1=>uForth_PpAdd_5, DI1=>'X', DI0=>'X', 
                A0=>uForth_N_441, B0=>uForth_PeekDat_0_iv_0_0_a2_1_2, 
                C0=>Timer_2, D0=>uForth_un15_ppwe, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uForth_PeekDat_0_iv_0_0_a2_1_2, 
                Q1=>open, OFX0=>open, F0=>uForth_PeekDat_0_iv_0_0_0_2, 
                Q0=>open);
    uForth_SLICE_1400I: SLOGICB
      generic map (LUT0_INITVAL=>X"AEAA", LUT1_INITVAL=>X"0003")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>PpAdd_1, C1=>PpAdd_2, 
                D1=>PpAdd_0, DI1=>'X', DI0=>'X', A0=>uForth_N_361, 
                B0=>uForth_N_588, C0=>Resolution_6, D0=>uForth_N_583, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>uForth_N_588, 
                Q1=>open, OFX0=>open, F0=>uForth_PeekDat_0_iv_0_0_2_6, 
                Q0=>open);
    uForth_SLICE_1401I: SLOGICB
      generic map (LUT0_INITVAL=>X"F888", LUT1_INITVAL=>X"0001")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>PpAdd_0, B1=>PpAdd_1, 
                C1=>PpAdd_2, D1=>Resolution_1, DI1=>'X', DI0=>'X', 
                A0=>uForth_N_441, B0=>uForth_PeekDat_0_iv_0_0_a2_1_2, 
                C0=>uForth_N_583, D0=>uForth_PeekDat_0_iv_0_a2_3_0_1, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_PeekDat_0_iv_0_a2_3_0_1, Q1=>open, OFX0=>open, 
                F0=>uForth_PeekDat_0_iv_0_0_1, Q0=>open);
    uForth_SLICE_1402I: SLOGICB
      generic map (LUT0_INITVAL=>X"ECA0", LUT1_INITVAL=>X"F5A0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>PpAdd_0, B1=>'X', C1=>I2cBusy, 
                D1=>I2cDataR_0, DI1=>'X', DI0=>'X', A0=>uForth_N_631, 
                B0=>uForth_un15_ppwe, C0=>uForth_N_443, D0=>Timer_0, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>uForth_N_631, 
                Q1=>open, OFX0=>open, F0=>uForth_PeekDat_iv_0_0_1_0, Q0=>open);
    uForth_SLICE_1403I: SLOGICB
      generic map (LUT0_INITVAL=>X"88F8", LUT1_INITVAL=>X"0001")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>PpAdd_1, B1=>PpAdd_0, 
                C1=>PpAdd_2, D1=>Resolution_5, DI1=>'X', DI0=>'X', 
                A0=>uForth_N_583, B0=>uForth_PeekDat_0_iv_0_a2_3_0_5, 
                C0=>uForth_un15_ppwe, D0=>Timer_5, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uForth_PeekDat_0_iv_0_a2_3_0_5, 
                Q1=>open, OFX0=>open, F0=>uForth_PeekDat_0_iv_0_1_5, Q0=>open);
    uForth_SLICE_1404I: SLOGICB
      generic map (LUT0_INITVAL=>X"00A0", LUT1_INITVAL=>X"04C4")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_p_0, B1=>PpAdd_1, 
                C1=>uForth_cpu1_decode_addr_sel_1, D1=>uForth_a_0, DI1=>'X', 
                DI0=>'X', A0=>uForth_un1_ppwe_0_a2_out, B0=>'X', 
                C0=>uForth_N_592, D0=>MiscReg1_19, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uForth_un1_ppwe_0_a2_out, Q1=>open, 
                OFX0=>open, F0=>uForth_N_385, Q0=>open);
    uForth_SLICE_1405I: SLOGICB
      generic map (LUT0_INITVAL=>X"0C00", LUT1_INITVAL=>X"0203")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>Timer_31, 
                B1=>uForth_un1_cpu_data_o_sm0, C1=>uForth_N_409, 
                D1=>uForth_un15_ppwe, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>uForth_N_592, C0=>MiscReg1_31, 
                D0=>uForth_un1_ppwe_0_a2_out, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uForth_un1_cpu_data_o_sn_31, 
                Q1=>open, OFX0=>open, F0=>uForth_N_409, Q0=>open);
    uForth_SLICE_1406I: SLOGICB
      generic map (LUT0_INITVAL=>X"8080", LUT1_INITVAL=>X"0C3F")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>PpAdd_0, 
                C1=>MiscReg2_9, D1=>MiscReg1_9, DI1=>'X', DI0=>'X', 
                A0=>uForth_N_592, B0=>uForth_N_233, C0=>PpAdd_1, D0=>'X', 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_N_233, Q1=>open, OFX0=>open, F0=>uForth_N_492, 
                Q0=>open);
    uForth_SLICE_1407I: SLOGICB
      generic map (LUT0_INITVAL=>X"8800", LUT1_INITVAL=>X"505F")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>MiscReg2_11, B1=>'X', 
                C1=>PpAdd_0, D1=>MiscReg1_11, DI1=>'X', DI0=>'X', A0=>PpAdd_1, 
                B0=>uForth_N_232, C0=>'X', D0=>uForth_N_592, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>uForth_N_232, Q1=>open, 
                OFX0=>open, F0=>uForth_N_495, Q0=>open);
    uForth_SLICE_1408I: SLOGICB
      generic map (LUT0_INITVAL=>X"CDC8", LUT1_INITVAL=>X"CC00")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>uForth_un1_cpu_data_o_sm0, C1=>'X', 
                D1=>uForth_un1_cpu_data_o_m1_27, DI1=>'X', DI0=>'X', 
                A0=>uForth_un1_system_data_o_2_sn, B0=>uForth_cpu_data_o_27, 
                C0=>uForth_cpu_m_write, D0=>uForth_memory_data_o_27, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_un1_cpu_data_o_rn_1_27, Q1=>open, OFX0=>open, 
                F0=>uForth_un1_cpu_data_o_m1_27, Q0=>open);
    uForth_SLICE_1409I: SLOGICB
      generic map (LUT0_INITVAL=>X"AA00", LUT1_INITVAL=>X"0C44")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_p_31, B1=>uForth_N_449, 
                C1=>uForth_a_31, D1=>uForth_cpu1_decode_addr_sel_1, DI1=>'X', 
                DI0=>'X', A0=>uForth_un13_system_data_o_sn, B0=>'X', C0=>'X', 
                D0=>uForth_cpu_m_write, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>uForth_un13_system_data_o_sn, Q1=>open, 
                OFX0=>open, F0=>uForth_memory_we, Q0=>open);
    uForth_SLICE_1410I: SLOGICB
      generic map (LUT0_INITVAL=>X"8080", LUT1_INITVAL=>X"51FF")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>uForth_PeekDat_0_iv_0_0_a2_1_2, 
                B1=>uForth_PeekDat_iv_0_0_a2_7_0_0, C1=>I2cDataR_5, 
                D1=>uForth_N_441, DI1=>'X', DI0=>'X', A0=>uForth_PpAdd_5, 
                B0=>uForth_un10_N_4, C0=>PpAdd_4, D0=>'X', M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_PeekDat_0_iv_0_2_1_5, Q1=>open, OFX0=>open, 
                F0=>uForth_PeekDat_iv_0_0_a2_7_0_0, Q0=>open);
    uForth_SLICE_1411I: SLOGICB
      generic map (LUT0_INITVAL=>X"AA00", LUT1_INITVAL=>X"8000")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_un1_Timer_0_a5_0_a2_20, 
                B1=>uForth_un1_Timer_0_a5_0_a2_22, 
                C1=>uForth_un1_Timer_0_a5_0_a2_21, 
                D1=>uForth_un1_Timer_0_a5_0_a2_23, DI1=>'X', DI0=>'X', 
                A0=>uForth_un1_Timer_0_a5_0_a2_28, B0=>'X', C0=>'X', 
                D0=>uForth_un1_Timer_0_a5_0_a2_29, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uForth_un1_Timer_0_a5_0_a2_29, 
                Q1=>open, OFX0=>open, F0=>uForth_un1_Timer, Q0=>open);
    uForth_SLICE_1412I: SLOGICB
      generic map (LUT0_INITVAL=>X"8000", LUT1_INITVAL=>X"0001")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>Timer_22, B1=>Timer_25, 
                C1=>Timer_21, D1=>Timer_23, DI1=>'X', DI0=>'X', 
                A0=>uForth_un1_Timer_0_a5_0_a2_18, 
                B0=>uForth_un1_Timer_0_a5_0_a2_19, 
                C0=>uForth_un1_Timer_0_a5_0_a2_16, 
                D0=>uForth_un1_Timer_0_a5_0_a2_17, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uForth_un1_Timer_0_a5_0_a2_19, 
                Q1=>open, OFX0=>open, F0=>uForth_un1_Timer_0_a5_0_a2_28, 
                Q0=>open);
    SLICE_1413I: SLOGICB
      generic map (LUT0_INITVAL=>X"4000", LUT1_INITVAL=>X"0E04")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_decode_addr_sel_1, 
                B1=>uForth_cpu1_p_3, C1=>Timer_20, D1=>uForth_cpu1_a_3, 
                DI1=>'X', DI0=>'X', A0=>PpAdd_1, B0=>m17_i_a3_0, 
                C0=>uForth_N_440, D0=>uForth_m17_i_a3_1, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>m17_i_a3_0, Q1=>open, 
                OFX0=>open, F0=>N_7_0_0, Q0=>open);
    uSeq_SLICE_1414I: SLOGICB
      generic map (LUT0_INITVAL=>X"0002", LUT1_INITVAL=>X"0001")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uSeq_lCnt32_30, 
                B1=>uSeq_lCnt32_21, C1=>uSeq_lCnt32_31, D1=>uSeq_lCnt32_22, 
                DI1=>'X', DI0=>'X', A0=>uSeq_un14_lcnt32_0_a5_0_a2_1_6, 
                B0=>PinLedXv_c, C0=>uSeq_lCnt32_27, D0=>uSeq_lCnt32_26, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uSeq_un14_lcnt32_0_a5_0_a2_1_6, Q1=>open, OFX0=>open, 
                F0=>uSeq_un14_lcnt32_0_a5_0_a2_1_8, Q0=>open);
    SLICE_1415I: SLOGICB
      generic map (LUT0_INITVAL=>X"2300", LUT1_INITVAL=>X"3210")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_un1_cpu_data_o_sm0, 
                B1=>uForth_un1_cpu_data_o_m2_20, C1=>MiscReg1_RNI4U7JK_21, 
                D1=>uForth_uForthMem_RNI685N_0, DI1=>'X', DI0=>'X', 
                A0=>MiscReg1_21, B0=>N_80, C0=>pSetReg_un1_ppwe, 
                D0=>MiscReg2_RNIDC5I7_21, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>uDvi_U_conf_g0_1, Q1=>open, OFX0=>open, 
                F0=>MiscReg1_RNI4U7JK_21, Q0=>open);
    SLICE_1416I: SLOGICB
      generic map (LUT0_INITVAL=>X"1943", LUT1_INITVAL=>X"55FF")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>VCnt_9, B1=>'X', C1=>'X', 
                D1=>VCnt_8, DI1=>'X', DI0=>'X', A0=>N_137, B0=>HCnt_7, 
                C0=>N_136, D0=>FCnt_7, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>N_137, Q1=>open, OFX0=>open, 
                F0=>un1_DatB_3_0_7_b, Q0=>open);
    SLICE_1417I: SLOGICB
      generic map (LUT0_INITVAL=>X"5FFA", LUT1_INITVAL=>X"AF00")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>HCnt_5, B1=>'X', C1=>N_148, 
                D1=>un1_DatB_3_0_a0, DI1=>'X', DI0=>'X', A0=>VCnt_9, B0=>'X', 
                C0=>FCnt_5, D0=>VCnt_8, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>un1_DatB_3_0_0_0, Q1=>open, OFX0=>open, 
                F0=>N_148, Q0=>open);
    uDvi_U_conf_SLICE_1418I: SLOGICB
      generic map (LUT0_INITVAL=>X"0080", LUT1_INITVAL=>X"0040")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_un1_cpu_data_o_m2_17, 
                B1=>uForth_un1_cpu_data_o_m2_20, 
                C1=>uDvi_U_conf_un59_add_0_a2_0_a2_3_5_3_0, 
                D1=>uForth_un1_cpu_data_o_m2_21, DI1=>'X', DI0=>'X', 
                A0=>uForth_un1_cpu_data_o_m2_17, 
                B0=>uForth_un1_cpu_data_o_m2_20, 
                C0=>uDvi_U_conf_un59_add_0_a2_0_a2_3_5_3_0, 
                D0=>uForth_un1_cpu_data_o_m2_21, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uDvi_U_conf_un11_add_0_a2_1_a2_1, 
                Q1=>open, OFX0=>open, F0=>uDvi_U_conf_un15_add_0_a2_3_a2_1, 
                Q0=>open);
    uForth_cpu1_SLICE_1419I: SLOGICB
      generic map (LUT0_INITVAL=>X"0040", LUT1_INITVAL=>X"0080")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_rp1_3, 
                B1=>uForth_cpu1_N_169, C1=>uForth_cpu1_N_165, 
                D1=>uForth_cpu1_rp1_1, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_rp1_3, B0=>uForth_cpu1_N_169, 
                C0=>uForth_cpu1_N_165, D0=>uForth_cpu1_rp1_1, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>uForth_cpu1_N_878, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu1_N_164, Q0=>open);
    uForth_cpu1_SLICE_1420I: SLOGICB
      generic map (LUT0_INITVAL=>X"2000", LUT1_INITVAL=>X"0080")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_N_165, 
                B1=>uForth_cpu1_rp1_1, C1=>uForth_cpu1_N_170, 
                D1=>uForth_cpu1_rp1_3, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_N_165, B0=>uForth_cpu1_rp1_1, 
                C0=>uForth_cpu1_N_170, D0=>uForth_cpu1_rp1_3, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>uForth_cpu1_N_872, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu1_N_163, Q0=>open);
    uForth_cpu1_SLICE_1421I: SLOGICB
      generic map (LUT0_INITVAL=>X"0800", LUT1_INITVAL=>X"2000")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_N_165, 
                B1=>uForth_cpu1_rp1_3, C1=>uForth_cpu1_rp1_1, 
                D1=>uForth_cpu1_N_903, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_N_165, B0=>uForth_cpu1_rp1_3, 
                C0=>uForth_cpu1_rp1_1, D0=>uForth_cpu1_N_903, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>uForth_cpu1_N_873, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu1_N_162, Q0=>open);
    uForth_cpu1_SLICE_1422I: SLOGICB
      generic map (LUT0_INITVAL=>X"2000", LUT1_INITVAL=>X"0020")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_N_166, 
                B1=>uForth_cpu1_rp1_3, C1=>uForth_cpu1_N_170, 
                D1=>uForth_cpu1_rp1_1, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_N_166, B0=>uForth_cpu1_rp1_3, 
                C0=>uForth_cpu1_N_170, D0=>uForth_cpu1_rp1_1, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>uForth_cpu1_N_885, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu1_N_159, Q0=>open);
    uForth_cpu1_SLICE_1423I: SLOGICB
      generic map (LUT0_INITVAL=>X"0080", LUT1_INITVAL=>X"0008")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_N_166, 
                B1=>uForth_cpu1_N_169, C1=>uForth_cpu1_rp1_1, 
                D1=>uForth_cpu1_rp1_3, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_N_166, B0=>uForth_cpu1_N_169, 
                C0=>uForth_cpu1_rp1_1, D0=>uForth_cpu1_rp1_3, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>uForth_cpu1_N_881, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu1_N_158, Q0=>open);
    uForth_cpu1_SLICE_1424I: SLOGICB
      generic map (LUT0_INITVAL=>X"0800", LUT1_INITVAL=>X"8000")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_N_166, 
                B1=>uForth_cpu1_rp1_3, C1=>uForth_cpu1_rp1_1, 
                D1=>uForth_cpu1_N_170, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_N_166, B0=>uForth_cpu1_rp1_3, 
                C0=>uForth_cpu1_rp1_1, D0=>uForth_cpu1_N_170, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>uForth_cpu1_N_156, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu1_N_157, Q0=>open);
    uForth_cpu1_SLICE_1425I: SLOGICB
      generic map (LUT0_INITVAL=>X"0080", LUT1_INITVAL=>X"8000")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_N_166, 
                B1=>uForth_cpu1_N_169, C1=>uForth_cpu1_rp1_3, 
                D1=>uForth_cpu1_rp1_1, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_N_166, B0=>uForth_cpu1_N_169, 
                C0=>uForth_cpu1_rp1_3, D0=>uForth_cpu1_rp1_1, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>uForth_cpu1_N_889, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu1_N_155, Q0=>open);
    uForth_cpu1_SLICE_1426I: SLOGICB
      generic map (LUT0_INITVAL=>X"8000", LUT1_INITVAL=>X"0400")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_rp1_3, 
                B1=>uForth_cpu1_N_166, C1=>uForth_cpu1_rp1_1, 
                D1=>uForth_cpu1_N_904, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_rp1_3, B0=>uForth_cpu1_N_166, 
                C0=>uForth_cpu1_rp1_1, D0=>uForth_cpu1_N_904, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>uForth_cpu1_N_880, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu1_N_154, Q0=>open);
    uForth_cpu1_SLICE_1427I: SLOGICB
      generic map (LUT0_INITVAL=>X"0800", LUT1_INITVAL=>X"4000")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_rp1_3, 
                B1=>uForth_cpu1_N_904, C1=>uForth_cpu1_rp1_1, 
                D1=>uForth_cpu1_N_166, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_rp1_3, B0=>uForth_cpu1_N_904, 
                C0=>uForth_cpu1_rp1_1, D0=>uForth_cpu1_N_166, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>uForth_cpu1_N_887, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu1_N_888, Q0=>open);
    uForth_cpu1_SLICE_1428I: SLOGICB
      generic map (LUT0_INITVAL=>X"0080", LUT1_INITVAL=>X"0800")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_N_166, 
                B1=>uForth_cpu1_N_903, C1=>uForth_cpu1_rp1_3, 
                D1=>uForth_cpu1_rp1_1, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_N_166, B0=>uForth_cpu1_N_903, 
                C0=>uForth_cpu1_rp1_3, D0=>uForth_cpu1_rp1_1, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>uForth_cpu1_N_879, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu1_N_141, Q0=>open);
    uForth_cpu1_SLICE_1429I: SLOGICB
      generic map (LUT0_INITVAL=>X"0020", LUT1_INITVAL=>X"8000")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_N_166, 
                B1=>uForth_cpu1_rp1_1, C1=>uForth_cpu1_N_903, 
                D1=>uForth_cpu1_rp1_3, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_N_166, B0=>uForth_cpu1_rp1_1, 
                C0=>uForth_cpu1_N_903, D0=>uForth_cpu1_rp1_3, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>uForth_cpu1_N_882, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu1_N_886, Q0=>open);
    uForth_cpu1_SLICE_1430I: SLOGICB
      generic map (LUT0_INITVAL=>X"8000", LUT1_INITVAL=>X"2000")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_N_904, 
                B1=>uForth_cpu1_rp1_1, C1=>uForth_cpu1_N_165, 
                D1=>uForth_cpu1_rp1_3, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_N_904, B0=>uForth_cpu1_rp1_1, 
                C0=>uForth_cpu1_N_165, D0=>uForth_cpu1_rp1_3, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>uForth_cpu1_N_877, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu1_N_884, Q0=>open);
    uForth_cpu1_SLICE_1431I: SLOGICB
      generic map (LUT0_INITVAL=>X"0080", LUT1_INITVAL=>X"0040")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_sp1_2, 
                B1=>uForth_cpu1_N_954, C1=>uForth_cpu1_N_973, 
                D1=>uForth_cpu1_sp1_1, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_sp1_2, B0=>uForth_cpu1_N_954, 
                C0=>uForth_cpu1_N_973, D0=>uForth_cpu1_sp1_1, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>uForth_cpu1_N_941, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu1_N_944, Q0=>open);
    uForth_cpu1_SLICE_1432I: SLOGICB
      generic map (LUT0_INITVAL=>X"0800", LUT1_INITVAL=>X"0008")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_N_954, 
                B1=>uForth_cpu1_N_959, C1=>uForth_cpu1_sp1_1, 
                D1=>uForth_cpu1_sp1_2, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_N_954, B0=>uForth_cpu1_N_959, 
                C0=>uForth_cpu1_sp1_1, D0=>uForth_cpu1_sp1_2, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>uForth_cpu1_N_936, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu1_N_947, Q0=>open);
    uForth_cpu1_SLICE_1433I: SLOGICB
      generic map (LUT0_INITVAL=>X"2000", LUT1_INITVAL=>X"4000")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_sp1_2, 
                B1=>uForth_cpu1_sp1_1, C1=>uForth_cpu1_N_959, 
                D1=>uForth_cpu1_N_952, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_sp1_2, B0=>uForth_cpu1_sp1_1, 
                C0=>uForth_cpu1_N_959, D0=>uForth_cpu1_N_952, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>uForth_cpu1_N_926, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu1_N_951, Q0=>open);
    uForth_cpu1_SLICE_1434I: SLOGICB
      generic map (LUT0_INITVAL=>X"2000", LUT1_INITVAL=>X"0080")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_N_974, 
                B1=>uForth_cpu1_sp1_1, C1=>uForth_cpu1_N_952, 
                D1=>uForth_cpu1_sp1_2, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_N_974, B0=>uForth_cpu1_sp1_1, 
                C0=>uForth_cpu1_N_952, D0=>uForth_cpu1_sp1_2, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>uForth_cpu1_N_927, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu1_N_950, Q0=>open);
    uForth_cpu1_SLICE_1435I: SLOGICB
      generic map (LUT0_INITVAL=>X"0040", LUT1_INITVAL=>X"0080")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_sp1_2, 
                B1=>uForth_cpu1_N_958, C1=>uForth_cpu1_N_952, 
                D1=>uForth_cpu1_sp1_1, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_sp1_2, B0=>uForth_cpu1_N_958, 
                C0=>uForth_cpu1_N_952, D0=>uForth_cpu1_sp1_1, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>uForth_cpu1_N_149, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu1_N_949, Q0=>open);
    uForth_cpu1_SLICE_1436I: SLOGICB
      generic map (LUT0_INITVAL=>X"0800", LUT1_INITVAL=>X"8000")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_sp1_1, 
                B1=>uForth_cpu1_N_954, C1=>uForth_cpu1_sp1_2, 
                D1=>uForth_cpu1_N_974, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_sp1_1, B0=>uForth_cpu1_N_954, 
                C0=>uForth_cpu1_sp1_2, D0=>uForth_cpu1_N_974, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>uForth_cpu1_N_151, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu1_N_948, Q0=>open);
    uForth_cpu1_SLICE_1437I: SLOGICB
      generic map (LUT0_INITVAL=>X"8000", LUT1_INITVAL=>X"0800")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_N_973, 
                B1=>uForth_cpu1_N_954, C1=>uForth_cpu1_sp1_2, 
                D1=>uForth_cpu1_sp1_1, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_N_973, B0=>uForth_cpu1_N_954, 
                C0=>uForth_cpu1_sp1_2, D0=>uForth_cpu1_sp1_1, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>uForth_cpu1_N_943, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu1_N_945, Q0=>open);
    uForth_cpu1_SLICE_1438I: SLOGICB
      generic map (LUT0_INITVAL=>X"0200", LUT1_INITVAL=>X"2000")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_N_958, 
                B1=>uForth_cpu1_sp1_2, C1=>uForth_cpu1_sp1_1, 
                D1=>uForth_cpu1_N_954, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_N_958, B0=>uForth_cpu1_sp1_2, 
                C0=>uForth_cpu1_sp1_1, D0=>uForth_cpu1_N_954, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>uForth_cpu1_N_152, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu1_N_942, Q0=>open);
    uForth_cpu1_SLICE_1439I: SLOGICB
      generic map (LUT0_INITVAL=>X"0800", LUT1_INITVAL=>X"0200")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_N_954, 
                B1=>uForth_cpu1_sp1_2, C1=>uForth_cpu1_sp1_1, 
                D1=>uForth_cpu1_N_974, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_N_954, B0=>uForth_cpu1_sp1_2, 
                C0=>uForth_cpu1_sp1_1, D0=>uForth_cpu1_N_974, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>uForth_cpu1_N_937, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu1_N_939, Q0=>open);
    uForth_cpu1_SLICE_1440I: SLOGICB
      generic map (LUT0_INITVAL=>X"8000", LUT1_INITVAL=>X"0400")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_sp1_1, 
                B1=>uForth_cpu1_N_973, C1=>uForth_cpu1_sp1_2, 
                D1=>uForth_cpu1_N_952, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_sp1_1, B0=>uForth_cpu1_N_973, 
                C0=>uForth_cpu1_sp1_2, D0=>uForth_cpu1_N_952, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>uForth_cpu1_N_933, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu1_N_935, Q0=>open);
    uForth_cpu1_SLICE_1441I: SLOGICB
      generic map (LUT0_INITVAL=>X"8000", LUT1_INITVAL=>X"0080")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_sp1_2, 
                B1=>uForth_cpu1_N_954, C1=>uForth_cpu1_N_958, 
                D1=>uForth_cpu1_sp1_1, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_sp1_2, B0=>uForth_cpu1_N_954, 
                C0=>uForth_cpu1_N_958, D0=>uForth_cpu1_sp1_1, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>uForth_cpu1_N_153, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu1_N_931, Q0=>open);
    uForth_cpu1_SLICE_1442I: SLOGICB
      generic map (LUT0_INITVAL=>X"2250", LUT1_INITVAL=>X"C840")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_code_4, 
                B1=>uForth_cpu1_code_0_S, C1=>uForth_cpu1_code_2, 
                D1=>uForth_cpu1_code_3_S, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_code_4, B0=>uForth_cpu1_code_0_S, 
                C0=>uForth_cpu1_code_2, D0=>uForth_cpu1_code_3_S, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_cpu1_t_in_sn_N_32, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_N_11, Q0=>open);
    uMaster_uFifoRxRaw_SLICE_1443I: SLOGICB
      generic map (LUT0_INITVAL=>X"44B4", LUT1_INITVAL=>X"00B0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uMaster_FifoEmpty, 
                B1=>uMaster_un12_fiford_0, C1=>addr_RNIR36J1_1_2, 
                D1=>uMaster_FifoFull, DI1=>'X', DI0=>'X', 
                A0=>uMaster_FifoEmpty, B0=>uMaster_un12_fiford_0, 
                C0=>addr_RNIR36J1_1_2, D0=>uMaster_FifoFull, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>uMaster_uFifoRxRaw_cnt_con, 
                Q1=>open, OFX0=>open, F0=>uMaster_uFifoRxRaw_fcnt_en, Q0=>open);
    uFifoRxRaw_SLICE_1444I: SLOGICB
      generic map (LUT0_INITVAL=>X"0CA6", LUT1_INITVAL=>X"0C04")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>un1_fiford_i_i_a2, 
                B1=>N_456_i, C1=>Full, D1=>Empty, DI1=>'X', DI0=>'X', 
                A0=>un1_fiford_i_i_a2, B0=>N_456_i, C0=>Full, D0=>Empty, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uFifoRxRaw_cnt_con, Q1=>open, OFX0=>open, 
                F0=>uFifoRxRaw_fcnt_en, Q0=>open);
    uDvi_U_conf_SLICE_1445I: SLOGICB
      generic map (LUT0_INITVAL=>X"0808", LUT1_INITVAL=>X"FBFF")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_un1_cpu_data_o_m2_19, 
                B1=>uDvi_U_conf_N_117, C1=>uForth_un1_cpu_data_o_m2_17, 
                D1=>uForth_un1_cpu_data_o_m2_25, DI1=>'X', DI0=>'X', 
                A0=>uForth_un1_cpu_data_o_m2_19, 
                B0=>uForth_un1_cpu_data_o_m2_25, 
                C0=>uForth_un1_cpu_data_o_m2_17, D0=>'X', M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uDvi_U_conf_un49_add_0_a2_2_a2_1_0, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_un47_add_0_a2_0_a2_0, Q0=>open);
    uDvi_U_conf_SLICE_1446I: SLOGICB
      generic map (LUT0_INITVAL=>X"000A", LUT1_INITVAL=>X"0500")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_un1_cpu_data_o_m2_25, 
                B1=>'X', C1=>uForth_un1_cpu_data_o_m2_17, 
                D1=>uForth_un1_cpu_data_o_m2_19, DI1=>'X', DI0=>'X', 
                A0=>uForth_un1_cpu_data_o_m2_25, B0=>'X', 
                C0=>uForth_un1_cpu_data_o_m2_17, 
                D0=>uForth_un1_cpu_data_o_m2_19, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uDvi_U_conf_un17_add_0_a2_1_a2_0, 
                Q1=>open, OFX0=>open, F0=>uDvi_U_conf_un43_add_0_a2_0, 
                Q0=>open);
    uDvi_U_conf_SLICE_1447I: SLOGICB
      generic map (LUT0_INITVAL=>X"3320", LUT1_INITVAL=>X"004C")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_wed, 
                B1=>uDvi_U_conf_dat0015, C1=>uDvi_U_conf_dat0013, 
                D1=>uDvi_U_conf_dat0011_RNIQF6F7, DI1=>'X', DI0=>'X', 
                A0=>uDvi_U_conf_wed, B0=>uDvi_U_conf_dat0012_RNIEL807, 
                C0=>uDvi_U_conf_dat0013, D0=>uDvi_U_conf_dat0011_RNIQF6F7, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uDvi_U_conf_un207_wed, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_un1_wed_32_i, Q0=>open);
    uDvi_U_conf_SLICE_1448I: SLOGICB
      generic map (LUT0_INITVAL=>X"0001", LUT1_INITVAL=>X"0001")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_N_245, 
                B1=>uDvi_U_conf_un141_wed, C1=>uDvi_U_conf_un87_wed, 
                D1=>uDvi_U_conf_un123_wed, DI1=>'X', DI0=>'X', 
                A0=>uDvi_U_conf_N_245, B0=>uDvi_U_conf_un141_wed, 
                C0=>uDvi_U_conf_un87_wed, D0=>uDvi_U_conf_N_287_5, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>uDvi_U_conf_N_88, 
                Q1=>open, OFX0=>open, F0=>uDvi_U_conf_N_89, Q0=>open);
    uDvi_U_conf_SLICE_1449I: SLOGICB
      generic map (LUT0_INITVAL=>X"CCEC", LUT1_INITVAL=>X"CCEC")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_dat0129, 
                B1=>uDvi_U_conf_form_hln_cnst_6_1_4, C1=>uDvi_U_conf_wed, 
                D1=>uDvi_U_conf_un56_wed, DI1=>'X', DI0=>'X', 
                A0=>uDvi_U_conf_dat0129, B0=>uDvi_U_conf_un141_wed, 
                C0=>uDvi_U_conf_wed, D0=>uDvi_U_conf_un56_wed, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uDvi_U_conf_N_34_6, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_form_hln_cnst_2_9, Q0=>open);
    uDvi_U_conf_SLICE_1450I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFFE", LUT1_INITVAL=>X"0001")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_un33_wed, 
                B1=>uDvi_U_conf_un45_wed, C1=>uDvi_U_conf_un123_wed, 
                D1=>uDvi_U_conf_un57_wed, DI1=>'X', DI0=>'X', 
                A0=>uDvi_U_conf_un33_wed, B0=>uDvi_U_conf_un45_wed, 
                C0=>uDvi_U_conf_un123_wed, D0=>uDvi_U_conf_un69_wed, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uDvi_U_conf_form_vln_15_9_1664_a3_1, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_form_vln_cnst_1_iv_4_9, Q0=>open);
    uDvi_U_conf_SLICE_1451I: SLOGICB
      generic map (LUT0_INITVAL=>X"5557", LUT1_INITVAL=>X"CCC8")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_dat0125, 
                B1=>uDvi_U_conf_wed_rep1, C1=>uDvi_U_conf_dat0123, 
                D1=>uDvi_U_conf_dat0120, DI1=>'X', DI0=>'X', 
                A0=>uDvi_U_conf_wed, B0=>uDvi_U_conf_dat0125, 
                C0=>uDvi_U_conf_dat0123, D0=>uDvi_U_conf_dat0120, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uDvi_U_conf_un50_wed_0, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_form_hss_cnst_i_a2_0_0_7, Q0=>open);
    uDvi_U_conf_SLICE_1452I: SLOGICB
      generic map (LUT0_INITVAL=>X"0400", LUT1_INITVAL=>X"000C")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>uForth_un1_cpu_data_o_m2_17, 
                C1=>uForth_un1_cpu_data_o_m2_20, 
                D1=>uForth_un1_cpu_data_o_m2_21, DI1=>'X', DI0=>'X', 
                A0=>uForth_un1_cpu_data_o_m2_20, 
                B0=>uForth_un1_cpu_data_o_m2_21, 
                C0=>uForth_un1_cpu_data_o_m2_17, D0=>uDvi_U_conf_N_119, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uDvi_U_conf_un57_add_0_a2_4_a2_1_0, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_un29_add_0_a2_0_a2_1_0, Q0=>open);
    uMaster_uDevice_SLICE_1453I: SLOGICB
      generic map (LUT0_INITVAL=>X"BAAA", LUT1_INITVAL=>X"2000")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uMaster_uDevice_State_0_3, 
                B1=>uMaster_uDevice_N_189, C1=>uMaster_uDevice_NumClk_0, 
                D1=>uMaster_uDevice_StateD_0, DI1=>'X', DI0=>'X', 
                A0=>uMaster_I2cTrgDatW, B0=>uMaster_uDevice_N_189, 
                C0=>uMaster_uDevice_State_0_3, D0=>uMaster_uDevice_StateD_0, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uMaster_uDevice_un1_NumClk_1_c1, Q1=>open, OFX0=>open, 
                F0=>uMaster_uDevice_un17_stated, Q0=>open);
    uMaster_SLICE_1454I: SLOGICB
      generic map (LUT0_INITVAL=>X"0F0D", LUT1_INITVAL=>X"0002")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uMaster_State_3, 
                B1=>uMaster_State_1, C1=>uMaster_State_0, D1=>uMaster_State_2, 
                DI1=>'X', DI0=>'X', A0=>uMaster_State_0, B0=>uMaster_State_1, 
                C0=>uMaster_DataFifo_0, D0=>uMaster_State_2, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>uMaster_StopVal_en_0_a2_0, 
                Q1=>open, OFX0=>open, F0=>uMaster_uDevice_N_537, Q0=>open);
    uMaster_SLICE_1455I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFF5", LUT1_INITVAL=>X"0004")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uMaster_StateD_3, 
                B1=>uMaster_StateD_0, C1=>uMaster_StateD_2, 
                D1=>uMaster_StateD_1, DI1=>'X', DI0=>'X', A0=>uMaster_StateD_3, 
                B0=>'X', C0=>uMaster_StateD_2, D0=>uMaster_StateD_1, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uMaster_I2cTrgDatW_1_i_0_a2_2_1, Q1=>open, OFX0=>open, 
                F0=>uMaster_N_180, Q0=>open);
    uForth_cpu1_SLICE_1456I: SLOGICB
      generic map (LUT0_INITVAL=>X"3230", LUT1_INITVAL=>X"F2F0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_code_0, 
                B1=>uForth_cpu1_pload37, C1=>SRst, 
                D1=>uForth_cpu1_t_in_sn_N_41, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_code_0, B0=>uForth_cpu1_rp1_4, 
                C0=>uForth_cpu1_pload37, D0=>uForth_cpu1_t_in_sn_N_41, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_cpu1_r_3_sm0, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_r_stack_and_0, Q0=>open);
    uForth_cpu1_SLICE_1457I: SLOGICB
      generic map (LUT0_INITVAL=>X"8000", LUT1_INITVAL=>X"8000")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_rp1_3, 
                B1=>uForth_cpu1_N_165, C1=>uForth_cpu1_rp1_1, 
                D1=>uForth_cpu1_N_903, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_N_170, B0=>uForth_cpu1_N_165, 
                C0=>uForth_cpu1_rp1_1, D0=>uForth_cpu1_rp1_3, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>uForth_cpu1_N_876, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu1_N_161, Q0=>open);
    uForth_cpu1_SLICE_1458I: SLOGICB
      generic map (LUT0_INITVAL=>X"8000", LUT1_INITVAL=>X"4000")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_rp1_3, 
                B1=>uForth_cpu1_rp1_1, C1=>uForth_cpu1_N_165, 
                D1=>uForth_cpu1_N_904, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_N_169, B0=>uForth_cpu1_rp1_3, 
                C0=>uForth_cpu1_N_165, D0=>uForth_cpu1_rp1_1, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>uForth_cpu1_N_883, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu1_N_160, Q0=>open);
    uForth_cpu1_SLICE_1459I: SLOGICB
      generic map (LUT0_INITVAL=>X"4000", LUT1_INITVAL=>X"4040")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>SRst, B1=>uForth_a_0, 
                C1=>uForth_cpu1_pload28, D1=>'X', DI1=>'X', DI0=>'X', A0=>SRst, 
                B0=>uForth_a_0, C0=>uForth_cpu1_pload28, 
                D0=>uForth_cpu1_un4_sum_cry_19_0_S1, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>uForth_cpu1_a_2_sqmuxa, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu1_un4_sum_m_20, Q0=>open);
    uForth_cpu1_SLICE_1460I: SLOGICB
      generic map (LUT0_INITVAL=>X"0800", LUT1_INITVAL=>X"4000")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>SRst, B1=>uForth_a_0, 
                C1=>uForth_cpu1_un4_sum_cry_31_0_S0, D1=>uForth_cpu1_pload28, 
                DI1=>'X', DI0=>'X', A0=>uForth_cpu1_pload28, B0=>uForth_a_0, 
                C0=>SRst, D0=>uForth_cpu1_un4_sum_cry_19_0_S0, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_cpu1_un4_sum_m_31, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_un4_sum_m_19, Q0=>open);
    uForth_cpu1_SLICE_1461I: SLOGICB
      generic map (LUT0_INITVAL=>X"4000", LUT1_INITVAL=>X"4000")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>SRst, 
                B1=>uForth_cpu1_un4_sum_cry_29_0_S1, C1=>uForth_a_0, 
                D1=>uForth_cpu1_pload28, DI1=>'X', DI0=>'X', A0=>SRst, 
                B0=>uForth_a_0, C0=>uForth_cpu1_pload28, 
                D0=>uForth_cpu1_un4_sum_cry_7_0_S0, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uForth_cpu1_un4_sum_m_30, Q1=>open, 
                OFX0=>open, F0=>uForth_cpu1_un4_sum_m_7, Q0=>open);
    uForth_cpu1_SLICE_1462I: SLOGICB
      generic map (LUT0_INITVAL=>X"4000", LUT1_INITVAL=>X"8000")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_sp1_2, 
                B1=>uForth_cpu1_sp1_1, C1=>uForth_cpu1_N_952, 
                D1=>uForth_cpu1_N_974, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_sp1_2, B0=>uForth_cpu1_sp1_1, 
                C0=>uForth_cpu1_N_952, D0=>uForth_cpu1_N_973, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>uForth_cpu1_N_928, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu1_N_934, Q0=>open);
    uForth_cpu1_SLICE_1463I: SLOGICB
      generic map (LUT0_INITVAL=>X"0200", LUT1_INITVAL=>X"0080")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_pload28, 
                B1=>uForth_a_0, C1=>uForth_cpu1_un4_sum_cry_29_0_S0, D1=>SRst, 
                DI1=>'X', DI0=>'X', A0=>uForth_cpu1_a_1, B0=>SRst, 
                C0=>uForth_a_0, D0=>uForth_cpu1_pload28, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>uForth_cpu1_un4_sum_m_29, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu1_a_m_1, Q0=>open);
    uForth_cpu1_SLICE_1464I: SLOGICB
      generic map (LUT0_INITVAL=>X"0800", LUT1_INITVAL=>X"0800")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_a_0, 
                B1=>uForth_cpu1_pload28, C1=>SRst, 
                D1=>uForth_cpu1_un4_sum_cry_27_0_S0, DI1=>'X', DI0=>'X', 
                A0=>uForth_a_0, B0=>uForth_cpu1_pload28, C0=>SRst, 
                D0=>uForth_cpu1_un4_sum_cry_1_0_S1, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uForth_cpu1_un4_sum_m_27, Q1=>open, 
                OFX0=>open, F0=>uForth_cpu1_un4_sum_m_2, Q0=>open);
    uForth_cpu1_SLICE_1465I: SLOGICB
      generic map (LUT0_INITVAL=>X"0800", LUT1_INITVAL=>X"4000")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>SRst, B1=>uForth_cpu1_pload28, 
                C1=>uForth_a_0, D1=>uForth_cpu1_un4_sum_cry_25_0_S1, DI1=>'X', 
                DI0=>'X', A0=>uForth_cpu1_un4_sum_cry_3_0_S0, 
                B0=>uForth_cpu1_pload28, C0=>SRst, D0=>uForth_a_0, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_cpu1_un4_sum_m_26, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_un4_sum_m_3, Q0=>open);
    uForth_cpu1_SLICE_1466I: SLOGICB
      generic map (LUT0_INITVAL=>X"0080", LUT1_INITVAL=>X"0080")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>uForth_cpu1_un4_sum_cry_25_0_S0, B1=>uForth_cpu1_pload28, 
                C1=>uForth_a_0, D1=>SRst, DI1=>'X', DI0=>'X', A0=>uForth_a_0, 
                B0=>uForth_cpu1_pload28, C0=>uForth_cpu1_un4_sum_cry_5_0_S0, 
                D0=>SRst, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_cpu1_un4_sum_m_25, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_un4_sum_m_5, Q0=>open);
    uForth_cpu1_SLICE_1467I: SLOGICB
      generic map (LUT0_INITVAL=>X"0800", LUT1_INITVAL=>X"0800")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_pload28, 
                B1=>uForth_a_0, C1=>SRst, D1=>uForth_cpu1_un4_sum_cry_23_0_S1, 
                DI1=>'X', DI0=>'X', A0=>uForth_cpu1_un4_sum_cry_5_0_S1, 
                B0=>uForth_a_0, C0=>SRst, D0=>uForth_cpu1_pload28, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_cpu1_un4_sum_m_24, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_un4_sum_m_6, Q0=>open);
    uForth_cpu1_SLICE_1468I: SLOGICB
      generic map (LUT0_INITVAL=>X"2000", LUT1_INITVAL=>X"0800")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_pload28, 
                B1=>uForth_cpu1_un4_sum_cry_23_0_S0, C1=>SRst, D1=>uForth_a_0, 
                DI1=>'X', DI0=>'X', A0=>uForth_cpu1_pload28, B0=>SRst, 
                C0=>uForth_a_0, D0=>uForth_cpu1_un4_sum_cry_7_0_S1, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_cpu1_un4_sum_m_23, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_un4_sum_m_8, Q0=>open);
    uForth_cpu1_SLICE_1469I: SLOGICB
      generic map (LUT0_INITVAL=>X"0080", LUT1_INITVAL=>X"4000")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>SRst, B1=>uForth_cpu1_pload28, 
                C1=>uForth_a_0, D1=>uForth_cpu1_un4_sum_cry_21_0_S1, DI1=>'X', 
                DI0=>'X', A0=>uForth_a_0, B0=>uForth_cpu1_pload28, 
                C0=>uForth_cpu1_un4_sum_cry_9_0_S0, D0=>SRst, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>uForth_cpu1_un4_sum_m_22, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu1_un4_sum_m_9, Q0=>open);
    uForth_cpu1_SLICE_1470I: SLOGICB
      generic map (LUT0_INITVAL=>X"0080", LUT1_INITVAL=>X"0080")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>uForth_cpu1_un4_sum_cry_21_0_S0, B1=>uForth_cpu1_pload28, 
                C1=>uForth_a_0, D1=>SRst, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_un4_sum_cry_9_0_S1, B0=>uForth_cpu1_pload28, 
                C0=>uForth_a_0, D0=>SRst, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>uForth_cpu1_un4_sum_m_21, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_un4_sum_m_10, Q0=>open);
    uForth_cpu1_SLICE_1471I: SLOGICB
      generic map (LUT0_INITVAL=>X"0800", LUT1_INITVAL=>X"4000")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>SRst, B1=>uForth_cpu1_pload28, 
                C1=>uForth_cpu1_un4_sum_cry_17_0_S1, D1=>uForth_a_0, DI1=>'X', 
                DI0=>'X', A0=>uForth_a_0, B0=>uForth_cpu1_pload28, C0=>SRst, 
                D0=>uForth_cpu1_un4_sum_cry_11_0_S0, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>uForth_cpu1_un4_sum_m_18, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu1_un4_sum_m_11, Q0=>open);
    uForth_cpu1_SLICE_1472I: SLOGICB
      generic map (LUT0_INITVAL=>X"0080", LUT1_INITVAL=>X"0080")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_a_0, 
                B1=>uForth_cpu1_pload28, C1=>uForth_cpu1_un4_sum_cry_17_0_S0, 
                D1=>SRst, DI1=>'X', DI0=>'X', A0=>uForth_a_0, 
                B0=>uForth_cpu1_un4_sum_cry_11_0_S1, C0=>uForth_cpu1_pload28, 
                D0=>SRst, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_cpu1_un4_sum_m_17, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_un4_sum_m_12, Q0=>open);
    uForth_cpu1_SLICE_1473I: SLOGICB
      generic map (LUT0_INITVAL=>X"0800", LUT1_INITVAL=>X"0800")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_pload28, 
                B1=>uForth_a_0, C1=>SRst, D1=>uForth_cpu1_un4_sum_cry_15_0_S1, 
                DI1=>'X', DI0=>'X', A0=>uForth_cpu1_pload28, 
                B0=>uForth_cpu1_un4_sum_cry_13_0_S0, C0=>SRst, D0=>uForth_a_0, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_cpu1_un4_sum_m_16, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_un4_sum_m_13, Q0=>open);
    uForth_cpu1_SLICE_1474I: SLOGICB
      generic map (LUT0_INITVAL=>X"0800", LUT1_INITVAL=>X"0080")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>uForth_cpu1_un4_sum_cry_15_0_S0, B1=>uForth_cpu1_pload28, 
                C1=>uForth_a_0, D1=>SRst, DI1=>'X', DI0=>'X', A0=>uForth_a_0, 
                B0=>uForth_cpu1_pload28, C0=>SRst, 
                D0=>uForth_cpu1_un4_sum_cry_13_0_S1, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>uForth_cpu1_un4_sum_m_15, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu1_un4_sum_m_14, Q0=>open);
    uForth_cpu1_SLICE_1475I: SLOGICB
      generic map (LUT0_INITVAL=>X"5454", LUT1_INITVAL=>X"FEFE")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_code_4, 
                B1=>uForth_cpu1_code_0_S, C1=>uForth_cpu1_code_1, D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>uForth_cpu1_code_4, 
                B0=>uForth_cpu1_code_0_S, C0=>uForth_cpu1_code_1, D0=>'X', 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_cpu1_N_77, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_t_in_11_s_12, Q0=>open);
    uForth_cpu1_SLICE_1476I: SLOGICB
      generic map (LUT0_INITVAL=>X"FD20", LUT1_INITVAL=>X"F780")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_a_0, 
                B1=>uForth_cpu1_code_0_S, C1=>uForth_cpu1_un4_sum_cry_15_0_S1, 
                D1=>uForth_cpu_data_o_16, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_un4_sum_cry_31, B0=>uForth_cpu1_code_0_S, 
                C0=>uForth_cpu1_un4_sum_cry_15_0_S1, D0=>uForth_cpu_data_o_16, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_cpu1_N_226, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_N_364, Q0=>open);
    uForth_cpu1_SLICE_1477I: SLOGICB
      generic map (LUT0_INITVAL=>X"0020", LUT1_INITVAL=>X"FEEE")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_code_4, 
                B1=>uForth_cpu1_code_5, C1=>uForth_cpu1_code_1, 
                D1=>uForth_cpu1_code_2, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_code_4, B0=>uForth_cpu1_code_5, 
                C0=>uForth_cpu1_code_3_S, D0=>uForth_cpu1_code_1, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_cpu1_pload_5_i_0, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_a_4_sqmuxa_0, Q0=>open);
    uForth_cpu1_SLICE_1478I: SLOGICB
      generic map (LUT0_INITVAL=>X"2070", LUT1_INITVAL=>X"2277")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_slot_2, 
                B1=>uForth_cpu1_N_705, C1=>'X', D1=>uForth_cpu1_N_699, 
                DI1=>'X', DI0=>'X', A0=>uForth_cpu1_slot_2, 
                B0=>uForth_cpu1_N_705, C0=>uForth_cpu1_code_2, 
                D0=>uForth_cpu1_N_699, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>uForth_cpu1_t_in_d_0_bm_1_6, Q1=>open, 
                OFX0=>open, F0=>uForth_cpu1_t_in_sn_N_5, Q0=>open);
    uForth_cpu1_SLICE_1479I: SLOGICB
      generic map (LUT0_INITVAL=>X"048C", LUT1_INITVAL=>X"FB73")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_slot_2, 
                B1=>uForth_cpu1_code_1, C1=>uForth_cpu1_N_699, 
                D1=>uForth_cpu1_N_705, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_slot_2, B0=>uForth_cpu1_un4_sum_cry_31, 
                C0=>uForth_cpu1_N_699, D0=>uForth_cpu1_N_705, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>uForth_cpu1_N_97, Q1=>open, 
                OFX0=>open, F0=>uForth_cpu1_t_in_sn_N_6, Q0=>open);
    uForth_cpu1_SLICE_1480I: SLOGICB
      generic map (LUT0_INITVAL=>X"3000", LUT1_INITVAL=>X"000C")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>uForth_cpu1_sp_2, 
                C1=>uForth_cpu1_sp_1, D1=>uForth_cpu1_sp_4, DI1=>'X', DI0=>'X', 
                A0=>'X', B0=>uForth_cpu1_sp_2, C0=>uForth_cpu1_sp_1, 
                D0=>uForth_cpu1_sp_4, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>uForth_cpu1_s_stackror_12_0, Q1=>open, 
                OFX0=>open, F0=>uForth_cpu1_N_992, Q0=>open);
    uForth_cpu1_SLICE_1481I: SLOGICB
      generic map (LUT0_INITVAL=>X"1100", LUT1_INITVAL=>X"2200")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_sp_2, 
                B1=>uForth_cpu1_sp_1, C1=>'X', D1=>uForth_cpu1_sp_4, DI1=>'X', 
                DI0=>'X', A0=>uForth_cpu1_sp_2, B0=>uForth_cpu1_sp_1, C0=>'X', 
                D0=>uForth_cpu1_sp_4, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>uForth_cpu1_N_980, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_N_989, Q0=>open);
    uForth_cpu1_SLICE_1482I: SLOGICB
      generic map (LUT0_INITVAL=>X"2200", LUT1_INITVAL=>X"8800")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_sp_2, 
                B1=>uForth_cpu1_sp_4, C1=>'X', D1=>uForth_cpu1_sp_1, DI1=>'X', 
                DI0=>'X', A0=>uForth_cpu1_sp_2, B0=>uForth_cpu1_sp_4, C0=>'X', 
                D0=>uForth_cpu1_sp_1, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>uForth_cpu1_N_984, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_N_988, Q0=>open);
    uForth_cpu1_SLICE_1483I: SLOGICB
      generic map (LUT0_INITVAL=>X"1100", LUT1_INITVAL=>X"0022")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_rp_1, 
                B1=>uForth_cpu1_rp_0, C1=>'X', D1=>uForth_cpu1_rp_4, DI1=>'X', 
                DI0=>'X', A0=>uForth_cpu1_rp_1, B0=>uForth_cpu1_rp_0, C0=>'X', 
                D0=>uForth_cpu1_rp_4, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>uForth_cpu1_N_907, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_N_921, Q0=>open);
    uForth_SLICE_1484I: SLOGICB
      generic map (LUT0_INITVAL=>X"7FFF", LUT1_INITVAL=>X"8800")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>PpAdd_0, B1=>PpAdd_2, C1=>'X', 
                D1=>N_581, DI1=>'X', DI0=>'X', A0=>PpAdd_0, B0=>PpAdd_2, 
                C0=>uForth_un10_N_4, D0=>N_581, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uForth_un8_ppwe_0_a2_1_1_x, Q1=>open, 
                OFX0=>open, F0=>uForth_addr_RNIEKBE6_2, Q0=>open);
    uForth_SLICE_1485I: SLOGICB
      generic map (LUT0_INITVAL=>X"4000", LUT1_INITVAL=>X"4000")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_un1_cpu_data_o_ss0, 
                B1=>N_579, C1=>MiscReg2_13, D1=>uForth_pSetReg_un8_ppwe_0_a2_1, 
                DI1=>'X', DI0=>'X', A0=>uForth_un1_cpu_data_o_ss0, B0=>N_579, 
                C0=>MiscReg2_8, D0=>uForth_pSetReg_un8_ppwe_0_a2_1, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>uForth_N_430, 
                Q1=>open, OFX0=>open, F0=>uForth_N_371, Q0=>open);
    uForth_SLICE_1486I: SLOGICB
      generic map (LUT0_INITVAL=>X"8000", LUT1_INITVAL=>X"8000")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>PpAdd_1, B1=>uForth_N_592, 
                C1=>uForth_un1_cpu_data_o_m0_0_0_a2_5_out, D1=>MiscReg1_10, 
                DI1=>'X', DI0=>'X', A0=>PpAdd_1, B0=>uForth_N_592, 
                C0=>uForth_un1_cpu_data_o_m0_0_0_a2_5_out, D0=>MiscReg1_29, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_N_374, Q1=>open, OFX0=>open, F0=>N_309, Q0=>open);
    uForth_SLICE_1487I: SLOGICB
      generic map (LUT0_INITVAL=>X"4000", LUT1_INITVAL=>X"4000")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_un1_cpu_data_o_ss0, 
                B1=>uForth_pSetReg_un8_ppwe_0_a2_1, C1=>N_579, D1=>MiscReg2_24, 
                DI1=>'X', DI0=>'X', A0=>uForth_un1_cpu_data_o_ss0, 
                B0=>uForth_pSetReg_un8_ppwe_0_a2_1, C0=>N_579, D0=>MiscReg2_10, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_N_319, Q1=>open, OFX0=>open, F0=>uForth_N_375, 
                Q0=>open);
    uForth_SLICE_1488I: SLOGICB
      generic map (LUT0_INITVAL=>X"CE0A", LUT1_INITVAL=>X"CE0A")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_un15_ppwe, 
                B1=>uForth_PeekDat_0_iv_0_0_a2_1_2, C1=>Timer_7, 
                D1=>uForth_N_441, DI1=>'X', DI0=>'X', A0=>uForth_un15_ppwe, 
                B0=>uForth_PeekDat_0_iv_0_0_a2_1_2, C0=>Timer_3, 
                D0=>uForth_N_441, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>uForth_PeekDat_0_iv_0_0_0_7, Q1=>open, 
                OFX0=>open, F0=>uForth_PeekDat_0_iv_0_0_0_3, Q0=>open);
    uForth_SLICE_1489I: SLOGICB
      generic map (LUT0_INITVAL=>X"2000", LUT1_INITVAL=>X"2000")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>N_581, B1=>Resolution_11, 
                C1=>uForth_N_588, D1=>N_579, DI1=>'X', DI0=>'X', A0=>N_581, 
                B0=>Resolution_4, C0=>uForth_N_588, D0=>N_579, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>uForth_N_496, 
                Q1=>open, OFX0=>open, F0=>uForth_N_359, Q0=>open);
    SLICE_1490I: SLOGICB
      generic map (LUT0_INITVAL=>X"CAFF", LUT1_INITVAL=>X"00CA")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_p_3, 
                B1=>uForth_cpu1_a_3, C1=>uForth_cpu1_decode_addr_sel_1, 
                D1=>Timer_21, DI1=>'X', DI0=>'X', A0=>uForth_cpu1_p_3, 
                B0=>uForth_cpu1_a_3, C0=>uForth_cpu1_decode_addr_sel_1, 
                D0=>uForth_PpAdd_5, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>m23_i_a4_0_0, Q1=>open, OFX0=>open, 
                F0=>uForth_PeekDat_iv_0_0_a2_7_N_2L1_sx, Q0=>open);
    SLICE_1491I: SLOGICB
      generic map (LUT0_INITVAL=>X"5FAF", LUT1_INITVAL=>X"8004")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>VCnt_9, B1=>HCnt_5, 
                C1=>FCnt_5, D1=>VCnt_8, DI1=>'X', DI0=>'X', A0=>VCnt_9, 
                B0=>'X', C0=>HCnt_5, D0=>VCnt_8, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>un1_DatB_3_5_a0, Q1=>open, 
                OFX0=>open, F0=>un1_DatB_3_0_cry_5_RNO_0, Q0=>open);
    SLICE_1492I: SLOGICB
      generic map (LUT0_INITVAL=>X"0101", LUT1_INITVAL=>X"7E7E")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>VCnt_9, B1=>VCnt_8, 
                C1=>FCnt_4, D1=>'X', DI1=>'X', DI0=>'X', A0=>VCnt_9, 
                B0=>VCnt_8, C0=>FCnt_4, D0=>'X', M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>N_149, Q1=>open, OFX0=>open, 
                F0=>un1_DatB_3_0_a0, Q0=>open);
    uSeq_SLICE_1493I: SLOGICB
      generic map (LUT0_INITVAL=>X"000F", LUT1_INITVAL=>X"00AA")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uSeq_lCnt32_25, B1=>'X', 
                C1=>'X', D1=>uSeq_lCnt32_18, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>uSeq_lCnt32_17, D0=>uSeq_lCnt32_16, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uSeq_un14_lcnt32_0_a5_0_a2_0, Q1=>open, OFX0=>open, 
                F0=>uSeq_un14_lcnt32_2, Q0=>open);
    uMaster_SLICE_1494I: SLOGICB
      generic map (LUT0_INITVAL=>X"1111", LUT1_INITVAL=>X"0001")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uMaster_SizXfr_0, 
                B1=>uMaster_SizXfr_3, C1=>uMaster_SizXfr_1, 
                D1=>uMaster_SizXfr_7, DI1=>'X', DI0=>'X', A0=>uMaster_SizXfr_5, 
                B0=>uMaster_SizXfr_6, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uMaster_State_11_0_0_a2_3_4_3, Q1=>open, OFX0=>open, 
                F0=>uMaster_State_11_0_0_a2_3_3_3, Q0=>open);
    uForth_cpu1_SLICE_1495I: SLOGICB
      generic map (LUT0_INITVAL=>X"0300", LUT1_INITVAL=>X"FC30")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>uForth_cpu1_code_0_S, 
                C1=>uForth_cpu1_r_12, D1=>uForth_cpu1_a_12, DI1=>'X', DI0=>'X', 
                A0=>'X', B0=>uForth_cpu1_un1_a_in_0_sqmuxa_a0, 
                C0=>uForth_cpu1_un1_a_in_0_sqmuxa_a1, 
                D0=>uForth_cpu1_un1_a_in_0_sqmuxa_2_0_x, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>uForth_cpu1_N_290, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu1_un1_a_in_0_sqmuxa, 
                Q0=>open);
    uForth_cpu1_SLICE_1496I: SLOGICB
      generic map (LUT0_INITVAL=>X"A000", LUT1_INITVAL=>X"2020")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_code_4, 
                B1=>uForth_cpu1_code_0_S, C1=>uForth_cpu1_code_3_S, D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>uForth_cpu1_t_in_10_s_3, B0=>'X', 
                C0=>uForth_cpu1_t_in_sn_N_21, D0=>uForth_un22_system_data_o, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_cpu1_N_9, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_t_in_a0_2_8, Q0=>open);
    uMaster_SLICE_1497I: SLOGICB
      generic map (LUT0_INITVAL=>X"AFAF", LUT1_INITVAL=>X"FF33")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>uMaster_I2cTrgDone, 
                C1=>'X', D1=>uMaster_FifoEmpty, DI1=>'X', DI0=>'X', 
                A0=>uMaster_StateD_3, B0=>'X', C0=>uMaster_StateD_2, D0=>'X', 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uMaster_N_166, Q1=>open, OFX0=>open, F0=>uMaster_N_481, 
                Q0=>open);
    uMaster_uDevice_SLICE_1498I: SLOGICB
      generic map (LUT0_INITVAL=>X"8000", LUT1_INITVAL=>X"0505")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uMaster_uDevice_CntDly_4, 
                B1=>'X', C1=>uMaster_uDevice_CntDly_6, D1=>'X', DI1=>'X', 
                DI0=>'X', A0=>uMaster_uDevice_CntDly_0, 
                B0=>uMaster_uDevice_CntDly_2, C0=>uMaster_uDevice_CntDly_3, 
                D0=>uMaster_uDevice_CntDly_1, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uMaster_uDevice_un15_cntdly_3, 
                Q1=>open, OFX0=>open, F0=>uMaster_uDevice_un1_CntDly_4, 
                Q0=>open);
    uDvi_U_conf_SLICE_1499I: SLOGICB
      generic map (LUT0_INITVAL=>X"0100", LUT1_INITVAL=>X"0015")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_N_191, 
                B1=>uDvi_U_conf_dat0226, C1=>uDvi_U_conf_wed, 
                D1=>uDvi_U_conf_un78_wed, DI1=>'X', DI0=>'X', 
                A0=>uDvi_U_conf_N_186, B0=>uDvi_U_conf_un8_wed, 
                C0=>uDvi_U_conf_N_180, 
                D0=>uDvi_U_conf_form_hss_cnst_0_a2_2_0_0, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uDvi_U_conf_form_hss_cnst_i_a2_1_1_7, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_N_264, Q0=>open);
    uForth_SLICE_1500I: SLOGICB
      generic map (LUT0_INITVAL=>X"0001", LUT1_INITVAL=>X"0001")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>Timer_12, B1=>Timer_30, 
                C1=>Timer_31, D1=>Timer_27, DI1=>'X', DI0=>'X', A0=>Timer_11, 
                B0=>Timer_9, C0=>Timer_29, D0=>Timer_28, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_un1_Timer_0_a5_0_a2_18, Q1=>open, OFX0=>open, 
                F0=>uForth_un1_Timer_0_a5_0_a2_16, Q0=>open);
    uForth_SLICE_1501I: SLOGICB
      generic map (LUT0_INITVAL=>X"EAC0", LUT1_INITVAL=>X"0400")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu_m_write, 
                B1=>Timer_29, C1=>uForth_un1_system_data_o_2_sn, 
                D1=>uForth_N_440, DI1=>'X', DI0=>'X', A0=>uForth_N_446, 
                B0=>uForth_N_444, C0=>Timer_12, D0=>MiscReg1_12, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_un1_cpu_data_o_m0_0_0_0_1_29, Q1=>open, OFX0=>open, 
                F0=>uForth_un1_cpu_data_o_m0_0_0_0_12, Q0=>open);
    uForth_cpu1_SLICE_1502I: SLOGICB
      generic map (LUT0_INITVAL=>X"11BB", LUT1_INITVAL=>X"F0AA")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_r_15, B1=>'X', 
                C1=>uForth_cpu1_a_15, D1=>uForth_cpu1_code_0_S, DI1=>'X', 
                DI0=>'X', A0=>uForth_cpu1_slot_fast_0, B0=>uForth_cpu1_i_6, 
                C0=>'X', D0=>uForth_cpu1_i_0, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uForth_cpu1_N_293, Q1=>open, 
                OFX0=>open, F0=>uForth_cpu1_code_5_sx_x_0, Q0=>open);
    uForth_uart1_uRx_SLICE_1503I: SLOGICB
      generic map (LUT0_INITVAL=>X"33FF", LUT1_INITVAL=>X"CCFF")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>uForth_uart1_uRx_Cnt_6, C1=>'X', 
                D1=>uForth_uart1_uRx_Cnt_5, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>uForth_uart1_uRx_Cnt_6, C0=>'X', 
                D0=>uForth_uart1_uRx_Cnt_5, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uForth_uart1_uRx_N_285, Q1=>open, 
                OFX0=>open, F0=>uForth_uart1_uRx_N_31, Q0=>open);
    uForth_uart1_uTx_SLICE_1504I: SLOGICB
      generic map (LUT0_INITVAL=>X"0005", LUT1_INITVAL=>X"0505")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_uart1_uTx_Cnt_4, 
                B1=>'X', C1=>uForth_uart1_uTx_Cnt_3, D1=>'X', DI1=>'X', 
                DI0=>'X', A0=>uForth_uart1_uTx_Cnt_1, B0=>'X', 
                C0=>uForth_uart1_uTx_Cnt_2, D0=>uForth_uart1_uTx_Cnt_0, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_uart1_uTx_N_270, Q1=>open, OFX0=>open, 
                F0=>uForth_uart1_uTx_un2lto7_i_a4_0, Q0=>open);
    SLICE_1505I: SLOGICB
      generic map (LUT0_INITVAL=>X"00AA", LUT1_INITVAL=>X"1011")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uMaster_N_172, 
                B1=>uMaster_State_3, C1=>uMaster_un73_state, 
                D1=>uMaster_State_0, DI1=>'X', DI0=>'X', A0=>N_456_i, B0=>'X', 
                C0=>'X', D0=>Full, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>uMaster_State_11_0_0_a2_1_3, Q1=>open, 
                OFX0=>open, F0=>uFifoRxRaw_wren_i, Q0=>open);
    uForth_SLICE_1506I: SLOGICB
      generic map (LUT0_INITVAL=>X"0400", LUT1_INITVAL=>X"3300")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>uForth_cpu1_un10_m3_e_sx, C1=>'X', 
                D1=>uForth_cpu1_code_3_S, DI1=>'X', DI0=>'X', 
                A0=>uForth_PpAdd_5, B0=>uForth_un10_N_4, C0=>PpAdd_4, 
                D0=>uForth_PpAdd_3, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>uForth_cpu1_code_5_RNIF8A21_3, Q1=>open, 
                OFX0=>open, F0=>uForth_un15_ppwe_0_a3_0_a2_0_a2_1_0, Q0=>open);
    uForth_SLICE_1507I: SLOGICB
      generic map (LUT0_INITVAL=>X"0001", LUT1_INITVAL=>X"8000")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu_m_write, 
                B1=>uForth_N_448, C1=>uForth_N_440, 
                D1=>uForth_un15_ppwe_0_a3_0_a2_0_a2_1, DI1=>'X', DI0=>'X', 
                A0=>Timer_16, B0=>Timer_26, C0=>Timer_13, D0=>Timer_24, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_un16_ppwe, Q1=>open, OFX0=>open, 
                F0=>uForth_un1_Timer_0_a5_0_a2_17, Q0=>open);
    uForth_cpu1_SLICE_1508I: SLOGICB
      generic map (LUT0_INITVAL=>X"8000", LUT1_INITVAL=>X"0800")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_N_959, 
                B1=>uForth_cpu1_sp1_1, C1=>uForth_cpu1_sp1_2, 
                D1=>uForth_cpu1_N_954, DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_N_958, B0=>uForth_cpu1_sp1_1, 
                C0=>uForth_cpu1_N_952, D0=>uForth_cpu1_sp1_2, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>uForth_cpu1_N_938, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu1_N_150, Q0=>open);
    uMaster_uDevice_SLICE_1509I: SLOGICB
      generic map (LUT0_INITVAL=>X"0101", LUT1_INITVAL=>X"5F33")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uMaster_uDevice_N_141, 
                B1=>uMaster_uDevice_State_0_3, C1=>uMaster_uDevice_State_0_1, 
                D1=>uMaster_uDevice_Dly, DI1=>'X', DI0=>'X', 
                A0=>uMaster_uDevice_StateD_0, B0=>uMaster_uDevice_State_8, 
                C0=>uMaster_uDevice_N_189, D0=>'X', M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uMaster_uDevice_N_244, Q1=>open, 
                OFX0=>open, F0=>uMaster_uDevice_N_614, Q0=>open);
    uDvi_U_conf_SLICE_1510I: SLOGICB
      generic map (LUT0_INITVAL=>X"1100", LUT1_INITVAL=>X"2200")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_wed, 
                B1=>uDvi_U_conf_dat0116, C1=>'X', D1=>uDvi_U_conf_dat0118, 
                DI1=>'X', DI0=>'X', A0=>uDvi_U_conf_un45_wed, 
                B0=>uDvi_U_conf_un15_wed, C0=>'X', 
                D0=>uDvi_U_conf_form_vln_15_5_1746_a3_0, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>uDvi_U_conf_un21_wed_0, 
                Q1=>open, OFX0=>open, F0=>uDvi_U_conf_form_vln_15_5_1746_a3_1, 
                Q0=>open);
    uDvi_U_conf_SLICE_1511I: SLOGICB
      generic map (LUT0_INITVAL=>X"3331", LUT1_INITVAL=>X"0101")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_un165_wed, 
                B1=>uDvi_U_conf_un111_wed, C1=>uDvi_U_conf_N_287_5, D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>uDvi_U_conf_un75_wed_0, 
                B0=>uDvi_U_conf_un117_wed, C0=>uDvi_U_conf_un56_wed, 
                D0=>uDvi_U_conf_dat0129, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>uDvi_U_conf_form_hsz_cnst_i_a2_1_9, Q1=>open, 
                OFX0=>open, F0=>uDvi_U_conf_form_hsz_cnst_i_a2_0_0_4, Q0=>open);
    uForth_uart1_uRx_SLICE_1512I: SLOGICB
      generic map (LUT0_INITVAL=>X"FF7F", LUT1_INITVAL=>X"BBBB")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_uart1_uRx_Cnt_5, 
                B1=>uForth_uart1_uRx_Cnt_6, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>'X', A0=>Ce16, B0=>uForth_uart1_uRx_RcvState, 
                C0=>uForth_uart1_uRx_Cnt_4, D0=>uForth_uart1_uRx_N_287, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_uart1_uRx_N_284, Q1=>open, OFX0=>open, 
                F0=>uForth_uart1_uRx_N_297_i, Q0=>open);
    SLICE_1513I: SLOGICB
      generic map (LUT0_INITVAL=>X"3133", LUT1_INITVAL=>X"2F22")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>pSetReg_un1_ppwe, 
                B1=>MiscReg1_14, C1=>Timer_14, D1=>uForth_un15_ppwe, DI1=>'X', 
                DI0=>'X', A0=>N_579, B0=>N_7_0, C0=>MiscReg2_21, 
                D0=>uForth_pSetReg_un8_ppwe_0_a2_1, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uForth_un1_cpu_data_o_m0_i_0_0_14, 
                Q1=>open, OFX0=>open, F0=>MiscReg2_RNIDC5I7_21, Q0=>open);
    SLICE_1514I: SLOGICB
      generic map (LUT0_INITVAL=>X"0005", LUT1_INITVAL=>X"CE0A")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_un15_ppwe, 
                B1=>uForth_N_441, C1=>Timer_6, 
                D1=>uForth_PeekDat_0_iv_0_0_a2_1_2, DI1=>'X', DI0=>'X', 
                A0=>uSeq_lCnt32_20, B0=>'X', C0=>InitDone, D0=>uSeq_lCnt32_25, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_PeekDat_0_iv_0_0_0_6, Q1=>open, OFX0=>open, 
                F0=>uSeq_un8_ldone_0_a5_0_a2_1, Q0=>open);
    uForth_SLICE_1515I: SLOGICB
      generic map (LUT0_INITVAL=>X"7333", LUT1_INITVAL=>X"8000")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_N_441, B1=>PpAdd_0, 
                C1=>uForth_N_440, D1=>InitDone, DI1=>'X', DI0=>'X', 
                A0=>MiscReg1_5, B0=>uForth_PeekDat_0_iv_0_2_1_5, 
                C0=>uForth_un1_ppwe_0_a2_out, D0=>uForth_N_592, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>uForth_N_342, 
                Q1=>open, OFX0=>open, F0=>uForth_PeekDat_0_iv_0_2_5, Q0=>open);
    uForth_SLICE_1516I: SLOGICB
      generic map (LUT0_INITVAL=>X"0001", LUT1_INITVAL=>X"0001")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>Timer_3, B1=>Timer_6, 
                C1=>Timer_4, D1=>Timer_7, DI1=>'X', DI0=>'X', A0=>Timer_1, 
                B0=>Timer_0, C0=>Timer_2, D0=>Timer_5, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_un1_Timer_0_a5_0_a2_22, Q1=>open, OFX0=>open, 
                F0=>uForth_un1_Timer_0_a5_0_a2_23, Q0=>open);
    uForth_SLICE_1517I: SLOGICB
      generic map (LUT0_INITVAL=>X"0001", LUT1_INITVAL=>X"0001")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>Timer_17, B1=>Timer_19, 
                C1=>Timer_18, D1=>Timer_20, DI1=>'X', DI0=>'X', A0=>Timer_15, 
                B0=>Timer_10, C0=>Timer_14, D0=>Timer_8, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_un1_Timer_0_a5_0_a2_20, Q1=>open, OFX0=>open, 
                F0=>uForth_un1_Timer_0_a5_0_a2_21, Q0=>open);
    uForth_SLICE_1518I: SLOGICB
      generic map (LUT0_INITVAL=>X"2000", LUT1_INITVAL=>X"8000")
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>uForth_pSetReg_un8_ppwe_0_a2_1, B1=>uForth_cpu_m_write, 
                C1=>uForth_N_448, D1=>N_579, DI1=>'X', DI0=>'X', A0=>N_579, 
                B0=>uForth_un1_cpu_data_o_ss0, 
                C0=>uForth_pSetReg_un8_ppwe_0_a2_1, D0=>MiscReg2_28, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>pSetReg_un9_ppwe_i_i_a2, Q1=>open, OFX0=>open, 
                F0=>uForth_N_420, Q0=>open);
    uForth_SLICE_1519I: SLOGICB
      generic map (LUT0_INITVAL=>X"4400", LUT1_INITVAL=>X"0203")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>Timer_27, 
                B1=>uForth_un1_cpu_data_o_sm0, C1=>uForth_addr_RNIJODC9_2, 
                D1=>uForth_un15_ppwe, DI1=>'X', DI0=>'X', A0=>MiscReg1_30, 
                B0=>uForth_N_592, C0=>'X', D0=>uForth_un1_ppwe_0_a2_out, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_un1_cpu_data_o_sn_27, Q1=>open, OFX0=>open, 
                F0=>uForth_N_406, Q0=>open);
    uForth_SLICE_1520I: SLOGICB
      generic map (LUT0_INITVAL=>X"0088", LUT1_INITVAL=>X"44F4")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>MiscReg1_7, 
                B1=>pSetReg_un1_ppwe, C1=>uForth_N_443, D1=>I2cDataR_7, 
                DI1=>'X', DI0=>'X', A0=>uForth_pSetReg_un8_ppwe_0_a2_1, 
                B0=>N_579, C0=>'X', D0=>MiscReg2_7, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uForth_PeekDat_0_iv_0_0_1_7, 
                Q1=>open, OFX0=>open, F0=>uForth_N_366, Q0=>open);
    uForth_SLICE_1521I: SLOGICB
      generic map (LUT0_INITVAL=>X"3000", LUT1_INITVAL=>X"0080")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>Resolution_8, 
                B1=>uForth_N_588, C1=>uForth_N_583, 
                D1=>uForth_un1_system_data_o_2_sn, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>MiscReg2_6, C0=>uForth_pSetReg_un8_ppwe_0_a2_1, D0=>N_579, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_N_372, Q1=>open, OFX0=>open, F0=>uForth_N_361, 
                Q0=>open);
    uForth_SLICE_1522I: SLOGICB
      generic map (LUT0_INITVAL=>X"0A00", LUT1_INITVAL=>X"0080")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_N_588, 
                B1=>Resolution_10, C1=>uForth_N_583, 
                D1=>uForth_un1_cpu_data_o_ss0, DI1=>'X', DI0=>'X', 
                A0=>uForth_pSetReg_un8_ppwe_0_a2_1, B0=>'X', C0=>MiscReg2_3, 
                D0=>N_579, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_N_376, Q1=>open, OFX0=>open, F0=>uForth_N_351, 
                Q0=>open);
    uForth_SLICE_1523I: SLOGICB
      generic map (LUT0_INITVAL=>X"0088", LUT1_INITVAL=>X"50DC")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>I2cDataR_2, 
                B1=>pSetReg_un1_ppwe, C1=>uForth_N_443, D1=>MiscReg1_2, 
                DI1=>'X', DI0=>'X', A0=>uForth_pSetReg_un8_ppwe_0_a2_1, 
                B0=>N_579, C0=>'X', D0=>MiscReg2_2, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uForth_PeekDat_0_iv_0_0_1_2, 
                Q1=>open, OFX0=>open, F0=>uForth_N_346, Q0=>open);
    uForth_SLICE_1524I: SLOGICB
      generic map (LUT0_INITVAL=>X"0CAE", LUT1_INITVAL=>X"0ACE")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_N_443, 
                B1=>pSetReg_un1_ppwe, C1=>I2cDataR_6, D1=>MiscReg1_6, DI1=>'X', 
                DI0=>'X', A0=>uForth_N_443, B0=>pSetReg_un1_ppwe, 
                C0=>MiscReg1_3, D0=>I2cDataR_3, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uForth_PeekDat_0_iv_0_0_1_6, 
                Q1=>open, OFX0=>open, F0=>uForth_PeekDat_0_iv_0_0_1_3, 
                Q0=>open);
    uForth_SLICE_1525I: SLOGICB
      generic map (LUT0_INITVAL=>X"0505", LUT1_INITVAL=>X"0C3F")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>uForth_cpu1_decode_addr_sel_1, C1=>uForth_a_4, 
                D1=>uForth_p_4, DI1=>'X', DI0=>'X', A0=>PpAdd_4, B0=>'X', 
                C0=>MiscReg2_22, D0=>'X', M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>uForth_PeekDat_iv_0_0_a2_5_a2_0_x_0, Q1=>open, 
                OFX0=>open, F0=>uForth_p_RNIFJ7E2_4, Q0=>open);
    uForth_SLICE_1526I: SLOGICB
      generic map (LUT0_INITVAL=>X"3300", LUT1_INITVAL=>X"11DD")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_p_31, 
                B1=>uForth_cpu1_decode_addr_sel_1, C1=>'X', D1=>uForth_a_31, 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>uForth_a_28, C0=>'X', 
                D0=>uForth_a_31, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>uForth_un5_system_data_o_0_a2_x, Q1=>open, 
                OFX0=>open, F0=>uForth_cpu1_a_RNIQ16I_28, Q0=>open);
    uForth_SLICE_1527I: SLOGICB
      generic map (LUT0_INITVAL=>X"0033", LUT1_INITVAL=>X"0300")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>uForth_un1_system_data_o_2_sn, C1=>uForth_cpu_m_write, 
                D1=>MiscReg2_29, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>uForth_cpu1_a_29, C0=>'X', D0=>uForth_cpu1_a_30, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uForth_un1_cpu_data_o_m0_0_0_a2_0_0_29, Q1=>open, 
                OFX0=>open, F0=>uForth_a_RNIQ16I_29, Q0=>open);
    uForth_SLICE_1528I: SLOGICB
      generic map (LUT0_INITVAL=>X"000F", LUT1_INITVAL=>X"1010")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu_m_write, 
                B1=>uForth_un1_system_data_o_2_sn, C1=>MiscReg2_26, D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>uForth_cpu1_p_29, 
                D0=>uForth_cpu1_p_30, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>uForth_un1_cpu_data_o_m0_0_0_a2_0_0_26, 
                Q1=>open, OFX0=>open, F0=>uForth_un8_N_3_mux, Q0=>open);
    uForth_cpu1_SLICE_1529I: SLOGICB
      generic map (LUT0_INITVAL=>X"000F", LUT1_INITVAL=>X"CCAA")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_p_6, 
                B1=>uForth_cpu1_a_6, C1=>'X', 
                D1=>uForth_cpu1_decode_addr_sel_1, DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>'X', C0=>uForth_cpu1_a_7, D0=>uForth_cpu1_a_6, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>uForth_PpAdd_6, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu1_a_RNIP6A8_6, Q0=>open);
    uForth_cpu1_SLICE_1530I: SLOGICB
      generic map (LUT0_INITVAL=>X"4444", LUT1_INITVAL=>X"F0AA")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_p_7, B1=>'X', 
                C1=>uForth_cpu1_a_7, D1=>uForth_cpu1_decode_addr_sel_1, 
                DI1=>'X', DI0=>'X', A0=>uForth_cpu1_p_3, B0=>uForth_cpu1_p_5, 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>uForth_PpAdd_7, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_un2_N_3_mux, Q0=>open);
    uForth_cpu1_SLICE_1531I: SLOGICB
      generic map (LUT0_INITVAL=>X"AA00", LUT1_INITVAL=>X"4000")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_rp_2, 
                B1=>uForth_cpu1_N_920, C1=>uForth_cpu1_r_stackro_11, 
                D1=>uForth_cpu1_rp_3, DI1=>'X', DI0=>'X', A0=>uForth_cpu1_rp_3, 
                B0=>'X', C0=>'X', D0=>uForth_cpu1_rp_2, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>uForth_cpu1_r_stackria_11, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu1_N_173, Q0=>open);
    uForth_cpu1_SLICE_1532I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFFE", LUT1_INITVAL=>X"FA0A")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_p_24, B1=>'X', 
                C1=>uForth_cpu1_pload13, D1=>uForth_cpu1_r_24, DI1=>'X', 
                DI0=>'X', A0=>uForth_cpu1_r_28, B0=>uForth_cpu1_r_29, 
                C0=>uForth_cpu1_r_31, D0=>uForth_cpu1_r_30, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>uForth_cpu1_N_611, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu1_un61_r_z_23, Q0=>open);
    uForth_cpu1_SLICE_1533I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFFE", LUT1_INITVAL=>X"FFFE")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_r_17, 
                B1=>uForth_cpu1_r_19, C1=>uForth_cpu1_r_16, 
                D1=>uForth_cpu1_r_18, DI1=>'X', DI0=>'X', A0=>uForth_cpu1_r_23, 
                B0=>uForth_cpu1_r_22, C0=>uForth_cpu1_r_20, 
                D0=>uForth_cpu1_r_21, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>uForth_cpu1_un61_r_z_20, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_un61_r_z_21, Q0=>open);
    uForth_cpu1_SLICE_1534I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFFE", LUT1_INITVAL=>X"FFFE")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_r_5, 
                B1=>uForth_cpu1_r_6, C1=>uForth_cpu1_r_4, D1=>uForth_cpu1_r_7, 
                DI1=>'X', DI0=>'X', A0=>uForth_cpu1_r_8, B0=>uForth_cpu1_r_11, 
                C0=>uForth_cpu1_r_10, D0=>uForth_cpu1_r_9, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>uForth_cpu1_un61_r_z_17, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu1_un61_r_z_18, Q0=>open);
    uForth_cpu1_SLICE_1535I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFFE", LUT1_INITVAL=>X"E4E4")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_pload13, 
                B1=>uForth_cpu1_p_25, C1=>uForth_cpu1_r_25, D1=>'X', DI1=>'X', 
                DI0=>'X', A0=>uForth_cpu1_r_1, B0=>uForth_cpu1_r_2, 
                C0=>uForth_cpu1_r_0, D0=>uForth_cpu1_r_3, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>uForth_cpu1_N_612, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu1_un61_r_z_16, Q0=>open);
    uForth_cpu1_SLICE_1536I: SLOGICB
      generic map (LUT0_INITVAL=>X"0080", LUT1_INITVAL=>X"2000")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_N_919, 
                B1=>uForth_cpu1_rp_2, C1=>uForth_cpu1_r_stackro_9, 
                D1=>uForth_cpu1_rp_3, DI1=>'X', DI0=>'X', A0=>uForth_cpu1_rp_3, 
                B0=>uForth_cpu1_N_913, C0=>uForth_cpu1_r_stackro_8, 
                D0=>uForth_cpu1_rp_2, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>uForth_cpu1_r_stackria_9, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_r_stackria_8, Q0=>open);
    uForth_cpu1_SLICE_1537I: SLOGICB
      generic map (LUT0_INITVAL=>X"0800", LUT1_INITVAL=>X"4040")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uForth_cpu1_rp_0, 
                B1=>uForth_cpu1_rp_1, C1=>uForth_cpu1_rp_4, D1=>'X', DI1=>'X', 
                DI0=>'X', A0=>uForth_cpu1_N_908, B0=>uForth_cpu1_rp_3, 
                C0=>uForth_cpu1_rp_2, D0=>uForth_cpu1_r_stackro_25, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>uForth_cpu1_N_918, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu1_r_stackria_25, Q0=>open);
    uMaster_uDevice_SLICE_1538I: SLOGICB
      generic map (LUT0_INITVAL=>X"040C", LUT1_INITVAL=>X"1F1F")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uMaster_uDevice_N_141, 
                B1=>uMaster_un73_state, C1=>uMaster_uDevice_State_0_3, D1=>'X', 
                DI1=>'X', DI0=>'X', A0=>uMaster_StopVal, 
                B0=>uMaster_uDevice_StateD_2, C0=>uMaster_uDevice_N_477, 
                D0=>uMaster_uDevice_State_7, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uMaster_uDevice_N_470, Q1=>open, 
                OFX0=>open, F0=>uMaster_uDevice_un1_DatSrW_0_iv_i_a2_2_1_0, 
                Q0=>open);
    uMaster_uDevice_SLICE_1539I: SLOGICB
      generic map (LUT0_INITVAL=>X"4CC0", LUT1_INITVAL=>X"FFCC")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>uMaster_uDevice_State_0_3, C1=>'X', 
                D1=>uMaster_uDevice_State_7, DI1=>'X', DI0=>'X', 
                A0=>uMaster_uDevice_DatSrW_7, B0=>uMaster_uDevice_State_0_3, 
                C0=>uMaster_uDevice_N_141, D0=>uMaster_uDevice_ModeW, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uMaster_uDevice_N_156, Q1=>open, OFX0=>open, 
                F0=>uMaster_uDevice_un1_DatSrW_0_iv_i_a2_0, Q0=>open);
    uDvi_U_conf_SLICE_1540I: SLOGICB
      generic map (LUT0_INITVAL=>X"0001", LUT1_INITVAL=>X"3000")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>un1_cpu_data_o_m1_RNIT3QUH_0_18, 
                C1=>uDvi_U_conf_un59_add_0_a2_0_a2_3_5_3_0, 
                D1=>uForth_un1_cpu_data_o_m2_25, DI1=>'X', DI0=>'X', 
                A0=>uForth_un1_cpu_data_o_m2_26, 
                B0=>uForth_un1_cpu_data_o_m2_23, 
                C0=>uForth_un1_cpu_data_o_m2_30, 
                D0=>uForth_un1_cpu_data_o_m2_31, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uDvi_U_conf_g0_6, Q1=>open, 
                OFX0=>open, F0=>uDvi_U_conf_un59_add_0_a2_0_a2_3_5_x, Q0=>open);
    uDvi_U_conf_SLICE_1541I: SLOGICB
      generic map (LUT0_INITVAL=>X"0101", LUT1_INITVAL=>X"FFFE")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_un99_wed, 
                B1=>uDvi_U_conf_un117_wed, C1=>uDvi_U_conf_un129_wed, 
                D1=>uDvi_U_conf_un105_wed, DI1=>'X', DI0=>'X', 
                A0=>uDvi_U_conf_un45_wed, B0=>uDvi_U_conf_un15_wed, 
                C0=>uDvi_U_conf_un57_wed, D0=>'X', M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uDvi_U_conf_form_hln_cnst_1_iv_0_2, 
                Q1=>open, OFX0=>open, F0=>uDvi_U_conf_form_vln_15_10_1641_a3_1, 
                Q0=>open);
    uDvi_U_conf_SLICE_1542I: SLOGICB
      generic map (LUT0_INITVAL=>X"FEFE", LUT1_INITVAL=>X"FFFC")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', 
                B1=>uDvi_U_conf_un135_wed, C1=>uDvi_U_conf_un129_wed, 
                D1=>uDvi_U_conf_un111_wed, DI1=>'X', DI0=>'X', 
                A0=>uDvi_U_conf_un93_wed, B0=>uDvi_U_conf_un117_wed, 
                C0=>uDvi_U_conf_N_258, D0=>'X', M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>uDvi_U_conf_form_hse_cnst_1_iv_1_0, 
                Q1=>open, OFX0=>open, F0=>uDvi_U_conf_form_hse_cnst_1_iv_1_4, 
                Q0=>open);
    uDvi_U_conf_SLICE_1543I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFFE", LUT1_INITVAL=>X"BAAA")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_un117_wed, 
                B1=>uDvi_U_conf_un32_wed, C1=>uDvi_U_conf_dat0120, 
                D1=>uDvi_U_conf_wed, DI1=>'X', DI0=>'X', 
                A0=>uDvi_U_conf_un1_wed_4, B0=>uDvi_U_conf_un33_wed, 
                C0=>uDvi_U_conf_un57_wed, D0=>uDvi_U_conf_N_241, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uDvi_U_conf_g0_0_0, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_form_hln_cnst_1_iv_1_7, Q0=>open);
    uDvi_U_conf_SLICE_1544I: SLOGICB
      generic map (LUT0_INITVAL=>X"11F1", LUT1_INITVAL=>X"3337")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_dat032B, 
                B1=>uDvi_U_conf_wed_rep2, C1=>uDvi_U_conf_dat0307, 
                D1=>uDvi_U_conf_dat032D, DI1=>'X', DI0=>'X', 
                A0=>uDvi_U_conf_un152_wed, B0=>uDvi_U_conf_N_203, 
                C0=>uDvi_U_conf_un147_wed_0, D0=>uDvi_U_conf_un134_wed, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uDvi_U_conf_gen_m6_e_0_4, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_form_hse_cnst_1_iv_3_0, Q0=>open);
    uDvi_U_conf_SLICE_1545I: SLOGICB
      generic map (LUT0_INITVAL=>X"0023", LUT1_INITVAL=>X"EEEE")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_dat031C, 
                B1=>uDvi_U_conf_dat0316, C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>uDvi_U_conf_un134_wed, B0=>uDvi_U_conf_un117_wed, 
                C0=>uDvi_U_conf_un153_wed_0, D0=>uDvi_U_conf_N_1865, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>uDvi_U_conf_g1_3, 
                Q1=>open, OFX0=>open, F0=>uDvi_U_conf_form_vse_cnst_i_a2_1_1, 
                Q0=>open);
    uDvi_U_conf_SLICE_1546I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFFE", LUT1_INITVAL=>X"0001")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>uDvi_U_conf_un93_wed, 
                B1=>uDvi_U_conf_un33_wed, C1=>uDvi_U_conf_N_241, 
                D1=>uDvi_U_conf_N_297_6, DI1=>'X', DI0=>'X', 
                A0=>uDvi_U_conf_un159_wed, B0=>uDvi_U_conf_form_hln_cnst_3_5, 
                C0=>uDvi_U_conf_N_241, D0=>uDvi_U_conf_N_297_2, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>uDvi_U_conf_form_hsz_cnst_i_a2_1_8, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_form_hln_cnst_1_iv_2_5, Q0=>open);
    uDvi_U_gen_cnt_SLICE_1547I: SLOGICB
      generic map (LUT0_INITVAL=>X"AA00")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uDvi_U_gen_cnt_un16_cnth, 
                B0=>'X', C0=>'X', D0=>uDvi_U_gen_cnt_un12_cnth, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>uDvi_U_gen_cnt_cntv_0_sqmuxa, Q0=>open);
    uDvi_U_conf_SLICE_1548I: SLOGICB
      generic map (LUT0_INITVAL=>X"0800")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_un1_cpu_data_o_m2_20, 
                B0=>uDvi_U_conf_un59_add_0_a2_0_a2_3_4, 
                C0=>uForth_un1_cpu_data_o_m2_21, 
                D0=>uForth_un1_cpu_data_o_m2_16, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_un3_add_0_a2_1_a2_0_0, Q0=>open);
    uDvi_U_conf_SLICE_1549I: SLOGICB
      generic map (LUT0_INITVAL=>X"000A")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_un1_cpu_data_o_m2_16, 
                B0=>'X', C0=>uForth_un1_cpu_data_o_m2_29, 
                D0=>uForth_un1_cpu_data_o_m2_28, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_un57_add_0_a2_4_a2_0_out, Q0=>open);
    uDvi_U_conf_SLICE_1550I: SLOGICB
      generic map (LUT0_INITVAL=>X"0020")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>un1_cpu_data_o_m1_RNIT3QUH_0_18, 
                B0=>uForth_un1_cpu_data_o_m2_21, 
                C0=>uForth_un1_cpu_data_o_m2_24, 
                D0=>uForth_un1_cpu_data_o_m2_20, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_un59_add_0_a2_0_a2_0, Q0=>open);
    uDvi_U_conf_SLICE_1551I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFEE")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uDvi_U_conf_un105_wed, 
                B0=>uDvi_U_conf_un141_wed, C0=>'X', D0=>uDvi_U_conf_N_287_5, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>uDvi_U_conf_form_hln_cnst_1_iv_0_11, 
                Q0=>open);
    uDvi_U_conf_SLICE_1552I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFFE")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uDvi_U_conf_un1_wed_4, 
                B0=>uDvi_U_conf_un105_wed, C0=>uDvi_U_conf_un129_wed, 
                D0=>uDvi_U_conf_un87_wed, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_form_hln_cnst_1_iv_1_0, Q0=>open);
    uDvi_U_conf_SLICE_1553I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFFE")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uDvi_U_conf_un105_wed, 
                B0=>uDvi_U_conf_N_287_5, C0=>uDvi_U_conf_un81_wed, 
                D0=>uDvi_U_conf_un111_wed, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_form_hse_cnst_2_3, Q0=>open);
    uDvi_U_conf_SLICE_1554I: SLOGICB
      generic map (LUT0_INITVAL=>X"FEFE")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>SRst, 
                B0=>uDvi_U_conf_un159_wed, C0=>uDvi_U_conf_un129_wed, D0=>'X', 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>uDvi_U_conf_form_hln_cnst_1_4, 
                Q0=>open);
    uDvi_U_conf_SLICE_1555I: SLOGICB
      generic map (LUT0_INITVAL=>X"FF80")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uDvi_U_conf_dat011A, 
                B0=>uDvi_U_conf_N_261, C0=>uDvi_U_conf_wed_rep2, 
                D0=>uDvi_U_conf_un1_wed_4_1, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_un1_wed_13_0, Q0=>open);
    uDvi_U_conf_SLICE_1556I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFFE")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uDvi_U_conf_un8_wed, 
                B0=>uDvi_U_conf_un93_wed, C0=>uDvi_U_conf_un51_wed, 
                D0=>uDvi_U_conf_un105_wed, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_form_hse_cnst_2_6, Q0=>open);
    uDvi_U_conf_SLICE_1557I: SLOGICB
      generic map (LUT0_INITVAL=>X"B0F0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uDvi_U_conf_N_201, 
                B0=>uDvi_U_conf_wed, 
                C0=>uDvi_U_conf_form_hss_cnst_0_a2_0_1_0_0, 
                D0=>uDvi_U_conf_dat0326, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_form_hss_cnst_0_a2_0_1_0, Q0=>open);
    uDvi_U_conf_SLICE_1558I: SLOGICB
      generic map (LUT0_INITVAL=>X"FCF0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>uDvi_U_conf_dat0126, 
                C0=>uDvi_U_conf_N_186, D0=>uDvi_U_conf_wed_rep2, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>uDvi_U_conf_N_222, Q0=>open);
    uDvi_U_conf_SLICE_1559I: SLOGICB
      generic map (LUT0_INITVAL=>X"0155")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uDvi_U_conf_N_181, 
                B0=>uDvi_U_conf_dat022B, C0=>uDvi_U_conf_dat021C, 
                D0=>uDvi_U_conf_wed, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_form_hss_cnst_0_a2_0_1, Q0=>open);
    uDvi_U_conf_SLICE_1560I: SLOGICB
      generic map (LUT0_INITVAL=>X"FE00")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uDvi_U_conf_dat011A, 
                B0=>uDvi_U_conf_dat011C, C0=>uDvi_U_conf_dat0123, 
                D0=>uDvi_U_conf_wed_fast, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_N_188, Q0=>open);
    uDvi_U_conf_SLICE_1561I: SLOGICB
      generic map (LUT0_INITVAL=>X"0200")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uDvi_U_conf_wed_rep2, 
                B0=>uDvi_U_conf_dat022B, C0=>uDvi_U_conf_dat0226, 
                D0=>uDvi_U_conf_dat022D, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_un117_wed_0, Q0=>open);
    uDvi_U_conf_SLICE_1562I: SLOGICB
      generic map (LUT0_INITVAL=>X"1000")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uDvi_U_conf_dat0216, 
                B0=>uDvi_U_conf_dat021C, C0=>uDvi_U_conf_dat0220, 
                D0=>uDvi_U_conf_wed_rep2, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_un99_wed_1, Q0=>open);
    uDvi_U_conf_SLICE_1563I: SLOGICB
      generic map (LUT0_INITVAL=>X"0088")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uDvi_U_conf_dat0226, 
                B0=>uDvi_U_conf_wed, C0=>'X', D0=>uDvi_U_conf_dat0220, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>uDvi_U_conf_N_275, Q0=>open);
    uDvi_U_conf_SLICE_1564I: SLOGICB
      generic map (LUT0_INITVAL=>X"FA00")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uDvi_U_conf_dat0220, B0=>'X', 
                C0=>uDvi_U_conf_dat0226, D0=>uDvi_U_conf_wed_rep2, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>uDvi_U_conf_N_206, Q0=>open);
    uDvi_U_conf_SLICE_1565I: SLOGICB
      generic map (LUT0_INITVAL=>X"E0E0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uDvi_U_conf_dat0123, 
                B0=>uDvi_U_conf_dat0120, C0=>uDvi_U_conf_wed_rep2, D0=>'X', 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>uDvi_U_conf_un44_wed_out, Q0=>open);
    uDvi_U_conf_SLICE_1566I: SLOGICB
      generic map (LUT0_INITVAL=>X"AA88")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uDvi_U_conf_wed_rep1, 
                B0=>uDvi_U_conf_dat022B, C0=>'X', D0=>uDvi_U_conf_dat0226, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>uDvi_U_conf_un110_wed_0, Q0=>open);
    uDvi_U_conf_SLICE_1567I: SLOGICB
      generic map (LUT0_INITVAL=>X"2200")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uDvi_U_conf_dat0216, 
                B0=>uDvi_U_conf_dat0210, C0=>'X', D0=>uDvi_U_conf_wed, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>uDvi_U_conf_form_hss_cnst_i_a2_6_0_3, Q0=>open);
    uDvi_U_conf_SLICE_1568I: SLOGICB
      generic map (LUT0_INITVAL=>X"11FF")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uDvi_U_conf_dat0316, 
                B0=>uDvi_U_conf_dat0310, C0=>'X', D0=>uDvi_U_conf_wed_rep1, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>uDvi_U_conf_gen_m6_e_0_3, Q0=>open);
    uDvi_U_conf_SLICE_1569I: SLOGICB
      generic map (LUT0_INITVAL=>X"0002")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uDvi_U_conf_dat021C, 
                B0=>uDvi_U_conf_dat0210, C0=>uDvi_U_conf_dat0216, 
                D0=>uDvi_U_conf_dat0110, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_gen_m4_e_4_1, Q0=>open);
    uDvi_U_conf_SLICE_1570I: SLOGICB
      generic map (LUT0_INITVAL=>X"FE00")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uDvi_U_conf_dat0018, 
                B0=>uDvi_U_conf_dat0010, C0=>uDvi_U_conf_dat0017, 
                D0=>uDvi_U_conf_wed, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_g2_3, Q0=>open);
    uDvi_U_conf_SLICE_1571I: SLOGICB
      generic map (LUT0_INITVAL=>X"CC88")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uDvi_U_conf_dat0013, 
                B0=>uDvi_U_conf_wed_rep2, C0=>'X', D0=>uDvi_U_conf_dat0014, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>uDvi_U_conf_g1, Q0=>open);
    uDvi_U_conf_SLICE_1572I: SLOGICB
      generic map (LUT0_INITVAL=>X"AA88")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uDvi_U_conf_wed_rep2, 
                B0=>uDvi_U_conf_dat0011, C0=>'X', D0=>uDvi_U_conf_dat0010, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>uDvi_U_conf_g0_2_1, Q0=>open);
    uDvi_U_conf_SLICE_1573I: SLOGICB
      generic map (LUT0_INITVAL=>X"0F00")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>un1_cpu_data_o_m1_RNIT3QUH_0_18, 
                D0=>uForth_un1_cpu_data_o_m2_25, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_g0_3, Q0=>open);
    uDvi_U_conf_SLICE_1574I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFF0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>uDvi_U_conf_N_160_i_sx, D0=>uForth_un1_cpu_data_o_m2_24, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>uDvi_U_conf_N_160_i, Q0=>open);
    uDvi_U_conf_SLICE_1575I: SLOGICB
      generic map (LUT0_INITVAL=>X"000F")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>uForth_un1_cpu_data_o_m2_19, 
                D0=>uForth_un1_cpu_data_o_m2_25, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_un1_add_0_a2_0_a2_0_s_x, Q0=>open);
    uDvi_U_conf_SLICE_1576I: SLOGICB
      generic map (LUT0_INITVAL=>X"0003")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>uForth_un1_cpu_data_o_m2_25, 
                C0=>uDvi_U_conf_un31_add_0_a2_0_a2_0_sx, 
                D0=>uForth_un1_cpu_data_o_m2_19, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_N_161, Q0=>open);
    uDvi_U_conf_SLICE_1577I: SLOGICB
      generic map (LUT0_INITVAL=>X"0003")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>uForth_un1_cpu_data_o_m2_25, 
                C0=>uForth_un1_cpu_data_o_m2_19, 
                D0=>uDvi_U_conf_un1_add_0_a2_0_a2_0_s_sx, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_N_171, Q0=>open);
    uDvi_U_conf_SLICE_1578I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFBF")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>un1_cpu_data_o_m1_RNIT3QUH_0_18, 
                B0=>uForth_un1_cpu_data_o_m2_25, 
                C0=>uForth_un1_cpu_data_o_m2_24, 
                D0=>uForth_un1_cpu_data_o_m2_19, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_g0_26_sx, Q0=>open);
    uDvi_U_conf_SLICE_1579I: SLOGICB
      generic map (LUT0_INITVAL=>X"55FF")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_un1_cpu_data_o_m2_19, 
                B0=>'X', C0=>'X', D0=>uForth_un1_cpu_data_o_m2_25, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>uDvi_U_conf_un71_add_0_a2_0_a2_1, Q0=>open);
    uDvi_U_conf_SLICE_1580I: SLOGICB
      generic map (LUT0_INITVAL=>X"0300")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>uForth_un1_cpu_data_o_m2_17, 
                C0=>un1_cpu_data_o_m1_RNIT3QUH_0_18, 
                D0=>uForth_un1_cpu_data_o_m2_24, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uDvi_U_conf_un73_add_0_a2_2_a2_1, Q0=>open);
    uMaster_uDevice_SLICE_1581I: SLOGICB
      generic map (LUT0_INITVAL=>X"F222")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uMaster_uDevice_DatSrW_6, 
                B0=>uMaster_I2cTrgDatW, C0=>uMaster_DataFifo_7, 
                D0=>uMaster_uDevice_N_590, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uMaster_uDevice_DatSrW_3_0_0_7, Q0=>open);
    uMaster_uDevice_SLICE_1582I: SLOGICB
      generic map (LUT0_INITVAL=>X"F222")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uMaster_uDevice_DatSrW_1, 
                B0=>uMaster_I2cTrgDatW, C0=>uMaster_DataFifo_2, 
                D0=>uMaster_uDevice_N_590, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uMaster_uDevice_DatSrW_3_0_0_2, Q0=>open);
    uMaster_uDevice_SLICE_1583I: SLOGICB
      generic map (LUT0_INITVAL=>X"8F88")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uMaster_uDevice_N_590, 
                B0=>uMaster_DataFifo_3, C0=>uMaster_I2cTrgDatW, 
                D0=>uMaster_uDevice_DatSrW_2, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uMaster_uDevice_DatSrW_3_0_0_3, Q0=>open);
    uMaster_uDevice_SLICE_1584I: SLOGICB
      generic map (LUT0_INITVAL=>X"7DBE")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uMaster_uDevice_StateD_0, 
                B0=>uMaster_uDevice_N_216, C0=>uMaster_uDevice_StateD_1, 
                D0=>uMaster_uDevice_N_214, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uMaster_uDevice_un13_NE_1, Q0=>open);
    uMaster_uDevice_SLICE_1585I: SLOGICB
      generic map (LUT0_INITVAL=>X"6FF6")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uMaster_uDevice_N_204, 
                B0=>uMaster_uDevice_StateD_2, C0=>uMaster_uDevice_N_190, 
                D0=>uMaster_uDevice_StateD_3, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uMaster_uDevice_un13_NE_0, Q0=>open);
    uMaster_uDevice_SLICE_1586I: SLOGICB
      generic map (LUT0_INITVAL=>X"0F03")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>uMaster_uDevice_State_9, C0=>uMaster_uDevice_State_10, 
                D0=>uMaster_uDevice_Dly, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uMaster_uDevice_N_542, Q0=>open);
    uMaster_uDevice_SLICE_1587I: SLOGICB
      generic map (LUT0_INITVAL=>X"C0C0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>uMaster_uDevice_State_4, C0=>uMaster_uDevice_Dly, D0=>'X', 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>uMaster_uDevice_N_513, Q0=>open);
    uMaster_uDevice_SLICE_1588I: SLOGICB
      generic map (LUT0_INITVAL=>X"FF55")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uMaster_uDevice_StateD_1, 
                B0=>'X', C0=>'X', D0=>uMaster_uDevice_StateD_2, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>uMaster_uDevice_N_485, Q0=>open);
    uMaster_uDevice_SLICE_1589I: SLOGICB
      generic map (LUT0_INITVAL=>X"2705")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uMaster_I2cTrgDatW, 
                B0=>uMaster_lAddress_6, C0=>uMaster_uDevice_DatSrW_5, 
                D0=>uMaster_N_582, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uMaster_uDevice_N_454_i_1, Q0=>open);
    uMaster_uDevice_SLICE_1590I: SLOGICB
      generic map (LUT0_INITVAL=>X"1B11")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uMaster_I2cTrgDatW, 
                B0=>uMaster_uDevice_DatSrW_4, C0=>uMaster_lAddress_5, 
                D0=>uMaster_N_582, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uMaster_uDevice_N_453_i_1, Q0=>open);
    uMaster_uDevice_SLICE_1591I: SLOGICB
      generic map (LUT0_INITVAL=>X"05C5")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uMaster_uDevice_DatSrW_3, 
                B0=>uMaster_N_582, C0=>uMaster_I2cTrgDatW, 
                D0=>uMaster_lAddress_4, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uMaster_uDevice_N_452_i_1, Q0=>open);
    uMaster_SLICE_1592I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", LUT0_INITVAL=>X"0E0F", CHECK_M0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uMaster_I2cTrgDatR, 
                B0=>uMaster_I2cTrgDatW, C0=>uMaster_uDevice_State_9, 
                D0=>uMaster_uDevice_State_8, M0=>uMaster_State_0, CE=>'X', 
                CLK=>Clk50, LSR=>uMaster_I2cTrgDatRc_i_i, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>uMaster_uDevice_N_540, 
                Q0=>uMaster_I2cTrgDatR);
    uMaster_uFifoRxRaw_SLICE_1593I: SLOGICB
      generic map (LUT0_INITVAL=>X"5500")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uMaster_FifoEmpty, B0=>'X', 
                C0=>'X', D0=>uMaster_un12_fiford_0, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uMaster_uFifoRxRaw_rden_i, Q0=>open);
    uMaster_SLICE_1594I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFAA")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>uMaster_StopVal_en_0_o2_RNIV5KE1, B0=>'X', C0=>'X', 
                D0=>SRst, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>uMaster_un3_stated, 
                Q0=>open);
    uMaster_SLICE_1595I: SLOGICB
      generic map (LUT0_INITVAL=>X"0F0A")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uMaster_FifoEmpty, B0=>'X', 
                C0=>uMaster_State_3, D0=>uMaster_State_0, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uMaster_un80_state_1_0_a2_0_1, Q0=>open);
    uMaster_SLICE_1596I: SLOGICB
      generic map (LUT0_INITVAL=>X"5050")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uMaster_State_1, B0=>'X', 
                C0=>uMaster_State_2, D0=>'X', M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uMaster_N_594, Q0=>open);
    uMaster_SLICE_1597I: SLOGICB
      generic map (LUT0_INITVAL=>X"3030")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>uMaster_State_0, 
                C0=>uMaster_State_3, D0=>'X', M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uMaster_N_577, Q0=>open);
    uMaster_SLICE_1598I: SLOGICB
      generic map (LUT0_INITVAL=>X"5A5A")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uMaster_State_1, B0=>'X', 
                C0=>uMaster_State_0, D0=>'X', M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uMaster_N_616, Q0=>open);
    uMaster_SLICE_1599I: SLOGICB
      generic map (LUT0_INITVAL=>X"AAFF")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>SRst, B0=>'X', C0=>'X', 
                D0=>uMaster_I2cTrgDone, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, F0=>uMaster_N_183, 
                Q0=>open);
    uMaster_SLICE_1600I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFFD")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uMaster_I2cTrgDatRc_i_1, 
                B0=>uMaster_State_3, C0=>SRst, D0=>uMaster_State_2, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>uMaster_I2cTrgDatRc_i_i, Q0=>open);
    uForth_uart1_uTx_SLICE_1601I: SLOGICB
      generic map (LUT0_INITVAL=>X"E400")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_uart1_uTx_Cnt_4, 
                B0=>uForth_uart1_uTx_XDat_6, C0=>uForth_uart1_uTx_XDat_7, 
                D0=>uForth_uart1_uTx_Cnt_7, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_uart1_uTx_N_17, Q0=>open);
    uForth_uart1_uTx_SLICE_1602I: SLOGICB
      generic map (LUT0_INITVAL=>X"0001")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_uart1_uTx_Cnt_5, 
                B0=>uForth_uart1_uTx_Cnt_4, C0=>uForth_uart1_uTx_Cnt_7, 
                D0=>uForth_uart1_uTx_Cnt_6, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_uart1_uTx_pGenDat_un18_cnt, Q0=>open);
    uForth_uart1_uTx_SLICE_1603I: SLOGICB
      generic map (LUT0_INITVAL=>X"E4E4")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_uart1_uTx_Cnt_4, 
                B0=>uForth_uart1_uTx_XDat_2, C0=>uForth_uart1_uTx_XDat_3, 
                D0=>'X', M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>uForth_uart1_uTx_N_625, 
                Q0=>open);
    uForth_uart1_uRx_SLICE_1604I: SLOGICB
      generic map (LUT0_INITVAL=>X"A0A0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>Ce16, B0=>'X', 
                C0=>uForth_uart1_uRx_RcvState, D0=>'X', M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_uart1_uRx_N_288_i, Q0=>open);
    uForth_uart1_SLICE_1605I: SLOGICB
      generic map (LUT0_INITVAL=>X"9090")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>PpAdd_0, B0=>PpAdd_1, 
                C0=>uForth_uart1_DatRxB_5, D0=>'X', M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_uart_data_o_5, Q0=>open);
    uForth_uart1_SLICE_1606I: SLOGICB
      generic map (LUT0_INITVAL=>X"8484")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>PpAdd_1, 
                B0=>uForth_uart1_DatRxB_6, C0=>PpAdd_0, D0=>'X', M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>uForth_uart_data_o_6, Q0=>open);
    uForth_cpu1_SLICE_1607I: SLOGICB
      generic map (LUT0_INITVAL=>X"FA50")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_rp_4, B0=>'X', 
                C0=>uForth_cpu1_r_stack_ram, D0=>uForth_cpu1_r_stack_ram_32, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu1_r_stackrx_0, Q0=>open);
    uForth_cpu1_SLICE_1608I: SLOGICB
      generic map (LUT0_INITVAL=>X"FC0C")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>uForth_cpu1_r_stack_ram_14, C0=>uForth_cpu1_rp_4, 
                D0=>uForth_cpu1_r_stack_ram_47, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_r_stackrx_15, Q0=>open);
    uForth_cpu1_SLICE_1609I: SLOGICB
      generic map (LUT0_INITVAL=>X"CFC0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>uForth_cpu1_r_stack_ram_46, C0=>uForth_cpu1_rp_4, 
                D0=>uForth_cpu1_r_stack_ram_13, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_r_stackrx_14, Q0=>open);
    uForth_cpu1_SLICE_1610I: SLOGICB
      generic map (LUT0_INITVAL=>X"FC0C")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>uForth_cpu1_r_stack_ram_12, C0=>uForth_cpu1_rp_4, 
                D0=>uForth_cpu1_r_stack_ram_45, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_r_stackrx_13, Q0=>open);
    uForth_cpu1_SLICE_1611I: SLOGICB
      generic map (LUT0_INITVAL=>X"E4E4")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_rp_4, 
                B0=>uForth_cpu1_r_stack_ram_11, C0=>uForth_cpu1_r_stack_ram_44, 
                D0=>'X', M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>uForth_cpu1_r_stackrx_12, 
                Q0=>open);
    uForth_cpu1_SLICE_1612I: SLOGICB
      generic map (LUT0_INITVAL=>X"DD88")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_rp_4, 
                B0=>uForth_cpu1_r_stack_ram_43, C0=>'X', 
                D0=>uForth_cpu1_r_stack_ram_10, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_r_stackrx_11, Q0=>open);
    uForth_cpu1_SLICE_1613I: SLOGICB
      generic map (LUT0_INITVAL=>X"CCAA")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_r_stack_ram_9, 
                B0=>uForth_cpu1_r_stack_ram_42, C0=>'X', D0=>uForth_cpu1_rp_4, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu1_r_stackrx_10, Q0=>open);
    uForth_cpu1_SLICE_1614I: SLOGICB
      generic map (LUT0_INITVAL=>X"E4E4")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_rp_4, 
                B0=>uForth_cpu1_r_stack_ram_8, C0=>uForth_cpu1_r_stack_ram_41, 
                D0=>'X', M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>uForth_cpu1_r_stackrx_9, 
                Q0=>open);
    uForth_cpu1_SLICE_1615I: SLOGICB
      generic map (LUT0_INITVAL=>X"AFA0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_r_stack_ram_40, 
                B0=>'X', C0=>uForth_cpu1_rp_4, D0=>uForth_cpu1_r_stack_ram_7, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu1_r_stackrx_8, Q0=>open);
    uForth_cpu1_SLICE_1616I: SLOGICB
      generic map (LUT0_INITVAL=>X"CCAA")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_r_stack_ram_6, 
                B0=>uForth_cpu1_r_stack_ram_39, C0=>'X', D0=>uForth_cpu1_rp_4, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu1_r_stackrx_7, Q0=>open);
    uForth_cpu1_SLICE_1617I: SLOGICB
      generic map (LUT0_INITVAL=>X"AFA0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_r_stack_ram_38, 
                B0=>'X', C0=>uForth_cpu1_rp_4, D0=>uForth_cpu1_r_stack_ram_5, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu1_r_stackrx_6, Q0=>open);
    uForth_cpu1_SLICE_1618I: SLOGICB
      generic map (LUT0_INITVAL=>X"F0CC")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>uForth_cpu1_r_stack_ram_4, C0=>uForth_cpu1_r_stack_ram_37, 
                D0=>uForth_cpu1_rp_4, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_r_stackrx_5, Q0=>open);
    uForth_cpu1_SLICE_1619I: SLOGICB
      generic map (LUT0_INITVAL=>X"F0AA")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_r_stack_ram_3, 
                B0=>'X', C0=>uForth_cpu1_r_stack_ram_36, D0=>uForth_cpu1_rp_4, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu1_r_stackrx_4, Q0=>open);
    uForth_cpu1_SLICE_1620I: SLOGICB
      generic map (LUT0_INITVAL=>X"F3C0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>uForth_cpu1_rp_4, 
                C0=>uForth_cpu1_r_stack_ram_35, D0=>uForth_cpu1_r_stack_ram_2, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu1_r_stackrx_3, Q0=>open);
    uForth_cpu1_SLICE_1621I: SLOGICB
      generic map (LUT0_INITVAL=>X"DD88")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_rp_4, 
                B0=>uForth_cpu1_r_stack_ram_34, C0=>'X', 
                D0=>uForth_cpu1_r_stack_ram_1, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_r_stackrx_2, Q0=>open);
    uForth_cpu1_SLICE_1622I: SLOGICB
      generic map (LUT0_INITVAL=>X"F5A0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_rp_4, B0=>'X', 
                C0=>uForth_cpu1_r_stack_ram_33, D0=>uForth_cpu1_r_stack_ram_0, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu1_r_stackrx_1, Q0=>open);
    uForth_cpu1_SLICE_1623I: SLOGICB
      generic map (LUT0_INITVAL=>X"F5A0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_rp_4, B0=>'X', 
                C0=>uForth_cpu1_r_stack_ram_62, D0=>uForth_cpu1_r_stack_ram_29, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu1_r_stackrx_30, Q0=>open);
    uForth_cpu1_SLICE_1624I: SLOGICB
      generic map (LUT0_INITVAL=>X"CCAA")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_r_stack_ram_28, 
                B0=>uForth_cpu1_r_stack_ram_61, C0=>'X', D0=>uForth_cpu1_rp_4, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu1_r_stackrx_29, Q0=>open);
    uForth_cpu1_SLICE_1625I: SLOGICB
      generic map (LUT0_INITVAL=>X"AFA0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_r_stack_ram_60, 
                B0=>'X', C0=>uForth_cpu1_rp_4, D0=>uForth_cpu1_r_stack_ram_27, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu1_r_stackrx_28, Q0=>open);
    uForth_cpu1_SLICE_1626I: SLOGICB
      generic map (LUT0_INITVAL=>X"BB88")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_r_stack_ram_59, 
                B0=>uForth_cpu1_rp_4, C0=>'X', D0=>uForth_cpu1_r_stack_ram_26, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu1_r_stackrx_27, Q0=>open);
    uForth_cpu1_SLICE_1627I: SLOGICB
      generic map (LUT0_INITVAL=>X"EE44")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_rp_4, 
                B0=>uForth_cpu1_r_stack_ram_25, C0=>'X', 
                D0=>uForth_cpu1_r_stack_ram_58, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_r_stackrx_26, Q0=>open);
    uForth_cpu1_SLICE_1628I: SLOGICB
      generic map (LUT0_INITVAL=>X"DD88")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_rp_4, 
                B0=>uForth_cpu1_r_stack_ram_57, C0=>'X', 
                D0=>uForth_cpu1_r_stack_ram_24, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_r_stackrx_25, Q0=>open);
    uForth_cpu1_SLICE_1629I: SLOGICB
      generic map (LUT0_INITVAL=>X"F3C0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>uForth_cpu1_rp_4, 
                C0=>uForth_cpu1_r_stack_ram_56, D0=>uForth_cpu1_r_stack_ram_23, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu1_r_stackrx_24, Q0=>open);
    uForth_cpu1_SLICE_1630I: SLOGICB
      generic map (LUT0_INITVAL=>X"CFC0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>uForth_cpu1_r_stack_ram_55, C0=>uForth_cpu1_rp_4, 
                D0=>uForth_cpu1_r_stack_ram_22, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_r_stackrx_23, Q0=>open);
    uForth_cpu1_SLICE_1631I: SLOGICB
      generic map (LUT0_INITVAL=>X"FC0C")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>uForth_cpu1_r_stack_ram_21, C0=>uForth_cpu1_rp_4, 
                D0=>uForth_cpu1_r_stack_ram_54, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_r_stackrx_22, Q0=>open);
    uForth_cpu1_SLICE_1632I: SLOGICB
      generic map (LUT0_INITVAL=>X"CACA")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_r_stack_ram_20, 
                B0=>uForth_cpu1_r_stack_ram_53, C0=>uForth_cpu1_rp_4, D0=>'X', 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu1_r_stackrx_21, Q0=>open);
    uForth_cpu1_SLICE_1633I: SLOGICB
      generic map (LUT0_INITVAL=>X"FA50")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_rp_4, B0=>'X', 
                C0=>uForth_cpu1_r_stack_ram_19, D0=>uForth_cpu1_r_stack_ram_52, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu1_r_stackrx_20, Q0=>open);
    uForth_cpu1_SLICE_1634I: SLOGICB
      generic map (LUT0_INITVAL=>X"DD88")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_rp_4, 
                B0=>uForth_cpu1_r_stack_ram_51, C0=>'X', 
                D0=>uForth_cpu1_r_stack_ram_18, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_r_stackrx_19, Q0=>open);
    uForth_cpu1_SLICE_1635I: SLOGICB
      generic map (LUT0_INITVAL=>X"D8D8")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_rp_4, 
                B0=>uForth_cpu1_r_stack_ram_50, C0=>uForth_cpu1_r_stack_ram_17, 
                D0=>'X', M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>uForth_cpu1_r_stackrx_18, 
                Q0=>open);
    uForth_cpu1_SLICE_1636I: SLOGICB
      generic map (LUT0_INITVAL=>X"EE22")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_r_stack_ram_16, 
                B0=>uForth_cpu1_rp_4, C0=>'X', D0=>uForth_cpu1_r_stack_ram_49, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu1_r_stackrx_17, Q0=>open);
    uForth_cpu1_SLICE_1637I: SLOGICB
      generic map (LUT0_INITVAL=>X"F3C0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>uForth_cpu1_rp_4, 
                C0=>uForth_cpu1_r_stack_ram_48, D0=>uForth_cpu1_r_stack_ram_15, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu1_r_stackrx_16, Q0=>open);
    uForth_cpu1_SLICE_1638I: SLOGICB
      generic map (LUT0_INITVAL=>X"F3C0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>uForth_cpu1_rp_4, 
                C0=>uForth_cpu1_r_stack_ram_63, D0=>uForth_cpu1_r_stack_ram_30, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu1_r_stackrx_31, Q0=>open);
    uForth_cpu1_SLICE_1639I: SLOGICB
      generic map (LUT0_INITVAL=>X"780F")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_s_stackrx_23, 
                B0=>uForth_cpu1_s_stackror, C0=>uForth_cpu_data_o_23, 
                D0=>uForth_cpu1_code_2, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_N_200, Q0=>open);
    uForth_cpu1_SLICE_1640I: SLOGICB
      generic map (LUT0_INITVAL=>X"780F")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_s_stackror, 
                B0=>uForth_cpu1_s_stackrx_27, C0=>uForth_cpu_data_o_27, 
                D0=>uForth_cpu1_code_2, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_N_204, Q0=>open);
    uForth_cpu1_SLICE_1641I: SLOGICB
      generic map (LUT0_INITVAL=>X"65A5")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu_data_o_29, 
                B0=>uForth_cpu1_s_stackror, C0=>uForth_cpu1_code_2, 
                D0=>uForth_cpu1_s_stackrx_29, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_N_206, Q0=>open);
    uForth_cpu1_SLICE_1642I: SLOGICB
      generic map (LUT0_INITVAL=>X"780F")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_s_stackror, 
                B0=>uForth_cpu1_s_stackrx_14, C0=>uForth_cpu_data_o_14, 
                D0=>uForth_cpu1_code_2, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_N_191, Q0=>open);
    uForth_cpu1_SLICE_1643I: SLOGICB
      generic map (LUT0_INITVAL=>X"6C33")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_s_stackror, 
                B0=>uForth_cpu_data_o_13, C0=>uForth_cpu1_s_stackrx_13, 
                D0=>uForth_cpu1_code_2, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_N_190, Q0=>open);
    uForth_cpu1_SLICE_1644I: SLOGICB
      generic map (LUT0_INITVAL=>X"780F")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_s_stackrx_7, 
                B0=>uForth_cpu1_s_stackror, C0=>uForth_cpu_data_o_7, 
                D0=>uForth_cpu1_code_2, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_N_184, Q0=>open);
    uForth_cpu1_SLICE_1645I: SLOGICB
      generic map (LUT0_INITVAL=>X"6A55")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu_data_o_5, 
                B0=>uForth_cpu1_s_stackror, C0=>uForth_cpu1_s_stackrx_5, 
                D0=>uForth_cpu1_code_2, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_N_182, Q0=>open);
    uForth_cpu1_SLICE_1646I: SLOGICB
      generic map (LUT0_INITVAL=>X"6A55")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu_data_o_2, 
                B0=>uForth_cpu1_s_stackror, C0=>uForth_cpu1_s_stackrx_2, 
                D0=>uForth_cpu1_code_2, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_N_179, Q0=>open);
    uForth_cpu1_SLICE_1647I: SLOGICB
      generic map (LUT0_INITVAL=>X"EC20")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_s_stack_2, 
                B0=>uForth_cpu1_code_1, C0=>uForth_cpu_data_o_2, 
                D0=>uForth_cpu1_un4_sum_cry_1_0_S1, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_N_247, Q0=>open);
    uForth_cpu1_SLICE_1648I: SLOGICB
      generic map (LUT0_INITVAL=>X"B888")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_un4_sum_cry_5_0_S0, B0=>uForth_cpu1_code_1, 
                C0=>uForth_cpu_data_o_5, D0=>uForth_cpu1_s_stack_5, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>uForth_cpu1_N_250, Q0=>open);
    uForth_cpu1_SLICE_1649I: SLOGICB
      generic map (LUT0_INITVAL=>X"EC20")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu_data_o_7, 
                B0=>uForth_cpu1_code_1, C0=>uForth_cpu1_s_stack_7, 
                D0=>uForth_cpu1_un4_sum_cry_7_0_S0, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_N_252, Q0=>open);
    uForth_cpu1_SLICE_1650I: SLOGICB
      generic map (LUT0_INITVAL=>X"CAC0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_s_stack_13, 
                B0=>uForth_cpu1_un4_sum_cry_13_0_S0, C0=>uForth_cpu1_code_1, 
                D0=>uForth_cpu_data_o_13, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_N_258, Q0=>open);
    uForth_cpu1_SLICE_1651I: SLOGICB
      generic map (LUT0_INITVAL=>X"B888")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_un4_sum_cry_13_0_S1, B0=>uForth_cpu1_code_1, 
                C0=>uForth_cpu1_s_stack_14, D0=>uForth_cpu_data_o_14, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>uForth_cpu1_N_259, Q0=>open);
    uForth_cpu1_SLICE_1652I: SLOGICB
      generic map (LUT0_INITVAL=>X"B888")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_un4_sum_cry_21_0_S0, B0=>uForth_cpu1_code_1, 
                C0=>uForth_cpu_data_o_21, D0=>uForth_cpu1_s_stack_21, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>uForth_cpu1_N_266, Q0=>open);
    uForth_cpu1_SLICE_1653I: SLOGICB
      generic map (LUT0_INITVAL=>X"F808")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu_data_o_23, 
                B0=>uForth_cpu1_s_stack_23, C0=>uForth_cpu1_code_1, 
                D0=>uForth_cpu1_un4_sum_cry_23_0_S0, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_N_268, Q0=>open);
    uForth_cpu1_SLICE_1654I: SLOGICB
      generic map (LUT0_INITVAL=>X"CCA0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_s_stack_27, 
                B0=>uForth_cpu1_un4_sum_cry_27_0_S0, C0=>uForth_cpu_data_o_27, 
                D0=>uForth_cpu1_code_1, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_N_272, Q0=>open);
    uForth_cpu1_SLICE_1655I: SLOGICB
      generic map (LUT0_INITVAL=>X"EA40")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_code_1, 
                B0=>uForth_cpu1_s_stack_29, C0=>uForth_cpu_data_o_29, 
                D0=>uForth_cpu1_un4_sum_cry_29_0_S0, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_N_274, Q0=>open);
    uForth_cpu1_SLICE_1656I: SLOGICB
      generic map (LUT0_INITVAL=>X"F888")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_a_4, 
                B0=>uForth_cpu1_a_1_sqmuxa, C0=>uForth_cpu_data_o_3, 
                D0=>uForth_cpu1_a_4_sqmuxa, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_a_4_iv_0_3, Q0=>open);
    uForth_cpu1_SLICE_1657I: SLOGICB
      generic map (LUT0_INITVAL=>X"ECA0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_a_1_sqmuxa, 
                B0=>uForth_cpu_data_o_4, C0=>uForth_cpu1_a_5, 
                D0=>uForth_cpu1_a_4_sqmuxa, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_a_4_iv_0_4, Q0=>open);
    uForth_cpu1_SLICE_1658I: SLOGICB
      generic map (LUT0_INITVAL=>X"ECA0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_a_6, 
                B0=>uForth_cpu_data_o_5, C0=>uForth_cpu1_a_1_sqmuxa, 
                D0=>uForth_cpu1_a_4_sqmuxa, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_a_4_iv_0_5, Q0=>open);
    uForth_cpu1_SLICE_1659I: SLOGICB
      generic map (LUT0_INITVAL=>X"EAC0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_a_7, 
                B0=>uForth_cpu_data_o_6, C0=>uForth_cpu1_a_4_sqmuxa, 
                D0=>uForth_cpu1_a_1_sqmuxa, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_a_4_iv_0_6, Q0=>open);
    uForth_cpu1_SLICE_1660I: SLOGICB
      generic map (LUT0_INITVAL=>X"ECA0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_a_4_sqmuxa, 
                B0=>uForth_cpu1_a_8, C0=>uForth_cpu_data_o_7, 
                D0=>uForth_cpu1_a_1_sqmuxa, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_a_4_iv_0_7, Q0=>open);
    uForth_cpu1_SLICE_1661I: SLOGICB
      generic map (LUT0_INITVAL=>X"EAC0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_a_4_sqmuxa, 
                B0=>uForth_cpu1_a_9, C0=>uForth_cpu1_a_1_sqmuxa, 
                D0=>uForth_cpu_data_o_8, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_a_4_iv_0_8, Q0=>open);
    uForth_cpu1_SLICE_1662I: SLOGICB
      generic map (LUT0_INITVAL=>X"EAC0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_a_4_sqmuxa, 
                B0=>uForth_cpu1_a_10, C0=>uForth_cpu1_a_1_sqmuxa, 
                D0=>uForth_cpu_data_o_9, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_a_4_iv_0_9, Q0=>open);
    uForth_cpu1_SLICE_1663I: SLOGICB
      generic map (LUT0_INITVAL=>X"EAC0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_a_4_sqmuxa, 
                B0=>uForth_cpu1_a_11, C0=>uForth_cpu1_a_1_sqmuxa, 
                D0=>uForth_cpu_data_o_10, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_a_4_iv_0_10, Q0=>open);
    uForth_cpu1_SLICE_1664I: SLOGICB
      generic map (LUT0_INITVAL=>X"F888")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_a_4_sqmuxa, 
                B0=>uForth_cpu_data_o_11, C0=>uForth_cpu1_a_1_sqmuxa, 
                D0=>uForth_cpu1_a_12, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_a_4_iv_0_11, Q0=>open);
    uForth_cpu1_SLICE_1665I: SLOGICB
      generic map (LUT0_INITVAL=>X"EAC0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_a_13, 
                B0=>uForth_cpu1_a_4_sqmuxa, C0=>uForth_cpu_data_o_12, 
                D0=>uForth_cpu1_a_1_sqmuxa, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_a_4_iv_0_12, Q0=>open);
    uForth_cpu1_SLICE_1666I: SLOGICB
      generic map (LUT0_INITVAL=>X"F888")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_a_4_sqmuxa, 
                B0=>uForth_cpu_data_o_13, C0=>uForth_cpu1_a_1_sqmuxa, 
                D0=>uForth_cpu1_a_14, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_a_4_iv_0_13, Q0=>open);
    uForth_cpu1_SLICE_1667I: SLOGICB
      generic map (LUT0_INITVAL=>X"F888")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu_data_o_14, 
                B0=>uForth_cpu1_a_4_sqmuxa, C0=>uForth_cpu1_a_15, 
                D0=>uForth_cpu1_a_1_sqmuxa, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_a_4_iv_0_14, Q0=>open);
    uForth_cpu1_SLICE_1668I: SLOGICB
      generic map (LUT0_INITVAL=>X"F888")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_a_4_sqmuxa, 
                B0=>uForth_cpu_data_o_15, C0=>uForth_cpu1_a_16, 
                D0=>uForth_cpu1_a_1_sqmuxa, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_a_4_iv_0_15, Q0=>open);
    uForth_cpu1_SLICE_1669I: SLOGICB
      generic map (LUT0_INITVAL=>X"EAC0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_a_4_sqmuxa, 
                B0=>uForth_cpu1_a_17, C0=>uForth_cpu1_a_1_sqmuxa, 
                D0=>uForth_cpu_data_o_16, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_a_4_iv_0_16, Q0=>open);
    uForth_cpu1_SLICE_1670I: SLOGICB
      generic map (LUT0_INITVAL=>X"ECA0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_a_18, 
                B0=>uForth_cpu_data_o_17, C0=>uForth_cpu1_a_1_sqmuxa, 
                D0=>uForth_cpu1_a_4_sqmuxa, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_a_4_iv_0_17, Q0=>open);
    uForth_cpu1_SLICE_1671I: SLOGICB
      generic map (LUT0_INITVAL=>X"ECA0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_a_4_sqmuxa, 
                B0=>uForth_cpu1_a_1_sqmuxa, C0=>uForth_cpu_data_o_18, 
                D0=>uForth_cpu1_a_19, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_a_4_iv_0_18, Q0=>open);
    uForth_cpu1_SLICE_1672I: SLOGICB
      generic map (LUT0_INITVAL=>X"EAC0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_a_4_sqmuxa, 
                B0=>uForth_cpu1_a_1_sqmuxa, C0=>uForth_cpu1_a_20, 
                D0=>uForth_cpu_data_o_19, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_a_4_iv_0_19, Q0=>open);
    uForth_cpu1_SLICE_1673I: SLOGICB
      generic map (LUT0_INITVAL=>X"EAC0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu_data_o_20, 
                B0=>uForth_cpu1_a_1_sqmuxa, C0=>uForth_cpu1_a_21, 
                D0=>uForth_cpu1_a_4_sqmuxa, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_a_4_iv_0_20, Q0=>open);
    uForth_cpu1_SLICE_1674I: SLOGICB
      generic map (LUT0_INITVAL=>X"EAC0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu_data_o_21, 
                B0=>uForth_cpu1_a_1_sqmuxa, C0=>uForth_cpu1_a_22, 
                D0=>uForth_cpu1_a_4_sqmuxa, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_a_4_iv_0_21, Q0=>open);
    uForth_cpu1_SLICE_1675I: SLOGICB
      generic map (LUT0_INITVAL=>X"F888")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_a_1_sqmuxa, 
                B0=>uForth_cpu1_a_23, C0=>uForth_cpu_data_o_22, 
                D0=>uForth_cpu1_a_4_sqmuxa, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_a_4_iv_0_22, Q0=>open);
    uForth_cpu1_SLICE_1676I: SLOGICB
      generic map (LUT0_INITVAL=>X"ECA0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_a_4_sqmuxa, 
                B0=>uForth_cpu1_a_24, C0=>uForth_cpu_data_o_23, 
                D0=>uForth_cpu1_a_1_sqmuxa, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_a_4_iv_0_23, Q0=>open);
    uForth_cpu1_SLICE_1677I: SLOGICB
      generic map (LUT0_INITVAL=>X"F888")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_a_4_sqmuxa, 
                B0=>uForth_cpu_data_o_24, C0=>uForth_cpu1_a_25, 
                D0=>uForth_cpu1_a_1_sqmuxa, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_a_4_iv_0_24, Q0=>open);
    uForth_cpu1_SLICE_1678I: SLOGICB
      generic map (LUT0_INITVAL=>X"EAC0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_a_4_sqmuxa, 
                B0=>uForth_cpu1_a_26, C0=>uForth_cpu1_a_1_sqmuxa, 
                D0=>uForth_cpu_data_o_25, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_a_4_iv_0_25, Q0=>open);
    uForth_cpu1_SLICE_1679I: SLOGICB
      generic map (LUT0_INITVAL=>X"EAC0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_a_4_sqmuxa, 
                B0=>uForth_cpu1_a_1_sqmuxa, C0=>uForth_cpu1_a_27, 
                D0=>uForth_cpu_data_o_26, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_a_4_iv_0_26, Q0=>open);
    uForth_cpu1_SLICE_1680I: SLOGICB
      generic map (LUT0_INITVAL=>X"EAC0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu_data_o_27, 
                B0=>uForth_cpu1_a_1_sqmuxa, C0=>uForth_a_28, 
                D0=>uForth_cpu1_a_4_sqmuxa, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_a_4_iv_0_27, Q0=>open);
    uForth_cpu1_SLICE_1681I: SLOGICB
      generic map (LUT0_INITVAL=>X"ECA0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_a_4_sqmuxa, 
                B0=>uForth_cpu1_a_1_sqmuxa, C0=>uForth_cpu_data_o_28, 
                D0=>uForth_cpu1_a_29, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_a_4_iv_0_28, Q0=>open);
    uForth_cpu1_SLICE_1682I: SLOGICB
      generic map (LUT0_INITVAL=>X"EAC0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_a_4_sqmuxa, 
                B0=>uForth_cpu1_a_1_sqmuxa, C0=>uForth_cpu1_a_30, 
                D0=>uForth_cpu_data_o_29, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_a_4_iv_0_29, Q0=>open);
    uForth_cpu1_SLICE_1683I: SLOGICB
      generic map (LUT0_INITVAL=>X"F888")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_a_4_sqmuxa, 
                B0=>uForth_cpu_data_o_30, C0=>uForth_cpu1_a_1_sqmuxa, 
                D0=>uForth_a_31, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_a_4_iv_0_30, Q0=>open);
    uForth_cpu1_SLICE_1684I: SLOGICB
      generic map (LUT0_INITVAL=>X"F888")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_a_4_sqmuxa, 
                B0=>uForth_cpu_data_o_31, C0=>uForth_cpu_data_o_0, 
                D0=>uForth_cpu1_a_1_sqmuxa, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_a_4_iv_0_31, Q0=>open);
    uForth_cpu1_SLICE_1685I: SLOGICB
      generic map (LUT0_INITVAL=>X"0055")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_code_5, B0=>'X', 
                C0=>'X', D0=>uForth_cpu1_N_18, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_spopp_1, Q0=>open);
    uForth_cpu1_SLICE_1686I: SLOGICB
      generic map (LUT0_INITVAL=>X"FC0C")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>uForth_cpu1_N_417, 
                C0=>uForth_cpu1_t_in_sn_N_13, D0=>uForth_cpu1_s_stack_4, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu1_N_521, Q0=>open);
    uForth_cpu1_SLICE_1687I: SLOGICB
      generic map (LUT0_INITVAL=>X"CCF0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>uForth_cpu1_s_stack_6, C0=>uForth_cpu1_N_419, 
                D0=>uForth_cpu1_t_in_sn_N_13, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_N_523, Q0=>open);
    uForth_cpu1_SLICE_1688I: SLOGICB
      generic map (LUT0_INITVAL=>X"F0CC")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>uForth_cpu1_N_429, 
                C0=>uForth_cpu1_s_stack_16, D0=>uForth_cpu1_t_in_sn_N_13, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu1_N_533, Q0=>open);
    uForth_cpu1_SLICE_1689I: SLOGICB
      generic map (LUT0_INITVAL=>X"E4E4")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_t_in_sn_N_13, 
                B0=>uForth_cpu1_N_430, C0=>uForth_cpu1_s_stack_17, D0=>'X', 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu1_N_534, Q0=>open);
    uForth_cpu1_SLICE_1690I: SLOGICB
      generic map (LUT0_INITVAL=>X"AFA0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_s_stack_18, 
                B0=>'X', C0=>uForth_cpu1_t_in_sn_N_13, D0=>uForth_cpu1_N_431, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu1_N_535, Q0=>open);
    uForth_cpu1_SLICE_1691I: SLOGICB
      generic map (LUT0_INITVAL=>X"F5A0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_t_in_sn_N_13, 
                B0=>'X', C0=>uForth_cpu1_s_stack_19, D0=>uForth_cpu1_N_432, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu1_N_536, Q0=>open);
    uForth_cpu1_SLICE_1692I: SLOGICB
      generic map (LUT0_INITVAL=>X"D8D8")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_t_in_sn_N_13, 
                B0=>uForth_cpu1_s_stack_20, C0=>uForth_cpu1_N_433, D0=>'X', 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu1_N_537, Q0=>open);
    uForth_cpu1_SLICE_1693I: SLOGICB
      generic map (LUT0_INITVAL=>X"AAF0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_s_stack_22, 
                B0=>'X', C0=>uForth_cpu1_N_435, D0=>uForth_cpu1_t_in_sn_N_13, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu1_N_539, Q0=>open);
    uForth_cpu1_SLICE_1694I: SLOGICB
      generic map (LUT0_INITVAL=>X"FC30")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>uForth_cpu1_t_in_sn_N_13, C0=>uForth_cpu1_N_437, 
                D0=>uForth_cpu1_s_stack_24, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_N_541, Q0=>open);
    uForth_cpu1_SLICE_1695I: SLOGICB
      generic map (LUT0_INITVAL=>X"DD88")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_t_in_sn_N_13, 
                B0=>uForth_cpu1_s_stack_25, C0=>'X', D0=>uForth_cpu1_N_438, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu1_N_542, Q0=>open);
    uForth_cpu1_SLICE_1696I: SLOGICB
      generic map (LUT0_INITVAL=>X"BB88")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_s_stack_26, 
                B0=>uForth_cpu1_t_in_sn_N_13, C0=>'X', D0=>uForth_cpu1_N_439, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu1_N_543, Q0=>open);
    uForth_cpu1_SLICE_1697I: SLOGICB
      generic map (LUT0_INITVAL=>X"F5A0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_t_in_sn_N_13, 
                B0=>'X', C0=>uForth_cpu1_s_stack_28, D0=>uForth_cpu1_N_441, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu1_N_545, Q0=>open);
    uForth_cpu1_SLICE_1698I: SLOGICB
      generic map (LUT0_INITVAL=>X"B8B8")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_s_stack_30, 
                B0=>uForth_cpu1_t_in_sn_N_13, C0=>uForth_cpu1_N_443, D0=>'X', 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu1_N_547, Q0=>open);
    uForth_cpu1_SLICE_1699I: SLOGICB
      generic map (LUT0_INITVAL=>X"F3C0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>uForth_cpu1_t_in_sn_N_13, C0=>uForth_cpu1_s_stack_31, 
                D0=>uForth_cpu1_N_444, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_N_548, Q0=>open);
    uForth_cpu1_SLICE_1700I: SLOGICB
      generic map (LUT0_INITVAL=>X"CCAA")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_i_21, 
                B0=>uForth_cpu1_r_21, C0=>'X', D0=>uForth_cpu1_pload13, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu1_N_608, Q0=>open);
    uForth_cpu1_SLICE_1701I: SLOGICB
      generic map (LUT0_INITVAL=>X"F3C0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>uForth_cpu1_pload13, 
                C0=>uForth_cpu1_r_20, D0=>uForth_cpu1_i_20, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_N_607, Q0=>open);
    uForth_cpu1_SLICE_1702I: SLOGICB
      generic map (LUT0_INITVAL=>X"DD88")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_pload13, 
                B0=>uForth_cpu1_r_18, C0=>'X', D0=>uForth_cpu1_i_18, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>uForth_cpu1_N_605, Q0=>open);
    uForth_cpu1_SLICE_1703I: SLOGICB
      generic map (LUT0_INITVAL=>X"D8D8")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_pload13, 
                B0=>uForth_cpu1_r_0, C0=>uForth_cpu1_i_0, D0=>'X', M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>uForth_cpu1_N_587, Q0=>open);
    uForth_cpu1_SLICE_1704I: SLOGICB
      generic map (LUT0_INITVAL=>X"E4E4")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_pload13, 
                B0=>uForth_cpu1_i_4, C0=>uForth_cpu1_r_4, D0=>'X', M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>uForth_cpu1_N_591, Q0=>open);
    uForth_cpu1_SLICE_1705I: SLOGICB
      generic map (LUT0_INITVAL=>X"CCAA")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_i_5, 
                B0=>uForth_cpu1_r_5, C0=>'X', D0=>uForth_cpu1_pload13, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>uForth_cpu1_N_592, Q0=>open);
    uForth_cpu1_SLICE_1706I: SLOGICB
      generic map (LUT0_INITVAL=>X"B8B8")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_r_6, 
                B0=>uForth_cpu1_pload13, C0=>uForth_cpu1_i_6, D0=>'X', M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>uForth_cpu1_N_593, Q0=>open);
    uForth_cpu1_SLICE_1707I: SLOGICB
      generic map (LUT0_INITVAL=>X"E2E2")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_i_7, 
                B0=>uForth_cpu1_pload13, C0=>uForth_cpu1_r_7, D0=>'X', M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>uForth_cpu1_N_594, Q0=>open);
    uForth_cpu1_SLICE_1708I: SLOGICB
      generic map (LUT0_INITVAL=>X"CACA")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_i_8, 
                B0=>uForth_cpu1_r_8, C0=>uForth_cpu1_pload13, D0=>'X', M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>uForth_cpu1_N_595, Q0=>open);
    uForth_cpu1_SLICE_1709I: SLOGICB
      generic map (LUT0_INITVAL=>X"FC30")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>uForth_cpu1_pload13, 
                C0=>uForth_cpu1_i_9, D0=>uForth_cpu1_r_9, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_N_596, Q0=>open);
    uForth_cpu1_SLICE_1710I: SLOGICB
      generic map (LUT0_INITVAL=>X"D8D8")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_pload13, 
                B0=>uForth_cpu1_r_10, C0=>uForth_cpu1_i_10, D0=>'X', M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>uForth_cpu1_N_597, Q0=>open);
    uForth_cpu1_SLICE_1711I: SLOGICB
      generic map (LUT0_INITVAL=>X"F0CC")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>uForth_cpu1_i_11, 
                C0=>uForth_cpu1_r_11, D0=>uForth_cpu1_pload13, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>uForth_cpu1_N_598_0, Q0=>open);
    uForth_cpu1_SLICE_1712I: SLOGICB
      generic map (LUT0_INITVAL=>X"F3C0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>uForth_cpu1_pload13, 
                C0=>uForth_cpu1_r_12, D0=>uForth_cpu1_i_12, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_N_599, Q0=>open);
    uForth_cpu1_SLICE_1713I: SLOGICB
      generic map (LUT0_INITVAL=>X"CCF0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>uForth_cpu1_r_13, 
                C0=>uForth_cpu1_i_13, D0=>uForth_cpu1_pload13, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>uForth_cpu1_N_600, Q0=>open);
    uForth_cpu1_SLICE_1714I: SLOGICB
      generic map (LUT0_INITVAL=>X"AACC")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_r_14, 
                B0=>uForth_cpu1_i_14, C0=>'X', D0=>uForth_cpu1_pload13, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu1_N_601, Q0=>open);
    uForth_cpu1_SLICE_1715I: SLOGICB
      generic map (LUT0_INITVAL=>X"F0CC")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>uForth_cpu1_i_15, 
                C0=>uForth_cpu1_r_15, D0=>uForth_cpu1_pload13, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>uForth_cpu1_N_602, Q0=>open);
    uForth_cpu1_SLICE_1716I: SLOGICB
      generic map (LUT0_INITVAL=>X"AAF0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_r_16, B0=>'X', 
                C0=>uForth_cpu1_i_16, D0=>uForth_cpu1_pload13, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>uForth_cpu1_N_603, Q0=>open);
    uForth_cpu1_SLICE_1717I: SLOGICB
      generic map (LUT0_INITVAL=>X"FA50")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_pload13, B0=>'X', 
                C0=>uForth_cpu1_i_17, D0=>uForth_cpu1_r_17, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_N_604, Q0=>open);
    uForth_cpu1_SLICE_1718I: SLOGICB
      generic map (LUT0_INITVAL=>X"AACC")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_r_19, 
                B0=>uForth_cpu1_i_19, C0=>'X', D0=>uForth_cpu1_pload13, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu1_N_606, Q0=>open);
    uForth_cpu1_SLICE_1719I: SLOGICB
      generic map (LUT0_INITVAL=>X"AACC")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_r_22, 
                B0=>uForth_cpu1_i_22, C0=>'X', D0=>uForth_cpu1_pload13, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu1_N_609, Q0=>open);
    uForth_cpu1_SLICE_1720I: SLOGICB
      generic map (LUT0_INITVAL=>X"ACAC")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_r_23, 
                B0=>uForth_cpu1_i_23, C0=>uForth_cpu1_pload13, D0=>'X', 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu1_N_610, Q0=>open);
    uForth_cpu1_SLICE_1721I: SLOGICB
      generic map (LUT0_INITVAL=>X"AAF0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_r_30, B0=>'X', 
                C0=>uForth_cpu1_p_30, D0=>uForth_cpu1_pload13, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>uForth_cpu1_N_617, Q0=>open);
    uForth_cpu1_SLICE_1722I: SLOGICB
      generic map (LUT0_INITVAL=>X"FC30")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>uForth_cpu1_pload13, 
                C0=>uForth_cpu1_p_29, D0=>uForth_cpu1_r_29, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_N_616, Q0=>open);
    uForth_cpu1_SLICE_1723I: SLOGICB
      generic map (LUT0_INITVAL=>X"CCAA")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_p_28, 
                B0=>uForth_cpu1_r_28, C0=>'X', D0=>uForth_cpu1_pload13, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu1_N_615, Q0=>open);
    uForth_cpu1_SLICE_1724I: SLOGICB
      generic map (LUT0_INITVAL=>X"CCAA")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_p_27, 
                B0=>uForth_cpu1_r_27, C0=>'X', D0=>uForth_cpu1_pload13, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu1_N_614, Q0=>open);
    uForth_cpu1_SLICE_1725I: SLOGICB
      generic map (LUT0_INITVAL=>X"FC30")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>uForth_cpu1_pload13, 
                C0=>uForth_cpu1_p_26, D0=>uForth_cpu1_r_26, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_N_613, Q0=>open);
    uForth_cpu1_SLICE_1726I: SLOGICB
      generic map (LUT0_INITVAL=>X"F3C0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>uForth_cpu1_pload13, 
                C0=>uForth_cpu1_r_1, D0=>uForth_cpu1_i_1, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_N_588, Q0=>open);
    uForth_cpu1_SLICE_1727I: SLOGICB
      generic map (LUT0_INITVAL=>X"CCF0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>uForth_cpu1_a_29, 
                C0=>uForth_cpu1_p_29, D0=>uForth_cpu1_decode_addr_sel_1, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu_addr_o_29, Q0=>open);
    uForth_cpu1_SLICE_1728I: SLOGICB
      generic map (LUT0_INITVAL=>X"F0CC")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>uForth_cpu1_p_11, 
                C0=>uForth_cpu1_a_11, D0=>uForth_cpu1_decode_addr_sel_1, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu_addr_o_11, Q0=>open);
    uForth_cpu1_SLICE_1729I: SLOGICB
      generic map (LUT0_INITVAL=>X"CFC0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>uForth_cpu1_a_10, 
                C0=>uForth_cpu1_decode_addr_sel_1, D0=>uForth_cpu1_p_10, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu_addr_o_10, Q0=>open);
    uForth_cpu1_SLICE_1730I: SLOGICB
      generic map (LUT0_INITVAL=>X"FC30")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', 
                B0=>uForth_cpu1_decode_addr_sel_1, C0=>uForth_cpu1_p_9, 
                D0=>uForth_cpu1_a_9, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu_addr_o_9, Q0=>open);
    uForth_cpu1_SLICE_1731I: SLOGICB
      generic map (LUT0_INITVAL=>X"F0CC")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>uForth_cpu1_p_8, 
                C0=>uForth_cpu1_a_8, D0=>uForth_cpu1_decode_addr_sel_1, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu_addr_o_8, Q0=>open);
    uForth_cpu1_SLICE_1732I: SLOGICB
      generic map (LUT0_INITVAL=>X"EF40")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_code_0_S, 
                B0=>uForth_cpu1_un4_sum_cry_1_0_S1, 
                C0=>uForth_cpu1_un4_sum_cry_31, D0=>uForth_cpu_data_o_2, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu1_N_350, Q0=>open);
    uForth_cpu1_SLICE_1733I: SLOGICB
      generic map (LUT0_INITVAL=>X"B8AA")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu_data_o_3, 
                B0=>uForth_cpu1_code_0_S, C0=>uForth_cpu1_un4_sum_cry_3_0_S0, 
                D0=>uForth_cpu1_un4_sum_cry_31, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_N_351, Q0=>open);
    uForth_cpu1_SLICE_1734I: SLOGICB
      generic map (LUT0_INITVAL=>X"AEA2")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu_data_o_8, 
                B0=>uForth_cpu1_un4_sum_cry_31, C0=>uForth_cpu1_code_0_S, 
                D0=>uForth_cpu1_un4_sum_cry_7_0_S1, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_N_356, Q0=>open);
    uForth_cpu1_SLICE_1735I: SLOGICB
      generic map (LUT0_INITVAL=>X"CCE4")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_un4_sum_cry_31, 
                B0=>uForth_cpu_data_o_10, C0=>uForth_cpu1_un4_sum_cry_9_0_S1, 
                D0=>uForth_cpu1_code_0_S, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_N_358, Q0=>open);
    uForth_cpu1_SLICE_1736I: SLOGICB
      generic map (LUT0_INITVAL=>X"BA8A")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu_data_o_11, 
                B0=>uForth_cpu1_code_0_S, C0=>uForth_cpu1_un4_sum_cry_31, 
                D0=>uForth_cpu1_un4_sum_cry_11_0_S0, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_N_359, Q0=>open);
    uForth_cpu1_SLICE_1737I: SLOGICB
      generic map (LUT0_INITVAL=>X"E2AA")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu_data_o_13, 
                B0=>uForth_cpu1_code_0_S, C0=>uForth_cpu1_un4_sum_cry_13_0_S0, 
                D0=>uForth_a_0, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_N_223, Q0=>open);
    uForth_cpu1_SLICE_1738I: SLOGICB
      generic map (LUT0_INITVAL=>X"F2D0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_un4_sum_cry_31, 
                B0=>uForth_cpu1_code_0_S, C0=>uForth_cpu_data_o_14, 
                D0=>uForth_cpu1_un4_sum_cry_13_0_S1, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_N_362, Q0=>open);
    uForth_cpu1_SLICE_1739I: SLOGICB
      generic map (LUT0_INITVAL=>X"F0D8")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_un4_sum_cry_31, 
                B0=>uForth_cpu1_un4_sum_cry_15_0_S0, C0=>uForth_cpu_data_o_15, 
                D0=>uForth_cpu1_code_0_S, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_N_363, Q0=>open);
    uForth_cpu1_SLICE_1740I: SLOGICB
      generic map (LUT0_INITVAL=>X"BA8A")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu_data_o_17, 
                B0=>uForth_cpu1_code_0_S, C0=>uForth_cpu1_un4_sum_cry_31, 
                D0=>uForth_cpu1_un4_sum_cry_17_0_S0, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_N_365, Q0=>open);
    uForth_cpu1_SLICE_1741I: SLOGICB
      generic map (LUT0_INITVAL=>X"D8CC")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_code_0_S, 
                B0=>uForth_cpu_data_o_18, C0=>uForth_cpu1_un4_sum_cry_17_0_S1, 
                D0=>uForth_cpu1_un4_sum_cry_31, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_N_366, Q0=>open);
    uForth_cpu1_SLICE_1742I: SLOGICB
      generic map (LUT0_INITVAL=>X"CEC4")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_un4_sum_cry_31, 
                B0=>uForth_cpu_data_o_19, C0=>uForth_cpu1_code_0_S, 
                D0=>uForth_cpu1_un4_sum_cry_19_0_S0, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_N_367, Q0=>open);
    uForth_cpu1_SLICE_1743I: SLOGICB
      generic map (LUT0_INITVAL=>X"F4B0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_code_0_S, 
                B0=>uForth_cpu1_un4_sum_cry_31, C0=>uForth_cpu_data_o_21, 
                D0=>uForth_cpu1_un4_sum_cry_21_0_S0, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_N_369, Q0=>open);
    uForth_cpu1_SLICE_1744I: SLOGICB
      generic map (LUT0_INITVAL=>X"F4B0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_code_0_S, 
                B0=>uForth_cpu1_un4_sum_cry_31, C0=>uForth_cpu_data_o_23, 
                D0=>uForth_cpu1_un4_sum_cry_23_0_S0, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_N_371, Q0=>open);
    uForth_cpu1_SLICE_1745I: SLOGICB
      generic map (LUT0_INITVAL=>X"E2F0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_un4_sum_cry_23_0_S1, B0=>uForth_cpu1_code_0_S, 
                C0=>uForth_cpu_data_o_24, D0=>uForth_cpu1_un4_sum_cry_31, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu1_N_372, Q0=>open);
    uForth_cpu1_SLICE_1746I: SLOGICB
      generic map (LUT0_INITVAL=>X"FD20")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_un4_sum_cry_31, 
                B0=>uForth_cpu1_code_0_S, C0=>uForth_cpu1_un4_sum_cry_25_0_S0, 
                D0=>uForth_cpu_data_o_25, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_N_373, Q0=>open);
    uForth_cpu1_SLICE_1747I: SLOGICB
      generic map (LUT0_INITVAL=>X"FD20")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_un4_sum_cry_31, 
                B0=>uForth_cpu1_code_0_S, C0=>uForth_cpu1_un4_sum_cry_27_0_S0, 
                D0=>uForth_cpu_data_o_27, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_N_375, Q0=>open);
    uForth_cpu1_SLICE_1748I: SLOGICB
      generic map (LUT0_INITVAL=>X"EF40")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_code_0_S, 
                B0=>uForth_cpu1_un4_sum_cry_29_0_S0, 
                C0=>uForth_cpu1_un4_sum_cry_31, D0=>uForth_cpu_data_o_29, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu1_N_377, Q0=>open);
    uForth_cpu1_SLICE_1749I: SLOGICB
      generic map (LUT0_INITVAL=>X"B8AA")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu_data_o_30, 
                B0=>uForth_cpu1_code_0_S, C0=>uForth_cpu1_un4_sum_cry_29_0_S1, 
                D0=>uForth_cpu1_un4_sum_cry_31, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_N_378, Q0=>open);
    uForth_cpu1_SLICE_1750I: SLOGICB
      generic map (LUT0_INITVAL=>X"A088")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_sp_3, 
                B0=>uForth_cpu1_s_stackro_28, C0=>uForth_cpu1_s_stackro_29, 
                D0=>uForth_cpu1_sp_0, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_s_stackror_0_tz, Q0=>open);
    uForth_cpu1_SLICE_1751I: SLOGICB
      generic map (LUT0_INITVAL=>X"A088")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_sp_3, 
                B0=>uForth_cpu1_s_stackro_26, C0=>uForth_cpu1_s_stackro_27, 
                D0=>uForth_cpu1_sp_0, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_s_stackror_1_tz, Q0=>open);
    uForth_cpu1_SLICE_1752I: SLOGICB
      generic map (LUT0_INITVAL=>X"0101")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_CO0, 
                B0=>uForth_cpu1_slot_1, C0=>uForth_cpu1_slot_2, D0=>'X', 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu1_iload_1, Q0=>open);
    uForth_cpu1_SLICE_1753I: SLOGICB
      generic map (LUT0_INITVAL=>X"1010")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_sp_0, 
                B0=>uForth_cpu1_sp_3, C0=>uForth_cpu1_s_stackro_20, D0=>'X', 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_s_stackria_20_0_a3_0_a3_0, Q0=>open);
    uForth_cpu1_SLICE_1754I: SLOGICB
      generic map (LUT0_INITVAL=>X"8800")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_sp_0, 
                B0=>uForth_cpu1_s_stackro_31, C0=>'X', D0=>uForth_cpu1_sp_3, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_s_stackria_31_0_a3_0_a3_0, Q0=>open);
    uForth_cpu1_SLICE_1755I: SLOGICB
      generic map (LUT0_INITVAL=>X"00A0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_s_stackro_17, 
                B0=>'X', C0=>uForth_cpu1_sp_0, D0=>uForth_cpu1_sp_3, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>uForth_cpu1_s_stackria_17_0_a3_0_a3_0, 
                Q0=>open);
    uForth_cpu1_SLICE_1756I: SLOGICB
      generic map (LUT0_INITVAL=>X"0808")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_r_stackro_26, 
                B0=>uForth_cpu1_rp_3, C0=>uForth_cpu1_rp_2, D0=>'X', M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>uForth_cpu1_r_stackria_26_0_a3_0_a3_0, 
                Q0=>open);
    uForth_cpu1_SLICE_1757I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFFE")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu_data_o_28, 
                B0=>uForth_cpu_data_o_29, C0=>uForth_cpu_data_o_30, 
                D0=>uForth_cpu_data_o_26, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_un75_z_16, Q0=>open);
    uForth_cpu1_SLICE_1758I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFFE")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu_data_o_25, 
                B0=>uForth_cpu_data_o_24, C0=>uForth_cpu_data_o_22, 
                D0=>uForth_cpu_data_o_27, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_un75_z_17, Q0=>open);
    uForth_cpu1_SLICE_1759I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFFE")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu_data_o_19, 
                B0=>uForth_cpu_data_o_23, C0=>uForth_cpu_data_o_20, 
                D0=>uForth_cpu_data_o_21, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_un75_z_18, Q0=>open);
    uForth_cpu1_SLICE_1760I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFFE")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu_data_o_11, 
                B0=>uForth_cpu_data_o_14, C0=>uForth_cpu_data_o_13, 
                D0=>uForth_cpu_data_o_12, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_un75_z_20, Q0=>open);
    uForth_cpu1_SLICE_1761I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFFE")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu_data_o_9, 
                B0=>uForth_cpu_data_o_8, C0=>uForth_cpu_data_o_6, 
                D0=>uForth_cpu_data_o_10, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_un75_z_21, Q0=>open);
    uForth_cpu1_SLICE_1762I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFFE")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu_data_o_7, 
                B0=>uForth_cpu_data_o_4, C0=>uForth_cpu_data_o_3, 
                D0=>uForth_cpu_data_o_5, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_un75_z_22, Q0=>open);
    uForth_cpu1_SLICE_1763I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFFE")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu_data_o_1, 
                B0=>uForth_cpu_data_o_31, C0=>uForth_cpu_data_o_2, 
                D0=>uForth_cpu_data_o_0, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_un75_z_23, Q0=>open);
    uForth_cpu1_SLICE_1764I: SLOGICB
      generic map (LUT0_INITVAL=>X"CCAA")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_i_29, 
                B0=>uForth_cpu1_i_17, C0=>'X', D0=>uForth_cpu1_slot_1, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>uForth_cpu1_N_698, Q0=>open);
    uForth_cpu1_SLICE_1765I: SLOGICB
      generic map (LUT0_INITVAL=>X"CCAA")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_i_27, 
                B0=>uForth_cpu1_i_15, C0=>'X', D0=>uForth_cpu1_slot_1, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>uForth_cpu1_N_696, Q0=>open);
    uForth_cpu1_SLICE_1766I: SLOGICB
      generic map (LUT0_INITVAL=>X"00AA")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>uForth_cpu1_un1_a_in_0_sqmuxa_2_0, B0=>'X', C0=>'X', 
                D0=>SRst, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>uForth_cpu1_un1_inten6_3, 
                Q0=>open);
    uForth_cpu1_SLICE_1767I: SLOGICB
      generic map (LUT0_INITVAL=>X"0F55")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_r_stackro_24, 
                B0=>'X', C0=>uForth_cpu1_r_stackro_28, D0=>uForth_cpu1_rp_2, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>uForth_cpu1_r_stackror_20_1, 
                Q0=>open);
    uForth_cpu1_SLICE_1768I: SLOGICB
      generic map (LUT0_INITVAL=>X"0040")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu1_code_4, 
                B0=>uForth_cpu1_a_4_sqmuxa_1, C0=>uForth_cpu1_write_sx_N_2L1, 
                D0=>uForth_cpu1_code_5, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_cpu1_write_N_2L1, Q0=>open);
    uForth_uForthMem_SLICE_1769I: SLOGICB
      generic map (LUT0_INITVAL=>X"0000")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>uForth_uForthMem_scuba_vlo, 
                Q0=>open);
    uForth_SLICE_1770I: SLOGICB
      generic map (LUT0_INITVAL=>X"E4E4")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu_m_write, 
                B0=>uForth_un1_cpu_data_o_m0_7, C0=>uForth_cpu_data_o_7, 
                D0=>'X', M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>uForth_un1_cpu_data_o_d_7, 
                Q0=>open);
    uForth_SLICE_1771I: SLOGICB
      generic map (LUT0_INITVAL=>X"EE44")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu_m_write, 
                B0=>uForth_un1_cpu_data_o_m0_3, C0=>'X', 
                D0=>uForth_cpu_data_o_3, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_un1_cpu_data_o_d_3, Q0=>open);
    uForth_SLICE_1772I: SLOGICB
      generic map (LUT0_INITVAL=>X"E4E4")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu_m_write, 
                B0=>uForth_un1_cpu_data_o_m0_2, C0=>uForth_cpu_data_o_2, 
                D0=>'X', M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>uForth_un1_cpu_data_o_d_2, 
                Q0=>open);
    uForth_SLICE_1773I: SLOGICB
      generic map (LUT0_INITVAL=>X"ACAC")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu_data_o_4, 
                B0=>uForth_un1_cpu_data_o_m0_4, C0=>uForth_cpu_m_write, 
                D0=>'X', M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>uForth_un1_cpu_data_o_d_4, 
                Q0=>open);
    uForth_SLICE_1774I: SLOGICB
      generic map (LUT0_INITVAL=>X"0CAE")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>pSetReg_un1_ppwe, 
                B0=>uForth_un8_ppwe, C0=>MiscReg2_1, D0=>MiscReg1_1, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>uForth_PeekDat_0_iv_0_2_1, Q0=>open);
    uForth_SLICE_1775I: SLOGICB
      generic map (LUT0_INITVAL=>X"EAC0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>MiscReg2_0, 
                B0=>pSetReg_un1_ppwe, C0=>MiscReg1_0, D0=>uForth_un8_ppwe, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>uForth_PeekDat_iv_0_0_2_0, Q0=>open);
    uForth_SLICE_1776I: SLOGICB
      generic map (LUT0_INITVAL=>X"22F2")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_un15_ppwe, 
                B0=>Timer_15, C0=>pSetReg_un1_ppwe, D0=>MiscReg1_15, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>uForth_un1_cpu_data_o_m0_i_0_0_15, Q0=>open);
    uForth_SLICE_1777I: SLOGICB
      generic map (LUT0_INITVAL=>X"50DC")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>MiscReg1_23, 
                B0=>uForth_un15_ppwe, C0=>pSetReg_un1_ppwe, D0=>Timer_23, 
                M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>uForth_un1_cpu_data_o_m0_i_0_0_23, 
                Q0=>open);
    uForth_SLICE_1778I: SLOGICB
      generic map (LUT0_INITVAL=>X"8000")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_N_448, 
                B0=>uForth_un1_ppwe_0_a2_out, C0=>uForth_N_592, 
                D0=>uForth_cpu_m_write, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>pSetReg_un2_ppwe_i_i_a2, Q0=>open);
    uForth_SLICE_1779I: SLOGICB
      generic map (LUT0_INITVAL=>X"CCD8")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_un1_system_data_o_2_sn, 
                B0=>uForth_cpu_data_o_10, C0=>uForth_memory_data_o_10, 
                D0=>uForth_cpu_m_write, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_un1_cpu_data_o_m1_10, Q0=>open);
    uForth_SLICE_1780I: SLOGICB
      generic map (LUT0_INITVAL=>X"ABA8")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu_data_o_16, 
                B0=>uForth_un1_system_data_o_2_sn, C0=>uForth_cpu_m_write, 
                D0=>uForth_memory_data_o_16, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_un1_cpu_data_o_m1_16, Q0=>open);
    uForth_SLICE_1781I: SLOGICB
      generic map (LUT0_INITVAL=>X"ABA8")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu_data_o_19, 
                B0=>uForth_un1_system_data_o_2_sn, C0=>uForth_cpu_m_write, 
                D0=>uForth_memory_data_o_19, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_un1_cpu_data_o_m1_19, Q0=>open);
    uForth_SLICE_1782I: SLOGICB
      generic map (LUT0_INITVAL=>X"FE02")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_memory_data_o_22, 
                B0=>uForth_un1_system_data_o_2_sn, C0=>uForth_cpu_m_write, 
                D0=>uForth_cpu_data_o_22, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_un1_cpu_data_o_m1_22, Q0=>open);
    uForth_SLICE_1783I: SLOGICB
      generic map (LUT0_INITVAL=>X"CDC8")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu_m_write, 
                B0=>uForth_cpu_data_o_31, C0=>uForth_un1_system_data_o_2_sn, 
                D0=>uForth_memory_data_o_31, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_un1_cpu_data_o_m1_31, Q0=>open);
    uForth_SLICE_1784I: SLOGICB
      generic map (LUT0_INITVAL=>X"EEEE")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_un13_system_data_o_sn, 
                B0=>uForth_un1_system_data_o_2_sn, C0=>'X', D0=>'X', M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>uForth_un1_cpu_data_o_m0s2, Q0=>open);
    uForth_SLICE_1785I: SLOGICB
      generic map (LUT0_INITVAL=>X"ABA8")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu_data_o_26, 
                B0=>uForth_cpu_m_write, C0=>uForth_un1_system_data_o_2_sn, 
                D0=>uForth_memory_data_o_26, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_un1_cpu_data_o_m1_0_26, Q0=>open);
    uForth_SLICE_1786I: SLOGICB
      generic map (LUT0_INITVAL=>X"0E1F")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_cpu_m_write, 
                B0=>uForth_un1_system_data_o_2_sn, C0=>uForth_cpu_data_o_20, 
                D0=>uForth_memory_data_o_20, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_N_22_mux, Q0=>open);
    uForth_SLICE_1787I: SLOGICB
      generic map (LUT0_INITVAL=>X"0011")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_pload22, 
                B0=>uForth_write_x, C0=>'X', D0=>PpAdd_0, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_un1_cpu_data_o_m0_0_0_a2_5_RNO_8, Q0=>open);
    uForth_SLICE_1788I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFFB")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>PpAdd_2, B0=>uForth_PpAdd_3, 
                C0=>PpAdd_0, D0=>PpAdd_1, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_un1_cpu_data_o_m0_0_0_a2_3_sx_8, Q0=>open);
    uForth_SLICE_1789I: SLOGICB
      generic map (LUT0_INITVAL=>X"5D0C")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>Timer_17, B0=>uForth_un8_ppwe, 
                C0=>MiscReg2_17, D0=>uForth_un15_ppwe, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_un1_cpu_data_o_m0_i_0_1_1_17, Q0=>open);
    uForth_SLICE_1790I: SLOGICB
      generic map (LUT0_INITVAL=>X"05F5")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_p_0, B0=>'X', 
                C0=>uForth_cpu1_decode_addr_sel_1, D0=>uForth_a_0, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>uForth_un1_cpu_data_o_m0_i_0_a2_1_22, Q0=>open);
    uSeq_SLICE_1791I: SLOGICB
      generic map (LUT0_INITVAL=>X"00AA")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uSeq_Cnt16_0, B0=>'X', 
                C0=>'X', D0=>uSeq_Cnt16_7, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uSeq_un4_cnt16_3, Q0=>open);
    uSeq_SLICE_1792I: SLOGICB
      generic map (LUT0_INITVAL=>X"0505")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uSeq_lCnt32_19, B0=>'X', 
                C0=>uSeq_lCnt32_28, D0=>'X', M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uSeq_un14_lcnt32_0_a5_0_a2_1_4, Q0=>open);
    uPll_SLICE_1793I: SLOGICB
      generic map (LUT0_INITVAL=>X"00FF")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>PinTfpClkP_c, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, F0=>PinTfpClkP_c_i, 
                Q0=>open);
    uPll_SLICE_1794I: SLOGICB
      generic map (LUT0_INITVAL=>X"0000")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>uPll_GND, Q0=>open);
    SLICE_1795I: SLOGICB
      generic map (LUT0_INITVAL=>X"7E7E")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>VCnt_9, B0=>FCnt_0, 
                C0=>VCnt_8, D0=>'X', M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, F0=>N_153, 
                Q0=>open);
    SLICE_1796I: SLOGICB
      generic map (LUT0_INITVAL=>X"7D7D")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>HCnt_6, B0=>VCnt_9, 
                C0=>VCnt_8, D0=>'X', M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, F0=>N_79, Q0=>open);
    SLICE_1797I: SLOGICB
      generic map (LUT0_INITVAL=>X"F00F")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>VCnt_8, 
                D0=>VCnt_9, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>N_135, Q0=>open);
    SLICE_1798I: SLOGICB
      generic map (LUT0_INITVAL=>X"00F5")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>DatB_pipe_1, B0=>'X', 
                C0=>pGenMire_un29_vcntf, D0=>DatB_pipe_9, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>un1_FCnt_2_17_0, Q0=>open);
    SLICE_1799I: SLOGICB
      generic map (LUT0_INITVAL=>X"0F05")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>DatB_pipe_4, B0=>'X', 
                C0=>DatB_pipe_12, D0=>pGenMire_un29_vcntf, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>un1_FCnt_2_8_0, Q0=>open);
    SLICE_1800I: SLOGICB
      generic map (LUT0_INITVAL=>X"0D0D")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>DatG_pipe_5, 
                B0=>un1_DatB_2_0_0, C0=>DatG_pipe_13, D0=>'X', M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>un1_DatB_2_8_0, Q0=>open);
    SLICE_1801I: SLOGICB
      generic map (LUT0_INITVAL=>X"00F5")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>DatG_pipe_1, B0=>'X', 
                C0=>un1_DatB_2_0_0, D0=>DatG_pipe_9, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>un1_DatB_2_25_0, Q0=>open);
    SLICE_1802I: SLOGICB
      generic map (LUT0_INITVAL=>X"3131")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>DatB_pipe_5, B0=>DatB_pipe_13, 
                C0=>pGenMire_un29_vcntf, D0=>'X', M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>un1_FCnt_2_3_0, Q0=>open);
    SLICE_1803I: SLOGICB
      generic map (LUT0_INITVAL=>X"0D0D")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>DatG_pipe_2, 
                B0=>un1_DatB_2_0_0, C0=>DatG_pipe_10, D0=>'X', M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>un1_DatB_2_20_0, Q0=>open);
    SLICE_1804I: SLOGICB
      generic map (LUT0_INITVAL=>X"0A0F")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>un1_DatB_2_0_0, B0=>'X', 
                C0=>DatG_pipe_11, D0=>DatG_pipe_3, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>un1_DatB_2_15_0, Q0=>open);
    SLICE_1805I: SLOGICB
      generic map (LUT0_INITVAL=>X"5511")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>DatG_pipe_14, B0=>DatG_pipe_6, 
                C0=>'X', D0=>un1_DatB_2_0_0, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>un1_DatB_2_3_0, Q0=>open);
    SLICE_1806I: SLOGICB
      generic map (LUT0_INITVAL=>X"9966")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>DatB_pipe, B0=>DatB_pipe_8, 
                C0=>'X', D0=>pGenMire_un29_vcntf, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>un1_FCnt_2_18, Q0=>open);
    SLICE_1807I: SLOGICB
      generic map (LUT0_INITVAL=>X"FCFC")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>VCnt_9, C0=>VCnt_8, 
                D0=>'X', M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>N_136, Q0=>open);
    SLICE_1808I: SLOGICB
      generic map (LUT0_INITVAL=>X"3030")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>DatB_pipe_5, 
                C0=>pGenMire_un29_vcntf, D0=>'X', M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>un1_FCnt_2_1, Q0=>open);
    SLICE_1809I: SLOGICB
      generic map (LUT0_INITVAL=>X"3030")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>DatB_pipe_4, 
                C0=>pGenMire_un29_vcntf, D0=>'X', M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>un1_FCnt_2_4, Q0=>open);
    SLICE_1810I: SLOGICB
      generic map (LUT0_INITVAL=>X"0FF0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>DatB_pipe_11, D0=>DatB_pipe_3, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>un1_FCnt_2_9, Q0=>open);
    SLICE_1811I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", LUT0_INITVAL=>X"3300", CHECK_M0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>DatB_pipe_1, C0=>'X', 
                D0=>pGenMire_un29_vcntf, M0=>VCnt_9, CE=>'X', 
                CLK=>PinTfpClkP_c, LSR=>VCnt_8, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>un1_FCnt_2_7, Q0=>pGenMire_un29_vcntf);
    SLICE_1812I: SLOGICB
      generic map (LUT0_INITVAL=>X"00CC")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>un1_DatB_2_0_0, 
                C0=>'X', D0=>DatG_pipe_6, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, F0=>un1_DatB_2_1, 
                Q0=>open);
    SLICE_1813I: SLOGICB
      generic map (LUT0_INITVAL=>X"5050")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>DatG_pipe_5, B0=>'X', 
                C0=>un1_DatB_2_0_0, D0=>'X', M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>un1_DatB_2_4, Q0=>open);
    SLICE_1814I: SLOGICB
      generic map (LUT0_INITVAL=>X"55AA")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>DatG_pipe_4, B0=>'X', C0=>'X', 
                D0=>DatG_pipe_12, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, F0=>un1_DatB_2_9, 
                Q0=>open);
    SLICE_1815I: SLOGICB
      generic map (LUT0_INITVAL=>X"0C0C")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>un1_DatB_2_0_0, 
                C0=>DatG_pipe_3, D0=>'X', M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, F0=>un1_DatB_2_7, 
                Q0=>open);
    SLICE_1816I: SLOGICB
      generic map (LUT0_INITVAL=>X"4444")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>DatG_pipe_2, 
                B0=>un1_DatB_2_0_0, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>un1_DatB_2_10, Q0=>open);
    SLICE_1817I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", LUT0_INITVAL=>X"00F0", CHECK_M0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', 
                C0=>un1_DatB_2_0_0, D0=>DatG_pipe_1, M0=>VCnt_8, CE=>'X', 
                CLK=>PinTfpClkP_c, LSR=>VCnt_9, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>un1_DatB_2_13, Q0=>un1_DatB_2_0_0);
    SLICE_1818I: SLOGICB
      generic map (M0MUX=>"SIG", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", LUT0_INITVAL=>X"55AA", 
                   CHECK_M0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>DatG_pipe_8, B0=>'X', C0=>'X', 
                D0=>DatG_pipe, M0=>HCnt_i_7, CE=>'X', CLK=>PinTfpClkP_c, 
                LSR=>VCnt_8, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>un1_DatB_2_26, Q0=>DatG_pipe);
    SLICE_1819I: SLOGICB
      generic map (LUT0_INITVAL=>X"33CC")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>DatB_pipe_5, C0=>'X', 
                D0=>DatB_pipe_13, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, F0=>un1_FCnt_2_0, 
                Q0=>open);
    SLICE_1820I: SLOGICB
      generic map (LUT0_INITVAL=>X"0FF0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>DatG_pipe_1, 
                D0=>DatG_pipe_9, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>un1_DatB_2_21_0, Q0=>open);
    SLICE_1821I: SLOGICB
      generic map (LUT0_INITVAL=>X"0FF0")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>DatG_pipe_3, 
                D0=>DatG_pipe_11, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>un1_DatB_2_11_0, Q0=>open);
    SLICE_1822I: SLOGICB
      generic map (LUT0_INITVAL=>X"55AA")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>DatG_pipe_5, B0=>'X', C0=>'X', 
                D0=>DatG_pipe_13, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, F0=>un1_DatB_2_4_0, 
                Q0=>open);
    SLICE_1823I: SLOGICB
      generic map (LUT0_INITVAL=>X"3C3C")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>DatG_pipe_14, 
                C0=>DatG_pipe_6, D0=>'X', M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, F0=>un1_DatB_2_0, 
                Q0=>open);
    SLICE_1824I: SLOGICB
      generic map (LUT0_INITVAL=>X"55AA")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>DatB_pipe_1, B0=>'X', C0=>'X', 
                D0=>DatB_pipe_9, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>un1_FCnt_2_13_0, Q0=>open);
    SLICE_1825I: SLOGICB
      generic map (LUT0_INITVAL=>X"5A5A")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>DatB_pipe_4, B0=>'X', 
                C0=>DatB_pipe_12, D0=>'X', M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>un1_FCnt_2_4_0, Q0=>open);
    SLICE_1826I: SLOGICB
      generic map (LUT0_INITVAL=>X"5A5A")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>DatG_pipe_2, B0=>'X', 
                C0=>DatG_pipe_10, D0=>'X', M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>un1_DatB_2_16_0, Q0=>open);
    SLICE_1827I: SLOGICB
      generic map (LUT0_INITVAL=>X"0000")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>GND, Q0=>open);
    uForth_SLICE_1828I: SLOGICB
      generic map (LUT0_INITVAL=>X"CDC8")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>uForth_un1_system_data_o_2_sn, 
                B0=>uForth_cpu_data_o_21, C0=>uForth_cpu_m_write, 
                D0=>uForth_memory_data_o_21, M0=>'X', CE=>'X', CLK=>'X', 
                LSR=>'X', OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>uForth_uForthMem_RNI685N_0, Q0=>open);
    SLICE_1829I: SLOGICB
      generic map (LUT0_INITVAL=>X"8184")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>VCnt_9, B0=>FCnt_5, 
                C0=>VCnt_8, D0=>FCnt_4, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, F0=>un1_DatB_3_1_0, 
                Q0=>open);
    SLICE_1830I: SLOGICB
      generic map (LUT0_INITVAL=>X"5FFA")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>VCnt_9, B0=>'X', C0=>FCnt_6, 
                D0=>VCnt_8, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>N_147, Q0=>open);
    SLICE_1831I: SLOGICB
      generic map (LUT0_INITVAL=>X"77EE")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>VCnt_9, B0=>VCnt_8, C0=>'X', 
                D0=>FCnt_3, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>N_150, Q0=>open);
    SLICE_1832I: SLOGICB
      generic map (LUT0_INITVAL=>X"7E7E")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>VCnt_9, B0=>VCnt_8, 
                C0=>FCnt_2, D0=>'X', M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, F0=>N_151, 
                Q0=>open);
    SLICE_1833I: SLOGICB
      generic map (LUT0_INITVAL=>X"7E7E")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>FCnt_1, B0=>VCnt_9, 
                C0=>VCnt_8, D0=>'X', M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, F0=>N_152, 
                Q0=>open);
    PinSdaI: PinSdaB
      port map (PADDI=>PinSda_in, PADDT=>uMaster_uDevice_lSda_cl, PADDO=>lSda, 
                PinSdaS=>PinSda);
    PinSda_MGIOLI: PinSda_MGIOL
      port map (DI=>PinSda_in, CLK=>Clk50, CE=>uMaster_uDevice_N_136_i, 
                INB=>uMaster_uDevice_DatSrR_0);
    PinLedXvI: PinLedXvB
      port map (PADDO=>PinLedXv_c, PinLedXvS=>PinLedXv);
    PinClk125I: PinClk125B
      port map (PADDI=>PinClk125_c, PinClk125S=>PinClk125);
    PinSclI: PinSclB
      port map (IOLDO=>PinScl_c, PinSclS=>PinScl);
    PinScl_MGIOLI: PinScl_MGIOL
      port map (IOLDO=>PinScl_c, CLK=>Clk50, CE=>N_34_i, LSR=>uSeq_lSRst_iso, 
                OPOSA=>un1_state_6_0);
    PinDat_23_I: PinDat_23_B
      port map (IOLDO=>PinDat_c_23, PinDat23=>PinDat(23));
    PinDat_23_MGIOLI: PinDat_23_MGIOL
      port map (IOLDO=>PinDat_c_23, CLK=>PinTfpClkP_c, OPOSA=>DviDat_23);
    PinDat_22_I: PinDat_22_B
      port map (IOLDO=>PinDat_c_22, PinDat22=>PinDat(22));
    PinDat_22_MGIOLI: PinDat_22_MGIOL
      port map (IOLDO=>PinDat_c_22, CLK=>PinTfpClkP_c, OPOSA=>DviDat_22);
    PinDat_21_I: PinDat_21_B
      port map (IOLDO=>PinDat_c_21, PinDat21=>PinDat(21));
    PinDat_21_MGIOLI: PinDat_21_MGIOL
      port map (IOLDO=>PinDat_c_21, CLK=>PinTfpClkP_c, OPOSA=>DviDat_21);
    PinDat_20_I: PinDat_20_B
      port map (IOLDO=>PinDat_c_20, PinDat20=>PinDat(20));
    PinDat_20_MGIOLI: PinDat_20_MGIOL
      port map (IOLDO=>PinDat_c_20, CLK=>PinTfpClkP_c, OPOSA=>DviDat_20);
    PinDat_19_I: PinDat_19_B
      port map (IOLDO=>PinDat_c_19, PinDat19=>PinDat(19));
    PinDat_19_MGIOLI: PinDat_19_MGIOL
      port map (IOLDO=>PinDat_c_19, CLK=>PinTfpClkP_c, OPOSA=>DviDat_19);
    PinDat_18_I: PinDat_18_B
      port map (IOLDO=>PinDat_c_18, PinDat18=>PinDat(18));
    PinDat_18_MGIOLI: PinDat_18_MGIOL
      port map (IOLDO=>PinDat_c_18, CLK=>PinTfpClkP_c, OPOSA=>DviDat_18);
    PinDat_17_I: PinDat_17_B
      port map (IOLDO=>PinDat_c_17, PinDat17=>PinDat(17));
    PinDat_17_MGIOLI: PinDat_17_MGIOL
      port map (IOLDO=>PinDat_c_17, CLK=>PinTfpClkP_c, OPOSA=>DviDat_17);
    PinDat_16_I: PinDat_16_B
      port map (IOLDO=>PinDat_c_16, PinDat16=>PinDat(16));
    PinDat_16_MGIOLI: PinDat_16_MGIOL
      port map (IOLDO=>PinDat_c_16, CLK=>PinTfpClkP_c, OPOSA=>DviDat_16);
    PinDat_15_I: PinDat_15_B
      port map (IOLDO=>PinDat_c_15, PinDat15=>PinDat(15));
    PinDat_15_MGIOLI: PinDat_15_MGIOL
      port map (IOLDO=>PinDat_c_15, CLK=>PinTfpClkP_c, OPOSA=>DviDat_15);
    PinDat_14_I: PinDat_14_B
      port map (IOLDO=>PinDat_c_14, PinDat14=>PinDat(14));
    PinDat_14_MGIOLI: PinDat_14_MGIOL
      port map (IOLDO=>PinDat_c_14, CLK=>PinTfpClkP_c, OPOSA=>DviDat_14);
    PinDat_13_I: PinDat_13_B
      port map (IOLDO=>PinDat_c_13, PinDat13=>PinDat(13));
    PinDat_13_MGIOLI: PinDat_13_MGIOL
      port map (IOLDO=>PinDat_c_13, CLK=>PinTfpClkP_c, OPOSA=>DviDat_13);
    PinDat_12_I: PinDat_12_B
      port map (IOLDO=>PinDat_c_12, PinDat12=>PinDat(12));
    PinDat_12_MGIOLI: PinDat_12_MGIOL
      port map (IOLDO=>PinDat_c_12, CLK=>PinTfpClkP_c, OPOSA=>DviDat_12);
    PinDat_11_I: PinDat_11_B
      port map (IOLDO=>PinDat_c_11, PinDat11=>PinDat(11));
    PinDat_11_MGIOLI: PinDat_11_MGIOL
      port map (IOLDO=>PinDat_c_11, CLK=>PinTfpClkP_c, OPOSA=>DviDat_11);
    PinDat_10_I: PinDat_10_B
      port map (IOLDO=>PinDat_c_10, PinDat10=>PinDat(10));
    PinDat_10_MGIOLI: PinDat_10_MGIOL
      port map (IOLDO=>PinDat_c_10, CLK=>PinTfpClkP_c, OPOSA=>DviDat_10);
    PinDat_9_I: PinDat_9_B
      port map (IOLDO=>PinDat_c_9, PinDat9=>PinDat(9));
    PinDat_9_MGIOLI: PinDat_9_MGIOL
      port map (IOLDO=>PinDat_c_9, CLK=>PinTfpClkP_c, OPOSA=>DviDat_9);
    PinDat_8_I: PinDat_8_B
      port map (IOLDO=>PinDat_c_8, PinDat8=>PinDat(8));
    PinDat_8_MGIOLI: PinDat_8_MGIOL
      port map (IOLDO=>PinDat_c_8, CLK=>PinTfpClkP_c, OPOSA=>DviDat_8);
    PinDat_7_I: PinDat_7_B
      port map (IOLDO=>PinDat_c_7, PinDat7=>PinDat(7));
    PinDat_7_MGIOLI: PinDat_7_MGIOL
      port map (IOLDO=>PinDat_c_7, CLK=>PinTfpClkP_c, OPOSA=>DviDat_7);
    PinDat_6_I: PinDat_6_B
      port map (IOLDO=>PinDat_c_6, PinDat6=>PinDat(6));
    PinDat_6_MGIOLI: PinDat_6_MGIOL
      port map (IOLDO=>PinDat_c_6, CLK=>PinTfpClkP_c, OPOSA=>DviDat_6);
    PinDat_5_I: PinDat_5_B
      port map (IOLDO=>PinDat_c_5, PinDat5=>PinDat(5));
    PinDat_5_MGIOLI: PinDat_5_MGIOL
      port map (IOLDO=>PinDat_c_5, CLK=>PinTfpClkP_c, OPOSA=>DviDat_5);
    PinDat_4_I: PinDat_4_B
      port map (IOLDO=>PinDat_c_4, PinDat4=>PinDat(4));
    PinDat_4_MGIOLI: PinDat_4_MGIOL
      port map (IOLDO=>PinDat_c_4, CLK=>PinTfpClkP_c, OPOSA=>DviDat_4);
    PinDat_3_I: PinDat_3_B
      port map (IOLDO=>PinDat_c_3, PinDat3=>PinDat(3));
    PinDat_3_MGIOLI: PinDat_3_MGIOL
      port map (IOLDO=>PinDat_c_3, CLK=>PinTfpClkP_c, OPOSA=>DviDat_3);
    PinDat_2_I: PinDat_2_B
      port map (IOLDO=>PinDat_c_2, PinDat2=>PinDat(2));
    PinDat_2_MGIOLI: PinDat_2_MGIOL
      port map (IOLDO=>PinDat_c_2, CLK=>PinTfpClkP_c, OPOSA=>DviDat_2);
    PinDat_1_I: PinDat_1_B
      port map (IOLDO=>PinDat_c_1, PinDat1=>PinDat(1));
    PinDat_1_MGIOLI: PinDat_1_MGIOL
      port map (IOLDO=>PinDat_c_1, CLK=>PinTfpClkP_c, OPOSA=>DviDat_1);
    PinDat_0_I: PinDat_0_B
      port map (IOLDO=>PinDat_c_0, PinDat0=>PinDat(0));
    PinDat_0_MGIOLI: PinDat_0_MGIOL
      port map (IOLDO=>PinDat_c_0, CLK=>PinTfpClkP_c, OPOSA=>DviDat_0);
    PinTfpClkNI: PinTfpClkNB
      port map (PADDO=>PinTfpClkP_c_i, PinTfpClkNS=>PinTfpClkN);
    PinTfpClkPI: PinTfpClkPB
      port map (PADDO=>PinTfpClkP_c, PinTfpClkPS=>PinTfpClkP);
    PinDeI: PinDeB
      port map (IOLDO=>PinDe_c, PinDeS=>PinDe);
    PinDe_MGIOLI: PinDe_MGIOL
      port map (IOLDO=>PinDe_c, CLK=>PinTfpClkP_c, 
                OPOSA=>uDvi_U_gen_tim_bound_sr_5);
    PinHSyncI: PinHSyncB
      port map (IOLDO=>PinHSync_c, PinHSyncS=>PinHSync);
    PinHSync_MGIOLI: PinHSync_MGIOL
      port map (IOLDO=>PinHSync_c, CLK=>PinTfpClkP_c, 
                OPOSA=>uDvi_U_gen_sync_dvi_if_hs);
    PinVSyncI: PinVSyncB
      port map (IOLDO=>PinVSync_c, PinVSyncS=>PinVSync);
    PinVSync_MGIOLI: PinVSync_MGIOL
      port map (IOLDO=>PinVSync_c, CLK=>PinTfpClkP_c, 
                OPOSA=>uDvi_U_gen_sync_dvi_if_vs);
    PinClkI: PinClkB
      port map (PADDO=>GND, PinClkS=>PinClk);
    PinPortTxI: PinPortTxB
      port map (IOLDO=>PinPortTx_c, PinPortTxS=>PinPortTx);
    PinPortTx_MGIOLI: PinPortTx_MGIOL
      port map (IOLDO=>PinPortTx_c, CLK=>Clk50, 
                LSR=>uForth_uart1_uTx_pGenDat_Tx_11, 
                OPOSA=>uForth_uart1_uTx_pGenDat_un18_cnt);
    PinPortRxI: PinPortRxB
      port map (PADDI=>PinPortRx_c, PinPortRxS=>PinPortRx);
    PinPortRx_MGIOLI: PinPortRx_MGIOL
      port map (DI=>PinPortRx_c, CLK=>Clk50, INB=>uForth_uart1_uRx_Rx0);

      uForth_uForthMem_pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_7_0I: uForth_uForthMem_pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_7_0
      port map (DIA3=>uForth_cpu_data_o_31, DIA2=>uForth_cpu_data_o_30, 
                DIA1=>uForth_cpu_data_o_29, DIA0=>uForth_cpu_data_o_28, 
                ADA13=>uForth_cpu_addr_o_11, ADA12=>uForth_cpu_addr_o_10, 
                ADA11=>uForth_cpu_addr_o_9, ADA10=>uForth_cpu_addr_o_8, 
                ADA9=>uForth_PpAdd_7, ADA8=>uForth_PpAdd_6, 
                ADA7=>uForth_PpAdd_5, ADA6=>PpAdd_4, ADA5=>uForth_PpAdd_3, 
                ADA4=>PpAdd_2, ADA3=>PpAdd_1, ADA2=>PpAdd_0, 
                DOA3=>uForth_memory_data_o_31, DOA2=>uForth_memory_data_o_30, 
                DOA1=>uForth_memory_data_o_29, DOA0=>uForth_memory_data_o_28, 
                WEA=>uForth_memory_we, CLKA=>Clk50, OCLKA=>Clk50, 
                WEB=>uForth_uForthMem_scuba_vlo, 
                DIB0=>uForth_uForthMem_scuba_vlo, 
                DIB1=>uForth_uForthMem_scuba_vlo, 
                DIB2=>uForth_uForthMem_scuba_vlo, 
                DIB3=>uForth_uForthMem_scuba_vlo);

      uForth_uForthMem_pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_0_7I: uForth_uForthMem_pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_0_7
      port map (DIA3=>uForth_cpu_data_o_3, DIA2=>uForth_cpu_data_o_2, 
                DIA1=>uForth_cpu_data_o_1, DIA0=>uForth_cpu_data_o_0, 
                ADA13=>uForth_cpu_addr_o_11, ADA12=>uForth_cpu_addr_o_10, 
                ADA11=>uForth_cpu_addr_o_9, ADA10=>uForth_cpu_addr_o_8, 
                ADA9=>uForth_PpAdd_7, ADA8=>uForth_PpAdd_6, 
                ADA7=>uForth_PpAdd_5, ADA6=>PpAdd_4, ADA5=>uForth_PpAdd_3, 
                ADA4=>PpAdd_2, ADA3=>PpAdd_1, ADA2=>PpAdd_0, 
                DOA3=>uForth_memory_data_o_3, DOA2=>uForth_memory_data_o_2, 
                DOA1=>uForth_memory_data_o_1, DOA0=>uForth_memory_data_o_0, 
                WEA=>uForth_memory_we, CLKA=>Clk50, OCLKA=>Clk50, 
                WEB=>uForth_uForthMem_scuba_vlo, 
                DIB0=>uForth_uForthMem_scuba_vlo, 
                DIB1=>uForth_uForthMem_scuba_vlo, 
                DIB2=>uForth_uForthMem_scuba_vlo, 
                DIB3=>uForth_uForthMem_scuba_vlo);

      uForth_uForthMem_pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_1_6I: uForth_uForthMem_pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_1_6
      port map (DIA3=>uForth_cpu_data_o_7, DIA2=>uForth_cpu_data_o_6, 
                DIA1=>uForth_cpu_data_o_5, DIA0=>uForth_cpu_data_o_4, 
                ADA13=>uForth_cpu_addr_o_11, ADA12=>uForth_cpu_addr_o_10, 
                ADA11=>uForth_cpu_addr_o_9, ADA10=>uForth_cpu_addr_o_8, 
                ADA9=>uForth_PpAdd_7, ADA8=>uForth_PpAdd_6, 
                ADA7=>uForth_PpAdd_5, ADA6=>PpAdd_4, ADA5=>uForth_PpAdd_3, 
                ADA4=>PpAdd_2, ADA3=>PpAdd_1, ADA2=>PpAdd_0, 
                DOA3=>uForth_memory_data_o_7, DOA2=>uForth_memory_data_o_6, 
                DOA1=>uForth_memory_data_o_5, DOA0=>uForth_memory_data_o_4, 
                WEA=>uForth_memory_we, CLKA=>Clk50, OCLKA=>Clk50, 
                WEB=>uForth_uForthMem_scuba_vlo, 
                DIB0=>uForth_uForthMem_scuba_vlo, 
                DIB1=>uForth_uForthMem_scuba_vlo, 
                DIB2=>uForth_uForthMem_scuba_vlo, 
                DIB3=>uForth_uForthMem_scuba_vlo);

      uForth_uForthMem_pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_2_5I: uForth_uForthMem_pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_2_5
      port map (DIA3=>uForth_cpu_data_o_11, DIA2=>uForth_cpu_data_o_10, 
                DIA1=>uForth_cpu_data_o_9, DIA0=>uForth_cpu_data_o_8, 
                ADA13=>uForth_cpu_addr_o_11, ADA12=>uForth_cpu_addr_o_10, 
                ADA11=>uForth_cpu_addr_o_9, ADA10=>uForth_cpu_addr_o_8, 
                ADA9=>uForth_PpAdd_7, ADA8=>uForth_PpAdd_6, 
                ADA7=>uForth_PpAdd_5, ADA6=>PpAdd_4, ADA5=>uForth_PpAdd_3, 
                ADA4=>PpAdd_2, ADA3=>PpAdd_1, ADA2=>PpAdd_0, 
                DOA3=>uForth_memory_data_o_11, DOA2=>uForth_memory_data_o_10, 
                DOA1=>uForth_memory_data_o_9, DOA0=>uForth_memory_data_o_8, 
                WEA=>uForth_memory_we, CLKA=>Clk50, OCLKA=>Clk50, 
                WEB=>uForth_uForthMem_scuba_vlo, 
                DIB0=>uForth_uForthMem_scuba_vlo, 
                DIB1=>uForth_uForthMem_scuba_vlo, 
                DIB2=>uForth_uForthMem_scuba_vlo, 
                DIB3=>uForth_uForthMem_scuba_vlo);

      uForth_uForthMem_pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_3_4I: uForth_uForthMem_pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_3_4
      port map (DIA3=>uForth_cpu_data_o_15, DIA2=>uForth_cpu_data_o_14, 
                DIA1=>uForth_cpu_data_o_13, DIA0=>uForth_cpu_data_o_12, 
                ADA13=>uForth_cpu_addr_o_11, ADA12=>uForth_cpu_addr_o_10, 
                ADA11=>uForth_cpu_addr_o_9, ADA10=>uForth_cpu_addr_o_8, 
                ADA9=>uForth_PpAdd_7, ADA8=>uForth_PpAdd_6, 
                ADA7=>uForth_PpAdd_5, ADA6=>PpAdd_4, ADA5=>uForth_PpAdd_3, 
                ADA4=>PpAdd_2, ADA3=>PpAdd_1, ADA2=>PpAdd_0, 
                DOA3=>uForth_memory_data_o_15, DOA2=>uForth_memory_data_o_14, 
                DOA1=>uForth_memory_data_o_13, DOA0=>uForth_memory_data_o_12, 
                WEA=>uForth_memory_we, CLKA=>Clk50, OCLKA=>Clk50, 
                WEB=>uForth_uForthMem_scuba_vlo, 
                DIB0=>uForth_uForthMem_scuba_vlo, 
                DIB1=>uForth_uForthMem_scuba_vlo, 
                DIB2=>uForth_uForthMem_scuba_vlo, 
                DIB3=>uForth_uForthMem_scuba_vlo);

      uForth_uForthMem_pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_4_3I: uForth_uForthMem_pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_4_3
      port map (DIA3=>uForth_cpu_data_o_19, DIA2=>uForth_cpu_data_o_18, 
                DIA1=>uForth_cpu_data_o_17, DIA0=>uForth_cpu_data_o_16, 
                ADA13=>uForth_cpu_addr_o_11, ADA12=>uForth_cpu_addr_o_10, 
                ADA11=>uForth_cpu_addr_o_9, ADA10=>uForth_cpu_addr_o_8, 
                ADA9=>uForth_PpAdd_7, ADA8=>uForth_PpAdd_6, 
                ADA7=>uForth_PpAdd_5, ADA6=>PpAdd_4, ADA5=>uForth_PpAdd_3, 
                ADA4=>PpAdd_2, ADA3=>PpAdd_1, ADA2=>PpAdd_0, 
                DOA3=>uForth_memory_data_o_19, DOA2=>uForth_memory_data_o_18, 
                DOA1=>uForth_memory_data_o_17, DOA0=>uForth_memory_data_o_16, 
                WEA=>uForth_memory_we, CLKA=>Clk50, OCLKA=>Clk50, 
                WEB=>uForth_uForthMem_scuba_vlo, 
                DIB0=>uForth_uForthMem_scuba_vlo, 
                DIB1=>uForth_uForthMem_scuba_vlo, 
                DIB2=>uForth_uForthMem_scuba_vlo, 
                DIB3=>uForth_uForthMem_scuba_vlo);

      uForth_uForthMem_pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_5_2I: uForth_uForthMem_pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_5_2
      port map (DIA3=>uForth_cpu_data_o_23, DIA2=>uForth_cpu_data_o_22, 
                DIA1=>uForth_cpu_data_o_21, DIA0=>uForth_cpu_data_o_20, 
                ADA13=>uForth_cpu_addr_o_11, ADA12=>uForth_cpu_addr_o_10, 
                ADA11=>uForth_cpu_addr_o_9, ADA10=>uForth_cpu_addr_o_8, 
                ADA9=>uForth_PpAdd_7, ADA8=>uForth_PpAdd_6, 
                ADA7=>uForth_PpAdd_5, ADA6=>PpAdd_4, ADA5=>uForth_PpAdd_3, 
                ADA4=>PpAdd_2, ADA3=>PpAdd_1, ADA2=>PpAdd_0, 
                DOA3=>uForth_memory_data_o_23, DOA2=>uForth_memory_data_o_22, 
                DOA1=>uForth_memory_data_o_21, DOA0=>uForth_memory_data_o_20, 
                WEA=>uForth_memory_we, CLKA=>Clk50, OCLKA=>Clk50, 
                WEB=>uForth_uForthMem_scuba_vlo, 
                DIB0=>uForth_uForthMem_scuba_vlo, 
                DIB1=>uForth_uForthMem_scuba_vlo, 
                DIB2=>uForth_uForthMem_scuba_vlo, 
                DIB3=>uForth_uForthMem_scuba_vlo);

      uForth_uForthMem_pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_6_1I: uForth_uForthMem_pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_6_1
      port map (DIA3=>uForth_cpu_data_o_27, DIA2=>uForth_cpu_data_o_26, 
                DIA1=>uForth_cpu_data_o_25, DIA0=>uForth_cpu_data_o_24, 
                ADA13=>uForth_cpu_addr_o_11, ADA12=>uForth_cpu_addr_o_10, 
                ADA11=>uForth_cpu_addr_o_9, ADA10=>uForth_cpu_addr_o_8, 
                ADA9=>uForth_PpAdd_7, ADA8=>uForth_PpAdd_6, 
                ADA7=>uForth_PpAdd_5, ADA6=>PpAdd_4, ADA5=>uForth_PpAdd_3, 
                ADA4=>PpAdd_2, ADA3=>PpAdd_1, ADA2=>PpAdd_0, 
                DOA3=>uForth_memory_data_o_27, DOA2=>uForth_memory_data_o_26, 
                DOA1=>uForth_memory_data_o_25, DOA0=>uForth_memory_data_o_24, 
                WEA=>uForth_memory_we, CLKA=>Clk50, OCLKA=>Clk50, 
                WEB=>uForth_uForthMem_scuba_vlo, 
                DIB0=>uForth_uForthMem_scuba_vlo, 
                DIB1=>uForth_uForthMem_scuba_vlo, 
                DIB2=>uForth_uForthMem_scuba_vlo, 
                DIB3=>uForth_uForthMem_scuba_vlo);
    uPll_PLLInst_0I: uPll_PLLInst_0
      port map (CLKI=>PinClk125_c, CLKFB=>PinTfpClkP_c, DRPAI0=>uPll_GND, 
                DRPAI1=>uPll_GND, DRPAI2=>uPll_GND, DRPAI3=>uPll_GND, 
                DFPAI0=>uPll_GND, DFPAI1=>uPll_GND, DFPAI2=>uPll_GND, 
                DFPAI3=>uPll_GND, LOCK=>uPll_PllLock, CLKOK=>Clk50, 
                CLKOP=>PinTfpClkP_c, FDA3=>uPll_GND, FDA2=>uPll_GND, 
                FDA1=>uPll_GND, FDA0=>uPll_GND, WRDEL=>uPll_GND);
    VCC_INSTI: VCC_INST
      port map (VCC=>uDvi_U_gen_req_VCC);
    GSR_INST: GSR_INSTB
      port map (GSRNET=>SRst);
    uFifoRxRaw_SLICE_491_ppo_0I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", LUT0_INITVAL=>X"F5C4", 
                   LUT1_INITVAL=>X"00AA", REG0_SD=>"VHI", CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>un1_fiford_i_i_a2, B1=>'X', 
                C1=>'X', D1=>Empty, DI1=>'X', DI0=>uFifoRxRaw_full_d, 
                A0=>un1_fiford_i_i_a2, B0=>Full, C0=>Empty, 
                D0=>uFifoRxRaw_cmp_ge_d1, M0=>'X', CE=>'X', CLK=>Clk50, 
                LSR=>'X', OFX1=>open, F1=>uFifoRxRaw_rden_i, Q1=>open, 
                OFX0=>open, F0=>uFifoRxRaw_full_d, Q0=>Full);
    E5CVcc3I: E5CVcc3
      port map (VCC=>E5CVcc3_uDvi_U_gen_req_VCC);
    VHI_INST: VHI
      port map (Z=>VCCI);
    PUR_INST: PUR
      port map (PUR=>VCCI);
    INSERTED_INV0: INV
      port map (
                A=>uMaster_uFifoRxRaw_wren_i, Z=>uMaster_uFifoRxRaw_wren_i_INV);
    INSERTED_INV1: INV
      port map (A=>uFifoRxRaw_wren_i, Z=>uFifoRxRaw_wren_i_INV);
  end Structure;



  library IEEE, vital2000, ECP3;
  configuration Structure_CON of TestVideoTop is
    for Structure
    end for;
  end Structure_CON;


