 
****************************************
Report : timing
        -path full
        -delay max
        -derate
        -input_pins
        -nets
        -slack_lesser_than 0.0000
        -max_paths 10000
        -transition_time
        -crosstalk_delta
        -capacitance
Design : fifo1_sramb
Version: Q-2019.12-SP3
Date   : Fri Jan 27 00:28:27 2023
****************************************

Operating Conditions: ss0p95v125c   Library: saed32rvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rempty_reg
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  input external delay                                                                                    -0.1000    -0.0500 f
  rinc (in)                                                                 0.0212                         0.0063    -0.0437 f
  rinc (net)                                    1       2.7166                                             0.0000    -0.0437 f
  U14/A (INVX4_RVT)                                               0.0000    0.0212    0.0000               0.0000    -0.0437 f
  U14/Y (INVX4_RVT)                                                         0.0151                         0.0167    -0.0269 r
  n31 (net)                                     1       2.0785                                             0.0000    -0.0269 r
  U15/A (NBUFFX16_RVT)                                            0.0000    0.0151    0.0000               0.0000    -0.0269 r
  U15/Y (NBUFFX16_RVT)                                                      0.0295                         0.0505     0.0235 r
  n27 (net)                                     1      21.0310                                             0.0000     0.0235 r
  U32/A (INVX32_RVT)                                              0.0000    0.0295    0.0000               0.0000     0.0235 r
  U32/Y (INVX32_RVT)                                                        0.6960                         0.4772     0.5008 f
  n26 (net)                                     1     2574.0898                                            0.0000     0.5008 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.6960    0.0000               0.0000     0.5008 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.1619                         0.4756     0.9764 f
  io_b_rinc_net (net)                           9       7.4269                                             0.0000     0.9764 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     0.9764 f
  rptr_empty/rinc (net)                                 7.4269                                             0.0000     0.9764 f
  rptr_empty/U6/A1 (AO21X1_RVT)                                   0.0000    0.1619    0.0000               0.0000     0.9764 f
  rptr_empty/U6/Y (AO21X1_RVT)                                              0.0441                         0.1315     1.1079 f
  rptr_empty/n331 (net)                         2       2.2199                                             0.0000     1.1079 f
  rptr_empty/U5/A1 (XNOR2X2_RVT)                                  0.0000    0.0441    0.0000               0.0000     1.1079 f
  rptr_empty/U5/Y (XNOR2X2_RVT)                                             0.0390                         0.1007     1.2086 r
  rptr_empty/rgraynext[0] (net)                 2       2.2064                                             0.0000     1.2086 r
  rptr_empty/U15/A1 (XNOR2X2_RVT)                                 0.0000    0.0390    0.0000               0.0000     1.2086 r
  rptr_empty/U15/Y (XNOR2X2_RVT)                                            0.0317                         0.0898     1.2983 r
  rptr_empty/n1 (net)                           1       0.5524                                             0.0000     1.2983 r
  rptr_empty/U14/A1 (AND3X1_RVT)                                  0.0000    0.0317    0.0000               0.0000     1.2983 r
  rptr_empty/U14/Y (AND3X1_RVT)                                             0.0275                         0.0593     1.3577 r
  rptr_empty/n162 (net)                         1       0.5524                                             0.0000     1.3577 r
  rptr_empty/U70/A1 (AND3X1_RVT)                                  0.0000    0.0275    0.0000               0.0000     1.3577 r
  rptr_empty/U70/Y (AND3X1_RVT)                                             0.0275                         0.0584     1.4161 r
  rptr_empty/n163 (net)                         1       0.5524                                             0.0000     1.4161 r
  rptr_empty/U50/A1 (AND3X1_RVT)                                  0.0000    0.0275    0.0000               0.0000     1.4161 r
  rptr_empty/U50/Y (AND3X1_RVT)                                             0.0272                         0.0580     1.4740 r
  rptr_empty/n226 (net)                         1       0.5119                                             0.0000     1.4740 r
  rptr_empty/rempty_reg/D (SDFFASX1_RVT)                          0.0000    0.0272    0.0000               0.0000     1.4740 r
  data arrival time                                                                                                   1.4740

  clock rclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              0.0500     0.8000
  clock uncertainty                                                                                       -0.0080     0.7920
  rptr_empty/rempty_reg/CLK (SDFFASX1_RVT)                                                                 0.0000     0.7920 r
  library setup time                                                                                      -0.1141     0.6779
  data required time                                                                                                  0.6779
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.6779
  data arrival time                                                                                                  -1.4740
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.7961


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wfull_reg
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  input external delay                                                                                    -0.1000    -0.0500 f
  winc (in)                                                                 0.0263                         0.0112    -0.0388 f
  winc (net)                                    1       5.3087                                             0.0000    -0.0388 f
  U35/A (INVX8_RVT)                                               0.0000    0.0263    0.0000               0.0000    -0.0388 f
  U35/Y (INVX8_RVT)                                                         0.0304                         0.0305    -0.0083 r
  n33 (net)                                     1      21.0310                                             0.0000    -0.0083 r
  U33/A (INVX32_RVT)                                              0.0000    0.0304    0.0000               0.0000    -0.0083 r
  U33/Y (INVX32_RVT)                                                        0.6909                         0.4773     0.4690 f
  n28 (net)                                     1     2574.0898                                            0.0000     0.4690 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.6909    0.0000               0.0000     0.4690 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1621                         0.4749     0.9439 f
  io_b_winc_net (net)                          13       7.8363                                             0.0000     0.9439 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     0.9439 f
  wptr_full/winc (net)                                  7.8363                                             0.0000     0.9439 f
  wptr_full/U15/A2 (AND2X2_RVT)                                   0.0000    0.1621    0.0000               0.0000     0.9439 f
  wptr_full/U15/Y (AND2X2_RVT)                                              0.0559                         0.1334     1.0773 f
  wptr_full/n130 (net)                          6       4.2950                                             0.0000     1.0773 f
  wptr_full/U16/A2 (AND3X1_RVT)                                   0.0000    0.0559    0.0000               0.0000     1.0773 f
  wptr_full/U16/Y (AND3X1_RVT)                                              0.0368                         0.0880     1.1654 f
  wptr_full/n123 (net)                          3       1.6742                                             0.0000     1.1654 f
  wptr_full/U38/A4 (OA22X1_RVT)                                   0.0000    0.0368    0.0000               0.0000     1.1654 f
  wptr_full/U38/Y (OA22X1_RVT)                                              0.0381                         0.0727     1.2380 f
  wptr_full/n17 (net)                           3       1.6106                                             0.0000     1.2380 f
  wptr_full/U69/A1 (AO22X1_RVT)                                   0.0000    0.0381    0.0000               0.0000     1.2380 f
  wptr_full/U69/Y (AO22X1_RVT)                                              0.0334                         0.0830     1.3210 f
  wptr_full/wgraynext[8] (net)                  2       1.7925                                             0.0000     1.3210 f
  wptr_full/U42/A1 (XOR2X2_RVT)                                   0.0000    0.0334    0.0000               0.0000     1.3210 f
  wptr_full/U42/Y (XOR2X2_RVT)                                              0.0313                         0.0929     1.4140 r
  wptr_full/n39 (net)                           1       0.5524                                             0.0000     1.4140 r
  wptr_full/U10/A1 (AND3X1_RVT)                                   0.0000    0.0313    0.0000               0.0000     1.4140 r
  wptr_full/U10/Y (AND3X1_RVT)                                              0.0276                         0.0593     1.4732 r
  wptr_full/n1 (net)                            1       0.5524                                             0.0000     1.4732 r
  wptr_full/U9/A1 (AND3X1_RVT)                                    0.0000    0.0276    0.0000               0.0000     1.4732 r
  wptr_full/U9/Y (AND3X1_RVT)                                               0.0272                         0.0580     1.5312 r
  wptr_full/wfull_val (net)                     1       0.5122                                             0.0000     1.5312 r
  wptr_full/wfull_reg/D (SDFFARX1_RVT)                            0.0000    0.0272    0.0000               0.0000     1.5312 r
  data arrival time                                                                                                   1.5312

  clock wclk (rise edge)                                                                                   0.8500     0.8500
  clock network delay (ideal)                                                                              0.0500     0.9000
  clock uncertainty                                                                                       -0.0080     0.8920
  wptr_full/wfull_reg/CLK (SDFFARX1_RVT)                                                                   0.0000     0.8920 r
  library setup time                                                                                      -0.1197     0.7723
  data required time                                                                                                  0.7723
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.7723
  data arrival time                                                                                                  -1.5312
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.7589


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_8_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  input external delay                                                                                    -0.1000    -0.0500 f
  rinc (in)                                                                 0.0212                         0.0063    -0.0437 f
  rinc (net)                                    1       2.7166                                             0.0000    -0.0437 f
  U14/A (INVX4_RVT)                                               0.0000    0.0212    0.0000               0.0000    -0.0437 f
  U14/Y (INVX4_RVT)                                                         0.0151                         0.0167    -0.0269 r
  n31 (net)                                     1       2.0785                                             0.0000    -0.0269 r
  U15/A (NBUFFX16_RVT)                                            0.0000    0.0151    0.0000               0.0000    -0.0269 r
  U15/Y (NBUFFX16_RVT)                                                      0.0295                         0.0505     0.0235 r
  n27 (net)                                     1      21.0310                                             0.0000     0.0235 r
  U32/A (INVX32_RVT)                                              0.0000    0.0295    0.0000               0.0000     0.0235 r
  U32/Y (INVX32_RVT)                                                        0.6960                         0.4772     0.5008 f
  n26 (net)                                     1     2574.0898                                            0.0000     0.5008 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.6960    0.0000               0.0000     0.5008 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.1619                         0.4756     0.9764 f
  io_b_rinc_net (net)                           9       7.4269                                             0.0000     0.9764 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     0.9764 f
  rptr_empty/rinc (net)                                 7.4269                                             0.0000     0.9764 f
  rptr_empty/U103/A (INVX4_RVT)                                   0.0000    0.1619    0.0000               0.0000     0.9764 f
  rptr_empty/U103/Y (INVX4_RVT)                                             0.0700                         0.0475     1.0239 r
  rptr_empty/n251 (net)                         6       4.2748                                             0.0000     1.0239 r
  rptr_empty/U43/A (INVX2_RVT)                                    0.0000    0.0700    0.0000               0.0000     1.0239 r
  rptr_empty/U43/Y (INVX2_RVT)                                              0.0553                         0.0483     1.0721 f
  rptr_empty/n211 (net)                        12       6.8494                                             0.0000     1.0721 f
  rptr_empty/U123/A2 (AND2X1_RVT)                                 0.0000    0.0553    0.0000               0.0000     1.0721 f
  rptr_empty/U123/Y (AND2X1_RVT)                                            0.0273                         0.0695     1.1416 f
  rptr_empty/n324 (net)                         2       1.0958                                             0.0000     1.1416 f
  rptr_empty/U122/A2 (NAND3X0_RVT)                                0.0000    0.0273    0.0000               0.0000     1.1416 f
  rptr_empty/U122/Y (NAND3X0_RVT)                                           0.0513                         0.0451     1.1868 r
  rptr_empty/n325 (net)                         3       1.6402                                             0.0000     1.1868 r
  rptr_empty/U64/A1 (NAND2X0_RVT)                                 0.0000    0.0513    0.0000               0.0000     1.1868 r
  rptr_empty/U64/Y (NAND2X0_RVT)                                            0.0523                         0.0460     1.2327 f
  rptr_empty/n197 (net)                         2       1.0945                                             0.0000     1.2327 f
  rptr_empty/U118/A2 (AND2X1_RVT)                                 0.0000    0.0523    0.0000               0.0000     1.2327 f
  rptr_empty/U118/Y (AND2X1_RVT)                                            0.0307                         0.0718     1.3045 f
  rptr_empty/n366 (net)                         2       1.6196                                             0.0000     1.3045 f
  rptr_empty/U219/S0 (MUX21X1_RVT)                                0.0000    0.0307    0.0000               0.0000     1.3045 f
  rptr_empty/U219/Y (MUX21X1_RVT)                                           0.0341                         0.0795     1.3841 r
  rptr_empty/rgraynext[8] (net)                 1       0.5122                                             0.0000     1.3841 r
  rptr_empty/rptr_reg_8_/D (SDFFARX1_RVT)                         0.0000    0.0341    0.0000               0.0000     1.3841 r
  data arrival time                                                                                                   1.3841

  clock rclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              0.0500     0.8000
  clock uncertainty                                                                                       -0.0080     0.7920
  rptr_empty/rptr_reg_8_/CLK (SDFFARX1_RVT)                                                                0.0000     0.7920 r
  library setup time                                                                                      -0.1221     0.6699
  data required time                                                                                                  0.6699
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.6699
  data arrival time                                                                                                  -1.3841
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.7141


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_9_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  input external delay                                                                                    -0.1000    -0.0500 f
  rinc (in)                                                                 0.0212                         0.0063    -0.0437 f
  rinc (net)                                    1       2.7166                                             0.0000    -0.0437 f
  U14/A (INVX4_RVT)                                               0.0000    0.0212    0.0000               0.0000    -0.0437 f
  U14/Y (INVX4_RVT)                                                         0.0151                         0.0167    -0.0269 r
  n31 (net)                                     1       2.0785                                             0.0000    -0.0269 r
  U15/A (NBUFFX16_RVT)                                            0.0000    0.0151    0.0000               0.0000    -0.0269 r
  U15/Y (NBUFFX16_RVT)                                                      0.0295                         0.0505     0.0235 r
  n27 (net)                                     1      21.0310                                             0.0000     0.0235 r
  U32/A (INVX32_RVT)                                              0.0000    0.0295    0.0000               0.0000     0.0235 r
  U32/Y (INVX32_RVT)                                                        0.6960                         0.4772     0.5008 f
  n26 (net)                                     1     2574.0898                                            0.0000     0.5008 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.6960    0.0000               0.0000     0.5008 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.1619                         0.4756     0.9764 f
  io_b_rinc_net (net)                           9       7.4269                                             0.0000     0.9764 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     0.9764 f
  rptr_empty/rinc (net)                                 7.4269                                             0.0000     0.9764 f
  rptr_empty/U103/A (INVX4_RVT)                                   0.0000    0.1619    0.0000               0.0000     0.9764 f
  rptr_empty/U103/Y (INVX4_RVT)                                             0.0700                         0.0475     1.0239 r
  rptr_empty/n251 (net)                         6       4.2748                                             0.0000     1.0239 r
  rptr_empty/U43/A (INVX2_RVT)                                    0.0000    0.0700    0.0000               0.0000     1.0239 r
  rptr_empty/U43/Y (INVX2_RVT)                                              0.0553                         0.0483     1.0721 f
  rptr_empty/n211 (net)                        12       6.8494                                             0.0000     1.0721 f
  rptr_empty/U141/A2 (AND2X1_RVT)                                 0.0000    0.0553    0.0000               0.0000     1.0721 f
  rptr_empty/U141/Y (AND2X1_RVT)                                            0.0278                         0.0700     1.1421 f
  rptr_empty/n220 (net)                         2       1.1640                                             0.0000     1.1421 f
  rptr_empty/U31/A2 (NAND4X0_RVT)                                 0.0000    0.0278    0.0000               0.0000     1.1421 f
  rptr_empty/U31/Y (NAND4X0_RVT)                                            0.0542                         0.0447     1.1868 r
  rptr_empty/n149 (net)                         2       1.0956                                             0.0000     1.1868 r
  rptr_empty/U175/A2 (NAND2X0_RVT)                                0.0000    0.0542    0.0000               0.0000     1.1868 r
  rptr_empty/U175/Y (NAND2X0_RVT)                                           0.0406                         0.0429     1.2297 f
  rptr_empty/n268 (net)                         1       0.6998                                             0.0000     1.2297 f
  rptr_empty/U35/A2 (NOR2X0_RVT)                                  0.0000    0.0406    0.0000               0.0000     1.2297 f
  rptr_empty/U35/Y (NOR2X0_RVT)                                             0.0231                         0.0761     1.3057 r
  rptr_empty/rbinnext[10] (net)                 2       1.0362                                             0.0000     1.3057 r
  rptr_empty/U221/A2 (MUX21X1_RVT)                                0.0000    0.0231    0.0000               0.0000     1.3057 r
  rptr_empty/U221/Y (MUX21X1_RVT)                                           0.0344                         0.0777     1.3834 r
  rptr_empty/rgraynext[9] (net)                 1       0.5122                                             0.0000     1.3834 r
  rptr_empty/rptr_reg_9_/D (SDFFARX1_RVT)                         0.0000    0.0344    0.0000               0.0000     1.3834 r
  data arrival time                                                                                                   1.3834

  clock rclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              0.0500     0.8000
  clock uncertainty                                                                                       -0.0080     0.7920
  rptr_empty/rptr_reg_9_/CLK (SDFFARX1_RVT)                                                                0.0000     0.7920 r
  library setup time                                                                                      -0.1221     0.6699
  data required time                                                                                                  0.6699
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.6699
  data arrival time                                                                                                  -1.3834
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.7136


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_5_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  input external delay                                                                                    -0.1000    -0.0500 f
  rinc (in)                                                                 0.0212                         0.0063    -0.0437 f
  rinc (net)                                    1       2.7166                                             0.0000    -0.0437 f
  U14/A (INVX4_RVT)                                               0.0000    0.0212    0.0000               0.0000    -0.0437 f
  U14/Y (INVX4_RVT)                                                         0.0151                         0.0167    -0.0269 r
  n31 (net)                                     1       2.0785                                             0.0000    -0.0269 r
  U15/A (NBUFFX16_RVT)                                            0.0000    0.0151    0.0000               0.0000    -0.0269 r
  U15/Y (NBUFFX16_RVT)                                                      0.0295                         0.0505     0.0235 r
  n27 (net)                                     1      21.0310                                             0.0000     0.0235 r
  U32/A (INVX32_RVT)                                              0.0000    0.0295    0.0000               0.0000     0.0235 r
  U32/Y (INVX32_RVT)                                                        0.6960                         0.4772     0.5008 f
  n26 (net)                                     1     2574.0898                                            0.0000     0.5008 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.6960    0.0000               0.0000     0.5008 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.1619                         0.4756     0.9764 f
  io_b_rinc_net (net)                           9       7.4269                                             0.0000     0.9764 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     0.9764 f
  rptr_empty/rinc (net)                                 7.4269                                             0.0000     0.9764 f
  rptr_empty/U103/A (INVX4_RVT)                                   0.0000    0.1619    0.0000               0.0000     0.9764 f
  rptr_empty/U103/Y (INVX4_RVT)                                             0.0700                         0.0475     1.0239 r
  rptr_empty/n251 (net)                         6       4.2748                                             0.0000     1.0239 r
  rptr_empty/U43/A (INVX2_RVT)                                    0.0000    0.0700    0.0000               0.0000     1.0239 r
  rptr_empty/U43/Y (INVX2_RVT)                                              0.0553                         0.0483     1.0721 f
  rptr_empty/n211 (net)                        12       6.8494                                             0.0000     1.0721 f
  rptr_empty/U97/A2 (AND2X1_RVT)                                  0.0000    0.0553    0.0000               0.0000     1.0721 f
  rptr_empty/U97/Y (AND2X1_RVT)                                             0.0236                         0.0650     1.1371 f
  rptr_empty/n180 (net)                         1       0.5546                                             0.0000     1.1371 f
  rptr_empty/U96/A1 (NAND2X0_RVT)                                 0.0000    0.0236    0.0000               0.0000     1.1371 f
  rptr_empty/U96/Y (NAND2X0_RVT)                                            0.0592                         0.0499     1.1871 r
  rptr_empty/n336 (net)                         3       1.6329                                             0.0000     1.1871 r
  rptr_empty/U185/A2 (AND3X1_RVT)                                 0.0000    0.0592    0.0000               0.0000     1.1871 r
  rptr_empty/U185/Y (AND3X1_RVT)                                            0.0411                         0.0864     1.2734 r
  rptr_empty/n365 (net)                         3       2.1482                                             0.0000     1.2734 r
  rptr_empty/U119/A2 (MUX21X1_RVT)                                0.0000    0.0411    0.0000               0.0000     1.2734 r
  rptr_empty/U119/Y (MUX21X1_RVT)                                           0.0344                         0.0832     1.3566 r
  rptr_empty/rgraynext[5] (net)                 1       0.5122                                             0.0000     1.3566 r
  rptr_empty/rptr_reg_5_/D (SDFFARX1_RVT)                         0.0000    0.0344    0.0000               0.0000     1.3566 r
  data arrival time                                                                                                   1.3566

  clock rclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              0.0500     0.8000
  clock uncertainty                                                                                       -0.0080     0.7920
  rptr_empty/rptr_reg_5_/CLK (SDFFARX1_RVT)                                                                0.0000     0.7920 r
  library setup time                                                                                      -0.1221     0.6699
  data required time                                                                                                  0.6699
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.6699
  data arrival time                                                                                                  -1.3566
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.6867


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_6_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  input external delay                                                                                    -0.1000    -0.0500 f
  rinc (in)                                                                 0.0212                         0.0063    -0.0437 f
  rinc (net)                                    1       2.7166                                             0.0000    -0.0437 f
  U14/A (INVX4_RVT)                                               0.0000    0.0212    0.0000               0.0000    -0.0437 f
  U14/Y (INVX4_RVT)                                                         0.0151                         0.0167    -0.0269 r
  n31 (net)                                     1       2.0785                                             0.0000    -0.0269 r
  U15/A (NBUFFX16_RVT)                                            0.0000    0.0151    0.0000               0.0000    -0.0269 r
  U15/Y (NBUFFX16_RVT)                                                      0.0295                         0.0505     0.0235 r
  n27 (net)                                     1      21.0310                                             0.0000     0.0235 r
  U32/A (INVX32_RVT)                                              0.0000    0.0295    0.0000               0.0000     0.0235 r
  U32/Y (INVX32_RVT)                                                        0.6960                         0.4772     0.5008 f
  n26 (net)                                     1     2574.0898                                            0.0000     0.5008 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.6960    0.0000               0.0000     0.5008 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.1619                         0.4756     0.9764 f
  io_b_rinc_net (net)                           9       7.4269                                             0.0000     0.9764 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     0.9764 f
  rptr_empty/rinc (net)                                 7.4269                                             0.0000     0.9764 f
  rptr_empty/U103/A (INVX4_RVT)                                   0.0000    0.1619    0.0000               0.0000     0.9764 f
  rptr_empty/U103/Y (INVX4_RVT)                                             0.0700                         0.0475     1.0239 r
  rptr_empty/n251 (net)                         6       4.2748                                             0.0000     1.0239 r
  rptr_empty/U43/A (INVX2_RVT)                                    0.0000    0.0700    0.0000               0.0000     1.0239 r
  rptr_empty/U43/Y (INVX2_RVT)                                              0.0553                         0.0483     1.0721 f
  rptr_empty/n211 (net)                        12       6.8494                                             0.0000     1.0721 f
  rptr_empty/U97/A2 (AND2X1_RVT)                                  0.0000    0.0553    0.0000               0.0000     1.0721 f
  rptr_empty/U97/Y (AND2X1_RVT)                                             0.0236                         0.0650     1.1371 f
  rptr_empty/n180 (net)                         1       0.5546                                             0.0000     1.1371 f
  rptr_empty/U96/A1 (NAND2X0_RVT)                                 0.0000    0.0236    0.0000               0.0000     1.1371 f
  rptr_empty/U96/Y (NAND2X0_RVT)                                            0.0592                         0.0499     1.1871 r
  rptr_empty/n336 (net)                         3       1.6329                                             0.0000     1.1871 r
  rptr_empty/U185/A2 (AND3X1_RVT)                                 0.0000    0.0592    0.0000               0.0000     1.1871 r
  rptr_empty/U185/Y (AND3X1_RVT)                                            0.0411                         0.0864     1.2734 r
  rptr_empty/n365 (net)                         3       2.1482                                             0.0000     1.2734 r
  rptr_empty/U215/S0 (MUX21X1_RVT)                                0.0000    0.0411    0.0000               0.0000     1.2734 r
  rptr_empty/U215/Y (MUX21X1_RVT)                                           0.0343                         0.0827     1.3561 r
  rptr_empty/rgraynext[6] (net)                 1       0.5122                                             0.0000     1.3561 r
  rptr_empty/rptr_reg_6_/D (SDFFARX1_RVT)                         0.0000    0.0343    0.0000               0.0000     1.3561 r
  data arrival time                                                                                                   1.3561

  clock rclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              0.0500     0.8000
  clock uncertainty                                                                                       -0.0080     0.7920
  rptr_empty/rptr_reg_6_/CLK (SDFFARX1_RVT)                                                                0.0000     0.7920 r
  library setup time                                                                                      -0.1221     0.6699
  data required time                                                                                                  0.6699
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.6699
  data arrival time                                                                                                  -1.3561
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.6862


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_4_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  input external delay                                                                                    -0.1000    -0.0500 f
  rinc (in)                                                                 0.0212                         0.0063    -0.0437 f
  rinc (net)                                    1       2.7166                                             0.0000    -0.0437 f
  U14/A (INVX4_RVT)                                               0.0000    0.0212    0.0000               0.0000    -0.0437 f
  U14/Y (INVX4_RVT)                                                         0.0151                         0.0167    -0.0269 r
  n31 (net)                                     1       2.0785                                             0.0000    -0.0269 r
  U15/A (NBUFFX16_RVT)                                            0.0000    0.0151    0.0000               0.0000    -0.0269 r
  U15/Y (NBUFFX16_RVT)                                                      0.0295                         0.0505     0.0235 r
  n27 (net)                                     1      21.0310                                             0.0000     0.0235 r
  U32/A (INVX32_RVT)                                              0.0000    0.0295    0.0000               0.0000     0.0235 r
  U32/Y (INVX32_RVT)                                                        0.6960                         0.4772     0.5008 f
  n26 (net)                                     1     2574.0898                                            0.0000     0.5008 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.6960    0.0000               0.0000     0.5008 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.1619                         0.4756     0.9764 f
  io_b_rinc_net (net)                           9       7.4269                                             0.0000     0.9764 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     0.9764 f
  rptr_empty/rinc (net)                                 7.4269                                             0.0000     0.9764 f
  rptr_empty/U103/A (INVX4_RVT)                                   0.0000    0.1619    0.0000               0.0000     0.9764 f
  rptr_empty/U103/Y (INVX4_RVT)                                             0.0700                         0.0475     1.0239 r
  rptr_empty/n251 (net)                         6       4.2748                                             0.0000     1.0239 r
  rptr_empty/U163/A1 (NAND2X0_RVT)                                0.0000    0.0700    0.0000               0.0000     1.0239 r
  rptr_empty/U163/Y (NAND2X0_RVT)                                           0.0687                         0.0595     1.0834 f
  rptr_empty/n256 (net)                         3       1.6303                                             0.0000     1.0834 f
  rptr_empty/U166/A1 (NAND2X0_RVT)                                0.0000    0.0687    0.0000               0.0000     1.0834 f
  rptr_empty/U166/Y (NAND2X0_RVT)                                           0.0480                         0.0539     1.1372 r
  rptr_empty/n255 (net)                         1       0.5271                                             0.0000     1.1372 r
  rptr_empty/U132/A3 (NAND3X0_RVT)                                0.0000    0.0480    0.0000               0.0000     1.1372 r
  rptr_empty/U132/Y (NAND3X0_RVT)                                           0.0912                         0.0809     1.2181 f
  rptr_empty/n242 (net)                         3       1.9544                                             0.0000     1.2181 f
  rptr_empty/U37/A (INVX1_RVT)                                    0.0000    0.0912    0.0000               0.0000     1.2181 f
  rptr_empty/U37/Y (INVX1_RVT)                                              0.0517                         0.0475     1.2656 r
  rptr_empty/n368 (net)                         2       1.6235                                             0.0000     1.2656 r
  rptr_empty/U211/S0 (MUX21X1_RVT)                                0.0000    0.0517    0.0000               0.0000     1.2656 r
  rptr_empty/U211/Y (MUX21X1_RVT)                                           0.0370                         0.0982     1.3638 f
  rptr_empty/rgraynext[4] (net)                 1       0.5092                                             0.0000     1.3638 f
  rptr_empty/rptr_reg_4_/D (SDFFARX1_RVT)                         0.0000    0.0370    0.0000               0.0000     1.3638 f
  data arrival time                                                                                                   1.3638

  clock rclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              0.0500     0.8000
  clock uncertainty                                                                                       -0.0080     0.7920
  rptr_empty/rptr_reg_4_/CLK (SDFFARX1_RVT)                                                                0.0000     0.7920 r
  library setup time                                                                                      -0.1108     0.6812
  data required time                                                                                                  0.6812
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.6812
  data arrival time                                                                                                  -1.3638
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.6827


  Startpoint: wdata_in[6]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_6_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                  0.0000     0.0000
  clock network delay (ideal)                                                               0.0500     0.0500
  input external delay                                                                     -0.1000    -0.0500 f
  wdata_in[6] (in)                                           0.0263                         0.0112    -0.0388 f
  wdata_in[6] (net)              1       5.3087                                             0.0000    -0.0388 f
  U41/A (INVX8_RVT)                                0.0000    0.0263    0.0000               0.0000    -0.0388 f
  U41/Y (INVX8_RVT)                                          0.0147                         0.0142    -0.0245 r
  n55 (net)                      1       1.4299                                             0.0000    -0.0245 r
  U18/A (NBUFFX8_RVT)                              0.0000    0.0147    0.0000               0.0000    -0.0245 r
  U18/Y (NBUFFX8_RVT)                                        0.0373                         0.0549     0.0304 r
  n13 (net)                      1      21.0310                                             0.0000     0.0304 r
  U19/A (INVX32_RVT)                               0.0000    0.0373    0.0000               0.0000     0.0304 r
  U19/Y (INVX32_RVT)                                         0.6630                         0.4920     0.5224 f
  n12 (net)                      1     2574.0898                                            0.0000     0.5224 f
  io_r_wdata_in_6_/PADIO (I1025_NS)                0.0000    0.6630    0.0000               0.0000     0.5224 f
  io_r_wdata_in_6_/DOUT (I1025_NS)                           0.1570                         0.4646     0.9869 f
  io_r_wdata_in_6__net (net)     1       0.5083                                             0.0000     0.9869 f
  wdata_reg_6_/D (SDFFARX1_RVT)                    0.0000    0.1570    0.0000               0.0000     0.9869 f
  data arrival time                                                                                    0.9869

  clock wclk2x (rise edge)                                                                  0.4250     0.4250
  clock network delay (ideal)                                                               0.0500     0.4750
  clock uncertainty                                                                        -0.0080     0.4670
  wdata_reg_6_/CLK (SDFFARX1_RVT)                                                           0.0000     0.4670 r
  library setup time                                                                       -0.1571     0.3099
  data required time                                                                                   0.3099
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.3099
  data arrival time                                                                                   -0.9869
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.6770


  Startpoint: wdata_in[5]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_5_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                  0.0000     0.0000
  clock network delay (ideal)                                                               0.0500     0.0500
  input external delay                                                                     -0.1000    -0.0500 f
  wdata_in[5] (in)                                           0.0263                         0.0112    -0.0388 f
  wdata_in[5] (net)              1       5.3087                                             0.0000    -0.0388 f
  U36/A (INVX8_RVT)                                0.0000    0.0263    0.0000               0.0000    -0.0388 f
  U36/Y (INVX8_RVT)                                          0.0147                         0.0142    -0.0245 r
  n56 (net)                      1       1.4299                                             0.0000    -0.0245 r
  U20/A (NBUFFX8_RVT)                              0.0000    0.0147    0.0000               0.0000    -0.0245 r
  U20/Y (NBUFFX8_RVT)                                        0.0373                         0.0549     0.0304 r
  n15 (net)                      1      21.0310                                             0.0000     0.0304 r
  U21/A (INVX32_RVT)                               0.0000    0.0373    0.0000               0.0000     0.0304 r
  U21/Y (INVX32_RVT)                                         0.6630                         0.4920     0.5224 f
  n14 (net)                      1     2574.0898                                            0.0000     0.5224 f
  io_r_wdata_in_5_/PADIO (I1025_NS)                0.0000    0.6630    0.0000               0.0000     0.5224 f
  io_r_wdata_in_5_/DOUT (I1025_NS)                           0.1570                         0.4646     0.9869 f
  io_r_wdata_in_5__net (net)     1       0.5083                                             0.0000     0.9869 f
  wdata_reg_5_/D (SDFFARX1_RVT)                    0.0000    0.1570    0.0000               0.0000     0.9869 f
  data arrival time                                                                                    0.9869

  clock wclk2x (rise edge)                                                                  0.4250     0.4250
  clock network delay (ideal)                                                               0.0500     0.4750
  clock uncertainty                                                                        -0.0080     0.4670
  wdata_reg_5_/CLK (SDFFARX1_RVT)                                                           0.0000     0.4670 r
  library setup time                                                                       -0.1571     0.3099
  data required time                                                                                   0.3099
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.3099
  data arrival time                                                                                   -0.9869
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.6770


  Startpoint: wdata_in[4]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_4_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                  0.0000     0.0000
  clock network delay (ideal)                                                               0.0500     0.0500
  input external delay                                                                     -0.1000    -0.0500 f
  wdata_in[4] (in)                                           0.0263                         0.0112    -0.0388 f
  wdata_in[4] (net)              1       5.3087                                             0.0000    -0.0388 f
  U38/A (INVX8_RVT)                                0.0000    0.0263    0.0000               0.0000    -0.0388 f
  U38/Y (INVX8_RVT)                                          0.0147                         0.0142    -0.0245 r
  n57 (net)                      1       1.4299                                             0.0000    -0.0245 r
  U22/A (NBUFFX8_RVT)                              0.0000    0.0147    0.0000               0.0000    -0.0245 r
  U22/Y (NBUFFX8_RVT)                                        0.0373                         0.0549     0.0304 r
  n17 (net)                      1      21.0310                                             0.0000     0.0304 r
  U23/A (INVX32_RVT)                               0.0000    0.0373    0.0000               0.0000     0.0304 r
  U23/Y (INVX32_RVT)                                         0.6630                         0.4920     0.5224 f
  n16 (net)                      1     2574.0898                                            0.0000     0.5224 f
  io_r_wdata_in_4_/PADIO (I1025_NS)                0.0000    0.6630    0.0000               0.0000     0.5224 f
  io_r_wdata_in_4_/DOUT (I1025_NS)                           0.1570                         0.4646     0.9869 f
  io_r_wdata_in_4__net (net)     1       0.5083                                             0.0000     0.9869 f
  wdata_reg_4_/D (SDFFARX1_RVT)                    0.0000    0.1570    0.0000               0.0000     0.9869 f
  data arrival time                                                                                    0.9869

  clock wclk2x (rise edge)                                                                  0.4250     0.4250
  clock network delay (ideal)                                                               0.0500     0.4750
  clock uncertainty                                                                        -0.0080     0.4670
  wdata_reg_4_/CLK (SDFFARX1_RVT)                                                           0.0000     0.4670 r
  library setup time                                                                       -0.1571     0.3099
  data required time                                                                                   0.3099
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.3099
  data arrival time                                                                                   -0.9869
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.6770


  Startpoint: wdata_in[3]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_3_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                  0.0000     0.0000
  clock network delay (ideal)                                                               0.0500     0.0500
  input external delay                                                                     -0.1000    -0.0500 f
  wdata_in[3] (in)                                           0.0263                         0.0112    -0.0388 f
  wdata_in[3] (net)              1       5.3087                                             0.0000    -0.0388 f
  U42/A (INVX8_RVT)                                0.0000    0.0263    0.0000               0.0000    -0.0388 f
  U42/Y (INVX8_RVT)                                          0.0147                         0.0142    -0.0245 r
  n58 (net)                      1       1.4299                                             0.0000    -0.0245 r
  U24/A (NBUFFX8_RVT)                              0.0000    0.0147    0.0000               0.0000    -0.0245 r
  U24/Y (NBUFFX8_RVT)                                        0.0373                         0.0549     0.0304 r
  n19 (net)                      1      21.0310                                             0.0000     0.0304 r
  U25/A (INVX32_RVT)                               0.0000    0.0373    0.0000               0.0000     0.0304 r
  U25/Y (INVX32_RVT)                                         0.6630                         0.4920     0.5224 f
  n18 (net)                      1     2574.0898                                            0.0000     0.5224 f
  io_r_wdata_in_3_/PADIO (I1025_NS)                0.0000    0.6630    0.0000               0.0000     0.5224 f
  io_r_wdata_in_3_/DOUT (I1025_NS)                           0.1570                         0.4646     0.9869 f
  io_r_wdata_in_3__net (net)     1       0.5083                                             0.0000     0.9869 f
  wdata_reg_3_/D (SDFFARX1_RVT)                    0.0000    0.1570    0.0000               0.0000     0.9869 f
  data arrival time                                                                                    0.9869

  clock wclk2x (rise edge)                                                                  0.4250     0.4250
  clock network delay (ideal)                                                               0.0500     0.4750
  clock uncertainty                                                                        -0.0080     0.4670
  wdata_reg_3_/CLK (SDFFARX1_RVT)                                                           0.0000     0.4670 r
  library setup time                                                                       -0.1571     0.3099
  data required time                                                                                   0.3099
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.3099
  data arrival time                                                                                   -0.9869
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.6770


  Startpoint: wdata_in[2]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_2_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                  0.0000     0.0000
  clock network delay (ideal)                                                               0.0500     0.0500
  input external delay                                                                     -0.1000    -0.0500 f
  wdata_in[2] (in)                                           0.0263                         0.0112    -0.0388 f
  wdata_in[2] (net)              1       5.3087                                             0.0000    -0.0388 f
  U37/A (INVX8_RVT)                                0.0000    0.0263    0.0000               0.0000    -0.0388 f
  U37/Y (INVX8_RVT)                                          0.0147                         0.0142    -0.0245 r
  n59 (net)                      1       1.4299                                             0.0000    -0.0245 r
  U26/A (NBUFFX8_RVT)                              0.0000    0.0147    0.0000               0.0000    -0.0245 r
  U26/Y (NBUFFX8_RVT)                                        0.0373                         0.0549     0.0304 r
  n21 (net)                      1      21.0310                                             0.0000     0.0304 r
  U27/A (INVX32_RVT)                               0.0000    0.0373    0.0000               0.0000     0.0304 r
  U27/Y (INVX32_RVT)                                         0.6630                         0.4920     0.5224 f
  n20 (net)                      1     2574.0898                                            0.0000     0.5224 f
  io_r_wdata_in_2_/PADIO (I1025_NS)                0.0000    0.6630    0.0000               0.0000     0.5224 f
  io_r_wdata_in_2_/DOUT (I1025_NS)                           0.1570                         0.4646     0.9869 f
  io_r_wdata_in_2__net (net)     1       0.5083                                             0.0000     0.9869 f
  wdata_reg_2_/D (SDFFARX1_RVT)                    0.0000    0.1570    0.0000               0.0000     0.9869 f
  data arrival time                                                                                    0.9869

  clock wclk2x (rise edge)                                                                  0.4250     0.4250
  clock network delay (ideal)                                                               0.0500     0.4750
  clock uncertainty                                                                        -0.0080     0.4670
  wdata_reg_2_/CLK (SDFFARX1_RVT)                                                           0.0000     0.4670 r
  library setup time                                                                       -0.1571     0.3099
  data required time                                                                                   0.3099
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.3099
  data arrival time                                                                                   -0.9869
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.6770


  Startpoint: wdata_in[1]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_1_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                  0.0000     0.0000
  clock network delay (ideal)                                                               0.0500     0.0500
  input external delay                                                                     -0.1000    -0.0500 f
  wdata_in[1] (in)                                           0.0263                         0.0112    -0.0388 f
  wdata_in[1] (net)              1       5.3087                                             0.0000    -0.0388 f
  U46/A (INVX8_RVT)                                0.0000    0.0263    0.0000               0.0000    -0.0388 f
  U46/Y (INVX8_RVT)                                          0.0147                         0.0142    -0.0245 r
  n60 (net)                      1       1.4299                                             0.0000    -0.0245 r
  U28/A (NBUFFX8_RVT)                              0.0000    0.0147    0.0000               0.0000    -0.0245 r
  U28/Y (NBUFFX8_RVT)                                        0.0373                         0.0549     0.0304 r
  n23 (net)                      1      21.0310                                             0.0000     0.0304 r
  U29/A (INVX32_RVT)                               0.0000    0.0373    0.0000               0.0000     0.0304 r
  U29/Y (INVX32_RVT)                                         0.6630                         0.4920     0.5224 f
  n22 (net)                      1     2574.0898                                            0.0000     0.5224 f
  io_r_wdata_in_1_/PADIO (I1025_NS)                0.0000    0.6630    0.0000               0.0000     0.5224 f
  io_r_wdata_in_1_/DOUT (I1025_NS)                           0.1570                         0.4646     0.9869 f
  io_r_wdata_in_1__net (net)     1       0.5083                                             0.0000     0.9869 f
  wdata_reg_1_/D (SDFFARX1_RVT)                    0.0000    0.1570    0.0000               0.0000     0.9869 f
  data arrival time                                                                                    0.9869

  clock wclk2x (rise edge)                                                                  0.4250     0.4250
  clock network delay (ideal)                                                               0.0500     0.4750
  clock uncertainty                                                                        -0.0080     0.4670
  wdata_reg_1_/CLK (SDFFARX1_RVT)                                                           0.0000     0.4670 r
  library setup time                                                                       -0.1571     0.3099
  data required time                                                                                   0.3099
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.3099
  data arrival time                                                                                   -0.9869
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.6770


  Startpoint: wdata_in[0]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_0_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                  0.0000     0.0000
  clock network delay (ideal)                                                               0.0500     0.0500
  input external delay                                                                     -0.1000    -0.0500 f
  wdata_in[0] (in)                                           0.0263                         0.0112    -0.0388 f
  wdata_in[0] (net)              1       5.3087                                             0.0000    -0.0388 f
  U45/A (INVX8_RVT)                                0.0000    0.0263    0.0000               0.0000    -0.0388 f
  U45/Y (INVX8_RVT)                                          0.0147                         0.0142    -0.0245 r
  n61 (net)                      1       1.4299                                             0.0000    -0.0245 r
  U30/A (NBUFFX8_RVT)                              0.0000    0.0147    0.0000               0.0000    -0.0245 r
  U30/Y (NBUFFX8_RVT)                                        0.0373                         0.0549     0.0304 r
  n25 (net)                      1      21.0310                                             0.0000     0.0304 r
  U31/A (INVX32_RVT)                               0.0000    0.0373    0.0000               0.0000     0.0304 r
  U31/Y (INVX32_RVT)                                         0.6630                         0.4920     0.5224 f
  n24 (net)                      1     2574.0898                                            0.0000     0.5224 f
  io_r_wdata_in_0_/PADIO (I1025_NS)                0.0000    0.6630    0.0000               0.0000     0.5224 f
  io_r_wdata_in_0_/DOUT (I1025_NS)                           0.1570                         0.4646     0.9869 f
  io_r_wdata_in_0__net (net)     1       0.5083                                             0.0000     0.9869 f
  wdata_reg_0_/D (SDFFARX1_RVT)                    0.0000    0.1570    0.0000               0.0000     0.9869 f
  data arrival time                                                                                    0.9869

  clock wclk2x (rise edge)                                                                  0.4250     0.4250
  clock network delay (ideal)                                                               0.0500     0.4750
  clock uncertainty                                                                        -0.0080     0.4670
  wdata_reg_0_/CLK (SDFFARX1_RVT)                                                           0.0000     0.4670 r
  library setup time                                                                       -0.1571     0.3099
  data required time                                                                                   0.3099
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.3099
  data arrival time                                                                                   -0.9869
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.6770


  Startpoint: wdata_in[7]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_7_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                  0.0000     0.0000
  clock network delay (ideal)                                                               0.0500     0.0500
  input external delay                                                                     -0.1000    -0.0500 f
  wdata_in[7] (in)                                           0.0263                         0.0112    -0.0388 f
  wdata_in[7] (net)              1       5.3087                                             0.0000    -0.0388 f
  U39/A (INVX8_RVT)                                0.0000    0.0263    0.0000               0.0000    -0.0388 f
  U39/Y (INVX8_RVT)                                          0.0147                         0.0142    -0.0245 r
  n54 (net)                      1       1.4299                                             0.0000    -0.0245 r
  U16/A (NBUFFX8_RVT)                              0.0000    0.0147    0.0000               0.0000    -0.0245 r
  U16/Y (NBUFFX8_RVT)                                        0.0373                         0.0549     0.0304 r
  n11 (net)                      1      21.0310                                             0.0000     0.0304 r
  U17/A (INVX32_RVT)                               0.0000    0.0373    0.0000               0.0000     0.0304 r
  U17/Y (INVX32_RVT)                                         0.6630                         0.4920     0.5224 f
  n10 (net)                      1     2574.0898                                            0.0000     0.5224 f
  io_r_wdata_in_7_/PADIO (I1025_NS)                0.0000    0.6630    0.0000               0.0000     0.5224 f
  io_r_wdata_in_7_/DOUT (I1025_NS)                           0.1638                         0.4717     0.9941 f
  io_r_wdata_in_7__net (net)     1      10.5363                                             0.0000     0.9941 f
  U13/A (INVX16_RVT)                               0.0000    0.1638    0.0000               0.0000     0.9941 f
  U13/Y (INVX16_RVT)                                         0.0585                         0.0244     1.0185 r
  n52 (net)                      1       0.5110                                             0.0000     1.0185 r
  wdata_reg_7_/D (SDFFASX1_RVT)                    0.0000    0.0585    0.0000               0.0000     1.0185 r
  data arrival time                                                                                    1.0185

  clock wclk2x (rise edge)                                                                  0.4250     0.4250
  clock network delay (ideal)                                                               0.0500     0.4750
  clock uncertainty                                                                        -0.0080     0.4670
  wdata_reg_7_/CLK (SDFFASX1_RVT)                                                           0.0000     0.4670 r
  library setup time                                                                       -0.1246     0.3424
  data required time                                                                                   0.3424
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.3424
  data arrival time                                                                                   -1.0185
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.6761


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_10_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  input external delay                                                                                    -0.1000    -0.0500 f
  rinc (in)                                                                 0.0212                         0.0063    -0.0437 f
  rinc (net)                                    1       2.7166                                             0.0000    -0.0437 f
  U14/A (INVX4_RVT)                                               0.0000    0.0212    0.0000               0.0000    -0.0437 f
  U14/Y (INVX4_RVT)                                                         0.0151                         0.0167    -0.0269 r
  n31 (net)                                     1       2.0785                                             0.0000    -0.0269 r
  U15/A (NBUFFX16_RVT)                                            0.0000    0.0151    0.0000               0.0000    -0.0269 r
  U15/Y (NBUFFX16_RVT)                                                      0.0295                         0.0505     0.0235 r
  n27 (net)                                     1      21.0310                                             0.0000     0.0235 r
  U32/A (INVX32_RVT)                                              0.0000    0.0295    0.0000               0.0000     0.0235 r
  U32/Y (INVX32_RVT)                                                        0.6960                         0.4772     0.5008 f
  n26 (net)                                     1     2574.0898                                            0.0000     0.5008 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.6960    0.0000               0.0000     0.5008 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.1619                         0.4756     0.9764 f
  io_b_rinc_net (net)                           9       7.4269                                             0.0000     0.9764 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     0.9764 f
  rptr_empty/rinc (net)                                 7.4269                                             0.0000     0.9764 f
  rptr_empty/U103/A (INVX4_RVT)                                   0.0000    0.1619    0.0000               0.0000     0.9764 f
  rptr_empty/U103/Y (INVX4_RVT)                                             0.0700                         0.0475     1.0239 r
  rptr_empty/n251 (net)                         6       4.2748                                             0.0000     1.0239 r
  rptr_empty/U43/A (INVX2_RVT)                                    0.0000    0.0700    0.0000               0.0000     1.0239 r
  rptr_empty/U43/Y (INVX2_RVT)                                              0.0553                         0.0483     1.0721 f
  rptr_empty/n211 (net)                        12       6.8494                                             0.0000     1.0721 f
  rptr_empty/U141/A2 (AND2X1_RVT)                                 0.0000    0.0553    0.0000               0.0000     1.0721 f
  rptr_empty/U141/Y (AND2X1_RVT)                                            0.0278                         0.0700     1.1421 f
  rptr_empty/n220 (net)                         2       1.1640                                             0.0000     1.1421 f
  rptr_empty/U31/A2 (NAND4X0_RVT)                                 0.0000    0.0278    0.0000               0.0000     1.1421 f
  rptr_empty/U31/Y (NAND4X0_RVT)                                            0.0542                         0.0447     1.1868 r
  rptr_empty/n149 (net)                         2       1.0956                                             0.0000     1.1868 r
  rptr_empty/U175/A2 (NAND2X0_RVT)                                0.0000    0.0542    0.0000               0.0000     1.1868 r
  rptr_empty/U175/Y (NAND2X0_RVT)                                           0.0406                         0.0429     1.2297 f
  rptr_empty/n268 (net)                         1       0.6998                                             0.0000     1.2297 f
  rptr_empty/U35/A2 (NOR2X0_RVT)                                  0.0000    0.0406    0.0000               0.0000     1.2297 f
  rptr_empty/U35/Y (NOR2X0_RVT)                                             0.0231                         0.0761     1.3057 r
  rptr_empty/rbinnext[10] (net)                 2       1.0362                                             0.0000     1.3057 r
  rptr_empty/rbin_reg_10_/D (SDFFARX1_RVT)                        0.0000    0.0231    0.0000               0.0000     1.3057 r
  data arrival time                                                                                                   1.3057

  clock rclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              0.0500     0.8000
  clock uncertainty                                                                                       -0.0080     0.7920
  rptr_empty/rbin_reg_10_/CLK (SDFFARX1_RVT)                                                               0.0000     0.7920 r
  library setup time                                                                                      -0.1183     0.6737
  data required time                                                                                                  0.6737
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.6737
  data arrival time                                                                                                  -1.3057
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.6320


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_7_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  input external delay                                                                                    -0.1000    -0.0500 f
  rinc (in)                                                                 0.0212                         0.0063    -0.0437 f
  rinc (net)                                    1       2.7166                                             0.0000    -0.0437 f
  U14/A (INVX4_RVT)                                               0.0000    0.0212    0.0000               0.0000    -0.0437 f
  U14/Y (INVX4_RVT)                                                         0.0151                         0.0167    -0.0269 r
  n31 (net)                                     1       2.0785                                             0.0000    -0.0269 r
  U15/A (NBUFFX16_RVT)                                            0.0000    0.0151    0.0000               0.0000    -0.0269 r
  U15/Y (NBUFFX16_RVT)                                                      0.0295                         0.0505     0.0235 r
  n27 (net)                                     1      21.0310                                             0.0000     0.0235 r
  U32/A (INVX32_RVT)                                              0.0000    0.0295    0.0000               0.0000     0.0235 r
  U32/Y (INVX32_RVT)                                                        0.6960                         0.4772     0.5008 f
  n26 (net)                                     1     2574.0898                                            0.0000     0.5008 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.6960    0.0000               0.0000     0.5008 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.1619                         0.4756     0.9764 f
  io_b_rinc_net (net)                           9       7.4269                                             0.0000     0.9764 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     0.9764 f
  rptr_empty/rinc (net)                                 7.4269                                             0.0000     0.9764 f
  rptr_empty/U103/A (INVX4_RVT)                                   0.0000    0.1619    0.0000               0.0000     0.9764 f
  rptr_empty/U103/Y (INVX4_RVT)                                             0.0700                         0.0475     1.0239 r
  rptr_empty/n251 (net)                         6       4.2748                                             0.0000     1.0239 r
  rptr_empty/U43/A (INVX2_RVT)                                    0.0000    0.0700    0.0000               0.0000     1.0239 r
  rptr_empty/U43/Y (INVX2_RVT)                                              0.0553                         0.0483     1.0721 f
  rptr_empty/n211 (net)                        12       6.8494                                             0.0000     1.0721 f
  rptr_empty/U123/A2 (AND2X1_RVT)                                 0.0000    0.0553    0.0000               0.0000     1.0721 f
  rptr_empty/U123/Y (AND2X1_RVT)                                            0.0273                         0.0695     1.1416 f
  rptr_empty/n324 (net)                         2       1.0958                                             0.0000     1.1416 f
  rptr_empty/U122/A2 (NAND3X0_RVT)                                0.0000    0.0273    0.0000               0.0000     1.1416 f
  rptr_empty/U122/Y (NAND3X0_RVT)                                           0.0513                         0.0451     1.1868 r
  rptr_empty/n325 (net)                         3       1.6402                                             0.0000     1.1868 r
  rptr_empty/U174/A1 (AND2X1_RVT)                                 0.0000    0.0513    0.0000               0.0000     1.1868 r
  rptr_empty/U174/Y (AND2X1_RVT)                                            0.0276                         0.0567     1.2434 r
  rptr_empty/n333 (net)                         2       1.0154                                             0.0000     1.2434 r
  rptr_empty/U182/A3 (OA21X1_RVT)                                 0.0000    0.0276    0.0000               0.0000     1.2434 r
  rptr_empty/U182/Y (OA21X1_RVT)                                            0.0280                         0.0579     1.3013 r
  rptr_empty/n344 (net)                         1       0.5122                                             0.0000     1.3013 r
  rptr_empty/rbin_reg_7_/D (SDFFARX1_RVT)                         0.0000    0.0280    0.0000               0.0000     1.3013 r
  data arrival time                                                                                                   1.3013

  clock rclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              0.0500     0.8000
  clock uncertainty                                                                                       -0.0080     0.7920
  rptr_empty/rbin_reg_7_/CLK (SDFFARX1_RVT)                                                                0.0000     0.7920 r
  library setup time                                                                                      -0.1200     0.6720
  data required time                                                                                                  0.6720
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.6720
  data arrival time                                                                                                  -1.3013
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.6293


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_8_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  input external delay                                                                                    -0.1000    -0.0500 f
  rinc (in)                                                                 0.0212                         0.0063    -0.0437 f
  rinc (net)                                    1       2.7166                                             0.0000    -0.0437 f
  U14/A (INVX4_RVT)                                               0.0000    0.0212    0.0000               0.0000    -0.0437 f
  U14/Y (INVX4_RVT)                                                         0.0151                         0.0167    -0.0269 r
  n31 (net)                                     1       2.0785                                             0.0000    -0.0269 r
  U15/A (NBUFFX16_RVT)                                            0.0000    0.0151    0.0000               0.0000    -0.0269 r
  U15/Y (NBUFFX16_RVT)                                                      0.0295                         0.0505     0.0235 r
  n27 (net)                                     1      21.0310                                             0.0000     0.0235 r
  U32/A (INVX32_RVT)                                              0.0000    0.0295    0.0000               0.0000     0.0235 r
  U32/Y (INVX32_RVT)                                                        0.6960                         0.4772     0.5008 f
  n26 (net)                                     1     2574.0898                                            0.0000     0.5008 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.6960    0.0000               0.0000     0.5008 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.1619                         0.4756     0.9764 f
  io_b_rinc_net (net)                           9       7.4269                                             0.0000     0.9764 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     0.9764 f
  rptr_empty/rinc (net)                                 7.4269                                             0.0000     0.9764 f
  rptr_empty/U103/A (INVX4_RVT)                                   0.0000    0.1619    0.0000               0.0000     0.9764 f
  rptr_empty/U103/Y (INVX4_RVT)                                             0.0700                         0.0475     1.0239 r
  rptr_empty/n251 (net)                         6       4.2748                                             0.0000     1.0239 r
  rptr_empty/U43/A (INVX2_RVT)                                    0.0000    0.0700    0.0000               0.0000     1.0239 r
  rptr_empty/U43/Y (INVX2_RVT)                                              0.0553                         0.0483     1.0721 f
  rptr_empty/n211 (net)                        12       6.8494                                             0.0000     1.0721 f
  rptr_empty/U123/A2 (AND2X1_RVT)                                 0.0000    0.0553    0.0000               0.0000     1.0721 f
  rptr_empty/U123/Y (AND2X1_RVT)                                            0.0273                         0.0695     1.1416 f
  rptr_empty/n324 (net)                         2       1.0958                                             0.0000     1.1416 f
  rptr_empty/U122/A2 (NAND3X0_RVT)                                0.0000    0.0273    0.0000               0.0000     1.1416 f
  rptr_empty/U122/Y (NAND3X0_RVT)                                           0.0513                         0.0451     1.1868 r
  rptr_empty/n325 (net)                         3       1.6402                                             0.0000     1.1868 r
  rptr_empty/U64/A1 (NAND2X0_RVT)                                 0.0000    0.0513    0.0000               0.0000     1.1868 r
  rptr_empty/U64/Y (NAND2X0_RVT)                                            0.0523                         0.0460     1.2327 f
  rptr_empty/n197 (net)                         2       1.0945                                             0.0000     1.2327 f
  rptr_empty/U118/A2 (AND2X1_RVT)                                 0.0000    0.0523    0.0000               0.0000     1.2327 f
  rptr_empty/U118/Y (AND2X1_RVT)                                            0.0307                         0.0718     1.3045 f
  rptr_empty/n366 (net)                         2       1.6196                                             0.0000     1.3045 f
  rptr_empty/rbin_reg_8_/D (SDFFARX1_RVT)                         0.0000    0.0307    0.0000               0.0000     1.3045 f
  data arrival time                                                                                                   1.3045

  clock rclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              0.0500     0.8000
  clock uncertainty                                                                                       -0.0080     0.7920
  rptr_empty/rbin_reg_8_/CLK (SDFFARX1_RVT)                                                                0.0000     0.7920 r
  library setup time                                                                                      -0.1085     0.6835
  data required time                                                                                                  0.6835
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.6835
  data arrival time                                                                                                  -1.3045
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.6210


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_6_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  input external delay                                                                                    -0.1000    -0.0500 f
  rinc (in)                                                                 0.0212                         0.0063    -0.0437 f
  rinc (net)                                    1       2.7166                                             0.0000    -0.0437 f
  U14/A (INVX4_RVT)                                               0.0000    0.0212    0.0000               0.0000    -0.0437 f
  U14/Y (INVX4_RVT)                                                         0.0151                         0.0167    -0.0269 r
  n31 (net)                                     1       2.0785                                             0.0000    -0.0269 r
  U15/A (NBUFFX16_RVT)                                            0.0000    0.0151    0.0000               0.0000    -0.0269 r
  U15/Y (NBUFFX16_RVT)                                                      0.0295                         0.0505     0.0235 r
  n27 (net)                                     1      21.0310                                             0.0000     0.0235 r
  U32/A (INVX32_RVT)                                              0.0000    0.0295    0.0000               0.0000     0.0235 r
  U32/Y (INVX32_RVT)                                                        0.6960                         0.4772     0.5008 f
  n26 (net)                                     1     2574.0898                                            0.0000     0.5008 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.6960    0.0000               0.0000     0.5008 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.1619                         0.4756     0.9764 f
  io_b_rinc_net (net)                           9       7.4269                                             0.0000     0.9764 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     0.9764 f
  rptr_empty/rinc (net)                                 7.4269                                             0.0000     0.9764 f
  rptr_empty/U103/A (INVX4_RVT)                                   0.0000    0.1619    0.0000               0.0000     0.9764 f
  rptr_empty/U103/Y (INVX4_RVT)                                             0.0700                         0.0475     1.0239 r
  rptr_empty/n251 (net)                         6       4.2748                                             0.0000     1.0239 r
  rptr_empty/U43/A (INVX2_RVT)                                    0.0000    0.0700    0.0000               0.0000     1.0239 r
  rptr_empty/U43/Y (INVX2_RVT)                                              0.0553                         0.0483     1.0721 f
  rptr_empty/n211 (net)                        12       6.8494                                             0.0000     1.0721 f
  rptr_empty/U97/A2 (AND2X1_RVT)                                  0.0000    0.0553    0.0000               0.0000     1.0721 f
  rptr_empty/U97/Y (AND2X1_RVT)                                             0.0236                         0.0650     1.1371 f
  rptr_empty/n180 (net)                         1       0.5546                                             0.0000     1.1371 f
  rptr_empty/U96/A1 (NAND2X0_RVT)                                 0.0000    0.0236    0.0000               0.0000     1.1371 f
  rptr_empty/U96/Y (NAND2X0_RVT)                                            0.0592                         0.0499     1.1871 r
  rptr_empty/n336 (net)                         3       1.6329                                             0.0000     1.1871 r
  rptr_empty/U185/A2 (AND3X1_RVT)                                 0.0000    0.0592    0.0000               0.0000     1.1871 r
  rptr_empty/U185/Y (AND3X1_RVT)                                            0.0411                         0.0864     1.2734 r
  rptr_empty/n365 (net)                         3       2.1482                                             0.0000     1.2734 r
  rptr_empty/rbin_reg_6_/D (SDFFARX1_RVT)                         0.0000    0.0411    0.0000               0.0000     1.2734 r
  data arrival time                                                                                                   1.2734

  clock rclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              0.0500     0.8000
  clock uncertainty                                                                                       -0.0080     0.7920
  rptr_empty/rbin_reg_6_/CLK (SDFFARX1_RVT)                                                                0.0000     0.7920 r
  library setup time                                                                                      -0.1240     0.6680
  data required time                                                                                                  0.6680
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.6680
  data arrival time                                                                                                  -1.2734
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.6054


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_4_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  input external delay                                                                                    -0.1000    -0.0500 f
  rinc (in)                                                                 0.0212                         0.0063    -0.0437 f
  rinc (net)                                    1       2.7166                                             0.0000    -0.0437 f
  U14/A (INVX4_RVT)                                               0.0000    0.0212    0.0000               0.0000    -0.0437 f
  U14/Y (INVX4_RVT)                                                         0.0151                         0.0167    -0.0269 r
  n31 (net)                                     1       2.0785                                             0.0000    -0.0269 r
  U15/A (NBUFFX16_RVT)                                            0.0000    0.0151    0.0000               0.0000    -0.0269 r
  U15/Y (NBUFFX16_RVT)                                                      0.0295                         0.0505     0.0235 r
  n27 (net)                                     1      21.0310                                             0.0000     0.0235 r
  U32/A (INVX32_RVT)                                              0.0000    0.0295    0.0000               0.0000     0.0235 r
  U32/Y (INVX32_RVT)                                                        0.6960                         0.4772     0.5008 f
  n26 (net)                                     1     2574.0898                                            0.0000     0.5008 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.6960    0.0000               0.0000     0.5008 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.1619                         0.4756     0.9764 f
  io_b_rinc_net (net)                           9       7.4269                                             0.0000     0.9764 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     0.9764 f
  rptr_empty/rinc (net)                                 7.4269                                             0.0000     0.9764 f
  rptr_empty/U103/A (INVX4_RVT)                                   0.0000    0.1619    0.0000               0.0000     0.9764 f
  rptr_empty/U103/Y (INVX4_RVT)                                             0.0700                         0.0475     1.0239 r
  rptr_empty/n251 (net)                         6       4.2748                                             0.0000     1.0239 r
  rptr_empty/U163/A1 (NAND2X0_RVT)                                0.0000    0.0700    0.0000               0.0000     1.0239 r
  rptr_empty/U163/Y (NAND2X0_RVT)                                           0.0687                         0.0595     1.0834 f
  rptr_empty/n256 (net)                         3       1.6303                                             0.0000     1.0834 f
  rptr_empty/U166/A1 (NAND2X0_RVT)                                0.0000    0.0687    0.0000               0.0000     1.0834 f
  rptr_empty/U166/Y (NAND2X0_RVT)                                           0.0480                         0.0539     1.1372 r
  rptr_empty/n255 (net)                         1       0.5271                                             0.0000     1.1372 r
  rptr_empty/U132/A3 (NAND3X0_RVT)                                0.0000    0.0480    0.0000               0.0000     1.1372 r
  rptr_empty/U132/Y (NAND3X0_RVT)                                           0.0912                         0.0809     1.2181 f
  rptr_empty/n242 (net)                         3       1.9544                                             0.0000     1.2181 f
  rptr_empty/U37/A (INVX1_RVT)                                    0.0000    0.0912    0.0000               0.0000     1.2181 f
  rptr_empty/U37/Y (INVX1_RVT)                                              0.0517                         0.0475     1.2656 r
  rptr_empty/n368 (net)                         2       1.6235                                             0.0000     1.2656 r
  rptr_empty/rbin_reg_4_/D (SDFFARX1_RVT)                         0.0000    0.0517    0.0000               0.0000     1.2656 r
  data arrival time                                                                                                   1.2656

  clock rclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              0.0500     0.8000
  clock uncertainty                                                                                       -0.0080     0.7920
  rptr_empty/rbin_reg_4_/CLK (SDFFARX1_RVT)                                                                0.0000     0.7920 r
  library setup time                                                                                      -0.1270     0.6650
  data required time                                                                                                  0.6650
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.6650
  data arrival time                                                                                                  -1.2656
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.6006


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_7_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  input external delay                                                                                    -0.1000    -0.0500 f
  rinc (in)                                                                 0.0212                         0.0063    -0.0437 f
  rinc (net)                                    1       2.7166                                             0.0000    -0.0437 f
  U14/A (INVX4_RVT)                                               0.0000    0.0212    0.0000               0.0000    -0.0437 f
  U14/Y (INVX4_RVT)                                                         0.0151                         0.0167    -0.0269 r
  n31 (net)                                     1       2.0785                                             0.0000    -0.0269 r
  U15/A (NBUFFX16_RVT)                                            0.0000    0.0151    0.0000               0.0000    -0.0269 r
  U15/Y (NBUFFX16_RVT)                                                      0.0295                         0.0505     0.0235 r
  n27 (net)                                     1      21.0310                                             0.0000     0.0235 r
  U32/A (INVX32_RVT)                                              0.0000    0.0295    0.0000               0.0000     0.0235 r
  U32/Y (INVX32_RVT)                                                        0.6960                         0.4772     0.5008 f
  n26 (net)                                     1     2574.0898                                            0.0000     0.5008 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.6960    0.0000               0.0000     0.5008 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.1619                         0.4756     0.9764 f
  io_b_rinc_net (net)                           9       7.4269                                             0.0000     0.9764 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     0.9764 f
  rptr_empty/rinc (net)                                 7.4269                                             0.0000     0.9764 f
  rptr_empty/U103/A (INVX4_RVT)                                   0.0000    0.1619    0.0000               0.0000     0.9764 f
  rptr_empty/U103/Y (INVX4_RVT)                                             0.0700                         0.0475     1.0239 r
  rptr_empty/n251 (net)                         6       4.2748                                             0.0000     1.0239 r
  rptr_empty/U43/A (INVX2_RVT)                                    0.0000    0.0700    0.0000               0.0000     1.0239 r
  rptr_empty/U43/Y (INVX2_RVT)                                              0.0553                         0.0483     1.0721 f
  rptr_empty/n211 (net)                        12       6.8494                                             0.0000     1.0721 f
  rptr_empty/U97/A2 (AND2X1_RVT)                                  0.0000    0.0553    0.0000               0.0000     1.0721 f
  rptr_empty/U97/Y (AND2X1_RVT)                                             0.0236                         0.0650     1.1371 f
  rptr_empty/n180 (net)                         1       0.5546                                             0.0000     1.1371 f
  rptr_empty/U96/A1 (NAND2X0_RVT)                                 0.0000    0.0236    0.0000               0.0000     1.1371 f
  rptr_empty/U96/Y (NAND2X0_RVT)                                            0.0592                         0.0499     1.1871 r
  rptr_empty/n336 (net)                         3       1.6329                                             0.0000     1.1871 r
  rptr_empty/U217/A1 (NAND2X0_RVT)                                0.0000    0.0592    0.0000               0.0000     1.1871 r
  rptr_empty/U217/Y (NAND2X0_RVT)                                           0.0447                         0.0372     1.2242 f
  rptr_empty/n337 (net)                         1       0.5546                                             0.0000     1.2242 f
  rptr_empty/U218/A1 (NAND2X0_RVT)                                0.0000    0.0447    0.0000               0.0000     1.2242 f
  rptr_empty/U218/Y (NAND2X0_RVT)                                           0.0377                         0.0433     1.2675 r
  rptr_empty/rgraynext[7] (net)                 1       0.5122                                             0.0000     1.2675 r
  rptr_empty/rptr_reg_7_/D (SDFFARX1_RVT)                         0.0000    0.0377    0.0000               0.0000     1.2675 r
  data arrival time                                                                                                   1.2675

  clock rclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              0.0500     0.8000
  clock uncertainty                                                                                       -0.0080     0.7920
  rptr_empty/rptr_reg_7_/CLK (SDFFARX1_RVT)                                                                0.0000     0.7920 r
  library setup time                                                                                      -0.1231     0.6689
  data required time                                                                                                  0.6689
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.6689
  data arrival time                                                                                                  -1.2675
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.5986


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_9_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  input external delay                                                                                    -0.1000    -0.0500 f
  rinc (in)                                                                 0.0212                         0.0063    -0.0437 f
  rinc (net)                                    1       2.7166                                             0.0000    -0.0437 f
  U14/A (INVX4_RVT)                                               0.0000    0.0212    0.0000               0.0000    -0.0437 f
  U14/Y (INVX4_RVT)                                                         0.0151                         0.0167    -0.0269 r
  n31 (net)                                     1       2.0785                                             0.0000    -0.0269 r
  U15/A (NBUFFX16_RVT)                                            0.0000    0.0151    0.0000               0.0000    -0.0269 r
  U15/Y (NBUFFX16_RVT)                                                      0.0295                         0.0505     0.0235 r
  n27 (net)                                     1      21.0310                                             0.0000     0.0235 r
  U32/A (INVX32_RVT)                                              0.0000    0.0295    0.0000               0.0000     0.0235 r
  U32/Y (INVX32_RVT)                                                        0.6960                         0.4772     0.5008 f
  n26 (net)                                     1     2574.0898                                            0.0000     0.5008 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.6960    0.0000               0.0000     0.5008 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.1619                         0.4756     0.9764 f
  io_b_rinc_net (net)                           9       7.4269                                             0.0000     0.9764 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     0.9764 f
  rptr_empty/rinc (net)                                 7.4269                                             0.0000     0.9764 f
  rptr_empty/U176/A1 (NAND2X0_RVT)                                0.0000    0.1619    0.0000               0.0000     0.9764 f
  rptr_empty/U176/Y (NAND2X0_RVT)                                           0.0913                         0.0988     1.0752 r
  rptr_empty/n286 (net)                         2       1.1740                                             0.0000     1.0752 r
  rptr_empty/U155/A (INVX0_RVT)                                   0.0000    0.0913    0.0000               0.0000     1.0752 r
  rptr_empty/U155/Y (INVX0_RVT)                                             0.0425                         0.0262     1.1014 f
  rptr_empty/n285 (net)                         1       0.5558                                             0.0000     1.1014 f
  rptr_empty/U57/A2 (NAND3X0_RVT)                                 0.0000    0.0425    0.0000               0.0000     1.1014 f
  rptr_empty/U57/Y (NAND3X0_RVT)                                            0.0347                         0.0404     1.1418 r
  rptr_empty/n215 (net)                         1       0.5165                                             0.0000     1.1418 r
  rptr_empty/U137/A2 (AND3X1_RVT)                                 0.0000    0.0347    0.0000               0.0000     1.1418 r
  rptr_empty/U137/Y (AND3X1_RVT)                                            0.0354                         0.0738     1.2156 r
  rptr_empty/n364 (net)                         2       1.3508                                             0.0000     1.2156 r
  rptr_empty/U3/A (NBUFFX2_RVT)                                   0.0000    0.0354    0.0000               0.0000     1.2156 r
  rptr_empty/U3/Y (NBUFFX2_RVT)                                             0.0256                         0.0509     1.2665 r
  rptr_empty/n144 (net)                         3       1.8373                                             0.0000     1.2665 r
  rptr_empty/rbin_reg_9_/D (SDFFARX1_RVT)                         0.0000    0.0256    0.0000               0.0000     1.2665 r
  data arrival time                                                                                                   1.2665

  clock rclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              0.0500     0.8000
  clock uncertainty                                                                                       -0.0080     0.7920
  rptr_empty/rbin_reg_9_/CLK (SDFFARX1_RVT)                                                                0.0000     0.7920 r
  library setup time                                                                                      -0.1192     0.6728
  data required time                                                                                                  0.6728
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.6728
  data arrival time                                                                                                  -1.2665
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.5936


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_3_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  input external delay                                                                                    -0.1000    -0.0500 f
  rinc (in)                                                                 0.0212                         0.0063    -0.0437 f
  rinc (net)                                    1       2.7166                                             0.0000    -0.0437 f
  U14/A (INVX4_RVT)                                               0.0000    0.0212    0.0000               0.0000    -0.0437 f
  U14/Y (INVX4_RVT)                                                         0.0151                         0.0167    -0.0269 r
  n31 (net)                                     1       2.0785                                             0.0000    -0.0269 r
  U15/A (NBUFFX16_RVT)                                            0.0000    0.0151    0.0000               0.0000    -0.0269 r
  U15/Y (NBUFFX16_RVT)                                                      0.0295                         0.0505     0.0235 r
  n27 (net)                                     1      21.0310                                             0.0000     0.0235 r
  U32/A (INVX32_RVT)                                              0.0000    0.0295    0.0000               0.0000     0.0235 r
  U32/Y (INVX32_RVT)                                                        0.6960                         0.4772     0.5008 f
  n26 (net)                                     1     2574.0898                                            0.0000     0.5008 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.6960    0.0000               0.0000     0.5008 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.1619                         0.4756     0.9764 f
  io_b_rinc_net (net)                           9       7.4269                                             0.0000     0.9764 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     0.9764 f
  rptr_empty/rinc (net)                                 7.4269                                             0.0000     0.9764 f
  rptr_empty/U130/A2 (NAND3X0_RVT)                                0.0000    0.1619    0.0000               0.0000     0.9764 f
  rptr_empty/U130/Y (NAND3X0_RVT)                                           0.0799                         0.0766     1.0530 r
  rptr_empty/n203 (net)                         1       0.5798                                             0.0000     1.0530 r
  rptr_empty/U47/A2 (OA21X1_RVT)                                  0.0000    0.0799    0.0000               0.0000     1.0530 r
  rptr_empty/U47/Y (OA21X1_RVT)                                             0.0286                         0.0754     1.1283 r
  rptr_empty/n154 (net)                         1       0.6082                                             0.0000     1.1283 r
  rptr_empty/U24/A1 (AND2X1_RVT)                                  0.0000    0.0286    0.0000               0.0000     1.1283 r
  rptr_empty/U24/Y (AND2X1_RVT)                                             0.0269                         0.0518     1.1801 r
  rptr_empty/n369 (net)                         2       1.0614                                             0.0000     1.1801 r
  rptr_empty/U23/A4 (OA22X1_RVT)                                  0.0000    0.0269    0.0000               0.0000     1.1801 r
  rptr_empty/U23/Y (OA22X1_RVT)                                             0.0436                         0.0740     1.2541 r
  rptr_empty/rgraynext[3] (net)                 2       2.2064                                             0.0000     1.2541 r
  rptr_empty/rptr_reg_3_/D (SDFFARX1_RVT)                         0.0000    0.0436    0.0000               0.0000     1.2541 r
  data arrival time                                                                                                   1.2541

  clock rclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              0.0500     0.8000
  clock uncertainty                                                                                       -0.0080     0.7920
  rptr_empty/rptr_reg_3_/CLK (SDFFARX1_RVT)                                                                0.0000     0.7920 r
  library setup time                                                                                      -0.1247     0.6673
  data required time                                                                                                  0.6673
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.6673
  data arrival time                                                                                                  -1.2541
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.5868


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_1_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  input external delay                                                                                    -0.1000    -0.0500 f
  rinc (in)                                                                 0.0212                         0.0063    -0.0437 f
  rinc (net)                                    1       2.7166                                             0.0000    -0.0437 f
  U14/A (INVX4_RVT)                                               0.0000    0.0212    0.0000               0.0000    -0.0437 f
  U14/Y (INVX4_RVT)                                                         0.0151                         0.0167    -0.0269 r
  n31 (net)                                     1       2.0785                                             0.0000    -0.0269 r
  U15/A (NBUFFX16_RVT)                                            0.0000    0.0151    0.0000               0.0000    -0.0269 r
  U15/Y (NBUFFX16_RVT)                                                      0.0295                         0.0505     0.0235 r
  n27 (net)                                     1      21.0310                                             0.0000     0.0235 r
  U32/A (INVX32_RVT)                                              0.0000    0.0295    0.0000               0.0000     0.0235 r
  U32/Y (INVX32_RVT)                                                        0.6960                         0.4772     0.5008 f
  n26 (net)                                     1     2574.0898                                            0.0000     0.5008 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.6960    0.0000               0.0000     0.5008 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.1619                         0.4756     0.9764 f
  io_b_rinc_net (net)                           9       7.4269                                             0.0000     0.9764 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     0.9764 f
  rptr_empty/rinc (net)                                 7.4269                                             0.0000     0.9764 f
  rptr_empty/U28/A3 (NAND4X0_RVT)                                 0.0000    0.1619    0.0000               0.0000     0.9764 f
  rptr_empty/U28/Y (NAND4X0_RVT)                                            0.0853                         0.0903     1.0667 r
  rptr_empty/n182 (net)                         1       0.4641                                             0.0000     1.0667 r
  rptr_empty/U98/A3 (AND3X1_RVT)                                  0.0000    0.0853    0.0000               0.0000     1.0667 r
  rptr_empty/U98/Y (AND3X1_RVT)                                             0.0394                         0.0880     1.1547 r
  rptr_empty/n370 (net)                         3       1.8129                                             0.0000     1.1547 r
  rptr_empty/U95/A2 (AO22X1_RVT)                                  0.0000    0.0394    0.0000               0.0000     1.1547 r
  rptr_empty/U95/Y (AO22X1_RVT)                                             0.0445                         0.0981     1.2528 r
  rptr_empty/n225 (net)                         2       2.2064                                             0.0000     1.2528 r
  rptr_empty/rptr_reg_1_/D (SDFFARX1_RVT)                         0.0000    0.0445    0.0000               0.0000     1.2528 r
  data arrival time                                                                                                   1.2528

  clock rclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              0.0500     0.8000
  clock uncertainty                                                                                       -0.0080     0.7920
  rptr_empty/rptr_reg_1_/CLK (SDFFARX1_RVT)                                                                0.0000     0.7920 r
  library setup time                                                                                      -0.1250     0.6670
  data required time                                                                                                  0.6670
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.6670
  data arrival time                                                                                                  -1.2528
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.5858


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_5_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  input external delay                                                                                    -0.1000    -0.0500 f
  rinc (in)                                                                 0.0212                         0.0063    -0.0437 f
  rinc (net)                                    1       2.7166                                             0.0000    -0.0437 f
  U14/A (INVX4_RVT)                                               0.0000    0.0212    0.0000               0.0000    -0.0437 f
  U14/Y (INVX4_RVT)                                                         0.0151                         0.0167    -0.0269 r
  n31 (net)                                     1       2.0785                                             0.0000    -0.0269 r
  U15/A (NBUFFX16_RVT)                                            0.0000    0.0151    0.0000               0.0000    -0.0269 r
  U15/Y (NBUFFX16_RVT)                                                      0.0295                         0.0505     0.0235 r
  n27 (net)                                     1      21.0310                                             0.0000     0.0235 r
  U32/A (INVX32_RVT)                                              0.0000    0.0295    0.0000               0.0000     0.0235 r
  U32/Y (INVX32_RVT)                                                        0.6960                         0.4772     0.5008 f
  n26 (net)                                     1     2574.0898                                            0.0000     0.5008 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.6960    0.0000               0.0000     0.5008 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.1619                         0.4756     0.9764 f
  io_b_rinc_net (net)                           9       7.4269                                             0.0000     0.9764 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     0.9764 f
  rptr_empty/rinc (net)                                 7.4269                                             0.0000     0.9764 f
  rptr_empty/U103/A (INVX4_RVT)                                   0.0000    0.1619    0.0000               0.0000     0.9764 f
  rptr_empty/U103/Y (INVX4_RVT)                                             0.0700                         0.0475     1.0239 r
  rptr_empty/n251 (net)                         6       4.2748                                             0.0000     1.0239 r
  rptr_empty/U43/A (INVX2_RVT)                                    0.0000    0.0700    0.0000               0.0000     1.0239 r
  rptr_empty/U43/Y (INVX2_RVT)                                              0.0553                         0.0483     1.0721 f
  rptr_empty/n211 (net)                        12       6.8494                                             0.0000     1.0721 f
  rptr_empty/U164/A2 (OR2X1_RVT)                                  0.0000    0.0553    0.0000               0.0000     1.0721 f
  rptr_empty/U164/Y (OR2X1_RVT)                                             0.0270                         0.0597     1.1318 f
  rptr_empty/n318 (net)                         2       1.0227                                             0.0000     1.1318 f
  rptr_empty/U52/A2 (NAND3X0_RVT)                                 0.0000    0.0270    0.0000               0.0000     1.1318 f
  rptr_empty/U52/Y (NAND3X0_RVT)                                            0.0380                         0.0336     1.1654 r
  rptr_empty/n246 (net)                         1       0.5441                                             0.0000     1.1654 r
  rptr_empty/U59/A3 (AO21X1_RVT)                                  0.0000    0.0380    0.0000               0.0000     1.1654 r
  rptr_empty/U59/Y (AO21X1_RVT)                                             0.0502                         0.0663     1.2317 r
  rptr_empty/n198 (net)                         4       3.0754                                             0.0000     1.2317 r
  rptr_empty/U38/A (INVX1_RVT)                                    0.0000    0.0502    0.0000               0.0000     1.2317 r
  rptr_empty/U38/Y (INVX1_RVT)                                              0.0356                         0.0304     1.2621 f
  rptr_empty/n367 (net)                         3       1.6036                                             0.0000     1.2621 f
  rptr_empty/rbin_reg_5_/D (SDFFARX1_RVT)                         0.0000    0.0356    0.0000               0.0000     1.2621 f
  data arrival time                                                                                                   1.2621

  clock rclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              0.0500     0.8000
  clock uncertainty                                                                                       -0.0080     0.7920
  rptr_empty/rbin_reg_5_/CLK (SDFFARX1_RVT)                                                                0.0000     0.7920 r
  library setup time                                                                                      -0.1103     0.6817
  data required time                                                                                                  0.6817
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.6817
  data arrival time                                                                                                  -1.2621
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.5804


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_9_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  input external delay                                                                                    -0.1000    -0.0500 f
  winc (in)                                                                 0.0263                         0.0112    -0.0388 f
  winc (net)                                    1       5.3087                                             0.0000    -0.0388 f
  U35/A (INVX8_RVT)                                               0.0000    0.0263    0.0000               0.0000    -0.0388 f
  U35/Y (INVX8_RVT)                                                         0.0304                         0.0305    -0.0083 r
  n33 (net)                                     1      21.0310                                             0.0000    -0.0083 r
  U33/A (INVX32_RVT)                                              0.0000    0.0304    0.0000               0.0000    -0.0083 r
  U33/Y (INVX32_RVT)                                                        0.6909                         0.4773     0.4690 f
  n28 (net)                                     1     2574.0898                                            0.0000     0.4690 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.6909    0.0000               0.0000     0.4690 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1621                         0.4749     0.9439 f
  io_b_winc_net (net)                          13       7.8363                                             0.0000     0.9439 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     0.9439 f
  wptr_full/winc (net)                                  7.8363                                             0.0000     0.9439 f
  wptr_full/U100/A (INVX8_RVT)                                    0.0000    0.1621    0.0000               0.0000     0.9439 f
  wptr_full/U100/Y (INVX8_RVT)                                              0.0639                         0.0361     0.9801 r
  wptr_full/n127 (net)                          4       4.4640                                             0.0000     0.9801 r
  wptr_full/U54/A (INVX4_RVT)                                     0.0000    0.0639    0.0000               0.0000     0.9801 r
  wptr_full/U54/Y (INVX4_RVT)                                               0.0279                         0.0146     0.9946 f
  wptr_full/n129 (net)                          2       1.0055                                             0.0000     0.9946 f
  wptr_full/U76/A2 (AND2X1_RVT)                                   0.0000    0.0279    0.0000               0.0000     0.9946 f
  wptr_full/U76/Y (AND2X1_RVT)                                              0.0262                         0.0571     1.0517 f
  wptr_full/n36 (net)                           2       1.2118                                             0.0000     1.0517 f
  wptr_full/U32/A1 (AND4X1_RVT)                                   0.0000    0.0262    0.0000               0.0000     1.0517 f
  wptr_full/U32/Y (AND4X1_RVT)                                              0.0511                         0.0879     1.1396 f
  wptr_full/n14 (net)                           2       2.1763                                             0.0000     1.1396 f
  wptr_full/U128/A (INVX1_RVT)                                    0.0000    0.0511    0.0000               0.0000     1.1396 f
  wptr_full/U128/Y (INVX1_RVT)                                              0.0334                         0.0342     1.1738 r
  wptr_full/n139 (net)                          1       1.2898                                             0.0000     1.1738 r
  wptr_full/U144/A1 (XOR2X2_RVT)                                  0.0000    0.0334    0.0000               0.0000     1.1738 r
  wptr_full/U144/Y (XOR2X2_RVT)                                             0.0337                         0.0962     1.2700 f
  wptr_full/n156 (net)                          2       1.0458                                             0.0000     1.2700 f
  wptr_full/U146/A1 (MUX21X1_RVT)                                 0.0000    0.0337    0.0000               0.0000     1.2700 f
  wptr_full/U146/Y (MUX21X1_RVT)                                            0.0370                         0.0819     1.3519 f
  wptr_full/wgraynext[9] (net)                  1       0.5092                                             0.0000     1.3519 f
  wptr_full/wptr_reg_9_/D (SDFFARX1_RVT)                          0.0000    0.0370    0.0000               0.0000     1.3519 f
  data arrival time                                                                                                   1.3519

  clock wclk (rise edge)                                                                                   0.8500     0.8500
  clock network delay (ideal)                                                                              0.0500     0.9000
  clock uncertainty                                                                                       -0.0080     0.8920
  wptr_full/wptr_reg_9_/CLK (SDFFARX1_RVT)                                                                 0.0000     0.8920 r
  library setup time                                                                                      -0.1108     0.7812
  data required time                                                                                                  0.7812
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.7812
  data arrival time                                                                                                  -1.3519
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.5707


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_6_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  input external delay                                                                                    -0.1000    -0.0500 f
  winc (in)                                                                 0.0263                         0.0112    -0.0388 f
  winc (net)                                    1       5.3087                                             0.0000    -0.0388 f
  U35/A (INVX8_RVT)                                               0.0000    0.0263    0.0000               0.0000    -0.0388 f
  U35/Y (INVX8_RVT)                                                         0.0304                         0.0305    -0.0083 r
  n33 (net)                                     1      21.0310                                             0.0000    -0.0083 r
  U33/A (INVX32_RVT)                                              0.0000    0.0304    0.0000               0.0000    -0.0083 r
  U33/Y (INVX32_RVT)                                                        0.6909                         0.4773     0.4690 f
  n28 (net)                                     1     2574.0898                                            0.0000     0.4690 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.6909    0.0000               0.0000     0.4690 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1621                         0.4749     0.9439 f
  io_b_winc_net (net)                          13       7.8363                                             0.0000     0.9439 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     0.9439 f
  wptr_full/winc (net)                                  7.8363                                             0.0000     0.9439 f
  wptr_full/U18/A2 (AND2X1_RVT)                                   0.0000    0.1621    0.0000               0.0000     0.9439 f
  wptr_full/U18/Y (AND2X1_RVT)                                              0.0488                         0.1145     1.0584 f
  wptr_full/n138 (net)                          4       2.1734                                             0.0000     1.0584 f
  wptr_full/U94/A1 (NAND2X0_RVT)                                  0.0000    0.0488    0.0000               0.0000     1.0584 f
  wptr_full/U94/Y (NAND2X0_RVT)                                             0.0662                         0.0653     1.1238 r
  wptr_full/n44 (net)                           3       1.7903                                             0.0000     1.1238 r
  wptr_full/U92/A1 (NAND2X0_RVT)                                  0.0000    0.0662    0.0000               0.0000     1.1238 r
  wptr_full/U92/Y (NAND2X0_RVT)                                             0.0482                         0.0392     1.1629 f
  wptr_full/n41 (net)                           1       0.6071                                             0.0000     1.1629 f
  wptr_full/U91/A1 (AND2X1_RVT)                                   0.0000    0.0482    0.0000               0.0000     1.1629 f
  wptr_full/U91/Y (AND2X1_RVT)                                              0.0314                         0.0662     1.2292 f
  wptr_full/wbinnext_6_ (net)                   3       1.6286                                             0.0000     1.2292 f
  wptr_full/U58/A (INVX0_RVT)                                     0.0000    0.0314    0.0000               0.0000     1.2292 f
  wptr_full/U58/Y (INVX0_RVT)                                               0.0221                         0.0253     1.2545 r
  wptr_full/n59 (net)                           1       0.5592                                             0.0000     1.2545 r
  wptr_full/U95/A3 (AO22X1_RVT)                                   0.0000    0.0221    0.0000               0.0000     1.2545 r
  wptr_full/U95/Y (AO22X1_RVT)                                              0.0389                         0.0663     1.3208 r
  wptr_full/wgraynext[6] (net)                  2       1.4962                                             0.0000     1.3208 r
  wptr_full/wptr_reg_6_/D (SDFFARX1_RVT)                          0.0000    0.0389    0.0000               0.0000     1.3208 r
  data arrival time                                                                                                   1.3208

  clock wclk (rise edge)                                                                                   0.8500     0.8500
  clock network delay (ideal)                                                                              0.0500     0.9000
  clock uncertainty                                                                                       -0.0080     0.8920
  wptr_full/wptr_reg_6_/CLK (SDFFARX1_RVT)                                                                 0.0000     0.8920 r
  library setup time                                                                                      -0.1234     0.7686
  data required time                                                                                                  0.7686
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.7686
  data arrival time                                                                                                  -1.3208
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.5522


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_8_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  input external delay                                                                                    -0.1000    -0.0500 f
  winc (in)                                                                 0.0263                         0.0112    -0.0388 f
  winc (net)                                    1       5.3087                                             0.0000    -0.0388 f
  U35/A (INVX8_RVT)                                               0.0000    0.0263    0.0000               0.0000    -0.0388 f
  U35/Y (INVX8_RVT)                                                         0.0304                         0.0305    -0.0083 r
  n33 (net)                                     1      21.0310                                             0.0000    -0.0083 r
  U33/A (INVX32_RVT)                                              0.0000    0.0304    0.0000               0.0000    -0.0083 r
  U33/Y (INVX32_RVT)                                                        0.6909                         0.4773     0.4690 f
  n28 (net)                                     1     2574.0898                                            0.0000     0.4690 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.6909    0.0000               0.0000     0.4690 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1621                         0.4749     0.9439 f
  io_b_winc_net (net)                          13       7.8363                                             0.0000     0.9439 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     0.9439 f
  wptr_full/winc (net)                                  7.8363                                             0.0000     0.9439 f
  wptr_full/U15/A2 (AND2X2_RVT)                                   0.0000    0.1621    0.0000               0.0000     0.9439 f
  wptr_full/U15/Y (AND2X2_RVT)                                              0.0559                         0.1334     1.0773 f
  wptr_full/n130 (net)                          6       4.2950                                             0.0000     1.0773 f
  wptr_full/U16/A2 (AND3X1_RVT)                                   0.0000    0.0559    0.0000               0.0000     1.0773 f
  wptr_full/U16/Y (AND3X1_RVT)                                              0.0368                         0.0880     1.1654 f
  wptr_full/n123 (net)                          3       1.6742                                             0.0000     1.1654 f
  wptr_full/U25/A4 (OAI22X1_RVT)                                  0.0000    0.0368    0.0000               0.0000     1.1654 f
  wptr_full/U25/Y (OAI22X1_RVT)                                             0.0193                         0.0766     1.2419 r
  wptr_full/n119 (net)                          1       0.5794                                             0.0000     1.2419 r
  wptr_full/U69/A4 (AO22X1_RVT)                                   0.0000    0.0193    0.0000               0.0000     1.2419 r
  wptr_full/U69/Y (AO22X1_RVT)                                              0.0414                         0.0718     1.3137 r
  wptr_full/wgraynext[8] (net)                  2       1.8033                                             0.0000     1.3137 r
  wptr_full/wptr_reg_8_/D (SDFFARX1_RVT)                          0.0000    0.0414    0.0000               0.0000     1.3137 r
  data arrival time                                                                                                   1.3137

  clock wclk (rise edge)                                                                                   0.8500     0.8500
  clock network delay (ideal)                                                                              0.0500     0.9000
  clock uncertainty                                                                                       -0.0080     0.8920
  wptr_full/wptr_reg_8_/CLK (SDFFARX1_RVT)                                                                 0.0000     0.8920 r
  library setup time                                                                                      -0.1241     0.7679
  data required time                                                                                                  0.7679
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.7679
  data arrival time                                                                                                  -1.3137
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.5458


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_0_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  input external delay                                                                                    -0.1000    -0.0500 f
  rinc (in)                                                                 0.0212                         0.0063    -0.0437 f
  rinc (net)                                    1       2.7166                                             0.0000    -0.0437 f
  U14/A (INVX4_RVT)                                               0.0000    0.0212    0.0000               0.0000    -0.0437 f
  U14/Y (INVX4_RVT)                                                         0.0151                         0.0167    -0.0269 r
  n31 (net)                                     1       2.0785                                             0.0000    -0.0269 r
  U15/A (NBUFFX16_RVT)                                            0.0000    0.0151    0.0000               0.0000    -0.0269 r
  U15/Y (NBUFFX16_RVT)                                                      0.0295                         0.0505     0.0235 r
  n27 (net)                                     1      21.0310                                             0.0000     0.0235 r
  U32/A (INVX32_RVT)                                              0.0000    0.0295    0.0000               0.0000     0.0235 r
  U32/Y (INVX32_RVT)                                                        0.6960                         0.4772     0.5008 f
  n26 (net)                                     1     2574.0898                                            0.0000     0.5008 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.6960    0.0000               0.0000     0.5008 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.1619                         0.4756     0.9764 f
  io_b_rinc_net (net)                           9       7.4269                                             0.0000     0.9764 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     0.9764 f
  rptr_empty/rinc (net)                                 7.4269                                             0.0000     0.9764 f
  rptr_empty/U6/A1 (AO21X1_RVT)                                   0.0000    0.1619    0.0000               0.0000     0.9764 f
  rptr_empty/U6/Y (AO21X1_RVT)                                              0.0441                         0.1315     1.1079 f
  rptr_empty/n331 (net)                         2       2.2199                                             0.0000     1.1079 f
  rptr_empty/U5/A1 (XNOR2X2_RVT)                                  0.0000    0.0441    0.0000               0.0000     1.1079 f
  rptr_empty/U5/Y (XNOR2X2_RVT)                                             0.0390                         0.1007     1.2086 r
  rptr_empty/rgraynext[0] (net)                 2       2.2064                                             0.0000     1.2086 r
  rptr_empty/rptr_reg_0_/D (SDFFARX1_RVT)                         0.0000    0.0390    0.0000               0.0000     1.2086 r
  data arrival time                                                                                                   1.2086

  clock rclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              0.0500     0.8000
  clock uncertainty                                                                                       -0.0080     0.7920
  rptr_empty/rptr_reg_0_/CLK (SDFFARX1_RVT)                                                                0.0000     0.7920 r
  library setup time                                                                                      -0.1234     0.6686
  data required time                                                                                                  0.6686
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.6686
  data arrival time                                                                                                  -1.2086
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.5400


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_0_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  input external delay                                                                                    -0.1000    -0.0500 f
  rinc (in)                                                                 0.0212                         0.0063    -0.0437 f
  rinc (net)                                    1       2.7166                                             0.0000    -0.0437 f
  U14/A (INVX4_RVT)                                               0.0000    0.0212    0.0000               0.0000    -0.0437 f
  U14/Y (INVX4_RVT)                                                         0.0151                         0.0167    -0.0269 r
  n31 (net)                                     1       2.0785                                             0.0000    -0.0269 r
  U15/A (NBUFFX16_RVT)                                            0.0000    0.0151    0.0000               0.0000    -0.0269 r
  U15/Y (NBUFFX16_RVT)                                                      0.0295                         0.0505     0.0235 r
  n27 (net)                                     1      21.0310                                             0.0000     0.0235 r
  U32/A (INVX32_RVT)                                              0.0000    0.0295    0.0000               0.0000     0.0235 r
  U32/Y (INVX32_RVT)                                                        0.6960                         0.4772     0.5008 f
  n26 (net)                                     1     2574.0898                                            0.0000     0.5008 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.6960    0.0000               0.0000     0.5008 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.1619                         0.4756     0.9764 f
  io_b_rinc_net (net)                           9       7.4269                                             0.0000     0.9764 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     0.9764 f
  rptr_empty/rinc (net)                                 7.4269                                             0.0000     0.9764 f
  rptr_empty/U103/A (INVX4_RVT)                                   0.0000    0.1619    0.0000               0.0000     0.9764 f
  rptr_empty/U103/Y (INVX4_RVT)                                             0.0700                         0.0475     1.0239 r
  rptr_empty/n251 (net)                         6       4.2748                                             0.0000     1.0239 r
  rptr_empty/U43/A (INVX2_RVT)                                    0.0000    0.0700    0.0000               0.0000     1.0239 r
  rptr_empty/U43/Y (INVX2_RVT)                                              0.0553                         0.0483     1.0721 f
  rptr_empty/n211 (net)                        12       6.8494                                             0.0000     1.0721 f
  rptr_empty/U168/A2 (AND2X1_RVT)                                 0.0000    0.0553    0.0000               0.0000     1.0721 f
  rptr_empty/U168/Y (AND2X1_RVT)                                            0.0281                         0.0703     1.1425 f
  rptr_empty/n327 (net)                         2       1.2118                                             0.0000     1.1425 f
  rptr_empty/U156/A (INVX0_RVT)                                   0.0000    0.0281    0.0000               0.0000     1.1425 f
  rptr_empty/U156/Y (INVX0_RVT)                                             0.0213                         0.0244     1.1669 r
  rptr_empty/n332 (net)                         1       0.6082                                             0.0000     1.1669 r
  rptr_empty/U214/A1 (AND2X1_RVT)                                 0.0000    0.0213    0.0000               0.0000     1.1669 r
  rptr_empty/U214/Y (AND2X1_RVT)                                            0.0227                         0.0454     1.2123 r
  rptr_empty/rbinnext[0] (net)                  1       0.5122                                             0.0000     1.2123 r
  rptr_empty/rbin_reg_0_/D (SDFFARX1_RVT)                         0.0000    0.0227    0.0000               0.0000     1.2123 r
  data arrival time                                                                                                   1.2123

  clock rclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              0.0500     0.8000
  clock uncertainty                                                                                       -0.0080     0.7920
  rptr_empty/rbin_reg_0_/CLK (SDFFARX1_RVT)                                                                0.0000     0.7920 r
  library setup time                                                                                      -0.1181     0.6739
  data required time                                                                                                  0.6739
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.6739
  data arrival time                                                                                                  -1.2123
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.5384


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_4_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  input external delay                                                                                    -0.1000    -0.0500 f
  winc (in)                                                                 0.0263                         0.0112    -0.0388 f
  winc (net)                                    1       5.3087                                             0.0000    -0.0388 f
  U35/A (INVX8_RVT)                                               0.0000    0.0263    0.0000               0.0000    -0.0388 f
  U35/Y (INVX8_RVT)                                                         0.0304                         0.0305    -0.0083 r
  n33 (net)                                     1      21.0310                                             0.0000    -0.0083 r
  U33/A (INVX32_RVT)                                              0.0000    0.0304    0.0000               0.0000    -0.0083 r
  U33/Y (INVX32_RVT)                                                        0.6909                         0.4773     0.4690 f
  n28 (net)                                     1     2574.0898                                            0.0000     0.4690 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.6909    0.0000               0.0000     0.4690 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1621                         0.4749     0.9439 f
  io_b_winc_net (net)                          13       7.8363                                             0.0000     0.9439 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     0.9439 f
  wptr_full/winc (net)                                  7.8363                                             0.0000     0.9439 f
  wptr_full/U50/A3 (NAND3X0_RVT)                                  0.0000    0.1621    0.0000               0.0000     0.9439 f
  wptr_full/U50/Y (NAND3X0_RVT)                                             0.0835                         0.0840     1.0280 r
  wptr_full/n23 (net)                           1       0.7084                                             0.0000     1.0280 r
  wptr_full/U49/A2 (NOR2X0_RVT)                                   0.0000    0.0835    0.0000               0.0000     1.0280 r
  wptr_full/U49/Y (NOR2X0_RVT)                                              0.0288                         0.0924     1.1204 f
  wptr_full/n30 (net)                           3       1.7369                                             0.0000     1.1204 f
  wptr_full/U64/A2 (OA21X1_RVT)                                   0.0000    0.0288    0.0000               0.0000     1.1204 f
  wptr_full/U64/Y (OA21X1_RVT)                                              0.0381                         0.0747     1.1950 f
  wptr_full/n158 (net)                          4       2.1941                                             0.0000     1.1950 f
  wptr_full/U59/A (INVX0_RVT)                                     0.0000    0.0381    0.0000               0.0000     1.1950 f
  wptr_full/U59/Y (INVX0_RVT)                                               0.0250                         0.0276     1.2226 r
  wptr_full/n58 (net)                           1       0.5794                                             0.0000     1.2226 r
  wptr_full/U80/A4 (AO22X1_RVT)                                   0.0000    0.0250    0.0000               0.0000     1.2226 r
  wptr_full/U80/Y (AO22X1_RVT)                                              0.0408                         0.0730     1.2956 r
  wptr_full/wgraynext[4] (net)                  2       1.7367                                             0.0000     1.2956 r
  wptr_full/wptr_reg_4_/D (SDFFARX1_RVT)                          0.0000    0.0408    0.0000               0.0000     1.2956 r
  data arrival time                                                                                                   1.2956

  clock wclk (rise edge)                                                                                   0.8500     0.8500
  clock network delay (ideal)                                                                              0.0500     0.9000
  clock uncertainty                                                                                       -0.0080     0.8920
  wptr_full/wptr_reg_4_/CLK (SDFFARX1_RVT)                                                                 0.0000     0.8920 r
  library setup time                                                                                      -0.1239     0.7681
  data required time                                                                                                  0.7681
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.7681
  data arrival time                                                                                                  -1.2956
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.5275


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_7_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  input external delay                                                                                    -0.1000    -0.0500 f
  winc (in)                                                                 0.0263                         0.0112    -0.0388 f
  winc (net)                                    1       5.3087                                             0.0000    -0.0388 f
  U35/A (INVX8_RVT)                                               0.0000    0.0263    0.0000               0.0000    -0.0388 f
  U35/Y (INVX8_RVT)                                                         0.0304                         0.0305    -0.0083 r
  n33 (net)                                     1      21.0310                                             0.0000    -0.0083 r
  U33/A (INVX32_RVT)                                              0.0000    0.0304    0.0000               0.0000    -0.0083 r
  U33/Y (INVX32_RVT)                                                        0.6909                         0.4773     0.4690 f
  n28 (net)                                     1     2574.0898                                            0.0000     0.4690 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.6909    0.0000               0.0000     0.4690 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1621                         0.4749     0.9439 f
  io_b_winc_net (net)                          13       7.8363                                             0.0000     0.9439 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     0.9439 f
  wptr_full/winc (net)                                  7.8363                                             0.0000     0.9439 f
  wptr_full/U15/A2 (AND2X2_RVT)                                   0.0000    0.1621    0.0000               0.0000     0.9439 f
  wptr_full/U15/Y (AND2X2_RVT)                                              0.0559                         0.1334     1.0773 f
  wptr_full/n130 (net)                          6       4.2950                                             0.0000     1.0773 f
  wptr_full/U16/A2 (AND3X1_RVT)                                   0.0000    0.0559    0.0000               0.0000     1.0773 f
  wptr_full/U16/Y (AND3X1_RVT)                                              0.0368                         0.0880     1.1654 f
  wptr_full/n123 (net)                          3       1.6742                                             0.0000     1.1654 f
  wptr_full/U38/A4 (OA22X1_RVT)                                   0.0000    0.0368    0.0000               0.0000     1.1654 f
  wptr_full/U38/Y (OA22X1_RVT)                                              0.0381                         0.0727     1.2380 f
  wptr_full/n17 (net)                           3       1.6106                                             0.0000     1.2380 f
  wptr_full/U85/A4 (AO22X1_RVT)                                   0.0000    0.0381    0.0000               0.0000     1.2380 f
  wptr_full/U85/Y (AO22X1_RVT)                                              0.0366                         0.0691     1.3071 f
  wptr_full/wgraynext[7] (net)                  2       2.1905                                             0.0000     1.3071 f
  wptr_full/wptr_reg_7_/D (SDFFARX1_RVT)                          0.0000    0.0366    0.0000               0.0000     1.3071 f
  data arrival time                                                                                                   1.3071

  clock wclk (rise edge)                                                                                   0.8500     0.8500
  clock network delay (ideal)                                                                              0.0500     0.9000
  clock uncertainty                                                                                       -0.0080     0.8920
  wptr_full/wptr_reg_7_/CLK (SDFFARX1_RVT)                                                                 0.0000     0.8920 r
  library setup time                                                                                      -0.1107     0.7813
  data required time                                                                                                  0.7813
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.7813
  data arrival time                                                                                                  -1.3071
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.5258


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_1_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  input external delay                                                                                    -0.1000    -0.0500 f
  winc (in)                                                                 0.0263                         0.0112    -0.0388 f
  winc (net)                                    1       5.3087                                             0.0000    -0.0388 f
  U35/A (INVX8_RVT)                                               0.0000    0.0263    0.0000               0.0000    -0.0388 f
  U35/Y (INVX8_RVT)                                                         0.0304                         0.0305    -0.0083 r
  n33 (net)                                     1      21.0310                                             0.0000    -0.0083 r
  U33/A (INVX32_RVT)                                              0.0000    0.0304    0.0000               0.0000    -0.0083 r
  U33/Y (INVX32_RVT)                                                        0.6909                         0.4773     0.4690 f
  n28 (net)                                     1     2574.0898                                            0.0000     0.4690 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.6909    0.0000               0.0000     0.4690 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1621                         0.4749     0.9439 f
  io_b_winc_net (net)                          13       7.8363                                             0.0000     0.9439 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     0.9439 f
  wptr_full/winc (net)                                  7.8363                                             0.0000     0.9439 f
  wptr_full/U15/A2 (AND2X2_RVT)                                   0.0000    0.1621    0.0000               0.0000     0.9439 f
  wptr_full/U15/Y (AND2X2_RVT)                                              0.0559                         0.1334     1.0773 f
  wptr_full/n130 (net)                          6       4.2950                                             0.0000     1.0773 f
  wptr_full/U60/A1 (OR2X1_RVT)                                    0.0000    0.0559    0.0000               0.0000     1.0773 f
  wptr_full/U60/Y (OR2X1_RVT)                                               0.0288                         0.0751     1.1524 f
  wptr_full/n135 (net)                          2       1.5428                                             0.0000     1.1524 f
  wptr_full/U139/A1 (AND2X1_RVT)                                  0.0000    0.0288    0.0000               0.0000     1.1524 f
  wptr_full/U139/Y (AND2X1_RVT)                                             0.0297                         0.0570     1.2094 f
  wptr_full/n109 (net)                          2       1.6196                                             0.0000     1.2094 f
  wptr_full/U145/S0 (MUX21X1_RVT)                                 0.0000    0.0297    0.0000               0.0000     1.2094 f
  wptr_full/U145/Y (MUX21X1_RVT)                                            0.0341                         0.0792     1.2886 r
  wptr_full/wgraynext[1] (net)                  1       0.5122                                             0.0000     1.2886 r
  wptr_full/wptr_reg_1_/D (SDFFARX1_RVT)                          0.0000    0.0341    0.0000               0.0000     1.2886 r
  data arrival time                                                                                                   1.2886

  clock wclk (rise edge)                                                                                   0.8500     0.8500
  clock network delay (ideal)                                                                              0.0500     0.9000
  clock uncertainty                                                                                       -0.0080     0.8920
  wptr_full/wptr_reg_1_/CLK (SDFFARX1_RVT)                                                                 0.0000     0.8920 r
  library setup time                                                                                      -0.1220     0.7700
  data required time                                                                                                  0.7700
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.7700
  data arrival time                                                                                                  -1.2886
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.5187


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_3_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  input external delay                                                                                    -0.1000    -0.0500 f
  winc (in)                                                                 0.0263                         0.0112    -0.0388 f
  winc (net)                                    1       5.3087                                             0.0000    -0.0388 f
  U35/A (INVX8_RVT)                                               0.0000    0.0263    0.0000               0.0000    -0.0388 f
  U35/Y (INVX8_RVT)                                                         0.0304                         0.0305    -0.0083 r
  n33 (net)                                     1      21.0310                                             0.0000    -0.0083 r
  U33/A (INVX32_RVT)                                              0.0000    0.0304    0.0000               0.0000    -0.0083 r
  U33/Y (INVX32_RVT)                                                        0.6909                         0.4773     0.4690 f
  n28 (net)                                     1     2574.0898                                            0.0000     0.4690 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.6909    0.0000               0.0000     0.4690 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1621                         0.4749     0.9439 f
  io_b_winc_net (net)                          13       7.8363                                             0.0000     0.9439 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     0.9439 f
  wptr_full/winc (net)                                  7.8363                                             0.0000     0.9439 f
  wptr_full/U100/A (INVX8_RVT)                                    0.0000    0.1621    0.0000               0.0000     0.9439 f
  wptr_full/U100/Y (INVX8_RVT)                                              0.0639                         0.0361     0.9801 r
  wptr_full/n127 (net)                          4       4.4640                                             0.0000     0.9801 r
  wptr_full/U14/A1 (OR2X2_RVT)                                    0.0000    0.0639    0.0000               0.0000     0.9801 r
  wptr_full/U14/Y (OR2X2_RVT)                                               0.0377                         0.0843     1.0644 r
  wptr_full/n134 (net)                          7       3.9320                                             0.0000     1.0644 r
  wptr_full/U19/A2 (OA21X1_RVT)                                   0.0000    0.0377    0.0000               0.0000     1.0644 r
  wptr_full/U19/Y (OA21X1_RVT)                                              0.0292                         0.0675     1.1319 r
  wptr_full/n10 (net)                           1       0.6940                                             0.0000     1.1319 r
  wptr_full/U12/A2 (OR2X2_RVT)                                    0.0000    0.0292    0.0000               0.0000     1.1319 r
  wptr_full/U12/Y (OR2X2_RVT)                                               0.0282                         0.0574     1.1893 r
  wptr_full/n114 (net)                          2       1.8063                                             0.0000     1.1893 r
  wptr_full/U11/S0 (MUX21X2_RVT)                                  0.0000    0.0282    0.0000               0.0000     1.1893 r
  wptr_full/U11/Y (MUX21X2_RVT)                                             0.0429                         0.0915     1.2807 r
  wptr_full/wgraynext[3] (net)                  2       2.2064                                             0.0000     1.2807 r
  wptr_full/wptr_reg_3_/D (SDFFARX1_RVT)                          0.0000    0.0429    0.0000               0.0000     1.2807 r
  data arrival time                                                                                                   1.2807

  clock wclk (rise edge)                                                                                   0.8500     0.8500
  clock network delay (ideal)                                                                              0.0500     0.9000
  clock uncertainty                                                                                       -0.0080     0.8920
  wptr_full/wptr_reg_3_/CLK (SDFFARX1_RVT)                                                                 0.0000     0.8920 r
  library setup time                                                                                      -0.1245     0.7675
  data required time                                                                                                  0.7675
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.7675
  data arrival time                                                                                                  -1.2807
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.5133


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_2_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  input external delay                                                                                    -0.1000    -0.0500 f
  rinc (in)                                                                 0.0212                         0.0063    -0.0437 f
  rinc (net)                                    1       2.7166                                             0.0000    -0.0437 f
  U14/A (INVX4_RVT)                                               0.0000    0.0212    0.0000               0.0000    -0.0437 f
  U14/Y (INVX4_RVT)                                                         0.0151                         0.0167    -0.0269 r
  n31 (net)                                     1       2.0785                                             0.0000    -0.0269 r
  U15/A (NBUFFX16_RVT)                                            0.0000    0.0151    0.0000               0.0000    -0.0269 r
  U15/Y (NBUFFX16_RVT)                                                      0.0295                         0.0505     0.0235 r
  n27 (net)                                     1      21.0310                                             0.0000     0.0235 r
  U32/A (INVX32_RVT)                                              0.0000    0.0295    0.0000               0.0000     0.0235 r
  U32/Y (INVX32_RVT)                                                        0.6960                         0.4772     0.5008 f
  n26 (net)                                     1     2574.0898                                            0.0000     0.5008 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.6960    0.0000               0.0000     0.5008 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.1619                         0.4756     0.9764 f
  io_b_rinc_net (net)                           9       7.4269                                             0.0000     0.9764 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     0.9764 f
  rptr_empty/rinc (net)                                 7.4269                                             0.0000     0.9764 f
  rptr_empty/U103/A (INVX4_RVT)                                   0.0000    0.1619    0.0000               0.0000     0.9764 f
  rptr_empty/U103/Y (INVX4_RVT)                                             0.0700                         0.0475     1.0239 r
  rptr_empty/n251 (net)                         6       4.2748                                             0.0000     1.0239 r
  rptr_empty/U43/A (INVX2_RVT)                                    0.0000    0.0700    0.0000               0.0000     1.0239 r
  rptr_empty/U43/Y (INVX2_RVT)                                              0.0553                         0.0483     1.0721 f
  rptr_empty/n211 (net)                        12       6.8494                                             0.0000     1.0721 f
  rptr_empty/U116/A1 (NAND2X0_RVT)                                0.0000    0.0553    0.0000               0.0000     1.0721 f
  rptr_empty/U116/Y (NAND2X0_RVT)                                           0.0400                         0.0488     1.1210 r
  rptr_empty/n322 (net)                         1       0.5524                                             0.0000     1.1210 r
  rptr_empty/U167/A1 (AND3X1_RVT)                                 0.0000    0.0400    0.0000               0.0000     1.1210 r
  rptr_empty/U167/Y (AND3X1_RVT)                                            0.0279                         0.0608     1.1817 r
  rptr_empty/n351 (net)                         1       0.5122                                             0.0000     1.1817 r
  rptr_empty/rbin_reg_2_/D (SDFFARX1_RVT)                         0.0000    0.0279    0.0000               0.0000     1.1817 r
  data arrival time                                                                                                   1.1817

  clock rclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              0.0500     0.8000
  clock uncertainty                                                                                       -0.0080     0.7920
  rptr_empty/rbin_reg_2_/CLK (SDFFARX1_RVT)                                                                0.0000     0.7920 r
  library setup time                                                                                      -0.1200     0.6720
  data required time                                                                                                  0.6720
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.6720
  data arrival time                                                                                                  -1.1817
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.5097


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_3_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  input external delay                                                                                    -0.1000    -0.0500 f
  rinc (in)                                                                 0.0212                         0.0063    -0.0437 f
  rinc (net)                                    1       2.7166                                             0.0000    -0.0437 f
  U14/A (INVX4_RVT)                                               0.0000    0.0212    0.0000               0.0000    -0.0437 f
  U14/Y (INVX4_RVT)                                                         0.0151                         0.0167    -0.0269 r
  n31 (net)                                     1       2.0785                                             0.0000    -0.0269 r
  U15/A (NBUFFX16_RVT)                                            0.0000    0.0151    0.0000               0.0000    -0.0269 r
  U15/Y (NBUFFX16_RVT)                                                      0.0295                         0.0505     0.0235 r
  n27 (net)                                     1      21.0310                                             0.0000     0.0235 r
  U32/A (INVX32_RVT)                                              0.0000    0.0295    0.0000               0.0000     0.0235 r
  U32/Y (INVX32_RVT)                                                        0.6960                         0.4772     0.5008 f
  n26 (net)                                     1     2574.0898                                            0.0000     0.5008 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.6960    0.0000               0.0000     0.5008 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.1619                         0.4756     0.9764 f
  io_b_rinc_net (net)                           9       7.4269                                             0.0000     0.9764 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     0.9764 f
  rptr_empty/rinc (net)                                 7.4269                                             0.0000     0.9764 f
  rptr_empty/U130/A2 (NAND3X0_RVT)                                0.0000    0.1619    0.0000               0.0000     0.9764 f
  rptr_empty/U130/Y (NAND3X0_RVT)                                           0.0799                         0.0766     1.0530 r
  rptr_empty/n203 (net)                         1       0.5798                                             0.0000     1.0530 r
  rptr_empty/U47/A2 (OA21X1_RVT)                                  0.0000    0.0799    0.0000               0.0000     1.0530 r
  rptr_empty/U47/Y (OA21X1_RVT)                                             0.0286                         0.0754     1.1283 r
  rptr_empty/n154 (net)                         1       0.6082                                             0.0000     1.1283 r
  rptr_empty/U24/A1 (AND2X1_RVT)                                  0.0000    0.0286    0.0000               0.0000     1.1283 r
  rptr_empty/U24/Y (AND2X1_RVT)                                             0.0269                         0.0518     1.1801 r
  rptr_empty/n369 (net)                         2       1.0614                                             0.0000     1.1801 r
  rptr_empty/rbin_reg_3_/D (SDFFARX1_RVT)                         0.0000    0.0269    0.0000               0.0000     1.1801 r
  data arrival time                                                                                                   1.1801

  clock rclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              0.0500     0.8000
  clock uncertainty                                                                                       -0.0080     0.7920
  rptr_empty/rbin_reg_3_/CLK (SDFFARX1_RVT)                                                                0.0000     0.7920 r
  library setup time                                                                                      -0.1196     0.6724
  data required time                                                                                                  0.6724
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.6724
  data arrival time                                                                                                  -1.1801
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.5078


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_2_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  input external delay                                                                                    -0.1000    -0.0500 f
  rinc (in)                                                                 0.0212                         0.0063    -0.0437 f
  rinc (net)                                    1       2.7166                                             0.0000    -0.0437 f
  U14/A (INVX4_RVT)                                               0.0000    0.0212    0.0000               0.0000    -0.0437 f
  U14/Y (INVX4_RVT)                                                         0.0151                         0.0167    -0.0269 r
  n31 (net)                                     1       2.0785                                             0.0000    -0.0269 r
  U15/A (NBUFFX16_RVT)                                            0.0000    0.0151    0.0000               0.0000    -0.0269 r
  U15/Y (NBUFFX16_RVT)                                                      0.0295                         0.0505     0.0235 r
  n27 (net)                                     1      21.0310                                             0.0000     0.0235 r
  U32/A (INVX32_RVT)                                              0.0000    0.0295    0.0000               0.0000     0.0235 r
  U32/Y (INVX32_RVT)                                                        0.6960                         0.4772     0.5008 f
  n26 (net)                                     1     2574.0898                                            0.0000     0.5008 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.6960    0.0000               0.0000     0.5008 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.1619                         0.4756     0.9764 f
  io_b_rinc_net (net)                           9       7.4269                                             0.0000     0.9764 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     0.9764 f
  rptr_empty/rinc (net)                                 7.4269                                             0.0000     0.9764 f
  rptr_empty/U128/A2 (NAND2X0_RVT)                                0.0000    0.1619    0.0000               0.0000     0.9764 f
  rptr_empty/U128/Y (NAND2X0_RVT)                                           0.0814                         0.0875     1.0639 r
  rptr_empty/n210 (net)                         1       0.5565                                             0.0000     1.0639 r
  rptr_empty/U135/A1 (NAND2X0_RVT)                                0.0000    0.0814    0.0000               0.0000     1.0639 r
  rptr_empty/U135/Y (NAND2X0_RVT)                                           0.0641                         0.0521     1.1160 f
  rptr_empty/n209 (net)                         2       1.1640                                             0.0000     1.1160 f
  rptr_empty/U32/A2 (NAND4X0_RVT)                                 0.0000    0.0641    0.0000               0.0000     1.1160 f
  rptr_empty/U32/Y (NAND4X0_RVT)                                            0.0479                         0.0558     1.1718 r
  rptr_empty/n150 (net)                         1       0.5122                                             0.0000     1.1718 r
  rptr_empty/rptr_reg_2_/D (SDFFARX1_RVT)                         0.0000    0.0479    0.0000               0.0000     1.1718 r
  data arrival time                                                                                                   1.1718

  clock rclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              0.0500     0.8000
  clock uncertainty                                                                                       -0.0080     0.7920
  rptr_empty/rptr_reg_2_/CLK (SDFFARX1_RVT)                                                                0.0000     0.7920 r
  library setup time                                                                                      -0.1259     0.6661
  data required time                                                                                                  0.6661
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.6661
  data arrival time                                                                                                  -1.1718
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.5057


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_5_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  input external delay                                                                                    -0.1000    -0.0500 f
  winc (in)                                                                 0.0263                         0.0112    -0.0388 f
  winc (net)                                    1       5.3087                                             0.0000    -0.0388 f
  U35/A (INVX8_RVT)                                               0.0000    0.0263    0.0000               0.0000    -0.0388 f
  U35/Y (INVX8_RVT)                                                         0.0304                         0.0305    -0.0083 r
  n33 (net)                                     1      21.0310                                             0.0000    -0.0083 r
  U33/A (INVX32_RVT)                                              0.0000    0.0304    0.0000               0.0000    -0.0083 r
  U33/Y (INVX32_RVT)                                                        0.6909                         0.4773     0.4690 f
  n28 (net)                                     1     2574.0898                                            0.0000     0.4690 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.6909    0.0000               0.0000     0.4690 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1621                         0.4749     0.9439 f
  io_b_winc_net (net)                          13       7.8363                                             0.0000     0.9439 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     0.9439 f
  wptr_full/winc (net)                                  7.8363                                             0.0000     0.9439 f
  wptr_full/U18/A2 (AND2X1_RVT)                                   0.0000    0.1621    0.0000               0.0000     0.9439 f
  wptr_full/U18/Y (AND2X1_RVT)                                              0.0488                         0.1145     1.0584 f
  wptr_full/n138 (net)                          4       2.1734                                             0.0000     1.0584 f
  wptr_full/U94/A1 (NAND2X0_RVT)                                  0.0000    0.0488    0.0000               0.0000     1.0584 f
  wptr_full/U94/Y (NAND2X0_RVT)                                             0.0662                         0.0653     1.1238 r
  wptr_full/n44 (net)                           3       1.7903                                             0.0000     1.1238 r
  wptr_full/U81/A1 (AND2X1_RVT)                                   0.0000    0.0662    0.0000               0.0000     1.1238 r
  wptr_full/U81/Y (AND2X1_RVT)                                              0.0337                         0.0643     1.1881 r
  wptr_full/n157 (net)                          3       1.6545                                             0.0000     1.1881 r
  wptr_full/U86/A2 (OA21X1_RVT)                                   0.0000    0.0337    0.0000               0.0000     1.1881 r
  wptr_full/U86/Y (OA21X1_RVT)                                              0.0411                         0.0783     1.2664 r
  wptr_full/wgraynext[5] (net)                  2       2.2064                                             0.0000     1.2664 r
  wptr_full/wptr_reg_5_/D (SDFFARX1_RVT)                          0.0000    0.0411    0.0000               0.0000     1.2664 r
  data arrival time                                                                                                   1.2664

  clock wclk (rise edge)                                                                                   0.8500     0.8500
  clock network delay (ideal)                                                                              0.0500     0.9000
  clock uncertainty                                                                                       -0.0080     0.8920
  wptr_full/wptr_reg_5_/CLK (SDFFARX1_RVT)                                                                 0.0000     0.8920 r
  library setup time                                                                                      -0.1240     0.7680
  data required time                                                                                                  0.7680
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.7680
  data arrival time                                                                                                  -1.2664
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.4984


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_2_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  input external delay                                                                                    -0.1000    -0.0500 f
  winc (in)                                                                 0.0263                         0.0112    -0.0388 f
  winc (net)                                    1       5.3087                                             0.0000    -0.0388 f
  U35/A (INVX8_RVT)                                               0.0000    0.0263    0.0000               0.0000    -0.0388 f
  U35/Y (INVX8_RVT)                                                         0.0304                         0.0305    -0.0083 r
  n33 (net)                                     1      21.0310                                             0.0000    -0.0083 r
  U33/A (INVX32_RVT)                                              0.0000    0.0304    0.0000               0.0000    -0.0083 r
  U33/Y (INVX32_RVT)                                                        0.6909                         0.4773     0.4690 f
  n28 (net)                                     1     2574.0898                                            0.0000     0.4690 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.6909    0.0000               0.0000     0.4690 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1621                         0.4749     0.9439 f
  io_b_winc_net (net)                          13       7.8363                                             0.0000     0.9439 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     0.9439 f
  wptr_full/winc (net)                                  7.8363                                             0.0000     0.9439 f
  wptr_full/U50/A3 (NAND3X0_RVT)                                  0.0000    0.1621    0.0000               0.0000     0.9439 f
  wptr_full/U50/Y (NAND3X0_RVT)                                             0.0835                         0.0840     1.0280 r
  wptr_full/n23 (net)                           1       0.7084                                             0.0000     1.0280 r
  wptr_full/U49/A2 (NOR2X0_RVT)                                   0.0000    0.0835    0.0000               0.0000     1.0280 r
  wptr_full/U49/Y (NOR2X0_RVT)                                              0.0288                         0.0924     1.1204 f
  wptr_full/n30 (net)                           3       1.7369                                             0.0000     1.1204 f
  wptr_full/U52/A3 (AO21X1_RVT)                                   0.0000    0.0288    0.0000               0.0000     1.1204 f
  wptr_full/U52/Y (AO21X1_RVT)                                              0.0256                         0.0473     1.1677 f
  wptr_full/n25 (net)                           1       0.6883                                             0.0000     1.1677 f
  wptr_full/U56/A2 (OR2X2_RVT)                                    0.0000    0.0256    0.0000               0.0000     1.1677 f
  wptr_full/U56/Y (OR2X2_RVT)                                               0.0261                         0.0548     1.2224 f
  wptr_full/n117 (net)                          3       1.7205                                             0.0000     1.2224 f
  wptr_full/U140/A2 (NAND2X0_RVT)                                 0.0000    0.0261    0.0000               0.0000     1.2224 f
  wptr_full/U140/Y (NAND2X0_RVT)                                            0.0430                         0.0366     1.2591 r
  wptr_full/wgraynext[2] (net)                  1       0.5122                                             0.0000     1.2591 r
  wptr_full/wptr_reg_2_/D (SDFFARX1_RVT)                          0.0000    0.0430    0.0000               0.0000     1.2591 r
  data arrival time                                                                                                   1.2591

  clock wclk (rise edge)                                                                                   0.8500     0.8500
  clock network delay (ideal)                                                                              0.0500     0.9000
  clock uncertainty                                                                                       -0.0080     0.8920
  wptr_full/wptr_reg_2_/CLK (SDFFARX1_RVT)                                                                 0.0000     0.8920 r
  library setup time                                                                                      -0.1246     0.7674
  data required time                                                                                                  0.7674
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.7674
  data arrival time                                                                                                  -1.2591
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.4916


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_10_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  input external delay                                                                                    -0.1000    -0.0500 f
  winc (in)                                                                 0.0263                         0.0112    -0.0388 f
  winc (net)                                    1       5.3087                                             0.0000    -0.0388 f
  U35/A (INVX8_RVT)                                               0.0000    0.0263    0.0000               0.0000    -0.0388 f
  U35/Y (INVX8_RVT)                                                         0.0304                         0.0305    -0.0083 r
  n33 (net)                                     1      21.0310                                             0.0000    -0.0083 r
  U33/A (INVX32_RVT)                                              0.0000    0.0304    0.0000               0.0000    -0.0083 r
  U33/Y (INVX32_RVT)                                                        0.6909                         0.4773     0.4690 f
  n28 (net)                                     1     2574.0898                                            0.0000     0.4690 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.6909    0.0000               0.0000     0.4690 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1621                         0.4749     0.9439 f
  io_b_winc_net (net)                          13       7.8363                                             0.0000     0.9439 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     0.9439 f
  wptr_full/winc (net)                                  7.8363                                             0.0000     0.9439 f
  wptr_full/U100/A (INVX8_RVT)                                    0.0000    0.1621    0.0000               0.0000     0.9439 f
  wptr_full/U100/Y (INVX8_RVT)                                              0.0639                         0.0361     0.9801 r
  wptr_full/n127 (net)                          4       4.4640                                             0.0000     0.9801 r
  wptr_full/U54/A (INVX4_RVT)                                     0.0000    0.0639    0.0000               0.0000     0.9801 r
  wptr_full/U54/Y (INVX4_RVT)                                               0.0279                         0.0146     0.9946 f
  wptr_full/n129 (net)                          2       1.0055                                             0.0000     0.9946 f
  wptr_full/U76/A2 (AND2X1_RVT)                                   0.0000    0.0279    0.0000               0.0000     0.9946 f
  wptr_full/U76/Y (AND2X1_RVT)                                              0.0262                         0.0571     1.0517 f
  wptr_full/n36 (net)                           2       1.2118                                             0.0000     1.0517 f
  wptr_full/U32/A1 (AND4X1_RVT)                                   0.0000    0.0262    0.0000               0.0000     1.0517 f
  wptr_full/U32/Y (AND4X1_RVT)                                              0.0511                         0.0879     1.1396 f
  wptr_full/n14 (net)                           2       2.1763                                             0.0000     1.1396 f
  wptr_full/U128/A (INVX1_RVT)                                    0.0000    0.0511    0.0000               0.0000     1.1396 f
  wptr_full/U128/Y (INVX1_RVT)                                              0.0334                         0.0342     1.1738 r
  wptr_full/n139 (net)                          1       1.2898                                             0.0000     1.1738 r
  wptr_full/U144/A1 (XOR2X2_RVT)                                  0.0000    0.0334    0.0000               0.0000     1.1738 r
  wptr_full/U144/Y (XOR2X2_RVT)                                             0.0337                         0.0962     1.2700 f
  wptr_full/n156 (net)                          2       1.0458                                             0.0000     1.2700 f
  wptr_full/wbin_reg_10_/D (SDFFARX1_RVT)                         0.0000    0.0337    0.0000               0.0000     1.2700 f
  data arrival time                                                                                                   1.2700

  clock wclk (rise edge)                                                                                   0.8500     0.8500
  clock network delay (ideal)                                                                              0.0500     0.9000
  clock uncertainty                                                                                       -0.0080     0.8920
  wptr_full/wbin_reg_10_/CLK (SDFFARX1_RVT)                                                                0.0000     0.8920 r
  library setup time                                                                                      -0.1097     0.7823
  data required time                                                                                                  0.7823
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.7823
  data arrival time                                                                                                  -1.2700
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.4876


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_1_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  input external delay                                                                                    -0.1000    -0.0500 f
  rinc (in)                                                                 0.0212                         0.0063    -0.0437 f
  rinc (net)                                    1       2.7166                                             0.0000    -0.0437 f
  U14/A (INVX4_RVT)                                               0.0000    0.0212    0.0000               0.0000    -0.0437 f
  U14/Y (INVX4_RVT)                                                         0.0151                         0.0167    -0.0269 r
  n31 (net)                                     1       2.0785                                             0.0000    -0.0269 r
  U15/A (NBUFFX16_RVT)                                            0.0000    0.0151    0.0000               0.0000    -0.0269 r
  U15/Y (NBUFFX16_RVT)                                                      0.0295                         0.0505     0.0235 r
  n27 (net)                                     1      21.0310                                             0.0000     0.0235 r
  U32/A (INVX32_RVT)                                              0.0000    0.0295    0.0000               0.0000     0.0235 r
  U32/Y (INVX32_RVT)                                                        0.6960                         0.4772     0.5008 f
  n26 (net)                                     1     2574.0898                                            0.0000     0.5008 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.6960    0.0000               0.0000     0.5008 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.1619                         0.4756     0.9764 f
  io_b_rinc_net (net)                           9       7.4269                                             0.0000     0.9764 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     0.9764 f
  rptr_empty/rinc (net)                                 7.4269                                             0.0000     0.9764 f
  rptr_empty/U28/A3 (NAND4X0_RVT)                                 0.0000    0.1619    0.0000               0.0000     0.9764 f
  rptr_empty/U28/Y (NAND4X0_RVT)                                            0.0853                         0.0903     1.0667 r
  rptr_empty/n182 (net)                         1       0.4641                                             0.0000     1.0667 r
  rptr_empty/U98/A3 (AND3X1_RVT)                                  0.0000    0.0853    0.0000               0.0000     1.0667 r
  rptr_empty/U98/Y (AND3X1_RVT)                                             0.0394                         0.0880     1.1547 r
  rptr_empty/n370 (net)                         3       1.8129                                             0.0000     1.1547 r
  rptr_empty/rbin_reg_1_/D (SDFFARX1_RVT)                         0.0000    0.0394    0.0000               0.0000     1.1547 r
  data arrival time                                                                                                   1.1547

  clock rclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              0.0500     0.8000
  clock uncertainty                                                                                       -0.0080     0.7920
  rptr_empty/rbin_reg_1_/CLK (SDFFARX1_RVT)                                                                0.0000     0.7920 r
  library setup time                                                                                      -0.1235     0.6685
  data required time                                                                                                  0.6685
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.6685
  data arrival time                                                                                                  -1.1547
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.4863


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_0_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  input external delay                                                                                    -0.1000    -0.0500 f
  winc (in)                                                                 0.0263                         0.0112    -0.0388 f
  winc (net)                                    1       5.3087                                             0.0000    -0.0388 f
  U35/A (INVX8_RVT)                                               0.0000    0.0263    0.0000               0.0000    -0.0388 f
  U35/Y (INVX8_RVT)                                                         0.0304                         0.0305    -0.0083 r
  n33 (net)                                     1      21.0310                                             0.0000    -0.0083 r
  U33/A (INVX32_RVT)                                              0.0000    0.0304    0.0000               0.0000    -0.0083 r
  U33/Y (INVX32_RVT)                                                        0.6909                         0.4773     0.4690 f
  n28 (net)                                     1     2574.0898                                            0.0000     0.4690 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.6909    0.0000               0.0000     0.4690 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1621                         0.4749     0.9439 f
  io_b_winc_net (net)                          13       7.8363                                             0.0000     0.9439 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     0.9439 f
  wptr_full/winc (net)                                  7.8363                                             0.0000     0.9439 f
  wptr_full/U100/A (INVX8_RVT)                                    0.0000    0.1621    0.0000               0.0000     0.9439 f
  wptr_full/U100/Y (INVX8_RVT)                                              0.0639                         0.0361     0.9801 r
  wptr_full/n127 (net)                          4       4.4640                                             0.0000     0.9801 r
  wptr_full/U118/A1 (OA21X1_RVT)                                  0.0000    0.0639    0.0000               0.0000     0.9801 r
  wptr_full/U118/Y (OA21X1_RVT)                                             0.0380                         0.0899     1.0700 r
  wptr_full/n102 (net)                          3       1.7329                                             0.0000     1.0700 r
  wptr_full/U116/A1 (NAND2X0_RVT)                                 0.0000    0.0380    0.0000               0.0000     1.0700 r
  wptr_full/U116/Y (NAND2X0_RVT)                                            0.0512                         0.0453     1.1152 f
  wptr_full/n75 (net)                           2       1.2530                                             0.0000     1.1152 f
  wptr_full/U109/A1 (NAND2X0_RVT)                                 0.0000    0.0512    0.0000               0.0000     1.1152 f
  wptr_full/U109/Y (NAND2X0_RVT)                                            0.0472                         0.0551     1.1703 r
  wptr_full/n101 (net)                          2       1.0299                                             0.0000     1.1703 r
  wptr_full/U113/A1 (NAND2X0_RVT)                                 0.0000    0.0472    0.0000               0.0000     1.1703 r
  wptr_full/U113/Y (NAND2X0_RVT)                                            0.0403                         0.0352     1.2056 f
  wptr_full/n99 (net)                           1       0.5546                                             0.0000     1.2056 f
  wptr_full/U134/A1 (NAND2X0_RVT)                                 0.0000    0.0403    0.0000               0.0000     1.2056 f
  wptr_full/U134/Y (NAND2X0_RVT)                                            0.0339                         0.0413     1.2468 r
  wptr_full/wgraynext[0] (net)                  1       0.5122                                             0.0000     1.2468 r
  wptr_full/wptr_reg_0_/D (SDFFARX1_RVT)                          0.0000    0.0339    0.0000               0.0000     1.2468 r
  data arrival time                                                                                                   1.2468

  clock wclk (rise edge)                                                                                   0.8500     0.8500
  clock network delay (ideal)                                                                              0.0500     0.9000
  clock uncertainty                                                                                       -0.0080     0.8920
  wptr_full/wptr_reg_0_/CLK (SDFFARX1_RVT)                                                                 0.0000     0.8920 r
  library setup time                                                                                      -0.1220     0.7700
  data required time                                                                                                  0.7700
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.7700
  data arrival time                                                                                                  -1.2468
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.4768


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_7_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  input external delay                                                                                    -0.1000    -0.0500 f
  winc (in)                                                                 0.0263                         0.0112    -0.0388 f
  winc (net)                                    1       5.3087                                             0.0000    -0.0388 f
  U35/A (INVX8_RVT)                                               0.0000    0.0263    0.0000               0.0000    -0.0388 f
  U35/Y (INVX8_RVT)                                                         0.0304                         0.0305    -0.0083 r
  n33 (net)                                     1      21.0310                                             0.0000    -0.0083 r
  U33/A (INVX32_RVT)                                              0.0000    0.0304    0.0000               0.0000    -0.0083 r
  U33/Y (INVX32_RVT)                                                        0.6909                         0.4773     0.4690 f
  n28 (net)                                     1     2574.0898                                            0.0000     0.4690 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.6909    0.0000               0.0000     0.4690 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1621                         0.4749     0.9439 f
  io_b_winc_net (net)                          13       7.8363                                             0.0000     0.9439 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     0.9439 f
  wptr_full/winc (net)                                  7.8363                                             0.0000     0.9439 f
  wptr_full/U15/A2 (AND2X2_RVT)                                   0.0000    0.1621    0.0000               0.0000     0.9439 f
  wptr_full/U15/Y (AND2X2_RVT)                                              0.0559                         0.1334     1.0773 f
  wptr_full/n130 (net)                          6       4.2950                                             0.0000     1.0773 f
  wptr_full/U16/A2 (AND3X1_RVT)                                   0.0000    0.0559    0.0000               0.0000     1.0773 f
  wptr_full/U16/Y (AND3X1_RVT)                                              0.0368                         0.0880     1.1654 f
  wptr_full/n123 (net)                          3       1.6742                                             0.0000     1.1654 f
  wptr_full/U130/A3 (AOI21X2_RVT)                                 0.0000    0.0368    0.0000               0.0000     1.1654 f
  wptr_full/U130/Y (AOI21X2_RVT)                                            0.0261                         0.0800     1.2454 r
  wptr_full/n92 (net)                           2       1.0929                                             0.0000     1.2454 r
  wptr_full/wbin_reg_7_/D (SDFFARX1_RVT)                          0.0000    0.0261    0.0000               0.0000     1.2454 r
  data arrival time                                                                                                   1.2454

  clock wclk (rise edge)                                                                                   0.8500     0.8500
  clock network delay (ideal)                                                                              0.0500     0.9000
  clock uncertainty                                                                                       -0.0080     0.8920
  wptr_full/wbin_reg_7_/CLK (SDFFARX1_RVT)                                                                 0.0000     0.8920 r
  library setup time                                                                                      -0.1193     0.7727
  data required time                                                                                                  0.7727
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.7727
  data arrival time                                                                                                  -1.2454
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.4727


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_3_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  input external delay                                                                                    -0.1000    -0.0500 f
  winc (in)                                                                 0.0263                         0.0112    -0.0388 f
  winc (net)                                    1       5.3087                                             0.0000    -0.0388 f
  U35/A (INVX8_RVT)                                               0.0000    0.0263    0.0000               0.0000    -0.0388 f
  U35/Y (INVX8_RVT)                                                         0.0304                         0.0305    -0.0083 r
  n33 (net)                                     1      21.0310                                             0.0000    -0.0083 r
  U33/A (INVX32_RVT)                                              0.0000    0.0304    0.0000               0.0000    -0.0083 r
  U33/Y (INVX32_RVT)                                                        0.6909                         0.4773     0.4690 f
  n28 (net)                                     1     2574.0898                                            0.0000     0.4690 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.6909    0.0000               0.0000     0.4690 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1621                         0.4749     0.9439 f
  io_b_winc_net (net)                          13       7.8363                                             0.0000     0.9439 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     0.9439 f
  wptr_full/winc (net)                                  7.8363                                             0.0000     0.9439 f
  wptr_full/U50/A3 (NAND3X0_RVT)                                  0.0000    0.1621    0.0000               0.0000     0.9439 f
  wptr_full/U50/Y (NAND3X0_RVT)                                             0.0835                         0.0840     1.0280 r
  wptr_full/n23 (net)                           1       0.7084                                             0.0000     1.0280 r
  wptr_full/U49/A2 (NOR2X0_RVT)                                   0.0000    0.0835    0.0000               0.0000     1.0280 r
  wptr_full/U49/Y (NOR2X0_RVT)                                              0.0288                         0.0924     1.1204 f
  wptr_full/n30 (net)                           3       1.7369                                             0.0000     1.1204 f
  wptr_full/U12/A1 (OR2X2_RVT)                                    0.0000    0.0288    0.0000               0.0000     1.1204 f
  wptr_full/U12/Y (OR2X2_RVT)                                               0.0259                         0.0644     1.1848 f
  wptr_full/n114 (net)                          2       1.7998                                             0.0000     1.1848 f
  wptr_full/U53/A (NBUFFX2_RVT)                                   0.0000    0.0259    0.0000               0.0000     1.1848 f
  wptr_full/U53/Y (NBUFFX2_RVT)                                             0.0190                         0.0428     1.2276 f
  wptr_full/n26 (net)                           1       0.7738                                             0.0000     1.2276 f
  wptr_full/U33/A (INVX1_RVT)                                     0.0000    0.0190    0.0000               0.0000     1.2276 f
  wptr_full/U33/Y (INVX1_RVT)                                               0.0152                         0.0178     1.2454 r
  wptr_full/n159 (net)                          1       0.5122                                             0.0000     1.2454 r
  wptr_full/wbin_reg_3_/D (SDFFARX1_RVT)                          0.0000    0.0152    0.0000               0.0000     1.2454 r
  data arrival time                                                                                                   1.2454

  clock wclk (rise edge)                                                                                   0.8500     0.8500
  clock network delay (ideal)                                                                              0.0500     0.9000
  clock uncertainty                                                                                       -0.0080     0.8920
  wptr_full/wbin_reg_3_/CLK (SDFFARX1_RVT)                                                                 0.0000     0.8920 r
  library setup time                                                                                      -0.1154     0.7766
  data required time                                                                                                  0.7766
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.7766
  data arrival time                                                                                                  -1.2454
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.4688


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_9_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  input external delay                                                                                    -0.1000    -0.0500 f
  winc (in)                                                                 0.0263                         0.0112    -0.0388 f
  winc (net)                                    1       5.3087                                             0.0000    -0.0388 f
  U35/A (INVX8_RVT)                                               0.0000    0.0263    0.0000               0.0000    -0.0388 f
  U35/Y (INVX8_RVT)                                                         0.0304                         0.0305    -0.0083 r
  n33 (net)                                     1      21.0310                                             0.0000    -0.0083 r
  U33/A (INVX32_RVT)                                              0.0000    0.0304    0.0000               0.0000    -0.0083 r
  U33/Y (INVX32_RVT)                                                        0.6909                         0.4773     0.4690 f
  n28 (net)                                     1     2574.0898                                            0.0000     0.4690 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.6909    0.0000               0.0000     0.4690 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1621                         0.4749     0.9439 f
  io_b_winc_net (net)                          13       7.8363                                             0.0000     0.9439 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     0.9439 f
  wptr_full/winc (net)                                  7.8363                                             0.0000     0.9439 f
  wptr_full/U15/A2 (AND2X2_RVT)                                   0.0000    0.1621    0.0000               0.0000     0.9439 f
  wptr_full/U15/Y (AND2X2_RVT)                                              0.0559                         0.1334     1.0773 f
  wptr_full/n130 (net)                          6       4.2950                                             0.0000     1.0773 f
  wptr_full/U70/A2 (NAND2X0_RVT)                                  0.0000    0.0559    0.0000               0.0000     1.0773 f
  wptr_full/U70/Y (NAND2X0_RVT)                                             0.0428                         0.0522     1.1295 r
  wptr_full/n64 (net)                           1       0.5565                                             0.0000     1.1295 r
  wptr_full/U79/A1 (NAND2X0_RVT)                                  0.0000    0.0428    0.0000               0.0000     1.1295 r
  wptr_full/U79/Y (NAND2X0_RVT)                                             0.0492                         0.0437     1.1732 f
  wptr_full/n116 (net)                          2       1.0825                                             0.0000     1.1732 f
  wptr_full/U77/A2 (AND2X1_RVT)                                   0.0000    0.0492    0.0000               0.0000     1.1732 f
  wptr_full/U77/Y (AND2X1_RVT)                                              0.0346                         0.0741     1.2473 f
  wptr_full/n143 (net)                          3       2.1759                                             0.0000     1.2473 f
  wptr_full/wbin_reg_9_/D (SDFFARX1_RVT)                          0.0000    0.0346    0.0000               0.0000     1.2473 f
  data arrival time                                                                                                   1.2473

  clock wclk (rise edge)                                                                                   0.8500     0.8500
  clock network delay (ideal)                                                                              0.0500     0.9000
  clock uncertainty                                                                                       -0.0080     0.8920
  wptr_full/wbin_reg_9_/CLK (SDFFARX1_RVT)                                                                 0.0000     0.8920 r
  library setup time                                                                                      -0.1100     0.7820
  data required time                                                                                                  0.7820
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.7820
  data arrival time                                                                                                  -1.2473
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.4653


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_8_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  input external delay                                                                                    -0.1000    -0.0500 f
  winc (in)                                                                 0.0263                         0.0112    -0.0388 f
  winc (net)                                    1       5.3087                                             0.0000    -0.0388 f
  U35/A (INVX8_RVT)                                               0.0000    0.0263    0.0000               0.0000    -0.0388 f
  U35/Y (INVX8_RVT)                                                         0.0304                         0.0305    -0.0083 r
  n33 (net)                                     1      21.0310                                             0.0000    -0.0083 r
  U33/A (INVX32_RVT)                                              0.0000    0.0304    0.0000               0.0000    -0.0083 r
  U33/Y (INVX32_RVT)                                                        0.6909                         0.4773     0.4690 f
  n28 (net)                                     1     2574.0898                                            0.0000     0.4690 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.6909    0.0000               0.0000     0.4690 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1621                         0.4749     0.9439 f
  io_b_winc_net (net)                          13       7.8363                                             0.0000     0.9439 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     0.9439 f
  wptr_full/winc (net)                                  7.8363                                             0.0000     0.9439 f
  wptr_full/U15/A2 (AND2X2_RVT)                                   0.0000    0.1621    0.0000               0.0000     0.9439 f
  wptr_full/U15/Y (AND2X2_RVT)                                              0.0559                         0.1334     1.0773 f
  wptr_full/n130 (net)                          6       4.2950                                             0.0000     1.0773 f
  wptr_full/U16/A2 (AND3X1_RVT)                                   0.0000    0.0559    0.0000               0.0000     1.0773 f
  wptr_full/U16/Y (AND3X1_RVT)                                              0.0368                         0.0880     1.1654 f
  wptr_full/n123 (net)                          3       1.6742                                             0.0000     1.1654 f
  wptr_full/U38/A4 (OA22X1_RVT)                                   0.0000    0.0368    0.0000               0.0000     1.1654 f
  wptr_full/U38/Y (OA22X1_RVT)                                              0.0381                         0.0727     1.2380 f
  wptr_full/n17 (net)                           3       1.6106                                             0.0000     1.2380 f
  wptr_full/wbin_reg_8_/D (SDFFARX1_RVT)                          0.0000    0.0381    0.0000               0.0000     1.2380 f
  data arrival time                                                                                                   1.2380

  clock wclk (rise edge)                                                                                   0.8500     0.8500
  clock network delay (ideal)                                                                              0.0500     0.9000
  clock uncertainty                                                                                       -0.0080     0.8920
  wptr_full/wbin_reg_8_/CLK (SDFFARX1_RVT)                                                                 0.0000     0.8920 r
  library setup time                                                                                      -0.1112     0.7808
  data required time                                                                                                  0.7808
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.7808
  data arrival time                                                                                                  -1.2380
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.4573


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_6_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  input external delay                                                                                    -0.1000    -0.0500 f
  winc (in)                                                                 0.0263                         0.0112    -0.0388 f
  winc (net)                                    1       5.3087                                             0.0000    -0.0388 f
  U35/A (INVX8_RVT)                                               0.0000    0.0263    0.0000               0.0000    -0.0388 f
  U35/Y (INVX8_RVT)                                                         0.0304                         0.0305    -0.0083 r
  n33 (net)                                     1      21.0310                                             0.0000    -0.0083 r
  U33/A (INVX32_RVT)                                              0.0000    0.0304    0.0000               0.0000    -0.0083 r
  U33/Y (INVX32_RVT)                                                        0.6909                         0.4773     0.4690 f
  n28 (net)                                     1     2574.0898                                            0.0000     0.4690 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.6909    0.0000               0.0000     0.4690 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1621                         0.4749     0.9439 f
  io_b_winc_net (net)                          13       7.8363                                             0.0000     0.9439 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     0.9439 f
  wptr_full/winc (net)                                  7.8363                                             0.0000     0.9439 f
  wptr_full/U18/A2 (AND2X1_RVT)                                   0.0000    0.1621    0.0000               0.0000     0.9439 f
  wptr_full/U18/Y (AND2X1_RVT)                                              0.0488                         0.1145     1.0584 f
  wptr_full/n138 (net)                          4       2.1734                                             0.0000     1.0584 f
  wptr_full/U94/A1 (NAND2X0_RVT)                                  0.0000    0.0488    0.0000               0.0000     1.0584 f
  wptr_full/U94/Y (NAND2X0_RVT)                                             0.0662                         0.0653     1.1238 r
  wptr_full/n44 (net)                           3       1.7903                                             0.0000     1.1238 r
  wptr_full/U92/A1 (NAND2X0_RVT)                                  0.0000    0.0662    0.0000               0.0000     1.1238 r
  wptr_full/U92/Y (NAND2X0_RVT)                                             0.0482                         0.0392     1.1629 f
  wptr_full/n41 (net)                           1       0.6071                                             0.0000     1.1629 f
  wptr_full/U91/A1 (AND2X1_RVT)                                   0.0000    0.0482    0.0000               0.0000     1.1629 f
  wptr_full/U91/Y (AND2X1_RVT)                                              0.0314                         0.0662     1.2292 f
  wptr_full/wbinnext_6_ (net)                   3       1.6286                                             0.0000     1.2292 f
  wptr_full/wbin_reg_6_/D (SDFFARX1_RVT)                          0.0000    0.0314    0.0000               0.0000     1.2292 f
  data arrival time                                                                                                   1.2292

  clock wclk (rise edge)                                                                                   0.8500     0.8500
  clock network delay (ideal)                                                                              0.0500     0.9000
  clock uncertainty                                                                                       -0.0080     0.8920
  wptr_full/wbin_reg_6_/CLK (SDFFARX1_RVT)                                                                 0.0000     0.8920 r
  library setup time                                                                                      -0.1088     0.7832
  data required time                                                                                                  0.7832
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.7832
  data arrival time                                                                                                  -1.2292
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.4459


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_2_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  input external delay                                                                                    -0.1000    -0.0500 f
  winc (in)                                                                 0.0263                         0.0112    -0.0388 f
  winc (net)                                    1       5.3087                                             0.0000    -0.0388 f
  U35/A (INVX8_RVT)                                               0.0000    0.0263    0.0000               0.0000    -0.0388 f
  U35/Y (INVX8_RVT)                                                         0.0304                         0.0305    -0.0083 r
  n33 (net)                                     1      21.0310                                             0.0000    -0.0083 r
  U33/A (INVX32_RVT)                                              0.0000    0.0304    0.0000               0.0000    -0.0083 r
  U33/Y (INVX32_RVT)                                                        0.6909                         0.4773     0.4690 f
  n28 (net)                                     1     2574.0898                                            0.0000     0.4690 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.6909    0.0000               0.0000     0.4690 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1621                         0.4749     0.9439 f
  io_b_winc_net (net)                          13       7.8363                                             0.0000     0.9439 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     0.9439 f
  wptr_full/winc (net)                                  7.8363                                             0.0000     0.9439 f
  wptr_full/U100/A (INVX8_RVT)                                    0.0000    0.1621    0.0000               0.0000     0.9439 f
  wptr_full/U100/Y (INVX8_RVT)                                              0.0639                         0.0361     0.9801 r
  wptr_full/n127 (net)                          4       4.4640                                             0.0000     0.9801 r
  wptr_full/U14/A1 (OR2X2_RVT)                                    0.0000    0.0639    0.0000               0.0000     0.9801 r
  wptr_full/U14/Y (OR2X2_RVT)                                               0.0377                         0.0843     1.0644 r
  wptr_full/n134 (net)                          7       3.9320                                             0.0000     1.0644 r
  wptr_full/U73/A1 (NAND2X0_RVT)                                  0.0000    0.0377    0.0000               0.0000     1.0644 r
  wptr_full/U73/Y (NAND2X0_RVT)                                             0.0504                         0.0446     1.1090 f
  wptr_full/n118 (net)                          2       1.2167                                             0.0000     1.1090 f
  wptr_full/U127/A (INVX0_RVT)                                    0.0000    0.0504    0.0000               0.0000     1.1090 f
  wptr_full/U127/Y (INVX0_RVT)                                              0.0347                         0.0375     1.1465 r
  wptr_full/n140 (net)                          2       1.0676                                             0.0000     1.1465 r
  wptr_full/U135/A3 (AOI21X1_RVT)                                 0.0000    0.0347    0.0000               0.0000     1.1465 r
  wptr_full/U135/Y (AOI21X1_RVT)                                            0.0238                         0.0740     1.2204 f
  wptr_full/n160 (net)                          2       1.0458                                             0.0000     1.2204 f
  wptr_full/wbin_reg_2_/D (SDFFARX1_RVT)                          0.0000    0.0238    0.0000               0.0000     1.2204 f
  data arrival time                                                                                                   1.2204

  clock wclk (rise edge)                                                                                   0.8500     0.8500
  clock network delay (ideal)                                                                              0.0500     0.9000
  clock uncertainty                                                                                       -0.0080     0.8920
  wptr_full/wbin_reg_2_/CLK (SDFFARX1_RVT)                                                                 0.0000     0.8920 r
  library setup time                                                                                      -0.1052     0.7868
  data required time                                                                                                  0.7868
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.7868
  data arrival time                                                                                                  -1.2204
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.4337


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_1_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  input external delay                                                                                    -0.1000    -0.0500 f
  winc (in)                                                                 0.0263                         0.0112    -0.0388 f
  winc (net)                                    1       5.3087                                             0.0000    -0.0388 f
  U35/A (INVX8_RVT)                                               0.0000    0.0263    0.0000               0.0000    -0.0388 f
  U35/Y (INVX8_RVT)                                                         0.0304                         0.0305    -0.0083 r
  n33 (net)                                     1      21.0310                                             0.0000    -0.0083 r
  U33/A (INVX32_RVT)                                              0.0000    0.0304    0.0000               0.0000    -0.0083 r
  U33/Y (INVX32_RVT)                                                        0.6909                         0.4773     0.4690 f
  n28 (net)                                     1     2574.0898                                            0.0000     0.4690 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.6909    0.0000               0.0000     0.4690 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1621                         0.4749     0.9439 f
  io_b_winc_net (net)                          13       7.8363                                             0.0000     0.9439 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     0.9439 f
  wptr_full/winc (net)                                  7.8363                                             0.0000     0.9439 f
  wptr_full/U15/A2 (AND2X2_RVT)                                   0.0000    0.1621    0.0000               0.0000     0.9439 f
  wptr_full/U15/Y (AND2X2_RVT)                                              0.0559                         0.1334     1.0773 f
  wptr_full/n130 (net)                          6       4.2950                                             0.0000     1.0773 f
  wptr_full/U60/A1 (OR2X1_RVT)                                    0.0000    0.0559    0.0000               0.0000     1.0773 f
  wptr_full/U60/Y (OR2X1_RVT)                                               0.0288                         0.0751     1.1524 f
  wptr_full/n135 (net)                          2       1.5428                                             0.0000     1.1524 f
  wptr_full/U139/A1 (AND2X1_RVT)                                  0.0000    0.0288    0.0000               0.0000     1.1524 f
  wptr_full/U139/Y (AND2X1_RVT)                                             0.0297                         0.0570     1.2094 f
  wptr_full/n109 (net)                          2       1.6196                                             0.0000     1.2094 f
  wptr_full/wbin_reg_1_/D (SDFFARX1_RVT)                          0.0000    0.0297    0.0000               0.0000     1.2094 f
  data arrival time                                                                                                   1.2094

  clock wclk (rise edge)                                                                                   0.8500     0.8500
  clock network delay (ideal)                                                                              0.0500     0.9000
  clock uncertainty                                                                                       -0.0080     0.8920
  wptr_full/wbin_reg_1_/CLK (SDFFARX1_RVT)                                                                 0.0000     0.8920 r
  library setup time                                                                                      -0.1080     0.7840
  data required time                                                                                                  0.7840
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.7840
  data arrival time                                                                                                  -1.2094
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.4254


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_4_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  input external delay                                                                                    -0.1000    -0.0500 f
  winc (in)                                                                 0.0263                         0.0112    -0.0388 f
  winc (net)                                    1       5.3087                                             0.0000    -0.0388 f
  U35/A (INVX8_RVT)                                               0.0000    0.0263    0.0000               0.0000    -0.0388 f
  U35/Y (INVX8_RVT)                                                         0.0304                         0.0305    -0.0083 r
  n33 (net)                                     1      21.0310                                             0.0000    -0.0083 r
  U33/A (INVX32_RVT)                                              0.0000    0.0304    0.0000               0.0000    -0.0083 r
  U33/Y (INVX32_RVT)                                                        0.6909                         0.4773     0.4690 f
  n28 (net)                                     1     2574.0898                                            0.0000     0.4690 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.6909    0.0000               0.0000     0.4690 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1621                         0.4749     0.9439 f
  io_b_winc_net (net)                          13       7.8363                                             0.0000     0.9439 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     0.9439 f
  wptr_full/winc (net)                                  7.8363                                             0.0000     0.9439 f
  wptr_full/U50/A3 (NAND3X0_RVT)                                  0.0000    0.1621    0.0000               0.0000     0.9439 f
  wptr_full/U50/Y (NAND3X0_RVT)                                             0.0835                         0.0840     1.0280 r
  wptr_full/n23 (net)                           1       0.7084                                             0.0000     1.0280 r
  wptr_full/U49/A2 (NOR2X0_RVT)                                   0.0000    0.0835    0.0000               0.0000     1.0280 r
  wptr_full/U49/Y (NOR2X0_RVT)                                              0.0288                         0.0924     1.1204 f
  wptr_full/n30 (net)                           3       1.7369                                             0.0000     1.1204 f
  wptr_full/U64/A2 (OA21X1_RVT)                                   0.0000    0.0288    0.0000               0.0000     1.1204 f
  wptr_full/U64/Y (OA21X1_RVT)                                              0.0381                         0.0747     1.1950 f
  wptr_full/n158 (net)                          4       2.1941                                             0.0000     1.1950 f
  wptr_full/wbin_reg_4_/D (SDFFARX2_RVT)                          0.0000    0.0381    0.0000               0.0000     1.1950 f
  data arrival time                                                                                                   1.1950

  clock wclk (rise edge)                                                                                   0.8500     0.8500
  clock network delay (ideal)                                                                              0.0500     0.9000
  clock uncertainty                                                                                       -0.0080     0.8920
  wptr_full/wbin_reg_4_/CLK (SDFFARX2_RVT)                                                                 0.0000     0.8920 r
  library setup time                                                                                      -0.1154     0.7766
  data required time                                                                                                  0.7766
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.7766
  data arrival time                                                                                                  -1.1950
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.4184


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_5_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  input external delay                                                                                    -0.1000    -0.0500 f
  winc (in)                                                                 0.0263                         0.0112    -0.0388 f
  winc (net)                                    1       5.3087                                             0.0000    -0.0388 f
  U35/A (INVX8_RVT)                                               0.0000    0.0263    0.0000               0.0000    -0.0388 f
  U35/Y (INVX8_RVT)                                                         0.0304                         0.0305    -0.0083 r
  n33 (net)                                     1      21.0310                                             0.0000    -0.0083 r
  U33/A (INVX32_RVT)                                              0.0000    0.0304    0.0000               0.0000    -0.0083 r
  U33/Y (INVX32_RVT)                                                        0.6909                         0.4773     0.4690 f
  n28 (net)                                     1     2574.0898                                            0.0000     0.4690 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.6909    0.0000               0.0000     0.4690 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1621                         0.4749     0.9439 f
  io_b_winc_net (net)                          13       7.8363                                             0.0000     0.9439 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     0.9439 f
  wptr_full/winc (net)                                  7.8363                                             0.0000     0.9439 f
  wptr_full/U90/A2 (AND2X1_RVT)                                   0.0000    0.1621    0.0000               0.0000     0.9439 f
  wptr_full/U90/Y (AND2X1_RVT)                                              0.0379                         0.0981     1.0421 f
  wptr_full/n40 (net)                           1       0.5165                                             0.0000     1.0421 f
  wptr_full/U89/A3 (NAND3X0_RVT)                                  0.0000    0.0379    0.0000               0.0000     1.0421 f
  wptr_full/U89/Y (NAND3X0_RVT)                                             0.0428                         0.0459     1.0880 r
  wptr_full/n133 (net)                          2       1.0307                                             0.0000     1.0880 r
  wptr_full/U88/A1 (NAND2X0_RVT)                                  0.0000    0.0428    0.0000               0.0000     1.0880 r
  wptr_full/U88/Y (NAND2X0_RVT)                                             0.0486                         0.0433     1.1312 f
  wptr_full/n95 (net)                           2       1.0565                                             0.0000     1.1312 f
  wptr_full/U81/A2 (AND2X1_RVT)                                   0.0000    0.0486    0.0000               0.0000     1.1312 f
  wptr_full/U81/Y (AND2X1_RVT)                                              0.0316                         0.0702     1.2014 f
  wptr_full/n157 (net)                          3       1.6371                                             0.0000     1.2014 f
  wptr_full/wbin_reg_5_/D (SDFFARX1_RVT)                          0.0000    0.0316    0.0000               0.0000     1.2014 f
  data arrival time                                                                                                   1.2014

  clock wclk (rise edge)                                                                                   0.8500     0.8500
  clock network delay (ideal)                                                                              0.0500     0.9000
  clock uncertainty                                                                                       -0.0080     0.8920
  wptr_full/wbin_reg_5_/CLK (SDFFARX1_RVT)                                                                 0.0000     0.8920 r
  library setup time                                                                                      -0.1089     0.7831
  data required time                                                                                                  0.7831
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.7831
  data arrival time                                                                                                  -1.2014
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.4182


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_0_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  input external delay                                                                                    -0.1000    -0.0500 f
  winc (in)                                                                 0.0263                         0.0112    -0.0388 f
  winc (net)                                    1       5.3087                                             0.0000    -0.0388 f
  U35/A (INVX8_RVT)                                               0.0000    0.0263    0.0000               0.0000    -0.0388 f
  U35/Y (INVX8_RVT)                                                         0.0304                         0.0305    -0.0083 r
  n33 (net)                                     1      21.0310                                             0.0000    -0.0083 r
  U33/A (INVX32_RVT)                                              0.0000    0.0304    0.0000               0.0000    -0.0083 r
  U33/Y (INVX32_RVT)                                                        0.6909                         0.4773     0.4690 f
  n28 (net)                                     1     2574.0898                                            0.0000     0.4690 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.6909    0.0000               0.0000     0.4690 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1621                         0.4749     0.9439 f
  io_b_winc_net (net)                          13       7.8363                                             0.0000     0.9439 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     0.9439 f
  wptr_full/winc (net)                                  7.8363                                             0.0000     0.9439 f
  wptr_full/U15/A2 (AND2X2_RVT)                                   0.0000    0.1621    0.0000               0.0000     0.9439 f
  wptr_full/U15/Y (AND2X2_RVT)                                              0.0559                         0.1334     1.0773 f
  wptr_full/n130 (net)                          6       4.2950                                             0.0000     1.0773 f
  wptr_full/U41/A2 (NOR2X4_RVT)                                   0.0000    0.0559    0.0000               0.0000     1.0773 f
  wptr_full/U41/Y (NOR2X4_RVT)                                              0.0295                         0.0946     1.1719 r
  wptr_full/n34 (net)                           1       0.5122                                             0.0000     1.1719 r
  wptr_full/wbin_reg_0_/D (SDFFARX1_RVT)                          0.0000    0.0295    0.0000               0.0000     1.1719 r
  data arrival time                                                                                                   1.1719

  clock wclk (rise edge)                                                                                   0.8500     0.8500
  clock network delay (ideal)                                                                              0.0500     0.9000
  clock uncertainty                                                                                       -0.0080     0.8920
  wptr_full/wbin_reg_0_/CLK (SDFFARX1_RVT)                                                                 0.0000     0.8920 r
  library setup time                                                                                      -0.1205     0.7715
  data required time                                                                                                  0.7715
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.7715
  data arrival time                                                                                                  -1.1719
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.4005


  Startpoint: fifomem/genblk1_2__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[7] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  fifomem/genblk1_2__U/CE2 (SRAMLP2RW128x8)                       0.0000    0.0500    0.0000               0.0000     0.0500 r
  fifomem/genblk1_2__U/O2[7] (SRAMLP2RW128x8)                               0.0545                         0.1383     0.1883 f
  fifomem/n87 (net)                             1       0.5752                                             0.0000     0.1883 f
  fifomem/U44/A4 (NAND4X0_RVT)                                    0.0000    0.0545    0.0000               0.0000     0.1883 f
  fifomem/U44/Y (NAND4X0_RVT)                                               0.0507                         0.0581     0.2464 r
  fifomem/n23 (net)                             1       0.6138                                             0.0000     0.2464 r
  fifomem/U46/A1 (OR2X2_RVT)                                      0.0000    0.0507    0.0000               0.0000     0.2464 r
  fifomem/U46/Y (OR2X2_RVT)                                                 0.0428                         0.0841     0.3304 r
  fifomem/n24 (net)                             1       5.3638                                             0.0000     0.3304 r
  fifomem/U17/A (INVX8_RVT)                                       0.0000    0.0428    0.0000               0.0000     0.3304 r
  fifomem/U17/Y (INVX8_RVT)                                                 0.0390                         0.0351     0.3656 f
  fifomem/rdata[7] (net)                        1      21.8502                                             0.0000     0.3656 f
  fifomem/rdata[7] (fifomem_DATASIZE8_ADDRSIZE10)                                                          0.0000     0.3656 f
  io_l_rdata_7__net (net)                              21.8502                                             0.0000     0.3656 f
  io_l_rdata_7_/DIN (D8I1025_NS)                                  0.0000    0.0390    0.0000               0.0000     0.3656 f
  io_l_rdata_7_/PADIO (D8I1025_NS)                                          0.8917                         1.3833     1.7489 f
  rdata[7] (net)                                1     1433.8105                                            0.0000     1.7489 f
  rdata[7] (out)                                                  0.0000    0.8917    0.0000               0.0000     1.7489 f
  data arrival time                                                                                                   1.7489

  clock rclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              0.0500     0.8000
  clock uncertainty                                                                                       -0.0080     0.7920
  output external delay                                                                                    0.8000     1.5920
  data required time                                                                                                  1.5920
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.5920
  data arrival time                                                                                                  -1.7489
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1569


  Startpoint: fifomem/genblk1_2__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[6] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  fifomem/genblk1_2__U/CE2 (SRAMLP2RW128x8)                       0.0000    0.0500    0.0000               0.0000     0.0500 r
  fifomem/genblk1_2__U/O2[6] (SRAMLP2RW128x8)                               0.0545                         0.1383     0.1883 f
  fifomem/n79 (net)                             1       0.5752                                             0.0000     0.1883 f
  fifomem/U41/A4 (NAND4X0_RVT)                                    0.0000    0.0545    0.0000               0.0000     0.1883 f
  fifomem/U41/Y (NAND4X0_RVT)                                               0.0507                         0.0581     0.2464 r
  fifomem/n20 (net)                             1       0.6138                                             0.0000     0.2464 r
  fifomem/U43/A1 (OR2X2_RVT)                                      0.0000    0.0507    0.0000               0.0000     0.2464 r
  fifomem/U43/Y (OR2X2_RVT)                                                 0.0428                         0.0841     0.3304 r
  fifomem/n21 (net)                             1       5.3638                                             0.0000     0.3304 r
  fifomem/U16/A (INVX8_RVT)                                       0.0000    0.0428    0.0000               0.0000     0.3304 r
  fifomem/U16/Y (INVX8_RVT)                                                 0.0390                         0.0351     0.3656 f
  fifomem/rdata[6] (net)                        1      21.8502                                             0.0000     0.3656 f
  fifomem/rdata[6] (fifomem_DATASIZE8_ADDRSIZE10)                                                          0.0000     0.3656 f
  io_l_rdata_6__net (net)                              21.8502                                             0.0000     0.3656 f
  io_l_rdata_6_/DIN (D8I1025_NS)                                  0.0000    0.0390    0.0000               0.0000     0.3656 f
  io_l_rdata_6_/PADIO (D8I1025_NS)                                          0.8917                         1.3833     1.7489 f
  rdata[6] (net)                                1     1433.8105                                            0.0000     1.7489 f
  rdata[6] (out)                                                  0.0000    0.8917    0.0000               0.0000     1.7489 f
  data arrival time                                                                                                   1.7489

  clock rclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              0.0500     0.8000
  clock uncertainty                                                                                       -0.0080     0.7920
  output external delay                                                                                    0.8000     1.5920
  data required time                                                                                                  1.5920
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.5920
  data arrival time                                                                                                  -1.7489
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1569


  Startpoint: fifomem/genblk1_2__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[5] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  fifomem/genblk1_2__U/CE2 (SRAMLP2RW128x8)                       0.0000    0.0500    0.0000               0.0000     0.0500 r
  fifomem/genblk1_2__U/O2[5] (SRAMLP2RW128x8)                               0.0545                         0.1383     0.1883 f
  fifomem/n71 (net)                             1       0.5752                                             0.0000     0.1883 f
  fifomem/U38/A4 (NAND4X0_RVT)                                    0.0000    0.0545    0.0000               0.0000     0.1883 f
  fifomem/U38/Y (NAND4X0_RVT)                                               0.0507                         0.0581     0.2464 r
  fifomem/n17 (net)                             1       0.6138                                             0.0000     0.2464 r
  fifomem/U40/A1 (OR2X2_RVT)                                      0.0000    0.0507    0.0000               0.0000     0.2464 r
  fifomem/U40/Y (OR2X2_RVT)                                                 0.0428                         0.0841     0.3304 r
  fifomem/n18 (net)                             1       5.3638                                             0.0000     0.3304 r
  fifomem/U15/A (INVX8_RVT)                                       0.0000    0.0428    0.0000               0.0000     0.3304 r
  fifomem/U15/Y (INVX8_RVT)                                                 0.0390                         0.0351     0.3656 f
  fifomem/rdata[5] (net)                        1      21.8502                                             0.0000     0.3656 f
  fifomem/rdata[5] (fifomem_DATASIZE8_ADDRSIZE10)                                                          0.0000     0.3656 f
  io_l_rdata_5__net (net)                              21.8502                                             0.0000     0.3656 f
  io_l_rdata_5_/DIN (D8I1025_NS)                                  0.0000    0.0390    0.0000               0.0000     0.3656 f
  io_l_rdata_5_/PADIO (D8I1025_NS)                                          0.8917                         1.3833     1.7489 f
  rdata[5] (net)                                1     1433.8105                                            0.0000     1.7489 f
  rdata[5] (out)                                                  0.0000    0.8917    0.0000               0.0000     1.7489 f
  data arrival time                                                                                                   1.7489

  clock rclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              0.0500     0.8000
  clock uncertainty                                                                                       -0.0080     0.7920
  output external delay                                                                                    0.8000     1.5920
  data required time                                                                                                  1.5920
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.5920
  data arrival time                                                                                                  -1.7489
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1569


  Startpoint: fifomem/genblk1_2__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[4] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  fifomem/genblk1_2__U/CE2 (SRAMLP2RW128x8)                       0.0000    0.0500    0.0000               0.0000     0.0500 r
  fifomem/genblk1_2__U/O2[4] (SRAMLP2RW128x8)                               0.0545                         0.1383     0.1883 f
  fifomem/n63 (net)                             1       0.5752                                             0.0000     0.1883 f
  fifomem/U35/A4 (NAND4X0_RVT)                                    0.0000    0.0545    0.0000               0.0000     0.1883 f
  fifomem/U35/Y (NAND4X0_RVT)                                               0.0507                         0.0581     0.2464 r
  fifomem/n14 (net)                             1       0.6138                                             0.0000     0.2464 r
  fifomem/U37/A1 (OR2X2_RVT)                                      0.0000    0.0507    0.0000               0.0000     0.2464 r
  fifomem/U37/Y (OR2X2_RVT)                                                 0.0428                         0.0841     0.3304 r
  fifomem/n15 (net)                             1       5.3638                                             0.0000     0.3304 r
  fifomem/U22/A (INVX8_RVT)                                       0.0000    0.0428    0.0000               0.0000     0.3304 r
  fifomem/U22/Y (INVX8_RVT)                                                 0.0390                         0.0351     0.3656 f
  fifomem/rdata[4] (net)                        1      21.8502                                             0.0000     0.3656 f
  fifomem/rdata[4] (fifomem_DATASIZE8_ADDRSIZE10)                                                          0.0000     0.3656 f
  io_l_rdata_4__net (net)                              21.8502                                             0.0000     0.3656 f
  io_l_rdata_4_/DIN (D8I1025_NS)                                  0.0000    0.0390    0.0000               0.0000     0.3656 f
  io_l_rdata_4_/PADIO (D8I1025_NS)                                          0.8917                         1.3833     1.7489 f
  rdata[4] (net)                                1     1433.8105                                            0.0000     1.7489 f
  rdata[4] (out)                                                  0.0000    0.8917    0.0000               0.0000     1.7489 f
  data arrival time                                                                                                   1.7489

  clock rclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              0.0500     0.8000
  clock uncertainty                                                                                       -0.0080     0.7920
  output external delay                                                                                    0.8000     1.5920
  data required time                                                                                                  1.5920
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.5920
  data arrival time                                                                                                  -1.7489
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1569


  Startpoint: fifomem/genblk1_2__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[3] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  fifomem/genblk1_2__U/CE2 (SRAMLP2RW128x8)                       0.0000    0.0500    0.0000               0.0000     0.0500 r
  fifomem/genblk1_2__U/O2[3] (SRAMLP2RW128x8)                               0.0545                         0.1383     0.1883 f
  fifomem/n55 (net)                             1       0.5752                                             0.0000     0.1883 f
  fifomem/U32/A4 (NAND4X0_RVT)                                    0.0000    0.0545    0.0000               0.0000     0.1883 f
  fifomem/U32/Y (NAND4X0_RVT)                                               0.0507                         0.0581     0.2464 r
  fifomem/n11 (net)                             1       0.6138                                             0.0000     0.2464 r
  fifomem/U34/A1 (OR2X2_RVT)                                      0.0000    0.0507    0.0000               0.0000     0.2464 r
  fifomem/U34/Y (OR2X2_RVT)                                                 0.0428                         0.0841     0.3304 r
  fifomem/n12 (net)                             1       5.3638                                             0.0000     0.3304 r
  fifomem/U21/A (INVX8_RVT)                                       0.0000    0.0428    0.0000               0.0000     0.3304 r
  fifomem/U21/Y (INVX8_RVT)                                                 0.0390                         0.0351     0.3656 f
  fifomem/rdata[3] (net)                        1      21.8502                                             0.0000     0.3656 f
  fifomem/rdata[3] (fifomem_DATASIZE8_ADDRSIZE10)                                                          0.0000     0.3656 f
  io_l_rdata_3__net (net)                              21.8502                                             0.0000     0.3656 f
  io_l_rdata_3_/DIN (D8I1025_NS)                                  0.0000    0.0390    0.0000               0.0000     0.3656 f
  io_l_rdata_3_/PADIO (D8I1025_NS)                                          0.8917                         1.3833     1.7489 f
  rdata[3] (net)                                1     1433.8105                                            0.0000     1.7489 f
  rdata[3] (out)                                                  0.0000    0.8917    0.0000               0.0000     1.7489 f
  data arrival time                                                                                                   1.7489

  clock rclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              0.0500     0.8000
  clock uncertainty                                                                                       -0.0080     0.7920
  output external delay                                                                                    0.8000     1.5920
  data required time                                                                                                  1.5920
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.5920
  data arrival time                                                                                                  -1.7489
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1569


  Startpoint: fifomem/genblk1_2__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[2] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  fifomem/genblk1_2__U/CE2 (SRAMLP2RW128x8)                       0.0000    0.0500    0.0000               0.0000     0.0500 r
  fifomem/genblk1_2__U/O2[2] (SRAMLP2RW128x8)                               0.0545                         0.1383     0.1883 f
  fifomem/n47 (net)                             1       0.5752                                             0.0000     0.1883 f
  fifomem/U29/A4 (NAND4X0_RVT)                                    0.0000    0.0545    0.0000               0.0000     0.1883 f
  fifomem/U29/Y (NAND4X0_RVT)                                               0.0507                         0.0581     0.2464 r
  fifomem/n8 (net)                              1       0.6138                                             0.0000     0.2464 r
  fifomem/U31/A1 (OR2X2_RVT)                                      0.0000    0.0507    0.0000               0.0000     0.2464 r
  fifomem/U31/Y (OR2X2_RVT)                                                 0.0428                         0.0841     0.3304 r
  fifomem/n9 (net)                              1       5.3638                                             0.0000     0.3304 r
  fifomem/U20/A (INVX8_RVT)                                       0.0000    0.0428    0.0000               0.0000     0.3304 r
  fifomem/U20/Y (INVX8_RVT)                                                 0.0390                         0.0351     0.3656 f
  fifomem/rdata[2] (net)                        1      21.8502                                             0.0000     0.3656 f
  fifomem/rdata[2] (fifomem_DATASIZE8_ADDRSIZE10)                                                          0.0000     0.3656 f
  io_l_rdata_2__net (net)                              21.8502                                             0.0000     0.3656 f
  io_l_rdata_2_/DIN (D8I1025_NS)                                  0.0000    0.0390    0.0000               0.0000     0.3656 f
  io_l_rdata_2_/PADIO (D8I1025_NS)                                          0.8917                         1.3833     1.7489 f
  rdata[2] (net)                                1     1433.8105                                            0.0000     1.7489 f
  rdata[2] (out)                                                  0.0000    0.8917    0.0000               0.0000     1.7489 f
  data arrival time                                                                                                   1.7489

  clock rclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              0.0500     0.8000
  clock uncertainty                                                                                       -0.0080     0.7920
  output external delay                                                                                    0.8000     1.5920
  data required time                                                                                                  1.5920
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.5920
  data arrival time                                                                                                  -1.7489
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1569


  Startpoint: fifomem/genblk1_2__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[1] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  fifomem/genblk1_2__U/CE2 (SRAMLP2RW128x8)                       0.0000    0.0500    0.0000               0.0000     0.0500 r
  fifomem/genblk1_2__U/O2[1] (SRAMLP2RW128x8)                               0.0545                         0.1383     0.1883 f
  fifomem/n39 (net)                             1       0.5752                                             0.0000     0.1883 f
  fifomem/U26/A4 (NAND4X0_RVT)                                    0.0000    0.0545    0.0000               0.0000     0.1883 f
  fifomem/U26/Y (NAND4X0_RVT)                                               0.0507                         0.0581     0.2464 r
  fifomem/n5 (net)                              1       0.6138                                             0.0000     0.2464 r
  fifomem/U28/A1 (OR2X2_RVT)                                      0.0000    0.0507    0.0000               0.0000     0.2464 r
  fifomem/U28/Y (OR2X2_RVT)                                                 0.0428                         0.0841     0.3304 r
  fifomem/n6 (net)                              1       5.3638                                             0.0000     0.3304 r
  fifomem/U19/A (INVX8_RVT)                                       0.0000    0.0428    0.0000               0.0000     0.3304 r
  fifomem/U19/Y (INVX8_RVT)                                                 0.0390                         0.0351     0.3656 f
  fifomem/rdata[1] (net)                        1      21.8502                                             0.0000     0.3656 f
  fifomem/rdata[1] (fifomem_DATASIZE8_ADDRSIZE10)                                                          0.0000     0.3656 f
  io_l_rdata_1__net (net)                              21.8502                                             0.0000     0.3656 f
  io_l_rdata_1_/DIN (D8I1025_NS)                                  0.0000    0.0390    0.0000               0.0000     0.3656 f
  io_l_rdata_1_/PADIO (D8I1025_NS)                                          0.8917                         1.3833     1.7489 f
  rdata[1] (net)                                1     1433.8105                                            0.0000     1.7489 f
  rdata[1] (out)                                                  0.0000    0.8917    0.0000               0.0000     1.7489 f
  data arrival time                                                                                                   1.7489

  clock rclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              0.0500     0.8000
  clock uncertainty                                                                                       -0.0080     0.7920
  output external delay                                                                                    0.8000     1.5920
  data required time                                                                                                  1.5920
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.5920
  data arrival time                                                                                                  -1.7489
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1569


  Startpoint: fifomem/genblk1_2__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[0] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  fifomem/genblk1_2__U/CE2 (SRAMLP2RW128x8)                       0.0000    0.0500    0.0000               0.0000     0.0500 r
  fifomem/genblk1_2__U/O2[0] (SRAMLP2RW128x8)                               0.0545                         0.1383     0.1883 f
  fifomem/n31 (net)                             1       0.5752                                             0.0000     0.1883 f
  fifomem/U23/A4 (NAND4X0_RVT)                                    0.0000    0.0545    0.0000               0.0000     0.1883 f
  fifomem/U23/Y (NAND4X0_RVT)                                               0.0507                         0.0581     0.2464 r
  fifomem/n2 (net)                              1       0.6138                                             0.0000     0.2464 r
  fifomem/U25/A1 (OR2X2_RVT)                                      0.0000    0.0507    0.0000               0.0000     0.2464 r
  fifomem/U25/Y (OR2X2_RVT)                                                 0.0428                         0.0841     0.3304 r
  fifomem/n3 (net)                              1       5.3638                                             0.0000     0.3304 r
  fifomem/U18/A (INVX8_RVT)                                       0.0000    0.0428    0.0000               0.0000     0.3304 r
  fifomem/U18/Y (INVX8_RVT)                                                 0.0390                         0.0351     0.3656 f
  fifomem/rdata[0] (net)                        1      21.8502                                             0.0000     0.3656 f
  fifomem/rdata[0] (fifomem_DATASIZE8_ADDRSIZE10)                                                          0.0000     0.3656 f
  io_l_rdata_0__net (net)                              21.8502                                             0.0000     0.3656 f
  io_l_rdata_0_/DIN (D8I1025_NS)                                  0.0000    0.0390    0.0000               0.0000     0.3656 f
  io_l_rdata_0_/PADIO (D8I1025_NS)                                          0.8917                         1.3833     1.7489 f
  rdata[0] (net)                                1     1433.8105                                            0.0000     1.7489 f
  rdata[0] (out)                                                  0.0000    0.8917    0.0000               0.0000     1.7489 f
  data arrival time                                                                                                   1.7489

  clock rclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              0.0500     0.8000
  clock uncertainty                                                                                       -0.0080     0.7920
  output external delay                                                                                    0.8000     1.5920
  data required time                                                                                                  1.5920
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.5920
  data arrival time                                                                                                  -1.7489
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1569


  Startpoint: rptr_empty/rempty_reg
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rempty (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  rptr_empty/rempty_reg/CLK (SDFFASX1_RVT)                        0.0000    0.0500    0.0000               0.0000     0.0500 r
  rptr_empty/rempty_reg/QN (SDFFASX1_RVT)                                   0.0769                         0.1827     0.2327 r
  rptr_empty/rempty_BAR (net)                   6       3.4199                                             0.0000     0.2327 r
  rptr_empty/rempty_BAR (rptr_empty_ADDRSIZE10)                                                            0.0000     0.2327 r
  io_t_rempty_net (net)                                 3.4199                                             0.0000     0.2327 r
  U54/A (IBUFFX16_RVT)                                            0.0000    0.0769    0.0000               0.0000     0.2327 r
  U54/Y (IBUFFX16_RVT)                                                      0.0314                         0.0937     0.3264 f
  n63 (net)                                     1      21.8502                                             0.0000     0.3264 f
  io_t_rempty/DIN (D8I1025_NS)                                    0.0000    0.0314    0.0000               0.0000     0.3264 f
  io_t_rempty/PADIO (D8I1025_NS)                                            0.8930                         1.3806     1.7070 f
  rempty (net)                                  1     1433.8105                                            0.0000     1.7070 f
  rempty (out)                                                    0.0000    0.8930    0.0000               0.0000     1.7070 f
  data arrival time                                                                                                   1.7070

  clock rclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              0.0500     0.8000
  clock uncertainty                                                                                       -0.0080     0.7920
  output external delay                                                                                    0.8000     1.5920
  data required time                                                                                                  1.5920
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.5920
  data arrival time                                                                                                  -1.7070
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1150


  Startpoint: rptr_empty/rbin_reg_3_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rptr_empty/rempty_reg
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  rptr_empty/rbin_reg_3_/CLK (SDFFARX1_RVT)                       0.0000    0.0500    0.0000               0.0000     0.0500 r
  rptr_empty/rbin_reg_3_/Q (SDFFARX1_RVT)                                   0.0526                         0.1979     0.2479 f
  rptr_empty/n374 (net)                         7       3.8613                                             0.0000     0.2479 f
  rptr_empty/U10/A2 (AND2X1_RVT)                                  0.0000    0.0526    0.0000               0.0000     0.2479 f
  rptr_empty/U10/Y (AND2X1_RVT)                                             0.0266                         0.0677     0.3156 f
  rptr_empty/n212 (net)                         2       1.0214                                             0.0000     0.3156 f
  rptr_empty/U9/A1 (NAND2X0_RVT)                                  0.0000    0.0266    0.0000               0.0000     0.3156 f
  rptr_empty/U9/Y (NAND2X0_RVT)                                             0.0527                         0.0443     0.3599 r
  rptr_empty/n187 (net)                         2       1.1582                                             0.0000     0.3599 r
  rptr_empty/U27/A4 (NAND4X0_RVT)                                 0.0000    0.0527    0.0000               0.0000     0.3599 r
  rptr_empty/U27/Y (NAND4X0_RVT)                                            0.0963                         0.0913     0.4512 f
  rptr_empty/n146 (net)                         1       1.6799                                             0.0000     0.4512 f
  rptr_empty/U16/A1 (XNOR2X2_RVT)                                 0.0000    0.0963    0.0000               0.0000     0.4512 f
  rptr_empty/U16/Y (XNOR2X2_RVT)                                            0.0324                         0.1021     0.5533 r
  rptr_empty/n2 (net)                           1       0.4641                                             0.0000     0.5533 r
  rptr_empty/U14/A3 (AND3X1_RVT)                                  0.0000    0.0324    0.0000               0.0000     0.5533 r
  rptr_empty/U14/Y (AND3X1_RVT)                                             0.0275                         0.0671     0.6204 r
  rptr_empty/n162 (net)                         1       0.5524                                             0.0000     0.6204 r
  rptr_empty/U70/A1 (AND3X1_RVT)                                  0.0000    0.0275    0.0000               0.0000     0.6204 r
  rptr_empty/U70/Y (AND3X1_RVT)                                             0.0275                         0.0584     0.6787 r
  rptr_empty/n163 (net)                         1       0.5524                                             0.0000     0.6787 r
  rptr_empty/U50/A1 (AND3X1_RVT)                                  0.0000    0.0275    0.0000               0.0000     0.6787 r
  rptr_empty/U50/Y (AND3X1_RVT)                                             0.0272                         0.0580     0.7367 r
  rptr_empty/n226 (net)                         1       0.5119                                             0.0000     0.7367 r
  rptr_empty/rempty_reg/D (SDFFASX1_RVT)                          0.0000    0.0272    0.0000               0.0000     0.7367 r
  data arrival time                                                                                                   0.7367

  clock rclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              0.0500     0.8000
  clock uncertainty                                                                                       -0.0080     0.7920
  rptr_empty/rempty_reg/CLK (SDFFASX1_RVT)                                                                 0.0000     0.7920 r
  library setup time                                                                                      -0.1141     0.6779
  data required time                                                                                                  0.6779
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.6779
  data arrival time                                                                                                  -0.7367
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0588


  Startpoint: rptr_empty/rbin_reg_5_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_9_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  rptr_empty/rbin_reg_5_/CLK (SDFFARX1_RVT)                       0.0000    0.0500    0.0000               0.0000     0.0500 r
  rptr_empty/rbin_reg_5_/Q (SDFFARX1_RVT)                                   0.0343                         0.1859     0.2359 r
  rptr_empty/n373 (net)                         2       1.0562                                             0.0000     0.2359 r
  rptr_empty/U76/A2 (AND2X1_RVT)                                  0.0000    0.0343    0.0000               0.0000     0.2359 r
  rptr_empty/U76/Y (AND2X1_RVT)                                             0.0482                         0.0743     0.3102 r
  rptr_empty/n300 (net)                         7       3.8916                                             0.0000     0.3102 r
  rptr_empty/U143/A3 (AND3X1_RVT)                                 0.0000    0.0482    0.0000               0.0000     0.3102 r
  rptr_empty/U143/Y (AND3X1_RVT)                                            0.0437                         0.0864     0.3966 r
  rptr_empty/n328 (net)                         4       2.5355                                             0.0000     0.3966 r
  rptr_empty/U57/A1 (NAND3X0_RVT)                                 0.0000    0.0437    0.0000               0.0000     0.3966 r
  rptr_empty/U57/Y (NAND3X0_RVT)                                            0.0508                         0.0431     0.4397 f
  rptr_empty/n215 (net)                         1       0.5117                                             0.0000     0.4397 f
  rptr_empty/U137/A2 (AND3X1_RVT)                                 0.0000    0.0508    0.0000               0.0000     0.4397 f
  rptr_empty/U137/Y (AND3X1_RVT)                                            0.0346                         0.0828     0.5225 f
  rptr_empty/n364 (net)                         2       1.3430                                             0.0000     0.5225 f
  rptr_empty/U3/A (NBUFFX2_RVT)                                   0.0000    0.0346    0.0000               0.0000     0.5225 f
  rptr_empty/U3/Y (NBUFFX2_RVT)                                             0.0235                         0.0509     0.5733 f
  rptr_empty/n144 (net)                         3       1.8216                                             0.0000     0.5733 f
  rptr_empty/U220/A (INVX1_RVT)                                   0.0000    0.0235    0.0000               0.0000     0.5733 f
  rptr_empty/U220/Y (INVX1_RVT)                                             0.0210                         0.0234     0.5967 r
  rptr_empty/n338 (net)                         1       1.1100                                             0.0000     0.5967 r
  rptr_empty/U221/S0 (MUX21X1_RVT)                                0.0000    0.0210    0.0000               0.0000     0.5967 r
  rptr_empty/U221/Y (MUX21X1_RVT)                                           0.0344                         0.0764     0.6731 r
  rptr_empty/rgraynext[9] (net)                 1       0.5122                                             0.0000     0.6731 r
  rptr_empty/rptr_reg_9_/D (SDFFARX1_RVT)                         0.0000    0.0344    0.0000               0.0000     0.6731 r
  data arrival time                                                                                                   0.6731

  clock rclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              0.0500     0.8000
  clock uncertainty                                                                                       -0.0080     0.7920
  rptr_empty/rptr_reg_9_/CLK (SDFFARX1_RVT)                                                                0.0000     0.7920 r
  library setup time                                                                                      -0.1221     0.6699
  data required time                                                                                                  0.6699
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.6699
  data arrival time                                                                                                  -0.6731
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0032


  Startpoint: wptr_full/wbin_reg_0_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wptr_full/wfull_reg
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  wptr_full/wbin_reg_0_/CLK (SDFFARX1_RVT)                        0.0000    0.0500    0.0000               0.0000     0.0500 r
  wptr_full/wbin_reg_0_/Q (SDFFARX1_RVT)                                    0.0370                         0.1887     0.2387 r
  wptr_full/n165 (net)                          2       1.4042                                             0.0000     0.2387 r
  wptr_full/U13/A1 (NAND3X0_RVT)                                  0.0000    0.0370    0.0000               0.0000     0.2387 r
  wptr_full/U13/Y (NAND3X0_RVT)                                             0.0671                         0.0546     0.2933 f
  wptr_full/n104 (net)                          2       1.1552                                             0.0000     0.2933 f
  wptr_full/U14/A2 (OR2X2_RVT)                                    0.0000    0.0671    0.0000               0.0000     0.2933 f
  wptr_full/U14/Y (OR2X2_RVT)                                               0.0371                         0.0777     0.3710 f
  wptr_full/n134 (net)                          7       3.8994                                             0.0000     0.3710 f
  wptr_full/U19/A2 (OA21X1_RVT)                                   0.0000    0.0371    0.0000               0.0000     0.3710 f
  wptr_full/U19/Y (OA21X1_RVT)                                              0.0270                         0.0655     0.4364 f
  wptr_full/n10 (net)                           1       0.6883                                             0.0000     0.4364 f
  wptr_full/U12/A2 (OR2X2_RVT)                                    0.0000    0.0270    0.0000               0.0000     0.4364 f
  wptr_full/U12/Y (OR2X2_RVT)                                               0.0259                         0.0556     0.4920 f
  wptr_full/n114 (net)                          2       1.7998                                             0.0000     0.4920 f
  wptr_full/U11/S0 (MUX21X2_RVT)                                  0.0000    0.0259    0.0000               0.0000     0.4920 f
  wptr_full/U11/Y (MUX21X2_RVT)                                             0.0437                         0.0923     0.5843 f
  wptr_full/wgraynext[3] (net)                  2       2.1905                                             0.0000     0.5843 f
  wptr_full/U71/A1 (XNOR2X2_RVT)                                  0.0000    0.0437    0.0000               0.0000     0.5843 f
  wptr_full/U71/Y (XNOR2X2_RVT)                                             0.0316                         0.0908     0.6752 r
  wptr_full/n46 (net)                           1       0.5165                                             0.0000     0.6752 r
  wptr_full/U10/A2 (AND3X1_RVT)                                   0.0000    0.0316    0.0000               0.0000     0.6752 r
  wptr_full/U10/Y (AND3X1_RVT)                                              0.0276                         0.0660     0.7412 r
  wptr_full/n1 (net)                            1       0.5524                                             0.0000     0.7412 r
  wptr_full/U9/A1 (AND3X1_RVT)                                    0.0000    0.0276    0.0000               0.0000     0.7412 r
  wptr_full/U9/Y (AND3X1_RVT)                                               0.0272                         0.0580     0.7992 r
  wptr_full/wfull_val (net)                     1       0.5122                                             0.0000     0.7992 r
  wptr_full/wfull_reg/D (SDFFARX1_RVT)                            0.0000    0.0272    0.0000               0.0000     0.7992 r
  data arrival time                                                                                                   0.7992

  clock wclk (rise edge)                                                                                   0.8500     0.8500
  clock network delay (ideal)                                                                              0.0500     0.9000
  clock uncertainty                                                                                       -0.0080     0.8920
  wptr_full/wfull_reg/CLK (SDFFARX1_RVT)                                                                   0.0000     0.8920 r
  library setup time                                                                                      -0.1197     0.7723
  data required time                                                                                                  0.7723
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.7723
  data arrival time                                                                                                  -0.7992
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0269


1
