// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _rsaModExp_montMult_HH_
#define _rsaModExp_montMult_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "rsaModExp_add_1026ns_1026ns_1026_2.h"
#include "rsaModExp_sub_1024ns_1024ns_1024_2.h"

namespace ap_rtl {

struct rsaModExp_montMult : public sc_module {
    // Port declarations 10
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<1024> > X0_V;
    sc_in< sc_lv<1024> > Y0_V;
    sc_in< sc_lv<1024> > M0_V;
    sc_out< sc_lv<1024> > ap_return;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    rsaModExp_montMult(sc_module_name name);
    SC_HAS_PROCESS(rsaModExp_montMult);

    ~rsaModExp_montMult();

    sc_trace_file* mVcdFile;

    rsaModExp_add_1026ns_1026ns_1026_2<1,2,1026,1026,1026>* rsaModExp_add_1026ns_1026ns_1026_2_U6;
    rsaModExp_sub_1024ns_1024ns_1024_2<1,2,1024,1024,1024>* rsaModExp_sub_1024ns_1024ns_1024_2_U7;
    rsaModExp_add_1026ns_1026ns_1026_2<1,2,1026,1026,1026>* rsaModExp_add_1026ns_1026ns_1026_2_U8;
    sc_signal< sc_lv<6> > ap_CS_fsm;
    sc_signal< sc_logic > ap_sig_cseq_ST_st1_fsm_0;
    sc_signal< bool > ap_sig_23;
    sc_signal< sc_lv<1024> > M0_V_read_reg_188;
    sc_signal< sc_lv<1026> > X_V_fu_76_p1;
    sc_signal< sc_lv<1026> > X_V_reg_193;
    sc_signal< sc_lv<1026> > Y_V_fu_80_p1;
    sc_signal< sc_lv<1026> > Y_V_reg_198;
    sc_signal< sc_lv<1026> > M_V_fu_84_p1;
    sc_signal< sc_lv<1026> > M_V_reg_203;
    sc_signal< sc_lv<1025> > M_V_cast_fu_88_p1;
    sc_signal< sc_lv<1025> > M_V_cast_reg_208;
    sc_signal< sc_lv<1026> > p_cast_fu_92_p1;
    sc_signal< sc_lv<1026> > p_cast_reg_213;
    sc_signal< sc_logic > ap_sig_cseq_ST_st2_fsm_1;
    sc_signal< bool > ap_sig_52;
    sc_signal< sc_lv<11> > i_fu_106_p2;
    sc_signal< sc_lv<11> > i_reg_222;
    sc_signal< sc_lv<1> > tmp_8_fu_112_p3;
    sc_signal< sc_lv<1> > tmp_8_reg_227;
    sc_signal< sc_lv<1> > exitcond_fu_100_p2;
    sc_signal< sc_lv<1> > tmp_fu_124_p2;
    sc_signal< sc_lv<1> > tmp_reg_232;
    sc_signal< sc_lv<1024> > tmp_6_fu_133_p1;
    sc_signal< sc_lv<1024> > tmp_6_reg_242;
    sc_signal< sc_lv<1026> > p_Val2_1_fu_142_p3;
    sc_signal< sc_lv<1026> > p_Val2_1_reg_247;
    sc_signal< sc_logic > ap_sig_cseq_ST_st3_fsm_2;
    sc_signal< bool > ap_sig_77;
    sc_signal< sc_lv<1> > tmp_9_fu_148_p1;
    sc_signal< sc_lv<1> > tmp_9_reg_252;
    sc_signal< sc_lv<1025> > tmp_4_reg_257;
    sc_signal< sc_lv<1025> > tmp_5_fu_176_p3;
    sc_signal< sc_logic > ap_sig_cseq_ST_st5_fsm_4;
    sc_signal< bool > ap_sig_90;
    sc_signal< sc_lv<1025> > p_s_reg_54;
    sc_signal< sc_lv<11> > i_assign_reg_65;
    sc_signal< sc_lv<32> > i_assign_cast1_fu_96_p1;
    sc_signal< sc_lv<1026> > grp_fu_119_p1;
    sc_signal< sc_lv<1024> > grp_fu_137_p0;
    sc_signal< sc_lv<1026> > grp_fu_119_p2;
    sc_signal< sc_logic > ap_sig_cseq_ST_st4_fsm_3;
    sc_signal< bool > ap_sig_139;
    sc_signal< sc_lv<1026> > grp_fu_162_p2;
    sc_signal< sc_lv<1025> > tmp_3_fu_166_p4;
    sc_signal< sc_lv<1024> > grp_fu_137_p2;
    sc_signal< sc_logic > ap_sig_cseq_ST_st6_fsm_5;
    sc_signal< bool > ap_sig_158;
    sc_signal< sc_lv<1024> > ssdm_int_V_write_assign_fu_182_p3;
    sc_signal< sc_lv<1024> > ap_return_preg;
    sc_signal< sc_lv<6> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<6> ap_ST_st1_fsm_0;
    static const sc_lv<6> ap_ST_st2_fsm_1;
    static const sc_lv<6> ap_ST_st3_fsm_2;
    static const sc_lv<6> ap_ST_st4_fsm_3;
    static const sc_lv<6> ap_ST_st5_fsm_4;
    static const sc_lv<6> ap_ST_st6_fsm_5;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<1025> ap_const_lv1025_lc_1;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<11> ap_const_lv11_400;
    static const sc_lv<11> ap_const_lv11_1;
    static const sc_lv<32> ap_const_lv32_401;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<1024> ap_const_lv1024_lc_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_M_V_cast_fu_88_p1();
    void thread_M_V_fu_84_p1();
    void thread_X_V_fu_76_p1();
    void thread_Y_V_fu_80_p1();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sig_139();
    void thread_ap_sig_158();
    void thread_ap_sig_23();
    void thread_ap_sig_52();
    void thread_ap_sig_77();
    void thread_ap_sig_90();
    void thread_ap_sig_cseq_ST_st1_fsm_0();
    void thread_ap_sig_cseq_ST_st2_fsm_1();
    void thread_ap_sig_cseq_ST_st3_fsm_2();
    void thread_ap_sig_cseq_ST_st4_fsm_3();
    void thread_ap_sig_cseq_ST_st5_fsm_4();
    void thread_ap_sig_cseq_ST_st6_fsm_5();
    void thread_exitcond_fu_100_p2();
    void thread_grp_fu_119_p1();
    void thread_grp_fu_137_p0();
    void thread_i_assign_cast1_fu_96_p1();
    void thread_i_fu_106_p2();
    void thread_p_Val2_1_fu_142_p3();
    void thread_p_cast_fu_92_p1();
    void thread_ssdm_int_V_write_assign_fu_182_p3();
    void thread_tmp_3_fu_166_p4();
    void thread_tmp_5_fu_176_p3();
    void thread_tmp_6_fu_133_p1();
    void thread_tmp_8_fu_112_p3();
    void thread_tmp_9_fu_148_p1();
    void thread_tmp_fu_124_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
