// Seed: 3756707511
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6#(-1, 1)
);
  inout wire id_6;
  output wire id_5;
  inout supply1 id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_4 = id_1 && id_4;
  logic id_7;
endmodule
module module_1 (
    output supply0 id_0,
    input supply1 id_1,
    output supply1 id_2,
    input wand id_3,
    output supply0 id_4,
    output tri1 id_5,
    output uwire id_6
);
  wor id_8;
  assign id_8 = 1'b0;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
endmodule
