{"vcs1":{"timestamp_begin":1747744872.678854007, "rt":11.07, "ut":11.18, "st":0.63}}
{"vcselab":{"timestamp_begin":1747744883.825148711, "rt":0.46, "ut":0.30, "st":0.15}}
{"link":{"timestamp_begin":1747744884.350765314, "rt":0.41, "ut":0.20, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747744872.065472266}
{"VCS_COMP_START_TIME": 1747744872.065472266}
{"VCS_COMP_END_TIME": 1747744884.905046968}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 494012}}
{"vcselab": {"peak_mem": 183888}}
