===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 28.2779 seconds

  ----Wall Time----  ----Name----
    3.1409 ( 11.1%)  FIR Parser
   13.4374 ( 47.5%)  'firrtl.circuit' Pipeline
    1.0988 (  3.9%)    'firrtl.module' Pipeline
    0.9856 (  3.5%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.1132 (  0.4%)      LowerCHIRRTLPass
    0.0869 (  0.3%)    InferWidths
    0.5788 (  2.0%)    InferResets
    0.0191 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0707 (  0.2%)    WireDFT
    0.0184 (  0.1%)    PrefixModules
    0.5881 (  2.1%)    LowerFIRRTLTypes
    5.5697 ( 19.7%)    'firrtl.module' Pipeline
    0.6496 (  2.3%)      ExpandWhens
    0.0210 (  0.1%)      RemoveResets
    4.5707 ( 16.2%)      Canonicalizer
    0.3283 (  1.2%)      InferReadWrite
    0.3957 (  1.4%)    Inliner
    0.9616 (  3.4%)    IMConstProp
    0.0292 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    BlackBoxReader
    3.4718 ( 12.3%)    'firrtl.module' Pipeline
    3.4718 ( 12.3%)      Canonicalizer
    0.2916 (  1.0%)    RemoveUnusedPorts
    0.0270 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.3053 (  1.1%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    EmitOMIR
    3.0035 ( 10.6%)  LowerFIRRTLToHW
    0.0288 (  0.1%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)  HWMemSimImpl
    5.8382 ( 20.6%)  'hw.module' Pipeline
    0.6826 (  2.4%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    3.9310 ( 13.9%)    Canonicalizer
    0.5501 (  1.9%)    HWCleanup
    0.0646 (  0.2%)    HWLegalizeModules
    0.6100 (  2.2%)    PrettifyVerilog
    2.8555 ( 10.1%)  ExportVerilog
    0.0017 (  0.0%)  Rest
   28.2779 (100.0%)  Total

{
  totalTime: 28.303,
  maxMemory: 673828864
}
