
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.126448                       # Number of seconds simulated
sim_ticks                                126448300440                       # Number of ticks simulated
final_tick                               1268083636071                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  85011                       # Simulator instruction rate (inst/s)
host_op_rate                                   109463                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3082764                       # Simulator tick rate (ticks/s)
host_mem_usage                               16912096                       # Number of bytes of host memory used
host_seconds                                 41017.83                       # Real time elapsed on the host
sim_insts                                  3486974845                       # Number of instructions simulated
sim_ops                                    4489943414                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1771264                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2605312                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       545920                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4927744                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1145600                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1145600                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        13838                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        20354                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         4265                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 38498                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            8950                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 8950                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14172                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     14007812                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        13160                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     20603772                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        14172                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      4317338                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                38970425                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14172                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        13160                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        14172                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              41503                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           9059829                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                9059829                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           9059829                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14172                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     14007812                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        13160                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     20603772                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        14172                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      4317338                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               48030254                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               151798681                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        22304292                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19546110                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1737607                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11031787                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10769558                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1552527                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        54255                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    117613918                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             123969457                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           22304292                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12322085                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25221345                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5684724                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2100524                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         13404018                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1092500                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    148872725                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.947149                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.316328                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       123651380     83.06%     83.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1269482      0.85%     83.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2327203      1.56%     85.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1941897      1.30%     86.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3565830      2.40%     89.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3864271      2.60%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          843948      0.57%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          662998      0.45%     92.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        10745716      7.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    148872725                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.146933                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.816670                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       116682446                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3223355                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25009956                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        25201                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3931759                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2398660                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5181                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     139914691                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1294                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3931759                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       117151833                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1586912                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       792712                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24554242                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       855260                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     138936651                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         89278                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       519050                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    184528924                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    630397110                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    630397110                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896162                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        35632752                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        19859                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9938                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2702765                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23122841                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4492239                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        82772                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1001475                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         137333167                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19860                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        129030243                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       103675                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     22783251                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     48885726                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    148872725                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.866715                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.477943                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     95154971     63.92%     63.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     21892608     14.71%     78.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10983586      7.38%     86.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7197923      4.83%     90.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7504233      5.04%     95.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3877434      2.60%     98.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1743442      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       436284      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        82244      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    148872725                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         322807     59.74%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        136890     25.34%     85.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        80622     14.92%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    101860123     78.94%     78.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1081894      0.84%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     21618742     16.75%     96.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4459563      3.46%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     129030243                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.850009                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             540319                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004188                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    407577205                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    160136583                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    126109016                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     129570562                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       242614                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      4192770                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           48                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          305                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       138884                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3931759                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1085459                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        51947                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    137353027                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        49060                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23122841                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4492239                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9938                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         34298                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          194                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          305                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       836755                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1035644                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1872399                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    127648245                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     21285125                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1381998                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            25744520                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19661955                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4459395                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.840905                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             126222493                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            126109016                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         72835577                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        172925773                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.830765                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.421196                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611586                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     23742394                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1742375                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    144940966                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.783847                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.659912                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    102735023     70.88%     70.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     16386066     11.31%     82.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     11836291      8.17%     90.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2650134      1.83%     92.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3011324      2.08%     94.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1070096      0.74%     95.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4453840      3.07%     98.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       901816      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1896376      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    144940966                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611586                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789105                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179497                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1896376                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           280398570                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          278639816                       # The number of ROB writes
system.switch_cpus0.timesIdled                  40978                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2925956                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611586                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.517987                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.517987                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.658767                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.658767                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       590496296                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      165686132                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      146744567                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               151798681                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        25006323                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     20264219                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2164873                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10110724                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9600287                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2673786                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        96216                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    108995465                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             137641568                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           25006323                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12274073                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             30072497                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        7041307                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3449265                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12718306                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1746889                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    147345470                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.140801                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.554936                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       117272973     79.59%     79.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2817802      1.91%     81.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2157677      1.46%     82.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5296464      3.59%     86.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1201353      0.82%     87.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1709795      1.16%     88.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1292788      0.88%     89.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          814757      0.55%     89.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14781861     10.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    147345470                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.164733                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.906738                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       107712840                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5119998                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         29609001                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       119813                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4783813                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4316484                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        44442                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     166076162                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        83550                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4783813                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       108628011                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1410997                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2144291                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         28803664                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1574689                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     164364608                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        23051                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        289538                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       646310                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents       177354                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    230907042                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    765571868                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    765571868                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    182234507                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        48672482                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        39943                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22293                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5347658                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15880013                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7737871                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       132307                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1722372                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         161488019                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        39930                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        149968527                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       200423                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     29523912                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     64028224                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         4630                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    147345470                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.017802                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.564948                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     84543873     57.38%     57.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     26375234     17.90%     75.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12344085      8.38%     83.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9041551      6.14%     89.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8038147      5.46%     95.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3195056      2.17%     97.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3158236      2.14%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       491118      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       158170      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    147345470                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         600267     68.56%     68.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        123707     14.13%     82.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       151564     17.31%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    125876634     83.94%     83.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2254637      1.50%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17649      0.01%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14154708      9.44%     94.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7664899      5.11%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     149968527                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.987944                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             875538                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005838                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    448358485                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    191052307                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    146203457                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     150844065                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       371708                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3888082                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1048                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          446                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       238443                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4783813                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         863785                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        98085                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    161527949                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        53546                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15880013                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7737871                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22280                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         85238                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          446                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1173871                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1238058                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2411929                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    147275097                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13603317                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2693430                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21266435                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20920131                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7663118                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.970200                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             146394391                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            146203457                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         87715628                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        243008618                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.963140                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.360957                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    106756251                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    131104947                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     30424586                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        35300                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2168353                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    142561657                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.919637                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.693038                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     88791061     62.28%     62.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25160302     17.65%     79.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11084206      7.78%     87.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5807914      4.07%     91.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4630406      3.25%     95.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1662124      1.17%     96.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1414344      0.99%     97.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1056217      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2955083      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    142561657                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    106756251                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     131104947                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19491349                       # Number of memory references committed
system.switch_cpus1.commit.loads             11991926                       # Number of loads committed
system.switch_cpus1.commit.membars              17650                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18836792                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        118130347                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2668813                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2955083                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           301136107                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          327843181                       # The number of ROB writes
system.switch_cpus1.timesIdled                  75526                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                4453211                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          106756251                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            131104947                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    106756251                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.421918                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.421918                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.703275                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.703275                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       664063518                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      203654517                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      155331505                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         35300                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               151798681                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        25458388                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     20647551                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2171404                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     10151603                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9773924                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2735198                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        99895                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    111093193                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             139314749                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           25458388                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     12509122                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             30645720                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        7087501                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       2819920                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           17                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         12978078                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1702699                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    149447213                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.140628                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.544602                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       118801493     79.49%     79.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2149605      1.44%     80.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3954448      2.65%     83.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3577165      2.39%     85.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2296852      1.54%     87.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1854251      1.24%     88.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1081461      0.72%     89.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1129204      0.76%     90.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        14602734      9.77%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    149447213                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.167712                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.917760                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       109966549                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4297662                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         30249736                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        50909                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4882356                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4399740                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         6009                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     168485218                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        47585                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4882356                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       110858350                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1160686                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1874458                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         29388244                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1283117                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     166614476                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           24                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        244008                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       553356                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    235673904                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    775901300                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    775901300                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    186505593                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        49168311                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36727                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        18364                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4607703                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15780684                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7836134                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        89544                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1758356                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         163477521                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        36728                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        151840703                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       168236                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     28744721                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     63296496                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    149447213                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.016016                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.560779                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     85842810     57.44%     57.44% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     26177048     17.52%     74.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     13756890      9.21%     84.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7969233      5.33%     89.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8804078      5.89%     95.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3264734      2.18%     97.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2900951      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       555264      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       176205      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    149447213                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         605339     68.80%     68.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        124786     14.18%     82.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       149681     17.01%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    127858825     84.21%     84.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2149201      1.42%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        18363      0.01%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14016305      9.23%     94.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7798009      5.14%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     151840703                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.000277                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             879806                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005794                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    454176661                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    192259196                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    148522826                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     152720509                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       293450                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3622545                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           18                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          226                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       134216                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4882356                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         748102                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       115706                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    163514250                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        66781                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15780684                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7836134                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        18364                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        100530                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          226                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1206652                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1214794                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2421446                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    149356135                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13463445                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2484568                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21261050                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21248682                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7797605                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.983909                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             148659461                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            148522826                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         86653099                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        243400998                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.978420                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.356010                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    108620756                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    133743893                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     29770776                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        36728                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2192944                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    144564857                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.925148                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.694853                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     89547806     61.94%     61.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     25486972     17.63%     79.57% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     12659446      8.76%     88.33% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4306003      2.98%     91.31% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      5306796      3.67%     94.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1857335      1.28%     96.26% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1307078      0.90%     97.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1083675      0.75%     97.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3009746      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    144564857                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    108620756                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     133743893                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19860057                       # Number of memory references committed
system.switch_cpus2.commit.loads             12158139                       # Number of loads committed
system.switch_cpus2.commit.membars              18364                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          19304683                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        120492795                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2758514                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3009746                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           305069780                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          331911895                       # The number of ROB writes
system.switch_cpus2.timesIdled                  46007                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2351468                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          108620756                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            133743893                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    108620756                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.397511                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.397511                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.715558                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.715558                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       672536653                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      207885991                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      157074318                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         36728                       # number of misc regfile writes
system.l20.replacements                         13852                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          215057                       # Total number of references to valid blocks.
system.l20.sampled_refs                         24092                       # Sample count of references to valid blocks.
system.l20.avg_refs                          8.926490                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          197.143053                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     7.873994                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5366.736975                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          4668.245977                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.019252                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000769                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.524095                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.455883                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        35762                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  35762                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            9372                       # number of Writeback hits
system.l20.Writeback_hits::total                 9372                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        35762                       # number of demand (read+write) hits
system.l20.demand_hits::total                   35762                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        35762                       # number of overall hits
system.l20.overall_hits::total                  35762                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        13838                       # number of ReadReq misses
system.l20.ReadReq_misses::total                13852                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        13838                       # number of demand (read+write) misses
system.l20.demand_misses::total                 13852                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        13838                       # number of overall misses
system.l20.overall_misses::total                13852                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      4274082                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   3996094171                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     4000368253                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      4274082                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   3996094171                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      4000368253                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      4274082                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   3996094171                       # number of overall miss cycles
system.l20.overall_miss_latency::total     4000368253                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        49600                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              49614                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         9372                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             9372                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        49600                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               49614                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        49600                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              49614                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.278992                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.279195                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.278992                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.279195                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.278992                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.279195                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 305291.571429                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 288776.858722                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 288793.549884                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 305291.571429                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 288776.858722                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 288793.549884                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 305291.571429                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 288776.858722                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 288793.549884                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2209                       # number of writebacks
system.l20.writebacks::total                     2209                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        13838                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           13852                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        13838                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            13852                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        13838                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           13852                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      3405832                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   3138993730                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   3142399562                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      3405832                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   3138993730                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   3142399562                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      3405832                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   3138993730                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   3142399562                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.278992                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.279195                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.278992                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.279195                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.278992                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.279195                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 243273.714286                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 226838.685504                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 226855.296131                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 243273.714286                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 226838.685504                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 226855.296131                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 243273.714286                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 226838.685504                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 226855.296131                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         20367                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          767528                       # Total number of references to valid blocks.
system.l21.sampled_refs                         30607                       # Sample count of references to valid blocks.
system.l21.avg_refs                         25.076878                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          230.500816                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     8.401471                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3742.030598                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          6259.067115                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.022510                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000820                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.365433                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.611237                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        57652                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  57652                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           21094                       # number of Writeback hits
system.l21.Writeback_hits::total                21094                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        57652                       # number of demand (read+write) hits
system.l21.demand_hits::total                   57652                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        57652                       # number of overall hits
system.l21.overall_hits::total                  57652                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        20354                       # number of ReadReq misses
system.l21.ReadReq_misses::total                20367                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        20354                       # number of demand (read+write) misses
system.l21.demand_misses::total                 20367                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        20354                       # number of overall misses
system.l21.overall_misses::total                20367                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3805333                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   5805601565                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     5809406898                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3805333                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   5805601565                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      5809406898                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3805333                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   5805601565                       # number of overall miss cycles
system.l21.overall_miss_latency::total     5809406898                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        78006                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              78019                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        21094                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            21094                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        78006                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               78019                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        78006                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              78019                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.260929                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.261052                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.260929                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.261052                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.260929                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.261052                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 292717.923077                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 285231.481036                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 285236.259537                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 292717.923077                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 285231.481036                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 285236.259537                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 292717.923077                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 285231.481036                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 285236.259537                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3590                       # number of writebacks
system.l21.writebacks::total                     3590                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        20354                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           20367                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        20354                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            20367                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        20354                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           20367                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2999831                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   4545044990                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   4548044821                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2999831                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   4545044990                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   4548044821                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2999831                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   4545044990                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   4548044821                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.260929                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.261052                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.260929                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.261052                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.260929                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.261052                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 230756.230769                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 223299.842291                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 223304.601610                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 230756.230769                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 223299.842291                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 223304.601610                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 230756.230769                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 223299.842291                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 223304.601610                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          4279                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          428573                       # Total number of references to valid blocks.
system.l22.sampled_refs                         16567                       # Sample count of references to valid blocks.
system.l22.avg_refs                         25.869077                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          471.481841                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    13.523037                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2055.919704                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          9747.075417                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.038369                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001101                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.167311                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.793219                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        37956                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  37956                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           11426                       # number of Writeback hits
system.l22.Writeback_hits::total                11426                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        37956                       # number of demand (read+write) hits
system.l22.demand_hits::total                   37956                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        37956                       # number of overall hits
system.l22.overall_hits::total                  37956                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         4265                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 4279                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         4265                       # number of demand (read+write) misses
system.l22.demand_misses::total                  4279                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         4265                       # number of overall misses
system.l22.overall_misses::total                 4279                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3801448                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1259196640                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1262998088                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3801448                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1259196640                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1262998088                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3801448                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1259196640                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1262998088                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        42221                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              42235                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        11426                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            11426                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        42221                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               42235                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        42221                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              42235                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.101016                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.101314                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.101016                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.101314                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.101016                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.101314                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst       271532                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 295239.540445                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 295161.974293                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst       271532                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 295239.540445                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 295161.974293                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst       271532                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 295239.540445                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 295161.974293                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3151                       # number of writebacks
system.l22.writebacks::total                     3151                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         4265                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            4279                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         4265                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             4279                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         4265                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            4279                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2935438                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    995058282                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    997993720                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2935438                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    995058282                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    997993720                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2935438                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    995058282                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    997993720                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.101016                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.101314                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.101016                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.101314                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.101016                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.101314                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 209674.142857                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 233307.920750                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 233230.595934                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 209674.142857                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 233307.920750                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 233230.595934                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 209674.142857                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 233307.920750                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 233230.595934                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.985415                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013436115                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1873264.537893                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.985415                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022413                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866964                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13404001                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13404001                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13404001                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13404001                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13404001                       # number of overall hits
system.cpu0.icache.overall_hits::total       13404001                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      5305865                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      5305865                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      5305865                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      5305865                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      5305865                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      5305865                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13404018                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13404018                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13404018                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13404018                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13404018                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13404018                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 312109.705882                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 312109.705882                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 312109.705882                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 312109.705882                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 312109.705882                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 312109.705882                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      4390282                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      4390282                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      4390282                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      4390282                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      4390282                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      4390282                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 313591.571429                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 313591.571429                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 313591.571429                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 313591.571429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 313591.571429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 313591.571429                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49600                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               245036982                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49856                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4914.894536                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.324313                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.675687                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.825486                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.174514                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     19254214                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       19254214                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9938                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9938                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     23587706                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        23587706                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     23587706                       # number of overall hits
system.cpu0.dcache.overall_hits::total       23587706                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       185116                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       185116                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       185116                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        185116                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       185116                       # number of overall misses
system.cpu0.dcache.overall_misses::total       185116                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  29327442123                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  29327442123                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  29327442123                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  29327442123                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  29327442123                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  29327442123                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     19439330                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     19439330                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9938                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9938                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     23772822                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     23772822                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     23772822                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     23772822                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009523                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009523                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007787                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007787                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007787                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007787                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 158427.375932                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 158427.375932                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 158427.375932                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 158427.375932                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 158427.375932                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 158427.375932                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9372                       # number of writebacks
system.cpu0.dcache.writebacks::total             9372                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       135516                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       135516                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       135516                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       135516                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       135516                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       135516                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49600                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49600                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49600                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49600                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49600                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49600                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   6440614633                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6440614633                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   6440614633                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   6440614633                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   6440614633                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   6440614633                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002552                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002552                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002086                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002086                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002086                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002086                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 129851.101472                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 129851.101472                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 129851.101472                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 129851.101472                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 129851.101472                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 129851.101472                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.997010                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1099691703                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2217120.368952                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997010                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12718289                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12718289                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12718289                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12718289                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12718289                       # number of overall hits
system.cpu1.icache.overall_hits::total       12718289                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4922457                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4922457                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4922457                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4922457                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4922457                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4922457                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12718306                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12718306                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12718306                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12718306                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12718306                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12718306                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 289556.294118                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 289556.294118                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 289556.294118                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 289556.294118                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 289556.294118                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 289556.294118                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3926433                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3926433                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3926433                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3926433                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3926433                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3926433                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 302033.307692                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 302033.307692                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 302033.307692                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 302033.307692                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 302033.307692                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 302033.307692                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 78006                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               193941063                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 78262                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2478.100010                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.246765                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.753235                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.899401                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.100599                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10236573                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10236573                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7464124                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7464124                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        22032                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        22032                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17650                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17650                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17700697                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17700697                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17700697                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17700697                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       189529                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       189529                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       189529                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        189529                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       189529                       # number of overall misses
system.cpu1.dcache.overall_misses::total       189529                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  25751666312                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  25751666312                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  25751666312                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  25751666312                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  25751666312                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  25751666312                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10426102                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10426102                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7464124                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7464124                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        22032                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        22032                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17650                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17650                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17890226                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17890226                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17890226                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17890226                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.018178                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018178                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.010594                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010594                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.010594                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010594                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 135871.905154                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 135871.905154                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 135871.905154                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 135871.905154                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 135871.905154                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 135871.905154                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        21094                       # number of writebacks
system.cpu1.dcache.writebacks::total            21094                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       111523                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       111523                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       111523                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       111523                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       111523                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       111523                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        78006                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        78006                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        78006                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        78006                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        78006                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        78006                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   9743548265                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   9743548265                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   9743548265                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   9743548265                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   9743548265                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   9743548265                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007482                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007482                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004360                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004360                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004360                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004360                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 124907.677166                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 124907.677166                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 124907.677166                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 124907.677166                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 124907.677166                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 124907.677166                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.996755                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1097617747                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2370664.680346                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.996755                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022431                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12978063                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12978063                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12978063                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12978063                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12978063                       # number of overall hits
system.cpu2.icache.overall_hits::total       12978063                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.cpu2.icache.overall_misses::total           15                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4452018                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4452018                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4452018                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4452018                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4452018                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4452018                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12978078                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12978078                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12978078                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12978078                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12978078                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12978078                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 296801.200000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 296801.200000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 296801.200000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 296801.200000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 296801.200000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 296801.200000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3917648                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3917648                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3917648                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3917648                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3917648                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3917648                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst       279832                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total       279832                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst       279832                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total       279832                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst       279832                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total       279832                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 42221                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               182386632                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 42477                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4293.773854                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   232.657453                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    23.342547                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.908818                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.091182                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10127689                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10127689                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7665773                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7665773                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        18364                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        18364                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        18364                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        18364                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17793462                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17793462                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17793462                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17793462                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       127888                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       127888                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       127888                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        127888                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       127888                       # number of overall misses
system.cpu2.dcache.overall_misses::total       127888                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  14820343399                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  14820343399                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  14820343399                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  14820343399                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  14820343399                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  14820343399                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10255577                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10255577                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7665773                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7665773                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        18364                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        18364                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        18364                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        18364                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17921350                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17921350                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17921350                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17921350                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.012470                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.012470                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007136                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007136                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007136                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007136                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 115885.332471                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 115885.332471                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 115885.332471                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 115885.332471                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 115885.332471                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 115885.332471                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        11426                       # number of writebacks
system.cpu2.dcache.writebacks::total            11426                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        85667                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        85667                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        85667                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        85667                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        85667                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        85667                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        42221                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        42221                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        42221                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        42221                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        42221                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        42221                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3764245560                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3764245560                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3764245560                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3764245560                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3764245560                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3764245560                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004117                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004117                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002356                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002356                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002356                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002356                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 89155.765141                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 89155.765141                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 89155.765141                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 89155.765141                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 89155.765141                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 89155.765141                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
