<root><simulation><result_generated_time />2023-05-12 16:28:34<layer><layer_spec />{'B': 1, 'K': 1, 'C': 1, 'OY': 112, 'OX': 112, 'IY': 114, 'IX': 114, 'FY': 3, 'FX': 3, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 32}<im2col_enable />False<total_MAC_operation />3612672<total_data_size_element />{'W': 288, 'I': 415872, 'O': 401408}<total_data_reuse />{'W': 12544, 'I': 8.686980609418283, 'O': 9}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />2/4</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />24</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1, 1, 1], 'I': [896, 1, 1], 'O': [896, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 28)], [('OX', 8), ('OY', 4)]], [], [], []]<I />[[], [[('OY', 28)], [('OX', 8), ('OY', 4)]], [], []]<O />[[], [[('OY', 28)], [('OX', 8), ('OY', 4)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 2), ('OX', 7), ('FX', 3), ('FY', 3)], [], []]<I />[[('OX', 2), ('OX', 7), ('FX', 3), ('FY', 3)], [], []]<O />[[('OX', 2), ('OX', 7), ('FX', 3), ('FY', 3)], [], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [896.0, 14, 1, 1], 'I': [1.0, 8.69, 1.0, 1.0], 'O': [1.0, 9, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [72, 72, 72], 'I': [384, 103968, 103968], 'O': [112, 100352, 100352], 'O_partial': [112, 0, 0], 'O_final': [0, 100352, 100352]}<actual_mem_utilization_individual />{'W': [0.14, 0.0, 0.0], 'I': [0.75, 0.0, 0.0], 'O': [0.22, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.14, 0.01, 0.0], 'I': [0.75, 0.01, 0.0], 'O': [0.22, 0.01, 0.0]}<effective_mem_size_bit />{'W': [24, 72, 72], 'I': [384, 103968, 103968], 'O': [112, 100352, 100352], 'O_partial': [112, 0, 0], 'O_final': [0, 100352, 100352]}<total_unit_count />{'W': [896, 1, 1, 1], 'I': [896, 896, 1, 1], 'O': [896, 896, 1, 1]}<unique_unit_count />{'W': [1, 1, 1, 1], 'I': [896, 896, 1, 1], 'O': [896, 896, 1, 1]}<duplicate_unit_count />{'W': [896.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [1.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[288, 288], [288, 288], [288, 0]]<I />[[3612672, 415872], [415872, 415872], [415872, 0]]<O />[[(3211264, 3612672), (401408, 0)], [(0, 401408), (401408, 0)], [(0, 401408), (0, 0)]]<O_partial />[[(3211264, 3612672), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (401408, 0)], [(0, 401408), (401408, 0)], [(0, 401408), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[36, 36], [4, 4], [1, 0]]<I />[[451584, 51984], [6498, 6498], [1624, 0]]<O />[[(401408, 451584), (50176, 0)], [(0, 6272), (6272, 0)], [(0, 1568), (0, 0)]]<O_partial />[([401408, 451584], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [50176, 0]), ([0, 6272], [6272, 0]), ([0, 1568], [0, 0])]</mem_access_count_word><mac_count><active />3612672<idle />516096</mac_count></basic_info><energy><total_energy />7930378.1<mem_energy_breakdown><W />[0.0, 0.0, 0.0]<I />[169.6, 1286.4, 2163.2]<O />[316.8, 1241.6, 2089.6]</mem_energy_breakdown><MAC_energy><active_MAC />7897301.0<idle_MAC />25804.8<total />7923105.8</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.1264<utilization_without_data_loading />0.5625<utilization_spatial />0.875<utilization_temporal_with_data_loading />0.1445<mac_utilize_temporal_without_data_loading />0.6429</mac_array_utilization><latency><latency_cycle_with_data_loading />27904<latency_cycle_without_data_loading />6272<ideal_computing_cycle />4032<data_loading><load_cycle_total />21632<load_cycle_individual />{'W': [64, 32, 0], 'I': [21504, 6528, 0]}<load_cycle_combined />{'W': 96, 'I': 21536}</data_loading><mem_stalling><mem_stall_cycle_total />2240<mem_stall_cycle_individual />{'W': [[-4000], [-4032, -4032], [-4032, -4032]], 'I': [[-4000], [-448, -4032], [-4032, -4032]], 'O': [[-4032], [-3968, 2240], [2240, -2464]]}<mem_stall_cycle_shared />{'W': [[-4000], [-4032, 0], [0, 0]], 'I': [[-4000], [-448, 0], [0, 0]], 'O': [[-4032], [-3968, 2240], [2240, -2464]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [72, 72, 72], 'I': [384, 103968, 103968], 'O': [112, 100352, 100352], 'O_partial': [112, 0, 0], 'O_final': [0, 100352, 100352]}<data_size_each_level_total />{'W': [72, 72, 72], 'I': [344064, 103968, 103968], 'O': [100352, 100352, 100352]}<loop_cycles_each_level />{'W': [126, 126, 126], 'I': [126, 126, 126], 'O': [126, 126, 126]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [9, 1, 1], 'O': [9, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.6], [0.6, 0.6], [0.6, 0.6]], 'I': [[8.0, 3.0], [2730.7, 825.1], [825.1, 825.1]], 'O': [[8.0, 0.9], [796.4, 796.4], [796.4, 796.4]]}<req_inst_mem_bw />{'W': [[8.0, 0.6], [0.6, 0.6], [0.6, 0.6]], 'I': [[8.0, 27.4], [24576.0, 825.1], [825.1, 825.1]], 'O': [[8.0, 8.0], [7168.0, 796.4], [796.4, 796.4]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.6], [0.6, 0.6], [0.6, 0]], 'I': [[8.0, 27.4], [24576.0, 825.1], [825.1, 0]], 'O': [[8.0, 0.9], [796.4, 796.4], [796.4, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.6], [25373.0, 1622.2], [825.7, 796.4]], 'I': [[8.0, 27.4], [25373.0, 1622.2], [825.7, 796.4]], 'O': [[8.0, 0.9], [25373.0, 1622.2], [825.7, 796.4]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [True, True]], 'I': [[True, True], [False, False], [True, True]], 'O': [[True, True], [False, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 126], [126, 126, 1], [126, 126, 1]], 'I': [[1, 1, 126], [14, 126, 1], [126, 126, 1]], 'O': [[1, 1, 126], [126, 126, 1], [126, 126, 1]]}<trans_time_real />{'W': [[0, 1, 126], [[1, 126, 1], [0, 126, 1]], [[0, 126, 1], [0, 126, 1]]], 'I': [[0, 1, 126], [[6, 126, 1], [672, 126, 1]], [[203, 126, 1], [51, 126, 1]]], 'O': [[0, 1, 126], [[2, 126, 1], [196, 126, 1]], [[196, 126, 1], [49, 126, 1]]]}<single_stall_cycle />{'W': [[-1], [-125, -126], [-126, -126]], 'I': [[-1], [-8, 658], [77, -75]], 'O': [[-1], [-124, 70], [70, -77]]}<single_stall_count />{'W': [125, 0, 0], 'I': [125, 0, 0], 'O': [126, 1, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [126, 126]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [126, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-126, -126], [0, 0]], 1: [[-126, -126], [0, -126]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.7<mem_area />121.5<mem_area_percentage />99.9 %</area></results><elapsed_time_second />0</simulation></root>