#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Tue Dec 19 10:45:20 2017
# Process ID: 24988
# Current directory: D:/Projects/Cordic/Cordic
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12192 D:\Projects\Cordic\Cordic\Cordic.xpr
# Log file: D:/Projects/Cordic/Cordic/vivado.log
# Journal file: D:/Projects/Cordic/Cordic\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Projects/Cordic/Cordic/Cordic.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Liam/Documents/GitHub/Cordic' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.2/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream -jobs 8
[Tue Dec 19 10:46:57 2017] Launched synth_2...
Run output will be captured here: D:/Projects/Cordic/Cordic/Cordic.runs/synth_2/runme.log
[Tue Dec 19 10:46:57 2017] Launched impl_2...
Run output will be captured here: D:/Projects/Cordic/Cordic/Cordic.runs/impl_2/runme.log
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/Cordic/Cordic/Cordic.sim/sim_1/behav'
"xvhdl -m64 --relax -prj top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects/Cordic/Cordic/Cordic.srcs/sources_1/new/CORDIC_DIV.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_DIV
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects/Cordic/Cordic/Cordic.srcs/sources_1/new/CORDIC_MUL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_MUL
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects/Cordic/Cordic/Cordic.srcs/sources_1/imports/new/coprocessor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity coprocessor
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects/Cordic/Cordic/Cordic.srcs/sources_1/imports/new/fifo.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects/Cordic/Cordic/Cordic.srcs/sources_1/imports/new/mluart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MLUART_RX
INFO: [VRFC 10-307] analyzing entity MLUART_RX
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects/Cordic/Cordic/Cordic.srcs/sources_1/imports/new/mluart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MLUART_TX
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects/Cordic/Cordic/Cordic.srcs/sources_1/imports/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects/Cordic/Cordic/Cordic.srcs/sim_1/new/top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/Cordic/Cordic/Cordic.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 5d433d12fe3a4d97a568d40a92246fe3 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1409] subtype of case expression is not locally static [D:/Projects/Cordic/Cordic/Cordic.srcs/sources_1/imports/new/mluart_tx.vhd:109]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling architecture rtl of entity xil_defaultlib.CORDIC_MUL [cordic_mul_default]
Compiling architecture rtl of entity xil_defaultlib.CORDIC_DIV [cordic_div_default]
Compiling architecture behavioral of entity xil_defaultlib.coprocessor [coprocessor_default]
Compiling architecture behavioral of entity xil_defaultlib.FIFO [\FIFO(depth=512)\]
Compiling architecture behavioral of entity xil_defaultlib.FIFO [\FIFO(depth=1024)\]
Compiling architecture rtl of entity xil_defaultlib.MLUART_TX [mluart_tx_default]
Compiling architecture rtl of entity xil_defaultlib.MLUART_RX [mluart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture behavior of entity xil_defaultlib.top_tb
Built simulation snapshot top_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/Projects/Cordic/Cordic/Cordic.sim/sim_1/behav/xsim.dir/top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Projects/Cordic/Cordic/Cordic.sim/sim_1/behav/xsim.dir/top_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Dec 19 10:49:44 2017. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Dec 19 10:49:44 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 817.996 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/Cordic/Cordic/Cordic.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /top_tb/maxRow was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /top_tb/maxCol was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /top_tb/out_image was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /top_tb/in_image was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /top_tb/line1 was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /top_tb/line2 was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /top_tb/line3 was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /top_tb/line4 was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 817.996 ; gain = 0.000
run 11 ms
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/Cordic/Cordic/Cordic.sim/sim_1/behav'
"xvhdl -m64 --relax -prj top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects/Cordic/Cordic/Cordic.srcs/sources_1/new/CORDIC_DIV.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_DIV
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects/Cordic/Cordic/Cordic.srcs/sources_1/new/CORDIC_MUL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_MUL
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects/Cordic/Cordic/Cordic.srcs/sources_1/imports/new/coprocessor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity coprocessor
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects/Cordic/Cordic/Cordic.srcs/sources_1/imports/new/fifo.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects/Cordic/Cordic/Cordic.srcs/sources_1/imports/new/mluart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MLUART_RX
INFO: [VRFC 10-307] analyzing entity MLUART_RX
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects/Cordic/Cordic/Cordic.srcs/sources_1/imports/new/mluart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MLUART_TX
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects/Cordic/Cordic/Cordic.srcs/sources_1/imports/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects/Cordic/Cordic/Cordic.srcs/sim_1/new/top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/Cordic/Cordic/Cordic.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 5d433d12fe3a4d97a568d40a92246fe3 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1409] subtype of case expression is not locally static [D:/Projects/Cordic/Cordic/Cordic.srcs/sources_1/imports/new/mluart_tx.vhd:109]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling architecture rtl of entity xil_defaultlib.CORDIC_MUL [cordic_mul_default]
Compiling architecture rtl of entity xil_defaultlib.CORDIC_DIV [cordic_div_default]
Compiling architecture behavioral of entity xil_defaultlib.coprocessor [coprocessor_default]
Compiling architecture behavioral of entity xil_defaultlib.FIFO [\FIFO(depth=512)\]
Compiling architecture behavioral of entity xil_defaultlib.FIFO [\FIFO(depth=1024)\]
Compiling architecture rtl of entity xil_defaultlib.MLUART_TX [mluart_tx_default]
Compiling architecture rtl of entity xil_defaultlib.MLUART_RX [mluart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture behavior of entity xil_defaultlib.top_tb
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 835.359 ; gain = 0.000
run 11 ms
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Projects/Cordic/Cordic/Cordic.runs/synth_2

launch_runs impl_2 -to_step write_bitstream -jobs 8
[Tue Dec 19 10:54:12 2017] Launched synth_2...
Run output will be captured here: D:/Projects/Cordic/Cordic/Cordic.runs/synth_2/runme.log
[Tue Dec 19 10:54:12 2017] Launched impl_2...
Run output will be captured here: D:/Projects/Cordic/Cordic/Cordic.runs/impl_2/runme.log
