# 4bit_ALU in Verilog
This repository contains the Verilog HDL design and testbench for a 4-bit Arithmetic Logic Unit (ALU).

## ðŸ’¡ Features

- ADD, SUB, AND, OR, XOR, NOT, INC, DEC
- Carry and Zero flag support
- Clean modular design
- Easy to test

## ðŸ“‚ File Structure

- `src/ALU_4bit.v` â€“ Main ALU module
- `src/tb_ALU_4bit.v` â€“ Testbench

