{
  "Top": "mul",
  "RtlTop": "mul",
  "RtlPrefix": "",
  "SourceLanguage": "c",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "artix7",
    "Device": "xc7a100t",
    "Package": "-csg324",
    "Speed": "-1"
  },
  "HlsSolution": {
    
  },
  "Args": {
    "a": {
      "index": "0",
      "type": {
        "kinds": ["array"],
        "dataType": "int",
        "dataWidth": "32",
        "arraySizes": ["100"],
        "interfaceRef": "s_axi_AXILiteS",
        "memoryRef": "a"
      }
    },
    "b": {
      "index": "1",
      "type": {
        "kinds": ["array"],
        "dataType": "int",
        "dataWidth": "32",
        "arraySizes": ["100"],
        "interfaceRef": "s_axi_AXILiteS",
        "memoryRef": "b"
      }
    },
    "c": {
      "index": "2",
      "type": {
        "kinds": ["array"],
        "dataType": "int",
        "dataWidth": "32",
        "arraySizes": ["100"],
        "interfaceRef": "s_axi_AXILiteS",
        "memoryRef": "c"
      }
    },
    "n": {
      "index": "3",
      "type": {
        "dataType": "unsigned",
        "dataWidth": "8",
        "interfaceRef": "s_axi_AXILiteS",
        "registerRefs": ["n"]
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "1",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "mul",
    "Version": "1.0",
    "DisplayName": "Mul",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/src\/mul.c"],
    "Vhdl": [
      "impl\/vhdl\/mul_AXILiteS_s_axi.vhd",
      "impl\/vhdl\/mul.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/mul_AXILiteS_s_axi.v",
      "impl\/verilog\/mul.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/mul_v1_0\/data\/mul.mdd",
      "impl\/misc\/drivers\/mul_v1_0\/data\/mul.tcl",
      "impl\/misc\/drivers\/mul_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/mul_v1_0\/src\/xmul.c",
      "impl\/misc\/drivers\/mul_v1_0\/src\/xmul.h",
      "impl\/misc\/drivers\/mul_v1_0\/src\/xmul_hw.h",
      "impl\/misc\/drivers\/mul_v1_0\/src\/xmul_linux.c",
      "impl\/misc\/drivers\/mul_v1_0\/src\/xmul_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "C:\/Users\/slimakanzer\/itmo-fourth-year\/SoC\/lab2\/matrix_mul\/mul\/.autopilot\/db\/mul.design.xml",
    "DebugDir": "C:\/Users\/slimakanzer\/itmo-fourth-year\/SoC\/lab2\/matrix_mul\/mul\/.debug",
    "ProtoInst": ["C:\/Users\/slimakanzer\/itmo-fourth-year\/SoC\/lab2\/matrix_mul\/mul\/.debug\/mul.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "buses": "s_axi_AXILiteS",
      "reset": "ap_rst_n"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst_n",
      "bundle_role": "default"
    },
    "s_axi_AXILiteS": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_AXILiteS",
      "param_prefix": "C_S_AXI_AXILITES",
      "addr_bits": "12",
      "registers": [{
          "offset": "0x800",
          "name": "n",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of n",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "n",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 7 to 0 Data signal of n"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        }],
      "memories": {
        "a": {
          "offset": "512",
          "range": "512"
        },
        "b": {
          "offset": "1024",
          "range": "512"
        },
        "c": {
          "offset": "1536",
          "range": "512"
        }
      },
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "12"
        },
        "WDATA": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "12"
        },
        "RDATA": {
          "Type": "integer unsigned",
          "Width": "8"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "12",
        "AWADDR": "12",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    }
  },
  "RtlPorts": {
    "s_axi_AXILiteS_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_AWADDR": {
      "dir": "in",
      "width": "12"
    },
    "s_axi_AXILiteS_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_AXILiteS_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_AXILiteS_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_ARADDR": {
      "dir": "in",
      "width": "12"
    },
    "s_axi_AXILiteS_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_AXILiteS_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_AXILiteS_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "mul"},
    "Info": {"mul": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"mul": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "139",
          "LatencyWorst": "1051",
          "PipelineIIMin": "2",
          "PipelineIIMax": "1052",
          "PipelineII": "2 ~ 1052",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.470"
        },
        "Loops": [{
            "Name": "Row",
            "TripCount": "",
            "LatencyMin": "15",
            "LatencyMax": "1050",
            "Latency": "15 ~ 1050",
            "PipelineII": "",
            "PipelineDepthMin": "15",
            "PipelineDepthMax": "105",
            "PipelineDepth": "15 ~ 105",
            "Loops": [{
                "Name": "Col",
                "TripCount": "",
                "LatencyMin": "12",
                "LatencyMax": "102",
                "Latency": "12 ~ 102",
                "PipelineII": "10",
                "PipelineDepth": "13"
              }]
          }],
        "Area": {
          "BRAM_18K": "6",
          "DSP48E": "3",
          "FF": "868",
          "LUT": "1396",
          "URAM": "0"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "mul",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2020-10-09 00:09:05 +0300",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.1"
  }
}
