<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p316" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_316{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_316{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_316{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_316{left:189px;bottom:943px;letter-spacing:-0.14px;}
#t5_316{left:526px;bottom:943px;letter-spacing:-0.12px;}
#t6_316{left:526px;bottom:921px;letter-spacing:-0.11px;}
#t7_316{left:526px;bottom:904px;letter-spacing:-0.11px;}
#t8_316{left:526px;bottom:888px;letter-spacing:-0.11px;}
#t9_316{left:526px;bottom:866px;letter-spacing:-0.11px;}
#ta_316{left:526px;bottom:849px;letter-spacing:-0.1px;}
#tb_316{left:189px;bottom:825px;letter-spacing:-0.13px;}
#tc_316{left:526px;bottom:825px;letter-spacing:-0.12px;}
#td_316{left:526px;bottom:804px;letter-spacing:-0.11px;}
#te_316{left:526px;bottom:787px;letter-spacing:-0.11px;}
#tf_316{left:526px;bottom:770px;letter-spacing:-0.12px;}
#tg_316{left:526px;bottom:749px;letter-spacing:-0.11px;}
#th_316{left:526px;bottom:732px;letter-spacing:-0.1px;}
#ti_316{left:189px;bottom:707px;letter-spacing:-0.14px;}
#tj_316{left:526px;bottom:707px;letter-spacing:-0.14px;}
#tk_316{left:81px;bottom:683px;letter-spacing:-0.14px;}
#tl_316{left:138px;bottom:683px;letter-spacing:-0.15px;}
#tm_316{left:189px;bottom:683px;letter-spacing:-0.15px;}
#tn_316{left:433px;bottom:683px;letter-spacing:-0.14px;}
#to_316{left:526px;bottom:683px;letter-spacing:-0.11px;word-spacing:-0.86px;}
#tp_316{left:526px;bottom:666px;letter-spacing:-0.13px;}
#tq_316{left:526px;bottom:645px;letter-spacing:-0.11px;}
#tr_316{left:189px;bottom:620px;}
#ts_316{left:526px;bottom:620px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tt_316{left:526px;bottom:599px;letter-spacing:-0.11px;}
#tu_316{left:526px;bottom:582px;letter-spacing:-0.13px;}
#tv_316{left:189px;bottom:558px;}
#tw_316{left:526px;bottom:558px;letter-spacing:-0.12px;}
#tx_316{left:526px;bottom:536px;letter-spacing:-0.12px;word-spacing:-0.37px;}
#ty_316{left:189px;bottom:512px;letter-spacing:-0.12px;}
#tz_316{left:526px;bottom:512px;letter-spacing:-0.14px;}
#t10_316{left:189px;bottom:487px;}
#t11_316{left:526px;bottom:487px;letter-spacing:-0.12px;}
#t12_316{left:526px;bottom:466px;letter-spacing:-0.11px;word-spacing:-0.73px;}
#t13_316{left:526px;bottom:449px;letter-spacing:-0.09px;}
#t14_316{left:189px;bottom:425px;}
#t15_316{left:526px;bottom:425px;letter-spacing:-0.12px;}
#t16_316{left:526px;bottom:403px;letter-spacing:-0.12px;}
#t17_316{left:526px;bottom:386px;letter-spacing:-0.12px;}
#t18_316{left:189px;bottom:362px;}
#t19_316{left:526px;bottom:362px;letter-spacing:-0.12px;}
#t1a_316{left:526px;bottom:341px;letter-spacing:-0.12px;}
#t1b_316{left:189px;bottom:316px;}
#t1c_316{left:526px;bottom:316px;letter-spacing:-0.12px;}
#t1d_316{left:526px;bottom:295px;letter-spacing:-0.11px;}
#t1e_316{left:526px;bottom:278px;letter-spacing:-0.11px;}
#t1f_316{left:189px;bottom:254px;}
#t1g_316{left:526px;bottom:254px;letter-spacing:-0.14px;}
#t1h_316{left:189px;bottom:229px;letter-spacing:-0.15px;}
#t1i_316{left:526px;bottom:229px;letter-spacing:-0.12px;}
#t1j_316{left:526px;bottom:212px;letter-spacing:-0.11px;}
#t1k_316{left:526px;bottom:191px;letter-spacing:-0.12px;}
#t1l_316{left:526px;bottom:174px;letter-spacing:-0.12px;}
#t1m_316{left:89px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1n_316{left:175px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t1o_316{left:124px;bottom:1068px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t1p_316{left:90px;bottom:1049px;letter-spacing:0.12px;word-spacing:-0.03px;}
#t1q_316{left:213px;bottom:1031px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t1r_316{left:100px;bottom:1008px;letter-spacing:-0.12px;}
#t1s_316{left:101px;bottom:991px;letter-spacing:-0.13px;}
#t1t_316{left:224px;bottom:991px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t1u_316{left:455px;bottom:991px;letter-spacing:-0.16px;}
#t1v_316{left:640px;bottom:991px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t1w_316{left:87px;bottom:967px;letter-spacing:-0.18px;}
#t1x_316{left:143px;bottom:967px;letter-spacing:-0.14px;}

.s1_316{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_316{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_316{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_316{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s5_316{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts316" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg316Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg316" style="-webkit-user-select: none;"><object width="935" height="1210" data="316/316.svg" type="image/svg+xml" id="pdf316" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_316" class="t s1_316">2-300 </span><span id="t2_316" class="t s1_316">Vol. 4 </span>
<span id="t3_316" class="t s2_316">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_316" class="t s3_316">27 </span><span id="t5_316" class="t s3_316">Package/Platform-Level PL2 Power Limiting Log </span>
<span id="t6_316" class="t s3_316">When set, indicates that the Package/Platform Level </span>
<span id="t7_316" class="t s3_316">PL2 Power Limiting Status bit has asserted since the </span>
<span id="t8_316" class="t s3_316">log bit was last cleared. </span>
<span id="t9_316" class="t s3_316">This log bit will remain set until cleared by software </span>
<span id="ta_316" class="t s3_316">writing 0. </span>
<span id="tb_316" class="t s3_316">28 </span><span id="tc_316" class="t s3_316">Inefficient Operation Log </span>
<span id="td_316" class="t s3_316">When set, indicates that the Inefficient Operation </span>
<span id="te_316" class="t s3_316">Status bit has asserted since the log bit was last </span>
<span id="tf_316" class="t s3_316">cleared. </span>
<span id="tg_316" class="t s3_316">This log bit will remain set until cleared by software </span>
<span id="th_316" class="t s3_316">writing 0. </span>
<span id="ti_316" class="t s3_316">63:29 </span><span id="tj_316" class="t s3_316">Reserved </span>
<span id="tk_316" class="t s3_316">6B1H </span><span id="tl_316" class="t s3_316">1713 </span><span id="tm_316" class="t s3_316">MSR_RING_PERF_LIMIT_REASONS </span><span id="tn_316" class="t s3_316">Package </span><span id="to_316" class="t s3_316">Indicator of Frequency Clipping in the Ring Interconnect </span>
<span id="tp_316" class="t s3_316">(R/W) </span>
<span id="tq_316" class="t s3_316">(Frequency refers to ring interconnect in the uncore.) </span>
<span id="tr_316" class="t s3_316">0 </span><span id="ts_316" class="t s3_316">PROCHOT Status (R0) </span>
<span id="tt_316" class="t s3_316">When set, frequency is reduced due to assertion of </span>
<span id="tu_316" class="t s3_316">external PROCHOT. </span>
<span id="tv_316" class="t s3_316">1 </span><span id="tw_316" class="t s3_316">Thermal Status (R0) </span>
<span id="tx_316" class="t s3_316">When set, frequency is reduced due to a thermal event. </span>
<span id="ty_316" class="t s3_316">4:2 </span><span id="tz_316" class="t s3_316">Reserved </span>
<span id="t10_316" class="t s3_316">5 </span><span id="t11_316" class="t s3_316">Running Average Thermal Limit Status (R0) </span>
<span id="t12_316" class="t s3_316">When set, frequency is reduced due to running average </span>
<span id="t13_316" class="t s3_316">thermal limit. </span>
<span id="t14_316" class="t s3_316">6 </span><span id="t15_316" class="t s3_316">VR Therm Alert Status (R0) </span>
<span id="t16_316" class="t s3_316">When set, frequency is reduced due to a thermal alert </span>
<span id="t17_316" class="t s3_316">from a processor Voltage Regulator. </span>
<span id="t18_316" class="t s3_316">7 </span><span id="t19_316" class="t s3_316">VR Thermal Design Current Status (R0) </span>
<span id="t1a_316" class="t s3_316">When set, frequency is reduced due to VR TDC limit. </span>
<span id="t1b_316" class="t s3_316">8 </span><span id="t1c_316" class="t s3_316">Other Status (R0) </span>
<span id="t1d_316" class="t s3_316">When set, frequency is reduced due to electrical or </span>
<span id="t1e_316" class="t s3_316">other constraints. </span>
<span id="t1f_316" class="t s3_316">9 </span><span id="t1g_316" class="t s3_316">Reserved </span>
<span id="t1h_316" class="t s3_316">10 </span><span id="t1i_316" class="t s3_316">Package/Platform-Level Power Limiting PL1 Status </span>
<span id="t1j_316" class="t s3_316">(R0) </span>
<span id="t1k_316" class="t s3_316">When set, frequency is reduced due to </span>
<span id="t1l_316" class="t s3_316">package/Platform-level power limiting PL1. </span>
<span id="t1m_316" class="t s4_316">Table 2-39. </span><span id="t1n_316" class="t s4_316">Additional MSRs Supported by 6th Generation, 7th Generation, 8th Generation, 9th Generation, </span>
<span id="t1o_316" class="t s4_316">10th Generation, 11th Generation, 12th Generation, and 13th Generation Intel® Core™ Processors, </span>
<span id="t1p_316" class="t s4_316">Intel® Xeon® Scalable Processor Family, 2nd, 3rd, and 4th Generation Intel® Xeon® Scalable Processor Family, </span>
<span id="t1q_316" class="t s4_316">8th Generation Intel® Core™ i3 Processors, and Intel® Xeon® E Processors </span>
<span id="t1r_316" class="t s5_316">Register </span>
<span id="t1s_316" class="t s5_316">Address </span><span id="t1t_316" class="t s5_316">Register Name / Bit Fields </span><span id="t1u_316" class="t s5_316">Scope </span><span id="t1v_316" class="t s5_316">Bit Description </span>
<span id="t1w_316" class="t s5_316">Hex </span><span id="t1x_316" class="t s5_316">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
