$date
	Tue Sep  6 14:44:33 2022
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module ram_tb $end
$var wire 8 ! q [7:0] $end
$var reg 16 " a [15:0] $end
$var reg 1 # clk $end
$var reg 8 $ d [7:0] $end
$var reg 1 % re $end
$var reg 1 & we $end
$scope module r $end
$var wire 16 ' a [15:0] $end
$var wire 1 # clk $end
$var wire 8 ( d [7:0] $end
$var wire 1 % re $end
$var wire 1 & we $end
$var reg 8 ) q [7:0] $end
$scope begin $ivl_for_loop0 $end
$var integer 32 * i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1000000000000000 *
bx )
b0 (
b0 '
0&
0%
b0 $
0#
b0 "
bx !
$end
#10
bz !
bz )
1#
#20
0#
#30
1#
#40
0#
#50
1#
#60
0#
#70
b1100100 !
b1100100 )
1#
b1100100 $
b1100100 (
1&
1%
#80
0#
#90
1#
#100
0#
#110
1#
#120
0#
0%
0&
#130
bz !
bz )
1#
#140
0#
#150
1#
#160
0#
#170
b11110 !
b11110 )
1#
b11110 $
b11110 (
1&
1%
b100000 "
b100000 '
#180
0#
#190
1#
#200
0#
#210
1#
#220
0#
0&
#230
1#
#240
0#
#250
1#
#260
0#
#270
b1100100 !
b1100100 )
1#
b0 "
b0 '
#280
0#
#290
1#
#300
0#
#310
1#
#320
0#
b100000 "
b100000 '
#330
b11110 !
b11110 )
1#
#340
0#
#350
1#
#360
0#
#370
bz !
bz )
1#
b1001110001000000 "
b1001110001000000 '
#380
0#
#390
1#
#400
0#
#410
1#
#420
0#
