#! /Users/evanlin/Desktop/ZeroToAsic/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-395-g155ed084b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/Users/evanlin/Desktop/ZeroToAsic/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/Users/evanlin/Desktop/ZeroToAsic/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/Users/evanlin/Desktop/ZeroToAsic/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/Users/evanlin/Desktop/ZeroToAsic/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/Users/evanlin/Desktop/ZeroToAsic/oss-cad-suite/lib/ivl/va_math.vpi";
:vpi_module "/Users/evanlin/Desktop/ZeroToAsic/oss-cad-suite/lib/ivl/v2009.vpi";
S_0x152e0dcc0 .scope package, "$unit" "$unit" 2 1;
 .timescale -9 -12;
S_0x152e0de30 .scope module, "tb_top_level_module" "tb_top_level_module" 3 3;
 .timescale -9 -9;
v0x600003550360_0 .var "clk", 0 0;
v0x6000035503f0_0 .var "reset", 0 0;
S_0x152e097d0 .scope module, "uut" "tpu" 3 9, 4 1 0, S_0x152e0de30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
enum0x600002958900 .enum4 (2)
   "IDLE" 2'b00,
   "FETCH" 2'b01,
   "EXECUTE" 2'b10,
   "FINISH" 2'b11
 ;
v0x60000355ed00_0 .array/port v0x60000355ed00, 0;
L_0x600002c5bc60 .functor BUFZ 32, v0x60000355ed00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000355ed00_1 .array/port v0x60000355ed00, 1;
L_0x600002c5bb10 .functor BUFZ 32, v0x60000355ed00_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000355ed00_2 .array/port v0x60000355ed00, 2;
L_0x600002c5b8e0 .functor BUFZ 32, v0x60000355ed00_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000355ed00_3 .array/port v0x60000355ed00, 3;
L_0x600002c5b870 .functor BUFZ 32, v0x60000355ed00_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000355ed00_4 .array/port v0x60000355ed00, 4;
L_0x600002c5b800 .functor BUFZ 32, v0x60000355ed00_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000355ed00_5 .array/port v0x60000355ed00, 5;
L_0x600002c5b790 .functor BUFZ 32, v0x60000355ed00_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000355ed00_6 .array/port v0x60000355ed00, 6;
L_0x600002c5ba30 .functor BUFZ 32, v0x60000355ed00_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000355ed00_7 .array/port v0x60000355ed00, 7;
L_0x600002c59500 .functor BUFZ 32, v0x60000355ed00_7, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000355ed00_8 .array/port v0x60000355ed00, 8;
L_0x600002c5bcd0 .functor BUFZ 32, v0x60000355ed00_8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000355ed00_9 .array/port v0x60000355ed00, 9;
L_0x600002c5bd40 .functor BUFZ 32, v0x60000355ed00_9, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000355ed00_10 .array/port v0x60000355ed00, 10;
L_0x600002c5bdb0 .functor BUFZ 32, v0x60000355ed00_10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000355ed00_11 .array/port v0x60000355ed00, 11;
L_0x600002c5be20 .functor BUFZ 32, v0x60000355ed00_11, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000355ed00_12 .array/port v0x60000355ed00, 12;
L_0x600002c5be90 .functor BUFZ 32, v0x60000355ed00_12, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000355ed00_13 .array/port v0x60000355ed00, 13;
L_0x600002c5bf70 .functor BUFZ 32, v0x60000355ed00_13, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000355ed00_14 .array/port v0x60000355ed00, 14;
L_0x600002c50000 .functor BUFZ 32, v0x60000355ed00_14, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000355ed00_15 .array/port v0x60000355ed00, 15;
L_0x600002c50070 .functor BUFZ 32, v0x60000355ed00_15, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000355ed00_16 .array/port v0x60000355ed00, 16;
L_0x600002c500e0 .functor BUFZ 32, v0x60000355ed00_16, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000355ed00_17 .array/port v0x60000355ed00, 17;
L_0x600002c50150 .functor BUFZ 32, v0x60000355ed00_17, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000355ed00_18 .array/port v0x60000355ed00, 18;
L_0x600002c501c0 .functor BUFZ 32, v0x60000355ed00_18, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000355ed00_19 .array/port v0x60000355ed00, 19;
L_0x600002c50230 .functor BUFZ 32, v0x60000355ed00_19, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000355ed00_20 .array/port v0x60000355ed00, 20;
L_0x600002c502a0 .functor BUFZ 32, v0x60000355ed00_20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000355ed00_21 .array/port v0x60000355ed00, 21;
L_0x600002c50310 .functor BUFZ 32, v0x60000355ed00_21, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000355ed00_22 .array/port v0x60000355ed00, 22;
L_0x600002c50380 .functor BUFZ 32, v0x60000355ed00_22, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000355ed00_23 .array/port v0x60000355ed00, 23;
L_0x600002c503f0 .functor BUFZ 32, v0x60000355ed00_23, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000355ed00_24 .array/port v0x60000355ed00, 24;
L_0x600002c50460 .functor BUFZ 32, v0x60000355ed00_24, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000355ed00_25 .array/port v0x60000355ed00, 25;
L_0x600002c504d0 .functor BUFZ 32, v0x60000355ed00_25, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000355ed00_26 .array/port v0x60000355ed00, 26;
L_0x600002c50540 .functor BUFZ 32, v0x60000355ed00_26, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000355ed00_27 .array/port v0x60000355ed00, 27;
L_0x600002c505b0 .functor BUFZ 32, v0x60000355ed00_27, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000355ed00_28 .array/port v0x60000355ed00, 28;
L_0x600002c50620 .functor BUFZ 32, v0x60000355ed00_28, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000355ed00_29 .array/port v0x60000355ed00, 29;
L_0x600002c50690 .functor BUFZ 32, v0x60000355ed00_29, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000355ed00_30 .array/port v0x60000355ed00, 30;
L_0x600002c50700 .functor BUFZ 32, v0x60000355ed00_30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000355ed00_31 .array/port v0x60000355ed00, 31;
L_0x600002c50770 .functor BUFZ 32, v0x60000355ed00_31, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000355ed00_32 .array/port v0x60000355ed00, 32;
L_0x600002c507e0 .functor BUFZ 32, v0x60000355ed00_32, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000355ed00_33 .array/port v0x60000355ed00, 33;
L_0x600002c50850 .functor BUFZ 32, v0x60000355ed00_33, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000355ed00_34 .array/port v0x60000355ed00, 34;
L_0x600002c508c0 .functor BUFZ 32, v0x60000355ed00_34, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000355ed00_35 .array/port v0x60000355ed00, 35;
L_0x600002c50930 .functor BUFZ 32, v0x60000355ed00_35, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000355ed00_36 .array/port v0x60000355ed00, 36;
L_0x600002c509a0 .functor BUFZ 32, v0x60000355ed00_36, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000355ed00_37 .array/port v0x60000355ed00, 37;
L_0x600002c50a10 .functor BUFZ 32, v0x60000355ed00_37, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000355ed00_38 .array/port v0x60000355ed00, 38;
L_0x600002c50a80 .functor BUFZ 32, v0x60000355ed00_38, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000355ed00_39 .array/port v0x60000355ed00, 39;
L_0x600002c50af0 .functor BUFZ 32, v0x60000355ed00_39, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000355ed00_40 .array/port v0x60000355ed00, 40;
L_0x600002c50b60 .functor BUFZ 32, v0x60000355ed00_40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000355ed00_41 .array/port v0x60000355ed00, 41;
L_0x600002c50bd0 .functor BUFZ 32, v0x60000355ed00_41, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000355ed00_42 .array/port v0x60000355ed00, 42;
L_0x600002c50c40 .functor BUFZ 32, v0x60000355ed00_42, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000355ed00_43 .array/port v0x60000355ed00, 43;
L_0x600002c50cb0 .functor BUFZ 32, v0x60000355ed00_43, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000355ed00_44 .array/port v0x60000355ed00, 44;
L_0x600002c50d20 .functor BUFZ 32, v0x60000355ed00_44, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000355ed00_45 .array/port v0x60000355ed00, 45;
L_0x600002c50d90 .functor BUFZ 32, v0x60000355ed00_45, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000355ed00_46 .array/port v0x60000355ed00, 46;
L_0x600002c50e00 .functor BUFZ 32, v0x60000355ed00_46, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000355ed00_47 .array/port v0x60000355ed00, 47;
L_0x600002c50e70 .functor BUFZ 32, v0x60000355ed00_47, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000355ed00_48 .array/port v0x60000355ed00, 48;
L_0x600002c50ee0 .functor BUFZ 32, v0x60000355ed00_48, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000355ed00_49 .array/port v0x60000355ed00, 49;
L_0x600002c50f50 .functor BUFZ 32, v0x60000355ed00_49, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000355ed00_50 .array/port v0x60000355ed00, 50;
L_0x600002c50fc0 .functor BUFZ 32, v0x60000355ed00_50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000355ed00_51 .array/port v0x60000355ed00, 51;
L_0x600002c51030 .functor BUFZ 32, v0x60000355ed00_51, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000355ed00_52 .array/port v0x60000355ed00, 52;
L_0x600002c510a0 .functor BUFZ 32, v0x60000355ed00_52, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000355ed00_53 .array/port v0x60000355ed00, 53;
L_0x600002c51110 .functor BUFZ 32, v0x60000355ed00_53, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000355ed00_54 .array/port v0x60000355ed00, 54;
L_0x600002c51180 .functor BUFZ 32, v0x60000355ed00_54, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000355ed00_55 .array/port v0x60000355ed00, 55;
L_0x600002c511f0 .functor BUFZ 32, v0x60000355ed00_55, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000355ed00_56 .array/port v0x60000355ed00, 56;
L_0x600002c51260 .functor BUFZ 32, v0x60000355ed00_56, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000355ed00_57 .array/port v0x60000355ed00, 57;
L_0x600002c512d0 .functor BUFZ 32, v0x60000355ed00_57, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000355ed00_58 .array/port v0x60000355ed00, 58;
L_0x600002c51340 .functor BUFZ 32, v0x60000355ed00_58, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000355ed00_59 .array/port v0x60000355ed00, 59;
L_0x600002c513b0 .functor BUFZ 32, v0x60000355ed00_59, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000355ed00_60 .array/port v0x60000355ed00, 60;
L_0x600002c51420 .functor BUFZ 32, v0x60000355ed00_60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000355ed00_61 .array/port v0x60000355ed00, 61;
L_0x600002c51490 .functor BUFZ 32, v0x60000355ed00_61, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000355ed00_62 .array/port v0x60000355ed00, 62;
L_0x600002c51500 .functor BUFZ 32, v0x60000355ed00_62, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000355ed00_63 .array/port v0x60000355ed00, 63;
L_0x600002c51570 .functor BUFZ 32, v0x60000355ed00_63, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000355f180_0 .net "a_in1", 15 0, v0x60000355ba80_0;  1 drivers
v0x60000355f210_0 .net "a_in2", 15 0, v0x60000355bb10_0;  1 drivers
v0x60000355f2a0_0 .net "acc1_full", 0 0, v0x60000355ab50_0;  1 drivers
v0x60000355f330_0 .net "acc1_mem_0_to_ub", 31 0, v0x60000355a9a0_0;  1 drivers
v0x60000355f3c0_0 .net "acc1_mem_1_to_ub", 31 0, v0x60000355aa30_0;  1 drivers
v0x60000355f450_0 .net "acc2_full", 0 0, v0x60000355b0f0_0;  1 drivers
v0x60000355f4e0_0 .net "acc2_mem_0_to_ub", 31 0, v0x60000355af40_0;  1 drivers
v0x60000355f570_0 .net "acc2_mem_1_to_ub", 31 0, v0x60000355afd0_0;  1 drivers
v0x60000355f600_0 .net "base_address", 12 0, v0x60000355b3c0_0;  1 drivers
v0x60000355f690_0 .net "clk", 0 0, v0x600003550360_0;  1 drivers
v0x60000355f720_0 .var/i "compute_cycle_counter", 31 0;
v0x60000355f7b0_0 .var "instruction", 15 0;
v0x60000355f840 .array "instruction_mem", 7 0, 15 0;
v0x60000355f8d0_0 .var/i "instruction_pointer", 31 0;
v0x60000355f960_0 .net "load_input", 0 0, v0x60000355b570_0;  1 drivers
v0x60000355f9f0_0 .net "load_weight", 0 0, v0x60000355b600_0;  1 drivers
v0x60000355fa80_0 .net "out_ub_to_input_setup_00", 31 0, v0x60000355e880_0;  1 drivers
v0x60000355fb10_0 .net "out_ub_to_input_setup_01", 31 0, v0x60000355e910_0;  1 drivers
v0x60000355fba0_0 .net "out_ub_to_input_setup_10", 31 0, v0x60000355e9a0_0;  1 drivers
v0x60000355fc30_0 .net "out_ub_to_input_setup_11", 31 0, v0x60000355ea30_0;  1 drivers
v0x60000355fcc0_0 .net "reset", 0 0, v0x6000035503f0_0;  1 drivers
v0x60000355fd50_0 .var "state", 1 0;
v0x60000355fde0_0 .net "store", 0 0, v0x60000355b720_0;  1 drivers
v0x60000355fe70_0 .net "systolic_acc_out1", 31 0, v0x60000355ce10_0;  1 drivers
v0x60000355ff00_0 .net "systolic_acc_out2", 31 0, v0x60000355d440_0;  1 drivers
v0x600003550000 .array "unified_mem", 63 0;
v0x600003550000_0 .net v0x600003550000 0, 31 0, L_0x600002c5bc60; 1 drivers
v0x600003550000_1 .net v0x600003550000 1, 31 0, L_0x600002c5bb10; 1 drivers
v0x600003550000_2 .net v0x600003550000 2, 31 0, L_0x600002c5b8e0; 1 drivers
v0x600003550000_3 .net v0x600003550000 3, 31 0, L_0x600002c5b870; 1 drivers
v0x600003550000_4 .net v0x600003550000 4, 31 0, L_0x600002c5b800; 1 drivers
v0x600003550000_5 .net v0x600003550000 5, 31 0, L_0x600002c5b790; 1 drivers
v0x600003550000_6 .net v0x600003550000 6, 31 0, L_0x600002c5ba30; 1 drivers
v0x600003550000_7 .net v0x600003550000 7, 31 0, L_0x600002c59500; 1 drivers
v0x600003550000_8 .net v0x600003550000 8, 31 0, L_0x600002c5bcd0; 1 drivers
v0x600003550000_9 .net v0x600003550000 9, 31 0, L_0x600002c5bd40; 1 drivers
v0x600003550000_10 .net v0x600003550000 10, 31 0, L_0x600002c5bdb0; 1 drivers
v0x600003550000_11 .net v0x600003550000 11, 31 0, L_0x600002c5be20; 1 drivers
v0x600003550000_12 .net v0x600003550000 12, 31 0, L_0x600002c5be90; 1 drivers
v0x600003550000_13 .net v0x600003550000 13, 31 0, L_0x600002c5bf70; 1 drivers
v0x600003550000_14 .net v0x600003550000 14, 31 0, L_0x600002c50000; 1 drivers
v0x600003550000_15 .net v0x600003550000 15, 31 0, L_0x600002c50070; 1 drivers
v0x600003550000_16 .net v0x600003550000 16, 31 0, L_0x600002c500e0; 1 drivers
v0x600003550000_17 .net v0x600003550000 17, 31 0, L_0x600002c50150; 1 drivers
v0x600003550000_18 .net v0x600003550000 18, 31 0, L_0x600002c501c0; 1 drivers
v0x600003550000_19 .net v0x600003550000 19, 31 0, L_0x600002c50230; 1 drivers
v0x600003550000_20 .net v0x600003550000 20, 31 0, L_0x600002c502a0; 1 drivers
v0x600003550000_21 .net v0x600003550000 21, 31 0, L_0x600002c50310; 1 drivers
v0x600003550000_22 .net v0x600003550000 22, 31 0, L_0x600002c50380; 1 drivers
v0x600003550000_23 .net v0x600003550000 23, 31 0, L_0x600002c503f0; 1 drivers
v0x600003550000_24 .net v0x600003550000 24, 31 0, L_0x600002c50460; 1 drivers
v0x600003550000_25 .net v0x600003550000 25, 31 0, L_0x600002c504d0; 1 drivers
v0x600003550000_26 .net v0x600003550000 26, 31 0, L_0x600002c50540; 1 drivers
v0x600003550000_27 .net v0x600003550000 27, 31 0, L_0x600002c505b0; 1 drivers
v0x600003550000_28 .net v0x600003550000 28, 31 0, L_0x600002c50620; 1 drivers
v0x600003550000_29 .net v0x600003550000 29, 31 0, L_0x600002c50690; 1 drivers
v0x600003550000_30 .net v0x600003550000 30, 31 0, L_0x600002c50700; 1 drivers
v0x600003550000_31 .net v0x600003550000 31, 31 0, L_0x600002c50770; 1 drivers
v0x600003550000_32 .net v0x600003550000 32, 31 0, L_0x600002c507e0; 1 drivers
v0x600003550000_33 .net v0x600003550000 33, 31 0, L_0x600002c50850; 1 drivers
v0x600003550000_34 .net v0x600003550000 34, 31 0, L_0x600002c508c0; 1 drivers
v0x600003550000_35 .net v0x600003550000 35, 31 0, L_0x600002c50930; 1 drivers
v0x600003550000_36 .net v0x600003550000 36, 31 0, L_0x600002c509a0; 1 drivers
v0x600003550000_37 .net v0x600003550000 37, 31 0, L_0x600002c50a10; 1 drivers
v0x600003550000_38 .net v0x600003550000 38, 31 0, L_0x600002c50a80; 1 drivers
v0x600003550000_39 .net v0x600003550000 39, 31 0, L_0x600002c50af0; 1 drivers
v0x600003550000_40 .net v0x600003550000 40, 31 0, L_0x600002c50b60; 1 drivers
v0x600003550000_41 .net v0x600003550000 41, 31 0, L_0x600002c50bd0; 1 drivers
v0x600003550000_42 .net v0x600003550000 42, 31 0, L_0x600002c50c40; 1 drivers
v0x600003550000_43 .net v0x600003550000 43, 31 0, L_0x600002c50cb0; 1 drivers
v0x600003550000_44 .net v0x600003550000 44, 31 0, L_0x600002c50d20; 1 drivers
v0x600003550000_45 .net v0x600003550000 45, 31 0, L_0x600002c50d90; 1 drivers
v0x600003550000_46 .net v0x600003550000 46, 31 0, L_0x600002c50e00; 1 drivers
v0x600003550000_47 .net v0x600003550000 47, 31 0, L_0x600002c50e70; 1 drivers
v0x600003550000_48 .net v0x600003550000 48, 31 0, L_0x600002c50ee0; 1 drivers
v0x600003550000_49 .net v0x600003550000 49, 31 0, L_0x600002c50f50; 1 drivers
v0x600003550000_50 .net v0x600003550000 50, 31 0, L_0x600002c50fc0; 1 drivers
v0x600003550000_51 .net v0x600003550000 51, 31 0, L_0x600002c51030; 1 drivers
v0x600003550000_52 .net v0x600003550000 52, 31 0, L_0x600002c510a0; 1 drivers
v0x600003550000_53 .net v0x600003550000 53, 31 0, L_0x600002c51110; 1 drivers
v0x600003550000_54 .net v0x600003550000 54, 31 0, L_0x600002c51180; 1 drivers
v0x600003550000_55 .net v0x600003550000 55, 31 0, L_0x600002c511f0; 1 drivers
v0x600003550000_56 .net v0x600003550000 56, 31 0, L_0x600002c51260; 1 drivers
v0x600003550000_57 .net v0x600003550000 57, 31 0, L_0x600002c512d0; 1 drivers
v0x600003550000_58 .net v0x600003550000 58, 31 0, L_0x600002c51340; 1 drivers
v0x600003550000_59 .net v0x600003550000 59, 31 0, L_0x600002c513b0; 1 drivers
v0x600003550000_60 .net v0x600003550000 60, 31 0, L_0x600002c51420; 1 drivers
v0x600003550000_61 .net v0x600003550000 61, 31 0, L_0x600002c51490; 1 drivers
v0x600003550000_62 .net v0x600003550000 62, 31 0, L_0x600002c51500; 1 drivers
v0x600003550000_63 .net v0x600003550000 63, 31 0, L_0x600002c51570; 1 drivers
v0x600003550090_0 .net "valid", 0 0, v0x60000355b7b0_0;  1 drivers
v0x600003550120_0 .net "weight1", 15 0, v0x60000355ef40_0;  1 drivers
v0x6000035501b0_0 .net "weight2", 15 0, v0x60000355efd0_0;  1 drivers
v0x600003550240_0 .net "weight3", 15 0, v0x60000355f060_0;  1 drivers
v0x6000035502d0_0 .net "weight4", 15 0, v0x60000355f0f0_0;  1 drivers
v0x60000355f840_0 .array/port v0x60000355f840, 0;
v0x60000355f840_1 .array/port v0x60000355f840, 1;
E_0x600001249ec0/0 .event anyedge, v0x60000355fd50_0, v0x60000355f8d0_0, v0x60000355f840_0, v0x60000355f840_1;
v0x60000355f840_2 .array/port v0x60000355f840, 2;
v0x60000355f840_3 .array/port v0x60000355f840, 3;
v0x60000355f840_4 .array/port v0x60000355f840, 4;
v0x60000355f840_5 .array/port v0x60000355f840, 5;
E_0x600001249ec0/1 .event anyedge, v0x60000355f840_2, v0x60000355f840_3, v0x60000355f840_4, v0x60000355f840_5;
v0x60000355f840_6 .array/port v0x60000355f840, 6;
v0x60000355f840_7 .array/port v0x60000355f840, 7;
E_0x600001249ec0/2 .event anyedge, v0x60000355f840_6, v0x60000355f840_7, v0x60000355f720_0;
E_0x600001249ec0 .event/or E_0x600001249ec0/0, E_0x600001249ec0/1, E_0x600001249ec0/2;
S_0x152e09940 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 87, 4 87 0, S_0x152e097d0;
 .timescale -9 -12;
v0x60000355a7f0_0 .var/i "i", 31 0;
S_0x152e0e420 .scope module, "acc1" "accumulator" 4 181, 5 1 0, S_0x152e097d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "valid";
    .port_info 3 /INPUT 32 "acc_in";
    .port_info 4 /OUTPUT 32 "acc_mem_0";
    .port_info 5 /OUTPUT 32 "acc_mem_1";
    .port_info 6 /OUTPUT 1 "full";
v0x60000355a880_0 .net "acc_in", 31 0, v0x60000355ce10_0;  alias, 1 drivers
v0x60000355a910 .array "acc_mem", 1 0, 31 0;
v0x60000355a9a0_0 .var "acc_mem_0", 31 0;
v0x60000355aa30_0 .var "acc_mem_1", 31 0;
v0x60000355aac0_0 .net "clk", 0 0, v0x600003550360_0;  alias, 1 drivers
v0x60000355ab50_0 .var "full", 0 0;
v0x60000355abe0_0 .var/i "i", 31 0;
v0x60000355ac70_0 .var "index", 1 0;
v0x60000355ad00_0 .net "reset", 0 0, v0x6000035503f0_0;  alias, 1 drivers
v0x60000355ad90_0 .net "valid", 0 0, v0x60000355b7b0_0;  alias, 1 drivers
E_0x600001249f40 .event posedge, v0x60000355aac0_0;
E_0x600001249f80/0 .event anyedge, v0x60000355ad00_0, v0x60000355ad90_0, v0x60000355a880_0, v0x60000355ac70_0;
v0x60000355a910_0 .array/port v0x60000355a910, 0;
v0x60000355a910_1 .array/port v0x60000355a910, 1;
E_0x600001249f80/1 .event anyedge, v0x60000355ab50_0, v0x60000355a910_0, v0x60000355a910_1;
E_0x600001249f80 .event/or E_0x600001249f80/0, E_0x600001249f80/1;
S_0x152e0e590 .scope module, "acc2" "accumulator" 4 192, 5 1 0, S_0x152e097d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "valid";
    .port_info 3 /INPUT 32 "acc_in";
    .port_info 4 /OUTPUT 32 "acc_mem_0";
    .port_info 5 /OUTPUT 32 "acc_mem_1";
    .port_info 6 /OUTPUT 1 "full";
v0x60000355ae20_0 .net "acc_in", 31 0, v0x60000355d440_0;  alias, 1 drivers
v0x60000355aeb0 .array "acc_mem", 1 0, 31 0;
v0x60000355af40_0 .var "acc_mem_0", 31 0;
v0x60000355afd0_0 .var "acc_mem_1", 31 0;
v0x60000355b060_0 .net "clk", 0 0, v0x600003550360_0;  alias, 1 drivers
v0x60000355b0f0_0 .var "full", 0 0;
v0x60000355b180_0 .var/i "i", 31 0;
v0x60000355b210_0 .var "index", 1 0;
v0x60000355b2a0_0 .net "reset", 0 0, v0x6000035503f0_0;  alias, 1 drivers
v0x60000355b330_0 .net "valid", 0 0, v0x60000355b7b0_0;  alias, 1 drivers
E_0x60000124a040/0 .event anyedge, v0x60000355ad00_0, v0x60000355ad90_0, v0x60000355ae20_0, v0x60000355b210_0;
v0x60000355aeb0_0 .array/port v0x60000355aeb0, 0;
v0x60000355aeb0_1 .array/port v0x60000355aeb0, 1;
E_0x60000124a040/1 .event anyedge, v0x60000355b0f0_0, v0x60000355aeb0_0, v0x60000355aeb0_1;
E_0x60000124a040 .event/or E_0x60000124a040/0, E_0x60000124a040/1;
S_0x152e08a40 .scope module, "cu" "control_unit" 4 130, 6 1 0, S_0x152e097d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 16 "instruction";
    .port_info 3 /OUTPUT 1 "load_weight";
    .port_info 4 /OUTPUT 13 "base_address";
    .port_info 5 /OUTPUT 1 "load_input";
    .port_info 6 /OUTPUT 1 "valid";
    .port_info 7 /OUTPUT 1 "store";
v0x60000355b3c0_0 .var "base_address", 12 0;
v0x60000355b450_0 .net "clk", 0 0, v0x600003550360_0;  alias, 1 drivers
v0x60000355b4e0_0 .net "instruction", 15 0, v0x60000355f7b0_0;  1 drivers
v0x60000355b570_0 .var "load_input", 0 0;
v0x60000355b600_0 .var "load_weight", 0 0;
v0x60000355b690_0 .net "reset", 0 0, v0x6000035503f0_0;  alias, 1 drivers
v0x60000355b720_0 .var "store", 0 0;
v0x60000355b7b0_0 .var "valid", 0 0;
E_0x60000124a100 .event anyedge, v0x60000355ad00_0, v0x60000355b3c0_0, v0x60000355b4e0_0;
S_0x152e08bb0 .scope module, "is" "input_setup" 4 150, 7 1 0, S_0x152e097d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "valid";
    .port_info 3 /INPUT 32 "a11";
    .port_info 4 /INPUT 32 "a12";
    .port_info 5 /INPUT 32 "a21";
    .port_info 6 /INPUT 32 "a22";
    .port_info 7 /OUTPUT 16 "a_in1";
    .port_info 8 /OUTPUT 16 "a_in2";
v0x60000355b840_0 .net "a11", 31 0, v0x60000355e880_0;  alias, 1 drivers
v0x60000355b8d0_0 .net "a12", 31 0, v0x60000355e910_0;  alias, 1 drivers
v0x60000355b960_0 .net "a21", 31 0, v0x60000355e9a0_0;  alias, 1 drivers
v0x60000355b9f0_0 .net "a22", 31 0, v0x60000355ea30_0;  alias, 1 drivers
v0x60000355ba80_0 .var "a_in1", 15 0;
v0x60000355bb10_0 .var "a_in2", 15 0;
v0x60000355bba0 .array "augmented_activation_row1", 2 0, 31 0;
v0x60000355bc30 .array "augmented_activation_row2", 2 0, 31 0;
v0x60000355bcc0_0 .net "clk", 0 0, v0x600003550360_0;  alias, 1 drivers
v0x60000355bd50_0 .var "counter", 2 0;
v0x60000355bde0_0 .var/i "i", 31 0;
v0x60000355be70_0 .net "reset", 0 0, v0x6000035503f0_0;  alias, 1 drivers
v0x60000355bf00_0 .net "valid", 0 0, v0x60000355b7b0_0;  alias, 1 drivers
E_0x60000124a280 .event posedge, v0x60000355ad00_0, v0x60000355aac0_0;
S_0x152e08080 .scope module, "systolic_array_inst" "mmu" 4 165, 8 1 0, S_0x152e097d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid";
    .port_info 4 /INPUT 16 "a_in1";
    .port_info 5 /INPUT 16 "a_in2";
    .port_info 6 /INPUT 16 "weight1";
    .port_info 7 /INPUT 16 "weight2";
    .port_info 8 /INPUT 16 "weight3";
    .port_info 9 /INPUT 16 "weight4";
    .port_info 10 /OUTPUT 16 "a_out1";
    .port_info 11 /OUTPUT 16 "a_out2";
    .port_info 12 /OUTPUT 32 "acc_out1";
    .port_info 13 /OUTPUT 32 "acc_out2";
v0x60000355d8c0_0 .net "a_in1", 15 0, v0x60000355ba80_0;  alias, 1 drivers
v0x60000355d950_0 .net "a_in2", 15 0, v0x60000355bb10_0;  alias, 1 drivers
v0x60000355d9e0_0 .net "a_inter_01", 15 0, v0x60000355c090_0;  1 drivers
v0x60000355da70_0 .net "a_inter_11", 15 0, v0x60000355ccf0_0;  1 drivers
v0x60000355db00_0 .net "a_out1", 15 0, v0x60000355c6c0_0;  1 drivers
v0x60000355db90_0 .net "a_out2", 15 0, v0x60000355d320_0;  1 drivers
v0x60000355dc20_0 .net "acc_inter_00", 31 0, v0x60000355c1b0_0;  1 drivers
v0x60000355dcb0_0 .net "acc_inter_01", 31 0, v0x60000355c7e0_0;  1 drivers
v0x60000355dd40_0 .net "acc_out1", 31 0, v0x60000355ce10_0;  alias, 1 drivers
v0x60000355ddd0_0 .net "acc_out2", 31 0, v0x60000355d440_0;  alias, 1 drivers
v0x60000355de60_0 .net "clk", 0 0, v0x600003550360_0;  alias, 1 drivers
v0x60000355def0_0 .net "load_weight", 0 0, v0x60000355b600_0;  alias, 1 drivers
v0x60000355df80_0 .net "reset", 0 0, v0x6000035503f0_0;  alias, 1 drivers
v0x60000355e010_0 .net "valid", 0 0, v0x60000355b7b0_0;  alias, 1 drivers
v0x60000355e0a0_0 .net "w_inter_00", 15 0, v0x60000355c480_0;  1 drivers
v0x60000355e130_0 .net "w_inter_01", 15 0, v0x60000355cab0_0;  1 drivers
v0x60000355e1c0_0 .net "weight1", 15 0, v0x60000355ef40_0;  alias, 1 drivers
v0x60000355e250_0 .net "weight2", 15 0, v0x60000355efd0_0;  alias, 1 drivers
v0x60000355e2e0_0 .net "weight3", 15 0, v0x60000355f060_0;  alias, 1 drivers
v0x60000355e370_0 .net "weight4", 15 0, v0x60000355f0f0_0;  alias, 1 drivers
S_0x152e070e0 .scope module, "PE00" "processing_element" 8 29, 9 1 0, S_0x152e08080;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid";
    .port_info 4 /INPUT 16 "a_in";
    .port_info 5 /INPUT 16 "weight";
    .port_info 6 /INPUT 32 "acc_in";
    .port_info 7 /OUTPUT 16 "a_out";
    .port_info 8 /OUTPUT 16 "w_out";
    .port_info 9 /OUTPUT 32 "acc_out";
v0x60000355c000_0 .net "a_in", 15 0, v0x60000355ba80_0;  alias, 1 drivers
v0x60000355c090_0 .var "a_out", 15 0;
L_0x158088010 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000355c120_0 .net "acc_in", 31 0, L_0x158088010;  1 drivers
v0x60000355c1b0_0 .var "acc_out", 31 0;
v0x60000355c240_0 .net "clk", 0 0, v0x600003550360_0;  alias, 1 drivers
v0x60000355c2d0_0 .net "load_weight", 0 0, v0x60000355b600_0;  alias, 1 drivers
v0x60000355c360_0 .net "reset", 0 0, v0x6000035503f0_0;  alias, 1 drivers
v0x60000355c3f0_0 .net "valid", 0 0, v0x60000355b7b0_0;  alias, 1 drivers
v0x60000355c480_0 .var "w_out", 15 0;
v0x60000355c510_0 .net "weight", 15 0, v0x60000355ef40_0;  alias, 1 drivers
v0x60000355c5a0_0 .var "weight_reg", 15 0;
S_0x152e05b10 .scope module, "PE01" "processing_element" 8 43, 9 1 0, S_0x152e08080;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid";
    .port_info 4 /INPUT 16 "a_in";
    .port_info 5 /INPUT 16 "weight";
    .port_info 6 /INPUT 32 "acc_in";
    .port_info 7 /OUTPUT 16 "a_out";
    .port_info 8 /OUTPUT 16 "w_out";
    .port_info 9 /OUTPUT 32 "acc_out";
v0x60000355c630_0 .net "a_in", 15 0, v0x60000355c090_0;  alias, 1 drivers
v0x60000355c6c0_0 .var "a_out", 15 0;
L_0x158088058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000355c750_0 .net "acc_in", 31 0, L_0x158088058;  1 drivers
v0x60000355c7e0_0 .var "acc_out", 31 0;
v0x60000355c870_0 .net "clk", 0 0, v0x600003550360_0;  alias, 1 drivers
v0x60000355c900_0 .net "load_weight", 0 0, v0x60000355b600_0;  alias, 1 drivers
v0x60000355c990_0 .net "reset", 0 0, v0x6000035503f0_0;  alias, 1 drivers
v0x60000355ca20_0 .net "valid", 0 0, v0x60000355b7b0_0;  alias, 1 drivers
v0x60000355cab0_0 .var "w_out", 15 0;
v0x60000355cb40_0 .net "weight", 15 0, v0x60000355efd0_0;  alias, 1 drivers
v0x60000355cbd0_0 .var "weight_reg", 15 0;
S_0x152e1d7b0 .scope module, "PE10" "processing_element" 8 57, 9 1 0, S_0x152e08080;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid";
    .port_info 4 /INPUT 16 "a_in";
    .port_info 5 /INPUT 16 "weight";
    .port_info 6 /INPUT 32 "acc_in";
    .port_info 7 /OUTPUT 16 "a_out";
    .port_info 8 /OUTPUT 16 "w_out";
    .port_info 9 /OUTPUT 32 "acc_out";
v0x60000355cc60_0 .net "a_in", 15 0, v0x60000355bb10_0;  alias, 1 drivers
v0x60000355ccf0_0 .var "a_out", 15 0;
v0x60000355cd80_0 .net "acc_in", 31 0, v0x60000355c1b0_0;  alias, 1 drivers
v0x60000355ce10_0 .var "acc_out", 31 0;
v0x60000355cea0_0 .net "clk", 0 0, v0x600003550360_0;  alias, 1 drivers
v0x60000355cf30_0 .net "load_weight", 0 0, v0x60000355b600_0;  alias, 1 drivers
v0x60000355cfc0_0 .net "reset", 0 0, v0x6000035503f0_0;  alias, 1 drivers
v0x60000355d050_0 .net "valid", 0 0, v0x60000355b7b0_0;  alias, 1 drivers
v0x60000355d0e0_0 .var "w_out", 15 0;
v0x60000355d170_0 .net "weight", 15 0, v0x60000355f060_0;  alias, 1 drivers
v0x60000355d200_0 .var "weight_reg", 15 0;
S_0x152e04730 .scope module, "PE11" "processing_element" 8 71, 9 1 0, S_0x152e08080;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid";
    .port_info 4 /INPUT 16 "a_in";
    .port_info 5 /INPUT 16 "weight";
    .port_info 6 /INPUT 32 "acc_in";
    .port_info 7 /OUTPUT 16 "a_out";
    .port_info 8 /OUTPUT 16 "w_out";
    .port_info 9 /OUTPUT 32 "acc_out";
v0x60000355d290_0 .net "a_in", 15 0, v0x60000355ccf0_0;  alias, 1 drivers
v0x60000355d320_0 .var "a_out", 15 0;
v0x60000355d3b0_0 .net "acc_in", 31 0, v0x60000355c7e0_0;  alias, 1 drivers
v0x60000355d440_0 .var "acc_out", 31 0;
v0x60000355d4d0_0 .net "clk", 0 0, v0x600003550360_0;  alias, 1 drivers
v0x60000355d560_0 .net "load_weight", 0 0, v0x60000355b600_0;  alias, 1 drivers
v0x60000355d5f0_0 .net "reset", 0 0, v0x6000035503f0_0;  alias, 1 drivers
v0x60000355d680_0 .net "valid", 0 0, v0x60000355b7b0_0;  alias, 1 drivers
v0x60000355d710_0 .var "w_out", 15 0;
v0x60000355d7a0_0 .net "weight", 15 0, v0x60000355f0f0_0;  alias, 1 drivers
v0x60000355d830_0 .var "weight_reg", 15 0;
S_0x152e0c7d0 .scope module, "ub" "unified_buffer" 4 203, 10 1 0, S_0x152e097d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "store_acc1";
    .port_info 3 /INPUT 1 "store_acc2";
    .port_info 4 /INPUT 13 "addr";
    .port_info 5 /INPUT 1 "load_input";
    .port_info 6 /INPUT 1 "store";
    .port_info 7 /INPUT 32 "acc1_mem_0";
    .port_info 8 /INPUT 32 "acc1_mem_1";
    .port_info 9 /INPUT 32 "acc2_mem_0";
    .port_info 10 /INPUT 32 "acc2_mem_1";
    .port_info 11 /OUTPUT 2048 "unified_mem";
    .port_info 12 /OUTPUT 32 "out_ub_00";
    .port_info 13 /OUTPUT 32 "out_ub_01";
    .port_info 14 /OUTPUT 32 "out_ub_10";
    .port_info 15 /OUTPUT 32 "out_ub_11";
v0x60000355e490_0 .net "acc1_mem_0", 31 0, v0x60000355a9a0_0;  alias, 1 drivers
v0x60000355e520_0 .net "acc1_mem_1", 31 0, v0x60000355aa30_0;  alias, 1 drivers
v0x60000355e5b0_0 .net "acc2_mem_0", 31 0, v0x60000355af40_0;  alias, 1 drivers
v0x60000355e640_0 .net "acc2_mem_1", 31 0, v0x60000355afd0_0;  alias, 1 drivers
v0x60000355e6d0_0 .net "addr", 12 0, v0x60000355b3c0_0;  alias, 1 drivers
v0x60000355e760_0 .net "clk", 0 0, v0x600003550360_0;  alias, 1 drivers
v0x60000355e7f0_0 .net "load_input", 0 0, v0x60000355b570_0;  alias, 1 drivers
v0x60000355e880_0 .var "out_ub_00", 31 0;
v0x60000355e910_0 .var "out_ub_01", 31 0;
v0x60000355e9a0_0 .var "out_ub_10", 31 0;
v0x60000355ea30_0 .var "out_ub_11", 31 0;
v0x60000355eac0_0 .net "reset", 0 0, v0x6000035503f0_0;  alias, 1 drivers
v0x60000355eb50_0 .net "store", 0 0, v0x60000355b720_0;  alias, 1 drivers
v0x60000355ebe0_0 .net "store_acc1", 0 0, v0x60000355ab50_0;  alias, 1 drivers
v0x60000355ec70_0 .net "store_acc2", 0 0, v0x60000355b0f0_0;  alias, 1 drivers
v0x60000355ed00 .array "unified_mem", 63 0, 31 0;
v0x60000355ed90_0 .var "write_pointer", 5 0;
S_0x152e0cb40 .scope begin, "$unm_blk_46" "$unm_blk_46" 10 31, 10 31 0, S_0x152e0c7d0;
 .timescale -9 -12;
v0x60000355e400_0 .var/i "i", 31 0;
S_0x152e0ccb0 .scope module, "wm" "weight_memory" 4 142, 11 1 0, S_0x152e097d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 13 "addr";
    .port_info 1 /OUTPUT 16 "weight1";
    .port_info 2 /OUTPUT 16 "weight2";
    .port_info 3 /OUTPUT 16 "weight3";
    .port_info 4 /OUTPUT 16 "weight4";
v0x60000355ee20_0 .net "addr", 12 0, v0x60000355b3c0_0;  alias, 1 drivers
v0x60000355eeb0 .array "memory", 31 0, 15 0;
v0x60000355ef40_0 .var "weight1", 15 0;
v0x60000355efd0_0 .var "weight2", 15 0;
v0x60000355f060_0 .var "weight3", 15 0;
v0x60000355f0f0_0 .var "weight4", 15 0;
v0x60000355eeb0_0 .array/port v0x60000355eeb0, 0;
v0x60000355eeb0_1 .array/port v0x60000355eeb0, 1;
v0x60000355eeb0_2 .array/port v0x60000355eeb0, 2;
E_0x60000124a400/0 .event anyedge, v0x60000355b3c0_0, v0x60000355eeb0_0, v0x60000355eeb0_1, v0x60000355eeb0_2;
v0x60000355eeb0_3 .array/port v0x60000355eeb0, 3;
v0x60000355eeb0_4 .array/port v0x60000355eeb0, 4;
v0x60000355eeb0_5 .array/port v0x60000355eeb0, 5;
v0x60000355eeb0_6 .array/port v0x60000355eeb0, 6;
E_0x60000124a400/1 .event anyedge, v0x60000355eeb0_3, v0x60000355eeb0_4, v0x60000355eeb0_5, v0x60000355eeb0_6;
v0x60000355eeb0_7 .array/port v0x60000355eeb0, 7;
v0x60000355eeb0_8 .array/port v0x60000355eeb0, 8;
v0x60000355eeb0_9 .array/port v0x60000355eeb0, 9;
v0x60000355eeb0_10 .array/port v0x60000355eeb0, 10;
E_0x60000124a400/2 .event anyedge, v0x60000355eeb0_7, v0x60000355eeb0_8, v0x60000355eeb0_9, v0x60000355eeb0_10;
v0x60000355eeb0_11 .array/port v0x60000355eeb0, 11;
v0x60000355eeb0_12 .array/port v0x60000355eeb0, 12;
v0x60000355eeb0_13 .array/port v0x60000355eeb0, 13;
v0x60000355eeb0_14 .array/port v0x60000355eeb0, 14;
E_0x60000124a400/3 .event anyedge, v0x60000355eeb0_11, v0x60000355eeb0_12, v0x60000355eeb0_13, v0x60000355eeb0_14;
v0x60000355eeb0_15 .array/port v0x60000355eeb0, 15;
v0x60000355eeb0_16 .array/port v0x60000355eeb0, 16;
v0x60000355eeb0_17 .array/port v0x60000355eeb0, 17;
v0x60000355eeb0_18 .array/port v0x60000355eeb0, 18;
E_0x60000124a400/4 .event anyedge, v0x60000355eeb0_15, v0x60000355eeb0_16, v0x60000355eeb0_17, v0x60000355eeb0_18;
v0x60000355eeb0_19 .array/port v0x60000355eeb0, 19;
v0x60000355eeb0_20 .array/port v0x60000355eeb0, 20;
v0x60000355eeb0_21 .array/port v0x60000355eeb0, 21;
v0x60000355eeb0_22 .array/port v0x60000355eeb0, 22;
E_0x60000124a400/5 .event anyedge, v0x60000355eeb0_19, v0x60000355eeb0_20, v0x60000355eeb0_21, v0x60000355eeb0_22;
v0x60000355eeb0_23 .array/port v0x60000355eeb0, 23;
v0x60000355eeb0_24 .array/port v0x60000355eeb0, 24;
v0x60000355eeb0_25 .array/port v0x60000355eeb0, 25;
v0x60000355eeb0_26 .array/port v0x60000355eeb0, 26;
E_0x60000124a400/6 .event anyedge, v0x60000355eeb0_23, v0x60000355eeb0_24, v0x60000355eeb0_25, v0x60000355eeb0_26;
v0x60000355eeb0_27 .array/port v0x60000355eeb0, 27;
v0x60000355eeb0_28 .array/port v0x60000355eeb0, 28;
v0x60000355eeb0_29 .array/port v0x60000355eeb0, 29;
v0x60000355eeb0_30 .array/port v0x60000355eeb0, 30;
E_0x60000124a400/7 .event anyedge, v0x60000355eeb0_27, v0x60000355eeb0_28, v0x60000355eeb0_29, v0x60000355eeb0_30;
v0x60000355eeb0_31 .array/port v0x60000355eeb0, 31;
E_0x60000124a400/8 .event anyedge, v0x60000355eeb0_31;
E_0x60000124a400 .event/or E_0x60000124a400/0, E_0x60000124a400/1, E_0x60000124a400/2, E_0x60000124a400/3, E_0x60000124a400/4, E_0x60000124a400/5, E_0x60000124a400/6, E_0x60000124a400/7, E_0x60000124a400/8;
    .scope S_0x152e08a40;
T_0 ;
    %wait E_0x60000124a100;
    %load/vec4 v0x60000355b690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v0x60000355b3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000355b600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000355b570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000355b7b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000355b720_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x60000355b3c0_0;
    %assign/vec4 v0x60000355b3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000355b600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000355b570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000355b7b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000355b720_0, 0;
    %load/vec4 v0x60000355b4e0_0;
    %parti/s 3, 13, 5;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %jmp T_0.8;
T_0.2 ;
    %load/vec4 v0x60000355b4e0_0;
    %parti/s 13, 0, 2;
    %assign/vec4 v0x60000355b3c0_0, 0;
    %jmp T_0.8;
T_0.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000355b600_0, 0;
    %jmp T_0.8;
T_0.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000355b570_0, 0;
    %jmp T_0.8;
T_0.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000355b7b0_0, 0;
    %jmp T_0.8;
T_0.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000355b720_0, 0;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x152e0ccb0;
T_1 ;
    %pushi/vec4 3, 0, 16;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000355eeb0, 0, 4;
    %pushi/vec4 5, 0, 16;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000355eeb0, 0, 4;
    %pushi/vec4 4, 0, 16;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000355eeb0, 0, 4;
    %pushi/vec4 6, 0, 16;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000355eeb0, 0, 4;
    %end;
    .thread T_1;
    .scope S_0x152e0ccb0;
T_2 ;
    %wait E_0x60000124a400;
    %ix/getv 4, v0x60000355ee20_0;
    %load/vec4a v0x60000355eeb0, 4;
    %assign/vec4 v0x60000355ef40_0, 0;
    %load/vec4 v0x60000355ee20_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x60000355eeb0, 4;
    %assign/vec4 v0x60000355efd0_0, 0;
    %load/vec4 v0x60000355ee20_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x60000355eeb0, 4;
    %assign/vec4 v0x60000355f060_0, 0;
    %load/vec4 v0x60000355ee20_0;
    %pad/u 32;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x60000355eeb0, 4;
    %assign/vec4 v0x60000355f0f0_0, 0;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x152e08bb0;
T_3 ;
    %wait E_0x60000124a280;
    %load/vec4 v0x60000355be70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000355bde0_0, 0, 32;
T_3.2 ; Top of for-loop 
    %load/vec4 v0x60000355bde0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x60000355bde0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000355bba0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x60000355bde0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000355bc30, 0, 4;
T_3.4 ; for-loop step statement
    %load/vec4 v0x60000355bde0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000355bde0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ; for-loop exit label
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000355bd50_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000355ba80_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000355bb10_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x60000355bf00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.7, 9;
    %load/vec4 v0x60000355bd50_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %and;
T_3.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.5, 8;
    %load/vec4 v0x60000355bd50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.8, 4;
    %load/vec4 v0x60000355b840_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000355bba0, 4, 0;
    %load/vec4 v0x60000355b8d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000355bba0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000355bba0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000355bc30, 4, 0;
    %load/vec4 v0x60000355b960_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000355bc30, 4, 0;
    %load/vec4 v0x60000355b9f0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000355bc30, 4, 0;
T_3.8 ;
    %load/vec4 v0x60000355bd50_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x60000355bba0, 4;
    %pad/u 16;
    %assign/vec4 v0x60000355ba80_0, 0;
    %load/vec4 v0x60000355bd50_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x60000355bc30, 4;
    %pad/u 16;
    %assign/vec4 v0x60000355bb10_0, 0;
    %load/vec4 v0x60000355bd50_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x60000355bd50_0, 0;
    %jmp T_3.6;
T_3.5 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000355ba80_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000355bb10_0, 0;
T_3.6 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x152e070e0;
T_4 ;
    %wait E_0x60000124a280;
    %load/vec4 v0x60000355c360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000355c090_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000355c1b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000355c5a0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x60000355c2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x60000355c510_0;
    %assign/vec4 v0x60000355c5a0_0, 0;
T_4.2 ;
    %load/vec4 v0x60000355c3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x60000355c120_0;
    %load/vec4 v0x60000355c000_0;
    %pad/u 32;
    %load/vec4 v0x60000355c5a0_0;
    %pad/u 32;
    %mul;
    %add;
    %assign/vec4 v0x60000355c1b0_0, 0;
    %load/vec4 v0x60000355c000_0;
    %assign/vec4 v0x60000355c090_0, 0;
    %load/vec4 v0x60000355c5a0_0;
    %assign/vec4 v0x60000355c480_0, 0;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x152e05b10;
T_5 ;
    %wait E_0x60000124a280;
    %load/vec4 v0x60000355c990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000355c6c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000355c7e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000355cbd0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x60000355c900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x60000355cb40_0;
    %assign/vec4 v0x60000355cbd0_0, 0;
T_5.2 ;
    %load/vec4 v0x60000355ca20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x60000355c750_0;
    %load/vec4 v0x60000355c630_0;
    %pad/u 32;
    %load/vec4 v0x60000355cbd0_0;
    %pad/u 32;
    %mul;
    %add;
    %assign/vec4 v0x60000355c7e0_0, 0;
    %load/vec4 v0x60000355c630_0;
    %assign/vec4 v0x60000355c6c0_0, 0;
    %load/vec4 v0x60000355cbd0_0;
    %assign/vec4 v0x60000355cab0_0, 0;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x152e1d7b0;
T_6 ;
    %wait E_0x60000124a280;
    %load/vec4 v0x60000355cfc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000355ccf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000355ce10_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000355d200_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x60000355cf30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x60000355d170_0;
    %assign/vec4 v0x60000355d200_0, 0;
T_6.2 ;
    %load/vec4 v0x60000355d050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x60000355cd80_0;
    %load/vec4 v0x60000355cc60_0;
    %pad/u 32;
    %load/vec4 v0x60000355d200_0;
    %pad/u 32;
    %mul;
    %add;
    %assign/vec4 v0x60000355ce10_0, 0;
    %load/vec4 v0x60000355cc60_0;
    %assign/vec4 v0x60000355ccf0_0, 0;
    %load/vec4 v0x60000355d200_0;
    %assign/vec4 v0x60000355d0e0_0, 0;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x152e04730;
T_7 ;
    %wait E_0x60000124a280;
    %load/vec4 v0x60000355d5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000355d320_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000355d440_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000355d830_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x60000355d560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x60000355d7a0_0;
    %assign/vec4 v0x60000355d830_0, 0;
T_7.2 ;
    %load/vec4 v0x60000355d680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x60000355d3b0_0;
    %load/vec4 v0x60000355d290_0;
    %pad/u 32;
    %load/vec4 v0x60000355d830_0;
    %pad/u 32;
    %mul;
    %add;
    %assign/vec4 v0x60000355d440_0, 0;
    %load/vec4 v0x60000355d290_0;
    %assign/vec4 v0x60000355d320_0, 0;
    %load/vec4 v0x60000355d830_0;
    %assign/vec4 v0x60000355d710_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x152e0e420;
T_8 ;
    %wait E_0x600001249f80;
    %load/vec4 v0x60000355ad00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000355abe0_0, 0, 32;
T_8.2 ; Top of for-loop 
    %load/vec4 v0x60000355abe0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_8.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x60000355abe0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000355a910, 0, 4;
T_8.4 ; for-loop step statement
    %load/vec4 v0x60000355abe0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000355abe0_0, 0, 32;
    %jmp T_8.2;
T_8.3 ; for-loop exit label
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000355ac70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000355ab50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000355a9a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000355aa30_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x60000355ad90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.7, 9;
    %load/vec4 v0x60000355a880_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_8.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.5, 8;
    %load/vec4 v0x60000355a880_0;
    %load/vec4 v0x60000355ac70_0;
    %pad/u 3;
    %ix/vec4 4;
    %store/vec4a v0x60000355a910, 4, 0;
    %load/vec4 v0x60000355ac70_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %jmp/0xz  T_8.8, 5;
    %load/vec4 v0x60000355ac70_0;
    %addi 1, 0, 2;
    %store/vec4 v0x60000355ac70_0, 0, 2;
    %jmp T_8.9;
T_8.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000355ab50_0, 0, 1;
T_8.9 ;
    %load/vec4 v0x60000355ab50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.10, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000355a910, 4;
    %assign/vec4 v0x60000355a9a0_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000355a910, 4;
    %assign/vec4 v0x60000355aa30_0, 0;
T_8.10 ;
T_8.5 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x152e0e420;
T_9 ;
    %wait E_0x600001249f40;
    %vpi_call/w 5 57 "$display", "At time %t:", $time {0 0 0};
    %vpi_call/w 5 58 "$display", "Accumulator inputs: acc_in = %0d, valid = %0d", v0x60000355a880_0, v0x60000355ad90_0 {0 0 0};
    %vpi_call/w 5 59 "$display", "Accumulator memory contents: [%0d, %0d]", &A<v0x60000355a910, 0>, &A<v0x60000355a910, 1> {0 0 0};
    %vpi_call/w 5 60 "$display", "Accumulator index: %0d, full flag: %0d", v0x60000355ac70_0, v0x60000355ab50_0 {0 0 0};
    %jmp T_9;
    .thread T_9;
    .scope S_0x152e0e590;
T_10 ;
    %wait E_0x60000124a040;
    %load/vec4 v0x60000355b2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000355b180_0, 0, 32;
T_10.2 ; Top of for-loop 
    %load/vec4 v0x60000355b180_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_10.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x60000355b180_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000355aeb0, 0, 4;
T_10.4 ; for-loop step statement
    %load/vec4 v0x60000355b180_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000355b180_0, 0, 32;
    %jmp T_10.2;
T_10.3 ; for-loop exit label
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000355b210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000355b0f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000355af40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000355afd0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x60000355b330_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.7, 9;
    %load/vec4 v0x60000355ae20_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_10.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.5, 8;
    %load/vec4 v0x60000355ae20_0;
    %load/vec4 v0x60000355b210_0;
    %pad/u 3;
    %ix/vec4 4;
    %store/vec4a v0x60000355aeb0, 4, 0;
    %load/vec4 v0x60000355b210_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %jmp/0xz  T_10.8, 5;
    %load/vec4 v0x60000355b210_0;
    %addi 1, 0, 2;
    %store/vec4 v0x60000355b210_0, 0, 2;
    %jmp T_10.9;
T_10.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000355b0f0_0, 0, 1;
T_10.9 ;
    %load/vec4 v0x60000355b0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.10, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000355aeb0, 4;
    %assign/vec4 v0x60000355af40_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000355aeb0, 4;
    %assign/vec4 v0x60000355afd0_0, 0;
T_10.10 ;
T_10.5 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x152e0e590;
T_11 ;
    %wait E_0x600001249f40;
    %vpi_call/w 5 57 "$display", "At time %t:", $time {0 0 0};
    %vpi_call/w 5 58 "$display", "Accumulator inputs: acc_in = %0d, valid = %0d", v0x60000355ae20_0, v0x60000355b330_0 {0 0 0};
    %vpi_call/w 5 59 "$display", "Accumulator memory contents: [%0d, %0d]", &A<v0x60000355aeb0, 0>, &A<v0x60000355aeb0, 1> {0 0 0};
    %vpi_call/w 5 60 "$display", "Accumulator index: %0d, full flag: %0d", v0x60000355b210_0, v0x60000355b0f0_0 {0 0 0};
    %jmp T_11;
    .thread T_11;
    .scope S_0x152e0c7d0;
T_12 ;
    %wait E_0x60000124a280;
    %load/vec4 v0x60000355eac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %fork t_1, S_0x152e0cb40;
    %jmp t_0;
    .scope S_0x152e0cb40;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000355e400_0, 0, 32;
T_12.2 ; Top of for-loop 
    %load/vec4 v0x60000355e400_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_12.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x60000355e400_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000355ed00, 0, 4;
T_12.4 ; for-loop step statement
    %load/vec4 v0x60000355e400_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000355e400_0, 0, 32;
    %jmp T_12.2;
T_12.3 ; for-loop exit label
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x60000355ed90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000355e880_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000355e910_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000355e9a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000355ea30_0, 0;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000355ed00, 0, 4;
    %pushi/vec4 12, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000355ed00, 0, 4;
    %pushi/vec4 21, 0, 32;
    %ix/load 3, 32, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000355ed00, 0, 4;
    %pushi/vec4 22, 0, 32;
    %ix/load 3, 33, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000355ed00, 0, 4;
    %end;
    .scope S_0x152e0c7d0;
t_0 %join;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x60000355eb50_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_12.8, 10;
    %load/vec4 v0x60000355ebe0_0;
    %and;
T_12.8;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.7, 9;
    %load/vec4 v0x60000355ec70_0;
    %and;
T_12.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.5, 8;
    %load/vec4 v0x60000355e490_0;
    %ix/getv 3, v0x60000355e6d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000355ed00, 0, 4;
    %load/vec4 v0x60000355e520_0;
    %load/vec4 v0x60000355e6d0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000355ed00, 0, 4;
    %load/vec4 v0x60000355e5b0_0;
    %load/vec4 v0x60000355e6d0_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000355ed00, 0, 4;
    %load/vec4 v0x60000355e640_0;
    %load/vec4 v0x60000355e6d0_0;
    %pad/u 32;
    %addi 3, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000355ed00, 0, 4;
    %load/vec4 v0x60000355e6d0_0;
    %addi 4, 0, 13;
    %pad/u 6;
    %assign/vec4 v0x60000355ed90_0, 0;
T_12.5 ;
    %load/vec4 v0x60000355e7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.9, 8;
    %ix/getv 4, v0x60000355e6d0_0;
    %load/vec4a v0x60000355ed00, 4;
    %assign/vec4 v0x60000355e880_0, 0;
    %load/vec4 v0x60000355e6d0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x60000355ed00, 4;
    %assign/vec4 v0x60000355e910_0, 0;
    %load/vec4 v0x60000355e6d0_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x60000355ed00, 4;
    %assign/vec4 v0x60000355e9a0_0, 0;
    %load/vec4 v0x60000355e6d0_0;
    %pad/u 32;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x60000355ed00, 4;
    %assign/vec4 v0x60000355ea30_0, 0;
T_12.9 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x152e0c7d0;
T_13 ;
    %wait E_0x600001249f40;
    %vpi_call/w 10 75 "$display", "Time: %0t | acc1_mem_0: %0d, acc1_mem_1: %0d, acc2_mem_0: %0d, acc2_mem_1: %0d", $time, v0x60000355e490_0, v0x60000355e520_0, v0x60000355e5b0_0, v0x60000355e640_0 {0 0 0};
    %jmp T_13;
    .thread T_13;
    .scope S_0x152e097d0;
T_14 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60000355fd50_0, 0, 2;
    %end;
    .thread T_14, $init;
    .scope S_0x152e097d0;
T_15 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x60000355f7b0_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000355f8d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000355f720_0, 0, 32;
    %pushi/vec4 8207, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000355f840, 4, 0;
    %pushi/vec4 16384, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000355f840, 4, 0;
    %pushi/vec4 8222, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000355f840, 4, 0;
    %pushi/vec4 24576, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000355f840, 4, 0;
    %pushi/vec4 32768, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000355f840, 4, 0;
    %pushi/vec4 8199, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000355f840, 4, 0;
    %pushi/vec4 40960, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000355f840, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000355f840, 4, 0;
    %end;
    .thread T_15;
    .scope S_0x152e097d0;
T_16 ;
    %wait E_0x60000124a280;
    %load/vec4 v0x60000355fcc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000355fd50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000355f8d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000355f720_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x60000355fd50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %jmp T_16.6;
T_16.2 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x60000355fd50_0, 0;
    %jmp T_16.6;
T_16.3 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x60000355fd50_0, 0;
    %jmp T_16.6;
T_16.4 ;
    %ix/getv/s 4, v0x60000355f8d0_0;
    %load/vec4a v0x60000355f840, 4;
    %cmpi/e 32768, 0, 16;
    %jmp/0xz  T_16.7, 4;
    %load/vec4 v0x60000355f720_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz  T_16.9, 5;
    %load/vec4 v0x60000355f720_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x60000355f720_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x60000355fd50_0, 0;
    %jmp T_16.10;
T_16.9 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000355f720_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x60000355fd50_0, 0;
T_16.10 ;
    %jmp T_16.8;
T_16.7 ;
    %ix/getv/s 4, v0x60000355f8d0_0;
    %load/vec4a v0x60000355f840, 4;
    %cmpi/e 0, 0, 16;
    %jmp/0xz  T_16.11, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x60000355fd50_0, 0;
    %jmp T_16.12;
T_16.11 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x60000355fd50_0, 0;
T_16.12 ;
T_16.8 ;
    %jmp T_16.6;
T_16.5 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x60000355fd50_0, 0;
    %jmp T_16.6;
T_16.6 ;
    %pop/vec4 1;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x152e097d0;
T_17 ;
    %wait E_0x600001249ec0;
    %load/vec4 v0x60000355fd50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %jmp T_17.4;
T_17.0 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x60000355f7b0_0, 0, 16;
    %jmp T_17.4;
T_17.1 ;
    %ix/getv/s 4, v0x60000355f8d0_0;
    %load/vec4a v0x60000355f840, 4;
    %store/vec4 v0x60000355f7b0_0, 0, 16;
    %jmp T_17.4;
T_17.2 ;
    %ix/getv/s 4, v0x60000355f8d0_0;
    %load/vec4a v0x60000355f840, 4;
    %cmpi/e 32768, 0, 16;
    %flag_get/vec4 4;
    %jmp/0 T_17.7, 4;
    %load/vec4 v0x60000355f720_0;
    %cmpi/s 5, 0, 32;
    %flag_get/vec4 5;
    %and;
T_17.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.5, 8;
    %pushi/vec4 32768, 0, 16;
    %store/vec4 v0x60000355f7b0_0, 0, 16;
    %jmp T_17.6;
T_17.5 ;
    %load/vec4 v0x60000355f8d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000355f8d0_0, 0, 32;
    %ix/getv/s 4, v0x60000355f8d0_0;
    %load/vec4a v0x60000355f840, 4;
    %store/vec4 v0x60000355f7b0_0, 0, 16;
T_17.6 ;
    %jmp T_17.4;
T_17.3 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x60000355f7b0_0, 0, 16;
    %jmp T_17.4;
T_17.4 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x152e097d0;
T_18 ;
    %wait E_0x600001249f40;
    %load/vec4 v0x60000355fd50_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_18.0, 4;
    %vpi_call/w 4 86 "$display", "Unified Buffer at time %t:", $time {0 0 0};
    %fork t_3, S_0x152e09940;
    %jmp t_2;
    .scope S_0x152e09940;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000355a7f0_0, 0, 32;
T_18.2 ; Top of for-loop 
    %load/vec4 v0x60000355a7f0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_18.3, 5;
    %vpi_call/w 4 88 "$display", "unified_mem[%0d] = %0d", v0x60000355a7f0_0, &A<v0x600003550000, v0x60000355a7f0_0 > {0 0 0};
T_18.4 ; for-loop step statement
    %load/vec4 v0x60000355a7f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000355a7f0_0, 0, 32;
    %jmp T_18.2;
T_18.3 ; for-loop exit label
    %end;
    .scope S_0x152e097d0;
t_2 %join;
    %vpi_call/w 4 90 "$finish" {0 0 0};
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x152e0de30;
T_19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003550360_0, 0, 1;
T_19.0 ;
    %delay 5000, 0;
    %load/vec4 v0x600003550360_0;
    %inv;
    %store/vec4 v0x600003550360_0, 0, 1;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_0x152e0de30;
T_20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000035503f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000035503f0_0, 0, 1;
    %end;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "/Users/evanlin/Desktop/tiny-tpu/test/tb.v";
    "/Users/evanlin/Desktop/tiny-tpu/test/../src/tpu.sv";
    "/Users/evanlin/Desktop/tiny-tpu/test/../src/accumulator.sv";
    "/Users/evanlin/Desktop/tiny-tpu/test/../src/control_unit.sv";
    "/Users/evanlin/Desktop/tiny-tpu/test/../src/input_setup.sv";
    "/Users/evanlin/Desktop/tiny-tpu/test/../src/mmu.sv";
    "/Users/evanlin/Desktop/tiny-tpu/test/../src/processing_element.sv";
    "/Users/evanlin/Desktop/tiny-tpu/test/../src/unified_buffer.sv";
    "/Users/evanlin/Desktop/tiny-tpu/test/../src/weight_memory.sv";
