============================================================
  Generated by:           Encounter(R) RTL Compiler v14.10-s022_1
  Generated on:           Jul 25 2021  12:47:52 pm
  Module:                 es_naive_mul_synth
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock clk_int1)            launch                                    0 R 
TOP
  genblk1[1].genblk1.sng
    ctr
      countval_reg[0]/CLK                               0             0 R 
      countval_reg[0]/Q     DFFSR             1  1.5   10  +109     109 R 
      drc_bufs57/A                                           +0     109   
      drc_bufs57/Y          BUFX2             3 11.1   27   +46     155 R 
    ctr/countval[0] 
    g67/A                                                    +0     155   
    g67/Y                   INVX1             1  1.9   10   +20     175 F 
    g64/A                                                    +0     175   
    g64/Y                   AND2X1            1  1.9   16   +31     206 F 
    g63/C                                                    +0     206   
    g63/Y                   OAI21X1           1  2.0   40   +20     226 R 
    g62/C                                                    +0     226   
    g62/Y                   OAI21X1           2  3.3    7   +23     249 F 
  genblk1[1].genblk1.sng/sn_out[0] 
  g16/B                                                      +0     249   
  g16/Y                     AND2X1            5 18.5   63   +76     326 F 
  stoch2bin/en 
    g3/B                                                     +0     326   
    g3/Y                    AND2X1            1  5.0   22   +56     381 F 
    g138/A                                                   +0     381   
    g138/Y                  XOR2X1            1  2.0   42   +34     415 R 
    countval_reg[4]/D       DFFSR                            +0     415   
    countval_reg[4]/CLK     setup                       0   +84     499 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                 capture                                5000 R 
                            uncertainty                     -50    4950 R 
--------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4451ps 
Start-point  : TOP/genblk1[1].genblk1.sng/ctr/countval_reg[0]/CLK
End-point    : TOP/stoch2bin/countval_reg[4]/D
