// Mem file initialization records.
//
// SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
// Vivado v2020.1 (64-bit)
// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// Created on Saturday July 18, 2020 - 02:19:56 pm, from:
//
//     Map file     - /media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/axis_dma_96mhz.bmm
//     Data file(s) - /media/tcmichals/Working/xilinx/CMODS7-25/axistream/vivado/axis_stream/axis_stream.srcs/sources_1/bd/axis_dma_96mhz/ip/axis_dma_96mhz_microblaze_0_0/data/mb_bootloop_le.elf
//
// Address space 'axis_dma_96mhz_microblaze_0.axis_dma_96mhz_microblaze_0_local_memory_lmb_bram_128K_3_ADDR_SPACE', bit lane [31:0].
//
// Bus width = 32 bits, number of bus blocks = 1.

@00000000
    B8000000
