`timescale 1ns / 1ps

module three_to_eight_decoder(
    input en, a1,a0, 
    output y7,y6,y5,y4,y2,y3,y1,y0
    );
    wire x;
    assign x = ~en;
    two_to_four_decoderr d1(a1,a0, en, y4,y5, y6, y7);
    two_to_four_decoderr d2(a1,a0, x, y0,y1, y2, y3);
endmodule
