# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do load_sim.tcl
# obj/default/runtime/sim
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with novopt option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -novopt
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
#  ld
# [exec] dev_com
# [exec] com
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:12 on Aug 14,2024
# vlog -reportprogress 300 -sv C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/verbosity_pkg.sv -work altera_common_sv_packages 
# -- Compiling package verbosity_pkg
# 
# Top level modules:
# 	--none--
# End time: 22:00:12 on Aug 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:12 on Aug 14,2024
# vlog -reportprogress 300 -sv C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv -L altera_common_sv_packages -work error_adapter_0 
# -- Compiling module SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 22:00:12 on Aug 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:12 on Aug 14,2024
# vlog -reportprogress 300 C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_avalon_st_adapter.v -work avalon_st_adapter 
# -- Compiling module SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_avalon_st_adapter
# End time: 22:00:12 on Aug 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:12 on Aug 14,2024
# vlog -reportprogress 300 -sv C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_rsp_mux_001.sv -L altera_common_sv_packages -work rsp_mux_001 
# -- Compiling module SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_rsp_mux_001
# 
# Top level modules:
# 	SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_rsp_mux_001
# End time: 22:00:12 on Aug 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:12 on Aug 14,2024
# vlog -reportprogress 300 -sv C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work rsp_mux_001 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 22:00:12 on Aug 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:12 on Aug 14,2024
# vlog -reportprogress 300 -sv C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_rsp_mux.sv -L altera_common_sv_packages -work rsp_mux 
# -- Compiling module SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_rsp_mux
# End time: 22:00:12 on Aug 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:12 on Aug 14,2024
# vlog -reportprogress 300 -sv C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work rsp_mux 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 22:00:12 on Aug 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:12 on Aug 14,2024
# vlog -reportprogress 300 -sv C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_rsp_demux_002.sv -L altera_common_sv_packages -work rsp_demux_002 
# -- Compiling module SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_rsp_demux_002
# 
# Top level modules:
# 	SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_rsp_demux_002
# End time: 22:00:12 on Aug 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:12 on Aug 14,2024
# vlog -reportprogress 300 -sv C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_rsp_demux.sv -L altera_common_sv_packages -work rsp_demux 
# -- Compiling module SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_rsp_demux
# 
# Top level modules:
# 	SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_rsp_demux
# End time: 22:00:12 on Aug 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:12 on Aug 14,2024
# vlog -reportprogress 300 -sv C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_cmd_mux_002.sv -L altera_common_sv_packages -work cmd_mux_002 
# -- Compiling module SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_cmd_mux_002
# 
# Top level modules:
# 	SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_cmd_mux_002
# End time: 22:00:12 on Aug 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:12 on Aug 14,2024
# vlog -reportprogress 300 -sv C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work cmd_mux_002 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 22:00:12 on Aug 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:12 on Aug 14,2024
# vlog -reportprogress 300 -sv C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_cmd_mux.sv -L altera_common_sv_packages -work cmd_mux 
# -- Compiling module SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_cmd_mux
# End time: 22:00:12 on Aug 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:12 on Aug 14,2024
# vlog -reportprogress 300 -sv C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/altera_merlin_arbitrator.sv -L altera_common_sv_packages -work cmd_mux 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 22:00:12 on Aug 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:12 on Aug 14,2024
# vlog -reportprogress 300 -sv C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_cmd_demux_001.sv -L altera_common_sv_packages -work cmd_demux_001 
# -- Compiling module SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_cmd_demux_001
# 
# Top level modules:
# 	SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_cmd_demux_001
# End time: 22:00:12 on Aug 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:12 on Aug 14,2024
# vlog -reportprogress 300 -sv C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_cmd_demux.sv -L altera_common_sv_packages -work cmd_demux 
# -- Compiling module SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_cmd_demux
# End time: 22:00:12 on Aug 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:12 on Aug 14,2024
# vlog -reportprogress 300 -sv C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_004.sv -L altera_common_sv_packages -work router_004 
# -- Compiling module SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_004_default_decode
# -- Compiling module SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_004
# 
# Top level modules:
# 	SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_004
# End time: 22:00:13 on Aug 14,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:13 on Aug 14,2024
# vlog -reportprogress 300 -sv C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_002.sv -L altera_common_sv_packages -work router_002 
# -- Compiling module SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_002_default_decode
# -- Compiling module SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_002
# 
# Top level modules:
# 	SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_002
# End time: 22:00:13 on Aug 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:13 on Aug 14,2024
# vlog -reportprogress 300 -sv C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_001.sv -L altera_common_sv_packages -work router_001 
# -- Compiling module SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_001_default_decode
# -- Compiling module SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_001
# 
# Top level modules:
# 	SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_001
# End time: 22:00:13 on Aug 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:13 on Aug 14,2024
# vlog -reportprogress 300 -sv C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router.sv -L altera_common_sv_packages -work router 
# -- Compiling module SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_default_decode
# -- Compiling module SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router
# 
# Top level modules:
# 	SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router
# End time: 22:00:13 on Aug 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:13 on Aug 14,2024
# vlog -reportprogress 300 C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/altera_avalon_sc_fifo.v -work ChaCha20_Leitura_Escrita_agent_rsp_fifo 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 22:00:13 on Aug 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:13 on Aug 14,2024
# vlog -reportprogress 300 -sv C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/altera_merlin_slave_agent.sv -L altera_common_sv_packages -work ChaCha20_Leitura_Escrita_agent 
# -- Compiling module altera_merlin_slave_agent
# ** Warning: C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 22:00:13 on Aug 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:13 on Aug 14,2024
# vlog -reportprogress 300 -sv C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv -L altera_common_sv_packages -work ChaCha20_Leitura_Escrita_agent 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 22:00:13 on Aug 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:13 on Aug 14,2024
# vlog -reportprogress 300 -sv C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/altera_merlin_master_agent.sv -L altera_common_sv_packages -work Processador_data_master_agent 
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# End time: 22:00:13 on Aug 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:13 on Aug 14,2024
# vlog -reportprogress 300 -sv C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/altera_merlin_slave_translator.sv -L altera_common_sv_packages -work ChaCha20_Leitura_Escrita_translator 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 22:00:13 on Aug 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:13 on Aug 14,2024
# vlog -reportprogress 300 -sv C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/altera_merlin_master_translator.sv -L altera_common_sv_packages -work Processador_data_master_translator 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 22:00:13 on Aug 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:13 on Aug 14,2024
# vlog -reportprogress 300 C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v -work cpu 
# -- Compiling module SistemaEmbarcadoChaChaVerilog_Processador_cpu_register_bank_a_module
# -- Compiling module SistemaEmbarcadoChaChaVerilog_Processador_cpu_register_bank_b_module
# -- Compiling module SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_debug
# -- Compiling module SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_break
# -- Compiling module SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_xbrk
# -- Compiling module SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_dbrk
# -- Compiling module SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_itrace
# -- Compiling module SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_td_mode
# -- Compiling module SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_dtrace
# -- Compiling module SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_compute_input_tm_cnt
# -- Compiling module SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_fifo_wrptr_inc
# -- Compiling module SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_fifo_cnt_inc
# -- Compiling module SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_fifo
# -- Compiling module SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_pib
# -- Compiling module SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_im
# -- Compiling module SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_performance_monitors
# -- Compiling module SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_avalon_reg
# -- Compiling module SistemaEmbarcadoChaChaVerilog_Processador_cpu_ociram_sp_ram_module
# -- Compiling module SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_ocimem
# -- Compiling module SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci
# -- Compiling module SistemaEmbarcadoChaChaVerilog_Processador_cpu
# 
# Top level modules:
# 	SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_performance_monitors
# 	SistemaEmbarcadoChaChaVerilog_Processador_cpu
# End time: 22:00:13 on Aug 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:13 on Aug 14,2024
# vlog -reportprogress 300 C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_sysclk.v -work cpu 
# -- Compiling module SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_sysclk
# 
# Top level modules:
# 	SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_sysclk
# End time: 22:00:13 on Aug 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:13 on Aug 14,2024
# vlog -reportprogress 300 C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_tck.v -work cpu 
# -- Compiling module SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_tck
# 
# Top level modules:
# 	SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_tck
# End time: 22:00:13 on Aug 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:13 on Aug 14,2024
# vlog -reportprogress 300 C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_wrapper.v -work cpu 
# -- Compiling module SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_wrapper
# 
# Top level modules:
# 	SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_wrapper
# End time: 22:00:13 on Aug 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:14 on Aug 14,2024
# vlog -reportprogress 300 C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu_test_bench.v -work cpu 
# -- Compiling module SistemaEmbarcadoChaChaVerilog_Processador_cpu_test_bench
# 
# Top level modules:
# 	SistemaEmbarcadoChaChaVerilog_Processador_cpu_test_bench
# End time: 22:00:14 on Aug 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:14 on Aug 14,2024
# vlog -reportprogress 300 C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/altera_reset_controller.v -work rst_controller 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 22:00:14 on Aug 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:14 on Aug 14,2024
# vlog -reportprogress 300 C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/altera_reset_synchronizer.v -work rst_controller 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 22:00:14 on Aug 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:14 on Aug 14,2024
# vlog -reportprogress 300 -sv C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_irq_mapper.sv -L altera_common_sv_packages -work irq_mapper 
# -- Compiling module SistemaEmbarcadoChaChaVerilog_irq_mapper
# 
# Top level modules:
# 	SistemaEmbarcadoChaChaVerilog_irq_mapper
# End time: 22:00:14 on Aug 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:14 on Aug 14,2024
# vlog -reportprogress 300 C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0.v -work mm_interconnect_0 
# -- Compiling module SistemaEmbarcadoChaChaVerilog_mm_interconnect_0
# 
# Top level modules:
# 	SistemaEmbarcadoChaChaVerilog_mm_interconnect_0
# End time: 22:00:14 on Aug 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:14 on Aug 14,2024
# vlog -reportprogress 300 C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_jtag_uart.v -work jtag_uart 
# -- Compiling module SistemaEmbarcadoChaChaVerilog_jtag_uart_sim_scfifo_w
# -- Compiling module SistemaEmbarcadoChaChaVerilog_jtag_uart_scfifo_w
# -- Compiling module SistemaEmbarcadoChaChaVerilog_jtag_uart_sim_scfifo_r
# -- Compiling module SistemaEmbarcadoChaChaVerilog_jtag_uart_scfifo_r
# -- Compiling module SistemaEmbarcadoChaChaVerilog_jtag_uart
# 
# Top level modules:
# 	SistemaEmbarcadoChaChaVerilog_jtag_uart
# End time: 22:00:14 on Aug 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:14 on Aug 14,2024
# vlog -reportprogress 300 C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador.v -work Processador 
# -- Compiling module SistemaEmbarcadoChaChaVerilog_Processador
# 
# Top level modules:
# 	SistemaEmbarcadoChaChaVerilog_Processador
# End time: 22:00:14 on Aug 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:14 on Aug 14,2024
# vlog -reportprogress 300 C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_MemoriaPrograma.v -work MemoriaPrograma 
# -- Compiling module SistemaEmbarcadoChaChaVerilog_MemoriaPrograma
# 
# Top level modules:
# 	SistemaEmbarcadoChaChaVerilog_MemoriaPrograma
# End time: 22:00:14 on Aug 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:14 on Aug 14,2024
# vlog -reportprogress 300 C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/CustomIP.v -work CustomIP_0 
# -- Compiling module CustomIP
# 
# Top level modules:
# 	CustomIP
# End time: 22:00:14 on Aug 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:14 on Aug 14,2024
# vlog -reportprogress 300 C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/chacha.v -work ChaCha20 
# -- Compiling module chacha
# 
# Top level modules:
# 	chacha
# End time: 22:00:14 on Aug 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:14 on Aug 14,2024
# vlog -reportprogress 300 C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/chacha_core.v -work ChaCha20 
# -- Compiling module chacha_core
# 
# Top level modules:
# 	chacha_core
# End time: 22:00:14 on Aug 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:14 on Aug 14,2024
# vlog -reportprogress 300 C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/chacha_qr.v -work ChaCha20 
# -- Compiling module chacha_qr
# 
# Top level modules:
# 	chacha_qr
# End time: 22:00:14 on Aug 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:14 on Aug 14,2024
# vlog -reportprogress 300 -sv C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/altera_avalon_reset_source.sv -L altera_common_sv_packages -work SistemaEmbarcadoChaChaVerilog_inst_reset_bfm 
# -- Compiling module altera_avalon_reset_source
# -- Importing package altera_common_sv_packages.verbosity_pkg
# 
# Top level modules:
# 	altera_avalon_reset_source
# End time: 22:00:14 on Aug 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:14 on Aug 14,2024
# vlog -reportprogress 300 -sv C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/altera_avalon_clock_source.sv -L altera_common_sv_packages -work SistemaEmbarcadoChaChaVerilog_inst_clk_bfm 
# -- Compiling module altera_avalon_clock_source
# -- Importing package altera_common_sv_packages.verbosity_pkg
# 
# Top level modules:
# 	altera_avalon_clock_source
# End time: 22:00:14 on Aug 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:14 on Aug 14,2024
# vlog -reportprogress 300 C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog.v -work SistemaEmbarcadoChaChaVerilog_inst 
# -- Compiling module SistemaEmbarcadoChaChaVerilog
# 
# Top level modules:
# 	SistemaEmbarcadoChaChaVerilog
# End time: 22:00:14 on Aug 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:14 on Aug 14,2024
# vlog -reportprogress 300 C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/SistemaEmbarcadoChaChaVerilog_tb.v 
# -- Compiling module SistemaEmbarcadoChaChaVerilog_tb
# 
# Top level modules:
# 	SistemaEmbarcadoChaChaVerilog_tb
# End time: 22:00:14 on Aug 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] elab
# vsim -t ps -L work -L work_lib -L altera_common_sv_packages -L error_adapter_0 -L avalon_st_adapter -L rsp_mux_001 -L rsp_mux -L rsp_demux_002 -L rsp_demux -L cmd_mux_002 -L cmd_mux -L cmd_demux_001 -L cmd_demux -L router_004 -L router_002 -L router_001 -L router -L ChaCha20_Leitura_Escrita_agent_rsp_fifo -L ChaCha20_Leitura_Escrita_agent -L Processador_data_master_agent -L ChaCha20_Leitura_Escrita_translator -L Processador_data_master_translator -L cpu -L rst_controller -L irq_mapper -L mm_interconnect_0 -L jtag_uart -L Processador -L MemoriaPrograma -L CustomIP_0 -L ChaCha20 -L SistemaEmbarcadoChaChaVerilog_inst_reset_bfm -L SistemaEmbarcadoChaChaVerilog_inst_clk_bfm -L SistemaEmbarcadoChaChaVerilog_inst -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver SistemaEmbarcadoChaChaVerilog_tb 
# Start time: 22:00:14 on Aug 14,2024
# Loading work.SistemaEmbarcadoChaChaVerilog_tb
# Loading SistemaEmbarcadoChaChaVerilog_inst.SistemaEmbarcadoChaChaVerilog
# Loading ChaCha20.chacha
# Loading ChaCha20.chacha_core
# Loading ChaCha20.chacha_qr
# Loading CustomIP_0.CustomIP
# Loading MemoriaPrograma.SistemaEmbarcadoChaChaVerilog_MemoriaPrograma
# Loading altera_mf_ver.altsyncram
# Loading Processador.SistemaEmbarcadoChaChaVerilog_Processador
# Loading cpu.SistemaEmbarcadoChaChaVerilog_Processador_cpu
# Loading cpu.SistemaEmbarcadoChaChaVerilog_Processador_cpu_test_bench
# Loading cpu.SistemaEmbarcadoChaChaVerilog_Processador_cpu_register_bank_a_module
# Loading cpu.SistemaEmbarcadoChaChaVerilog_Processador_cpu_register_bank_b_module
# Loading cpu.SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci
# Loading cpu.SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_debug
# Loading altera_mf_ver.altera_std_synchronizer
# Loading cpu.SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_break
# Loading cpu.SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_xbrk
# Loading cpu.SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_dbrk
# Loading cpu.SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_itrace
# Loading cpu.SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_dtrace
# Loading cpu.SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_td_mode
# Loading cpu.SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_fifo
# Loading cpu.SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_compute_input_tm_cnt
# Loading cpu.SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_fifo_wrptr_inc
# Loading cpu.SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_fifo_cnt_inc
# Loading cpu.SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_pib
# Loading cpu.SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_im
# Loading cpu.SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_avalon_reg
# Loading cpu.SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_ocimem
# Loading cpu.SistemaEmbarcadoChaChaVerilog_Processador_cpu_ociram_sp_ram_module
# Loading cpu.SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_wrapper
# Loading cpu.SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_tck
# Loading cpu.SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_sysclk
# Loading jtag_uart.SistemaEmbarcadoChaChaVerilog_jtag_uart
# Loading jtag_uart.SistemaEmbarcadoChaChaVerilog_jtag_uart_scfifo_w
# Loading jtag_uart.SistemaEmbarcadoChaChaVerilog_jtag_uart_sim_scfifo_w
# Loading jtag_uart.SistemaEmbarcadoChaChaVerilog_jtag_uart_scfifo_r
# Loading jtag_uart.SistemaEmbarcadoChaChaVerilog_jtag_uart_sim_scfifo_r
# Loading mm_interconnect_0.SistemaEmbarcadoChaChaVerilog_mm_interconnect_0
# Loading sv_std.std
# Loading Processador_data_master_translator.altera_merlin_master_translator
# Loading ChaCha20_Leitura_Escrita_translator.altera_merlin_slave_translator
# Loading Processador_data_master_agent.altera_merlin_master_agent
# Loading ChaCha20_Leitura_Escrita_agent.altera_merlin_slave_agent
# Loading ChaCha20_Leitura_Escrita_agent.altera_merlin_burst_uncompressor
# Loading ChaCha20_Leitura_Escrita_agent_rsp_fifo.altera_avalon_sc_fifo
# Loading router.SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router
# Loading router.SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_default_decode
# Loading router_001.SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_001
# Loading router_001.SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_001_default_decode
# Loading router_002.SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_002
# Loading router_002.SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_002_default_decode
# Loading router_004.SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_004
# Loading router_004.SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_004_default_decode
# Loading cmd_demux.SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_cmd_demux
# Loading cmd_demux_001.SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_cmd_demux_001
# Loading cmd_mux.SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_cmd_mux
# Loading cmd_mux_002.SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_cmd_mux_002
# Loading cmd_mux_002.altera_merlin_arbitrator
# Loading cmd_mux_002.altera_merlin_arb_adder
# Loading rsp_demux.SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_rsp_demux
# Loading rsp_demux_002.SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_rsp_demux_002
# Loading rsp_mux.SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_rsp_mux
# Loading rsp_mux.altera_merlin_arbitrator
# Loading rsp_mux.altera_merlin_arb_adder
# Loading rsp_mux_001.SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_rsp_mux_001
# Loading rsp_mux_001.altera_merlin_arbitrator
# Loading rsp_mux_001.altera_merlin_arb_adder
# Loading avalon_st_adapter.SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_avalon_st_adapter
# Loading error_adapter_0.SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# Loading irq_mapper.SistemaEmbarcadoChaChaVerilog_irq_mapper
# Loading rst_controller.altera_reset_controller
# Loading altera_common_sv_packages.verbosity_pkg
# Loading SistemaEmbarcadoChaChaVerilog_inst_clk_bfm.altera_avalon_clock_source
# Loading SistemaEmbarcadoChaChaVerilog_inst_reset_bfm.altera_avalon_reset_source
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading rst_controller.altera_reset_synchronizer
# ** Warning: (vsim-8311) System Verilog assertions are supported only in Questasim.
# ** Warning: (vsim-3017) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_MemoriaPrograma.v(60): [TFMPC] - Too few port connections. Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /SistemaEmbarcadoChaChaVerilog_tb/sistemaembarcadochachaverilog_inst/memoriaprograma/the_altsyncram File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_MemoriaPrograma.v(60): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_MemoriaPrograma.v(60): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_MemoriaPrograma.v(60): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_MemoriaPrograma.v(60): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_MemoriaPrograma.v(60): [TFMPC] - Missing connection for port 'address_b'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_MemoriaPrograma.v(60): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_MemoriaPrograma.v(60): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_MemoriaPrograma.v(60): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_MemoriaPrograma.v(60): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_MemoriaPrograma.v(60): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_MemoriaPrograma.v(60): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_MemoriaPrograma.v(60): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_MemoriaPrograma.v(60): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_MemoriaPrograma.v(60): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_MemoriaPrograma.v(60): [TFMPC] - Missing connection for port 'q_b'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_MemoriaPrograma.v(60): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(50): [TFMPC] - Too few port connections. Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /SistemaEmbarcadoChaChaVerilog_tb/sistemaembarcadochachaverilog_inst/processador/cpu/SistemaEmbarcadoChaChaVerilog_Processador_cpu_register_bank_a/the_altsyncram File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(50): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(50): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(50): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(50): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(50): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(50): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(50): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(50): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(50): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(50): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(50): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(50): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(50): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(50): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(50): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(50): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(50): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(116): [TFMPC] - Too few port connections. Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /SistemaEmbarcadoChaChaVerilog_tb/sistemaembarcadochachaverilog_inst/processador/cpu/SistemaEmbarcadoChaChaVerilog_Processador_cpu_register_bank_b/the_altsyncram File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(116): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(116): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(116): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(116): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(116): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(116): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(116): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(116): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(116): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(116): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(116): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(116): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(116): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(116): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(116): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(116): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(116): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3015) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(2610): [PCDPC] - Port size (16) does not match connection size (38) for port 'jdo'. The port definition is at: C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(987).
#    Time: 0 ps  Iteration: 0  Instance: /SistemaEmbarcadoChaChaVerilog_tb/sistemaembarcadochachaverilog_inst/processador/cpu/the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci/the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_itrace File: C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v
# ** Warning: (vsim-3017) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(2147): [TFMPC] - Too few port connections. Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /SistemaEmbarcadoChaChaVerilog_tb/sistemaembarcadochachaverilog_inst/processador/cpu/the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci/the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_ocimem/SistemaEmbarcadoChaChaVerilog_Processador_cpu_ociram_sp_ram/the_altsyncram File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(2147): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(2147): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(2147): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(2147): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(2147): [TFMPC] - Missing connection for port 'address_b'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(2147): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(2147): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(2147): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(2147): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(2147): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(2147): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(2147): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(2147): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(2147): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(2147): [TFMPC] - Missing connection for port 'q_b'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(2147): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog.v(126): [TFMPC] - Too few port connections. Expected 12, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /SistemaEmbarcadoChaChaVerilog_tb/sistemaembarcadochachaverilog_inst/jtag_uart File: C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_jtag_uart.v
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog.v(126): [TFMPC] - Missing connection for port 'dataavailable'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog.v(126): [TFMPC] - Missing connection for port 'readyfordata'.
#  
do simulacao.do
# C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/mentor
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:35 on Aug 14,2024
# vlog -reportprogress 300 C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/mentor/../../../ChaChaVerilog.v 
# -- Compiling module ChaChaVerilog
# 
# Top level modules:
# 	ChaChaVerilog
# End time: 22:00:35 on Aug 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:35 on Aug 14,2024
# vlog -reportprogress 300 C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/mentor/../../../ChaChaVerilogTB.v 
# -- Compiling module ChaChaVerilogTB
# 
# Top level modules:
# 	ChaChaVerilogTB
# End time: 22:00:35 on Aug 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] elab
# End time: 22:00:36 on Aug 14,2024, Elapsed time: 0:00:22
# Errors: 0, Warnings: 75
# vsim -t ps -L work -L work_lib -L altera_common_sv_packages -L error_adapter_0 -L avalon_st_adapter -L rsp_mux_001 -L rsp_mux -L rsp_demux_002 -L rsp_demux -L cmd_mux_002 -L cmd_mux -L cmd_demux_001 -L cmd_demux -L router_004 -L router_002 -L router_001 -L router -L ChaCha20_Leitura_Escrita_agent_rsp_fifo -L ChaCha20_Leitura_Escrita_agent -L Processador_data_master_agent -L ChaCha20_Leitura_Escrita_translator -L Processador_data_master_translator -L cpu -L rst_controller -L irq_mapper -L mm_interconnect_0 -L jtag_uart -L Processador -L MemoriaPrograma -L CustomIP_0 -L ChaCha20 -L SistemaEmbarcadoChaChaVerilog_inst_reset_bfm -L SistemaEmbarcadoChaChaVerilog_inst_clk_bfm -L SistemaEmbarcadoChaChaVerilog_inst -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver SistemaEmbarcadoChaChaVerilog_tb 
# Start time: 22:00:36 on Aug 14,2024
# Loading work.SistemaEmbarcadoChaChaVerilog_tb
# Loading SistemaEmbarcadoChaChaVerilog_inst.SistemaEmbarcadoChaChaVerilog
# Loading ChaCha20.chacha
# Loading ChaCha20.chacha_core
# Loading ChaCha20.chacha_qr
# Loading CustomIP_0.CustomIP
# Loading MemoriaPrograma.SistemaEmbarcadoChaChaVerilog_MemoriaPrograma
# Loading altera_mf_ver.altsyncram
# Loading Processador.SistemaEmbarcadoChaChaVerilog_Processador
# Loading cpu.SistemaEmbarcadoChaChaVerilog_Processador_cpu
# Loading cpu.SistemaEmbarcadoChaChaVerilog_Processador_cpu_test_bench
# Loading cpu.SistemaEmbarcadoChaChaVerilog_Processador_cpu_register_bank_a_module
# Loading cpu.SistemaEmbarcadoChaChaVerilog_Processador_cpu_register_bank_b_module
# Loading cpu.SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci
# Loading cpu.SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_debug
# Loading altera_mf_ver.altera_std_synchronizer
# Loading cpu.SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_break
# Loading cpu.SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_xbrk
# Loading cpu.SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_dbrk
# Loading cpu.SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_itrace
# Loading cpu.SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_dtrace
# Loading cpu.SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_td_mode
# Loading cpu.SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_fifo
# Loading cpu.SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_compute_input_tm_cnt
# Loading cpu.SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_fifo_wrptr_inc
# Loading cpu.SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_fifo_cnt_inc
# Loading cpu.SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_pib
# Loading cpu.SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_im
# Loading cpu.SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_avalon_reg
# Loading cpu.SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_ocimem
# Loading cpu.SistemaEmbarcadoChaChaVerilog_Processador_cpu_ociram_sp_ram_module
# Loading cpu.SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_wrapper
# Loading cpu.SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_tck
# Loading cpu.SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_sysclk
# Loading jtag_uart.SistemaEmbarcadoChaChaVerilog_jtag_uart
# Loading jtag_uart.SistemaEmbarcadoChaChaVerilog_jtag_uart_scfifo_w
# Loading jtag_uart.SistemaEmbarcadoChaChaVerilog_jtag_uart_sim_scfifo_w
# Loading jtag_uart.SistemaEmbarcadoChaChaVerilog_jtag_uart_scfifo_r
# Loading jtag_uart.SistemaEmbarcadoChaChaVerilog_jtag_uart_sim_scfifo_r
# Loading mm_interconnect_0.SistemaEmbarcadoChaChaVerilog_mm_interconnect_0
# Loading sv_std.std
# Loading Processador_data_master_translator.altera_merlin_master_translator
# Loading ChaCha20_Leitura_Escrita_translator.altera_merlin_slave_translator
# Loading Processador_data_master_agent.altera_merlin_master_agent
# Loading ChaCha20_Leitura_Escrita_agent.altera_merlin_slave_agent
# Loading ChaCha20_Leitura_Escrita_agent.altera_merlin_burst_uncompressor
# Loading ChaCha20_Leitura_Escrita_agent_rsp_fifo.altera_avalon_sc_fifo
# Loading router.SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router
# Loading router.SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_default_decode
# Loading router_001.SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_001
# Loading router_001.SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_001_default_decode
# Loading router_002.SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_002
# Loading router_002.SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_002_default_decode
# Loading router_004.SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_004
# Loading router_004.SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_004_default_decode
# Loading cmd_demux.SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_cmd_demux
# Loading cmd_demux_001.SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_cmd_demux_001
# Loading cmd_mux.SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_cmd_mux
# Loading cmd_mux_002.SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_cmd_mux_002
# Loading cmd_mux_002.altera_merlin_arbitrator
# Loading cmd_mux_002.altera_merlin_arb_adder
# Loading rsp_demux.SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_rsp_demux
# Loading rsp_demux_002.SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_rsp_demux_002
# Loading rsp_mux.SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_rsp_mux
# Loading rsp_mux.altera_merlin_arbitrator
# Loading rsp_mux.altera_merlin_arb_adder
# Loading rsp_mux_001.SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_rsp_mux_001
# Loading rsp_mux_001.altera_merlin_arbitrator
# Loading rsp_mux_001.altera_merlin_arb_adder
# Loading avalon_st_adapter.SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_avalon_st_adapter
# Loading error_adapter_0.SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# Loading irq_mapper.SistemaEmbarcadoChaChaVerilog_irq_mapper
# Loading rst_controller.altera_reset_controller
# Loading altera_common_sv_packages.verbosity_pkg
# Loading SistemaEmbarcadoChaChaVerilog_inst_clk_bfm.altera_avalon_clock_source
# Loading SistemaEmbarcadoChaChaVerilog_inst_reset_bfm.altera_avalon_reset_source
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading rst_controller.altera_reset_synchronizer
# ** Warning: (vsim-8311) System Verilog assertions are supported only in Questasim.
# ** Warning: (vsim-3017) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_MemoriaPrograma.v(60): [TFMPC] - Too few port connections. Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /SistemaEmbarcadoChaChaVerilog_tb/sistemaembarcadochachaverilog_inst/memoriaprograma/the_altsyncram File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_MemoriaPrograma.v(60): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_MemoriaPrograma.v(60): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_MemoriaPrograma.v(60): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_MemoriaPrograma.v(60): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_MemoriaPrograma.v(60): [TFMPC] - Missing connection for port 'address_b'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_MemoriaPrograma.v(60): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_MemoriaPrograma.v(60): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_MemoriaPrograma.v(60): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_MemoriaPrograma.v(60): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_MemoriaPrograma.v(60): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_MemoriaPrograma.v(60): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_MemoriaPrograma.v(60): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_MemoriaPrograma.v(60): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_MemoriaPrograma.v(60): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_MemoriaPrograma.v(60): [TFMPC] - Missing connection for port 'q_b'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_MemoriaPrograma.v(60): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(50): [TFMPC] - Too few port connections. Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /SistemaEmbarcadoChaChaVerilog_tb/sistemaembarcadochachaverilog_inst/processador/cpu/SistemaEmbarcadoChaChaVerilog_Processador_cpu_register_bank_a/the_altsyncram File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(50): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(50): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(50): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(50): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(50): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(50): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(50): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(50): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(50): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(50): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(50): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(50): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(50): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(50): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(50): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(50): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(50): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(116): [TFMPC] - Too few port connections. Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /SistemaEmbarcadoChaChaVerilog_tb/sistemaembarcadochachaverilog_inst/processador/cpu/SistemaEmbarcadoChaChaVerilog_Processador_cpu_register_bank_b/the_altsyncram File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(116): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(116): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(116): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(116): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(116): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(116): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(116): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(116): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(116): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(116): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(116): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(116): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(116): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(116): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(116): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(116): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(116): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3015) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(2610): [PCDPC] - Port size (16) does not match connection size (38) for port 'jdo'. The port definition is at: C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(987).
#    Time: 0 ps  Iteration: 0  Instance: /SistemaEmbarcadoChaChaVerilog_tb/sistemaembarcadochachaverilog_inst/processador/cpu/the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci/the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_itrace File: C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v
# ** Warning: (vsim-3017) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(2147): [TFMPC] - Too few port connections. Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /SistemaEmbarcadoChaChaVerilog_tb/sistemaembarcadochachaverilog_inst/processador/cpu/the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci/the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_ocimem/SistemaEmbarcadoChaChaVerilog_Processador_cpu_ociram_sp_ram/the_altsyncram File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(2147): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(2147): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(2147): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(2147): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(2147): [TFMPC] - Missing connection for port 'address_b'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(2147): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(2147): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(2147): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(2147): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(2147): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(2147): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(2147): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(2147): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(2147): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(2147): [TFMPC] - Missing connection for port 'q_b'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v(2147): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog.v(126): [TFMPC] - Too few port connections. Expected 12, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /SistemaEmbarcadoChaChaVerilog_tb/sistemaembarcadochachaverilog_inst/jtag_uart File: C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_jtag_uart.v
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog.v(126): [TFMPC] - Missing connection for port 'dataavailable'.
# ** Warning: (vsim-3722) C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog.v(126): [TFMPC] - Missing connection for port 'readyfordata'.
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: domgintoki  Hostname: DESKTOP-F84EDEB  ProcessID: 12296
#           Attempting to use alternate WLF file "./wlftzf8y52".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftzf8y52
run -all
# Warning: DONT_CARE value for read_during_write_mode_port_a is not supported in Stratix device family, it might cause incorrect behavioural simulation result
# Time: 0  Instance: SistemaEmbarcadoChaChaVerilog_tb.sistemaembarcadochachaverilog_inst.memoriaprograma.the_altsyncram.m_default.altsyncram_inst
# Warning: DONT_CARE value for read_during_write_mode_port_a is not supported in Stratix device family, it might cause incorrect behavioural simulation result
# Time: 0  Instance: SistemaEmbarcadoChaChaVerilog_tb.sistemaembarcadochachaverilog_inst.processador.cpu.the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci.the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_ocimem.SistemaEmbarcadoChaChaVerilog_Processador_cpu_ociram_sp_ram.the_altsyncram.m_default.altsyncram_inst
#                    0: INFO: SistemaEmbarcadoChaChaVerilog_tb.sistemaembarcadochachaverilog_inst_clk_bfm.__hello: - Hello from altera_clock_source.
#                    0: INFO: SistemaEmbarcadoChaChaVerilog_tb.sistemaembarcadochachaverilog_inst_clk_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: SistemaEmbarcadoChaChaVerilog_tb.sistemaembarcadochachaverilog_inst_clk_bfm.__hello: -   $Date: 2018/07/18 $
#                    0: INFO: SistemaEmbarcadoChaChaVerilog_tb.sistemaembarcadochachaverilog_inst_clk_bfm.__hello: -   CLOCK_RATE = 50000000 Hz
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: SistemaEmbarcadoChaChaVerilog_tb.sistemaembarcadochachaverilog_inst_reset_bfm.__hello: - Hello from altera_reset_source
#                    0: INFO: SistemaEmbarcadoChaChaVerilog_tb.sistemaembarcadochachaverilog_inst_reset_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: SistemaEmbarcadoChaChaVerilog_tb.sistemaembarcadochachaverilog_inst_reset_bfm.__hello: -   $Date: 2018/07/18 $
#                    0: INFO: SistemaEmbarcadoChaChaVerilog_tb.sistemaembarcadochachaverilog_inst_reset_bfm.__hello: -   ASSERT_HIGH_RESET = 0
#                    0: INFO: SistemaEmbarcadoChaChaVerilog_tb.sistemaembarcadochachaverilog_inst_reset_bfm.__hello: -   INITIAL_RESET_CYCLES = 50
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: SistemaEmbarcadoChaChaVerilog_tb.sistemaembarcadochachaverilog_inst_reset_bfm.reset_assert: Reset asserted
#               990000: INFO: SistemaEmbarcadoChaChaVerilog_tb.sistemaembarcadochachaverilog_inst_reset_bfm.reset_deassert: Reset deasserted
# Hello from Nios II!
# Rounds: 20
# Preenchendo os dados da chave...
# Preenchendo nonce...
# Preenchendo dados de entrada...
# Iniciando o processo no RTL
# Esperando o data out ficar valido...
# data_out: 0x2234363, check: 0x2234363
# data_out: 0xbf0ca967, check: 0xbf0ca967
# data_out: 0x4e15f409, check: 0x4e15f409
# data_out: 0x8aab3710, check: 0x8aab3710
# data_out: 0x5e0ad9d5, check: 0x5e0ad9d5
# data_out: 0x36ba5d9b, check: 0x36ba5d9b
# data_out: 0xd792c4d9, check: 0xd792c4d9
# data_out: 0x7b9f31eb, check: 0x7b9f31eb
# data_out: 0xa32fd07e, check: 0xa32fd07e
# data_out: 0xd8714247, check: 0xd8714247
# data_out: 0x29967bd0, check: 0x29967bd0
# data_out: 0xd7b56535, check: 0xd7b56535
# data_out: 0x42d1a0d, check: 0x42d1a0d
# data_out: 0x36479bfa, check: 0x36479bfa
# data_out: 0xaf60c763, check: 0xaf60c763
# data_out: 0x920fe6b3, check: 0x920fe6b3
# Testes passados!
# Break key hit
# Break in Module SistemaEmbarcadoChaChaVerilog_Processador_cpu at C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v line 3662
# End time: 22:35:27 on Aug 14,2024, Elapsed time: 0:34:51
# Errors: 0, Warnings: 78
