var pipelineJSON={"1302106128":{"nodes":[{"name":"Feedback", "id":1305292704, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"64", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/GettingStarted/fpga_compile/build/src/fpga_compile.cpp", "line":81}]], "type":"inst"}, {"name":"Exit", "id":1305589136, "start":"2.00", "end":"5.00", "details":[{"type":"table", "Start Cycle":"2", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"384", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Loop Orch", "id":1305862272, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/GettingStarted/fpga_compile/build/src/fpga_compile.cpp", "line":86}]], "type":"inst"}, {"name":"Entry", "id":1306414688, "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Feedback", "id":1307604608, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'i,i\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/GettingStarted/fpga_compile/build/src/fpga_compile.cpp", "line":81}]], "type":"inst"}, {"name":"?", "id":1316561792, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/GettingStarted/fpga_compile/build/src/fpga_compile.cpp", "line":81}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1316564224, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":1538}]], "type":"inst"}, {"name":"FFwd Dest", "id":1316566016, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":894}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1316568224, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":1538}]], "type":"inst"}, {"name":"\'i,i\'", "id":1316570016, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'i,i\'", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/GettingStarted/fpga_compile/build/src/fpga_compile.cpp", "line":81}]], "type":"inst"}, {"name":"+", "id":1316572448, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/GettingStarted/fpga_compile/build/src/fpga_compile.cpp", "line":81}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1316577696, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/GettingStarted/fpga_compile/build/src/fpga_compile.cpp", "line":87}]], "type":"inst"}, {"name":"FFwd Dest", "id":1316603840, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":894}]], "type":"inst"}], "links":[{"from":1305292704, "to":1316561792, "reverse":1, "details":[{"type":"table", "Width":"64"}]}, {"from":1305862272, "to":1305292704, "details":[{"type":"table", "Width":"4"}]}, {"from":1305862272, "to":1305589136, "details":[{"type":"table", "Width":"4"}]}, {"from":1305862272, "to":1307604608, "details":[{"type":"table", "Width":"4"}]}, {"from":1306414688, "to":1305292704, "details":[{"type":"table", "Width":"16"}]}, {"from":1306414688, "to":1305589136, "details":[{"type":"table", "Width":"16"}]}, {"from":1306414688, "to":1305862272, "details":[{"type":"table", "Width":"16"}]}, {"from":1306414688, "to":1307604608, "details":[{"type":"table", "Width":"16"}]}, {"from":1306414688, "to":1316561792, "details":[{"type":"table", "Width":"16"}]}, {"from":1306414688, "to":1316570016, "details":[{"type":"table", "Width":"16"}]}, {"from":1307604608, "to":1316570016, "reverse":1, "details":[{"type":"table", "Width":"32"}]}, {"from":1316561792, "to":1305589136, "details":[{"type":"table", "Width":"64"}]}, {"from":1316561792, "to":1316564224, "details":[{"type":"table", "Width":"64"}]}, {"from":1316561792, "to":1316568224, "details":[{"type":"table", "Width":"64"}]}, {"from":1316561792, "to":1316577696, "details":[{"type":"table", "Width":"64"}]}, {"from":1316564224, "to":1305589136, "details":[{"type":"table", "Width":"64"}]}, {"from":1316566016, "to":1316568224, "details":[{"type":"table", "Width":"64"}]}, {"from":1316568224, "to":1305589136, "details":[{"type":"table", "Width":"64"}]}, {"from":1316570016, "to":1316572448, "details":[{"type":"table", "Width":"32"}]}, {"from":1316572448, "to":1305292704, "details":[{"type":"table", "Width":"32"}]}, {"from":1316572448, "to":1307604608, "details":[{"type":"table", "Width":"32"}]}, {"from":1316577696, "to":1305589136, "details":[{"type":"table", "Width":"64"}]}, {"from":1316603840, "to":1316564224, "details":[{"type":"table", "Width":"64"}]}]}, "1303619328":{"nodes":[{"name":"Exit", "id":1316594656, "start":"6.00", "end":"9.00", "details":[{"type":"table", "Start Cycle":"6", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"192", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":1317754432, "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Loop Orch", "id":1317755104, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/GettingStarted/fpga_compile/build/src/fpga_compile.cpp", "line":90}]], "type":"inst"}, {"name":"?", "id":1317773264, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/GettingStarted/fpga_compile/build/src/fpga_compile.cpp", "line":90}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1317775696, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/GettingStarted/fpga_compile/build/src/fpga_compile.cpp", "line":91}]], "type":"inst"}, {"name":"LD", "id":1317778320, "start":"2.00", "end":"6.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"2", "Latency":"4"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/GettingStarted/fpga_compile/build/src/fpga_compile.cpp", "line":91}]], "type":"inst"}, {"name":"<arg11>", "id":1317783232, "start":"0.00", "end":"6.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg11>\'", "Start Cycle":"0", "Latency":"6"}], "type":"inst"}, {"name":"<arg8>", "id":1317789728, "start":"0.00", "end":"6.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg8>\'", "Start Cycle":"0", "Latency":"6"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":1317792560, "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":894}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1317794352, "start":"2.00", "end":"6.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"4"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":1524}]], "type":"inst"}, {"name":"\'i\'", "id":1317796144, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'i\'", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/GettingStarted/fpga_compile/build/src/fpga_compile.cpp", "line":90}]], "type":"inst"}, {"name":"+", "id":1317798576, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/GettingStarted/fpga_compile/build/src/fpga_compile.cpp", "line":90}]], "type":"inst"}, {"name":"Feedback", "id":1317798912, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'i\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/GettingStarted/fpga_compile/build/src/fpga_compile.cpp", "line":90}]], "type":"inst"}, {"name":"Feedback", "id":1317801968, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"64", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/GettingStarted/fpga_compile/build/src/fpga_compile.cpp", "line":90}]], "type":"inst"}], "links":[{"from":1317754432, "to":1316594656, "details":[{"type":"table", "Width":"16"}]}, {"from":1317754432, "to":1317755104, "details":[{"type":"table", "Width":"16"}]}, {"from":1317754432, "to":1317773264, "details":[{"type":"table", "Width":"16"}]}, {"from":1317754432, "to":1317796144, "details":[{"type":"table", "Width":"16"}]}, {"from":1317754432, "to":1317798912, "details":[{"type":"table", "Width":"16"}]}, {"from":1317754432, "to":1317801968, "details":[{"type":"table", "Width":"16"}]}, {"from":1317755104, "to":1316594656, "details":[{"type":"table", "Width":"4"}]}, {"from":1317755104, "to":1317778320, "details":[{"type":"table", "Width":"4"}]}, {"from":1317755104, "to":1317798912, "details":[{"type":"table", "Width":"4"}]}, {"from":1317755104, "to":1317801968, "details":[{"type":"table", "Width":"4"}]}, {"from":1317773264, "to":1317775696, "details":[{"type":"table", "Width":"64"}]}, {"from":1317773264, "to":1317794352, "details":[{"type":"table", "Width":"64"}]}, {"from":1317775696, "to":1317778320, "details":[{"type":"table", "Width":"64"}]}, {"from":1317778320, "to":1316594656, "details":[{"type":"table", "Width":"32"}]}, {"from":1317783232, "to":1317792560, "details":[{"type":"table", "Width":"64"}]}, {"from":1317789728, "to":1317792560, "details":[{"type":"table", "Width":"64"}]}, {"from":1317792560, "to":1317794352, "details":[{"type":"table", "Width":"64"}]}, {"from":1317794352, "to":1316594656, "details":[{"type":"table", "Width":"64"}]}, {"from":1317796144, "to":1317798576, "details":[{"type":"table", "Width":"32"}]}, {"from":1317798576, "to":1317798912, "details":[{"type":"table", "Width":"32"}]}, {"from":1317798576, "to":1317801968, "details":[{"type":"table", "Width":"32"}]}, {"from":1317798912, "to":1317796144, "reverse":1, "details":[{"type":"table", "Width":"32"}]}, {"from":1317801968, "to":1317773264, "reverse":1, "details":[{"type":"table", "Width":"64"}]}]}};
var treeJSON={"nodes":[{"name":"VectorAdd", "id":1298823288, "type":"kernel", "children":[{"name":"VectorAdd.B3", "id":1298981152, "type":"bb", "children":[{"name":"Cluster 1", "id":1303619328, "type":"cluster"}]}, {"name":"Fused loop VectorAdd.B1", "id":1299290016, "type":"bb", "children":[{"name":"Cluster 0", "id":1302106128, "type":"cluster"}]}, {"name":"VectorAdd.B2", "id":1298981072, "type":"bb"}, {"name":"VectorAdd.B0", "id":1299289616, "type":"bb"}, {"name":"VectorAdd.B4", "id":1298981232, "type":"bb"}]}], "links":[]};
var new_lmvJSON={"nodes":[{"name":"VectorAdd", "id":1298823288, "type":"kernel", "children":[{"name":"Local Memory", "id":1, "type":"memtype", "children":[{"name":"temp_a", "id":2, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/GettingStarted/fpga_compile/build/src/fpga_compile.cpp", "line":"77"}]}], "Requested size":"40 kilobytes", "Implemented size":"64 kilobytes = (8192 words per bank) x (8 bytes per word)", "Memory Usage":"32 RAMs", "Number of banks":"1", "Bank width (word size)":"8 bytes", "Bank depth":"8192 words", "Number of replicates":"1", "Number of private copies":"1", "RAM Mode":"Simple dual-port", "Pump configuration":"Single-pumped", "Additional information":"In each private copy:</br>  Variable \'temp_a\' occupies memory words [0-5119] and has 2 array elements per memory word.</br>  Memory words [5120-8191] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td></td><td></td><td></td></tr></table>", "User defined attributes":"memory, bankwidth(8)", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/chn1469549457114.html"}]}]}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/GettingStarted/fpga_compile/build/src/fpga_compile.cpp", "line":77}]], "type":"memsys", "children":[{"name":"Bank 0", "id":3, "details":[{"type":"table", "Memory Usage":"32 RAMs", "Bank width":"8 bytes", "Bank depth":"8192 words", "Implemented bank size":"64 kilobytes = (8192 words) x (8 bytes per word)", "Number of active ports":"1", "Number of write ports":"1", "Number of un-used ports":"1", "Additional information":"In each private copy:</br>  Variable \'temp_a\' occupies memory words [0-5119] and has 2 array elements per memory word.</br>  Memory words [5120-8191] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/GettingStarted/fpga_compile/build/src/fpga_compile.cpp", "line":77}]], "type":"bank", "children":[{"name":"Replicate 0", "id":4, "details":[{"type":"table", "Implemented size":"64 kilobytes = (8192 words) x (8 bytes per word)", "Memory Usage":"32 RAMs", "Number of physical ports":"2", "Number of read ports":"0", "Number of write ports":"1", "Number of un-used ports":"1", "Additional information":"In each private copy:</br>  Variable \'temp_a\' occupies memory words [0-5119] and has 2 array elements per memory word.</br>  Memory words [5120-8191] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/GettingStarted/fpga_compile/build/src/fpga_compile.cpp", "line":77}]], "type":"replicate", "children":[{"name":"W", "id":5, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"8 bytes", "Depth per copy":"8192 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'temp_a\' occupies memory words [0-5119] and has 2 array elements per memory word.</br>  Memory words [5120-8191] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td></td><td></td><td></td></tr></table>"}]}}]}]}, {"name":"temp_b", "id":6, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/GettingStarted/fpga_compile/build/src/fpga_compile.cpp", "line":"78"}]}], "Requested size":"40 kilobytes", "Implemented size":"64 kilobytes = (8192 words per bank) x (8 bytes per word)", "Memory Usage":"32 RAMs", "Number of banks":"1", "Bank width (word size)":"8 bytes", "Bank depth":"8192 words", "Number of replicates":"1", "Number of private copies":"1", "RAM Mode":"Simple dual-port", "Pump configuration":"Single-pumped", "Additional information":"In each private copy:</br>  Variable \'temp_b\' occupies memory words [0-5119] and has 2 array elements per memory word.</br>  Memory words [5120-8191] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td></td><td></td><td></td></tr></table>", "User defined attributes":"memory, bankwidth(8)", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/chn1469549457114.html"}]}]}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/GettingStarted/fpga_compile/build/src/fpga_compile.cpp", "line":78}]], "type":"memsys", "children":[{"name":"Bank 0", "id":7, "details":[{"type":"table", "Memory Usage":"32 RAMs", "Bank width":"8 bytes", "Bank depth":"8192 words", "Implemented bank size":"64 kilobytes = (8192 words) x (8 bytes per word)", "Number of active ports":"1", "Number of write ports":"1", "Number of un-used ports":"1", "Additional information":"In each private copy:</br>  Variable \'temp_b\' occupies memory words [0-5119] and has 2 array elements per memory word.</br>  Memory words [5120-8191] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/GettingStarted/fpga_compile/build/src/fpga_compile.cpp", "line":78}]], "type":"bank", "children":[{"name":"Replicate 0", "id":8, "details":[{"type":"table", "Implemented size":"64 kilobytes = (8192 words) x (8 bytes per word)", "Memory Usage":"32 RAMs", "Number of physical ports":"2", "Number of read ports":"0", "Number of write ports":"1", "Number of un-used ports":"1", "Additional information":"In each private copy:</br>  Variable \'temp_b\' occupies memory words [0-5119] and has 2 array elements per memory word.</br>  Memory words [5120-8191] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/GettingStarted/fpga_compile/build/src/fpga_compile.cpp", "line":78}]], "type":"replicate", "children":[{"name":"W", "id":9, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"8 bytes", "Depth per copy":"8192 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'temp_b\' occupies memory words [0-5119] and has 2 array elements per memory word.</br>  Memory words [5120-8191] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td></td><td></td><td></td></tr></table>"}]}}]}]}, {"name":"temp_c", "id":10, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/GettingStarted/fpga_compile/build/src/fpga_compile.cpp", "line":"79"}]}], "Requested size":"40 kilobytes", "Implemented size":"64 kilobytes = (8192 words per bank) x (8 bytes per word)", "Memory Usage":"32 RAMs", "Number of banks":"1", "Bank width (word size)":"8 bytes", "Bank depth":"8192 words", "Number of replicates":"1", "Number of private copies":"1", "RAM Mode":"Simple dual-port", "Pump configuration":"Single-pumped", "Additional information":"In each private copy:</br>  Variable \'temp_c\' occupies memory words [0-5119] and has 2 array elements per memory word.</br>  Memory words [5120-8191] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td></td><td></td><td></td></tr></table>", "User defined attributes":"memory, bankwidth(8)", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/chn1469549457114.html"}]}]}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/GettingStarted/fpga_compile/build/src/fpga_compile.cpp", "line":79}]], "type":"memsys", "children":[{"name":"Bank 0", "id":11, "details":[{"type":"table", "Memory Usage":"32 RAMs", "Bank width":"8 bytes", "Bank depth":"8192 words", "Implemented bank size":"64 kilobytes = (8192 words) x (8 bytes per word)", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Additional information":"In each private copy:</br>  Variable \'temp_c\' occupies memory words [0-5119] and has 2 array elements per memory word.</br>  Memory words [5120-8191] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/GettingStarted/fpga_compile/build/src/fpga_compile.cpp", "line":79}]], "type":"bank", "children":[{"name":"Replicate 0", "id":12, "details":[{"type":"table", "Implemented size":"64 kilobytes = (8192 words) x (8 bytes per word)", "Memory Usage":"32 RAMs", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Additional information":"In each private copy:</br>  Variable \'temp_c\' occupies memory words [0-5119] and has 2 array elements per memory word.</br>  Memory words [5120-8191] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/GettingStarted/fpga_compile/build/src/fpga_compile.cpp", "line":79}]], "type":"replicate", "children":[{"name":"R", "id":13, "type":"port"}, {"name":"W", "id":14, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"8 bytes", "Depth per copy":"8192 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'temp_c\' occupies memory words [0-5119] and has 2 array elements per memory word.</br>  Memory words [5120-8191] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td></td><td></td><td></td></tr></table>"}]}}]}]}, {"name":"_arg_", "id":15, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/GettingStarted/fpga_compile/build/src/fpga_compile.cpp", "line":"0"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "type":"reg"}, {"name":"Unknown Name #0", "id":16, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/GettingStarted/fpga_compile/build/src/fpga_compile.cpp", "line":"0"}]}]}], "type":"unsynth"}, {"name":"AccessRange (inline#0)", "id":17, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":"882"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":882}]], "type":"reg"}, {"name":"AccessRange (inline#1)", "id":18, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":"882"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":882}]], "type":"reg"}, {"name":"MemRange (inline#0)", "id":19, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":"883"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":883}]], "type":"reg"}, {"name":"MemRange (inline#1)", "id":20, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":"883"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":883}]], "type":"reg"}, {"name":"Offset (inline#0)", "id":21, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":"883"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":883}]], "type":"reg"}, {"name":"Offset (inline#1)", "id":22, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":"883"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":883}]], "type":"reg"}, {"name":"AccessRange", "id":23, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":"882"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":882}]], "type":"reg"}, {"name":"MemRange", "id":24, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":"883"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":883}]], "type":"reg"}, {"name":"Offset", "id":25, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":"883"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":883}]], "type":"reg"}, {"name":"Id (inline#0)", "id":26, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":"807"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":807}]], "type":"reg"}, {"name":"Id (inline#1)", "id":27, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":"807"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":807}]], "type":"reg"}, {"name":"Id (inline#2)", "id":28, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":"807"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":807}]], "type":"reg"}, {"name":"Id (inline#3)", "id":29, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":"807"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":807}]], "type":"reg"}, {"name":"Id", "id":30, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":"807"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":807}]], "type":"reg"}]}, {"name":"Store", "id":1298966256, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"temp_a", "Start cycle":"228", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/GettingStarted/fpga_compile/build/src/fpga_compile.cpp", "line":"82"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/GettingStarted/fpga_compile/build/src/fpga_compile.cpp", "line":"0"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/GettingStarted/fpga_compile/build/src/fpga_compile.cpp", "line":82}]], "type":"inst"}, {"name":"Store", "id":1299292848, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"temp_b", "Start cycle":"228", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/GettingStarted/fpga_compile/build/src/fpga_compile.cpp", "line":"83"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/GettingStarted/fpga_compile/build/src/fpga_compile.cpp", "line":"0"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/GettingStarted/fpga_compile/build/src/fpga_compile.cpp", "line":83}]], "type":"inst"}, {"name":"Load", "id":1299758960, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"temp_c", "Start cycle":"2", "Latency":"3", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/GettingStarted/fpga_compile/build/src/fpga_compile.cpp", "line":"91"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/GettingStarted/fpga_compile/build/src/fpga_compile.cpp", "line":"0"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/GettingStarted/fpga_compile/build/src/fpga_compile.cpp", "line":91}]], "type":"inst"}, {"name":"Store", "id":1299293488, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"temp_c", "Start cycle":"228", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/GettingStarted/fpga_compile/build/src/fpga_compile.cpp", "line":"87"}, {"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/GettingStarted/fpga_compile/build/src/fpga_compile.cpp", "line":"0"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/GettingStarted/fpga_compile/build/src/fpga_compile.cpp", "line":87}]], "type":"inst"}]}], "links":[{"from":1298966256, "to":5}, {"from":1299292848, "to":9}, {"from":13, "to":1299758960}, {"from":1299293488, "to":14}]};
var systemJSON={};
var blockJSON={"1298981072":{"nodes":[], "links":[]}, "1298981152":{"nodes":[{"name":"Cluster 1", "id":1303619328, "start":"1.00", "end":"9.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_zts9vectoradds_c0_enter181_k0_zts9vectoradd1", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"8"}], "type":"bb", "children":[{"name":"Logic", "id":1303626080, "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"5"}], "type":"inst"}, {"name":"Exit", "id":1304114720, "details":[{"type":"table", "Start Cycle":"6", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"192", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"ST", "id":1305996384, "start":"9.00", "end":"11.00", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"9", "Latency":"2"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/GettingStarted/fpga_compile/build/src/fpga_compile.cpp", "line":91}]], "type":"inst"}, {"name":"Loop Orch", "id":1309568032, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/GettingStarted/fpga_compile/build/src/fpga_compile.cpp", "line":90}]], "type":"inst"}], "links":[{"from":1303626080, "to":1304114720}, {"from":1304114720, "to":1305996384, "details":[{"type":"table", "Width":"192"}]}, {"from":1309568032, "to":1303626080, "details":[{"type":"table", "Width":"1"}]}]}, "1298981232":{"nodes":[{"name":"Feedback", "id":1308377792, "start":"0.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Start Cycle":"0", "Latency":"1"}], "type":"inst"}], "links":[]}, "1299289616":{"nodes":[{"name":"FFwd Src", "id":1302921136, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":894}]], "type":"inst"}, {"name":"<arg4>", "id":1303201680, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg4>\'", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":1305922416, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":894}]], "type":"inst"}, {"name":"FFwd Src", "id":1306821072, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":894}]], "type":"inst"}, {"name":"<arg7>", "id":1307067232, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg7>\'", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"<arg3>", "id":1308185584, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg3>\'", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":1316522720, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":894}]], "type":"inst"}, {"name":"<arg0>", "id":1316580064, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg0>\'", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"?", "id":1316692960, "start":"1.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}], "links":[{"from":1303201680, "to":1305922416, "details":[{"type":"table", "Width":"64"}]}, {"from":1305922416, "to":1306821072, "details":[{"type":"table", "Width":"64"}]}, {"from":1307067232, "to":1305922416, "details":[{"type":"table", "Width":"64"}]}, {"from":1308185584, "to":1316522720, "details":[{"type":"table", "Width":"64"}]}, {"from":1316522720, "to":1302921136, "details":[{"type":"table", "Width":"64"}]}, {"from":1316580064, "to":1316522720, "details":[{"type":"table", "Width":"64"}]}]}, "1299290016":{"nodes":[{"name":"Cluster 0", "id":1302106128, "start":"1.00", "end":"5.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_zts9vectoradds_c0_enter2_k0_zts9vectoradd1", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"4"}], "type":"bb", "children":[{"name":"Logic", "id":1302736864, "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"1"}], "type":"inst"}, {"name":"Exit", "id":1303165056, "details":[{"type":"table", "Start Cycle":"2", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"384", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Ptr. Comp.", "id":1303186624, "start":"5.00", "end":"228.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"223"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/GettingStarted/fpga_compile/build/src/fpga_compile.cpp", "line":83}]], "type":"inst"}, {"name":"ST", "id":1303375024, "start":"228.00", "end":"229.00", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"228", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/GettingStarted/fpga_compile/build/src/fpga_compile.cpp", "line":82}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1305542112, "start":"5.00", "end":"228.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"223"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/GettingStarted/fpga_compile/build/src/fpga_compile.cpp", "line":82}]], "type":"inst"}, {"name":"ST", "id":1305570672, "start":"228.00", "end":"229.00", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"228", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/GettingStarted/fpga_compile/build/src/fpga_compile.cpp", "line":83}]], "type":"inst"}, {"name":"ST", "id":1306416656, "start":"228.00", "end":"229.00", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"228", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/GettingStarted/fpga_compile/build/src/fpga_compile.cpp", "line":87}]], "type":"inst"}, {"name":"LD", "id":1307037904, "start":"5.00", "end":"228.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"5", "Latency":"223"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/GettingStarted/fpga_compile/build/src/fpga_compile.cpp", "line":83}]], "type":"inst"}, {"name":"LD", "id":1307046064, "start":"5.00", "end":"228.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"5", "Latency":"223"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/GettingStarted/fpga_compile/build/src/fpga_compile.cpp", "line":82}]], "type":"inst"}, {"name":"Loop Orch", "id":1315029712, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/GettingStarted/fpga_compile/build/src/fpga_compile.cpp", "line":86}]], "type":"inst"}, {"name":"+", "id":1316606672, "start":"228.00", "end":"228.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"228", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/GettingStarted/fpga_compile/build/src/fpga_compile.cpp", "line":87}]], "type":"inst"}], "links":[{"from":1302736864, "to":1303165056}, {"from":1303186624, "to":1305570672, "details":[{"type":"table", "Width":"64"}]}, {"from":1303165056, "to":1303186624, "details":[{"type":"table", "Width":"384"}]}, {"from":1303165056, "to":1303375024, "details":[{"type":"table", "Width":"384"}]}, {"from":1305542112, "to":1303375024, "details":[{"type":"table", "Width":"64"}]}, {"from":1303165056, "to":1305542112, "details":[{"type":"table", "Width":"384"}]}, {"from":1303165056, "to":1305570672, "details":[{"type":"table", "Width":"384"}]}, {"from":1303165056, "to":1306416656, "details":[{"type":"table", "Width":"384"}]}, {"from":1307037904, "to":1305570672, "details":[{"type":"table", "Width":"32"}]}, {"from":1307037904, "to":1316606672, "details":[{"type":"table", "Width":"32"}]}, {"from":1303165056, "to":1307037904, "details":[{"type":"table", "Width":"384"}]}, {"from":1307046064, "to":1303375024, "details":[{"type":"table", "Width":"32"}]}, {"from":1307046064, "to":1316606672, "details":[{"type":"table", "Width":"32"}]}, {"from":1303165056, "to":1307046064, "details":[{"type":"table", "Width":"384"}]}, {"from":1315029712, "to":1302736864, "details":[{"type":"table", "Width":"1"}]}, {"from":1316606672, "to":1306416656, "details":[{"type":"table", "Width":"32"}]}]}};
var scheduleJSON={"1298823288":{"nodes":[{"name":"VectorAdd.B0", "id":1299289616, "start":"0", "end":"2", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"?", "id":1316692960, "start":"1", "end":"2", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"<arg0>", "id":1316580064, "start":"1", "end":"1", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg0>\'", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"<arg3>", "id":1308185584, "start":"1", "end":"1", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg3>\'", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":1316522720, "start":"1", "end":"1", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":894}]], "type":"inst"}, {"name":"FFwd Src", "id":1302921136, "start":"1", "end":"1", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":894}]], "type":"inst"}, {"name":"<arg7>", "id":1307067232, "start":"1", "end":"1", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg7>\'", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"<arg4>", "id":1303201680, "start":"1", "end":"1", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg4>\'", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":1305922416, "start":"1", "end":"1", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":894}]], "type":"inst"}, {"name":"FFwd Src", "id":1306821072, "start":"1", "end":"1", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":894}]], "type":"inst"}]}, {"name":"Fused loop VectorAdd.B1", "id":1299290016, "start":"2", "end":"231", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 0", "id":1302106128, "start":"3", "end":"7", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_zts9vectoradds_c0_enter2_k0_zts9vectoradd1", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"4"}], "type":"cluster", "children":[{"name":"\'i,i\'", "id":1316570016, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'i,i\'", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/GettingStarted/fpga_compile/build/src/fpga_compile.cpp", "line":81}]], "type":"inst"}, {"name":"+", "id":1316572448, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/GettingStarted/fpga_compile/build/src/fpga_compile.cpp", "line":81}]], "type":"inst"}, {"name":"?", "id":1316561792, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/GettingStarted/fpga_compile/build/src/fpga_compile.cpp", "line":81}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1316577696, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/GettingStarted/fpga_compile/build/src/fpga_compile.cpp", "line":87}]], "type":"inst"}, {"name":"FFwd Dest", "id":1316566016, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":894}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1316568224, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":1538}]], "type":"inst"}, {"name":"FFwd Dest", "id":1316603840, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":894}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1316564224, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":1538}]], "type":"inst"}, {"name":"Exit", "id":1305589136, "start":"4", "end":"7", "details":[{"type":"table", "Start Cycle":"2", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"384", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"LD", "id":1307046064, "start":"7", "end":"230", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"5", "Latency":"223"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/GettingStarted/fpga_compile/build/src/fpga_compile.cpp", "line":82}]], "type":"inst"}, {"name":"LD", "id":1307037904, "start":"7", "end":"230", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"5", "Latency":"223"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/GettingStarted/fpga_compile/build/src/fpga_compile.cpp", "line":83}]], "type":"inst"}, {"name":"+", "id":1316606672, "start":"230", "end":"230", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"228", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/GettingStarted/fpga_compile/build/src/fpga_compile.cpp", "line":87}]], "type":"inst"}, {"name":"ST", "id":1306416656, "start":"230", "end":"231", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"228", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/GettingStarted/fpga_compile/build/src/fpga_compile.cpp", "line":87}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1305542112, "start":"7", "end":"230", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"223"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/GettingStarted/fpga_compile/build/src/fpga_compile.cpp", "line":82}]], "type":"inst"}, {"name":"ST", "id":1303375024, "start":"230", "end":"231", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"228", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/GettingStarted/fpga_compile/build/src/fpga_compile.cpp", "line":82}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1303186624, "start":"7", "end":"230", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"5", "Latency":"223"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/GettingStarted/fpga_compile/build/src/fpga_compile.cpp", "line":83}]], "type":"inst"}, {"name":"ST", "id":1305570672, "start":"230", "end":"231", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"228", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/GettingStarted/fpga_compile/build/src/fpga_compile.cpp", "line":83}]], "type":"inst"}]}, {"name":"VectorAdd.B2", "id":1298981072, "start":"231", "end":"231", "details":[{"type":"table"}], "type":"bb"}, {"name":"VectorAdd.B3", "id":1298981152, "start":"231", "end":"242", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 1", "id":1303619328, "start":"232", "end":"240", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_zts9vectoradds_c0_enter181_k0_zts9vectoradd1", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"8"}], "type":"cluster", "children":[{"name":"\'i\'", "id":1317796144, "start":"233", "end":"233", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'i\'", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/GettingStarted/fpga_compile/build/src/fpga_compile.cpp", "line":90}]], "type":"inst"}, {"name":"+", "id":1317798576, "start":"233", "end":"233", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/GettingStarted/fpga_compile/build/src/fpga_compile.cpp", "line":90}]], "type":"inst"}, {"name":"?", "id":1317773264, "start":"233", "end":"233", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/GettingStarted/fpga_compile/build/src/fpga_compile.cpp", "line":90}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1317775696, "start":"233", "end":"233", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/GettingStarted/fpga_compile/build/src/fpga_compile.cpp", "line":91}]], "type":"inst"}, {"name":"LD", "id":1317778320, "start":"233", "end":"237", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"2", "Latency":"4"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/GettingStarted/fpga_compile/build/src/fpga_compile.cpp", "line":91}]], "type":"inst"}, {"name":"<arg11>", "id":1317783232, "start":"231", "end":"237", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg11>\'", "Start Cycle":"0", "Latency":"6"}], "type":"inst"}, {"name":"<arg8>", "id":1317789728, "start":"231", "end":"237", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg8>\'", "Start Cycle":"0", "Latency":"6"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":1317792560, "start":"237", "end":"237", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":894}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1317794352, "start":"233", "end":"237", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"4"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":1524}]], "type":"inst"}, {"name":"Exit", "id":1316594656, "start":"237", "end":"240", "details":[{"type":"table", "Start Cycle":"6", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"192", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"ST", "id":1305996384, "start":"240", "end":"242", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"9", "Latency":"2"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/GettingStarted/fpga_compile/build/src/fpga_compile.cpp", "line":91}]], "type":"inst"}]}, {"name":"VectorAdd.B4", "id":1298981232, "start":"242", "end":"243", "details":[{"type":"table"}], "type":"bb"}], "links":[]}};
var bottleneckJSON={"bottlenecks":[]};
