__design_bin_path=D:/Downloads/test FPGA/simulation/questa
opt_data_elab=D:/Downloads/test FPGA/simulation/questa/rtl_work/@_opt1
