Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "project.src"
Input Format                       : mixed

---- Target Parameters
Target Device                      : xc7a100t-3csg324
Output File Name                   : "project.ngc"
Output Format                      : NGC

---- Source Options
Top Module Name                    : i2s

---- General Options
Optimization Goal                  : Area
Optimization Effort                : 1
RTL Output                         : yes

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/sebas/Escritorio/completo/i2s.v" into library work
Parsing module <i2s>.
Analyzing Verilog file "/home/sebas/Escritorio/completo/div_freq.v" into library work
Parsing module <div_freq>.
Analyzing Verilog file "/home/sebas/Escritorio/completo/div_freq2.v" into library work
Parsing module <div_freq2>.
Analyzing Verilog file "/home/sebas/Escritorio/completo/fifo16bit_two.v" into library work
Parsing module <fifo16bit_two>.
Analyzing Verilog file "/home/sebas/Escritorio/completo/paral_serial.v" into library work
Parsing module <paral_serial>.
Analyzing Verilog file "/home/sebas/Escritorio/completo/enable.v" into library work
Parsing module <enable>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <i2s>.

Elaborating module <enable>.
ERROR:HDLCompiler:608 - "/home/sebas/Escritorio/completo/enable.v" Line 13: Multiple event control statements in one always/initial process block are not supported in this case.
Module enable remains a blackbox, due to errors in its contents
WARNING:HDLCompiler:1499 - "/home/sebas/Escritorio/completo/enable.v" Line 1: Empty module <enable> remains a black box.

Elaborating module <div_freq2>.

Elaborating module <div_freq>.

Elaborating module <fifo16bit_two>.
Reading initialization file \"home/sebas/Escritorio/completo/data.mem\".
WARNING:HDLCompiler:1670 - "/home/sebas/Escritorio/completo/fifo16bit_two.v" Line 77: Signal <fifo> in initial block is partially initialized.
WARNING:HDLCompiler:413 - "/home/sebas/Escritorio/completo/fifo16bit_two.v" Line 44: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:1127 - "/home/sebas/Escritorio/completo/i2s.v" Line 53: Assignment to wz3 ignored, since the identifier is never used

Elaborating module <paral_serial>.
WARNING:HDLCompiler:462 - "/home/sebas/Escritorio/completo/paral_serial.v" Line 34: if-condition does not match any sensitivity list edge
WARNING:HDLCompiler:91 - "/home/sebas/Escritorio/completo/paral_serial.v" Line 43: Signal <din> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "/home/sebas/Escritorio/completo/paral_serial.v" Line 56: Result of 6-bit expression is truncated to fit in 5-bit target.
ERROR:HDLCompiler:1128 - "/home/sebas/Escritorio/completo/paral_serial.v" Line 34: Assignment under multiple single edges is not supported for synthesis
INFO - You can change the severity of this error message to warning using switch -change_error_to_warning "HDLCompiler:1128"
Module paral_serial remains a blackbox, due to errors in its contents
WARNING:HDLCompiler:1499 - "/home/sebas/Escritorio/completo/paral_serial.v" Line 4: Empty module <paral_serial> remains a black box.
--> 


Total memory usage is 356556 kilobytes

Number of errors   :    2 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :    0 (   0 filtered)

