--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Tue May 27 21:04:42 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     reg_siso
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets clk_c]
            10 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 1.042ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             D_reg_i0  (from clk_c +)
   Destination:    FD1S3AX    D              D_reg_i0  (to clk_c +)

   Delay:                   4.133ns  (16.9% logic, 83.1% route), 3 logic levels.

 Constraint Details:

      4.133ns data_path D_reg_i0 to D_reg_i0 meets
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 1.042ns

 Path Details: D_reg_i0 to D_reg_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              D_reg_i0 (from clk_c)
Route         2   e 1.258                                  D_reg[0]
LUT4        ---     0.166              A to Z              mux_3_i1_3_lut
Route         2   e 1.158                                  D_reg_3__N_5[0]
LUT4        ---     0.166              B to Z              D_reg_2__I_0_11_i1_3_lut
Route         1   e 1.020                                  D_reg_3__N_1[0]
                  --------
                    4.133  (16.9% logic, 83.1% route), 3 logic levels.


Passed:  The following path meets requirements by 1.042ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             D_reg_i0  (from clk_c +)
   Destination:    FD1S3AX    D              Q_10  (to clk_c +)

   Delay:                   4.133ns  (16.9% logic, 83.1% route), 3 logic levels.

 Constraint Details:

      4.133ns data_path D_reg_i0 to Q_10 meets
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 1.042ns

 Path Details: D_reg_i0 to Q_10

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              D_reg_i0 (from clk_c)
Route         2   e 1.258                                  D_reg[0]
LUT4        ---     0.166              A to Z              mux_3_i1_3_lut
Route         2   e 1.158                                  D_reg_3__N_5[0]
LUT4        ---     0.166              B to Z              D_reg_2__I_0_3_lut
Route         1   e 1.020                                  Q_N_9
                  --------
                    4.133  (16.9% logic, 83.1% route), 3 logic levels.


Passed:  The following path meets requirements by 1.042ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             D_reg_i1  (from clk_c +)
   Destination:    FD1S3AX    D              D_reg_i0  (to clk_c +)

   Delay:                   4.133ns  (16.9% logic, 83.1% route), 3 logic levels.

 Constraint Details:

      4.133ns data_path D_reg_i1 to D_reg_i0 meets
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 1.042ns

 Path Details: D_reg_i1 to D_reg_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              D_reg_i1 (from clk_c)
Route         2   e 1.258                                  D_reg[1]
LUT4        ---     0.166              B to Z              mux_3_i1_3_lut
Route         2   e 1.158                                  D_reg_3__N_5[0]
LUT4        ---     0.166              B to Z              D_reg_2__I_0_11_i1_3_lut
Route         1   e 1.020                                  D_reg_3__N_1[0]
                  --------
                    4.133  (16.9% logic, 83.1% route), 3 logic levels.

Report: 3.958 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_c]                   |     5.000 ns|     3.958 ns|     3  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  10 paths, 11 nets, and 20 connections (55.6% coverage)


Peak memory: 78233600 bytes, TRCE: 348160 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
