library verilog;
use verilog.vl_types.all;
entity Ins_mem is
    port(
        Addr            : in     vl_logic_vector(7 downto 0);
        Ins             : out    vl_logic_vector(15 downto 0)
    );
end Ins_mem;
