V 53
K 112664538900 opamp
F Case
Y 0
D 0 0 1700 1100
Z 1
i 24
N 21
J 80 1080 1
J 80 1040 2
S 2 1
L 80 1060 10 0 3 0 1 0 AVDD
I 19 Electrical:V_CONSTANT 1 80 1040 0 1 '
|R 17:40_10-2-03
A 55 930 10 0 3 3 VHDL_GENERIC_LEVEL=VOLTAGE:=1.65
A 55 930 8 0 4 0 VHDL=EDULIB.V_CONSTANT(IDEAL)
L 50 1040 10 0 3 0 1 0 V3
A 110 980 10 0 3 3 REFDES=V?
C 20 1 2 0
C 21 2 1 0
N 16
J 80 580 2
J 80 620 2
S 1 2
N 4
J 280 990 3
J 320 990 2
J 280 900 5
J 330 900 2
J 250 900 2
S 1 2
S 3 1
S 5 3
S 3 4
I 3 Via_Models:VIA_RES_2P 1 320 990 0 1 '
|R 14:43_6-1-12
A 320 974 10 0 3 3 VHDL_GENERIC_NOMINALRESISTANCE=REAL:=13000
A 320 974 10 0 3 0 VHDL_GENERIC_DESIREDRESISTANCE=REAL:=13E3
A 320 974 10 0 3 0 VHDL_GENERIC_NUMUNITRESISTORS=INTEGER:=2
A 320 974 10 0 3 0 VHDL_GENERIC_AREARESISTORTOTAL=REAL:=67.6
A 320 964 10 0 3 0 HAS_WARNINGS=FALSE
A 320 920 10 0 3 0 VHDL_GENERIC_AREA=INTEGER:=97
A 320 969 10 0 3 0 VHDL_GENERIC_ACTUALRESISTANCE=REAL_VECTOR:=(13000.0,10400.0,1
+ 5826.0869565)
A 320 974 10 0 3 0 VHDL_GENERIC_PARASITICA2BELOW=REAL_VECTOR:=(5.1E-15,4.74E-15,
+ 5.58E-15)
A 320 974 10 0 3 0 VHDL_GENERIC_PARASITICB2BELOW=REAL_VECTOR:=(5.1E-15,4.74E-15,
+ 5.58E-15)
A 320 974 10 0 3 0 VHDL_GENERIC_PARASITICA2ABOVE=REAL_VECTOR:=(4.84E-15,3.36E-15
+ ,1.142E-14)
A 320 974 10 0 3 0 VHDL_GENERIC_PARASITICB2ABOVE=REAL_VECTOR:=(4.84E-15,3.36E-15
+ ,1.142E-14)
A 320 974 10 0 3 0 VHDL_GENERIC_PARASITICA=REAL_VECTOR:=(9.94E-15,8.1E-15,1.7E-1
+ 4)
A 320 974 10 0 3 0 VHDL_GENERIC_PARASITICB=REAL_VECTOR:=(9.94E-15,8.1E-15,1.7E-1
+ 4)
A 320 976 8 0 3 3 REFDES=R4
L 320 1002 10 0 3 0 1 0 R4
C 7 4 2 0
C 4 2 1 0
I 2 Via_Models:VIA_RES_2P 1 170 900 0 1 '
|R 14:43_6-1-12
A 170 874 10 0 3 0 HAS_WARNINGS=FALSE
A 170 830 10 0 3 0 VHDL_GENERIC_AREA=INTEGER:=48
A 170 879 10 0 3 0 VHDL_GENERIC_ACTUALRESISTANCE=REAL_VECTOR:=(6500.0,5200.0,791
+ 3.04347826)
A 170 884 10 0 3 0 VHDL_GENERIC_PARASITICA2BELOW=REAL_VECTOR:=(2.55E-15,2.37E-15
+ ,2.79E-15)
A 170 884 10 0 3 0 VHDL_GENERIC_PARASITICB2BELOW=REAL_VECTOR:=(2.55E-15,2.37E-15
+ ,2.79E-15)
A 170 884 10 0 3 0 VHDL_GENERIC_PARASITICA2ABOVE=REAL_VECTOR:=(2.42E-15,1.68E-15
+ ,5.71E-15)
A 170 884 10 0 3 0 VHDL_GENERIC_PARASITICB2ABOVE=REAL_VECTOR:=(2.42E-15,1.68E-15
+ ,5.71E-15)
A 170 884 10 0 3 0 VHDL_GENERIC_PARASITICA=REAL_VECTOR:=(4.97E-15,4.05E-15,8.5E-
+ 15)
A 170 884 10 0 3 0 VHDL_GENERIC_PARASITICB=REAL_VECTOR:=(4.97E-15,4.05E-15,8.5E-
+ 15)
A 170 886 8 0 3 3 REFDES=R3
L 170 912 10 0 3 0 1 0 R3
C 4 5 2 0
C 22 3 1 0
I 1 Via_Models:VIA_AMP_OA 1 330 920 6 1 '
|R 18:51_11-20-12
A 330 940 10 6 3 0 HAS_WARNINGS=FALSE
A 330 1040 10 6 3 0 VHDL_GENERIC_TC_ROUT=INTEGER_VECTOR:=(3047,3047,3047)
A 330 1060 10 6 3 0 VHDL_GENERIC_TC_AVOL=INTEGER_VECTOR:=(-1273,-1273,-1273)
A 330 1080 10 6 3 0 VHDL_GENERIC_TC_CMRR=INTEGER_VECTOR:=(-807,-807,-807)
A 330 1100 10 6 3 0 VHDL_GENERIC_TC_PSRR=INTEGER_VECTOR:=(-1496,-1496,-1496)
A 330 1120 10 6 3 0 VHDL_GENERIC_TC_UGB=INTEGER_VECTOR:=(-2982,-2982,-2982)
A 330 1160 10 6 3 0 VHDL_GENERIC_TC_FZC=INTEGER_VECTOR:=(8042,8042,8042)
A 330 1180 10 6 3 0 VHDL_GENERIC_TC_SR=INTEGER_VECTOR:=(-1084,-1084,-1084)
A 330 1200 10 6 3 0 VHDL_GENERIC_TC_FZP=INTEGER_VECTOR:=(6286,6286,6286)
A 330 930 10 6 3 0 VHDL_GENERIC_VOS_MISMATCH=REAL_VECTOR:=(0.0133,0.0133,0.0133)
+ 
A 330 930 10 6 3 0 VHDL_GENERIC_IBIAS=REAL_VECTOR:=(10.0,18.45,6.1)
A 330 930 10 6 3 0 VHDL_GENERIC_AVOL=REAL_VECTOR:=(102.3,92.9,100.1)
A 330 930 10 6 3 0 VHDL_GENERIC_UGB=REAL_VECTOR:=(11.7,26.0,6.33)
A 330 930 10 6 3 0 VHDL_GENERIC_CMRR=REAL_VECTOR:=(104.8,96.0,104.3)
A 330 930 10 6 3 0 VHDL_GENERIC_SR=REAL_VECTOR:=(23.3,42.9,13.1)
A 330 930 10 6 3 0 VHDL_GENERIC_PSRR=REAL_VECTOR:=(98.0,87.5,94.0)
A 330 930 10 6 3 0 VHDL_GENERIC_ROUT=REAL_VECTOR:=(0.95,0.6,1.6)
A 330 930 10 6 3 0 VHDL_GENERIC_FPARA=REAL_VECTOR:=(59.0,225.0,5.5)
A 330 930 10 6 3 0 VHDL_GENERIC_TC_FPARA=INTEGER_VECTOR:=(-7954,-7954,-7954)
A 330 930 10 6 3 0 VHDL_GENERIC_FZP=REAL_VECTOR:=(0.096,0.595,0.0846)
A 330 930 10 6 3 0 VHDL_GENERIC_FZC=REAL_VECTOR:=(48.6,202.0,35.5)
A 330 930 10 6 3 0 VHDL_GENERIC_IDD_NOM=REAL:=737
A 330 930 10 6 3 0 VHDL_GENERIC_UGB_NOM=REAL:=12
A 330 930 10 6 3 0 VHDL_GENERIC_AVOL_NOM=REAL:=102
A 330 930 10 6 3 0 VHDL_GENERIC_SR_NOM=REAL:=23
A 330 930 10 6 3 0 VHDL_GENERIC_VOS_MAX=REAL:=0.013
A 330 930 10 6 3 0 VHDL_GENERIC_ISRATIO=REAL_VECTOR:=(73.7,73.7,73.7)
A 330 930 10 6 3 3 REFDES=AMP2
L 330 818 10 6 3 0 1 0 AMP2
C 7 5 6 0
C 9 2 5 0
C 11 3 3 0
C 11 4 4 0
C 4 4 2 0
C 10 2 1 0
N 9
J 390 960 1
J 390 920 2
S 2 1
L 390 940 10 0 3 0 1 0 AVSS
N 11
J 360 800 3
J 390 800 3
J 360 820 2
J 390 820 2
S 1 3
S 2 4
S 1 2
L 390 790 10 0 3 0 1 0 AVDD
N 10
J 290 840 1
J 330 840 2
S 1 2
L 300 840 10 0 3 0 1 0 VCM
N 7
J 510 870 1
J 460 990 3
J 460 870 5
J 400 990 2
J 440 870 2
S 4 2
S 3 2
S 5 3
S 3 1
L 520 870 10 0 3 0 1 0 VOUT
I 13 Electrical:V_CONSTANT 1 80 720 0 1 '
|R 17:40_10-2-03
A 55 610 10 0 3 3 VHDL_GENERIC_LEVEL=VOLTAGE:=0.0
A 55 610 8 0 4 0 VHDL=EDULIB.V_CONSTANT(IDEAL)
L 50 720 10 0 3 0 1 0 V1
A 110 660 10 0 3 3 REFDES=V?
C 16 2 2 0
C 18 2 1 0
N 18
J 80 780 2
J 80 720 2
S 2 1
L 80 740 10 0 3 0 1 0 AVSS
I 15 Connection:ELECTRICAL_REF 1 80 580 0 1 '
|R 18:15_4-18-03
C 16 1 1 0
I 17 Electrical:V_CONSTANT 1 80 880 0 1 '
|R 17:40_10-2-03
A 55 770 10 0 3 3 VHDL_GENERIC_LEVEL=VOLTAGE:=1.65
A 55 770 8 0 4 0 VHDL=EDULIB.V_CONSTANT(IDEAL)
L 50 880 10 0 3 0 1 0 V2
A 110 820 10 0 3 3 REFDES=V?
C 18 1 2 0
C 20 2 1 0
N 20
J 80 940 2
J 80 880 2
S 2 1
L 80 900 10 0 3 0 1 0 VCM
N 24
J 150 700 1
J 150 740 2
S 1 2
L 150 720 10 0 3 0 1 0 VCM
N 22
J 150 900 3
J 150 840 2
J 170 900 2
S 1 3
S 2 1
L 130 900 10 0 3 0 1 0 VIN
I 14 Electrical:V_SINE 1 150 840 0 1 '
|R 14:46_4-22-03
A 155 750 10 0 3 1 VHDL_GENERIC_AMPLITUDE=VOLTAGE:=0.5
A 155 740 10 0 3 1 VHDL_GENERIC_FREQ=REAL:=500.0
A 125 730 8 0 1 0 VHDL=EDULIB.V_SINE(IDEAL)
L 120 840 10 0 3 0 1 0 V_SINE1
A 150 800 10 0 3 3 REFDES=V_SINE?
C 24 2 2 0
C 22 2 1 0
E
