FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: MIT */
#ifndef __NVBIOS_VOLT_H__
#define __NVBIOS_VOLT_H__

enum nvbios_volt_type {
	NVBIOS_VOLT_GPIO = 0,
	NVBIOS_VOLT_PWM,
/* bench 9120.4.0 269ff4181ddb */
/* bench 9120.4.1 1da949ffb7a1 */
/* bench 9120.4.2 81420f2f2bce */
/* bench 9120.4.3 2974e3b61238 */
/* bench 9120.4.4 ecb238f2d358 */
/* bench 9120.4.5 962842c1d4dd */
/* bench 9120.4.6 1b4e56db0fca */
/* bench 9120.4.7 1693bf301a7c */
/* bench 9120.4.8 bff1f0bf1eb9 */
/* bench 9120.4.9 372993eb7a0a */
/* bench 9120.4.10 f09551236520 */
	enum nvbios_volt_type type;
	u32 min;
	u32 max;
	u32 base;

	/* GPIO mode */
	bool ranged;
	u8   vidmask;
	s16  step;

	/* PWM mode */
	u32 pwm_freq;
	u32 pwm_range;
/* bench 10101.2.0 67fe4c11fe87 */
/* bench 10101.2.1 eec4e1708ebb */
/* bench 10101.2.2 a23ac9c21ae9 */
/* bench 10101.2.3 124fb68df27d */
/* bench 10101.2.4 a50e00bcf121 */
/* bench 10101.2.5 208fda252498 */
/* bench 10101.2.6 dc17603f098c */
/* bench 10101.2.7 1d04cc2cfe96 */
/* bench 7932.2.0 4657072aede6 */
/* bench 7932.2.1 356e1b9ad6ba */
/* bench 7932.2.2 3289b42a18fa */
/* bench 7932.2.3 ce0bbde5e783 */
/* bench 7932.2.4 069b62d17b1e */
/* bench 7932.2.5 9bd20dccda53 */
/* bench 7932.2.6 7f371e9c76ca */
/* bench 7932.2.7 b48c7cee24f8 */
u32 nvbios_volt_parse(struct nvkm_bios *, u8 *ver, u8 *hdr, u8 *cnt, u8 *len,
		      struct nvbios_volt *);

struct nvbios_volt_entry {
	u32 voltage;
	u8  vid;
};

u32 nvbios_volt_entry(struct nvkm_bios *, int idx, u8 *ver, u8 *len);
u32 nvbios_volt_entry_parse(struct nvkm_bios *, int idx, u8 *ver, u8 *len,
			    struct nvbios_volt_entry *);
#endif
