--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr
top_module.pcf

Design file:              top_module.ncd
Physical constraint file: top_module.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 389032 paths analyzed, 6868 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.124ns.
--------------------------------------------------------------------------------

Paths for end point ATM_Main_cont/money_25 (SLICE_X25Y92.A3), 586 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.876ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ATM_Main_cont/timer1/i (FF)
  Destination:          ATM_Main_cont/money_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.048ns (Levels of Logic = 5)
  Clock Path Skew:      -0.041ns (0.480 - 0.521)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ATM_Main_cont/timer1/i to ATM_Main_cont/money_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y72.AQ      Tcko                  0.391   ATM_Main_cont/timer1/i
                                                       ATM_Main_cont/timer1/i
    SLICE_X25Y85.C3      net (fanout=7)        1.334   ATM_Main_cont/timer1/i
    SLICE_X25Y85.C       Tilo                  0.259   ATM_Main_cont/data_out_leds[7]_GND_27_o_mux_728_OUT<3>14
                                                       ATM_Main_cont/GND_27_o_GND_27_o_equal_579_o<63>6_SW0
    SLICE_X10Y98.A4      net (fanout=1)        1.685   N222
    SLICE_X10Y98.A       Tilo                  0.203   ATM_Main_cont/GND_27_o_GND_27_o_equal_579_o<63>1
                                                       ATM_Main_cont/_n10770<4>111
    SLICE_X20Y81.B6      net (fanout=12)       2.137   ATM_Main_cont/_n10770<4>11
    SLICE_X20Y81.B       Tilo                  0.205   ATM_Main_cont/data_out_leds[7]_GND_27_o_mux_728_OUT<0>1
                                                       ATM_Main_cont/money[31]_GND_27_o_mux_751_OUT<0>21
    SLICE_X15Y84.D1      net (fanout=7)        1.524   ATM_Main_cont/money[31]_GND_27_o_mux_751_OUT<0>2
    SLICE_X15Y84.D       Tilo                  0.259   ATM_Main_cont/money[31]_GND_27_o_mux_751_OUT<10>4
                                                       ATM_Main_cont/money[31]_GND_27_o_mux_751_OUT<10>41
    SLICE_X25Y92.A3      net (fanout=29)       1.729   ATM_Main_cont/money[31]_GND_27_o_mux_751_OUT<10>4
    SLICE_X25Y92.CLK     Tas                   0.322   ATM_Main_cont/money<26>
                                                       ATM_Main_cont/money[31]_GND_27_o_mux_751_OUT<25>4
                                                       ATM_Main_cont/money_25
    -------------------------------------------------  ---------------------------
    Total                                     10.048ns (1.639ns logic, 8.409ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.449ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ATM_Main_cont/timer1/i (FF)
  Destination:          ATM_Main_cont/money_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.475ns (Levels of Logic = 6)
  Clock Path Skew:      -0.041ns (0.480 - 0.521)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ATM_Main_cont/timer1/i to ATM_Main_cont/money_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y72.AQ      Tcko                  0.391   ATM_Main_cont/timer1/i
                                                       ATM_Main_cont/timer1/i
    SLICE_X25Y85.C3      net (fanout=7)        1.334   ATM_Main_cont/timer1/i
    SLICE_X25Y85.C       Tilo                  0.259   ATM_Main_cont/data_out_leds[7]_GND_27_o_mux_728_OUT<3>14
                                                       ATM_Main_cont/GND_27_o_GND_27_o_equal_579_o<63>6_SW0
    SLICE_X10Y98.A4      net (fanout=1)        1.685   N222
    SLICE_X10Y98.A       Tilo                  0.203   ATM_Main_cont/GND_27_o_GND_27_o_equal_579_o<63>1
                                                       ATM_Main_cont/_n10770<4>111
    SLICE_X19Y83.A6      net (fanout=12)       1.674   ATM_Main_cont/_n10770<4>11
    SLICE_X19Y83.A       Tilo                  0.259   N208
                                                       ATM_Main_cont/money[31]_GND_27_o_mux_751_OUT<10>111_SW0
    SLICE_X15Y84.C3      net (fanout=3)        0.886   N208
    SLICE_X15Y84.C       Tilo                  0.259   ATM_Main_cont/money[31]_GND_27_o_mux_751_OUT<10>4
                                                       ATM_Main_cont/money[31]_GND_27_o_mux_751_OUT<10>12_2
    SLICE_X15Y84.D5      net (fanout=2)        0.215   ATM_Main_cont/money[31]_GND_27_o_mux_751_OUT<10>121
    SLICE_X15Y84.D       Tilo                  0.259   ATM_Main_cont/money[31]_GND_27_o_mux_751_OUT<10>4
                                                       ATM_Main_cont/money[31]_GND_27_o_mux_751_OUT<10>41
    SLICE_X25Y92.A3      net (fanout=29)       1.729   ATM_Main_cont/money[31]_GND_27_o_mux_751_OUT<10>4
    SLICE_X25Y92.CLK     Tas                   0.322   ATM_Main_cont/money<26>
                                                       ATM_Main_cont/money[31]_GND_27_o_mux_751_OUT<25>4
                                                       ATM_Main_cont/money_25
    -------------------------------------------------  ---------------------------
    Total                                      9.475ns (1.952ns logic, 7.523ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.590ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ATM_Main_cont/double_time (FF)
  Destination:          ATM_Main_cont/money_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.321ns (Levels of Logic = 5)
  Clock Path Skew:      -0.054ns (0.480 - 0.534)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ATM_Main_cont/double_time to ATM_Main_cont/money_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y79.CQ      Tcko                  0.391   ATM_Main_cont/double_time
                                                       ATM_Main_cont/double_time
    SLICE_X25Y85.C5      net (fanout=8)        0.607   ATM_Main_cont/double_time
    SLICE_X25Y85.C       Tilo                  0.259   ATM_Main_cont/data_out_leds[7]_GND_27_o_mux_728_OUT<3>14
                                                       ATM_Main_cont/GND_27_o_GND_27_o_equal_579_o<63>6_SW0
    SLICE_X10Y98.A4      net (fanout=1)        1.685   N222
    SLICE_X10Y98.A       Tilo                  0.203   ATM_Main_cont/GND_27_o_GND_27_o_equal_579_o<63>1
                                                       ATM_Main_cont/_n10770<4>111
    SLICE_X20Y81.B6      net (fanout=12)       2.137   ATM_Main_cont/_n10770<4>11
    SLICE_X20Y81.B       Tilo                  0.205   ATM_Main_cont/data_out_leds[7]_GND_27_o_mux_728_OUT<0>1
                                                       ATM_Main_cont/money[31]_GND_27_o_mux_751_OUT<0>21
    SLICE_X15Y84.D1      net (fanout=7)        1.524   ATM_Main_cont/money[31]_GND_27_o_mux_751_OUT<0>2
    SLICE_X15Y84.D       Tilo                  0.259   ATM_Main_cont/money[31]_GND_27_o_mux_751_OUT<10>4
                                                       ATM_Main_cont/money[31]_GND_27_o_mux_751_OUT<10>41
    SLICE_X25Y92.A3      net (fanout=29)       1.729   ATM_Main_cont/money[31]_GND_27_o_mux_751_OUT<10>4
    SLICE_X25Y92.CLK     Tas                   0.322   ATM_Main_cont/money<26>
                                                       ATM_Main_cont/money[31]_GND_27_o_mux_751_OUT<25>4
                                                       ATM_Main_cont/money_25
    -------------------------------------------------  ---------------------------
    Total                                      9.321ns (1.639ns logic, 7.682ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------

Paths for end point ATM_Main_cont/money_29 (SLICE_X23Y94.A3), 586 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.902ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ATM_Main_cont/timer1/i (FF)
  Destination:          ATM_Main_cont/money_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.025ns (Levels of Logic = 5)
  Clock Path Skew:      -0.038ns (0.483 - 0.521)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ATM_Main_cont/timer1/i to ATM_Main_cont/money_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y72.AQ      Tcko                  0.391   ATM_Main_cont/timer1/i
                                                       ATM_Main_cont/timer1/i
    SLICE_X25Y85.C3      net (fanout=7)        1.334   ATM_Main_cont/timer1/i
    SLICE_X25Y85.C       Tilo                  0.259   ATM_Main_cont/data_out_leds[7]_GND_27_o_mux_728_OUT<3>14
                                                       ATM_Main_cont/GND_27_o_GND_27_o_equal_579_o<63>6_SW0
    SLICE_X10Y98.A4      net (fanout=1)        1.685   N222
    SLICE_X10Y98.A       Tilo                  0.203   ATM_Main_cont/GND_27_o_GND_27_o_equal_579_o<63>1
                                                       ATM_Main_cont/_n10770<4>111
    SLICE_X20Y81.B6      net (fanout=12)       2.137   ATM_Main_cont/_n10770<4>11
    SLICE_X20Y81.B       Tilo                  0.205   ATM_Main_cont/data_out_leds[7]_GND_27_o_mux_728_OUT<0>1
                                                       ATM_Main_cont/money[31]_GND_27_o_mux_751_OUT<0>21
    SLICE_X15Y84.D1      net (fanout=7)        1.524   ATM_Main_cont/money[31]_GND_27_o_mux_751_OUT<0>2
    SLICE_X15Y84.D       Tilo                  0.259   ATM_Main_cont/money[31]_GND_27_o_mux_751_OUT<10>4
                                                       ATM_Main_cont/money[31]_GND_27_o_mux_751_OUT<10>41
    SLICE_X23Y94.A3      net (fanout=29)       1.706   ATM_Main_cont/money[31]_GND_27_o_mux_751_OUT<10>4
    SLICE_X23Y94.CLK     Tas                   0.322   ATM_Main_cont/money<30>
                                                       ATM_Main_cont/money[31]_GND_27_o_mux_751_OUT<29>4
                                                       ATM_Main_cont/money_29
    -------------------------------------------------  ---------------------------
    Total                                     10.025ns (1.639ns logic, 8.386ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.475ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ATM_Main_cont/timer1/i (FF)
  Destination:          ATM_Main_cont/money_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.452ns (Levels of Logic = 6)
  Clock Path Skew:      -0.038ns (0.483 - 0.521)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ATM_Main_cont/timer1/i to ATM_Main_cont/money_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y72.AQ      Tcko                  0.391   ATM_Main_cont/timer1/i
                                                       ATM_Main_cont/timer1/i
    SLICE_X25Y85.C3      net (fanout=7)        1.334   ATM_Main_cont/timer1/i
    SLICE_X25Y85.C       Tilo                  0.259   ATM_Main_cont/data_out_leds[7]_GND_27_o_mux_728_OUT<3>14
                                                       ATM_Main_cont/GND_27_o_GND_27_o_equal_579_o<63>6_SW0
    SLICE_X10Y98.A4      net (fanout=1)        1.685   N222
    SLICE_X10Y98.A       Tilo                  0.203   ATM_Main_cont/GND_27_o_GND_27_o_equal_579_o<63>1
                                                       ATM_Main_cont/_n10770<4>111
    SLICE_X19Y83.A6      net (fanout=12)       1.674   ATM_Main_cont/_n10770<4>11
    SLICE_X19Y83.A       Tilo                  0.259   N208
                                                       ATM_Main_cont/money[31]_GND_27_o_mux_751_OUT<10>111_SW0
    SLICE_X15Y84.C3      net (fanout=3)        0.886   N208
    SLICE_X15Y84.C       Tilo                  0.259   ATM_Main_cont/money[31]_GND_27_o_mux_751_OUT<10>4
                                                       ATM_Main_cont/money[31]_GND_27_o_mux_751_OUT<10>12_2
    SLICE_X15Y84.D5      net (fanout=2)        0.215   ATM_Main_cont/money[31]_GND_27_o_mux_751_OUT<10>121
    SLICE_X15Y84.D       Tilo                  0.259   ATM_Main_cont/money[31]_GND_27_o_mux_751_OUT<10>4
                                                       ATM_Main_cont/money[31]_GND_27_o_mux_751_OUT<10>41
    SLICE_X23Y94.A3      net (fanout=29)       1.706   ATM_Main_cont/money[31]_GND_27_o_mux_751_OUT<10>4
    SLICE_X23Y94.CLK     Tas                   0.322   ATM_Main_cont/money<30>
                                                       ATM_Main_cont/money[31]_GND_27_o_mux_751_OUT<29>4
                                                       ATM_Main_cont/money_29
    -------------------------------------------------  ---------------------------
    Total                                      9.452ns (1.952ns logic, 7.500ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.616ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ATM_Main_cont/double_time (FF)
  Destination:          ATM_Main_cont/money_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.298ns (Levels of Logic = 5)
  Clock Path Skew:      -0.051ns (0.483 - 0.534)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ATM_Main_cont/double_time to ATM_Main_cont/money_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y79.CQ      Tcko                  0.391   ATM_Main_cont/double_time
                                                       ATM_Main_cont/double_time
    SLICE_X25Y85.C5      net (fanout=8)        0.607   ATM_Main_cont/double_time
    SLICE_X25Y85.C       Tilo                  0.259   ATM_Main_cont/data_out_leds[7]_GND_27_o_mux_728_OUT<3>14
                                                       ATM_Main_cont/GND_27_o_GND_27_o_equal_579_o<63>6_SW0
    SLICE_X10Y98.A4      net (fanout=1)        1.685   N222
    SLICE_X10Y98.A       Tilo                  0.203   ATM_Main_cont/GND_27_o_GND_27_o_equal_579_o<63>1
                                                       ATM_Main_cont/_n10770<4>111
    SLICE_X20Y81.B6      net (fanout=12)       2.137   ATM_Main_cont/_n10770<4>11
    SLICE_X20Y81.B       Tilo                  0.205   ATM_Main_cont/data_out_leds[7]_GND_27_o_mux_728_OUT<0>1
                                                       ATM_Main_cont/money[31]_GND_27_o_mux_751_OUT<0>21
    SLICE_X15Y84.D1      net (fanout=7)        1.524   ATM_Main_cont/money[31]_GND_27_o_mux_751_OUT<0>2
    SLICE_X15Y84.D       Tilo                  0.259   ATM_Main_cont/money[31]_GND_27_o_mux_751_OUT<10>4
                                                       ATM_Main_cont/money[31]_GND_27_o_mux_751_OUT<10>41
    SLICE_X23Y94.A3      net (fanout=29)       1.706   ATM_Main_cont/money[31]_GND_27_o_mux_751_OUT<10>4
    SLICE_X23Y94.CLK     Tas                   0.322   ATM_Main_cont/money<30>
                                                       ATM_Main_cont/money[31]_GND_27_o_mux_751_OUT<29>4
                                                       ATM_Main_cont/money_29
    -------------------------------------------------  ---------------------------
    Total                                      9.298ns (1.639ns logic, 7.659ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------

Paths for end point ATM_Main_cont/money_27 (SLICE_X25Y93.A4), 586 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.904ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ATM_Main_cont/timer1/i (FF)
  Destination:          ATM_Main_cont/money_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.021ns (Levels of Logic = 5)
  Clock Path Skew:      -0.040ns (0.481 - 0.521)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ATM_Main_cont/timer1/i to ATM_Main_cont/money_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y72.AQ      Tcko                  0.391   ATM_Main_cont/timer1/i
                                                       ATM_Main_cont/timer1/i
    SLICE_X25Y85.C3      net (fanout=7)        1.334   ATM_Main_cont/timer1/i
    SLICE_X25Y85.C       Tilo                  0.259   ATM_Main_cont/data_out_leds[7]_GND_27_o_mux_728_OUT<3>14
                                                       ATM_Main_cont/GND_27_o_GND_27_o_equal_579_o<63>6_SW0
    SLICE_X10Y98.A4      net (fanout=1)        1.685   N222
    SLICE_X10Y98.A       Tilo                  0.203   ATM_Main_cont/GND_27_o_GND_27_o_equal_579_o<63>1
                                                       ATM_Main_cont/_n10770<4>111
    SLICE_X20Y81.B6      net (fanout=12)       2.137   ATM_Main_cont/_n10770<4>11
    SLICE_X20Y81.B       Tilo                  0.205   ATM_Main_cont/data_out_leds[7]_GND_27_o_mux_728_OUT<0>1
                                                       ATM_Main_cont/money[31]_GND_27_o_mux_751_OUT<0>21
    SLICE_X15Y84.D1      net (fanout=7)        1.524   ATM_Main_cont/money[31]_GND_27_o_mux_751_OUT<0>2
    SLICE_X15Y84.D       Tilo                  0.259   ATM_Main_cont/money[31]_GND_27_o_mux_751_OUT<10>4
                                                       ATM_Main_cont/money[31]_GND_27_o_mux_751_OUT<10>41
    SLICE_X25Y93.A4      net (fanout=29)       1.702   ATM_Main_cont/money[31]_GND_27_o_mux_751_OUT<10>4
    SLICE_X25Y93.CLK     Tas                   0.322   ATM_Main_cont/money<28>
                                                       ATM_Main_cont/money[31]_GND_27_o_mux_751_OUT<27>4
                                                       ATM_Main_cont/money_27
    -------------------------------------------------  ---------------------------
    Total                                     10.021ns (1.639ns logic, 8.382ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.477ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ATM_Main_cont/timer1/i (FF)
  Destination:          ATM_Main_cont/money_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.448ns (Levels of Logic = 6)
  Clock Path Skew:      -0.040ns (0.481 - 0.521)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ATM_Main_cont/timer1/i to ATM_Main_cont/money_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y72.AQ      Tcko                  0.391   ATM_Main_cont/timer1/i
                                                       ATM_Main_cont/timer1/i
    SLICE_X25Y85.C3      net (fanout=7)        1.334   ATM_Main_cont/timer1/i
    SLICE_X25Y85.C       Tilo                  0.259   ATM_Main_cont/data_out_leds[7]_GND_27_o_mux_728_OUT<3>14
                                                       ATM_Main_cont/GND_27_o_GND_27_o_equal_579_o<63>6_SW0
    SLICE_X10Y98.A4      net (fanout=1)        1.685   N222
    SLICE_X10Y98.A       Tilo                  0.203   ATM_Main_cont/GND_27_o_GND_27_o_equal_579_o<63>1
                                                       ATM_Main_cont/_n10770<4>111
    SLICE_X19Y83.A6      net (fanout=12)       1.674   ATM_Main_cont/_n10770<4>11
    SLICE_X19Y83.A       Tilo                  0.259   N208
                                                       ATM_Main_cont/money[31]_GND_27_o_mux_751_OUT<10>111_SW0
    SLICE_X15Y84.C3      net (fanout=3)        0.886   N208
    SLICE_X15Y84.C       Tilo                  0.259   ATM_Main_cont/money[31]_GND_27_o_mux_751_OUT<10>4
                                                       ATM_Main_cont/money[31]_GND_27_o_mux_751_OUT<10>12_2
    SLICE_X15Y84.D5      net (fanout=2)        0.215   ATM_Main_cont/money[31]_GND_27_o_mux_751_OUT<10>121
    SLICE_X15Y84.D       Tilo                  0.259   ATM_Main_cont/money[31]_GND_27_o_mux_751_OUT<10>4
                                                       ATM_Main_cont/money[31]_GND_27_o_mux_751_OUT<10>41
    SLICE_X25Y93.A4      net (fanout=29)       1.702   ATM_Main_cont/money[31]_GND_27_o_mux_751_OUT<10>4
    SLICE_X25Y93.CLK     Tas                   0.322   ATM_Main_cont/money<28>
                                                       ATM_Main_cont/money[31]_GND_27_o_mux_751_OUT<27>4
                                                       ATM_Main_cont/money_27
    -------------------------------------------------  ---------------------------
    Total                                      9.448ns (1.952ns logic, 7.496ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.618ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ATM_Main_cont/double_time (FF)
  Destination:          ATM_Main_cont/money_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.294ns (Levels of Logic = 5)
  Clock Path Skew:      -0.053ns (0.481 - 0.534)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ATM_Main_cont/double_time to ATM_Main_cont/money_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y79.CQ      Tcko                  0.391   ATM_Main_cont/double_time
                                                       ATM_Main_cont/double_time
    SLICE_X25Y85.C5      net (fanout=8)        0.607   ATM_Main_cont/double_time
    SLICE_X25Y85.C       Tilo                  0.259   ATM_Main_cont/data_out_leds[7]_GND_27_o_mux_728_OUT<3>14
                                                       ATM_Main_cont/GND_27_o_GND_27_o_equal_579_o<63>6_SW0
    SLICE_X10Y98.A4      net (fanout=1)        1.685   N222
    SLICE_X10Y98.A       Tilo                  0.203   ATM_Main_cont/GND_27_o_GND_27_o_equal_579_o<63>1
                                                       ATM_Main_cont/_n10770<4>111
    SLICE_X20Y81.B6      net (fanout=12)       2.137   ATM_Main_cont/_n10770<4>11
    SLICE_X20Y81.B       Tilo                  0.205   ATM_Main_cont/data_out_leds[7]_GND_27_o_mux_728_OUT<0>1
                                                       ATM_Main_cont/money[31]_GND_27_o_mux_751_OUT<0>21
    SLICE_X15Y84.D1      net (fanout=7)        1.524   ATM_Main_cont/money[31]_GND_27_o_mux_751_OUT<0>2
    SLICE_X15Y84.D       Tilo                  0.259   ATM_Main_cont/money[31]_GND_27_o_mux_751_OUT<10>4
                                                       ATM_Main_cont/money[31]_GND_27_o_mux_751_OUT<10>41
    SLICE_X25Y93.A4      net (fanout=29)       1.702   ATM_Main_cont/money[31]_GND_27_o_mux_751_OUT<10>4
    SLICE_X25Y93.CLK     Tas                   0.322   ATM_Main_cont/money<28>
                                                       ATM_Main_cont/money[31]_GND_27_o_mux_751_OUT<27>4
                                                       ATM_Main_cont/money_27
    -------------------------------------------------  ---------------------------
    Total                                      9.294ns (1.639ns logic, 7.655ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ATM_Main_cont/data_inp/i_3 (SLICE_X32Y74.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.394ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ATM_Main_cont/data_inp/i_2 (FF)
  Destination:          ATM_Main_cont/data_inp/i_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.394ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ATM_Main_cont/data_inp/i_2 to ATM_Main_cont/data_inp/i_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y74.CQ      Tcko                  0.200   ATM_Main_cont/data_inp/i<2>
                                                       ATM_Main_cont/data_inp/i_2
    SLICE_X32Y74.C5      net (fanout=3)        0.073   ATM_Main_cont/data_inp/i<2>
    SLICE_X32Y74.CLK     Tah         (-Th)    -0.121   ATM_Main_cont/data_inp/i<2>
                                                       ATM_Main_cont/data_inp/Result<3>11
                                                       ATM_Main_cont/data_inp/i_3
    -------------------------------------------------  ---------------------------
    Total                                      0.394ns (0.321ns logic, 0.073ns route)
                                                       (81.5% logic, 18.5% route)

--------------------------------------------------------------------------------

Paths for end point comm/data_recieved_2 (SLICE_X1Y107.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.395ns (requirement - (clock path skew + uncertainty - data path))
  Source:               comm/h_2 (FF)
  Destination:          comm/data_recieved_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.397ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.040 - 0.038)
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: comm/h_2 to comm/data_recieved_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y107.CQ      Tcko                  0.200   comm/h<3>
                                                       comm/h_2
    SLICE_X1Y107.CX      net (fanout=1)        0.138   comm/h<2>
    SLICE_X1Y107.CLK     Tckdi       (-Th)    -0.059   comm/data_recieved<3>
                                                       comm/data_recieved_2
    -------------------------------------------------  ---------------------------
    Total                                      0.397ns (0.259ns logic, 0.138ns route)
                                                       (65.2% logic, 34.8% route)

--------------------------------------------------------------------------------

Paths for end point comm_fpga/count_1 (SLICE_X28Y121.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               comm_fpga/count_1 (FF)
  Destination:          comm_fpga/count_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: comm_fpga/count_1 to comm_fpga/count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y121.DQ     Tcko                  0.200   comm_fpga/count<1>
                                                       comm_fpga/count_1
    SLICE_X28Y121.D6     net (fanout=3)        0.025   comm_fpga/count<1>
    SLICE_X28Y121.CLK    Tah         (-Th)    -0.190   comm_fpga/count<1>
                                                       comm_fpga/Mmux_count_next9
                                                       comm_fpga/count_1
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.390ns logic, 0.025ns route)
                                                       (94.0% logic, 6.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: fx2Clk_in_BUFGP/BUFG/I0
  Logical resource: fx2Clk_in_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y7.I0
  Clock network: fx2Clk_in_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: debouncer5/count<3>/CLK
  Logical resource: debouncer5/count_0/CK
  Location pin: SLICE_X0Y79.CLK
  Clock network: fx2Clk_in_BUFGP
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: debouncer5/count<3>/CLK
  Logical resource: debouncer5/count_1/CK
  Location pin: SLICE_X0Y79.CLK
  Clock network: fx2Clk_in_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock fx2Clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fx2Clk_in      |   10.124|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 389032 paths, 0 nets, and 8101 connections

Design statistics:
   Minimum period:  10.124ns{1}   (Maximum frequency:  98.775MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Apr 30 21:12:45 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 478 MB



