// Seed: 2478261391
module module_0 (
    input tri0 id_0,
    input supply1 module_0,
    input supply1 id_2,
    output wor id_3,
    output supply1 id_4,
    output supply1 id_5,
    input supply0 id_6,
    input supply0 id_7
);
  wire  id_9;
  logic id_10;
  wire  id_11;
  wire  id_12;
endmodule
module module_1 (
    input supply0 id_0,
    output supply0 id_1,
    output uwire id_2,
    output tri1 id_3,
    input wor id_4,
    output uwire id_5,
    input tri0 id_6,
    input tri1 id_7,
    input supply0 id_8
);
  logic id_10 = id_4;
  assign id_10 = -1;
  module_0 modCall_1 (
      id_6,
      id_0,
      id_4,
      id_1,
      id_5,
      id_5,
      id_6,
      id_4
  );
  assign modCall_1.id_2 = 0;
  assign id_3 = id_0;
endmodule
