<stg><name>dense_latency<ap_fixed<19, 11, 5, 3, 0>, ap_fixed<19, 11, 5, 3, 0>, config2></name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:0 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1694

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="836" op_0_bw="836" op_1_bw="836">
<![CDATA[
fpga_resource_hint.entry.1967:1 %data_val_read = read i836 @_ssdm_op_Read.ap_auto.i836, i836 %data_val

]]></Node>
<StgValue><ssdm name="data_val_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="19" op_0_bw="836">
<![CDATA[
fpga_resource_hint.entry.1967:2 %a = trunc i836 %data_val_read

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="20" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:3 %sext_ln40 = sext i19 %a

]]></Node>
<StgValue><ssdm name="sext_ln40"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="25" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:4 %sext_ln40_1 = sext i19 %a

]]></Node>
<StgValue><ssdm name="sext_ln40_1"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="26" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5 %sext_ln40_2 = sext i19 %a

]]></Node>
<StgValue><ssdm name="sext_ln40_2"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="24" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6 %sext_ln40_3 = sext i19 %a

]]></Node>
<StgValue><ssdm name="sext_ln40_3"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="23" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:7 %sext_ln40_4 = sext i19 %a

]]></Node>
<StgValue><ssdm name="sext_ln40_4"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="22" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:8 %sext_ln40_5 = sext i19 %a

]]></Node>
<StgValue><ssdm name="sext_ln40_5"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:9 %rbegin403 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1692

]]></Node>
<StgValue><ssdm name="rbegin403"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:10 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:11 %rend1963 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1692, i32 %rbegin403

]]></Node>
<StgValue><ssdm name="rend1963"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:12 %rbegin405 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1678

]]></Node>
<StgValue><ssdm name="rbegin405"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
fpga_resource_hint.entry.1967:13 %mul_ln73 = mul i22 %sext_ln40_5, i22 4194301

]]></Node>
<StgValue><ssdm name="mul_ln73"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:14 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="17" op_0_bw="17" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:15 %mult = partselect i17 @_ssdm_op_PartSelect.i17.i22.i32.i32, i22 %mul_ln73, i32 4, i32 20

]]></Node>
<StgValue><ssdm name="mult"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="19" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:16 %sext_ln41 = sext i17 %mult

]]></Node>
<StgValue><ssdm name="sext_ln41"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:17 %sext_ln17 = sext i17 %mult

]]></Node>
<StgValue><ssdm name="sext_ln17"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:18 %rend1961 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1678, i32 %rbegin405

]]></Node>
<StgValue><ssdm name="rend1961"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:19 %rbegin407 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1691

]]></Node>
<StgValue><ssdm name="rbegin407"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
fpga_resource_hint.entry.1967:20 %mul_ln73_224 = mul i23 %sext_ln40_4, i23 5

]]></Node>
<StgValue><ssdm name="mul_ln73_224"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:21 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln73_224, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="19" op_0_bw="19" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:22 %mult_1 = partselect i19 @_ssdm_op_PartSelect.i19.i23.i32.i32, i23 %mul_ln73_224, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:23 %rend1959 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1691, i32 %rbegin407

]]></Node>
<StgValue><ssdm name="rend1959"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:24 %rbegin409 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1689

]]></Node>
<StgValue><ssdm name="rbegin409"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
fpga_resource_hint.entry.1967:25 %mul_ln73_225 = mul i22 %sext_ln40_5, i22 3

]]></Node>
<StgValue><ssdm name="mul_ln73_225"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:26 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73_225, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="18" op_0_bw="18" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:27 %mult_2 = partselect i18 @_ssdm_op_PartSelect.i18.i22.i32.i32, i22 %mul_ln73_225, i32 4, i32 21

]]></Node>
<StgValue><ssdm name="mult_2"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:28 %sext_ln41_167 = sext i18 %mult_2

]]></Node>
<StgValue><ssdm name="sext_ln41_167"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:29 %rend1957 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1689, i32 %rbegin409

]]></Node>
<StgValue><ssdm name="rend1957"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:30 %rbegin411 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1661

]]></Node>
<StgValue><ssdm name="rbegin411"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:31 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln73_224, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:32 %rend1955 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1661, i32 %rbegin411

]]></Node>
<StgValue><ssdm name="rend1955"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:33 %rbegin413 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1659

]]></Node>
<StgValue><ssdm name="rbegin413"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:34 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:35 %rend1953 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1659, i32 %rbegin413

]]></Node>
<StgValue><ssdm name="rend1953"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:36 %rbegin415 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1672

]]></Node>
<StgValue><ssdm name="rbegin415"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
fpga_resource_hint.entry.1967:37 %mul_ln73_226 = mul i22 %sext_ln40_5, i22 4194300

]]></Node>
<StgValue><ssdm name="mul_ln73_226"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:38 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73_226, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="18" op_0_bw="18" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:39 %mult_3 = partselect i18 @_ssdm_op_PartSelect.i18.i22.i32.i32, i22 %mul_ln73_226, i32 4, i32 21

]]></Node>
<StgValue><ssdm name="mult_3"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:40 %sext_ln41_168 = sext i18 %mult_3

]]></Node>
<StgValue><ssdm name="sext_ln41_168"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:41 %rend1951 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1672, i32 %rbegin415

]]></Node>
<StgValue><ssdm name="rend1951"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:42 %rbegin417 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1702

]]></Node>
<StgValue><ssdm name="rbegin417"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
fpga_resource_hint.entry.1967:43 %mul_ln73_227 = mul i24 %sext_ln40_3, i24 11

]]></Node>
<StgValue><ssdm name="mul_ln73_227"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:44 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i24 %mul_ln73_227, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="19" op_0_bw="19" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:45 %mult_4 = partselect i19 @_ssdm_op_PartSelect.i19.i24.i32.i32, i24 %mul_ln73_227, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_4"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:46 %rend1949 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1702, i32 %rbegin417

]]></Node>
<StgValue><ssdm name="rend1949"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:47 %rbegin419 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1655

]]></Node>
<StgValue><ssdm name="rbegin419"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
fpga_resource_hint.entry.1967:48 %mul_ln73_228 = mul i26 %sext_ln40_2, i26 67108824

]]></Node>
<StgValue><ssdm name="mul_ln73_228"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:49 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln73_228, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="19" op_0_bw="19" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:50 %mult_5 = partselect i19 @_ssdm_op_PartSelect.i19.i26.i32.i32, i26 %mul_ln73_228, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_5"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:51 %rend1947 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1655, i32 %rbegin419

]]></Node>
<StgValue><ssdm name="rend1947"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:52 %rbegin420 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1686

]]></Node>
<StgValue><ssdm name="rbegin420"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
fpga_resource_hint.entry.1967:53 %mul_ln73_229 = mul i24 %sext_ln40_3, i24 9

]]></Node>
<StgValue><ssdm name="mul_ln73_229"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:54 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i24 %mul_ln73_229, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="19" op_0_bw="19" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:55 %mult_6 = partselect i19 @_ssdm_op_PartSelect.i19.i24.i32.i32, i24 %mul_ln73_229, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_6"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:56 %rend1945 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1686, i32 %rbegin420

]]></Node>
<StgValue><ssdm name="rend1945"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:57 %rbegin421 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1699

]]></Node>
<StgValue><ssdm name="rbegin421"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:58 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:59 %rend1943 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1699, i32 %rbegin421

]]></Node>
<StgValue><ssdm name="rend1943"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:60 %rbegin423 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1651

]]></Node>
<StgValue><ssdm name="rbegin423"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
fpga_resource_hint.entry.1967:61 %mul_ln73_230 = mul i23 %sext_ln40_4, i23 6

]]></Node>
<StgValue><ssdm name="mul_ln73_230"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:62 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln73_230, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="19" op_0_bw="19" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:63 %mult_7 = partselect i19 @_ssdm_op_PartSelect.i19.i23.i32.i32, i23 %mul_ln73_230, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_7"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:64 %rend1941 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1651, i32 %rbegin423

]]></Node>
<StgValue><ssdm name="rend1941"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:65 %rbegin425 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1683

]]></Node>
<StgValue><ssdm name="rbegin425"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:66 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln73_224, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:67 %rend1939 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1683, i32 %rbegin425

]]></Node>
<StgValue><ssdm name="rend1939"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:68 %rbegin426 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1688

]]></Node>
<StgValue><ssdm name="rbegin426"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
fpga_resource_hint.entry.1967:69 %mul_ln73_231 = mul i25 %sext_ln40_1, i25 21

]]></Node>
<StgValue><ssdm name="mul_ln73_231"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:70 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln73_231, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="19" op_0_bw="19" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:71 %mult_8 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln73_231, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_8"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:72 %rend1937 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1688, i32 %rbegin426

]]></Node>
<StgValue><ssdm name="rend1937"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:73 %rbegin427 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1675

]]></Node>
<StgValue><ssdm name="rbegin427"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.entry.1967:74 %sub_ln73 = sub i20 0, i20 %sext_ln40

]]></Node>
<StgValue><ssdm name="sub_ln73"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:75 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="16" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:76 %mult_9 = partselect i16 @_ssdm_op_PartSelect.i16.i20.i32.i32, i20 %sub_ln73, i32 4, i32 19

]]></Node>
<StgValue><ssdm name="mult_9"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="19" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:77 %sext_ln41_169 = sext i16 %mult_9

]]></Node>
<StgValue><ssdm name="sext_ln41_169"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:78 %sext_ln17_22 = sext i16 %mult_9

]]></Node>
<StgValue><ssdm name="sext_ln17_22"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:79 %rend1935 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1675, i32 %rbegin427

]]></Node>
<StgValue><ssdm name="rend1935"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:80 %rbegin429 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1687

]]></Node>
<StgValue><ssdm name="rbegin429"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:81 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln73_230, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:82 %rend1933 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1687, i32 %rbegin429

]]></Node>
<StgValue><ssdm name="rend1933"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:83 %rbegin431 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1685

]]></Node>
<StgValue><ssdm name="rbegin431"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:84 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:85 %rend1931 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1685, i32 %rbegin431

]]></Node>
<StgValue><ssdm name="rend1931"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:86 %rbegin432 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1671

]]></Node>
<StgValue><ssdm name="rbegin432"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="836" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:87 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i836 %data_val, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="15" op_0_bw="15" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:88 %mult_10 = partselect i15 @_ssdm_op_PartSelect.i15.i836.i32.i32, i836 %data_val_read, i32 4, i32 18

]]></Node>
<StgValue><ssdm name="mult_10"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="17" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.1967:89 %sext_ln17_43 = sext i15 %mult_10

]]></Node>
<StgValue><ssdm name="sext_ln17_43"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:90 %rend1929 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1671, i32 %rbegin432

]]></Node>
<StgValue><ssdm name="rend1929"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:91 %rbegin433 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1656

]]></Node>
<StgValue><ssdm name="rbegin433"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:92 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:93 %rend1927 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1656, i32 %rbegin433

]]></Node>
<StgValue><ssdm name="rend1927"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:94 %rbegin435 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1669

]]></Node>
<StgValue><ssdm name="rbegin435"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:95 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73_225, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:96 %rend1925 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1669, i32 %rbegin435

]]></Node>
<StgValue><ssdm name="rend1925"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:97 %rbegin437 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1654

]]></Node>
<StgValue><ssdm name="rbegin437"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:98 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73_225, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:99 %rend1923 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1654, i32 %rbegin437

]]></Node>
<StgValue><ssdm name="rend1923"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:100 %rbegin439 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1667

]]></Node>
<StgValue><ssdm name="rbegin439"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:101 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:102 %rend1921 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1667, i32 %rbegin439

]]></Node>
<StgValue><ssdm name="rend1921"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:103 %rbegin441 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1679

]]></Node>
<StgValue><ssdm name="rbegin441"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
fpga_resource_hint.entry.1967:104 %mul_ln73_232 = mul i24 %sext_ln40_3, i24 16777204

]]></Node>
<StgValue><ssdm name="mul_ln73_232"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:105 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i24 %mul_ln73_232, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="19" op_0_bw="19" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:106 %mult_11 = partselect i19 @_ssdm_op_PartSelect.i19.i24.i32.i32, i24 %mul_ln73_232, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_11"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:107 %rend1919 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1679, i32 %rbegin441

]]></Node>
<StgValue><ssdm name="rend1919"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="17" op_0_bw="17" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:108 %mult_12 = partselect i17 @_ssdm_op_PartSelect.i17.i836.i32.i32, i836 %data_val_read, i32 2, i32 18

]]></Node>
<StgValue><ssdm name="mult_12"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="19" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:109 %sext_ln41_153 = sext i17 %mult_12

]]></Node>
<StgValue><ssdm name="sext_ln41_153"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:110 %rbegin442 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1605

]]></Node>
<StgValue><ssdm name="rbegin442"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:111 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:112 %rend1911 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1605, i32 %rbegin442

]]></Node>
<StgValue><ssdm name="rend1911"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:113 %rbegin443 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1677

]]></Node>
<StgValue><ssdm name="rbegin443"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
fpga_resource_hint.entry.1967:114 %mul_ln73_233 = mul i24 %sext_ln40_3, i24 16777206

]]></Node>
<StgValue><ssdm name="mul_ln73_233"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:115 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i24 %mul_ln73_233, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="19" op_0_bw="19" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:116 %mult_13 = partselect i19 @_ssdm_op_PartSelect.i19.i24.i32.i32, i24 %mul_ln73_233, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_13"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:117 %rend1909 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1677, i32 %rbegin443

]]></Node>
<StgValue><ssdm name="rend1909"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:118 %rbegin445 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1660

]]></Node>
<StgValue><ssdm name="rbegin445"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
fpga_resource_hint.entry.1967:119 %mul_ln73_234 = mul i23 %sext_ln40_4, i23 8388602

]]></Node>
<StgValue><ssdm name="mul_ln73_234"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:120 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln73_234, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="18" op_0_bw="18" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:121 %mult_14 = partselect i18 @_ssdm_op_PartSelect.i18.i23.i32.i32, i23 %mul_ln73_234, i32 4, i32 21

]]></Node>
<StgValue><ssdm name="mult_14"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:122 %sext_ln41_171 = sext i18 %mult_14

]]></Node>
<StgValue><ssdm name="sext_ln41_171"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:123 %rend1907 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1660, i32 %rbegin445

]]></Node>
<StgValue><ssdm name="rend1907"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:124 %rbegin447 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1645

]]></Node>
<StgValue><ssdm name="rbegin447"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="836" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:125 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i836 %data_val, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:126 %rend1905 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1645, i32 %rbegin447

]]></Node>
<StgValue><ssdm name="rend1905"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:127 %rbegin449 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1658

]]></Node>
<StgValue><ssdm name="rbegin449"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
fpga_resource_hint.entry.1967:128 %mul_ln73_235 = mul i23 %sext_ln40_4, i23 8388600

]]></Node>
<StgValue><ssdm name="mul_ln73_235"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:129 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln73_235, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="19" op_0_bw="19" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:130 %mult_15 = partselect i19 @_ssdm_op_PartSelect.i19.i23.i32.i32, i23 %mul_ln73_235, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_15"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:131 %rend1903 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1658, i32 %rbegin449

]]></Node>
<StgValue><ssdm name="rend1903"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:132 %rbegin451 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1698

]]></Node>
<StgValue><ssdm name="rbegin451"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
fpga_resource_hint.entry.1967:133 %mul_ln73_236 = mul i25 %sext_ln40_1, i25 33554408

]]></Node>
<StgValue><ssdm name="mul_ln73_236"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:134 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln73_236, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="19" op_0_bw="19" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:135 %mult_16 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln73_236, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_16"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:136 %rend1901 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1698, i32 %rbegin451

]]></Node>
<StgValue><ssdm name="rend1901"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="19" op_0_bw="19" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:137 %a_1 = partselect i19 @_ssdm_op_PartSelect.i19.i836.i32.i32, i836 %data_val_read, i32 19, i32 37

]]></Node>
<StgValue><ssdm name="a_1"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="22" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:138 %sext_ln40_6 = sext i19 %a_1

]]></Node>
<StgValue><ssdm name="sext_ln40_6"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="20" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:139 %sext_ln40_7 = sext i19 %a_1

]]></Node>
<StgValue><ssdm name="sext_ln40_7"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:140 %rbegin452 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1684

]]></Node>
<StgValue><ssdm name="rbegin452"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:141 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:142 %rend1899 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1684, i32 %rbegin452

]]></Node>
<StgValue><ssdm name="rend1899"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:143 %rbegin453 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1641

]]></Node>
<StgValue><ssdm name="rbegin453"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.entry.1967:144 %sub_ln73_26 = sub i20 0, i20 %sext_ln40_7

]]></Node>
<StgValue><ssdm name="sub_ln73_26"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:145 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_26, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="16" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:146 %mult_17 = partselect i16 @_ssdm_op_PartSelect.i16.i20.i32.i32, i20 %sub_ln73_26, i32 4, i32 19

]]></Node>
<StgValue><ssdm name="mult_17"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="19" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:147 %sext_ln41_172 = sext i16 %mult_17

]]></Node>
<StgValue><ssdm name="sext_ln41_172"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="18" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:148 %sext_ln17_93 = sext i16 %mult_17

]]></Node>
<StgValue><ssdm name="sext_ln17_93"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:149 %sext_ln17_114 = sext i16 %mult_17

]]></Node>
<StgValue><ssdm name="sext_ln17_114"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:150 %rend1897 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1641, i32 %rbegin453

]]></Node>
<StgValue><ssdm name="rend1897"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:151 %rbegin455 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1682

]]></Node>
<StgValue><ssdm name="rbegin455"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:152 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:153 %rend1895 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1682, i32 %rbegin455

]]></Node>
<StgValue><ssdm name="rend1895"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:154 %rbegin457 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1695

]]></Node>
<StgValue><ssdm name="rbegin457"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:155 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:156 %rend1893 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1695, i32 %rbegin457

]]></Node>
<StgValue><ssdm name="rend1893"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:157 %rbegin459 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1681

]]></Node>
<StgValue><ssdm name="rbegin459"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:158 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_26, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:159 %rend1891 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1681, i32 %rbegin459

]]></Node>
<StgValue><ssdm name="rend1891"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:160 %rbegin461 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1637

]]></Node>
<StgValue><ssdm name="rbegin461"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:161 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:162 %rend1889 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1637, i32 %rbegin461

]]></Node>
<StgValue><ssdm name="rend1889"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:163 %rbegin463 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1652

]]></Node>
<StgValue><ssdm name="rbegin463"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:164 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:165 %rend1887 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1652, i32 %rbegin463

]]></Node>
<StgValue><ssdm name="rend1887"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:166 %rbegin465 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1693

]]></Node>
<StgValue><ssdm name="rbegin465"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:167 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_26, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:168 %rend1885 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1693, i32 %rbegin465

]]></Node>
<StgValue><ssdm name="rend1885"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:169 %rbegin467 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1650

]]></Node>
<StgValue><ssdm name="rbegin467"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
fpga_resource_hint.entry.1967:170 %mul_ln73_237 = mul i22 %sext_ln40_6, i22 4194300

]]></Node>
<StgValue><ssdm name="mul_ln73_237"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:171 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73_237, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="18" op_0_bw="18" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:172 %mult_18 = partselect i18 @_ssdm_op_PartSelect.i18.i22.i32.i32, i22 %mul_ln73_237, i32 4, i32 21

]]></Node>
<StgValue><ssdm name="mult_18"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:173 %sext_ln41_173 = sext i18 %mult_18

]]></Node>
<StgValue><ssdm name="sext_ln41_173"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:174 %rend1883 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1650, i32 %rbegin467

]]></Node>
<StgValue><ssdm name="rend1883"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:175 %rbegin469 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1663

]]></Node>
<StgValue><ssdm name="rbegin469"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:176 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:177 %rend1881 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1663, i32 %rbegin469

]]></Node>
<StgValue><ssdm name="rend1881"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:178 %rbegin471 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1648

]]></Node>
<StgValue><ssdm name="rbegin471"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:179 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:180 %rend1879 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1648, i32 %rbegin471

]]></Node>
<StgValue><ssdm name="rend1879"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:181 %rbegin473 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1701

]]></Node>
<StgValue><ssdm name="rbegin473"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:182 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:183 %rend1877 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1701, i32 %rbegin473

]]></Node>
<StgValue><ssdm name="rend1877"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:184 %rbegin475 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1690

]]></Node>
<StgValue><ssdm name="rbegin475"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:185 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:186 %rend1875 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1690, i32 %rbegin475

]]></Node>
<StgValue><ssdm name="rend1875"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:187 %rbegin477 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1676

]]></Node>
<StgValue><ssdm name="rbegin477"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:188 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:189 %rend1873 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1676, i32 %rbegin477

]]></Node>
<StgValue><ssdm name="rend1873"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:190 %rbegin478 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1644

]]></Node>
<StgValue><ssdm name="rbegin478"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:191 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:192 %rend1871 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1644, i32 %rbegin478

]]></Node>
<StgValue><ssdm name="rend1871"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:193 %rbegin479 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1642

]]></Node>
<StgValue><ssdm name="rbegin479"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:194 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_1, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="15" op_0_bw="15" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:195 %mult_19 = partselect i15 @_ssdm_op_PartSelect.i15.i836.i32.i32, i836 %data_val_read, i32 23, i32 37

]]></Node>
<StgValue><ssdm name="mult_19"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="17" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.1967:196 %sext_ln17_1 = sext i15 %mult_19

]]></Node>
<StgValue><ssdm name="sext_ln17_1"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.1967:197 %sext_ln17_2 = sext i15 %mult_19

]]></Node>
<StgValue><ssdm name="sext_ln17_2"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:198 %rend1869 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1642, i32 %rbegin479

]]></Node>
<StgValue><ssdm name="rend1869"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:199 %rbegin481 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1628

]]></Node>
<StgValue><ssdm name="rbegin481"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:200 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:201 %rend1867 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1628, i32 %rbegin481

]]></Node>
<StgValue><ssdm name="rend1867"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:202 %rbegin483 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1627

]]></Node>
<StgValue><ssdm name="rbegin483"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:203 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:204 %rend1863 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1627, i32 %rbegin483

]]></Node>
<StgValue><ssdm name="rend1863"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:205 %rbegin485 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1640

]]></Node>
<StgValue><ssdm name="rbegin485"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:206 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:207 %rend1861 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1640, i32 %rbegin485

]]></Node>
<StgValue><ssdm name="rend1861"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:208 %rbegin487 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1638

]]></Node>
<StgValue><ssdm name="rbegin487"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:209 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:210 %rend1859 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1638, i32 %rbegin487

]]></Node>
<StgValue><ssdm name="rend1859"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:211 %rbegin489 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1657

]]></Node>
<StgValue><ssdm name="rbegin489"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:212 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_1, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:213 %rend1857 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1657, i32 %rbegin489

]]></Node>
<StgValue><ssdm name="rend1857"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:214 %rbegin491 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1700

]]></Node>
<StgValue><ssdm name="rbegin491"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:215 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:216 %rend1855 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1700, i32 %rbegin491

]]></Node>
<StgValue><ssdm name="rend1855"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:217 %rbegin493 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1668

]]></Node>
<StgValue><ssdm name="rbegin493"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:218 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:219 %rend1853 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1668, i32 %rbegin493

]]></Node>
<StgValue><ssdm name="rend1853"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:220 %rbegin495 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1653

]]></Node>
<StgValue><ssdm name="rbegin495"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:221 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_1, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:222 %rend1851 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1653, i32 %rbegin495

]]></Node>
<StgValue><ssdm name="rend1851"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:223 %rbegin497 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1697

]]></Node>
<StgValue><ssdm name="rbegin497"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:224 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:225 %rend1849 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1697, i32 %rbegin497

]]></Node>
<StgValue><ssdm name="rend1849"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:226 %rbegin498 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1664

]]></Node>
<StgValue><ssdm name="rbegin498"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:227 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:228 %rend1847 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1664, i32 %rbegin498

]]></Node>
<StgValue><ssdm name="rend1847"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:229 %rbegin499 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1646

]]></Node>
<StgValue><ssdm name="rbegin499"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:230 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:231 %rend1845 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1646, i32 %rbegin499

]]></Node>
<StgValue><ssdm name="rend1845"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:232 %rbegin501 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1631

]]></Node>
<StgValue><ssdm name="rbegin501"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:233 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_1, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:234 %rend1843 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1631, i32 %rbegin501

]]></Node>
<StgValue><ssdm name="rend1843"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:235 %rbegin503 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1498

]]></Node>
<StgValue><ssdm name="rbegin503"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:236 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:237 %rend1841 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1498, i32 %rbegin503

]]></Node>
<StgValue><ssdm name="rend1841"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:238 %rbegin505 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1602

]]></Node>
<StgValue><ssdm name="rbegin505"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:239 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:240 %rend1839 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1602, i32 %rbegin505

]]></Node>
<StgValue><ssdm name="rend1839"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:241 %rbegin507 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1615

]]></Node>
<StgValue><ssdm name="rbegin507"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:242 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:243 %rend1837 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1615, i32 %rbegin507

]]></Node>
<StgValue><ssdm name="rend1837"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="19" op_0_bw="19" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:244 %a_2 = partselect i19 @_ssdm_op_PartSelect.i19.i836.i32.i32, i836 %data_val_read, i32 38, i32 56

]]></Node>
<StgValue><ssdm name="a_2"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="22" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:245 %sext_ln40_8 = sext i19 %a_2

]]></Node>
<StgValue><ssdm name="sext_ln40_8"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="20" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:246 %sext_ln40_9 = sext i19 %a_2

]]></Node>
<StgValue><ssdm name="sext_ln40_9"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="21" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:247 %sext_ln40_10 = sext i19 %a_2

]]></Node>
<StgValue><ssdm name="sext_ln40_10"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:248 %rbegin509 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1614

]]></Node>
<StgValue><ssdm name="rbegin509"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
fpga_resource_hint.entry.1967:249 %mul_ln73_238 = mul i21 %sext_ln40_10, i21 2097150

]]></Node>
<StgValue><ssdm name="mul_ln73_238"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:250 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln73_238, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="17" op_0_bw="17" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:251 %mult_20 = partselect i17 @_ssdm_op_PartSelect.i17.i21.i32.i32, i21 %mul_ln73_238, i32 4, i32 20

]]></Node>
<StgValue><ssdm name="mult_20"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="19" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:252 %sext_ln41_174 = sext i17 %mult_20

]]></Node>
<StgValue><ssdm name="sext_ln41_174"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:253 %rend1835 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1614, i32 %rbegin509

]]></Node>
<StgValue><ssdm name="rend1835"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="16" op_0_bw="16" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:254 %mult_21 = partselect i16 @_ssdm_op_PartSelect.i16.i836.i32.i32, i836 %data_val_read, i32 41, i32 56

]]></Node>
<StgValue><ssdm name="mult_21"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:255 %sext_ln17_3 = sext i16 %mult_21

]]></Node>
<StgValue><ssdm name="sext_ln17_3"/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="18" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:256 %sext_ln17_4 = sext i16 %mult_21

]]></Node>
<StgValue><ssdm name="sext_ln17_4"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:257 %rbegin511 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1494

]]></Node>
<StgValue><ssdm name="rbegin511"/></StgValue>
</operation>

<operation id="260" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.entry.1967:258 %sub_ln73_27 = sub i20 0, i20 %sext_ln40_9

]]></Node>
<StgValue><ssdm name="sub_ln73_27"/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:259 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_27, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="262" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="16" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:260 %mult_22 = partselect i16 @_ssdm_op_PartSelect.i16.i20.i32.i32, i20 %sub_ln73_27, i32 4, i32 19

]]></Node>
<StgValue><ssdm name="mult_22"/></StgValue>
</operation>

<operation id="263" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="19" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:261 %sext_ln41_175 = sext i16 %mult_22

]]></Node>
<StgValue><ssdm name="sext_ln41_175"/></StgValue>
</operation>

<operation id="264" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="18" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:262 %sext_ln17_116 = sext i16 %mult_22

]]></Node>
<StgValue><ssdm name="sext_ln17_116"/></StgValue>
</operation>

<operation id="265" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:263 %sext_ln17_117 = sext i16 %mult_22

]]></Node>
<StgValue><ssdm name="sext_ln17_117"/></StgValue>
</operation>

<operation id="266" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:264 %rend1831 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1494, i32 %rbegin511

]]></Node>
<StgValue><ssdm name="rend1831"/></StgValue>
</operation>

<operation id="267" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:265 %rbegin513 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1598

]]></Node>
<StgValue><ssdm name="rbegin513"/></StgValue>
</operation>

<operation id="268" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:266 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_27, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="269" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:267 %rend1829 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1598, i32 %rbegin513

]]></Node>
<StgValue><ssdm name="rend1829"/></StgValue>
</operation>

<operation id="270" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:268 %rbegin515 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1611

]]></Node>
<StgValue><ssdm name="rbegin515"/></StgValue>
</operation>

<operation id="271" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:269 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_27, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="272" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:270 %rend1827 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1611, i32 %rbegin515

]]></Node>
<StgValue><ssdm name="rend1827"/></StgValue>
</operation>

<operation id="273" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:271 %rbegin517 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1624

]]></Node>
<StgValue><ssdm name="rbegin517"/></StgValue>
</operation>

<operation id="274" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:272 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="275" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:273 %rend1825 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1624, i32 %rbegin517

]]></Node>
<StgValue><ssdm name="rend1825"/></StgValue>
</operation>

<operation id="276" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:274 %rbegin519 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1621

]]></Node>
<StgValue><ssdm name="rbegin519"/></StgValue>
</operation>

<operation id="277" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:275 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="278" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:276 %rend1821 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1621, i32 %rbegin519

]]></Node>
<StgValue><ssdm name="rend1821"/></StgValue>
</operation>

<operation id="279" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:277 %rbegin521 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1635

]]></Node>
<StgValue><ssdm name="rbegin521"/></StgValue>
</operation>

<operation id="280" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:278 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_27, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="281" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:279 %rend1819 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1635, i32 %rbegin521

]]></Node>
<StgValue><ssdm name="rend1819"/></StgValue>
</operation>

<operation id="282" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:280 %rbegin523 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1606

]]></Node>
<StgValue><ssdm name="rbegin523"/></StgValue>
</operation>

<operation id="283" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:281 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_2, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="284" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="15" op_0_bw="15" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:282 %mult_23 = partselect i15 @_ssdm_op_PartSelect.i15.i836.i32.i32, i836 %data_val_read, i32 42, i32 56

]]></Node>
<StgValue><ssdm name="mult_23"/></StgValue>
</operation>

<operation id="285" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="18" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.1967:283 %sext_ln17_118 = sext i15 %mult_23

]]></Node>
<StgValue><ssdm name="sext_ln17_118"/></StgValue>
</operation>

<operation id="286" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="17" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.1967:284 %sext_ln17_5 = sext i15 %mult_23

]]></Node>
<StgValue><ssdm name="sext_ln17_5"/></StgValue>
</operation>

<operation id="287" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="16" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.1967:285 %sext_ln17_6 = sext i15 %mult_23

]]></Node>
<StgValue><ssdm name="sext_ln17_6"/></StgValue>
</operation>

<operation id="288" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:286 %rend1817 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1606, i32 %rbegin523

]]></Node>
<StgValue><ssdm name="rend1817"/></StgValue>
</operation>

<operation id="289" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:287 %rbegin525 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1630

]]></Node>
<StgValue><ssdm name="rbegin525"/></StgValue>
</operation>

<operation id="290" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:288 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_2, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="291" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:289 %rend1815 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1630, i32 %rbegin525

]]></Node>
<StgValue><ssdm name="rend1815"/></StgValue>
</operation>

<operation id="292" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:290 %rbegin527 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1617

]]></Node>
<StgValue><ssdm name="rbegin527"/></StgValue>
</operation>

<operation id="293" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:291 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="294" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:292 %rend1813 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1617, i32 %rbegin527

]]></Node>
<StgValue><ssdm name="rend1813"/></StgValue>
</operation>

<operation id="295" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:293 %rbegin529 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1603

]]></Node>
<StgValue><ssdm name="rbegin529"/></StgValue>
</operation>

<operation id="296" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:294 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_27, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="297" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:295 %rend1811 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1603, i32 %rbegin529

]]></Node>
<StgValue><ssdm name="rend1811"/></StgValue>
</operation>

<operation id="298" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:296 %rbegin531 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1616

]]></Node>
<StgValue><ssdm name="rbegin531"/></StgValue>
</operation>

<operation id="299" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:297 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="300" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:298 %rend1809 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1616, i32 %rbegin531

]]></Node>
<StgValue><ssdm name="rend1809"/></StgValue>
</operation>

<operation id="301" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:299 %rbegin533 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1601

]]></Node>
<StgValue><ssdm name="rbegin533"/></StgValue>
</operation>

<operation id="302" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:300 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="303" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:301 %rend1807 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1601, i32 %rbegin533

]]></Node>
<StgValue><ssdm name="rend1807"/></StgValue>
</operation>

<operation id="304" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:302 %rbegin535 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1613

]]></Node>
<StgValue><ssdm name="rbegin535"/></StgValue>
</operation>

<operation id="305" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:303 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="306" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:304 %rend1805 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1613, i32 %rbegin535

]]></Node>
<StgValue><ssdm name="rend1805"/></StgValue>
</operation>

<operation id="307" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:305 %rbegin537 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1599

]]></Node>
<StgValue><ssdm name="rbegin537"/></StgValue>
</operation>

<operation id="308" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:306 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="309" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:307 %rend1803 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1599, i32 %rbegin537

]]></Node>
<StgValue><ssdm name="rend1803"/></StgValue>
</operation>

<operation id="310" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:308 %rbegin539 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1612

]]></Node>
<StgValue><ssdm name="rbegin539"/></StgValue>
</operation>

<operation id="311" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:309 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_27, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="312" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:310 %rend1801 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1612, i32 %rbegin539

]]></Node>
<StgValue><ssdm name="rend1801"/></StgValue>
</operation>

<operation id="313" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:311 %rbegin541 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1597

]]></Node>
<StgValue><ssdm name="rbegin541"/></StgValue>
</operation>

<operation id="314" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:312 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="315" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:313 %rend1799 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1597, i32 %rbegin541

]]></Node>
<StgValue><ssdm name="rend1799"/></StgValue>
</operation>

<operation id="316" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:314 %rbegin543 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1609

]]></Node>
<StgValue><ssdm name="rbegin543"/></StgValue>
</operation>

<operation id="317" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:315 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_27, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="318" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:316 %rend1797 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1609, i32 %rbegin543

]]></Node>
<StgValue><ssdm name="rend1797"/></StgValue>
</operation>

<operation id="319" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:317 %rbegin545 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1512

]]></Node>
<StgValue><ssdm name="rbegin545"/></StgValue>
</operation>

<operation id="320" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:318 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_27, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="321" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:319 %rend1795 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1512, i32 %rbegin545

]]></Node>
<StgValue><ssdm name="rend1795"/></StgValue>
</operation>

<operation id="322" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:320 %rbegin547 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1619

]]></Node>
<StgValue><ssdm name="rbegin547"/></StgValue>
</operation>

<operation id="323" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:321 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_2, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="324" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:322 %rend1793 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1619, i32 %rbegin547

]]></Node>
<StgValue><ssdm name="rend1793"/></StgValue>
</operation>

<operation id="325" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:323 %rbegin549 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1620

]]></Node>
<StgValue><ssdm name="rbegin549"/></StgValue>
</operation>

<operation id="326" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:324 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="327" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:325 %rend1791 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1620, i32 %rbegin549

]]></Node>
<StgValue><ssdm name="rend1791"/></StgValue>
</operation>

<operation id="328" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:326 %rbegin551 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1538

]]></Node>
<StgValue><ssdm name="rbegin551"/></StgValue>
</operation>

<operation id="329" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:327 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_27, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="330" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:328 %rend1789 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1538, i32 %rbegin551

]]></Node>
<StgValue><ssdm name="rend1789"/></StgValue>
</operation>

<operation id="331" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:329 %rbegin553 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1522

]]></Node>
<StgValue><ssdm name="rbegin553"/></StgValue>
</operation>

<operation id="332" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:330 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_2, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="333" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:331 %rend1785 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1522, i32 %rbegin553

]]></Node>
<StgValue><ssdm name="rend1785"/></StgValue>
</operation>

<operation id="334" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:332 %rbegin555 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1588

]]></Node>
<StgValue><ssdm name="rbegin555"/></StgValue>
</operation>

<operation id="335" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:333 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="336" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:334 %rend1783 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1588, i32 %rbegin555

]]></Node>
<StgValue><ssdm name="rend1783"/></StgValue>
</operation>

<operation id="337" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:335 %rbegin557 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1626

]]></Node>
<StgValue><ssdm name="rbegin557"/></StgValue>
</operation>

<operation id="338" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
fpga_resource_hint.entry.1967:336 %mul_ln73_239 = mul i22 %sext_ln40_8, i22 3

]]></Node>
<StgValue><ssdm name="mul_ln73_239"/></StgValue>
</operation>

<operation id="339" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:337 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73_239, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="340" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="18" op_0_bw="18" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:338 %mult_24 = partselect i18 @_ssdm_op_PartSelect.i18.i22.i32.i32, i22 %mul_ln73_239, i32 4, i32 21

]]></Node>
<StgValue><ssdm name="mult_24"/></StgValue>
</operation>

<operation id="341" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:339 %sext_ln41_176 = sext i18 %mult_24

]]></Node>
<StgValue><ssdm name="sext_ln41_176"/></StgValue>
</operation>

<operation id="342" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:340 %rend1781 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1626, i32 %rbegin557

]]></Node>
<StgValue><ssdm name="rend1781"/></StgValue>
</operation>

<operation id="343" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:341 %rbegin559 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1639

]]></Node>
<StgValue><ssdm name="rbegin559"/></StgValue>
</operation>

<operation id="344" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:342 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln73_238, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="345" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:343 %rend1779 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1639, i32 %rbegin559

]]></Node>
<StgValue><ssdm name="rend1779"/></StgValue>
</operation>

<operation id="346" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:344 %rbegin561 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1518

]]></Node>
<StgValue><ssdm name="rbegin561"/></StgValue>
</operation>

<operation id="347" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:345 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="348" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:346 %rend1777 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1518, i32 %rbegin561

]]></Node>
<StgValue><ssdm name="rend1777"/></StgValue>
</operation>

<operation id="349" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:347 %rbegin563 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1584

]]></Node>
<StgValue><ssdm name="rbegin563"/></StgValue>
</operation>

<operation id="350" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:348 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73_239, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="351" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:349 %rend1773 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1584, i32 %rbegin563

]]></Node>
<StgValue><ssdm name="rend1773"/></StgValue>
</operation>

<operation id="352" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="19" op_0_bw="19" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:350 %a_3 = partselect i19 @_ssdm_op_PartSelect.i19.i836.i32.i32, i836 %data_val_read, i32 57, i32 75

]]></Node>
<StgValue><ssdm name="a_3"/></StgValue>
</operation>

<operation id="353" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="21" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:351 %sext_ln40_11 = sext i19 %a_3

]]></Node>
<StgValue><ssdm name="sext_ln40_11"/></StgValue>
</operation>

<operation id="354" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="24" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:352 %sext_ln40_12 = sext i19 %a_3

]]></Node>
<StgValue><ssdm name="sext_ln40_12"/></StgValue>
</operation>

<operation id="355" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="26" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:353 %sext_ln40_13 = sext i19 %a_3

]]></Node>
<StgValue><ssdm name="sext_ln40_13"/></StgValue>
</operation>

<operation id="356" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="23" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:354 %sext_ln40_14 = sext i19 %a_3

]]></Node>
<StgValue><ssdm name="sext_ln40_14"/></StgValue>
</operation>

<operation id="357" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="22" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:355 %sext_ln40_15 = sext i19 %a_3

]]></Node>
<StgValue><ssdm name="sext_ln40_15"/></StgValue>
</operation>

<operation id="358" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:356 %rbegin565 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1622

]]></Node>
<StgValue><ssdm name="rbegin565"/></StgValue>
</operation>

<operation id="359" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
fpga_resource_hint.entry.1967:357 %mul_ln73_240 = mul i22 %sext_ln40_15, i22 3

]]></Node>
<StgValue><ssdm name="mul_ln73_240"/></StgValue>
</operation>

<operation id="360" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:358 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73_240, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="361" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="18" op_0_bw="18" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:359 %mult_25 = partselect i18 @_ssdm_op_PartSelect.i18.i22.i32.i32, i22 %mul_ln73_240, i32 4, i32 21

]]></Node>
<StgValue><ssdm name="mult_25"/></StgValue>
</operation>

<operation id="362" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:360 %sext_ln41_177 = sext i18 %mult_25

]]></Node>
<StgValue><ssdm name="sext_ln41_177"/></StgValue>
</operation>

<operation id="363" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:361 %rend1771 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1622, i32 %rbegin565

]]></Node>
<StgValue><ssdm name="rend1771"/></StgValue>
</operation>

<operation id="364" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:362 %rbegin566 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1674

]]></Node>
<StgValue><ssdm name="rbegin566"/></StgValue>
</operation>

<operation id="365" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
fpga_resource_hint.entry.1967:363 %mul_ln73_241 = mul i23 %sext_ln40_14, i23 8388603

]]></Node>
<StgValue><ssdm name="mul_ln73_241"/></StgValue>
</operation>

<operation id="366" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:364 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln73_241, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="367" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="18" op_0_bw="18" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:365 %mult_26 = partselect i18 @_ssdm_op_PartSelect.i18.i23.i32.i32, i23 %mul_ln73_241, i32 4, i32 21

]]></Node>
<StgValue><ssdm name="mult_26"/></StgValue>
</operation>

<operation id="368" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:366 %sext_ln41_178 = sext i18 %mult_26

]]></Node>
<StgValue><ssdm name="sext_ln41_178"/></StgValue>
</operation>

<operation id="369" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:367 %rend1769 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1674, i32 %rbegin566

]]></Node>
<StgValue><ssdm name="rend1769"/></StgValue>
</operation>

<operation id="370" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:368 %rbegin567 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1649

]]></Node>
<StgValue><ssdm name="rbegin567"/></StgValue>
</operation>

<operation id="371" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:369 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="372" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:370 %rend1767 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1649, i32 %rbegin567

]]></Node>
<StgValue><ssdm name="rend1767"/></StgValue>
</operation>

<operation id="373" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="16" op_0_bw="16" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:371 %mult_27 = partselect i16 @_ssdm_op_PartSelect.i16.i836.i32.i32, i836 %data_val_read, i32 60, i32 75

]]></Node>
<StgValue><ssdm name="mult_27"/></StgValue>
</operation>

<operation id="374" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:372 %sext_ln17_7 = sext i16 %mult_27

]]></Node>
<StgValue><ssdm name="sext_ln17_7"/></StgValue>
</operation>

<operation id="375" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="18" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:373 %sext_ln17_8 = sext i16 %mult_27

]]></Node>
<StgValue><ssdm name="sext_ln17_8"/></StgValue>
</operation>

<operation id="376" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:374 %rbegin569 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1647

]]></Node>
<StgValue><ssdm name="rbegin569"/></StgValue>
</operation>

<operation id="377" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:375 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73_240, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="378" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:376 %rend1763 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1647, i32 %rbegin569

]]></Node>
<StgValue><ssdm name="rend1763"/></StgValue>
</operation>

<operation id="379" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="20" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:377 %sext_ln73 = sext i19 %a_3

]]></Node>
<StgValue><ssdm name="sext_ln73"/></StgValue>
</operation>

<operation id="380" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.entry.1967:378 %sub_ln73_28 = sub i20 0, i20 %sext_ln73

]]></Node>
<StgValue><ssdm name="sub_ln73_28"/></StgValue>
</operation>

<operation id="381" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="16" op_0_bw="16" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:379 %mult_28 = partselect i16 @_ssdm_op_PartSelect.i16.i20.i32.i32, i20 %sub_ln73_28, i32 4, i32 19

]]></Node>
<StgValue><ssdm name="mult_28"/></StgValue>
</operation>

<operation id="382" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="18" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:380 %sext_ln17_119 = sext i16 %mult_28

]]></Node>
<StgValue><ssdm name="sext_ln17_119"/></StgValue>
</operation>

<operation id="383" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:381 %rbegin571 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1592

]]></Node>
<StgValue><ssdm name="rbegin571"/></StgValue>
</operation>

<operation id="384" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
fpga_resource_hint.entry.1967:382 %mul_ln73_242 = mul i22 %sext_ln40_15, i22 4194301

]]></Node>
<StgValue><ssdm name="mul_ln73_242"/></StgValue>
</operation>

<operation id="385" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:383 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73_242, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="386" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="17" op_0_bw="17" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:384 %mult_29 = partselect i17 @_ssdm_op_PartSelect.i17.i22.i32.i32, i22 %mul_ln73_242, i32 4, i32 20

]]></Node>
<StgValue><ssdm name="mult_29"/></StgValue>
</operation>

<operation id="387" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:385 %sext_ln17_120 = sext i17 %mult_29

]]></Node>
<StgValue><ssdm name="sext_ln17_120"/></StgValue>
</operation>

<operation id="388" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:386 %rend1759 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1592, i32 %rbegin571

]]></Node>
<StgValue><ssdm name="rend1759"/></StgValue>
</operation>

<operation id="389" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:387 %rbegin573 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1632

]]></Node>
<StgValue><ssdm name="rbegin573"/></StgValue>
</operation>

<operation id="390" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:388 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="391" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:389 %rend1757 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1632, i32 %rbegin573

]]></Node>
<StgValue><ssdm name="rend1757"/></StgValue>
</operation>

<operation id="392" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:390 %rbegin575 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1643

]]></Node>
<StgValue><ssdm name="rbegin575"/></StgValue>
</operation>

<operation id="393" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
fpga_resource_hint.entry.1967:391 %mul_ln73_243 = mul i26 %sext_ln40_13, i26 67108820

]]></Node>
<StgValue><ssdm name="mul_ln73_243"/></StgValue>
</operation>

<operation id="394" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:392 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln73_243, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="395" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="19" op_0_bw="19" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:393 %mult_30 = partselect i19 @_ssdm_op_PartSelect.i19.i26.i32.i32, i26 %mul_ln73_243, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_30"/></StgValue>
</operation>

<operation id="396" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:394 %rend1755 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1643, i32 %rbegin575

]]></Node>
<StgValue><ssdm name="rend1755"/></StgValue>
</operation>

<operation id="397" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:395 %rbegin576 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1670

]]></Node>
<StgValue><ssdm name="rbegin576"/></StgValue>
</operation>

<operation id="398" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
fpga_resource_hint.entry.1967:396 %mul_ln73_244 = mul i22 %sext_ln40_15, i22 4194300

]]></Node>
<StgValue><ssdm name="mul_ln73_244"/></StgValue>
</operation>

<operation id="399" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:397 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73_244, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="400" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="18" op_0_bw="18" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:398 %mult_31 = partselect i18 @_ssdm_op_PartSelect.i18.i22.i32.i32, i22 %mul_ln73_244, i32 4, i32 21

]]></Node>
<StgValue><ssdm name="mult_31"/></StgValue>
</operation>

<operation id="401" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:399 %sext_ln41_179 = sext i18 %mult_31

]]></Node>
<StgValue><ssdm name="sext_ln41_179"/></StgValue>
</operation>

<operation id="402" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:400 %rend1751 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1670, i32 %rbegin576

]]></Node>
<StgValue><ssdm name="rend1751"/></StgValue>
</operation>

<operation id="403" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:401 %rbegin577 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1591

]]></Node>
<StgValue><ssdm name="rbegin577"/></StgValue>
</operation>

<operation id="404" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:402 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_3, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="405" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="15" op_0_bw="15" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:403 %mult_32 = partselect i15 @_ssdm_op_PartSelect.i15.i836.i32.i32, i836 %data_val_read, i32 61, i32 75

]]></Node>
<StgValue><ssdm name="mult_32"/></StgValue>
</operation>

<operation id="406" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="16" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.1967:404 %sext_ln17_9 = sext i15 %mult_32

]]></Node>
<StgValue><ssdm name="sext_ln17_9"/></StgValue>
</operation>

<operation id="407" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="17" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.1967:405 %sext_ln17_10 = sext i15 %mult_32

]]></Node>
<StgValue><ssdm name="sext_ln17_10"/></StgValue>
</operation>

<operation id="408" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:406 %rend1749 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1591, i32 %rbegin577

]]></Node>
<StgValue><ssdm name="rend1749"/></StgValue>
</operation>

<operation id="409" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:407 %rbegin579 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1576

]]></Node>
<StgValue><ssdm name="rbegin579"/></StgValue>
</operation>

<operation id="410" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:408 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_3, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="411" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:409 %rend1745 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1576, i32 %rbegin579

]]></Node>
<StgValue><ssdm name="rend1745"/></StgValue>
</operation>

<operation id="412" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:410 %rbegin581 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1589

]]></Node>
<StgValue><ssdm name="rbegin581"/></StgValue>
</operation>

<operation id="413" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
fpga_resource_hint.entry.1967:411 %mul_ln73_245 = mul i24 %sext_ln40_12, i24 13

]]></Node>
<StgValue><ssdm name="mul_ln73_245"/></StgValue>
</operation>

<operation id="414" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:412 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i24 %mul_ln73_245, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="415" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="19" op_0_bw="19" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:413 %mult_33 = partselect i19 @_ssdm_op_PartSelect.i19.i24.i32.i32, i24 %mul_ln73_245, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_33"/></StgValue>
</operation>

<operation id="416" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:414 %rend1743 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1589, i32 %rbegin581

]]></Node>
<StgValue><ssdm name="rend1743"/></StgValue>
</operation>

<operation id="417" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:415 %rbegin583 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1574

]]></Node>
<StgValue><ssdm name="rbegin583"/></StgValue>
</operation>

<operation id="418" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:416 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73_240, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="419" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:417 %rend1741 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1574, i32 %rbegin583

]]></Node>
<StgValue><ssdm name="rend1741"/></StgValue>
</operation>

<operation id="420" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:418 %rbegin585 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1587

]]></Node>
<StgValue><ssdm name="rbegin585"/></StgValue>
</operation>

<operation id="421" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:419 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="422" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:420 %rend1739 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1587, i32 %rbegin585

]]></Node>
<StgValue><ssdm name="rend1739"/></StgValue>
</operation>

<operation id="423" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:421 %rbegin587 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1610

]]></Node>
<StgValue><ssdm name="rbegin587"/></StgValue>
</operation>

<operation id="424" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:422 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73_242, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="425" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:423 %rend1737 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1610, i32 %rbegin587

]]></Node>
<StgValue><ssdm name="rend1737"/></StgValue>
</operation>

<operation id="426" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:424 %rbegin588 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1623

]]></Node>
<StgValue><ssdm name="rbegin588"/></StgValue>
</operation>

<operation id="427" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:425 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="428" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:426 %rend1735 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1623, i32 %rbegin588

]]></Node>
<StgValue><ssdm name="rend1735"/></StgValue>
</operation>

<operation id="429" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:427 %rbegin589 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1500

]]></Node>
<StgValue><ssdm name="rbegin589"/></StgValue>
</operation>

<operation id="430" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:428 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="431" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:429 %rend1733 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1500, i32 %rbegin589

]]></Node>
<StgValue><ssdm name="rend1733"/></StgValue>
</operation>

<operation id="432" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="17" op_0_bw="17" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:430 %mult_34 = partselect i17 @_ssdm_op_PartSelect.i17.i836.i32.i32, i836 %data_val_read, i32 59, i32 75

]]></Node>
<StgValue><ssdm name="mult_34"/></StgValue>
</operation>

<operation id="433" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="19" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:431 %sext_ln41_166 = sext i17 %mult_34

]]></Node>
<StgValue><ssdm name="sext_ln41_166"/></StgValue>
</operation>

<operation id="434" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:432 %rbegin591 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1607

]]></Node>
<StgValue><ssdm name="rbegin591"/></StgValue>
</operation>

<operation id="435" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:433 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="436" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:434 %rend1729 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1607, i32 %rbegin591

]]></Node>
<StgValue><ssdm name="rend1729"/></StgValue>
</operation>

<operation id="437" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:435 %rbegin592 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1502

]]></Node>
<StgValue><ssdm name="rbegin592"/></StgValue>
</operation>

<operation id="438" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:436 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73_244, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="439" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:437 %rend1727 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1502, i32 %rbegin592

]]></Node>
<StgValue><ssdm name="rend1727"/></StgValue>
</operation>

<operation id="440" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:438 %rbegin593 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1536

]]></Node>
<StgValue><ssdm name="rbegin593"/></StgValue>
</operation>

<operation id="441" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:439 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73_240, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="442" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:440 %rend1725 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1536, i32 %rbegin593

]]></Node>
<StgValue><ssdm name="rend1725"/></StgValue>
</operation>

<operation id="443" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:441 %rbegin595 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1582

]]></Node>
<StgValue><ssdm name="rbegin595"/></StgValue>
</operation>

<operation id="444" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:442 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73_244, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="445" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:443 %rend1723 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1582, i32 %rbegin595

]]></Node>
<StgValue><ssdm name="rend1723"/></StgValue>
</operation>

<operation id="446" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:444 %rbegin597 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1514

]]></Node>
<StgValue><ssdm name="rbegin597"/></StgValue>
</operation>

<operation id="447" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:445 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="448" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:446 %rend1721 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1514, i32 %rbegin597

]]></Node>
<StgValue><ssdm name="rend1721"/></StgValue>
</operation>

<operation id="449" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:447 %rbegin599 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1580

]]></Node>
<StgValue><ssdm name="rbegin599"/></StgValue>
</operation>

<operation id="450" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
fpga_resource_hint.entry.1967:448 %mul_ln73_246 = mul i21 %sext_ln40_11, i21 2097150

]]></Node>
<StgValue><ssdm name="mul_ln73_246"/></StgValue>
</operation>

<operation id="451" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:449 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln73_246, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="452" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="17" op_0_bw="17" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:450 %mult_35 = partselect i17 @_ssdm_op_PartSelect.i17.i21.i32.i32, i21 %mul_ln73_246, i32 4, i32 20

]]></Node>
<StgValue><ssdm name="mult_35"/></StgValue>
</operation>

<operation id="453" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:451 %sext_ln17_121 = sext i17 %mult_35

]]></Node>
<StgValue><ssdm name="sext_ln17_121"/></StgValue>
</operation>

<operation id="454" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:452 %rend1719 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1580, i32 %rbegin599

]]></Node>
<StgValue><ssdm name="rend1719"/></StgValue>
</operation>

<operation id="455" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:453 %rbegin601 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1566

]]></Node>
<StgValue><ssdm name="rbegin601"/></StgValue>
</operation>

<operation id="456" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
fpga_resource_hint.entry.1967:454 %mul_ln73_247 = mul i24 %sext_ln40_12, i24 16777206

]]></Node>
<StgValue><ssdm name="mul_ln73_247"/></StgValue>
</operation>

<operation id="457" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:455 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i24 %mul_ln73_247, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="458" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="19" op_0_bw="19" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:456 %mult_36 = partselect i19 @_ssdm_op_PartSelect.i19.i24.i32.i32, i24 %mul_ln73_247, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_36"/></StgValue>
</operation>

<operation id="459" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:457 %rend1717 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1566, i32 %rbegin601

]]></Node>
<StgValue><ssdm name="rend1717"/></StgValue>
</operation>

<operation id="460" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:458 %rbegin603 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1578

]]></Node>
<StgValue><ssdm name="rbegin603"/></StgValue>
</operation>

<operation id="461" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:459 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="462" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:460 %rend1715 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1578, i32 %rbegin603

]]></Node>
<StgValue><ssdm name="rend1715"/></StgValue>
</operation>

<operation id="463" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:461 %rbegin605 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1510

]]></Node>
<StgValue><ssdm name="rbegin605"/></StgValue>
</operation>

<operation id="464" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:462 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="465" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:463 %rend1713 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1510, i32 %rbegin605

]]></Node>
<StgValue><ssdm name="rend1713"/></StgValue>
</operation>

<operation id="466" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:464 %rbegin607 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1550

]]></Node>
<StgValue><ssdm name="rbegin607"/></StgValue>
</operation>

<operation id="467" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:465 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73_244, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="468" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:466 %rend1711 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1550, i32 %rbegin607

]]></Node>
<StgValue><ssdm name="rend1711"/></StgValue>
</operation>

<operation id="469" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:467 %rbegin609 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1563

]]></Node>
<StgValue><ssdm name="rbegin609"/></StgValue>
</operation>

<operation id="470" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:468 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln73_246, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="471" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:469 %rend1709 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1563, i32 %rbegin609

]]></Node>
<StgValue><ssdm name="rend1709"/></StgValue>
</operation>

<operation id="472" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="19" op_0_bw="19" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:470 %a_4 = partselect i19 @_ssdm_op_PartSelect.i19.i836.i32.i32, i836 %data_val_read, i32 76, i32 94

]]></Node>
<StgValue><ssdm name="a_4"/></StgValue>
</operation>

<operation id="473" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="24" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:471 %sext_ln40_16 = sext i19 %a_4

]]></Node>
<StgValue><ssdm name="sext_ln40_16"/></StgValue>
</operation>

<operation id="474" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="20" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:472 %sext_ln40_17 = sext i19 %a_4

]]></Node>
<StgValue><ssdm name="sext_ln40_17"/></StgValue>
</operation>

<operation id="475" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:473 %rbegin611 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1549

]]></Node>
<StgValue><ssdm name="rbegin611"/></StgValue>
</operation>

<operation id="476" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:474 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="477" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:475 %rend1707 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1549, i32 %rbegin611

]]></Node>
<StgValue><ssdm name="rend1707"/></StgValue>
</operation>

<operation id="478" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:476 %rbegin613 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1506

]]></Node>
<StgValue><ssdm name="rbegin613"/></StgValue>
</operation>

<operation id="479" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:477 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_4, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="480" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="15" op_0_bw="15" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:478 %mult_37 = partselect i15 @_ssdm_op_PartSelect.i15.i836.i32.i32, i836 %data_val_read, i32 80, i32 94

]]></Node>
<StgValue><ssdm name="mult_37"/></StgValue>
</operation>

<operation id="481" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="16" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.1967:479 %sext_ln17_11 = sext i15 %mult_37

]]></Node>
<StgValue><ssdm name="sext_ln17_11"/></StgValue>
</operation>

<operation id="482" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="17" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.1967:480 %sext_ln17_12 = sext i15 %mult_37

]]></Node>
<StgValue><ssdm name="sext_ln17_12"/></StgValue>
</operation>

<operation id="483" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:481 %rend1705 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1506, i32 %rbegin613

]]></Node>
<StgValue><ssdm name="rend1705"/></StgValue>
</operation>

<operation id="484" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:482 %rbegin615 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1547

]]></Node>
<StgValue><ssdm name="rbegin615"/></StgValue>
</operation>

<operation id="485" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:483 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="486" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:484 %rend1703 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1547, i32 %rbegin615

]]></Node>
<StgValue><ssdm name="rend1703"/></StgValue>
</operation>

<operation id="487" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:485 %rbegin617 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1572

]]></Node>
<StgValue><ssdm name="rbegin617"/></StgValue>
</operation>

<operation id="488" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.entry.1967:486 %sub_ln73_29 = sub i20 0, i20 %sext_ln40_17

]]></Node>
<StgValue><ssdm name="sub_ln73_29"/></StgValue>
</operation>

<operation id="489" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:487 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_29, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="490" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="16" op_0_bw="16" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:488 %mult_38 = partselect i16 @_ssdm_op_PartSelect.i16.i20.i32.i32, i20 %sub_ln73_29, i32 4, i32 19

]]></Node>
<StgValue><ssdm name="mult_38"/></StgValue>
</operation>

<operation id="491" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="19" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:489 %sext_ln41_180 = sext i16 %mult_38

]]></Node>
<StgValue><ssdm name="sext_ln41_180"/></StgValue>
</operation>

<operation id="492" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="18" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:490 %sext_ln17_122 = sext i16 %mult_38

]]></Node>
<StgValue><ssdm name="sext_ln17_122"/></StgValue>
</operation>

<operation id="493" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:491 %rend1701 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1572, i32 %rbegin617

]]></Node>
<StgValue><ssdm name="rend1701"/></StgValue>
</operation>

<operation id="494" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:492 %rbegin618 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1585

]]></Node>
<StgValue><ssdm name="rbegin618"/></StgValue>
</operation>

<operation id="495" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:493 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_4, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="496" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:494 %rend1699 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1585, i32 %rbegin618

]]></Node>
<StgValue><ssdm name="rend1699"/></StgValue>
</operation>

<operation id="497" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:495 %rbegin619 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1545

]]></Node>
<StgValue><ssdm name="rbegin619"/></StgValue>
</operation>

<operation id="498" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:496 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="499" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:497 %rend1697 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1545, i32 %rbegin619

]]></Node>
<StgValue><ssdm name="rend1697"/></StgValue>
</operation>

<operation id="500" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:498 %rbegin620 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1570

]]></Node>
<StgValue><ssdm name="rbegin620"/></StgValue>
</operation>

<operation id="501" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:499 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="502" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:500 %rend1695 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1570, i32 %rbegin620

]]></Node>
<StgValue><ssdm name="rend1695"/></StgValue>
</operation>

<operation id="503" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:501 %rbegin621 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1583

]]></Node>
<StgValue><ssdm name="rbegin621"/></StgValue>
</operation>

<operation id="504" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:502 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_4, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="505" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:503 %rend1693 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1583, i32 %rbegin621

]]></Node>
<StgValue><ssdm name="rend1693"/></StgValue>
</operation>

<operation id="506" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:504 %rbegin623 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1543

]]></Node>
<StgValue><ssdm name="rbegin623"/></StgValue>
</operation>

<operation id="507" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
fpga_resource_hint.entry.1967:505 %mul_ln73_248 = mul i24 %sext_ln40_16, i24 14

]]></Node>
<StgValue><ssdm name="mul_ln73_248"/></StgValue>
</operation>

<operation id="508" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:506 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i24 %mul_ln73_248, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="509" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="19" op_0_bw="19" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:507 %mult_39 = partselect i19 @_ssdm_op_PartSelect.i19.i24.i32.i32, i24 %mul_ln73_248, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_39"/></StgValue>
</operation>

<operation id="510" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:508 %rend1691 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1543, i32 %rbegin623

]]></Node>
<StgValue><ssdm name="rend1691"/></StgValue>
</operation>

<operation id="511" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:509 %rbegin624 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1511

]]></Node>
<StgValue><ssdm name="rbegin624"/></StgValue>
</operation>

<operation id="512" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:510 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="513" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:511 %rend1689 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1511, i32 %rbegin624

]]></Node>
<StgValue><ssdm name="rend1689"/></StgValue>
</operation>

<operation id="514" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:512 %rbegin625 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1594

]]></Node>
<StgValue><ssdm name="rbegin625"/></StgValue>
</operation>

<operation id="515" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:513 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="516" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:514 %rend1687 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1594, i32 %rbegin625

]]></Node>
<StgValue><ssdm name="rend1687"/></StgValue>
</operation>

<operation id="517" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:515 %rbegin627 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1554

]]></Node>
<StgValue><ssdm name="rbegin627"/></StgValue>
</operation>

<operation id="518" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:516 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="519" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:517 %rend1685 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1554, i32 %rbegin627

]]></Node>
<StgValue><ssdm name="rend1685"/></StgValue>
</operation>

<operation id="520" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:518 %rbegin629 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1567

]]></Node>
<StgValue><ssdm name="rbegin629"/></StgValue>
</operation>

<operation id="521" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:519 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="522" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:520 %rend1683 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1567, i32 %rbegin629

]]></Node>
<StgValue><ssdm name="rend1683"/></StgValue>
</operation>

<operation id="523" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:521 %rbegin631 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1565

]]></Node>
<StgValue><ssdm name="rbegin631"/></StgValue>
</operation>

<operation id="524" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:522 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="525" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:523 %rend1681 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1565, i32 %rbegin631

]]></Node>
<StgValue><ssdm name="rend1681"/></StgValue>
</operation>

<operation id="526" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:524 %rbegin633 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1551

]]></Node>
<StgValue><ssdm name="rbegin633"/></StgValue>
</operation>

<operation id="527" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:525 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="528" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:526 %rend1679 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1551, i32 %rbegin633

]]></Node>
<StgValue><ssdm name="rend1679"/></StgValue>
</operation>

<operation id="529" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:527 %rbegin635 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1564

]]></Node>
<StgValue><ssdm name="rbegin635"/></StgValue>
</operation>

<operation id="530" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:528 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="531" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:529 %rend1677 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1564, i32 %rbegin635

]]></Node>
<StgValue><ssdm name="rend1677"/></StgValue>
</operation>

<operation id="532" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:530 %rbegin637 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1562

]]></Node>
<StgValue><ssdm name="rbegin637"/></StgValue>
</operation>

<operation id="533" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:531 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="534" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:532 %rend1675 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1562, i32 %rbegin637

]]></Node>
<StgValue><ssdm name="rend1675"/></StgValue>
</operation>

<operation id="535" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:533 %rbegin639 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1548

]]></Node>
<StgValue><ssdm name="rbegin639"/></StgValue>
</operation>

<operation id="536" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:534 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="537" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:535 %rend1673 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1548, i32 %rbegin639

]]></Node>
<StgValue><ssdm name="rend1673"/></StgValue>
</operation>

<operation id="538" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:536 %rbegin641 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1530

]]></Node>
<StgValue><ssdm name="rbegin641"/></StgValue>
</operation>

<operation id="539" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:537 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="540" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:538 %rend1671 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1530, i32 %rbegin641

]]></Node>
<StgValue><ssdm name="rend1671"/></StgValue>
</operation>

<operation id="541" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:539 %rbegin643 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1569

]]></Node>
<StgValue><ssdm name="rbegin643"/></StgValue>
</operation>

<operation id="542" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:540 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_4, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="543" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:541 %rend1669 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1569, i32 %rbegin643

]]></Node>
<StgValue><ssdm name="rend1669"/></StgValue>
</operation>

<operation id="544" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:542 %rbegin645 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1559

]]></Node>
<StgValue><ssdm name="rbegin645"/></StgValue>
</operation>

<operation id="545" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:543 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="546" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:544 %rend1667 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1559, i32 %rbegin645

]]></Node>
<StgValue><ssdm name="rend1667"/></StgValue>
</operation>

<operation id="547" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:545 %rbegin647 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1553

]]></Node>
<StgValue><ssdm name="rbegin647"/></StgValue>
</operation>

<operation id="548" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:546 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="549" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:547 %rend1665 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1553, i32 %rbegin647

]]></Node>
<StgValue><ssdm name="rend1665"/></StgValue>
</operation>

<operation id="550" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:548 %rbegin649 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1593

]]></Node>
<StgValue><ssdm name="rbegin649"/></StgValue>
</operation>

<operation id="551" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:549 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="552" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:550 %rend1663 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1593, i32 %rbegin649

]]></Node>
<StgValue><ssdm name="rend1663"/></StgValue>
</operation>

<operation id="553" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:551 %rbegin651 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1581

]]></Node>
<StgValue><ssdm name="rbegin651"/></StgValue>
</operation>

<operation id="554" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:552 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_29, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="555" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:553 %rend1661 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1581, i32 %rbegin651

]]></Node>
<StgValue><ssdm name="rend1661"/></StgValue>
</operation>

<operation id="556" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:554 %rbegin653 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1568

]]></Node>
<StgValue><ssdm name="rbegin653"/></StgValue>
</operation>

<operation id="557" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:555 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="558" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:556 %rend1659 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1568, i32 %rbegin653

]]></Node>
<StgValue><ssdm name="rend1659"/></StgValue>
</operation>

<operation id="559" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:557 %rbegin655 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1579

]]></Node>
<StgValue><ssdm name="rbegin655"/></StgValue>
</operation>

<operation id="560" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:558 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="561" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:559 %rend1657 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1579, i32 %rbegin655

]]></Node>
<StgValue><ssdm name="rend1657"/></StgValue>
</operation>

<operation id="562" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:560 %rbegin657 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1577

]]></Node>
<StgValue><ssdm name="rbegin657"/></StgValue>
</operation>

<operation id="563" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:561 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="564" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:562 %rend1655 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1577, i32 %rbegin657

]]></Node>
<StgValue><ssdm name="rend1655"/></StgValue>
</operation>

<operation id="565" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:563 %rbegin659 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1590

]]></Node>
<StgValue><ssdm name="rbegin659"/></StgValue>
</operation>

<operation id="566" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:564 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_4, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="567" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:565 %rend1653 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1590, i32 %rbegin659

]]></Node>
<StgValue><ssdm name="rend1653"/></StgValue>
</operation>

<operation id="568" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:566 %rbegin661 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1575

]]></Node>
<StgValue><ssdm name="rbegin661"/></StgValue>
</operation>

<operation id="569" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:567 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="570" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:568 %rend1651 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1575, i32 %rbegin661

]]></Node>
<StgValue><ssdm name="rend1651"/></StgValue>
</operation>

<operation id="571" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:569 %rbegin663 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1573

]]></Node>
<StgValue><ssdm name="rbegin663"/></StgValue>
</operation>

<operation id="572" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:570 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="573" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:571 %rend1649 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1573, i32 %rbegin663

]]></Node>
<StgValue><ssdm name="rend1649"/></StgValue>
</operation>

<operation id="574" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:572 %rbegin665 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1586

]]></Node>
<StgValue><ssdm name="rbegin665"/></StgValue>
</operation>

<operation id="575" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:573 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="576" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:574 %rend1645 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1586, i32 %rbegin665

]]></Node>
<StgValue><ssdm name="rend1645"/></StgValue>
</operation>

<operation id="577" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="19" op_0_bw="19" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:575 %a_5 = partselect i19 @_ssdm_op_PartSelect.i19.i836.i32.i32, i836 %data_val_read, i32 95, i32 113

]]></Node>
<StgValue><ssdm name="a_5"/></StgValue>
</operation>

<operation id="578" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="22" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:576 %sext_ln40_18 = sext i19 %a_5

]]></Node>
<StgValue><ssdm name="sext_ln40_18"/></StgValue>
</operation>

<operation id="579" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="25" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:577 %sext_ln40_19 = sext i19 %a_5

]]></Node>
<StgValue><ssdm name="sext_ln40_19"/></StgValue>
</operation>

<operation id="580" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="20" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:578 %sext_ln40_20 = sext i19 %a_5

]]></Node>
<StgValue><ssdm name="sext_ln40_20"/></StgValue>
</operation>

<operation id="581" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:579 %rbegin667 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1571

]]></Node>
<StgValue><ssdm name="rbegin667"/></StgValue>
</operation>

<operation id="582" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.entry.1967:580 %sub_ln73_30 = sub i20 0, i20 %sext_ln40_20

]]></Node>
<StgValue><ssdm name="sub_ln73_30"/></StgValue>
</operation>

<operation id="583" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:581 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_30, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="584" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="16" op_0_bw="16" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:582 %mult_40 = partselect i16 @_ssdm_op_PartSelect.i16.i20.i32.i32, i20 %sub_ln73_30, i32 4, i32 19

]]></Node>
<StgValue><ssdm name="mult_40"/></StgValue>
</operation>

<operation id="585" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="19" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:583 %sext_ln41_181 = sext i16 %mult_40

]]></Node>
<StgValue><ssdm name="sext_ln41_181"/></StgValue>
</operation>

<operation id="586" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="18" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:584 %sext_ln17_123 = sext i16 %mult_40

]]></Node>
<StgValue><ssdm name="sext_ln17_123"/></StgValue>
</operation>

<operation id="587" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:585 %sext_ln17_124 = sext i16 %mult_40

]]></Node>
<StgValue><ssdm name="sext_ln17_124"/></StgValue>
</operation>

<operation id="588" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:586 %rend1643 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1571, i32 %rbegin667

]]></Node>
<StgValue><ssdm name="rend1643"/></StgValue>
</operation>

<operation id="589" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="16" op_0_bw="16" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:587 %mult_41 = partselect i16 @_ssdm_op_PartSelect.i16.i836.i32.i32, i836 %data_val_read, i32 98, i32 113

]]></Node>
<StgValue><ssdm name="mult_41"/></StgValue>
</operation>

<operation id="590" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:588 %sext_ln17_13 = sext i16 %mult_41

]]></Node>
<StgValue><ssdm name="sext_ln17_13"/></StgValue>
</operation>

<operation id="591" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="18" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:589 %sext_ln17_14 = sext i16 %mult_41

]]></Node>
<StgValue><ssdm name="sext_ln17_14"/></StgValue>
</operation>

<operation id="592" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:590 %rbegin669 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1561

]]></Node>
<StgValue><ssdm name="rbegin669"/></StgValue>
</operation>

<operation id="593" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:591 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_30, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="594" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:592 %rend1639 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1561, i32 %rbegin669

]]></Node>
<StgValue><ssdm name="rend1639"/></StgValue>
</operation>

<operation id="595" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:593 %rbegin671 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1546

]]></Node>
<StgValue><ssdm name="rbegin671"/></StgValue>
</operation>

<operation id="596" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:594 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_30, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="597" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:595 %rend1637 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1546, i32 %rbegin671

]]></Node>
<StgValue><ssdm name="rend1637"/></StgValue>
</operation>

<operation id="598" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:596 %rbegin673 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1555

]]></Node>
<StgValue><ssdm name="rbegin673"/></StgValue>
</operation>

<operation id="599" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:597 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="600" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:598 %rend1635 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1555, i32 %rbegin673

]]></Node>
<StgValue><ssdm name="rend1635"/></StgValue>
</operation>

<operation id="601" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:599 %rbegin675 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1558

]]></Node>
<StgValue><ssdm name="rbegin675"/></StgValue>
</operation>

<operation id="602" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:600 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="603" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:601 %rend1633 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1558, i32 %rbegin675

]]></Node>
<StgValue><ssdm name="rend1633"/></StgValue>
</operation>

<operation id="604" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:602 %rbegin677 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1556

]]></Node>
<StgValue><ssdm name="rbegin677"/></StgValue>
</operation>

<operation id="605" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:603 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_30, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="606" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:604 %rend1631 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1556, i32 %rbegin677

]]></Node>
<StgValue><ssdm name="rend1631"/></StgValue>
</operation>

<operation id="607" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:605 %rbegin679 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1552

]]></Node>
<StgValue><ssdm name="rbegin679"/></StgValue>
</operation>

<operation id="608" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:606 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_30, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="609" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:607 %rend1629 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1552, i32 %rbegin679

]]></Node>
<StgValue><ssdm name="rend1629"/></StgValue>
</operation>

<operation id="610" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:608 %rbegin681 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1535

]]></Node>
<StgValue><ssdm name="rbegin681"/></StgValue>
</operation>

<operation id="611" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
fpga_resource_hint.entry.1967:609 %mul_ln73_249 = mul i25 %sext_ln40_19, i25 33554414

]]></Node>
<StgValue><ssdm name="mul_ln73_249"/></StgValue>
</operation>

<operation id="612" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:610 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln73_249, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="613" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="19" op_0_bw="19" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:611 %mult_42 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln73_249, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_42"/></StgValue>
</operation>

<operation id="614" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:612 %rend1627 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1535, i32 %rbegin681

]]></Node>
<StgValue><ssdm name="rend1627"/></StgValue>
</operation>

<operation id="615" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:613 %rbegin683 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1521

]]></Node>
<StgValue><ssdm name="rbegin683"/></StgValue>
</operation>

<operation id="616" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:614 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="617" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:615 %rend1625 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1521, i32 %rbegin683

]]></Node>
<StgValue><ssdm name="rend1625"/></StgValue>
</operation>

<operation id="618" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:616 %rbegin685 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1534

]]></Node>
<StgValue><ssdm name="rbegin685"/></StgValue>
</operation>

<operation id="619" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:617 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_5, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="620" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="15" op_0_bw="15" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:618 %mult_43 = partselect i15 @_ssdm_op_PartSelect.i15.i836.i32.i32, i836 %data_val_read, i32 99, i32 113

]]></Node>
<StgValue><ssdm name="mult_43"/></StgValue>
</operation>

<operation id="621" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="16" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.1967:619 %sext_ln17_15 = sext i15 %mult_43

]]></Node>
<StgValue><ssdm name="sext_ln17_15"/></StgValue>
</operation>

<operation id="622" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="17" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.1967:620 %sext_ln17_16 = sext i15 %mult_43

]]></Node>
<StgValue><ssdm name="sext_ln17_16"/></StgValue>
</operation>

<operation id="623" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:621 %rend1623 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1534, i32 %rbegin685

]]></Node>
<StgValue><ssdm name="rend1623"/></StgValue>
</operation>

<operation id="624" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:622 %rbegin687 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1519

]]></Node>
<StgValue><ssdm name="rbegin687"/></StgValue>
</operation>

<operation id="625" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:623 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="626" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:624 %rend1621 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1519, i32 %rbegin687

]]></Node>
<StgValue><ssdm name="rend1621"/></StgValue>
</operation>

<operation id="627" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:625 %rbegin689 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1531

]]></Node>
<StgValue><ssdm name="rbegin689"/></StgValue>
</operation>

<operation id="628" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:626 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_5, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="629" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:627 %rend1619 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1531, i32 %rbegin689

]]></Node>
<StgValue><ssdm name="rend1619"/></StgValue>
</operation>

<operation id="630" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:628 %rbegin691 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1517

]]></Node>
<StgValue><ssdm name="rbegin691"/></StgValue>
</operation>

<operation id="631" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:629 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="632" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:630 %rend1617 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1517, i32 %rbegin691

]]></Node>
<StgValue><ssdm name="rend1617"/></StgValue>
</operation>

<operation id="633" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:631 %rbegin693 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1516

]]></Node>
<StgValue><ssdm name="rbegin693"/></StgValue>
</operation>

<operation id="634" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:632 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="635" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:633 %rend1613 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1516, i32 %rbegin693

]]></Node>
<StgValue><ssdm name="rend1613"/></StgValue>
</operation>

<operation id="636" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:634 %rbegin695 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1529

]]></Node>
<StgValue><ssdm name="rbegin695"/></StgValue>
</operation>

<operation id="637" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:635 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="638" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:636 %rend1611 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1529, i32 %rbegin695

]]></Node>
<StgValue><ssdm name="rend1611"/></StgValue>
</operation>

<operation id="639" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:637 %rbegin697 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1560

]]></Node>
<StgValue><ssdm name="rbegin697"/></StgValue>
</operation>

<operation id="640" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:638 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_30, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="641" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:639 %rend1607 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1560, i32 %rbegin697

]]></Node>
<StgValue><ssdm name="rend1607"/></StgValue>
</operation>

<operation id="642" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:640 %rbegin699 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1539

]]></Node>
<StgValue><ssdm name="rbegin699"/></StgValue>
</operation>

<operation id="643" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:641 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_30, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="644" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:642 %rend1605 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1539, i32 %rbegin699

]]></Node>
<StgValue><ssdm name="rend1605"/></StgValue>
</operation>

<operation id="645" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:643 %rbegin701 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1544

]]></Node>
<StgValue><ssdm name="rbegin701"/></StgValue>
</operation>

<operation id="646" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:644 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="647" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:645 %rend1603 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1544, i32 %rbegin701

]]></Node>
<StgValue><ssdm name="rend1603"/></StgValue>
</operation>

<operation id="648" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:646 %rbegin703 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1557

]]></Node>
<StgValue><ssdm name="rbegin703"/></StgValue>
</operation>

<operation id="649" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:647 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_5, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="650" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:648 %rend1601 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1557, i32 %rbegin703

]]></Node>
<StgValue><ssdm name="rend1601"/></StgValue>
</operation>

<operation id="651" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:649 %rbegin705 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1508

]]></Node>
<StgValue><ssdm name="rbegin705"/></StgValue>
</operation>

<operation id="652" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:650 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_30, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="653" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:651 %rend1599 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1508, i32 %rbegin705

]]></Node>
<StgValue><ssdm name="rend1599"/></StgValue>
</operation>

<operation id="654" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:652 %rbegin707 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1600

]]></Node>
<StgValue><ssdm name="rbegin707"/></StgValue>
</operation>

<operation id="655" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:653 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_5, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="656" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:654 %rend1597 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1600, i32 %rbegin707

]]></Node>
<StgValue><ssdm name="rend1597"/></StgValue>
</operation>

<operation id="657" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:655 %rbegin709 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1666

]]></Node>
<StgValue><ssdm name="rbegin709"/></StgValue>
</operation>

<operation id="658" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:656 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_5, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="659" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:657 %rend1595 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1666, i32 %rbegin709

]]></Node>
<StgValue><ssdm name="rend1595"/></StgValue>
</operation>

<operation id="660" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:658 %rbegin711 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1491

]]></Node>
<StgValue><ssdm name="rbegin711"/></StgValue>
</operation>

<operation id="661" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:659 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_30, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="662" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:660 %rend1593 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1491, i32 %rbegin711

]]></Node>
<StgValue><ssdm name="rend1593"/></StgValue>
</operation>

<operation id="663" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:661 %rbegin713 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1504

]]></Node>
<StgValue><ssdm name="rbegin713"/></StgValue>
</operation>

<operation id="664" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:662 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="665" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:663 %rend1591 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1504, i32 %rbegin713

]]></Node>
<StgValue><ssdm name="rend1591"/></StgValue>
</operation>

<operation id="666" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="17" op_0_bw="17" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:664 %mult_44 = partselect i17 @_ssdm_op_PartSelect.i17.i836.i32.i32, i836 %data_val_read, i32 97, i32 113

]]></Node>
<StgValue><ssdm name="mult_44"/></StgValue>
</operation>

<operation id="667" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="19" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:665 %sext_ln41_170 = sext i17 %mult_44

]]></Node>
<StgValue><ssdm name="sext_ln41_170"/></StgValue>
</operation>

<operation id="668" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:666 %rbegin715 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1503

]]></Node>
<StgValue><ssdm name="rbegin715"/></StgValue>
</operation>

<operation id="669" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
fpga_resource_hint.entry.1967:667 %mul_ln73_250 = mul i22 %sext_ln40_18, i22 4194301

]]></Node>
<StgValue><ssdm name="mul_ln73_250"/></StgValue>
</operation>

<operation id="670" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:668 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73_250, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="671" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="17" op_0_bw="17" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:669 %mult_45 = partselect i17 @_ssdm_op_PartSelect.i17.i22.i32.i32, i22 %mul_ln73_250, i32 4, i32 20

]]></Node>
<StgValue><ssdm name="mult_45"/></StgValue>
</operation>

<operation id="672" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:670 %sext_ln17_125 = sext i17 %mult_45

]]></Node>
<StgValue><ssdm name="sext_ln17_125"/></StgValue>
</operation>

<operation id="673" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:671 %rend1587 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1503, i32 %rbegin715

]]></Node>
<StgValue><ssdm name="rend1587"/></StgValue>
</operation>

<operation id="674" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="19" op_0_bw="19" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:672 %a_6 = partselect i19 @_ssdm_op_PartSelect.i19.i836.i32.i32, i836 %data_val_read, i32 114, i32 132

]]></Node>
<StgValue><ssdm name="a_6"/></StgValue>
</operation>

<operation id="675" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="25" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:673 %sext_ln40_21 = sext i19 %a_6

]]></Node>
<StgValue><ssdm name="sext_ln40_21"/></StgValue>
</operation>

<operation id="676" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="24" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:674 %sext_ln40_22 = sext i19 %a_6

]]></Node>
<StgValue><ssdm name="sext_ln40_22"/></StgValue>
</operation>

<operation id="677" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="26" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:675 %sext_ln40_23 = sext i19 %a_6

]]></Node>
<StgValue><ssdm name="sext_ln40_23"/></StgValue>
</operation>

<operation id="678" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="22" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:676 %sext_ln40_24 = sext i19 %a_6

]]></Node>
<StgValue><ssdm name="sext_ln40_24"/></StgValue>
</operation>

<operation id="679" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="21" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:677 %sext_ln40_25 = sext i19 %a_6

]]></Node>
<StgValue><ssdm name="sext_ln40_25"/></StgValue>
</operation>

<operation id="680" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="20" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:678 %sext_ln40_26 = sext i19 %a_6

]]></Node>
<StgValue><ssdm name="sext_ln40_26"/></StgValue>
</operation>

<operation id="681" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="23" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:679 %sext_ln40_27 = sext i19 %a_6

]]></Node>
<StgValue><ssdm name="sext_ln40_27"/></StgValue>
</operation>

<operation id="682" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:680 %rbegin717 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1540

]]></Node>
<StgValue><ssdm name="rbegin717"/></StgValue>
</operation>

<operation id="683" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:681 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="684" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:682 %rend1579 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1540, i32 %rbegin717

]]></Node>
<StgValue><ssdm name="rend1579"/></StgValue>
</operation>

<operation id="685" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:683 %rbegin719 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1499

]]></Node>
<StgValue><ssdm name="rbegin719"/></StgValue>
</operation>

<operation id="686" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
fpga_resource_hint.entry.1967:684 %mul_ln73_251 = mul i23 %sext_ln40_27, i23 8388602

]]></Node>
<StgValue><ssdm name="mul_ln73_251"/></StgValue>
</operation>

<operation id="687" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:685 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln73_251, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="688" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="18" op_0_bw="18" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:686 %mult_46 = partselect i18 @_ssdm_op_PartSelect.i18.i23.i32.i32, i23 %mul_ln73_251, i32 4, i32 21

]]></Node>
<StgValue><ssdm name="mult_46"/></StgValue>
</operation>

<operation id="689" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:687 %sext_ln41_182 = sext i18 %mult_46

]]></Node>
<StgValue><ssdm name="sext_ln41_182"/></StgValue>
</operation>

<operation id="690" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:688 %rend1577 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1499, i32 %rbegin719

]]></Node>
<StgValue><ssdm name="rend1577"/></StgValue>
</operation>

<operation id="691" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:689 %rbegin721 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1526

]]></Node>
<StgValue><ssdm name="rbegin721"/></StgValue>
</operation>

<operation id="692" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:690 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="693" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:691 %rend1575 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1526, i32 %rbegin721

]]></Node>
<StgValue><ssdm name="rend1575"/></StgValue>
</operation>

<operation id="694" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:692 %rbegin723 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1604

]]></Node>
<StgValue><ssdm name="rbegin723"/></StgValue>
</operation>

<operation id="695" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.entry.1967:693 %sub_ln73_31 = sub i20 0, i20 %sext_ln40_26

]]></Node>
<StgValue><ssdm name="sub_ln73_31"/></StgValue>
</operation>

<operation id="696" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:694 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_31, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="697" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="16" op_0_bw="16" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:695 %mult_47 = partselect i16 @_ssdm_op_PartSelect.i16.i20.i32.i32, i20 %sub_ln73_31, i32 4, i32 19

]]></Node>
<StgValue><ssdm name="mult_47"/></StgValue>
</operation>

<operation id="698" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="18" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:696 %sext_ln17_126 = sext i16 %mult_47

]]></Node>
<StgValue><ssdm name="sext_ln17_126"/></StgValue>
</operation>

<operation id="699" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:697 %sext_ln17_127 = sext i16 %mult_47

]]></Node>
<StgValue><ssdm name="sext_ln17_127"/></StgValue>
</operation>

<operation id="700" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:698 %rend1573 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1604, i32 %rbegin723

]]></Node>
<StgValue><ssdm name="rend1573"/></StgValue>
</operation>

<operation id="701" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="16" op_0_bw="16" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:699 %mult_48 = partselect i16 @_ssdm_op_PartSelect.i16.i836.i32.i32, i836 %data_val_read, i32 117, i32 132

]]></Node>
<StgValue><ssdm name="mult_48"/></StgValue>
</operation>

<operation id="702" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="18" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:700 %sext_ln17_17 = sext i16 %mult_48

]]></Node>
<StgValue><ssdm name="sext_ln17_17"/></StgValue>
</operation>

<operation id="703" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:701 %rbegin725 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1495

]]></Node>
<StgValue><ssdm name="rbegin725"/></StgValue>
</operation>

<operation id="704" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
fpga_resource_hint.entry.1967:702 %mul_ln73_252 = mul i21 %sext_ln40_25, i21 2097150

]]></Node>
<StgValue><ssdm name="mul_ln73_252"/></StgValue>
</operation>

<operation id="705" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:703 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln73_252, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="706" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="17" op_0_bw="17" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:704 %mult_49 = partselect i17 @_ssdm_op_PartSelect.i17.i21.i32.i32, i21 %mul_ln73_252, i32 4, i32 20

]]></Node>
<StgValue><ssdm name="mult_49"/></StgValue>
</operation>

<operation id="707" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:705 %sext_ln17_128 = sext i17 %mult_49

]]></Node>
<StgValue><ssdm name="sext_ln17_128"/></StgValue>
</operation>

<operation id="708" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:706 %rend1569 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1495, i32 %rbegin725

]]></Node>
<StgValue><ssdm name="rend1569"/></StgValue>
</operation>

<operation id="709" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:707 %rbegin727 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1496

]]></Node>
<StgValue><ssdm name="rbegin727"/></StgValue>
</operation>

<operation id="710" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
fpga_resource_hint.entry.1967:708 %mul_ln73_253 = mul i22 %sext_ln40_24, i22 4194301

]]></Node>
<StgValue><ssdm name="mul_ln73_253"/></StgValue>
</operation>

<operation id="711" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:709 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73_253, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="712" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="17" op_0_bw="17" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:710 %mult_50 = partselect i17 @_ssdm_op_PartSelect.i17.i22.i32.i32, i22 %mul_ln73_253, i32 4, i32 20

]]></Node>
<StgValue><ssdm name="mult_50"/></StgValue>
</operation>

<operation id="713" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:711 %sext_ln17_129 = sext i17 %mult_50

]]></Node>
<StgValue><ssdm name="sext_ln17_129"/></StgValue>
</operation>

<operation id="714" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:712 %rend1567 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1496, i32 %rbegin727

]]></Node>
<StgValue><ssdm name="rend1567"/></StgValue>
</operation>

<operation id="715" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:713 %rbegin729 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1509

]]></Node>
<StgValue><ssdm name="rbegin729"/></StgValue>
</operation>

<operation id="716" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:714 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="717" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:715 %rend1565 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1509, i32 %rbegin729

]]></Node>
<StgValue><ssdm name="rend1565"/></StgValue>
</operation>

<operation id="718" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:716 %rbegin731 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1507

]]></Node>
<StgValue><ssdm name="rbegin731"/></StgValue>
</operation>

<operation id="719" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
fpga_resource_hint.entry.1967:717 %mul_ln73_254 = mul i26 %sext_ln40_23, i26 67108808

]]></Node>
<StgValue><ssdm name="mul_ln73_254"/></StgValue>
</operation>

<operation id="720" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:718 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln73_254, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="721" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="19" op_0_bw="19" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:719 %mult_51 = partselect i19 @_ssdm_op_PartSelect.i19.i26.i32.i32, i26 %mul_ln73_254, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_51"/></StgValue>
</operation>

<operation id="722" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:720 %rend1563 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1507, i32 %rbegin731

]]></Node>
<StgValue><ssdm name="rend1563"/></StgValue>
</operation>

<operation id="723" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:721 %rbegin733 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1493

]]></Node>
<StgValue><ssdm name="rbegin733"/></StgValue>
</operation>

<operation id="724" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:722 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_6, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="725" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="15" op_0_bw="15" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:723 %mult_52 = partselect i15 @_ssdm_op_PartSelect.i15.i836.i32.i32, i836 %data_val_read, i32 118, i32 132

]]></Node>
<StgValue><ssdm name="mult_52"/></StgValue>
</operation>

<operation id="726" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="17" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.1967:724 %sext_ln17_18 = sext i15 %mult_52

]]></Node>
<StgValue><ssdm name="sext_ln17_18"/></StgValue>
</operation>

<operation id="727" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="16" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.1967:725 %sext_ln17_19 = sext i15 %mult_52

]]></Node>
<StgValue><ssdm name="sext_ln17_19"/></StgValue>
</operation>

<operation id="728" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:726 %rend1561 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1493, i32 %rbegin733

]]></Node>
<StgValue><ssdm name="rend1561"/></StgValue>
</operation>

<operation id="729" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:727 %rbegin735 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1492

]]></Node>
<StgValue><ssdm name="rbegin735"/></StgValue>
</operation>

<operation id="730" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:728 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="731" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:729 %rend1559 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1492, i32 %rbegin735

]]></Node>
<StgValue><ssdm name="rend1559"/></StgValue>
</operation>

<operation id="732" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:730 %rbegin737 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1505

]]></Node>
<StgValue><ssdm name="rbegin737"/></StgValue>
</operation>

<operation id="733" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:731 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_6, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="734" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:732 %rend1557 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1505, i32 %rbegin737

]]></Node>
<StgValue><ssdm name="rend1557"/></StgValue>
</operation>

<operation id="735" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:733 %rbegin739 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1490

]]></Node>
<StgValue><ssdm name="rbegin739"/></StgValue>
</operation>

<operation id="736" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:734 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="737" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:735 %rend1555 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1490, i32 %rbegin739

]]></Node>
<StgValue><ssdm name="rend1555"/></StgValue>
</operation>

<operation id="738" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:736 %rbegin741 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1515

]]></Node>
<StgValue><ssdm name="rbegin741"/></StgValue>
</operation>

<operation id="739" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:737 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="740" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:738 %rend1553 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1515, i32 %rbegin741

]]></Node>
<StgValue><ssdm name="rend1553"/></StgValue>
</operation>

<operation id="741" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:739 %rbegin742 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1595

]]></Node>
<StgValue><ssdm name="rbegin742"/></StgValue>
</operation>

<operation id="742" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:740 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_6, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="743" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:741 %rend1551 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1595, i32 %rbegin742

]]></Node>
<StgValue><ssdm name="rend1551"/></StgValue>
</operation>

<operation id="744" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:742 %rbegin743 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1665

]]></Node>
<StgValue><ssdm name="rbegin743"/></StgValue>
</operation>

<operation id="745" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:743 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_6, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="746" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:744 %rend1549 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1665, i32 %rbegin743

]]></Node>
<StgValue><ssdm name="rend1549"/></StgValue>
</operation>

<operation id="747" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:745 %rbegin744 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1513

]]></Node>
<StgValue><ssdm name="rbegin744"/></StgValue>
</operation>

<operation id="748" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
fpga_resource_hint.entry.1967:746 %mul_ln73_255 = mul i23 %sext_ln40_27, i23 8388603

]]></Node>
<StgValue><ssdm name="mul_ln73_255"/></StgValue>
</operation>

<operation id="749" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:747 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln73_255, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="750" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="18" op_0_bw="18" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:748 %mult_53 = partselect i18 @_ssdm_op_PartSelect.i18.i23.i32.i32, i23 %mul_ln73_255, i32 4, i32 21

]]></Node>
<StgValue><ssdm name="mult_53"/></StgValue>
</operation>

<operation id="751" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:749 %sext_ln41_183 = sext i18 %mult_53

]]></Node>
<StgValue><ssdm name="sext_ln41_183"/></StgValue>
</operation>

<operation id="752" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:750 %rend1545 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1513, i32 %rbegin744

]]></Node>
<StgValue><ssdm name="rend1545"/></StgValue>
</operation>

<operation id="753" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:751 %rbegin745 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1662

]]></Node>
<StgValue><ssdm name="rbegin745"/></StgValue>
</operation>

<operation id="754" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:752 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="755" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:753 %rend1541 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1662, i32 %rbegin745

]]></Node>
<StgValue><ssdm name="rend1541"/></StgValue>
</operation>

<operation id="756" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:754 %rbegin747 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1487

]]></Node>
<StgValue><ssdm name="rbegin747"/></StgValue>
</operation>

<operation id="757" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:755 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_6, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="758" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:756 %rend1539 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1487, i32 %rbegin747

]]></Node>
<StgValue><ssdm name="rend1539"/></StgValue>
</operation>

<operation id="759" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:757 %rbegin749 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1497

]]></Node>
<StgValue><ssdm name="rbegin749"/></StgValue>
</operation>

<operation id="760" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
fpga_resource_hint.entry.1967:758 %mul_ln73_256 = mul i24 %sext_ln40_22, i24 12

]]></Node>
<StgValue><ssdm name="mul_ln73_256"/></StgValue>
</operation>

<operation id="761" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:759 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i24 %mul_ln73_256, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="762" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="19" op_0_bw="19" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:760 %mult_54 = partselect i19 @_ssdm_op_PartSelect.i19.i24.i32.i32, i24 %mul_ln73_256, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_54"/></StgValue>
</operation>

<operation id="763" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:761 %rend1537 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1497, i32 %rbegin749

]]></Node>
<StgValue><ssdm name="rend1537"/></StgValue>
</operation>

<operation id="764" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:762 %rbegin751 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1629

]]></Node>
<StgValue><ssdm name="rbegin751"/></StgValue>
</operation>

<operation id="765" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
fpga_resource_hint.entry.1967:763 %mul_ln73_257 = mul i24 %sext_ln40_22, i24 15

]]></Node>
<StgValue><ssdm name="mul_ln73_257"/></StgValue>
</operation>

<operation id="766" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:764 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i24 %mul_ln73_257, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="767" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="19" op_0_bw="19" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:765 %mult_55 = partselect i19 @_ssdm_op_PartSelect.i19.i24.i32.i32, i24 %mul_ln73_257, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_55"/></StgValue>
</operation>

<operation id="768" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:766 %rend1535 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1629, i32 %rbegin751

]]></Node>
<StgValue><ssdm name="rend1535"/></StgValue>
</operation>

<operation id="769" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:767 %rbegin753 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1520

]]></Node>
<StgValue><ssdm name="rbegin753"/></StgValue>
</operation>

<operation id="770" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
fpga_resource_hint.entry.1967:768 %mul_ln73_258 = mul i23 %sext_ln40_27, i23 8388601

]]></Node>
<StgValue><ssdm name="mul_ln73_258"/></StgValue>
</operation>

<operation id="771" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:769 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln73_258, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="772" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="18" op_0_bw="18" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:770 %mult_56 = partselect i18 @_ssdm_op_PartSelect.i18.i23.i32.i32, i23 %mul_ln73_258, i32 4, i32 21

]]></Node>
<StgValue><ssdm name="mult_56"/></StgValue>
</operation>

<operation id="773" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:771 %sext_ln41_184 = sext i18 %mult_56

]]></Node>
<StgValue><ssdm name="sext_ln41_184"/></StgValue>
</operation>

<operation id="774" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:772 %rend1533 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1520, i32 %rbegin753

]]></Node>
<StgValue><ssdm name="rend1533"/></StgValue>
</operation>

<operation id="775" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:773 %rbegin755 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1533

]]></Node>
<StgValue><ssdm name="rbegin755"/></StgValue>
</operation>

<operation id="776" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
fpga_resource_hint.entry.1967:774 %mul_ln73_259 = mul i25 %sext_ln40_21, i25 33554414

]]></Node>
<StgValue><ssdm name="mul_ln73_259"/></StgValue>
</operation>

<operation id="777" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:775 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln73_259, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="778" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="19" op_0_bw="19" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:776 %mult_57 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln73_259, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_57"/></StgValue>
</operation>

<operation id="779" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:777 %rend1531 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1533, i32 %rbegin755

]]></Node>
<StgValue><ssdm name="rend1531"/></StgValue>
</operation>

<operation id="780" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:778 %rbegin757 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1532

]]></Node>
<StgValue><ssdm name="rbegin757"/></StgValue>
</operation>

<operation id="781" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
fpga_resource_hint.entry.1967:779 %mul_ln73_260 = mul i22 %sext_ln40_24, i22 3

]]></Node>
<StgValue><ssdm name="mul_ln73_260"/></StgValue>
</operation>

<operation id="782" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:780 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73_260, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="783" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="18" op_0_bw="18" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:781 %mult_58 = partselect i18 @_ssdm_op_PartSelect.i18.i22.i32.i32, i22 %mul_ln73_260, i32 4, i32 21

]]></Node>
<StgValue><ssdm name="mult_58"/></StgValue>
</operation>

<operation id="784" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:782 %sext_ln41_185 = sext i18 %mult_58

]]></Node>
<StgValue><ssdm name="sext_ln41_185"/></StgValue>
</operation>

<operation id="785" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:783 %rend1529 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1532, i32 %rbegin757

]]></Node>
<StgValue><ssdm name="rend1529"/></StgValue>
</operation>

<operation id="786" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:784 %rbegin759 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1625

]]></Node>
<StgValue><ssdm name="rbegin759"/></StgValue>
</operation>

<operation id="787" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
fpga_resource_hint.entry.1967:785 %mul_ln73_261 = mul i24 %sext_ln40_22, i24 11

]]></Node>
<StgValue><ssdm name="mul_ln73_261"/></StgValue>
</operation>

<operation id="788" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:786 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i24 %mul_ln73_261, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="789" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="19" op_0_bw="19" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:787 %mult_59 = partselect i19 @_ssdm_op_PartSelect.i19.i24.i32.i32, i24 %mul_ln73_261, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_59"/></StgValue>
</operation>

<operation id="790" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:788 %rend1527 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1625, i32 %rbegin759

]]></Node>
<StgValue><ssdm name="rend1527"/></StgValue>
</operation>

<operation id="791" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:789 %rbegin760 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1480

]]></Node>
<StgValue><ssdm name="rbegin760"/></StgValue>
</operation>

<operation id="792" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:790 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln73_255, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="793" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:791 %rend1525 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1480, i32 %rbegin760

]]></Node>
<StgValue><ssdm name="rend1525"/></StgValue>
</operation>

<operation id="794" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:792 %rbegin761 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1608

]]></Node>
<StgValue><ssdm name="rbegin761"/></StgValue>
</operation>

<operation id="795" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:793 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="796" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:794 %rend1523 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1608, i32 %rbegin761

]]></Node>
<StgValue><ssdm name="rend1523"/></StgValue>
</operation>

<operation id="797" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:795 %rbegin763 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1542

]]></Node>
<StgValue><ssdm name="rbegin763"/></StgValue>
</operation>

<operation id="798" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:796 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="799" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:797 %rend1521 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1542, i32 %rbegin763

]]></Node>
<StgValue><ssdm name="rend1521"/></StgValue>
</operation>

<operation id="800" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:798 %rbegin764 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1636

]]></Node>
<StgValue><ssdm name="rbegin764"/></StgValue>
</operation>

<operation id="801" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:799 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln73_255, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="802" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:800 %rend1519 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1636, i32 %rbegin764

]]></Node>
<StgValue><ssdm name="rend1519"/></StgValue>
</operation>

<operation id="803" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:801 %rbegin765 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1541

]]></Node>
<StgValue><ssdm name="rbegin765"/></StgValue>
</operation>

<operation id="804" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:802 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln73_252, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="805" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:803 %rend1517 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1541, i32 %rbegin765

]]></Node>
<StgValue><ssdm name="rend1517"/></StgValue>
</operation>

<operation id="806" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="19" op_0_bw="19" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:804 %a_7 = partselect i19 @_ssdm_op_PartSelect.i19.i836.i32.i32, i836 %data_val_read, i32 133, i32 151

]]></Node>
<StgValue><ssdm name="a_7"/></StgValue>
</operation>

<operation id="807" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="22" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:805 %sext_ln40_28 = sext i19 %a_7

]]></Node>
<StgValue><ssdm name="sext_ln40_28"/></StgValue>
</operation>

<operation id="808" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="23" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:806 %sext_ln40_29 = sext i19 %a_7

]]></Node>
<StgValue><ssdm name="sext_ln40_29"/></StgValue>
</operation>

<operation id="809" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="20" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:807 %sext_ln40_30 = sext i19 %a_7

]]></Node>
<StgValue><ssdm name="sext_ln40_30"/></StgValue>
</operation>

<operation id="810" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:808 %rbegin767 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1525

]]></Node>
<StgValue><ssdm name="rbegin767"/></StgValue>
</operation>

<operation id="811" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.entry.1967:809 %sub_ln73_32 = sub i20 0, i20 %sext_ln40_30

]]></Node>
<StgValue><ssdm name="sub_ln73_32"/></StgValue>
</operation>

<operation id="812" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:810 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_32, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="813" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="16" op_0_bw="16" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:811 %mult_60 = partselect i16 @_ssdm_op_PartSelect.i16.i20.i32.i32, i20 %sub_ln73_32, i32 4, i32 19

]]></Node>
<StgValue><ssdm name="mult_60"/></StgValue>
</operation>

<operation id="814" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="19" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:812 %sext_ln41_186 = sext i16 %mult_60

]]></Node>
<StgValue><ssdm name="sext_ln41_186"/></StgValue>
</operation>

<operation id="815" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:813 %sext_ln17_130 = sext i16 %mult_60

]]></Node>
<StgValue><ssdm name="sext_ln17_130"/></StgValue>
</operation>

<operation id="816" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="18" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:814 %sext_ln17_131 = sext i16 %mult_60

]]></Node>
<StgValue><ssdm name="sext_ln17_131"/></StgValue>
</operation>

<operation id="817" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:815 %rend1515 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1525, i32 %rbegin767

]]></Node>
<StgValue><ssdm name="rend1515"/></StgValue>
</operation>

<operation id="818" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:816 %rbegin768 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1501

]]></Node>
<StgValue><ssdm name="rbegin768"/></StgValue>
</operation>

<operation id="819" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:817 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="820" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:818 %rend1513 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1501, i32 %rbegin768

]]></Node>
<StgValue><ssdm name="rend1513"/></StgValue>
</operation>

<operation id="821" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:819 %rbegin769 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1524

]]></Node>
<StgValue><ssdm name="rbegin769"/></StgValue>
</operation>

<operation id="822" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:820 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="823" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:821 %rend1511 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1524, i32 %rbegin769

]]></Node>
<StgValue><ssdm name="rend1511"/></StgValue>
</operation>

<operation id="824" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:822 %rbegin771 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1618

]]></Node>
<StgValue><ssdm name="rbegin771"/></StgValue>
</operation>

<operation id="825" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:823 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="826" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:824 %rend1509 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1618, i32 %rbegin771

]]></Node>
<StgValue><ssdm name="rend1509"/></StgValue>
</operation>

<operation id="827" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:825 %rbegin773 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1537

]]></Node>
<StgValue><ssdm name="rbegin773"/></StgValue>
</operation>

<operation id="828" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:826 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="829" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:827 %rend1507 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1537, i32 %rbegin773

]]></Node>
<StgValue><ssdm name="rend1507"/></StgValue>
</operation>

<operation id="830" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:828 %rbegin775 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1473

]]></Node>
<StgValue><ssdm name="rbegin775"/></StgValue>
</operation>

<operation id="831" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:829 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_32, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="832" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:830 %rend1505 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1473, i32 %rbegin775

]]></Node>
<StgValue><ssdm name="rend1505"/></StgValue>
</operation>

<operation id="833" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:831 %rbegin777 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1486

]]></Node>
<StgValue><ssdm name="rbegin777"/></StgValue>
</operation>

<operation id="834" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:832 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="835" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:833 %rend1503 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1486, i32 %rbegin777

]]></Node>
<StgValue><ssdm name="rend1503"/></StgValue>
</operation>

<operation id="836" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:834 %rbegin779 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1484

]]></Node>
<StgValue><ssdm name="rbegin779"/></StgValue>
</operation>

<operation id="837" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:835 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="838" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:836 %rend1501 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1484, i32 %rbegin779

]]></Node>
<StgValue><ssdm name="rend1501"/></StgValue>
</operation>

<operation id="839" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:837 %rbegin781 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1470

]]></Node>
<StgValue><ssdm name="rbegin781"/></StgValue>
</operation>

<operation id="840" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
fpga_resource_hint.entry.1967:838 %mul_ln73_262 = mul i23 %sext_ln40_29, i23 6

]]></Node>
<StgValue><ssdm name="mul_ln73_262"/></StgValue>
</operation>

<operation id="841" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:839 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln73_262, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="842" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="19" op_0_bw="19" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:840 %mult_61 = partselect i19 @_ssdm_op_PartSelect.i19.i23.i32.i32, i23 %mul_ln73_262, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_61"/></StgValue>
</operation>

<operation id="843" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:841 %rend1499 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1470, i32 %rbegin781

]]></Node>
<StgValue><ssdm name="rend1499"/></StgValue>
</operation>

<operation id="844" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:842 %rbegin783 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1483

]]></Node>
<StgValue><ssdm name="rbegin783"/></StgValue>
</operation>

<operation id="845" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:843 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_32, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="846" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:844 %rend1497 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1483, i32 %rbegin783

]]></Node>
<StgValue><ssdm name="rend1497"/></StgValue>
</operation>

<operation id="847" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:845 %rbegin785 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1481

]]></Node>
<StgValue><ssdm name="rbegin785"/></StgValue>
</operation>

<operation id="848" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:846 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="849" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:847 %rend1495 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1481, i32 %rbegin785

]]></Node>
<StgValue><ssdm name="rend1495"/></StgValue>
</operation>

<operation id="850" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:848 %rbegin787 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1467

]]></Node>
<StgValue><ssdm name="rbegin787"/></StgValue>
</operation>

<operation id="851" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:849 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="852" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:850 %rend1493 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1467, i32 %rbegin787

]]></Node>
<StgValue><ssdm name="rend1493"/></StgValue>
</operation>

<operation id="853" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:851 %rbegin789 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1466

]]></Node>
<StgValue><ssdm name="rbegin789"/></StgValue>
</operation>

<operation id="854" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:852 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="855" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:853 %rend1491 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1466, i32 %rbegin789

]]></Node>
<StgValue><ssdm name="rend1491"/></StgValue>
</operation>

<operation id="856" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:854 %rbegin791 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1478

]]></Node>
<StgValue><ssdm name="rbegin791"/></StgValue>
</operation>

<operation id="857" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:855 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="858" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:856 %rend1489 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1478, i32 %rbegin791

]]></Node>
<StgValue><ssdm name="rend1489"/></StgValue>
</operation>

<operation id="859" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:857 %rbegin793 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1596

]]></Node>
<StgValue><ssdm name="rbegin793"/></StgValue>
</operation>

<operation id="860" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:858 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="861" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:859 %rend1487 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1596, i32 %rbegin793

]]></Node>
<StgValue><ssdm name="rend1487"/></StgValue>
</operation>

<operation id="862" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:860 %rbegin795 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1527

]]></Node>
<StgValue><ssdm name="rbegin795"/></StgValue>
</operation>

<operation id="863" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:861 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="864" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:862 %rend1485 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1527, i32 %rbegin795

]]></Node>
<StgValue><ssdm name="rend1485"/></StgValue>
</operation>

<operation id="865" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:863 %rbegin797 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1634

]]></Node>
<StgValue><ssdm name="rbegin797"/></StgValue>
</operation>

<operation id="866" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:864 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="867" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:865 %rend1483 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1634, i32 %rbegin797

]]></Node>
<StgValue><ssdm name="rend1483"/></StgValue>
</operation>

<operation id="868" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:866 %rbegin799 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1673

]]></Node>
<StgValue><ssdm name="rbegin799"/></StgValue>
</operation>

<operation id="869" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:867 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_32, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="870" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:868 %rend1481 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1673, i32 %rbegin799

]]></Node>
<StgValue><ssdm name="rend1481"/></StgValue>
</operation>

<operation id="871" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:869 %rbegin800 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1523

]]></Node>
<StgValue><ssdm name="rbegin800"/></StgValue>
</operation>

<operation id="872" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:870 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="873" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:871 %rend1479 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1523, i32 %rbegin800

]]></Node>
<StgValue><ssdm name="rend1479"/></StgValue>
</operation>

<operation id="874" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:872 %rbegin801 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1633

]]></Node>
<StgValue><ssdm name="rbegin801"/></StgValue>
</operation>

<operation id="875" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:873 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_7, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="876" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="15" op_0_bw="15" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:874 %mult_62 = partselect i15 @_ssdm_op_PartSelect.i15.i836.i32.i32, i836 %data_val_read, i32 137, i32 151

]]></Node>
<StgValue><ssdm name="mult_62"/></StgValue>
</operation>

<operation id="877" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="16" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.1967:875 %sext_ln17_20 = sext i15 %mult_62

]]></Node>
<StgValue><ssdm name="sext_ln17_20"/></StgValue>
</operation>

<operation id="878" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:876 %rend1477 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1633, i32 %rbegin801

]]></Node>
<StgValue><ssdm name="rend1477"/></StgValue>
</operation>

<operation id="879" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:877 %rbegin802 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1446

]]></Node>
<StgValue><ssdm name="rbegin802"/></StgValue>
</operation>

<operation id="880" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:878 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="881" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:879 %rend1475 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1446, i32 %rbegin802

]]></Node>
<StgValue><ssdm name="rend1475"/></StgValue>
</operation>

<operation id="882" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:880 %rbegin803 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1459

]]></Node>
<StgValue><ssdm name="rbegin803"/></StgValue>
</operation>

<operation id="883" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:881 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="884" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:882 %rend1473 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1459, i32 %rbegin803

]]></Node>
<StgValue><ssdm name="rend1473"/></StgValue>
</operation>

<operation id="885" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:883 %rbegin805 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1444

]]></Node>
<StgValue><ssdm name="rbegin805"/></StgValue>
</operation>

<operation id="886" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:884 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="887" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:885 %rend1471 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1444, i32 %rbegin805

]]></Node>
<StgValue><ssdm name="rend1471"/></StgValue>
</operation>

<operation id="888" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:886 %rbegin807 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1442

]]></Node>
<StgValue><ssdm name="rbegin807"/></StgValue>
</operation>

<operation id="889" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:887 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="890" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:888 %rend1469 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1442, i32 %rbegin807

]]></Node>
<StgValue><ssdm name="rend1469"/></StgValue>
</operation>

<operation id="891" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="16" op_0_bw="16" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:889 %mult_63 = partselect i16 @_ssdm_op_PartSelect.i16.i836.i32.i32, i836 %data_val_read, i32 136, i32 151

]]></Node>
<StgValue><ssdm name="mult_63"/></StgValue>
</operation>

<operation id="892" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="18" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:890 %sext_ln17_21 = sext i16 %mult_63

]]></Node>
<StgValue><ssdm name="sext_ln17_21"/></StgValue>
</operation>

<operation id="893" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:891 %rbegin809 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1455

]]></Node>
<StgValue><ssdm name="rbegin809"/></StgValue>
</operation>

<operation id="894" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:892 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="895" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:893 %rend1465 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1455, i32 %rbegin809

]]></Node>
<StgValue><ssdm name="rend1465"/></StgValue>
</operation>

<operation id="896" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:894 %rbegin810 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1440

]]></Node>
<StgValue><ssdm name="rbegin810"/></StgValue>
</operation>

<operation id="897" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:895 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="898" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:896 %rend1463 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1440, i32 %rbegin810

]]></Node>
<StgValue><ssdm name="rend1463"/></StgValue>
</operation>

<operation id="899" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:897 %rbegin811 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1438

]]></Node>
<StgValue><ssdm name="rbegin811"/></StgValue>
</operation>

<operation id="900" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
fpga_resource_hint.entry.1967:898 %mul_ln73_263 = mul i22 %sext_ln40_28, i22 4194301

]]></Node>
<StgValue><ssdm name="mul_ln73_263"/></StgValue>
</operation>

<operation id="901" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:899 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73_263, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="902" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="17" op_0_bw="17" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:900 %mult_64 = partselect i17 @_ssdm_op_PartSelect.i17.i22.i32.i32, i22 %mul_ln73_263, i32 4, i32 20

]]></Node>
<StgValue><ssdm name="mult_64"/></StgValue>
</operation>

<operation id="903" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:901 %sext_ln17_132 = sext i17 %mult_64

]]></Node>
<StgValue><ssdm name="sext_ln17_132"/></StgValue>
</operation>

<operation id="904" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:902 %rend1461 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1438, i32 %rbegin811

]]></Node>
<StgValue><ssdm name="rend1461"/></StgValue>
</operation>

<operation id="905" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:903 %rbegin813 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1451

]]></Node>
<StgValue><ssdm name="rbegin813"/></StgValue>
</operation>

<operation id="906" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:904 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_32, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="907" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:905 %rend1459 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1451, i32 %rbegin813

]]></Node>
<StgValue><ssdm name="rend1459"/></StgValue>
</operation>

<operation id="908" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:906 %rbegin815 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1450

]]></Node>
<StgValue><ssdm name="rbegin815"/></StgValue>
</operation>

<operation id="909" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:907 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="910" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:908 %rend1457 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1450, i32 %rbegin815

]]></Node>
<StgValue><ssdm name="rend1457"/></StgValue>
</operation>

<operation id="911" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:909 %rbegin816 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1488

]]></Node>
<StgValue><ssdm name="rbegin816"/></StgValue>
</operation>

<operation id="912" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:910 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_32, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="913" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:911 %rend1455 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1488, i32 %rbegin816

]]></Node>
<StgValue><ssdm name="rend1455"/></StgValue>
</operation>

<operation id="914" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="19" op_0_bw="19" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:912 %a_8 = partselect i19 @_ssdm_op_PartSelect.i19.i836.i32.i32, i836 %data_val_read, i32 152, i32 170

]]></Node>
<StgValue><ssdm name="a_8"/></StgValue>
</operation>

<operation id="915" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="21" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:913 %sext_ln40_31 = sext i19 %a_8

]]></Node>
<StgValue><ssdm name="sext_ln40_31"/></StgValue>
</operation>

<operation id="916" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="23" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:914 %sext_ln40_32 = sext i19 %a_8

]]></Node>
<StgValue><ssdm name="sext_ln40_32"/></StgValue>
</operation>

<operation id="917" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="24" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:915 %sext_ln40_33 = sext i19 %a_8

]]></Node>
<StgValue><ssdm name="sext_ln40_33"/></StgValue>
</operation>

<operation id="918" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="20" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:916 %sext_ln40_34 = sext i19 %a_8

]]></Node>
<StgValue><ssdm name="sext_ln40_34"/></StgValue>
</operation>

<operation id="919" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:917 %rbegin817 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1464

]]></Node>
<StgValue><ssdm name="rbegin817"/></StgValue>
</operation>

<operation id="920" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.entry.1967:918 %sub_ln73_33 = sub i20 0, i20 %sext_ln40_34

]]></Node>
<StgValue><ssdm name="sub_ln73_33"/></StgValue>
</operation>

<operation id="921" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:919 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_33, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="922" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="16" op_0_bw="16" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:920 %mult_65 = partselect i16 @_ssdm_op_PartSelect.i16.i20.i32.i32, i20 %sub_ln73_33, i32 4, i32 19

]]></Node>
<StgValue><ssdm name="mult_65"/></StgValue>
</operation>

<operation id="923" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="19" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:921 %sext_ln41_187 = sext i16 %mult_65

]]></Node>
<StgValue><ssdm name="sext_ln41_187"/></StgValue>
</operation>

<operation id="924" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:922 %sext_ln17_133 = sext i16 %mult_65

]]></Node>
<StgValue><ssdm name="sext_ln17_133"/></StgValue>
</operation>

<operation id="925" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="18" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:923 %sext_ln17_134 = sext i16 %mult_65

]]></Node>
<StgValue><ssdm name="sext_ln17_134"/></StgValue>
</operation>

<operation id="926" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:924 %rend1451 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1464, i32 %rbegin817

]]></Node>
<StgValue><ssdm name="rend1451"/></StgValue>
</operation>

<operation id="927" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="17" op_0_bw="17" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:925 %mult_66 = partselect i17 @_ssdm_op_PartSelect.i17.i836.i32.i32, i836 %data_val_read, i32 154, i32 170

]]></Node>
<StgValue><ssdm name="mult_66"/></StgValue>
</operation>

<operation id="928" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:926 %sext_ln17_135 = sext i17 %mult_66

]]></Node>
<StgValue><ssdm name="sext_ln17_135"/></StgValue>
</operation>

<operation id="929" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:927 %rbegin819 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1477

]]></Node>
<StgValue><ssdm name="rbegin819"/></StgValue>
</operation>

<operation id="930" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:928 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_33, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="931" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:929 %rend1447 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1477, i32 %rbegin819

]]></Node>
<StgValue><ssdm name="rend1447"/></StgValue>
</operation>

<operation id="932" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:930 %rbegin820 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1489

]]></Node>
<StgValue><ssdm name="rbegin820"/></StgValue>
</operation>

<operation id="933" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:931 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_33, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="934" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:932 %rend1445 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1489, i32 %rbegin820

]]></Node>
<StgValue><ssdm name="rend1445"/></StgValue>
</operation>

<operation id="935" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:933 %rbegin821 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1456

]]></Node>
<StgValue><ssdm name="rbegin821"/></StgValue>
</operation>

<operation id="936" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:934 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_33, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="937" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:935 %rend1443 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1456, i32 %rbegin821

]]></Node>
<StgValue><ssdm name="rend1443"/></StgValue>
</operation>

<operation id="938" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:936 %rbegin823 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1441

]]></Node>
<StgValue><ssdm name="rbegin823"/></StgValue>
</operation>

<operation id="939" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:937 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_8, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="940" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="15" op_0_bw="15" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:938 %mult_67 = partselect i15 @_ssdm_op_PartSelect.i15.i836.i32.i32, i836 %data_val_read, i32 156, i32 170

]]></Node>
<StgValue><ssdm name="mult_67"/></StgValue>
</operation>

<operation id="941" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="16" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.1967:939 %sext_ln17_23 = sext i15 %mult_67

]]></Node>
<StgValue><ssdm name="sext_ln17_23"/></StgValue>
</operation>

<operation id="942" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="17" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.1967:940 %sext_ln17_24 = sext i15 %mult_67

]]></Node>
<StgValue><ssdm name="sext_ln17_24"/></StgValue>
</operation>

<operation id="943" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:941 %rend1441 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1441, i32 %rbegin823

]]></Node>
<StgValue><ssdm name="rend1441"/></StgValue>
</operation>

<operation id="944" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:942 %rbegin825 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1454

]]></Node>
<StgValue><ssdm name="rbegin825"/></StgValue>
</operation>

<operation id="945" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:943 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_33, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="946" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:944 %rend1439 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1454, i32 %rbegin825

]]></Node>
<StgValue><ssdm name="rend1439"/></StgValue>
</operation>

<operation id="947" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:945 %rbegin827 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1439

]]></Node>
<StgValue><ssdm name="rbegin827"/></StgValue>
</operation>

<operation id="948" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:946 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_33, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="949" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:947 %rend1437 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1439, i32 %rbegin827

]]></Node>
<StgValue><ssdm name="rend1437"/></StgValue>
</operation>

<operation id="950" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:948 %rbegin829 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1452

]]></Node>
<StgValue><ssdm name="rbegin829"/></StgValue>
</operation>

<operation id="951" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
fpga_resource_hint.entry.1967:949 %mul_ln73_264 = mul i24 %sext_ln40_33, i24 16777207

]]></Node>
<StgValue><ssdm name="mul_ln73_264"/></StgValue>
</operation>

<operation id="952" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:950 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i24 %mul_ln73_264, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="953" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="19" op_0_bw="19" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:951 %mult_68 = partselect i19 @_ssdm_op_PartSelect.i19.i24.i32.i32, i24 %mul_ln73_264, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_68"/></StgValue>
</operation>

<operation id="954" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:952 %rend1435 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1452, i32 %rbegin829

]]></Node>
<StgValue><ssdm name="rend1435"/></StgValue>
</operation>

<operation id="955" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:953 %rbegin831 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1437

]]></Node>
<StgValue><ssdm name="rbegin831"/></StgValue>
</operation>

<operation id="956" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:954 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="957" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:955 %rend1433 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1437, i32 %rbegin831

]]></Node>
<StgValue><ssdm name="rend1433"/></StgValue>
</operation>

<operation id="958" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:956 %rbegin833 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1436

]]></Node>
<StgValue><ssdm name="rbegin833"/></StgValue>
</operation>

<operation id="959" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:957 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_8, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="960" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:958 %rend1431 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1436, i32 %rbegin833

]]></Node>
<StgValue><ssdm name="rend1431"/></StgValue>
</operation>

<operation id="961" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:959 %rbegin835 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1449

]]></Node>
<StgValue><ssdm name="rbegin835"/></StgValue>
</operation>

<operation id="962" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:960 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="963" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:961 %rend1429 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1449, i32 %rbegin835

]]></Node>
<StgValue><ssdm name="rend1429"/></StgValue>
</operation>

<operation id="964" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:962 %rbegin837 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1462

]]></Node>
<StgValue><ssdm name="rbegin837"/></StgValue>
</operation>

<operation id="965" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:963 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="966" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:964 %rend1427 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1462, i32 %rbegin837

]]></Node>
<StgValue><ssdm name="rend1427"/></StgValue>
</operation>

<operation id="967" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:965 %rbegin839 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1474

]]></Node>
<StgValue><ssdm name="rbegin839"/></StgValue>
</operation>

<operation id="968" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:966 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="969" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:967 %rend1425 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1474, i32 %rbegin839

]]></Node>
<StgValue><ssdm name="rend1425"/></StgValue>
</operation>

<operation id="970" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:968 %rbegin841 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1460

]]></Node>
<StgValue><ssdm name="rbegin841"/></StgValue>
</operation>

<operation id="971" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:969 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="972" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:970 %rend1423 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1460, i32 %rbegin841

]]></Node>
<StgValue><ssdm name="rend1423"/></StgValue>
</operation>

<operation id="973" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:971 %rbegin843 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1448

]]></Node>
<StgValue><ssdm name="rbegin843"/></StgValue>
</operation>

<operation id="974" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:972 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_33, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="975" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:973 %rend1421 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1448, i32 %rbegin843

]]></Node>
<StgValue><ssdm name="rend1421"/></StgValue>
</operation>

<operation id="976" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:974 %rbegin845 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1429

]]></Node>
<StgValue><ssdm name="rbegin845"/></StgValue>
</operation>

<operation id="977" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:975 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="978" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:976 %rend1419 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1429, i32 %rbegin845

]]></Node>
<StgValue><ssdm name="rend1419"/></StgValue>
</operation>

<operation id="979" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="16" op_0_bw="16" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:977 %mult_69 = partselect i16 @_ssdm_op_PartSelect.i16.i836.i32.i32, i836 %data_val_read, i32 155, i32 170

]]></Node>
<StgValue><ssdm name="mult_69"/></StgValue>
</operation>

<operation id="980" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:978 %sext_ln17_25 = sext i16 %mult_69

]]></Node>
<StgValue><ssdm name="sext_ln17_25"/></StgValue>
</operation>

<operation id="981" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:979 %rbegin847 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1415

]]></Node>
<StgValue><ssdm name="rbegin847"/></StgValue>
</operation>

<operation id="982" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:980 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="983" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:981 %rend1415 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1415, i32 %rbegin847

]]></Node>
<StgValue><ssdm name="rend1415"/></StgValue>
</operation>

<operation id="984" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:982 %rbegin848 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1469

]]></Node>
<StgValue><ssdm name="rbegin848"/></StgValue>
</operation>

<operation id="985" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:983 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_33, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="986" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:984 %rend1413 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1469, i32 %rbegin848

]]></Node>
<StgValue><ssdm name="rend1413"/></StgValue>
</operation>

<operation id="987" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:985 %rbegin849 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1482

]]></Node>
<StgValue><ssdm name="rbegin849"/></StgValue>
</operation>

<operation id="988" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:986 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_33, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="989" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:987 %rend1411 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1482, i32 %rbegin849

]]></Node>
<StgValue><ssdm name="rend1411"/></StgValue>
</operation>

<operation id="990" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:988 %rbegin851 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1468

]]></Node>
<StgValue><ssdm name="rbegin851"/></StgValue>
</operation>

<operation id="991" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
fpga_resource_hint.entry.1967:989 %mul_ln73_265 = mul i23 %sext_ln40_32, i23 7

]]></Node>
<StgValue><ssdm name="mul_ln73_265"/></StgValue>
</operation>

<operation id="992" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:990 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln73_265, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="993" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="19" op_0_bw="19" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:991 %mult_70 = partselect i19 @_ssdm_op_PartSelect.i19.i23.i32.i32, i23 %mul_ln73_265, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_70"/></StgValue>
</operation>

<operation id="994" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:992 %rend1409 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1468, i32 %rbegin851

]]></Node>
<StgValue><ssdm name="rend1409"/></StgValue>
</operation>

<operation id="995" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:993 %rbegin853 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1424

]]></Node>
<StgValue><ssdm name="rbegin853"/></StgValue>
</operation>

<operation id="996" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:994 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_33, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="997" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:995 %rend1407 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1424, i32 %rbegin853

]]></Node>
<StgValue><ssdm name="rend1407"/></StgValue>
</operation>

<operation id="998" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:996 %rbegin855 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1423

]]></Node>
<StgValue><ssdm name="rbegin855"/></StgValue>
</operation>

<operation id="999" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:997 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_8, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1000" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:998 %rend1405 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1423, i32 %rbegin855

]]></Node>
<StgValue><ssdm name="rend1405"/></StgValue>
</operation>

<operation id="1001" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:999 %rbegin857 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1465

]]></Node>
<StgValue><ssdm name="rbegin857"/></StgValue>
</operation>

<operation id="1002" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
fpga_resource_hint.entry.1967:1000 %mul_ln73_266 = mul i21 %sext_ln40_31, i21 2097150

]]></Node>
<StgValue><ssdm name="mul_ln73_266"/></StgValue>
</operation>

<operation id="1003" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1001 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln73_266, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1004" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="17" op_0_bw="17" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1002 %mult_71 = partselect i17 @_ssdm_op_PartSelect.i17.i21.i32.i32, i21 %mul_ln73_266, i32 4, i32 20

]]></Node>
<StgValue><ssdm name="mult_71"/></StgValue>
</operation>

<operation id="1005" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="19" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:1003 %sext_ln41_188 = sext i17 %mult_71

]]></Node>
<StgValue><ssdm name="sext_ln41_188"/></StgValue>
</operation>

<operation id="1006" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1004 %rend1403 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1465, i32 %rbegin857

]]></Node>
<StgValue><ssdm name="rend1403"/></StgValue>
</operation>

<operation id="1007" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1005 %rbegin859 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1479

]]></Node>
<StgValue><ssdm name="rbegin859"/></StgValue>
</operation>

<operation id="1008" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1006 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1009" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1007 %rend1399 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1479, i32 %rbegin859

]]></Node>
<StgValue><ssdm name="rend1399"/></StgValue>
</operation>

<operation id="1010" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1008 %rbegin861 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1433

]]></Node>
<StgValue><ssdm name="rbegin861"/></StgValue>
</operation>

<operation id="1011" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1009 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_8, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1012" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1010 %rend1397 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1433, i32 %rbegin861

]]></Node>
<StgValue><ssdm name="rend1397"/></StgValue>
</operation>

<operation id="1013" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1011 %rbegin863 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1463

]]></Node>
<StgValue><ssdm name="rbegin863"/></StgValue>
</operation>

<operation id="1014" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1012 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1015" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1013 %rend1395 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1463, i32 %rbegin863

]]></Node>
<StgValue><ssdm name="rend1395"/></StgValue>
</operation>

<operation id="1016" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1014 %rbegin865 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1476

]]></Node>
<StgValue><ssdm name="rbegin865"/></StgValue>
</operation>

<operation id="1017" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1015 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1018" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1016 %rend1393 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1476, i32 %rbegin865

]]></Node>
<StgValue><ssdm name="rend1393"/></StgValue>
</operation>

<operation id="1019" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1017 %rbegin867 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1472

]]></Node>
<StgValue><ssdm name="rbegin867"/></StgValue>
</operation>

<operation id="1020" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1018 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1021" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1019 %rend1389 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1472, i32 %rbegin867

]]></Node>
<StgValue><ssdm name="rend1389"/></StgValue>
</operation>

<operation id="1022" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="19" op_0_bw="19" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1020 %a_9 = partselect i19 @_ssdm_op_PartSelect.i19.i836.i32.i32, i836 %data_val_read, i32 171, i32 189

]]></Node>
<StgValue><ssdm name="a_9"/></StgValue>
</operation>

<operation id="1023" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="21" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:1021 %sext_ln40_35 = sext i19 %a_9

]]></Node>
<StgValue><ssdm name="sext_ln40_35"/></StgValue>
</operation>

<operation id="1024" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="27" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:1022 %sext_ln40_36 = sext i19 %a_9

]]></Node>
<StgValue><ssdm name="sext_ln40_36"/></StgValue>
</operation>

<operation id="1025" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="24" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:1023 %sext_ln40_37 = sext i19 %a_9

]]></Node>
<StgValue><ssdm name="sext_ln40_37"/></StgValue>
</operation>

<operation id="1026" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="20" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:1024 %sext_ln40_38 = sext i19 %a_9

]]></Node>
<StgValue><ssdm name="sext_ln40_38"/></StgValue>
</operation>

<operation id="1027" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="22" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:1025 %sext_ln40_39 = sext i19 %a_9

]]></Node>
<StgValue><ssdm name="sext_ln40_39"/></StgValue>
</operation>

<operation id="1028" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1026 %rbegin869 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1458

]]></Node>
<StgValue><ssdm name="rbegin869"/></StgValue>
</operation>

<operation id="1029" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1027 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_9, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1030" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="15" op_0_bw="15" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1028 %mult_72 = partselect i15 @_ssdm_op_PartSelect.i15.i836.i32.i32, i836 %data_val_read, i32 175, i32 189

]]></Node>
<StgValue><ssdm name="mult_72"/></StgValue>
</operation>

<operation id="1031" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="17" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.1967:1029 %sext_ln17_26 = sext i15 %mult_72

]]></Node>
<StgValue><ssdm name="sext_ln17_26"/></StgValue>
</operation>

<operation id="1032" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="16" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.1967:1030 %sext_ln17_27 = sext i15 %mult_72

]]></Node>
<StgValue><ssdm name="sext_ln17_27"/></StgValue>
</operation>

<operation id="1033" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1031 %rend1387 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1458, i32 %rbegin869

]]></Node>
<StgValue><ssdm name="rend1387"/></StgValue>
</operation>

<operation id="1034" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1032 %rbegin871 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1471

]]></Node>
<StgValue><ssdm name="rbegin871"/></StgValue>
</operation>

<operation id="1035" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
fpga_resource_hint.entry.1967:1033 %mul_ln73_267 = mul i22 %sext_ln40_39, i22 3

]]></Node>
<StgValue><ssdm name="mul_ln73_267"/></StgValue>
</operation>

<operation id="1036" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1034 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73_267, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1037" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="18" op_0_bw="18" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1035 %mult_73 = partselect i18 @_ssdm_op_PartSelect.i18.i22.i32.i32, i22 %mul_ln73_267, i32 4, i32 21

]]></Node>
<StgValue><ssdm name="mult_73"/></StgValue>
</operation>

<operation id="1038" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:1036 %sext_ln41_189 = sext i18 %mult_73

]]></Node>
<StgValue><ssdm name="sext_ln41_189"/></StgValue>
</operation>

<operation id="1039" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1037 %rend1385 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1471, i32 %rbegin871

]]></Node>
<StgValue><ssdm name="rend1385"/></StgValue>
</operation>

<operation id="1040" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1038 %rbegin873 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1428

]]></Node>
<StgValue><ssdm name="rbegin873"/></StgValue>
</operation>

<operation id="1041" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1039 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1042" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1040 %rend1383 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1428, i32 %rbegin873

]]></Node>
<StgValue><ssdm name="rend1383"/></StgValue>
</operation>

<operation id="1043" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1041 %rbegin875 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1414

]]></Node>
<StgValue><ssdm name="rbegin875"/></StgValue>
</operation>

<operation id="1044" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1042 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1045" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1043 %rend1381 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1414, i32 %rbegin875

]]></Node>
<StgValue><ssdm name="rend1381"/></StgValue>
</operation>

<operation id="1046" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1044 %rbegin876 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1427

]]></Node>
<StgValue><ssdm name="rbegin876"/></StgValue>
</operation>

<operation id="1047" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.entry.1967:1045 %sub_ln73_34 = sub i20 0, i20 %sext_ln40_38

]]></Node>
<StgValue><ssdm name="sub_ln73_34"/></StgValue>
</operation>

<operation id="1048" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1046 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_34, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1049" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="16" op_0_bw="16" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1047 %mult_74 = partselect i16 @_ssdm_op_PartSelect.i16.i20.i32.i32, i20 %sub_ln73_34, i32 4, i32 19

]]></Node>
<StgValue><ssdm name="mult_74"/></StgValue>
</operation>

<operation id="1050" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="19" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:1048 %sext_ln41_190 = sext i16 %mult_74

]]></Node>
<StgValue><ssdm name="sext_ln41_190"/></StgValue>
</operation>

<operation id="1051" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="18" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:1049 %sext_ln17_136 = sext i16 %mult_74

]]></Node>
<StgValue><ssdm name="sext_ln17_136"/></StgValue>
</operation>

<operation id="1052" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:1050 %sext_ln17_137 = sext i16 %mult_74

]]></Node>
<StgValue><ssdm name="sext_ln17_137"/></StgValue>
</operation>

<operation id="1053" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1051 %rend1379 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1427, i32 %rbegin876

]]></Node>
<StgValue><ssdm name="rend1379"/></StgValue>
</operation>

<operation id="1054" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1052 %rbegin877 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1425

]]></Node>
<StgValue><ssdm name="rbegin877"/></StgValue>
</operation>

<operation id="1055" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
fpga_resource_hint.entry.1967:1053 %mul_ln73_268 = mul i24 %sext_ln40_37, i24 16777206

]]></Node>
<StgValue><ssdm name="mul_ln73_268"/></StgValue>
</operation>

<operation id="1056" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1054 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i24 %mul_ln73_268, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1057" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="19" op_0_bw="19" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1055 %mult_75 = partselect i19 @_ssdm_op_PartSelect.i19.i24.i32.i32, i24 %mul_ln73_268, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_75"/></StgValue>
</operation>

<operation id="1058" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1056 %rend1377 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1425, i32 %rbegin877

]]></Node>
<StgValue><ssdm name="rend1377"/></StgValue>
</operation>

<operation id="1059" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1057 %rbegin879 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1411

]]></Node>
<StgValue><ssdm name="rbegin879"/></StgValue>
</operation>

<operation id="1060" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1058 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_34, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1061" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1059 %rend1375 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1411, i32 %rbegin879

]]></Node>
<StgValue><ssdm name="rend1375"/></StgValue>
</operation>

<operation id="1062" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1060 %rbegin881 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1410

]]></Node>
<StgValue><ssdm name="rbegin881"/></StgValue>
</operation>

<operation id="1063" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1061 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1064" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1062 %rend1373 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1410, i32 %rbegin881

]]></Node>
<StgValue><ssdm name="rend1373"/></StgValue>
</operation>

<operation id="1065" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1063 %rbegin883 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1409

]]></Node>
<StgValue><ssdm name="rbegin883"/></StgValue>
</operation>

<operation id="1066" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
fpga_resource_hint.entry.1967:1064 %mul_ln73_269 = mul i27 %sext_ln40_36, i27 134217656

]]></Node>
<StgValue><ssdm name="mul_ln73_269"/></StgValue>
</operation>

<operation id="1067" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1065 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i27 %mul_ln73_269, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1068" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="19" op_0_bw="19" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1066 %mult_76 = partselect i19 @_ssdm_op_PartSelect.i19.i27.i32.i32, i27 %mul_ln73_269, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_76"/></StgValue>
</operation>

<operation id="1069" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1067 %rend1371 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1409, i32 %rbegin883

]]></Node>
<StgValue><ssdm name="rend1371"/></StgValue>
</operation>

<operation id="1070" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1068 %rbegin884 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1435

]]></Node>
<StgValue><ssdm name="rbegin884"/></StgValue>
</operation>

<operation id="1071" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1069 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_34, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1072" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1070 %rend1369 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1435, i32 %rbegin884

]]></Node>
<StgValue><ssdm name="rend1369"/></StgValue>
</operation>

<operation id="1073" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1071 %rbegin885 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1393

]]></Node>
<StgValue><ssdm name="rbegin885"/></StgValue>
</operation>

<operation id="1074" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1072 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_34, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1075" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1073 %rend1367 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1393, i32 %rbegin885

]]></Node>
<StgValue><ssdm name="rend1367"/></StgValue>
</operation>

<operation id="1076" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1074 %rbegin887 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1406

]]></Node>
<StgValue><ssdm name="rbegin887"/></StgValue>
</operation>

<operation id="1077" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1075 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1078" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1076 %rend1365 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1406, i32 %rbegin887

]]></Node>
<StgValue><ssdm name="rend1365"/></StgValue>
</operation>

<operation id="1079" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1077 %rbegin889 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1419

]]></Node>
<StgValue><ssdm name="rbegin889"/></StgValue>
</operation>

<operation id="1080" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1078 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1081" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1079 %rend1363 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1419, i32 %rbegin889

]]></Node>
<StgValue><ssdm name="rend1363"/></StgValue>
</operation>

<operation id="1082" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1080 %rbegin891 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1431

]]></Node>
<StgValue><ssdm name="rbegin891"/></StgValue>
</operation>

<operation id="1083" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1081 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_9, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1084" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1082 %rend1361 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1431, i32 %rbegin891

]]></Node>
<StgValue><ssdm name="rend1361"/></StgValue>
</operation>

<operation id="1085" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1083 %rbegin893 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1447

]]></Node>
<StgValue><ssdm name="rbegin893"/></StgValue>
</operation>

<operation id="1086" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1084 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1087" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1085 %rend1359 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1447, i32 %rbegin893

]]></Node>
<StgValue><ssdm name="rend1359"/></StgValue>
</operation>

<operation id="1088" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1086 %rbegin895 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1432

]]></Node>
<StgValue><ssdm name="rbegin895"/></StgValue>
</operation>

<operation id="1089" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1087 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1090" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1088 %rend1357 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1432, i32 %rbegin895

]]></Node>
<StgValue><ssdm name="rend1357"/></StgValue>
</operation>

<operation id="1091" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1089 %rbegin897 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1485

]]></Node>
<StgValue><ssdm name="rbegin897"/></StgValue>
</operation>

<operation id="1092" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1090 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1093" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1091 %rend1355 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1485, i32 %rbegin897

]]></Node>
<StgValue><ssdm name="rend1355"/></StgValue>
</operation>

<operation id="1094" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1092 %rbegin899 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1443

]]></Node>
<StgValue><ssdm name="rbegin899"/></StgValue>
</operation>

<operation id="1095" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1093 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1096" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1094 %rend1353 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1443, i32 %rbegin899

]]></Node>
<StgValue><ssdm name="rend1353"/></StgValue>
</operation>

<operation id="1097" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1095 %rbegin901 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1397

]]></Node>
<StgValue><ssdm name="rbegin901"/></StgValue>
</operation>

<operation id="1098" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1096 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_9, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1099" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1097 %rend1351 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1397, i32 %rbegin901

]]></Node>
<StgValue><ssdm name="rend1351"/></StgValue>
</operation>

<operation id="1100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1098 %rbegin903 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1396

]]></Node>
<StgValue><ssdm name="rbegin903"/></StgValue>
</operation>

<operation id="1101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1099 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1100 %rend1349 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1396, i32 %rbegin903

]]></Node>
<StgValue><ssdm name="rend1349"/></StgValue>
</operation>

<operation id="1103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1101 %rbegin905 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1434

]]></Node>
<StgValue><ssdm name="rbegin905"/></StgValue>
</operation>

<operation id="1104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1102 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1103 %rend1347 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1434, i32 %rbegin905

]]></Node>
<StgValue><ssdm name="rend1347"/></StgValue>
</operation>

<operation id="1106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="17" op_0_bw="17" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1104 %mult_77 = partselect i17 @_ssdm_op_PartSelect.i17.i836.i32.i32, i836 %data_val_read, i32 173, i32 189

]]></Node>
<StgValue><ssdm name="mult_77"/></StgValue>
</operation>

<operation id="1107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:1105 %sext_ln17_28 = sext i17 %mult_77

]]></Node>
<StgValue><ssdm name="sext_ln17_28"/></StgValue>
</operation>

<operation id="1108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1106 %rbegin907 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1394

]]></Node>
<StgValue><ssdm name="rbegin907"/></StgValue>
</operation>

<operation id="1109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1107 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_9, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1108 %rend1343 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1394, i32 %rbegin907

]]></Node>
<StgValue><ssdm name="rend1343"/></StgValue>
</operation>

<operation id="1111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1109 %rbegin909 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1407

]]></Node>
<StgValue><ssdm name="rbegin909"/></StgValue>
</operation>

<operation id="1112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1110 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1111 %rend1341 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1407, i32 %rbegin909

]]></Node>
<StgValue><ssdm name="rend1341"/></StgValue>
</operation>

<operation id="1114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1112 %rbegin911 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_885

]]></Node>
<StgValue><ssdm name="rbegin911"/></StgValue>
</operation>

<operation id="1115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1113 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i24 %mul_ln73_268, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1114 %rend1339 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_885, i32 %rbegin911

]]></Node>
<StgValue><ssdm name="rend1339"/></StgValue>
</operation>

<operation id="1117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1115 %rbegin913 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1430

]]></Node>
<StgValue><ssdm name="rbegin913"/></StgValue>
</operation>

<operation id="1118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1116 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1117 %rend1337 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1430, i32 %rbegin913

]]></Node>
<StgValue><ssdm name="rend1337"/></StgValue>
</operation>

<operation id="1120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1118 %rbegin915 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1390

]]></Node>
<StgValue><ssdm name="rbegin915"/></StgValue>
</operation>

<operation id="1121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1119 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1120 %rend1335 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1390, i32 %rbegin915

]]></Node>
<StgValue><ssdm name="rend1335"/></StgValue>
</operation>

<operation id="1123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="16" op_0_bw="16" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1121 %mult_78 = partselect i16 @_ssdm_op_PartSelect.i16.i836.i32.i32, i836 %data_val_read, i32 174, i32 189

]]></Node>
<StgValue><ssdm name="mult_78"/></StgValue>
</operation>

<operation id="1124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:1122 %sext_ln17_29 = sext i16 %mult_78

]]></Node>
<StgValue><ssdm name="sext_ln17_29"/></StgValue>
</operation>

<operation id="1125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1123 %rbegin917 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1389

]]></Node>
<StgValue><ssdm name="rbegin917"/></StgValue>
</operation>

<operation id="1126" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
fpga_resource_hint.entry.1967:1124 %mul_ln73_270 = mul i21 %sext_ln40_35, i21 2097150

]]></Node>
<StgValue><ssdm name="mul_ln73_270"/></StgValue>
</operation>

<operation id="1127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1125 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln73_270, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="17" op_0_bw="17" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1126 %mult_79 = partselect i17 @_ssdm_op_PartSelect.i17.i21.i32.i32, i21 %mul_ln73_270, i32 4, i32 20

]]></Node>
<StgValue><ssdm name="mult_79"/></StgValue>
</operation>

<operation id="1129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:1127 %sext_ln17_138 = sext i17 %mult_79

]]></Node>
<StgValue><ssdm name="sext_ln17_138"/></StgValue>
</operation>

<operation id="1130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1128 %rend1331 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1389, i32 %rbegin917

]]></Node>
<StgValue><ssdm name="rend1331"/></StgValue>
</operation>

<operation id="1131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1129 %rbegin919 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1401

]]></Node>
<StgValue><ssdm name="rbegin919"/></StgValue>
</operation>

<operation id="1132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1130 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_9, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1131 %rend1329 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1401, i32 %rbegin919

]]></Node>
<StgValue><ssdm name="rend1329"/></StgValue>
</operation>

<operation id="1134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1132 %rbegin921 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_855

]]></Node>
<StgValue><ssdm name="rbegin921"/></StgValue>
</operation>

<operation id="1135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1133 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_9, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1134 %rend1325 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_855, i32 %rbegin921

]]></Node>
<StgValue><ssdm name="rend1325"/></StgValue>
</operation>

<operation id="1137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="19" op_0_bw="19" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1135 %a_10 = partselect i19 @_ssdm_op_PartSelect.i19.i836.i32.i32, i836 %data_val_read, i32 190, i32 208

]]></Node>
<StgValue><ssdm name="a_10"/></StgValue>
</operation>

<operation id="1138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="20" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:1136 %sext_ln40_40 = sext i19 %a_10

]]></Node>
<StgValue><ssdm name="sext_ln40_40"/></StgValue>
</operation>

<operation id="1139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="23" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:1137 %sext_ln40_41 = sext i19 %a_10

]]></Node>
<StgValue><ssdm name="sext_ln40_41"/></StgValue>
</operation>

<operation id="1140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1138 %rbegin922 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1398

]]></Node>
<StgValue><ssdm name="rbegin922"/></StgValue>
</operation>

<operation id="1141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1139 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1140 %rend1323 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1398, i32 %rbegin922

]]></Node>
<StgValue><ssdm name="rend1323"/></StgValue>
</operation>

<operation id="1143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1141 %rbegin923 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1399

]]></Node>
<StgValue><ssdm name="rbegin923"/></StgValue>
</operation>

<operation id="1144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1142 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_10, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="15" op_0_bw="15" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1143 %mult_80 = partselect i15 @_ssdm_op_PartSelect.i15.i836.i32.i32, i836 %data_val_read, i32 194, i32 208

]]></Node>
<StgValue><ssdm name="mult_80"/></StgValue>
</operation>

<operation id="1146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="16" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.1967:1144 %sext_ln17_30 = sext i15 %mult_80

]]></Node>
<StgValue><ssdm name="sext_ln17_30"/></StgValue>
</operation>

<operation id="1147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1145 %rend1321 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1399, i32 %rbegin923

]]></Node>
<StgValue><ssdm name="rend1321"/></StgValue>
</operation>

<operation id="1148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1146 %rbegin925 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1384

]]></Node>
<StgValue><ssdm name="rbegin925"/></StgValue>
</operation>

<operation id="1149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1147 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1148 %rend1319 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1384, i32 %rbegin925

]]></Node>
<StgValue><ssdm name="rend1319"/></StgValue>
</operation>

<operation id="1151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1149 %rbegin927 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1383

]]></Node>
<StgValue><ssdm name="rbegin927"/></StgValue>
</operation>

<operation id="1152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1150 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1151 %rend1317 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1383, i32 %rbegin927

]]></Node>
<StgValue><ssdm name="rend1317"/></StgValue>
</operation>

<operation id="1154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1152 %rbegin929 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1408

]]></Node>
<StgValue><ssdm name="rbegin929"/></StgValue>
</operation>

<operation id="1155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1153 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1154 %rend1315 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1408, i32 %rbegin929

]]></Node>
<StgValue><ssdm name="rend1315"/></StgValue>
</operation>

<operation id="1157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1155 %rbegin931 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1475

]]></Node>
<StgValue><ssdm name="rbegin931"/></StgValue>
</operation>

<operation id="1158" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
fpga_resource_hint.entry.1967:1156 %mul_ln73_271 = mul i23 %sext_ln40_41, i23 8388602

]]></Node>
<StgValue><ssdm name="mul_ln73_271"/></StgValue>
</operation>

<operation id="1159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1157 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln73_271, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="18" op_0_bw="18" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1158 %mult_81 = partselect i18 @_ssdm_op_PartSelect.i18.i23.i32.i32, i23 %mul_ln73_271, i32 4, i32 21

]]></Node>
<StgValue><ssdm name="mult_81"/></StgValue>
</operation>

<operation id="1161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:1159 %sext_ln41_191 = sext i18 %mult_81

]]></Node>
<StgValue><ssdm name="sext_ln41_191"/></StgValue>
</operation>

<operation id="1162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1160 %rend1313 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1475, i32 %rbegin931

]]></Node>
<StgValue><ssdm name="rend1313"/></StgValue>
</operation>

<operation id="1163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1161 %rbegin933 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1313

]]></Node>
<StgValue><ssdm name="rbegin933"/></StgValue>
</operation>

<operation id="1164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1162 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1163 %rend1311 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1313, i32 %rbegin933

]]></Node>
<StgValue><ssdm name="rend1311"/></StgValue>
</operation>

<operation id="1166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1164 %rbegin935 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1392

]]></Node>
<StgValue><ssdm name="rbegin935"/></StgValue>
</operation>

<operation id="1167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1165 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1166 %rend1309 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1392, i32 %rbegin935

]]></Node>
<StgValue><ssdm name="rend1309"/></StgValue>
</operation>

<operation id="1169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="17" op_0_bw="17" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1167 %mult_82 = partselect i17 @_ssdm_op_PartSelect.i17.i836.i32.i32, i836 %data_val_read, i32 192, i32 208

]]></Node>
<StgValue><ssdm name="mult_82"/></StgValue>
</operation>

<operation id="1170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:1168 %sext_ln17_31 = sext i17 %mult_82

]]></Node>
<StgValue><ssdm name="sext_ln17_31"/></StgValue>
</operation>

<operation id="1171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1169 %rbegin936 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1417

]]></Node>
<StgValue><ssdm name="rbegin936"/></StgValue>
</operation>

<operation id="1172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1170 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1171 %rend1305 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1417, i32 %rbegin936

]]></Node>
<StgValue><ssdm name="rend1305"/></StgValue>
</operation>

<operation id="1174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1172 %rbegin937 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1404

]]></Node>
<StgValue><ssdm name="rbegin937"/></StgValue>
</operation>

<operation id="1175" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.entry.1967:1173 %sub_ln73_35 = sub i20 0, i20 %sext_ln40_40

]]></Node>
<StgValue><ssdm name="sub_ln73_35"/></StgValue>
</operation>

<operation id="1176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1174 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_35, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="16" op_0_bw="16" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1175 %mult_83 = partselect i16 @_ssdm_op_PartSelect.i16.i20.i32.i32, i20 %sub_ln73_35, i32 4, i32 19

]]></Node>
<StgValue><ssdm name="mult_83"/></StgValue>
</operation>

<operation id="1178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:1176 %sext_ln17_139 = sext i16 %mult_83

]]></Node>
<StgValue><ssdm name="sext_ln17_139"/></StgValue>
</operation>

<operation id="1179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="18" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:1177 %sext_ln17_140 = sext i16 %mult_83

]]></Node>
<StgValue><ssdm name="sext_ln17_140"/></StgValue>
</operation>

<operation id="1180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1178 %rend1303 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1404, i32 %rbegin937

]]></Node>
<StgValue><ssdm name="rend1303"/></StgValue>
</operation>

<operation id="1181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1179 %rbegin939 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_801

]]></Node>
<StgValue><ssdm name="rbegin939"/></StgValue>
</operation>

<operation id="1182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1180 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1181 %rend1301 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_801, i32 %rbegin939

]]></Node>
<StgValue><ssdm name="rend1301"/></StgValue>
</operation>

<operation id="1184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1182 %rbegin941 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1374

]]></Node>
<StgValue><ssdm name="rbegin941"/></StgValue>
</operation>

<operation id="1185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1183 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1184 %rend1299 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1374, i32 %rbegin941

]]></Node>
<StgValue><ssdm name="rend1299"/></StgValue>
</operation>

<operation id="1187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1185 %rbegin943 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1413

]]></Node>
<StgValue><ssdm name="rbegin943"/></StgValue>
</operation>

<operation id="1188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1186 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1187 %rend1297 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1413, i32 %rbegin943

]]></Node>
<StgValue><ssdm name="rend1297"/></StgValue>
</operation>

<operation id="1190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1188 %rbegin945 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_811

]]></Node>
<StgValue><ssdm name="rbegin945"/></StgValue>
</operation>

<operation id="1191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1189 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1190 %rend1295 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_811, i32 %rbegin945

]]></Node>
<StgValue><ssdm name="rend1295"/></StgValue>
</operation>

<operation id="1193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1191 %rbegin946 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1357

]]></Node>
<StgValue><ssdm name="rbegin946"/></StgValue>
</operation>

<operation id="1194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1192 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1193 %rend1293 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1357, i32 %rbegin946

]]></Node>
<StgValue><ssdm name="rend1293"/></StgValue>
</operation>

<operation id="1196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1194 %rbegin947 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1305

]]></Node>
<StgValue><ssdm name="rbegin947"/></StgValue>
</operation>

<operation id="1197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1195 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1196 %rend1291 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1305, i32 %rbegin947

]]></Node>
<StgValue><ssdm name="rend1291"/></StgValue>
</operation>

<operation id="1199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1197 %rbegin949 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1371

]]></Node>
<StgValue><ssdm name="rbegin949"/></StgValue>
</operation>

<operation id="1200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1198 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1199 %rend1289 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1371, i32 %rbegin949

]]></Node>
<StgValue><ssdm name="rend1289"/></StgValue>
</operation>

<operation id="1202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1200 %rbegin951 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1370

]]></Node>
<StgValue><ssdm name="rbegin951"/></StgValue>
</operation>

<operation id="1203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1201 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1202 %rend1287 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1370, i32 %rbegin951

]]></Node>
<StgValue><ssdm name="rend1287"/></StgValue>
</operation>

<operation id="1205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1203 %rbegin953 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_863

]]></Node>
<StgValue><ssdm name="rbegin953"/></StgValue>
</operation>

<operation id="1206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1204 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_10, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1205 %rend1285 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_863, i32 %rbegin953

]]></Node>
<StgValue><ssdm name="rend1285"/></StgValue>
</operation>

<operation id="1208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1206 %rbegin955 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1461

]]></Node>
<StgValue><ssdm name="rbegin955"/></StgValue>
</operation>

<operation id="1209" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1207 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_10, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1208 %rend1283 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1461, i32 %rbegin955

]]></Node>
<StgValue><ssdm name="rend1283"/></StgValue>
</operation>

<operation id="1211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1209 %rbegin956 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1367

]]></Node>
<StgValue><ssdm name="rbegin956"/></StgValue>
</operation>

<operation id="1212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1210 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_10, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1213" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1211 %rend1281 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1367, i32 %rbegin956

]]></Node>
<StgValue><ssdm name="rend1281"/></StgValue>
</operation>

<operation id="1214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1212 %rbegin957 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1405

]]></Node>
<StgValue><ssdm name="rbegin957"/></StgValue>
</operation>

<operation id="1215" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1213 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1216" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1214 %rend1279 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1405, i32 %rbegin957

]]></Node>
<StgValue><ssdm name="rend1279"/></StgValue>
</operation>

<operation id="1217" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1215 %rbegin958 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1418

]]></Node>
<StgValue><ssdm name="rbegin958"/></StgValue>
</operation>

<operation id="1218" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1216 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1219" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1217 %rend1277 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1418, i32 %rbegin958

]]></Node>
<StgValue><ssdm name="rend1277"/></StgValue>
</operation>

<operation id="1220" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1218 %rbegin959 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1457

]]></Node>
<StgValue><ssdm name="rbegin959"/></StgValue>
</operation>

<operation id="1221" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1219 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1222" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1220 %rend1275 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1457, i32 %rbegin959

]]></Node>
<StgValue><ssdm name="rend1275"/></StgValue>
</operation>

<operation id="1223" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1221 %rbegin961 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1363

]]></Node>
<StgValue><ssdm name="rbegin961"/></StgValue>
</operation>

<operation id="1224" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1222 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1225" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1223 %rend1273 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1363, i32 %rbegin961

]]></Node>
<StgValue><ssdm name="rend1273"/></StgValue>
</operation>

<operation id="1226" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1224 %rbegin962 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1309

]]></Node>
<StgValue><ssdm name="rbegin962"/></StgValue>
</operation>

<operation id="1227" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1225 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1228" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1226 %rend1271 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1309, i32 %rbegin962

]]></Node>
<StgValue><ssdm name="rend1271"/></StgValue>
</operation>

<operation id="1229" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1227 %rbegin963 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1361

]]></Node>
<StgValue><ssdm name="rbegin963"/></StgValue>
</operation>

<operation id="1230" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1228 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_35, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1231" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1229 %rend1269 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1361, i32 %rbegin963

]]></Node>
<StgValue><ssdm name="rend1269"/></StgValue>
</operation>

<operation id="1232" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1230 %rbegin965 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1375

]]></Node>
<StgValue><ssdm name="rbegin965"/></StgValue>
</operation>

<operation id="1233" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1231 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_35, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1234" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1232 %rend1267 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1375, i32 %rbegin965

]]></Node>
<StgValue><ssdm name="rend1267"/></StgValue>
</operation>

<operation id="1235" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1233 %rbegin967 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1426

]]></Node>
<StgValue><ssdm name="rbegin967"/></StgValue>
</operation>

<operation id="1236" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1234 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1237" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1235 %rend1265 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1426, i32 %rbegin967

]]></Node>
<StgValue><ssdm name="rend1265"/></StgValue>
</operation>

<operation id="1238" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1236 %rbegin969 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1372

]]></Node>
<StgValue><ssdm name="rbegin969"/></StgValue>
</operation>

<operation id="1239" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1237 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1240" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1238 %rend1263 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1372, i32 %rbegin969

]]></Node>
<StgValue><ssdm name="rend1263"/></StgValue>
</operation>

<operation id="1241" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="19" op_0_bw="19" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1239 %a_11 = partselect i19 @_ssdm_op_PartSelect.i19.i836.i32.i32, i836 %data_val_read, i32 209, i32 227

]]></Node>
<StgValue><ssdm name="a_11"/></StgValue>
</operation>

<operation id="1242" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="22" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:1240 %sext_ln40_42 = sext i19 %a_11

]]></Node>
<StgValue><ssdm name="sext_ln40_42"/></StgValue>
</operation>

<operation id="1243" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="25" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:1241 %sext_ln40_43 = sext i19 %a_11

]]></Node>
<StgValue><ssdm name="sext_ln40_43"/></StgValue>
</operation>

<operation id="1244" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="20" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:1242 %sext_ln40_44 = sext i19 %a_11

]]></Node>
<StgValue><ssdm name="sext_ln40_44"/></StgValue>
</operation>

<operation id="1245" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1243 %rbegin971 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1356

]]></Node>
<StgValue><ssdm name="rbegin971"/></StgValue>
</operation>

<operation id="1246" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1244 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1247" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1245 %rend1259 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1356, i32 %rbegin971

]]></Node>
<StgValue><ssdm name="rend1259"/></StgValue>
</operation>

<operation id="1248" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1246 %rbegin973 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1369

]]></Node>
<StgValue><ssdm name="rbegin973"/></StgValue>
</operation>

<operation id="1249" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.entry.1967:1247 %sub_ln73_36 = sub i20 0, i20 %sext_ln40_44

]]></Node>
<StgValue><ssdm name="sub_ln73_36"/></StgValue>
</operation>

<operation id="1250" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1248 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_36, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1251" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="16" op_0_bw="16" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1249 %mult_84 = partselect i16 @_ssdm_op_PartSelect.i16.i20.i32.i32, i20 %sub_ln73_36, i32 4, i32 19

]]></Node>
<StgValue><ssdm name="mult_84"/></StgValue>
</operation>

<operation id="1252" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="19" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:1250 %sext_ln41_192 = sext i16 %mult_84

]]></Node>
<StgValue><ssdm name="sext_ln41_192"/></StgValue>
</operation>

<operation id="1253" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:1251 %sext_ln17_141 = sext i16 %mult_84

]]></Node>
<StgValue><ssdm name="sext_ln17_141"/></StgValue>
</operation>

<operation id="1254" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1252 %rend1257 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1369, i32 %rbegin973

]]></Node>
<StgValue><ssdm name="rend1257"/></StgValue>
</operation>

<operation id="1255" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1253 %rbegin974 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1382

]]></Node>
<StgValue><ssdm name="rbegin974"/></StgValue>
</operation>

<operation id="1256" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1254 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_36, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1257" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1255 %rend1255 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1382, i32 %rbegin974

]]></Node>
<StgValue><ssdm name="rend1255"/></StgValue>
</operation>

<operation id="1258" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1256 %rbegin975 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1340

]]></Node>
<StgValue><ssdm name="rbegin975"/></StgValue>
</operation>

<operation id="1259" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1257 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1260" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1258 %rend1253 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1340, i32 %rbegin975

]]></Node>
<StgValue><ssdm name="rend1253"/></StgValue>
</operation>

<operation id="1261" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1259 %rbegin976 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1380

]]></Node>
<StgValue><ssdm name="rbegin976"/></StgValue>
</operation>

<operation id="1262" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1260 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1263" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1261 %rend1251 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1380, i32 %rbegin976

]]></Node>
<StgValue><ssdm name="rend1251"/></StgValue>
</operation>

<operation id="1264" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1262 %rbegin977 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1339

]]></Node>
<StgValue><ssdm name="rbegin977"/></StgValue>
</operation>

<operation id="1265" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1263 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_36, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1266" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1264 %rend1249 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1339, i32 %rbegin977

]]></Node>
<StgValue><ssdm name="rend1249"/></StgValue>
</operation>

<operation id="1267" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1265 %rbegin979 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1378

]]></Node>
<StgValue><ssdm name="rbegin979"/></StgValue>
</operation>

<operation id="1268" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1266 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_36, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1269" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1267 %rend1247 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1378, i32 %rbegin979

]]></Node>
<StgValue><ssdm name="rend1247"/></StgValue>
</operation>

<operation id="1270" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1268 %rbegin981 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1337

]]></Node>
<StgValue><ssdm name="rbegin981"/></StgValue>
</operation>

<operation id="1271" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1269 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1272" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1270 %rend1245 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1337, i32 %rbegin981

]]></Node>
<StgValue><ssdm name="rend1245"/></StgValue>
</operation>

<operation id="1273" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1271 %rbegin983 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1350

]]></Node>
<StgValue><ssdm name="rbegin983"/></StgValue>
</operation>

<operation id="1274" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
fpga_resource_hint.entry.1967:1272 %mul_ln73_272 = mul i25 %sext_ln40_43, i25 33554412

]]></Node>
<StgValue><ssdm name="mul_ln73_272"/></StgValue>
</operation>

<operation id="1275" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1273 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln73_272, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1276" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="19" op_0_bw="19" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1274 %mult_85 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln73_272, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_85"/></StgValue>
</operation>

<operation id="1277" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1275 %rend1243 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1350, i32 %rbegin983

]]></Node>
<StgValue><ssdm name="rend1243"/></StgValue>
</operation>

<operation id="1278" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1276 %rbegin985 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1403

]]></Node>
<StgValue><ssdm name="rbegin985"/></StgValue>
</operation>

<operation id="1279" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1277 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1280" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1278 %rend1241 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1403, i32 %rbegin985

]]></Node>
<StgValue><ssdm name="rend1241"/></StgValue>
</operation>

<operation id="1281" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1279 %rbegin987 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1402

]]></Node>
<StgValue><ssdm name="rbegin987"/></StgValue>
</operation>

<operation id="1282" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1280 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_36, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1283" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1281 %rend1239 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1402, i32 %rbegin987

]]></Node>
<StgValue><ssdm name="rend1239"/></StgValue>
</operation>

<operation id="1284" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1282 %rbegin989 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1311

]]></Node>
<StgValue><ssdm name="rbegin989"/></StgValue>
</operation>

<operation id="1285" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1283 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1286" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1284 %rend1237 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1311, i32 %rbegin989

]]></Node>
<StgValue><ssdm name="rend1237"/></StgValue>
</operation>

<operation id="1287" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1285 %rbegin990 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1400

]]></Node>
<StgValue><ssdm name="rbegin990"/></StgValue>
</operation>

<operation id="1288" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1286 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1289" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1287 %rend1235 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1400, i32 %rbegin990

]]></Node>
<StgValue><ssdm name="rend1235"/></StgValue>
</operation>

<operation id="1290" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1288 %rbegin991 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1385

]]></Node>
<StgValue><ssdm name="rbegin991"/></StgValue>
</operation>

<operation id="1291" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1289 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_36, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1292" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1290 %rend1233 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1385, i32 %rbegin991

]]></Node>
<StgValue><ssdm name="rend1233"/></StgValue>
</operation>

<operation id="1293" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1291 %rbegin993 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_990

]]></Node>
<StgValue><ssdm name="rbegin993"/></StgValue>
</operation>

<operation id="1294" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1292 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1295" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1293 %rend1231 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_990, i32 %rbegin993

]]></Node>
<StgValue><ssdm name="rend1231"/></StgValue>
</operation>

<operation id="1296" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1294 %rbegin995 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1346

]]></Node>
<StgValue><ssdm name="rbegin995"/></StgValue>
</operation>

<operation id="1297" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1295 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1298" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1296 %rend1229 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1346, i32 %rbegin995

]]></Node>
<StgValue><ssdm name="rend1229"/></StgValue>
</operation>

<operation id="1299" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1297 %rbegin997 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1332

]]></Node>
<StgValue><ssdm name="rbegin997"/></StgValue>
</operation>

<operation id="1300" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1298 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1301" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1299 %rend1227 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1332, i32 %rbegin997

]]></Node>
<StgValue><ssdm name="rend1227"/></StgValue>
</operation>

<operation id="1302" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1300 %rbegin999 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1331

]]></Node>
<StgValue><ssdm name="rbegin999"/></StgValue>
</operation>

<operation id="1303" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1301 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1304" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1302 %rend1225 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1331, i32 %rbegin999

]]></Node>
<StgValue><ssdm name="rend1225"/></StgValue>
</operation>

<operation id="1305" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1303 %rbegin1001 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1344

]]></Node>
<StgValue><ssdm name="rbegin1001"/></StgValue>
</operation>

<operation id="1306" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1304 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1307" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1305 %rend1223 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1344, i32 %rbegin1001

]]></Node>
<StgValue><ssdm name="rend1223"/></StgValue>
</operation>

<operation id="1308" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1306 %rbegin1003 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1330

]]></Node>
<StgValue><ssdm name="rbegin1003"/></StgValue>
</operation>

<operation id="1309" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1307 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1310" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1308 %rend1221 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1330, i32 %rbegin1003

]]></Node>
<StgValue><ssdm name="rend1221"/></StgValue>
</operation>

<operation id="1311" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1309 %rbegin1004 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1298

]]></Node>
<StgValue><ssdm name="rbegin1004"/></StgValue>
</operation>

<operation id="1312" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1310 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1313" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1311 %rend1219 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1298, i32 %rbegin1004

]]></Node>
<StgValue><ssdm name="rend1219"/></StgValue>
</operation>

<operation id="1314" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1312 %rbegin1005 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1381

]]></Node>
<StgValue><ssdm name="rbegin1005"/></StgValue>
</operation>

<operation id="1315" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
fpga_resource_hint.entry.1967:1313 %mul_ln73_273 = mul i22 %sext_ln40_42, i22 3

]]></Node>
<StgValue><ssdm name="mul_ln73_273"/></StgValue>
</operation>

<operation id="1316" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1314 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73_273, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1317" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="18" op_0_bw="18" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1315 %mult_86 = partselect i18 @_ssdm_op_PartSelect.i18.i22.i32.i32, i22 %mul_ln73_273, i32 4, i32 21

]]></Node>
<StgValue><ssdm name="mult_86"/></StgValue>
</operation>

<operation id="1318" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:1316 %sext_ln41_193 = sext i18 %mult_86

]]></Node>
<StgValue><ssdm name="sext_ln41_193"/></StgValue>
</operation>

<operation id="1319" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1317 %rend1217 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1381, i32 %rbegin1005

]]></Node>
<StgValue><ssdm name="rend1217"/></StgValue>
</operation>

<operation id="1320" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1318 %rbegin1007 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1341

]]></Node>
<StgValue><ssdm name="rbegin1007"/></StgValue>
</operation>

<operation id="1321" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1319 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_11, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1322" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="15" op_0_bw="15" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1320 %mult_87 = partselect i15 @_ssdm_op_PartSelect.i15.i836.i32.i32, i836 %data_val_read, i32 213, i32 227

]]></Node>
<StgValue><ssdm name="mult_87"/></StgValue>
</operation>

<operation id="1323" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="16" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.1967:1321 %sext_ln17_32 = sext i15 %mult_87

]]></Node>
<StgValue><ssdm name="sext_ln17_32"/></StgValue>
</operation>

<operation id="1324" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1322 %rend1213 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1341, i32 %rbegin1007

]]></Node>
<StgValue><ssdm name="rend1213"/></StgValue>
</operation>

<operation id="1325" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1323 %rbegin1009 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1354

]]></Node>
<StgValue><ssdm name="rbegin1009"/></StgValue>
</operation>

<operation id="1326" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1324 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73_273, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1327" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1325 %rend1211 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1354, i32 %rbegin1009

]]></Node>
<StgValue><ssdm name="rend1211"/></StgValue>
</operation>

<operation id="1328" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1326 %rbegin1011 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1352

]]></Node>
<StgValue><ssdm name="rbegin1011"/></StgValue>
</operation>

<operation id="1329" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1327 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1330" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1328 %rend1209 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1352, i32 %rbegin1011

]]></Node>
<StgValue><ssdm name="rend1209"/></StgValue>
</operation>

<operation id="1331" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1329 %rbegin1013 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1338

]]></Node>
<StgValue><ssdm name="rbegin1013"/></StgValue>
</operation>

<operation id="1332" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1330 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1333" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1331 %rend1207 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1338, i32 %rbegin1013

]]></Node>
<StgValue><ssdm name="rend1207"/></StgValue>
</operation>

<operation id="1334" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1332 %rbegin1015 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1336

]]></Node>
<StgValue><ssdm name="rbegin1015"/></StgValue>
</operation>

<operation id="1335" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1333 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_11, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1336" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1334 %rend1205 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1336, i32 %rbegin1015

]]></Node>
<StgValue><ssdm name="rend1205"/></StgValue>
</operation>

<operation id="1337" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1335 %rbegin1017 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1293

]]></Node>
<StgValue><ssdm name="rbegin1017"/></StgValue>
</operation>

<operation id="1338" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
fpga_resource_hint.entry.1967:1336 %mul_ln73_274 = mul i22 %sext_ln40_42, i22 4194301

]]></Node>
<StgValue><ssdm name="mul_ln73_274"/></StgValue>
</operation>

<operation id="1339" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1337 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73_274, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1340" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="17" op_0_bw="17" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1338 %mult_88 = partselect i17 @_ssdm_op_PartSelect.i17.i22.i32.i32, i22 %mul_ln73_274, i32 4, i32 20

]]></Node>
<StgValue><ssdm name="mult_88"/></StgValue>
</operation>

<operation id="1341" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="19" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:1339 %sext_ln41_194 = sext i17 %mult_88

]]></Node>
<StgValue><ssdm name="sext_ln41_194"/></StgValue>
</operation>

<operation id="1342" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1340 %rend1203 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1293, i32 %rbegin1017

]]></Node>
<StgValue><ssdm name="rend1203"/></StgValue>
</operation>

<operation id="1343" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1341 %rbegin1018 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1334

]]></Node>
<StgValue><ssdm name="rbegin1018"/></StgValue>
</operation>

<operation id="1344" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1342 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1345" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1343 %rend1201 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1334, i32 %rbegin1018

]]></Node>
<StgValue><ssdm name="rend1201"/></StgValue>
</operation>

<operation id="1346" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1344 %rbegin1019 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1347

]]></Node>
<StgValue><ssdm name="rbegin1019"/></StgValue>
</operation>

<operation id="1347" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1345 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_11, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1348" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1346 %rend1199 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1347, i32 %rbegin1019

]]></Node>
<StgValue><ssdm name="rend1199"/></StgValue>
</operation>

<operation id="1349" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1347 %rbegin1021 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1333

]]></Node>
<StgValue><ssdm name="rbegin1021"/></StgValue>
</operation>

<operation id="1350" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1348 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1351" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1349 %rend1197 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1333, i32 %rbegin1021

]]></Node>
<StgValue><ssdm name="rend1197"/></StgValue>
</operation>

<operation id="1352" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="19" op_0_bw="19" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1350 %a_12 = partselect i19 @_ssdm_op_PartSelect.i19.i836.i32.i32, i836 %data_val_read, i32 228, i32 246

]]></Node>
<StgValue><ssdm name="a_12"/></StgValue>
</operation>

<operation id="1353" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="21" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:1351 %sext_ln40_45 = sext i19 %a_12

]]></Node>
<StgValue><ssdm name="sext_ln40_45"/></StgValue>
</operation>

<operation id="1354" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="24" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:1352 %sext_ln40_46 = sext i19 %a_12

]]></Node>
<StgValue><ssdm name="sext_ln40_46"/></StgValue>
</operation>

<operation id="1355" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="20" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:1353 %sext_ln40_47 = sext i19 %a_12

]]></Node>
<StgValue><ssdm name="sext_ln40_47"/></StgValue>
</operation>

<operation id="1356" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="27" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:1354 %sext_ln40_48 = sext i19 %a_12

]]></Node>
<StgValue><ssdm name="sext_ln40_48"/></StgValue>
</operation>

<operation id="1357" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="23" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:1355 %sext_ln40_49 = sext i19 %a_12

]]></Node>
<StgValue><ssdm name="sext_ln40_49"/></StgValue>
</operation>

<operation id="1358" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1356 %rbegin1023 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1345

]]></Node>
<StgValue><ssdm name="rbegin1023"/></StgValue>
</operation>

<operation id="1359" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1357 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1360" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1358 %rend1195 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1345, i32 %rbegin1023

]]></Node>
<StgValue><ssdm name="rend1195"/></StgValue>
</operation>

<operation id="1361" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1359 %rbegin1024 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1528

]]></Node>
<StgValue><ssdm name="rbegin1024"/></StgValue>
</operation>

<operation id="1362" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
fpga_resource_hint.entry.1967:1360 %mul_ln73_275 = mul i23 %sext_ln40_49, i23 8388601

]]></Node>
<StgValue><ssdm name="mul_ln73_275"/></StgValue>
</operation>

<operation id="1363" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1361 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln73_275, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1364" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="18" op_0_bw="18" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1362 %mult_89 = partselect i18 @_ssdm_op_PartSelect.i18.i23.i32.i32, i23 %mul_ln73_275, i32 4, i32 21

]]></Node>
<StgValue><ssdm name="mult_89"/></StgValue>
</operation>

<operation id="1365" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:1363 %sext_ln41_195 = sext i18 %mult_89

]]></Node>
<StgValue><ssdm name="sext_ln41_195"/></StgValue>
</operation>

<operation id="1366" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1364 %rend1193 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1528, i32 %rbegin1024

]]></Node>
<StgValue><ssdm name="rend1193"/></StgValue>
</operation>

<operation id="1367" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1365 %rbegin1025 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1343

]]></Node>
<StgValue><ssdm name="rbegin1025"/></StgValue>
</operation>

<operation id="1368" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1366 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_12, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1369" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="15" op_0_bw="15" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1367 %mult_90 = partselect i15 @_ssdm_op_PartSelect.i15.i836.i32.i32, i836 %data_val_read, i32 232, i32 246

]]></Node>
<StgValue><ssdm name="mult_90"/></StgValue>
</operation>

<operation id="1370" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="16" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.1967:1368 %sext_ln17_33 = sext i15 %mult_90

]]></Node>
<StgValue><ssdm name="sext_ln17_33"/></StgValue>
</operation>

<operation id="1371" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1369 %rend1191 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1343, i32 %rbegin1025

]]></Node>
<StgValue><ssdm name="rend1191"/></StgValue>
</operation>

<operation id="1372" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1370 %rbegin1027 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1368

]]></Node>
<StgValue><ssdm name="rbegin1027"/></StgValue>
</operation>

<operation id="1373" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1371 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1374" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1372 %rend1189 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1368, i32 %rbegin1027

]]></Node>
<StgValue><ssdm name="rend1189"/></StgValue>
</operation>

<operation id="1375" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1373 %rbegin1029 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1355

]]></Node>
<StgValue><ssdm name="rbegin1029"/></StgValue>
</operation>

<operation id="1376" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1374 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_12, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1377" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1375 %rend1187 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1355, i32 %rbegin1029

]]></Node>
<StgValue><ssdm name="rend1187"/></StgValue>
</operation>

<operation id="1378" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1376 %rbegin1031 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1366

]]></Node>
<StgValue><ssdm name="rbegin1031"/></StgValue>
</operation>

<operation id="1379" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1377 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln73_275, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1380" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1378 %rend1185 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1366, i32 %rbegin1031

]]></Node>
<StgValue><ssdm name="rend1185"/></StgValue>
</operation>

<operation id="1381" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="17" op_0_bw="17" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1379 %mult_91 = partselect i17 @_ssdm_op_PartSelect.i17.i836.i32.i32, i836 %data_val_read, i32 230, i32 246

]]></Node>
<StgValue><ssdm name="mult_91"/></StgValue>
</operation>

<operation id="1382" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:1380 %sext_ln17_142 = sext i17 %mult_91

]]></Node>
<StgValue><ssdm name="sext_ln17_142"/></StgValue>
</operation>

<operation id="1383" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1381 %rbegin1033 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1364

]]></Node>
<StgValue><ssdm name="rbegin1033"/></StgValue>
</operation>

<operation id="1384" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1382 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1385" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1383 %rend1181 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1364, i32 %rbegin1033

]]></Node>
<StgValue><ssdm name="rend1181"/></StgValue>
</operation>

<operation id="1386" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1384 %rbegin1035 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1377

]]></Node>
<StgValue><ssdm name="rbegin1035"/></StgValue>
</operation>

<operation id="1387" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
fpga_resource_hint.entry.1967:1385 %mul_ln73_276 = mul i27 %sext_ln40_48, i27 134217654

]]></Node>
<StgValue><ssdm name="mul_ln73_276"/></StgValue>
</operation>

<operation id="1388" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1386 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i27 %mul_ln73_276, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1389" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="19" op_0_bw="19" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1387 %mult_92 = partselect i19 @_ssdm_op_PartSelect.i19.i27.i32.i32, i27 %mul_ln73_276, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_92"/></StgValue>
</operation>

<operation id="1390" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1388 %rend1179 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1377, i32 %rbegin1035

]]></Node>
<StgValue><ssdm name="rend1179"/></StgValue>
</operation>

<operation id="1391" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1389 %rbegin1037 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1362

]]></Node>
<StgValue><ssdm name="rbegin1037"/></StgValue>
</operation>

<operation id="1392" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.entry.1967:1390 %sub_ln73_37 = sub i20 0, i20 %sext_ln40_47

]]></Node>
<StgValue><ssdm name="sub_ln73_37"/></StgValue>
</operation>

<operation id="1393" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1391 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_37, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1394" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="16" op_0_bw="16" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1392 %mult_93 = partselect i16 @_ssdm_op_PartSelect.i16.i20.i32.i32, i20 %sub_ln73_37, i32 4, i32 19

]]></Node>
<StgValue><ssdm name="mult_93"/></StgValue>
</operation>

<operation id="1395" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="19" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:1393 %sext_ln41_196 = sext i16 %mult_93

]]></Node>
<StgValue><ssdm name="sext_ln41_196"/></StgValue>
</operation>

<operation id="1396" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:1394 %sext_ln17_143 = sext i16 %mult_93

]]></Node>
<StgValue><ssdm name="sext_ln17_143"/></StgValue>
</operation>

<operation id="1397" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1395 %rend1177 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1362, i32 %rbegin1037

]]></Node>
<StgValue><ssdm name="rend1177"/></StgValue>
</operation>

<operation id="1398" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1396 %rbegin1039 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1304

]]></Node>
<StgValue><ssdm name="rbegin1039"/></StgValue>
</operation>

<operation id="1399" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1397 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_37, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1400" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1398 %rend1175 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1304, i32 %rbegin1039

]]></Node>
<StgValue><ssdm name="rend1175"/></StgValue>
</operation>

<operation id="1401" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1399 %rbegin1041 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1303

]]></Node>
<StgValue><ssdm name="rbegin1041"/></StgValue>
</operation>

<operation id="1402" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1400 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1403" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1401 %rend1173 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1303, i32 %rbegin1041

]]></Node>
<StgValue><ssdm name="rend1173"/></StgValue>
</operation>

<operation id="1404" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1402 %rbegin1043 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1316

]]></Node>
<StgValue><ssdm name="rbegin1043"/></StgValue>
</operation>

<operation id="1405" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1403 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1406" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1404 %rend1171 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1316, i32 %rbegin1043

]]></Node>
<StgValue><ssdm name="rend1171"/></StgValue>
</operation>

<operation id="1407" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1405 %rbegin1045 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1314

]]></Node>
<StgValue><ssdm name="rbegin1045"/></StgValue>
</operation>

<operation id="1408" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1406 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1409" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1407 %rend1169 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1314, i32 %rbegin1045

]]></Node>
<StgValue><ssdm name="rend1169"/></StgValue>
</operation>

<operation id="1410" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1408 %rbegin1047 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1317

]]></Node>
<StgValue><ssdm name="rbegin1047"/></StgValue>
</operation>

<operation id="1411" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1409 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1412" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1410 %rend1167 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1317, i32 %rbegin1047

]]></Node>
<StgValue><ssdm name="rend1167"/></StgValue>
</operation>

<operation id="1413" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1411 %rbegin1049 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1342

]]></Node>
<StgValue><ssdm name="rbegin1049"/></StgValue>
</operation>

<operation id="1414" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1412 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_12, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1415" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1413 %rend1165 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1342, i32 %rbegin1049

]]></Node>
<StgValue><ssdm name="rend1165"/></StgValue>
</operation>

<operation id="1416" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1414 %rbegin1051 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1301

]]></Node>
<StgValue><ssdm name="rbegin1051"/></StgValue>
</operation>

<operation id="1417" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1415 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1418" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1416 %rend1163 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1301, i32 %rbegin1051

]]></Node>
<StgValue><ssdm name="rend1163"/></StgValue>
</operation>

<operation id="1419" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1417 %rbegin1053 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1353

]]></Node>
<StgValue><ssdm name="rbegin1053"/></StgValue>
</operation>

<operation id="1420" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1418 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_12, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1421" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1419 %rend1161 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1353, i32 %rbegin1053

]]></Node>
<StgValue><ssdm name="rend1161"/></StgValue>
</operation>

<operation id="1422" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1420 %rbegin1055 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1365

]]></Node>
<StgValue><ssdm name="rbegin1055"/></StgValue>
</operation>

<operation id="1423" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1421 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_12, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1424" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1422 %rend1159 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1365, i32 %rbegin1055

]]></Node>
<StgValue><ssdm name="rend1159"/></StgValue>
</operation>

<operation id="1425" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1425" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1423 %rbegin1057 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1297

]]></Node>
<StgValue><ssdm name="rbegin1057"/></StgValue>
</operation>

<operation id="1426" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1424 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_12, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1427" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1425 %rend1157 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1297, i32 %rbegin1057

]]></Node>
<StgValue><ssdm name="rend1157"/></StgValue>
</operation>

<operation id="1428" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1428" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1426 %rbegin1059 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1322

]]></Node>
<StgValue><ssdm name="rbegin1059"/></StgValue>
</operation>

<operation id="1429" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1427 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1430" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1430" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1428 %rend1155 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1322, i32 %rbegin1059

]]></Node>
<StgValue><ssdm name="rend1155"/></StgValue>
</operation>

<operation id="1431" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1429 %rbegin1061 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1308

]]></Node>
<StgValue><ssdm name="rbegin1061"/></StgValue>
</operation>

<operation id="1432" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1430 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_12, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1433" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1431 %rend1153 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1308, i32 %rbegin1061

]]></Node>
<StgValue><ssdm name="rend1153"/></StgValue>
</operation>

<operation id="1434" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1432 %rbegin1063 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1321

]]></Node>
<StgValue><ssdm name="rbegin1063"/></StgValue>
</operation>

<operation id="1435" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1433 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_12, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1436" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1434 %rend1151 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1321, i32 %rbegin1063

]]></Node>
<StgValue><ssdm name="rend1151"/></StgValue>
</operation>

<operation id="1437" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1435 %rbegin1065 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1306

]]></Node>
<StgValue><ssdm name="rbegin1065"/></StgValue>
</operation>

<operation id="1438" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1436 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1439" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1439" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1437 %rend1149 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1306, i32 %rbegin1065

]]></Node>
<StgValue><ssdm name="rend1149"/></StgValue>
</operation>

<operation id="1440" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1438 %rbegin1067 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1318

]]></Node>
<StgValue><ssdm name="rbegin1067"/></StgValue>
</operation>

<operation id="1441" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1439 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_12, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1442" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1442" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1440 %rend1145 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1318, i32 %rbegin1067

]]></Node>
<StgValue><ssdm name="rend1145"/></StgValue>
</operation>

<operation id="1443" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1441 %rbegin1069 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1360

]]></Node>
<StgValue><ssdm name="rbegin1069"/></StgValue>
</operation>

<operation id="1444" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1442 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1445" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1443 %rend1143 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1360, i32 %rbegin1069

]]></Node>
<StgValue><ssdm name="rend1143"/></StgValue>
</operation>

<operation id="1446" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1444 %rbegin1070 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1373

]]></Node>
<StgValue><ssdm name="rbegin1070"/></StgValue>
</operation>

<operation id="1447" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1447" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
fpga_resource_hint.entry.1967:1445 %mul_ln73_277 = mul i24 %sext_ln40_46, i24 14

]]></Node>
<StgValue><ssdm name="mul_ln73_277"/></StgValue>
</operation>

<operation id="1448" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1446 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i24 %mul_ln73_277, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1449" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="19" op_0_bw="19" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1447 %mult_94 = partselect i19 @_ssdm_op_PartSelect.i19.i24.i32.i32, i24 %mul_ln73_277, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_94"/></StgValue>
</operation>

<operation id="1450" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1448 %rend1141 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1373, i32 %rbegin1070

]]></Node>
<StgValue><ssdm name="rend1141"/></StgValue>
</operation>

<operation id="1451" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="16" op_0_bw="16" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1449 %mult_95 = partselect i16 @_ssdm_op_PartSelect.i16.i836.i32.i32, i836 %data_val_read, i32 231, i32 246

]]></Node>
<StgValue><ssdm name="mult_95"/></StgValue>
</operation>

<operation id="1452" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:1450 %sext_ln17_34 = sext i16 %mult_95

]]></Node>
<StgValue><ssdm name="sext_ln17_34"/></StgValue>
</operation>

<operation id="1453" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1451 %rbegin1071 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1358

]]></Node>
<StgValue><ssdm name="rbegin1071"/></StgValue>
</operation>

<operation id="1454" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1452 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1455" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1453 %rend1137 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1358, i32 %rbegin1071

]]></Node>
<StgValue><ssdm name="rend1137"/></StgValue>
</operation>

<operation id="1456" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1454 %rbegin1073 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1286

]]></Node>
<StgValue><ssdm name="rbegin1073"/></StgValue>
</operation>

<operation id="1457" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
fpga_resource_hint.entry.1967:1455 %mul_ln73_278 = mul i21 %sext_ln40_45, i21 2097150

]]></Node>
<StgValue><ssdm name="mul_ln73_278"/></StgValue>
</operation>

<operation id="1458" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1456 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln73_278, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1459" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="17" op_0_bw="17" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1457 %mult_96 = partselect i17 @_ssdm_op_PartSelect.i17.i21.i32.i32, i21 %mul_ln73_278, i32 4, i32 20

]]></Node>
<StgValue><ssdm name="mult_96"/></StgValue>
</operation>

<operation id="1460" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="19" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:1458 %sext_ln41_197 = sext i17 %mult_96

]]></Node>
<StgValue><ssdm name="sext_ln41_197"/></StgValue>
</operation>

<operation id="1461" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:1459 %sext_ln17_144 = sext i17 %mult_96

]]></Node>
<StgValue><ssdm name="sext_ln17_144"/></StgValue>
</operation>

<operation id="1462" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1460 %rend1135 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1286, i32 %rbegin1073

]]></Node>
<StgValue><ssdm name="rend1135"/></StgValue>
</operation>

<operation id="1463" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1461 %rbegin1075 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1326

]]></Node>
<StgValue><ssdm name="rbegin1075"/></StgValue>
</operation>

<operation id="1464" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1462 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln73_278, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1465" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1463 %rend1133 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1326, i32 %rbegin1075

]]></Node>
<StgValue><ssdm name="rend1133"/></StgValue>
</operation>

<operation id="1466" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="19" op_0_bw="19" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1464 %a_13 = partselect i19 @_ssdm_op_PartSelect.i19.i836.i32.i32, i836 %data_val_read, i32 247, i32 265

]]></Node>
<StgValue><ssdm name="a_13"/></StgValue>
</operation>

<operation id="1467" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="22" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:1465 %sext_ln40_50 = sext i19 %a_13

]]></Node>
<StgValue><ssdm name="sext_ln40_50"/></StgValue>
</operation>

<operation id="1468" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="24" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:1466 %sext_ln40_51 = sext i19 %a_13

]]></Node>
<StgValue><ssdm name="sext_ln40_51"/></StgValue>
</operation>

<operation id="1469" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="21" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:1467 %sext_ln40_52 = sext i19 %a_13

]]></Node>
<StgValue><ssdm name="sext_ln40_52"/></StgValue>
</operation>

<operation id="1470" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="20" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:1468 %sext_ln40_53 = sext i19 %a_13

]]></Node>
<StgValue><ssdm name="sext_ln40_53"/></StgValue>
</operation>

<operation id="1471" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1469 %rbegin1077 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1391

]]></Node>
<StgValue><ssdm name="rbegin1077"/></StgValue>
</operation>

<operation id="1472" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1470 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1473" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1471 %rend1131 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1391, i32 %rbegin1077

]]></Node>
<StgValue><ssdm name="rend1131"/></StgValue>
</operation>

<operation id="1474" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1472 %rbegin1079 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1310

]]></Node>
<StgValue><ssdm name="rbegin1079"/></StgValue>
</operation>

<operation id="1475" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1473 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_13, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1476" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="15" op_0_bw="15" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1474 %mult_97 = partselect i15 @_ssdm_op_PartSelect.i15.i836.i32.i32, i836 %data_val_read, i32 251, i32 265

]]></Node>
<StgValue><ssdm name="mult_97"/></StgValue>
</operation>

<operation id="1477" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="17" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.1967:1475 %sext_ln17_35 = sext i15 %mult_97

]]></Node>
<StgValue><ssdm name="sext_ln17_35"/></StgValue>
</operation>

<operation id="1478" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="16" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.1967:1476 %sext_ln17_36 = sext i15 %mult_97

]]></Node>
<StgValue><ssdm name="sext_ln17_36"/></StgValue>
</operation>

<operation id="1479" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1477 %rend1129 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1310, i32 %rbegin1079

]]></Node>
<StgValue><ssdm name="rend1129"/></StgValue>
</operation>

<operation id="1480" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1478 %rbegin1081 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1282

]]></Node>
<StgValue><ssdm name="rbegin1081"/></StgValue>
</operation>

<operation id="1481" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1479 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1482" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1480 %rend1127 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1282, i32 %rbegin1081

]]></Node>
<StgValue><ssdm name="rend1127"/></StgValue>
</operation>

<operation id="1483" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1481 %rbegin1083 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1295

]]></Node>
<StgValue><ssdm name="rbegin1083"/></StgValue>
</operation>

<operation id="1484" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1482 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1485" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1483 %rend1125 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1295, i32 %rbegin1083

]]></Node>
<StgValue><ssdm name="rend1125"/></StgValue>
</operation>

<operation id="1486" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1484 %rbegin1085 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1387

]]></Node>
<StgValue><ssdm name="rbegin1085"/></StgValue>
</operation>

<operation id="1487" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1485 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1488" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1486 %rend1123 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1387, i32 %rbegin1085

]]></Node>
<StgValue><ssdm name="rend1123"/></StgValue>
</operation>

<operation id="1489" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1487 %rbegin1087 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1453

]]></Node>
<StgValue><ssdm name="rbegin1087"/></StgValue>
</operation>

<operation id="1490" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1488 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_13, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1491" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1489 %rend1121 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1453, i32 %rbegin1087

]]></Node>
<StgValue><ssdm name="rend1121"/></StgValue>
</operation>

<operation id="1492" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1490 %rbegin1089 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1278

]]></Node>
<StgValue><ssdm name="rbegin1089"/></StgValue>
</operation>

<operation id="1493" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1493" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1491 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1494" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1492 %rend1119 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1278, i32 %rbegin1089

]]></Node>
<StgValue><ssdm name="rend1119"/></StgValue>
</operation>

<operation id="1495" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1493 %rbegin1091 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1291

]]></Node>
<StgValue><ssdm name="rbegin1091"/></StgValue>
</operation>

<operation id="1496" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1496" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1494 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1497" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1495 %rend1117 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1291, i32 %rbegin1091

]]></Node>
<StgValue><ssdm name="rend1117"/></StgValue>
</operation>

<operation id="1498" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1496 %rbegin1093 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1290

]]></Node>
<StgValue><ssdm name="rbegin1093"/></StgValue>
</operation>

<operation id="1499" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.entry.1967:1497 %sub_ln73_38 = sub i20 0, i20 %sext_ln40_53

]]></Node>
<StgValue><ssdm name="sub_ln73_38"/></StgValue>
</operation>

<operation id="1500" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1498 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_38, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1501" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="16" op_0_bw="16" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1499 %mult_98 = partselect i16 @_ssdm_op_PartSelect.i16.i20.i32.i32, i20 %sub_ln73_38, i32 4, i32 19

]]></Node>
<StgValue><ssdm name="mult_98"/></StgValue>
</operation>

<operation id="1502" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="19" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:1500 %sext_ln41_198 = sext i16 %mult_98

]]></Node>
<StgValue><ssdm name="sext_ln41_198"/></StgValue>
</operation>

<operation id="1503" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="18" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:1501 %sext_ln17_145 = sext i16 %mult_98

]]></Node>
<StgValue><ssdm name="sext_ln17_145"/></StgValue>
</operation>

<operation id="1504" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:1502 %sext_ln17_146 = sext i16 %mult_98

]]></Node>
<StgValue><ssdm name="sext_ln17_146"/></StgValue>
</operation>

<operation id="1505" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1503 %rend1115 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1290, i32 %rbegin1093

]]></Node>
<StgValue><ssdm name="rend1115"/></StgValue>
</operation>

<operation id="1506" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1504 %rbegin1095 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1351

]]></Node>
<StgValue><ssdm name="rbegin1095"/></StgValue>
</operation>

<operation id="1507" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1505 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_38, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1508" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1506 %rend1113 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1351, i32 %rbegin1095

]]></Node>
<StgValue><ssdm name="rend1113"/></StgValue>
</operation>

<operation id="1509" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1507 %rbegin1097 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1349

]]></Node>
<StgValue><ssdm name="rbegin1097"/></StgValue>
</operation>

<operation id="1510" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1508 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1511" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1511" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1509 %rend1111 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1349, i32 %rbegin1097

]]></Node>
<StgValue><ssdm name="rend1111"/></StgValue>
</operation>

<operation id="1512" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1510 %rbegin1099 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1335

]]></Node>
<StgValue><ssdm name="rbegin1099"/></StgValue>
</operation>

<operation id="1513" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1511 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1514" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1512 %rend1109 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1335, i32 %rbegin1099

]]></Node>
<StgValue><ssdm name="rend1109"/></StgValue>
</operation>

<operation id="1515" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1513 %rbegin1101 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1348

]]></Node>
<StgValue><ssdm name="rbegin1101"/></StgValue>
</operation>

<operation id="1516" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1514 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1517" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1515 %rend1107 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1348, i32 %rbegin1101

]]></Node>
<StgValue><ssdm name="rend1107"/></StgValue>
</operation>

<operation id="1518" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1516 %rbegin1103 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1283

]]></Node>
<StgValue><ssdm name="rbegin1103"/></StgValue>
</operation>

<operation id="1519" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1517 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1520" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1518 %rend1105 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1283, i32 %rbegin1103

]]></Node>
<StgValue><ssdm name="rend1105"/></StgValue>
</operation>

<operation id="1521" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1521" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1519 %rbegin1102 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1296

]]></Node>
<StgValue><ssdm name="rbegin1102"/></StgValue>
</operation>

<operation id="1522" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1522" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1520 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_13, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1523" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1521 %rend1103 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1296, i32 %rbegin1102

]]></Node>
<StgValue><ssdm name="rend1103"/></StgValue>
</operation>

<operation id="1524" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1522 %rbegin1100 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1294

]]></Node>
<StgValue><ssdm name="rbegin1100"/></StgValue>
</operation>

<operation id="1525" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1525" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1523 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1526" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1526" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1524 %rend1101 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1294, i32 %rbegin1100

]]></Node>
<StgValue><ssdm name="rend1101"/></StgValue>
</operation>

<operation id="1527" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1525 %rbegin1098 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1280

]]></Node>
<StgValue><ssdm name="rbegin1098"/></StgValue>
</operation>

<operation id="1528" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1528" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1526 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1529" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1527 %rend1099 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1280, i32 %rbegin1098

]]></Node>
<StgValue><ssdm name="rend1099"/></StgValue>
</operation>

<operation id="1530" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1530" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1528 %rbegin1096 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1279

]]></Node>
<StgValue><ssdm name="rbegin1096"/></StgValue>
</operation>

<operation id="1531" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1529 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1532" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1530 %rend1097 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1279, i32 %rbegin1096

]]></Node>
<StgValue><ssdm name="rend1097"/></StgValue>
</operation>

<operation id="1533" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1531 %rbegin1094 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1292

]]></Node>
<StgValue><ssdm name="rbegin1094"/></StgValue>
</operation>

<operation id="1534" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1532 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1535" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1533 %rend1095 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1292, i32 %rbegin1094

]]></Node>
<StgValue><ssdm name="rend1095"/></StgValue>
</operation>

<operation id="1536" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1534 %rbegin1092 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1277

]]></Node>
<StgValue><ssdm name="rbegin1092"/></StgValue>
</operation>

<operation id="1537" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1537" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1535 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1538" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1538" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1536 %rend1093 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1277, i32 %rbegin1092

]]></Node>
<StgValue><ssdm name="rend1093"/></StgValue>
</operation>

<operation id="1539" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1539" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1537 %rbegin1090 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1302

]]></Node>
<StgValue><ssdm name="rbegin1090"/></StgValue>
</operation>

<operation id="1540" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1538 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1541" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1539 %rend1091 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1302, i32 %rbegin1090

]]></Node>
<StgValue><ssdm name="rend1091"/></StgValue>
</operation>

<operation id="1542" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1542" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1540 %rbegin1088 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1328

]]></Node>
<StgValue><ssdm name="rbegin1088"/></StgValue>
</operation>

<operation id="1543" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1543" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
fpga_resource_hint.entry.1967:1541 %mul_ln73_279 = mul i21 %sext_ln40_52, i21 2097150

]]></Node>
<StgValue><ssdm name="mul_ln73_279"/></StgValue>
</operation>

<operation id="1544" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1544" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1542 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln73_279, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1545" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1545" bw="17" op_0_bw="17" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1543 %mult_99 = partselect i17 @_ssdm_op_PartSelect.i17.i21.i32.i32, i21 %mul_ln73_279, i32 4, i32 20

]]></Node>
<StgValue><ssdm name="mult_99"/></StgValue>
</operation>

<operation id="1546" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1546" bw="19" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:1544 %sext_ln41_199 = sext i17 %mult_99

]]></Node>
<StgValue><ssdm name="sext_ln41_199"/></StgValue>
</operation>

<operation id="1547" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1547" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1545 %rend1089 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1328, i32 %rbegin1088

]]></Node>
<StgValue><ssdm name="rend1089"/></StgValue>
</operation>

<operation id="1548" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1548" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1546 %rbegin1086 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1288

]]></Node>
<StgValue><ssdm name="rbegin1086"/></StgValue>
</operation>

<operation id="1549" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1547 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_38, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1550" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1550" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1548 %rend1087 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1288, i32 %rbegin1086

]]></Node>
<StgValue><ssdm name="rend1087"/></StgValue>
</operation>

<operation id="1551" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1551" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1549 %rbegin1084 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1421

]]></Node>
<StgValue><ssdm name="rbegin1084"/></StgValue>
</operation>

<operation id="1552" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1552" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1550 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1553" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1551 %rend1085 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1421, i32 %rbegin1084

]]></Node>
<StgValue><ssdm name="rend1085"/></StgValue>
</operation>

<operation id="1554" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1554" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1552 %rbegin1082 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1287

]]></Node>
<StgValue><ssdm name="rbegin1082"/></StgValue>
</operation>

<operation id="1555" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1555" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
fpga_resource_hint.entry.1967:1553 %mul_ln73_280 = mul i24 %sext_ln40_51, i24 16777202

]]></Node>
<StgValue><ssdm name="mul_ln73_280"/></StgValue>
</operation>

<operation id="1556" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1554 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i24 %mul_ln73_280, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1557" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1557" bw="19" op_0_bw="19" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1555 %mult_100 = partselect i19 @_ssdm_op_PartSelect.i19.i24.i32.i32, i24 %mul_ln73_280, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_100"/></StgValue>
</operation>

<operation id="1558" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1556 %rend1083 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1287, i32 %rbegin1082

]]></Node>
<StgValue><ssdm name="rend1083"/></StgValue>
</operation>

<operation id="1559" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1557 %rbegin1080 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1324

]]></Node>
<StgValue><ssdm name="rbegin1080"/></StgValue>
</operation>

<operation id="1560" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1560" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1558 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1561" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1561" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1559 %rend1081 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1324, i32 %rbegin1080

]]></Node>
<StgValue><ssdm name="rend1081"/></StgValue>
</operation>

<operation id="1562" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1562" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1560 %rbegin1078 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1379

]]></Node>
<StgValue><ssdm name="rbegin1078"/></StgValue>
</operation>

<operation id="1563" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1563" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1561 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1564" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1562 %rend1079 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1379, i32 %rbegin1078

]]></Node>
<StgValue><ssdm name="rend1079"/></StgValue>
</operation>

<operation id="1565" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1563 %rbegin1076 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1323

]]></Node>
<StgValue><ssdm name="rbegin1076"/></StgValue>
</operation>

<operation id="1566" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1566" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
fpga_resource_hint.entry.1967:1564 %mul_ln73_281 = mul i22 %sext_ln40_50, i22 4194301

]]></Node>
<StgValue><ssdm name="mul_ln73_281"/></StgValue>
</operation>

<operation id="1567" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1565 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73_281, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1568" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="17" op_0_bw="17" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1566 %mult_101 = partselect i17 @_ssdm_op_PartSelect.i17.i22.i32.i32, i22 %mul_ln73_281, i32 4, i32 20

]]></Node>
<StgValue><ssdm name="mult_101"/></StgValue>
</operation>

<operation id="1569" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="19" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:1567 %sext_ln41_200 = sext i17 %mult_101

]]></Node>
<StgValue><ssdm name="sext_ln41_200"/></StgValue>
</operation>

<operation id="1570" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1568 %rend1077 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1323, i32 %rbegin1076

]]></Node>
<StgValue><ssdm name="rend1077"/></StgValue>
</operation>

<operation id="1571" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1569 %rbegin1074 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1307

]]></Node>
<StgValue><ssdm name="rbegin1074"/></StgValue>
</operation>

<operation id="1572" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1572" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1570 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_13, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1573" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1573" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1571 %rend1075 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1307, i32 %rbegin1074

]]></Node>
<StgValue><ssdm name="rend1075"/></StgValue>
</operation>

<operation id="1574" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1574" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1572 %rbegin1072 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1320

]]></Node>
<StgValue><ssdm name="rbegin1072"/></StgValue>
</operation>

<operation id="1575" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1575" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1573 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1576" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1574 %rend1073 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1320, i32 %rbegin1072

]]></Node>
<StgValue><ssdm name="rend1073"/></StgValue>
</operation>

<operation id="1577" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1577" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1575 %rbegin1068 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1319

]]></Node>
<StgValue><ssdm name="rbegin1068"/></StgValue>
</operation>

<operation id="1578" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1576 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1579" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1579" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1577 %rend1069 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1319, i32 %rbegin1068

]]></Node>
<StgValue><ssdm name="rend1069"/></StgValue>
</operation>

<operation id="1580" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="19" op_0_bw="19" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1578 %a_14 = partselect i19 @_ssdm_op_PartSelect.i19.i836.i32.i32, i836 %data_val_read, i32 266, i32 284

]]></Node>
<StgValue><ssdm name="a_14"/></StgValue>
</operation>

<operation id="1581" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="22" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:1579 %sext_ln40_54 = sext i19 %a_14

]]></Node>
<StgValue><ssdm name="sext_ln40_54"/></StgValue>
</operation>

<operation id="1582" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="26" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:1580 %sext_ln40_55 = sext i19 %a_14

]]></Node>
<StgValue><ssdm name="sext_ln40_55"/></StgValue>
</operation>

<operation id="1583" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1583" bw="23" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:1581 %sext_ln40_56 = sext i19 %a_14

]]></Node>
<StgValue><ssdm name="sext_ln40_56"/></StgValue>
</operation>

<operation id="1584" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="20" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:1582 %sext_ln40_57 = sext i19 %a_14

]]></Node>
<StgValue><ssdm name="sext_ln40_57"/></StgValue>
</operation>

<operation id="1585" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1583 %rbegin1066 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_986

]]></Node>
<StgValue><ssdm name="rbegin1066"/></StgValue>
</operation>

<operation id="1586" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1584 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1587" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1585 %rend1067 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_986, i32 %rbegin1066

]]></Node>
<StgValue><ssdm name="rend1067"/></StgValue>
</operation>

<operation id="1588" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1586 %rbegin1064 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1267

]]></Node>
<StgValue><ssdm name="rbegin1064"/></StgValue>
</operation>

<operation id="1589" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1587 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_14, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1590" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1590" bw="15" op_0_bw="15" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1588 %mult_102 = partselect i15 @_ssdm_op_PartSelect.i15.i836.i32.i32, i836 %data_val_read, i32 270, i32 284

]]></Node>
<StgValue><ssdm name="mult_102"/></StgValue>
</operation>

<operation id="1591" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="17" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.1967:1589 %sext_ln17_37 = sext i15 %mult_102

]]></Node>
<StgValue><ssdm name="sext_ln17_37"/></StgValue>
</operation>

<operation id="1592" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1592" bw="16" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.1967:1590 %sext_ln17_38 = sext i15 %mult_102

]]></Node>
<StgValue><ssdm name="sext_ln17_38"/></StgValue>
</operation>

<operation id="1593" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1593" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1591 %rend1065 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1267, i32 %rbegin1064

]]></Node>
<StgValue><ssdm name="rend1065"/></StgValue>
</operation>

<operation id="1594" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1592 %rbegin1062 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1395

]]></Node>
<StgValue><ssdm name="rbegin1062"/></StgValue>
</operation>

<operation id="1595" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1593 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1596" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1596" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1594 %rend1063 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1395, i32 %rbegin1062

]]></Node>
<StgValue><ssdm name="rend1063"/></StgValue>
</operation>

<operation id="1597" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1595 %rbegin1060 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1329

]]></Node>
<StgValue><ssdm name="rbegin1060"/></StgValue>
</operation>

<operation id="1598" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1596 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1599" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1597 %rend1061 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1329, i32 %rbegin1060

]]></Node>
<StgValue><ssdm name="rend1061"/></StgValue>
</operation>

<operation id="1600" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1598 %rbegin1058 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_967

]]></Node>
<StgValue><ssdm name="rbegin1058"/></StgValue>
</operation>

<operation id="1601" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.entry.1967:1599 %sub_ln73_39 = sub i20 0, i20 %sext_ln40_57

]]></Node>
<StgValue><ssdm name="sub_ln73_39"/></StgValue>
</operation>

<operation id="1602" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1600 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_39, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1603" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="16" op_0_bw="16" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1601 %mult_103 = partselect i16 @_ssdm_op_PartSelect.i16.i20.i32.i32, i20 %sub_ln73_39, i32 4, i32 19

]]></Node>
<StgValue><ssdm name="mult_103"/></StgValue>
</operation>

<operation id="1604" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="19" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:1602 %sext_ln41_201 = sext i16 %mult_103

]]></Node>
<StgValue><ssdm name="sext_ln41_201"/></StgValue>
</operation>

<operation id="1605" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1605" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:1603 %sext_ln17_147 = sext i16 %mult_103

]]></Node>
<StgValue><ssdm name="sext_ln17_147"/></StgValue>
</operation>

<operation id="1606" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="18" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:1604 %sext_ln17_148 = sext i16 %mult_103

]]></Node>
<StgValue><ssdm name="sext_ln17_148"/></StgValue>
</operation>

<operation id="1607" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1605 %rend1059 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_967, i32 %rbegin1058

]]></Node>
<StgValue><ssdm name="rend1059"/></StgValue>
</operation>

<operation id="1608" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1606 %rbegin1056 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1299

]]></Node>
<StgValue><ssdm name="rbegin1056"/></StgValue>
</operation>

<operation id="1609" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
fpga_resource_hint.entry.1967:1607 %mul_ln73_282 = mul i23 %sext_ln40_56, i23 8388602

]]></Node>
<StgValue><ssdm name="mul_ln73_282"/></StgValue>
</operation>

<operation id="1610" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1608 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln73_282, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1611" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1611" bw="18" op_0_bw="18" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1609 %mult_104 = partselect i18 @_ssdm_op_PartSelect.i18.i23.i32.i32, i23 %mul_ln73_282, i32 4, i32 21

]]></Node>
<StgValue><ssdm name="mult_104"/></StgValue>
</operation>

<operation id="1612" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:1610 %sext_ln41_202 = sext i18 %mult_104

]]></Node>
<StgValue><ssdm name="sext_ln41_202"/></StgValue>
</operation>

<operation id="1613" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1613" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1611 %rend1057 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1299, i32 %rbegin1056

]]></Node>
<StgValue><ssdm name="rend1057"/></StgValue>
</operation>

<operation id="1614" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1614" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1612 %rbegin1054 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1376

]]></Node>
<StgValue><ssdm name="rbegin1054"/></StgValue>
</operation>

<operation id="1615" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1615" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1613 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1616" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1616" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1614 %rend1055 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1376, i32 %rbegin1054

]]></Node>
<StgValue><ssdm name="rend1055"/></StgValue>
</operation>

<operation id="1617" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1615 %rbegin1052 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1274

]]></Node>
<StgValue><ssdm name="rbegin1052"/></StgValue>
</operation>

<operation id="1618" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1616 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_39, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1619" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1617 %rend1053 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1274, i32 %rbegin1052

]]></Node>
<StgValue><ssdm name="rend1053"/></StgValue>
</operation>

<operation id="1620" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1620" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1618 %rbegin1050 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1325

]]></Node>
<StgValue><ssdm name="rbegin1050"/></StgValue>
</operation>

<operation id="1621" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
fpga_resource_hint.entry.1967:1619 %mul_ln73_283 = mul i26 %sext_ln40_55, i26 67108810

]]></Node>
<StgValue><ssdm name="mul_ln73_283"/></StgValue>
</operation>

<operation id="1622" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1620 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln73_283, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1623" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1623" bw="19" op_0_bw="19" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1621 %mult_105 = partselect i19 @_ssdm_op_PartSelect.i19.i26.i32.i32, i26 %mul_ln73_283, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_105"/></StgValue>
</operation>

<operation id="1624" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1622 %rend1051 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1325, i32 %rbegin1050

]]></Node>
<StgValue><ssdm name="rend1051"/></StgValue>
</operation>

<operation id="1625" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1623 %rbegin1048 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1359

]]></Node>
<StgValue><ssdm name="rbegin1048"/></StgValue>
</operation>

<operation id="1626" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1624 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1627" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1625 %rend1049 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1359, i32 %rbegin1048

]]></Node>
<StgValue><ssdm name="rend1049"/></StgValue>
</operation>

<operation id="1628" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1628" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1626 %rbegin1046 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1229

]]></Node>
<StgValue><ssdm name="rbegin1046"/></StgValue>
</operation>

<operation id="1629" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1629" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
fpga_resource_hint.entry.1967:1627 %mul_ln73_284 = mul i22 %sext_ln40_54, i22 4194301

]]></Node>
<StgValue><ssdm name="mul_ln73_284"/></StgValue>
</operation>

<operation id="1630" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1630" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1628 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73_284, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1631" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1631" bw="17" op_0_bw="17" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1629 %mult_106 = partselect i17 @_ssdm_op_PartSelect.i17.i22.i32.i32, i22 %mul_ln73_284, i32 4, i32 20

]]></Node>
<StgValue><ssdm name="mult_106"/></StgValue>
</operation>

<operation id="1632" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1632" bw="19" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:1630 %sext_ln41_203 = sext i17 %mult_106

]]></Node>
<StgValue><ssdm name="sext_ln41_203"/></StgValue>
</operation>

<operation id="1633" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1633" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1631 %rend1047 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1229, i32 %rbegin1046

]]></Node>
<StgValue><ssdm name="rend1047"/></StgValue>
</operation>

<operation id="1634" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1634" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1632 %rbegin1044 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1260

]]></Node>
<StgValue><ssdm name="rbegin1044"/></StgValue>
</operation>

<operation id="1635" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1633 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1636" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1636" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1634 %rend1045 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1260, i32 %rbegin1044

]]></Node>
<StgValue><ssdm name="rend1045"/></StgValue>
</operation>

<operation id="1637" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1635 %rbegin1042 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1273

]]></Node>
<StgValue><ssdm name="rbegin1042"/></StgValue>
</operation>

<operation id="1638" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1636 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1639" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1639" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1637 %rend1043 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1273, i32 %rbegin1042

]]></Node>
<StgValue><ssdm name="rend1043"/></StgValue>
</operation>

<operation id="1640" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1640" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1638 %rbegin1040 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1271

]]></Node>
<StgValue><ssdm name="rbegin1040"/></StgValue>
</operation>

<operation id="1641" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1639 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1642" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1640 %rend1041 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1271, i32 %rbegin1040

]]></Node>
<StgValue><ssdm name="rend1041"/></StgValue>
</operation>

<operation id="1643" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1643" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1641 %rbegin1038 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1257

]]></Node>
<StgValue><ssdm name="rbegin1038"/></StgValue>
</operation>

<operation id="1644" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1642 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1645" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1643 %rend1039 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1257, i32 %rbegin1038

]]></Node>
<StgValue><ssdm name="rend1039"/></StgValue>
</operation>

<operation id="1646" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1644 %rbegin1036 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1270

]]></Node>
<StgValue><ssdm name="rbegin1036"/></StgValue>
</operation>

<operation id="1647" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1645 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1648" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1646 %rend1037 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1270, i32 %rbegin1036

]]></Node>
<StgValue><ssdm name="rend1037"/></StgValue>
</operation>

<operation id="1649" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1649" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1647 %rbegin1034 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1268

]]></Node>
<StgValue><ssdm name="rbegin1034"/></StgValue>
</operation>

<operation id="1650" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1648 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1651" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1651" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1649 %rend1035 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1268, i32 %rbegin1034

]]></Node>
<StgValue><ssdm name="rend1035"/></StgValue>
</operation>

<operation id="1652" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1652" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1650 %rbegin1032 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1254

]]></Node>
<StgValue><ssdm name="rbegin1032"/></StgValue>
</operation>

<operation id="1653" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1651 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_14, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1654" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1652 %rend1033 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1254, i32 %rbegin1032

]]></Node>
<StgValue><ssdm name="rend1033"/></StgValue>
</operation>

<operation id="1655" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1653 %rbegin1030 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1253

]]></Node>
<StgValue><ssdm name="rbegin1030"/></StgValue>
</operation>

<operation id="1656" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1656" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1654 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_39, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1657" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1657" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1655 %rend1031 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1253, i32 %rbegin1030

]]></Node>
<StgValue><ssdm name="rend1031"/></StgValue>
</operation>

<operation id="1658" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1658" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1656 %rbegin1028 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1266

]]></Node>
<StgValue><ssdm name="rbegin1028"/></StgValue>
</operation>

<operation id="1659" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1659" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1657 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1660" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1660" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1658 %rend1029 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1266, i32 %rbegin1028

]]></Node>
<StgValue><ssdm name="rend1029"/></StgValue>
</operation>

<operation id="1661" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1661" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1659 %rbegin1026 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1264

]]></Node>
<StgValue><ssdm name="rbegin1026"/></StgValue>
</operation>

<operation id="1662" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1662" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1660 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1663" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1663" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1661 %rend1027 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1264, i32 %rbegin1026

]]></Node>
<StgValue><ssdm name="rend1027"/></StgValue>
</operation>

<operation id="1664" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1664" bw="16" op_0_bw="16" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1662 %mult_107 = partselect i16 @_ssdm_op_PartSelect.i16.i836.i32.i32, i836 %data_val_read, i32 269, i32 284

]]></Node>
<StgValue><ssdm name="mult_107"/></StgValue>
</operation>

<operation id="1665" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1665" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:1663 %sext_ln17_39 = sext i16 %mult_107

]]></Node>
<StgValue><ssdm name="sext_ln17_39"/></StgValue>
</operation>

<operation id="1666" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="18" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:1664 %sext_ln17_40 = sext i16 %mult_107

]]></Node>
<StgValue><ssdm name="sext_ln17_40"/></StgValue>
</operation>

<operation id="1667" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1667" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1665 %rbegin1022 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1263

]]></Node>
<StgValue><ssdm name="rbegin1022"/></StgValue>
</operation>

<operation id="1668" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1668" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1666 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1669" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1669" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1667 %rend1023 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1263, i32 %rbegin1022

]]></Node>
<StgValue><ssdm name="rend1023"/></StgValue>
</operation>

<operation id="1670" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1668 %rbegin1020 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1312

]]></Node>
<StgValue><ssdm name="rbegin1020"/></StgValue>
</operation>

<operation id="1671" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1671" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1669 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_14, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1672" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1670 %rend1021 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1312, i32 %rbegin1020

]]></Node>
<StgValue><ssdm name="rend1021"/></StgValue>
</operation>

<operation id="1673" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1673" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1671 %rbegin1016 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1231

]]></Node>
<StgValue><ssdm name="rbegin1016"/></StgValue>
</operation>

<operation id="1674" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1674" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1672 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1675" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1675" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1673 %rend1017 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1231, i32 %rbegin1016

]]></Node>
<StgValue><ssdm name="rend1017"/></StgValue>
</operation>

<operation id="1676" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1674 %rbegin1014 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_963

]]></Node>
<StgValue><ssdm name="rbegin1014"/></StgValue>
</operation>

<operation id="1677" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1677" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1675 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1678" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1678" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1676 %rend1015 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_963, i32 %rbegin1014

]]></Node>
<StgValue><ssdm name="rend1015"/></StgValue>
</operation>

<operation id="1679" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1679" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1677 %rbegin1012 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1242

]]></Node>
<StgValue><ssdm name="rbegin1012"/></StgValue>
</operation>

<operation id="1680" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1680" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
fpga_resource_hint.entry.1967:1678 %mul_ln73_285 = mul i22 %sext_ln40_54, i22 3

]]></Node>
<StgValue><ssdm name="mul_ln73_285"/></StgValue>
</operation>

<operation id="1681" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1681" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1679 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73_285, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1682" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1682" bw="18" op_0_bw="18" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1680 %mult_108 = partselect i18 @_ssdm_op_PartSelect.i18.i22.i32.i32, i22 %mul_ln73_285, i32 4, i32 21

]]></Node>
<StgValue><ssdm name="mult_108"/></StgValue>
</operation>

<operation id="1683" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1683" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:1681 %sext_ln41_204 = sext i18 %mult_108

]]></Node>
<StgValue><ssdm name="sext_ln41_204"/></StgValue>
</operation>

<operation id="1684" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1684" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1682 %rend1013 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1242, i32 %rbegin1012

]]></Node>
<StgValue><ssdm name="rend1013"/></StgValue>
</operation>

<operation id="1685" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1685" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1683 %rbegin1010 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1227

]]></Node>
<StgValue><ssdm name="rbegin1010"/></StgValue>
</operation>

<operation id="1686" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1686" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1684 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_39, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1687" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1687" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1685 %rend1011 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1227, i32 %rbegin1010

]]></Node>
<StgValue><ssdm name="rend1011"/></StgValue>
</operation>

<operation id="1688" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1686 %rbegin1008 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1225

]]></Node>
<StgValue><ssdm name="rbegin1008"/></StgValue>
</operation>

<operation id="1689" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1687 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1690" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1690" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1688 %rend1009 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1225, i32 %rbegin1008

]]></Node>
<StgValue><ssdm name="rend1009"/></StgValue>
</operation>

<operation id="1691" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1691" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1689 %rbegin1006 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1238

]]></Node>
<StgValue><ssdm name="rbegin1006"/></StgValue>
</operation>

<operation id="1692" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1692" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1690 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_14, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1693" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1693" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1691 %rend1007 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1238, i32 %rbegin1006

]]></Node>
<StgValue><ssdm name="rend1007"/></StgValue>
</operation>

<operation id="1694" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1694" bw="19" op_0_bw="19" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1692 %a_44 = partselect i19 @_ssdm_op_PartSelect.i19.i836.i32.i32, i836 %data_val_read, i32 285, i32 303

]]></Node>
<StgValue><ssdm name="a_44"/></StgValue>
</operation>

<operation id="1695" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="24" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:1693 %sext_ln40_58 = sext i19 %a_44

]]></Node>
<StgValue><ssdm name="sext_ln40_58"/></StgValue>
</operation>

<operation id="1696" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1696" bw="20" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:1694 %sext_ln40_59 = sext i19 %a_44

]]></Node>
<StgValue><ssdm name="sext_ln40_59"/></StgValue>
</operation>

<operation id="1697" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="21" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:1695 %sext_ln40_60 = sext i19 %a_44

]]></Node>
<StgValue><ssdm name="sext_ln40_60"/></StgValue>
</operation>

<operation id="1698" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="25" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:1696 %sext_ln40_61 = sext i19 %a_44

]]></Node>
<StgValue><ssdm name="sext_ln40_61"/></StgValue>
</operation>

<operation id="1699" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1699" bw="23" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:1697 %sext_ln40_62 = sext i19 %a_44

]]></Node>
<StgValue><ssdm name="sext_ln40_62"/></StgValue>
</operation>

<operation id="1700" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1700" bw="22" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:1698 %sext_ln40_63 = sext i19 %a_44

]]></Node>
<StgValue><ssdm name="sext_ln40_63"/></StgValue>
</operation>

<operation id="1701" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1701" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1699 %rbegin1002 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1237

]]></Node>
<StgValue><ssdm name="rbegin1002"/></StgValue>
</operation>

<operation id="1702" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1702" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
fpga_resource_hint.entry.1967:1700 %mul_ln73_286 = mul i22 %sext_ln40_63, i22 3

]]></Node>
<StgValue><ssdm name="mul_ln73_286"/></StgValue>
</operation>

<operation id="1703" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1703" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1701 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73_286, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1704" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="18" op_0_bw="18" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1702 %mult_109 = partselect i18 @_ssdm_op_PartSelect.i18.i22.i32.i32, i22 %mul_ln73_286, i32 4, i32 21

]]></Node>
<StgValue><ssdm name="mult_109"/></StgValue>
</operation>

<operation id="1705" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1705" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:1703 %sext_ln41_205 = sext i18 %mult_109

]]></Node>
<StgValue><ssdm name="sext_ln41_205"/></StgValue>
</operation>

<operation id="1706" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1704 %rend1003 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1237, i32 %rbegin1002

]]></Node>
<StgValue><ssdm name="rend1003"/></StgValue>
</operation>

<operation id="1707" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1707" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1705 %rbegin1000 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1262

]]></Node>
<StgValue><ssdm name="rbegin1000"/></StgValue>
</operation>

<operation id="1708" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1708" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
fpga_resource_hint.entry.1967:1706 %mul_ln73_287 = mul i22 %sext_ln40_63, i22 4194301

]]></Node>
<StgValue><ssdm name="mul_ln73_287"/></StgValue>
</operation>

<operation id="1709" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1709" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1707 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73_287, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1710" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1710" bw="17" op_0_bw="17" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1708 %mult_110 = partselect i17 @_ssdm_op_PartSelect.i17.i22.i32.i32, i22 %mul_ln73_287, i32 4, i32 20

]]></Node>
<StgValue><ssdm name="mult_110"/></StgValue>
</operation>

<operation id="1711" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1711" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:1709 %sext_ln17_149 = sext i17 %mult_110

]]></Node>
<StgValue><ssdm name="sext_ln17_149"/></StgValue>
</operation>

<operation id="1712" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1712" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1710 %rend1001 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1262, i32 %rbegin1000

]]></Node>
<StgValue><ssdm name="rend1001"/></StgValue>
</operation>

<operation id="1713" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1713" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1711 %rbegin998 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1261

]]></Node>
<StgValue><ssdm name="rbegin998"/></StgValue>
</operation>

<operation id="1714" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1714" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1712 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73_286, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1715" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1715" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1713 %rend999 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1261, i32 %rbegin998

]]></Node>
<StgValue><ssdm name="rend999"/></StgValue>
</operation>

<operation id="1716" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1716" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1714 %rbegin996 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1247

]]></Node>
<StgValue><ssdm name="rbegin996"/></StgValue>
</operation>

<operation id="1717" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1717" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1715 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_44, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1718" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1718" bw="15" op_0_bw="15" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1716 %mult_111 = partselect i15 @_ssdm_op_PartSelect.i15.i836.i32.i32, i836 %data_val_read, i32 289, i32 303

]]></Node>
<StgValue><ssdm name="mult_111"/></StgValue>
</operation>

<operation id="1719" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1719" bw="16" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.1967:1717 %sext_ln17_41 = sext i15 %mult_111

]]></Node>
<StgValue><ssdm name="sext_ln17_41"/></StgValue>
</operation>

<operation id="1720" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1720" bw="17" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.1967:1718 %sext_ln17_42 = sext i15 %mult_111

]]></Node>
<StgValue><ssdm name="sext_ln17_42"/></StgValue>
</operation>

<operation id="1721" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1719 %rend997 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1247, i32 %rbegin996

]]></Node>
<StgValue><ssdm name="rend997"/></StgValue>
</operation>

<operation id="1722" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1722" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1720 %rbegin994 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1300

]]></Node>
<StgValue><ssdm name="rbegin994"/></StgValue>
</operation>

<operation id="1723" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1721 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_44, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1724" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1724" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1722 %rend995 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1300, i32 %rbegin994

]]></Node>
<StgValue><ssdm name="rend995"/></StgValue>
</operation>

<operation id="1725" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1725" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1723 %rbegin992 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1327

]]></Node>
<StgValue><ssdm name="rbegin992"/></StgValue>
</operation>

<operation id="1726" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1726" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
fpga_resource_hint.entry.1967:1724 %mul_ln73_288 = mul i22 %sext_ln40_63, i22 4194300

]]></Node>
<StgValue><ssdm name="mul_ln73_288"/></StgValue>
</operation>

<operation id="1727" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1725 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73_288, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1728" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="18" op_0_bw="18" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1726 %mult_112 = partselect i18 @_ssdm_op_PartSelect.i18.i22.i32.i32, i22 %mul_ln73_288, i32 4, i32 21

]]></Node>
<StgValue><ssdm name="mult_112"/></StgValue>
</operation>

<operation id="1729" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1729" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:1727 %sext_ln41_206 = sext i18 %mult_112

]]></Node>
<StgValue><ssdm name="sext_ln41_206"/></StgValue>
</operation>

<operation id="1730" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1730" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1728 %rend993 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1327, i32 %rbegin992

]]></Node>
<StgValue><ssdm name="rend993"/></StgValue>
</operation>

<operation id="1731" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1731" bw="17" op_0_bw="17" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1729 %mult_113 = partselect i17 @_ssdm_op_PartSelect.i17.i836.i32.i32, i836 %data_val_read, i32 287, i32 303

]]></Node>
<StgValue><ssdm name="mult_113"/></StgValue>
</operation>

<operation id="1732" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1732" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:1730 %sext_ln17_150 = sext i17 %mult_113

]]></Node>
<StgValue><ssdm name="sext_ln17_150"/></StgValue>
</operation>

<operation id="1733" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1733" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1731 %rbegin988 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1284

]]></Node>
<StgValue><ssdm name="rbegin988"/></StgValue>
</operation>

<operation id="1734" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1734" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
fpga_resource_hint.entry.1967:1732 %mul_ln73_289 = mul i23 %sext_ln40_62, i23 8388601

]]></Node>
<StgValue><ssdm name="mul_ln73_289"/></StgValue>
</operation>

<operation id="1735" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1735" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1733 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln73_289, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1736" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1736" bw="18" op_0_bw="18" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1734 %mult_114 = partselect i18 @_ssdm_op_PartSelect.i18.i23.i32.i32, i23 %mul_ln73_289, i32 4, i32 21

]]></Node>
<StgValue><ssdm name="mult_114"/></StgValue>
</operation>

<operation id="1737" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1737" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:1735 %sext_ln41_207 = sext i18 %mult_114

]]></Node>
<StgValue><ssdm name="sext_ln41_207"/></StgValue>
</operation>

<operation id="1738" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1738" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1736 %rend989 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1284, i32 %rbegin988

]]></Node>
<StgValue><ssdm name="rend989"/></StgValue>
</operation>

<operation id="1739" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1739" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1737 %rbegin986 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1445

]]></Node>
<StgValue><ssdm name="rbegin986"/></StgValue>
</operation>

<operation id="1740" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
fpga_resource_hint.entry.1967:1738 %mul_ln73_290 = mul i25 %sext_ln40_61, i25 33554400

]]></Node>
<StgValue><ssdm name="mul_ln73_290"/></StgValue>
</operation>

<operation id="1741" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1741" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1739 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln73_290, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1742" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1742" bw="19" op_0_bw="19" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1740 %mult_115 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln73_290, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_115"/></StgValue>
</operation>

<operation id="1743" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1743" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1741 %rend987 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1445, i32 %rbegin986

]]></Node>
<StgValue><ssdm name="rend987"/></StgValue>
</operation>

<operation id="1744" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1744" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1742 %rbegin984 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1289

]]></Node>
<StgValue><ssdm name="rbegin984"/></StgValue>
</operation>

<operation id="1745" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1745" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
fpga_resource_hint.entry.1967:1743 %mul_ln73_291 = mul i21 %sext_ln40_60, i21 2097150

]]></Node>
<StgValue><ssdm name="mul_ln73_291"/></StgValue>
</operation>

<operation id="1746" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1746" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1744 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln73_291, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1747" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1747" bw="17" op_0_bw="17" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1745 %mult_116 = partselect i17 @_ssdm_op_PartSelect.i17.i21.i32.i32, i21 %mul_ln73_291, i32 4, i32 20

]]></Node>
<StgValue><ssdm name="mult_116"/></StgValue>
</operation>

<operation id="1748" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1748" bw="19" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:1746 %sext_ln41_208 = sext i17 %mult_116

]]></Node>
<StgValue><ssdm name="sext_ln41_208"/></StgValue>
</operation>

<operation id="1749" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:1747 %sext_ln17_151 = sext i17 %mult_116

]]></Node>
<StgValue><ssdm name="sext_ln17_151"/></StgValue>
</operation>

<operation id="1750" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1750" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1748 %rend985 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1289, i32 %rbegin984

]]></Node>
<StgValue><ssdm name="rend985"/></StgValue>
</operation>

<operation id="1751" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1751" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1749 %rbegin982 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1228

]]></Node>
<StgValue><ssdm name="rbegin982"/></StgValue>
</operation>

<operation id="1752" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1752" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.entry.1967:1750 %sub_ln73_40 = sub i20 0, i20 %sext_ln40_59

]]></Node>
<StgValue><ssdm name="sub_ln73_40"/></StgValue>
</operation>

<operation id="1753" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1753" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1751 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_40, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1754" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="16" op_0_bw="16" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1752 %mult_117 = partselect i16 @_ssdm_op_PartSelect.i16.i20.i32.i32, i20 %sub_ln73_40, i32 4, i32 19

]]></Node>
<StgValue><ssdm name="mult_117"/></StgValue>
</operation>

<operation id="1755" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1755" bw="19" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:1753 %sext_ln41_209 = sext i16 %mult_117

]]></Node>
<StgValue><ssdm name="sext_ln41_209"/></StgValue>
</operation>

<operation id="1756" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1756" bw="18" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:1754 %sext_ln17_152 = sext i16 %mult_117

]]></Node>
<StgValue><ssdm name="sext_ln17_152"/></StgValue>
</operation>

<operation id="1757" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1755 %rend983 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1228, i32 %rbegin982

]]></Node>
<StgValue><ssdm name="rend983"/></StgValue>
</operation>

<operation id="1758" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1756 %rbegin980 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1241

]]></Node>
<StgValue><ssdm name="rbegin980"/></StgValue>
</operation>

<operation id="1759" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1757 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_40, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1760" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1758 %rend981 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1241, i32 %rbegin980

]]></Node>
<StgValue><ssdm name="rend981"/></StgValue>
</operation>

<operation id="1761" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1761" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1759 %rbegin978 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1226

]]></Node>
<StgValue><ssdm name="rbegin978"/></StgValue>
</operation>

<operation id="1762" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1762" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1760 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_44, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1763" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1763" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1761 %rend979 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1226, i32 %rbegin978

]]></Node>
<StgValue><ssdm name="rend979"/></StgValue>
</operation>

<operation id="1764" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1764" bw="16" op_0_bw="16" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1762 %mult_118 = partselect i16 @_ssdm_op_PartSelect.i16.i836.i32.i32, i836 %data_val_read, i32 288, i32 303

]]></Node>
<StgValue><ssdm name="mult_118"/></StgValue>
</operation>

<operation id="1765" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1765" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:1763 %sext_ln17_44 = sext i16 %mult_118

]]></Node>
<StgValue><ssdm name="sext_ln17_44"/></StgValue>
</operation>

<operation id="1766" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1766" bw="18" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:1764 %sext_ln17_45 = sext i16 %mult_118

]]></Node>
<StgValue><ssdm name="sext_ln17_45"/></StgValue>
</operation>

<operation id="1767" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1767" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1765 %rbegin972 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1239

]]></Node>
<StgValue><ssdm name="rbegin972"/></StgValue>
</operation>

<operation id="1768" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1768" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1766 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_44, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1769" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1769" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1767 %rend973 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1239, i32 %rbegin972

]]></Node>
<StgValue><ssdm name="rend973"/></StgValue>
</operation>

<operation id="1770" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1770" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1768 %rbegin970 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1224

]]></Node>
<StgValue><ssdm name="rbegin970"/></StgValue>
</operation>

<operation id="1771" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1771" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1769 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1772" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1772" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1770 %rend971 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1224, i32 %rbegin970

]]></Node>
<StgValue><ssdm name="rend971"/></StgValue>
</operation>

<operation id="1773" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1773" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1771 %rbegin968 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1223

]]></Node>
<StgValue><ssdm name="rbegin968"/></StgValue>
</operation>

<operation id="1774" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1772 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_44, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1775" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1775" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1773 %rend969 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1223, i32 %rbegin968

]]></Node>
<StgValue><ssdm name="rend969"/></StgValue>
</operation>

<operation id="1776" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1774 %rbegin966 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1236

]]></Node>
<StgValue><ssdm name="rbegin966"/></StgValue>
</operation>

<operation id="1777" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1777" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1775 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1778" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1778" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1776 %rend967 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1236, i32 %rbegin966

]]></Node>
<StgValue><ssdm name="rend967"/></StgValue>
</operation>

<operation id="1779" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1779" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1777 %rbegin964 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1275

]]></Node>
<StgValue><ssdm name="rbegin964"/></StgValue>
</operation>

<operation id="1780" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1780" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1778 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_44, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1781" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1781" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1779 %rend965 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1275, i32 %rbegin964

]]></Node>
<StgValue><ssdm name="rend965"/></StgValue>
</operation>

<operation id="1782" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1782" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1780 %rbegin960 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1219

]]></Node>
<StgValue><ssdm name="rbegin960"/></StgValue>
</operation>

<operation id="1783" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1783" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1781 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_44, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1784" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1782 %rend961 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1219, i32 %rbegin960

]]></Node>
<StgValue><ssdm name="rend961"/></StgValue>
</operation>

<operation id="1785" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1785" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1783 %rbegin954 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1230

]]></Node>
<StgValue><ssdm name="rbegin954"/></StgValue>
</operation>

<operation id="1786" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1786" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1784 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73_288, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1787" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1787" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1785 %rend955 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1230, i32 %rbegin954

]]></Node>
<StgValue><ssdm name="rend955"/></StgValue>
</operation>

<operation id="1788" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1788" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1786 %rbegin952 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1243

]]></Node>
<StgValue><ssdm name="rbegin952"/></StgValue>
</operation>

<operation id="1789" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1789" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1787 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1790" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1790" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1788 %rend953 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1243, i32 %rbegin952

]]></Node>
<StgValue><ssdm name="rend953"/></StgValue>
</operation>

<operation id="1791" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1789 %rbegin950 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1256

]]></Node>
<StgValue><ssdm name="rbegin950"/></StgValue>
</operation>

<operation id="1792" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1792" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1790 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73_288, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1793" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1793" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1791 %rend951 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1256, i32 %rbegin950

]]></Node>
<StgValue><ssdm name="rend951"/></StgValue>
</operation>

<operation id="1794" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1792 %rbegin948 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1269

]]></Node>
<StgValue><ssdm name="rbegin948"/></StgValue>
</operation>

<operation id="1795" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1795" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
fpga_resource_hint.entry.1967:1793 %mul_ln73_292 = mul i23 %sext_ln40_62, i23 6

]]></Node>
<StgValue><ssdm name="mul_ln73_292"/></StgValue>
</operation>

<operation id="1796" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1796" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1794 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln73_292, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1797" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1797" bw="19" op_0_bw="19" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1795 %mult_119 = partselect i19 @_ssdm_op_PartSelect.i19.i23.i32.i32, i23 %mul_ln73_292, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_119"/></StgValue>
</operation>

<operation id="1798" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1798" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1796 %rend949 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1269, i32 %rbegin948

]]></Node>
<StgValue><ssdm name="rend949"/></StgValue>
</operation>

<operation id="1799" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1799" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1797 %rbegin944 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1255

]]></Node>
<StgValue><ssdm name="rbegin944"/></StgValue>
</operation>

<operation id="1800" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1800" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1798 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln73_291, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1801" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1801" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1799 %rend945 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1255, i32 %rbegin944

]]></Node>
<StgValue><ssdm name="rend945"/></StgValue>
</operation>

<operation id="1802" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1802" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1800 %rbegin942 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1211

]]></Node>
<StgValue><ssdm name="rbegin942"/></StgValue>
</operation>

<operation id="1803" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1803" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1801 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln73_291, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1804" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1804" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1802 %rend943 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1211, i32 %rbegin942

]]></Node>
<StgValue><ssdm name="rend943"/></StgValue>
</operation>

<operation id="1805" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1805" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1803 %rbegin940 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1210

]]></Node>
<StgValue><ssdm name="rbegin940"/></StgValue>
</operation>

<operation id="1806" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1806" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
fpga_resource_hint.entry.1967:1804 %mul_ln73_293 = mul i24 %sext_ln40_58, i24 9

]]></Node>
<StgValue><ssdm name="mul_ln73_293"/></StgValue>
</operation>

<operation id="1807" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1807" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1805 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i24 %mul_ln73_293, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1808" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="19" op_0_bw="19" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1806 %mult_121 = partselect i19 @_ssdm_op_PartSelect.i19.i24.i32.i32, i24 %mul_ln73_293, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_121"/></StgValue>
</operation>

<operation id="1809" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1809" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1807 %rend941 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1210, i32 %rbegin940

]]></Node>
<StgValue><ssdm name="rend941"/></StgValue>
</operation>

<operation id="1810" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1810" bw="19" op_0_bw="19" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1808 %a_16 = partselect i19 @_ssdm_op_PartSelect.i19.i836.i32.i32, i836 %data_val_read, i32 304, i32 322

]]></Node>
<StgValue><ssdm name="a_16"/></StgValue>
</operation>

<operation id="1811" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1811" bw="22" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:1809 %sext_ln40_64 = sext i19 %a_16

]]></Node>
<StgValue><ssdm name="sext_ln40_64"/></StgValue>
</operation>

<operation id="1812" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1812" bw="23" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:1810 %sext_ln40_65 = sext i19 %a_16

]]></Node>
<StgValue><ssdm name="sext_ln40_65"/></StgValue>
</operation>

<operation id="1813" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="20" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:1811 %sext_ln40_66 = sext i19 %a_16

]]></Node>
<StgValue><ssdm name="sext_ln40_66"/></StgValue>
</operation>

<operation id="1814" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1814" bw="24" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:1812 %sext_ln40_67 = sext i19 %a_16

]]></Node>
<StgValue><ssdm name="sext_ln40_67"/></StgValue>
</operation>

<operation id="1815" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1815" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1813 %rbegin938 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1252

]]></Node>
<StgValue><ssdm name="rbegin938"/></StgValue>
</operation>

<operation id="1816" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1816" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1814 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1817" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1817" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1815 %rend939 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1252, i32 %rbegin938

]]></Node>
<StgValue><ssdm name="rend939"/></StgValue>
</operation>

<operation id="1818" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1818" bw="16" op_0_bw="16" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1816 %mult_122 = partselect i16 @_ssdm_op_PartSelect.i16.i836.i32.i32, i836 %data_val_read, i32 307, i32 322

]]></Node>
<StgValue><ssdm name="mult_122"/></StgValue>
</operation>

<operation id="1819" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1819" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:1817 %sext_ln17_46 = sext i16 %mult_122

]]></Node>
<StgValue><ssdm name="sext_ln17_46"/></StgValue>
</operation>

<operation id="1820" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1820" bw="18" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:1818 %sext_ln17_47 = sext i16 %mult_122

]]></Node>
<StgValue><ssdm name="sext_ln17_47"/></StgValue>
</operation>

<operation id="1821" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1821" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1819 %rbegin934 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1265

]]></Node>
<StgValue><ssdm name="rbegin934"/></StgValue>
</operation>

<operation id="1822" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1822" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1820 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1823" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1823" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1821 %rend935 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1265, i32 %rbegin934

]]></Node>
<StgValue><ssdm name="rend935"/></StgValue>
</operation>

<operation id="1824" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1822 %rbegin932 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1205

]]></Node>
<StgValue><ssdm name="rbegin932"/></StgValue>
</operation>

<operation id="1825" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1823 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1826" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1826" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1824 %rend933 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1205, i32 %rbegin932

]]></Node>
<StgValue><ssdm name="rend933"/></StgValue>
</operation>

<operation id="1827" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1827" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1825 %rbegin930 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1072

]]></Node>
<StgValue><ssdm name="rbegin930"/></StgValue>
</operation>

<operation id="1828" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1828" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1826 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1829" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1829" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1827 %rend931 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1072, i32 %rbegin930

]]></Node>
<StgValue><ssdm name="rend931"/></StgValue>
</operation>

<operation id="1830" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1830" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1828 %rbegin928 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1189

]]></Node>
<StgValue><ssdm name="rbegin928"/></StgValue>
</operation>

<operation id="1831" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1831" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
fpga_resource_hint.entry.1967:1829 %mul_ln73_294 = mul i24 %sext_ln40_67, i24 16777204

]]></Node>
<StgValue><ssdm name="mul_ln73_294"/></StgValue>
</operation>

<operation id="1832" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1832" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1830 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i24 %mul_ln73_294, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1833" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1833" bw="19" op_0_bw="19" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1831 %mult_123 = partselect i19 @_ssdm_op_PartSelect.i19.i24.i32.i32, i24 %mul_ln73_294, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_123"/></StgValue>
</operation>

<operation id="1834" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1834" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1832 %rend929 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1189, i32 %rbegin928

]]></Node>
<StgValue><ssdm name="rend929"/></StgValue>
</operation>

<operation id="1835" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1835" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1833 %rbegin926 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1188

]]></Node>
<StgValue><ssdm name="rbegin926"/></StgValue>
</operation>

<operation id="1836" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1836" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1834 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1837" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1837" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1835 %rend927 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1188, i32 %rbegin926

]]></Node>
<StgValue><ssdm name="rend927"/></StgValue>
</operation>

<operation id="1838" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1838" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1836 %rbegin924 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1148

]]></Node>
<StgValue><ssdm name="rbegin924"/></StgValue>
</operation>

<operation id="1839" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1839" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1837 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_16, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1840" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1840" bw="15" op_0_bw="15" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1838 %mult_124 = partselect i15 @_ssdm_op_PartSelect.i15.i836.i32.i32, i836 %data_val_read, i32 308, i32 322

]]></Node>
<StgValue><ssdm name="mult_124"/></StgValue>
</operation>

<operation id="1841" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1841" bw="17" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.1967:1839 %sext_ln17_48 = sext i15 %mult_124

]]></Node>
<StgValue><ssdm name="sext_ln17_48"/></StgValue>
</operation>

<operation id="1842" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="16" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.1967:1840 %sext_ln17_49 = sext i15 %mult_124

]]></Node>
<StgValue><ssdm name="sext_ln17_49"/></StgValue>
</operation>

<operation id="1843" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1843" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1841 %rend925 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1148, i32 %rbegin924

]]></Node>
<StgValue><ssdm name="rend925"/></StgValue>
</operation>

<operation id="1844" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1844" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1842 %rbegin920 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1201

]]></Node>
<StgValue><ssdm name="rbegin920"/></StgValue>
</operation>

<operation id="1845" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1843 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1846" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1846" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1844 %rend921 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1201, i32 %rbegin920

]]></Node>
<StgValue><ssdm name="rend921"/></StgValue>
</operation>

<operation id="1847" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1847" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1845 %rbegin918 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1214

]]></Node>
<StgValue><ssdm name="rbegin918"/></StgValue>
</operation>

<operation id="1848" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1848" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1846 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_16, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1849" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1849" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1847 %rend919 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1214, i32 %rbegin918

]]></Node>
<StgValue><ssdm name="rend919"/></StgValue>
</operation>

<operation id="1850" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1850" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1848 %rbegin916 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1212

]]></Node>
<StgValue><ssdm name="rbegin916"/></StgValue>
</operation>

<operation id="1851" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1851" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.entry.1967:1849 %sub_ln73_41 = sub i20 0, i20 %sext_ln40_66

]]></Node>
<StgValue><ssdm name="sub_ln73_41"/></StgValue>
</operation>

<operation id="1852" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1852" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1850 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_41, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1853" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1853" bw="16" op_0_bw="16" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1851 %mult_125 = partselect i16 @_ssdm_op_PartSelect.i16.i20.i32.i32, i20 %sub_ln73_41, i32 4, i32 19

]]></Node>
<StgValue><ssdm name="mult_125"/></StgValue>
</operation>

<operation id="1854" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1854" bw="19" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:1852 %sext_ln41_210 = sext i16 %mult_125

]]></Node>
<StgValue><ssdm name="sext_ln41_210"/></StgValue>
</operation>

<operation id="1855" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1855" bw="18" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:1853 %sext_ln17_153 = sext i16 %mult_125

]]></Node>
<StgValue><ssdm name="sext_ln17_153"/></StgValue>
</operation>

<operation id="1856" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1856" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1854 %rend917 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1212, i32 %rbegin916

]]></Node>
<StgValue><ssdm name="rend917"/></StgValue>
</operation>

<operation id="1857" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1857" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1855 %rbegin914 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1198

]]></Node>
<StgValue><ssdm name="rbegin914"/></StgValue>
</operation>

<operation id="1858" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1858" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1856 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_16, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1859" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1857 %rend915 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1198, i32 %rbegin914

]]></Node>
<StgValue><ssdm name="rend915"/></StgValue>
</operation>

<operation id="1860" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1860" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1858 %rbegin912 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1197

]]></Node>
<StgValue><ssdm name="rbegin912"/></StgValue>
</operation>

<operation id="1861" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1861" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1859 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_41, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1862" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1862" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1860 %rend913 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1197, i32 %rbegin912

]]></Node>
<StgValue><ssdm name="rend913"/></StgValue>
</operation>

<operation id="1863" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1863" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1861 %rbegin910 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1196

]]></Node>
<StgValue><ssdm name="rbegin910"/></StgValue>
</operation>

<operation id="1864" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1864" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1862 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1865" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1865" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1863 %rend911 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1196, i32 %rbegin910

]]></Node>
<StgValue><ssdm name="rend911"/></StgValue>
</operation>

<operation id="1866" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1866" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1864 %rbegin908 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1209

]]></Node>
<StgValue><ssdm name="rbegin908"/></StgValue>
</operation>

<operation id="1867" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1867" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1865 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1868" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1868" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1866 %rend909 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1209, i32 %rbegin908

]]></Node>
<StgValue><ssdm name="rend909"/></StgValue>
</operation>

<operation id="1869" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1869" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1867 %rbegin906 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1220

]]></Node>
<StgValue><ssdm name="rbegin906"/></StgValue>
</operation>

<operation id="1870" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1870" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1868 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1871" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1871" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1869 %rend907 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1220, i32 %rbegin906

]]></Node>
<StgValue><ssdm name="rend907"/></StgValue>
</operation>

<operation id="1872" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1872" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1870 %rbegin904 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1193

]]></Node>
<StgValue><ssdm name="rbegin904"/></StgValue>
</operation>

<operation id="1873" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1871 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1874" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1874" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1872 %rend905 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1193, i32 %rbegin904

]]></Node>
<StgValue><ssdm name="rend905"/></StgValue>
</operation>

<operation id="1875" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1875" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1873 %rbegin902 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1192

]]></Node>
<StgValue><ssdm name="rbegin902"/></StgValue>
</operation>

<operation id="1876" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1874 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1877" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1877" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1875 %rend903 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1192, i32 %rbegin902

]]></Node>
<StgValue><ssdm name="rend903"/></StgValue>
</operation>

<operation id="1878" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1878" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1876 %rbegin900 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1251

]]></Node>
<StgValue><ssdm name="rbegin900"/></StgValue>
</operation>

<operation id="1879" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1879" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1877 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1880" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1880" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1878 %rend901 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1251, i32 %rbegin900

]]></Node>
<StgValue><ssdm name="rend901"/></StgValue>
</operation>

<operation id="1881" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1881" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1879 %rbegin898 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1216

]]></Node>
<StgValue><ssdm name="rbegin898"/></StgValue>
</operation>

<operation id="1882" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1882" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
fpga_resource_hint.entry.1967:1880 %mul_ln73_295 = mul i23 %sext_ln40_65, i23 5

]]></Node>
<StgValue><ssdm name="mul_ln73_295"/></StgValue>
</operation>

<operation id="1883" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1883" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1881 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln73_295, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1884" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1884" bw="19" op_0_bw="19" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1882 %mult_126 = partselect i19 @_ssdm_op_PartSelect.i19.i23.i32.i32, i23 %mul_ln73_295, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_126"/></StgValue>
</operation>

<operation id="1885" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1885" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1883 %rend899 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1216, i32 %rbegin898

]]></Node>
<StgValue><ssdm name="rend899"/></StgValue>
</operation>

<operation id="1886" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1884 %rbegin896 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1235

]]></Node>
<StgValue><ssdm name="rbegin896"/></StgValue>
</operation>

<operation id="1887" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1887" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1885 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1888" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1888" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1886 %rend897 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1235, i32 %rbegin896

]]></Node>
<StgValue><ssdm name="rend897"/></StgValue>
</operation>

<operation id="1889" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1889" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1887 %rbegin894 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1276

]]></Node>
<StgValue><ssdm name="rbegin894"/></StgValue>
</operation>

<operation id="1890" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1890" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1888 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_16, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1891" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1891" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1889 %rend895 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1276, i32 %rbegin894

]]></Node>
<StgValue><ssdm name="rend895"/></StgValue>
</operation>

<operation id="1892" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1892" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1890 %rbegin892 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1068

]]></Node>
<StgValue><ssdm name="rbegin892"/></StgValue>
</operation>

<operation id="1893" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1891 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_41, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1894" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1894" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1892 %rend893 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1068, i32 %rbegin892

]]></Node>
<StgValue><ssdm name="rend893"/></StgValue>
</operation>

<operation id="1895" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1895" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1893 %rbegin890 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1202

]]></Node>
<StgValue><ssdm name="rbegin890"/></StgValue>
</operation>

<operation id="1896" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1896" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1894 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1897" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1897" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1895 %rend891 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1202, i32 %rbegin890

]]></Node>
<StgValue><ssdm name="rend891"/></StgValue>
</operation>

<operation id="1898" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1898" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1896 %rbegin888 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1172

]]></Node>
<StgValue><ssdm name="rbegin888"/></StgValue>
</operation>

<operation id="1899" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1899" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1897 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_16, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1900" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1900" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1898 %rend889 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1172, i32 %rbegin888

]]></Node>
<StgValue><ssdm name="rend889"/></StgValue>
</operation>

<operation id="1901" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1901" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1899 %rbegin886 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1185

]]></Node>
<StgValue><ssdm name="rbegin886"/></StgValue>
</operation>

<operation id="1902" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1902" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1900 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1903" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1903" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1901 %rend887 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1185, i32 %rbegin886

]]></Node>
<StgValue><ssdm name="rend887"/></StgValue>
</operation>

<operation id="1904" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1904" bw="17" op_0_bw="17" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1902 %mult_127 = partselect i17 @_ssdm_op_PartSelect.i17.i836.i32.i32, i836 %data_val_read, i32 306, i32 322

]]></Node>
<StgValue><ssdm name="mult_127"/></StgValue>
</operation>

<operation id="1905" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1905" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:1903 %sext_ln17_50 = sext i17 %mult_127

]]></Node>
<StgValue><ssdm name="sext_ln17_50"/></StgValue>
</operation>

<operation id="1906" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1906" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1904 %rbegin882 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1184

]]></Node>
<StgValue><ssdm name="rbegin882"/></StgValue>
</operation>

<operation id="1907" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1907" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
fpga_resource_hint.entry.1967:1905 %mul_ln73_296 = mul i22 %sext_ln40_64, i22 4194301

]]></Node>
<StgValue><ssdm name="mul_ln73_296"/></StgValue>
</operation>

<operation id="1908" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1908" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1906 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73_296, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1909" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1909" bw="17" op_0_bw="17" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1907 %mult_128 = partselect i17 @_ssdm_op_PartSelect.i17.i22.i32.i32, i22 %mul_ln73_296, i32 4, i32 20

]]></Node>
<StgValue><ssdm name="mult_128"/></StgValue>
</operation>

<operation id="1910" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="19" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:1908 %sext_ln41_211 = sext i17 %mult_128

]]></Node>
<StgValue><ssdm name="sext_ln41_211"/></StgValue>
</operation>

<operation id="1911" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1911" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1909 %rend883 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1184, i32 %rbegin882

]]></Node>
<StgValue><ssdm name="rend883"/></StgValue>
</operation>

<operation id="1912" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1912" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1910 %rbegin880 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1183

]]></Node>
<StgValue><ssdm name="rbegin880"/></StgValue>
</operation>

<operation id="1913" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1913" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1911 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_16, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1914" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1914" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1912 %rend881 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1183, i32 %rbegin880

]]></Node>
<StgValue><ssdm name="rend881"/></StgValue>
</operation>

<operation id="1915" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1915" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1913 %rbegin878 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1102

]]></Node>
<StgValue><ssdm name="rbegin878"/></StgValue>
</operation>

<operation id="1916" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1916" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1914 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1917" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1917" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1915 %rend879 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1102, i32 %rbegin878

]]></Node>
<StgValue><ssdm name="rend879"/></StgValue>
</operation>

<operation id="1918" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1918" bw="19" op_0_bw="19" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1916 %a_17 = partselect i19 @_ssdm_op_PartSelect.i19.i836.i32.i32, i836 %data_val_read, i32 323, i32 341

]]></Node>
<StgValue><ssdm name="a_17"/></StgValue>
</operation>

<operation id="1919" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1919" bw="25" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:1917 %sext_ln40_68 = sext i19 %a_17

]]></Node>
<StgValue><ssdm name="sext_ln40_68"/></StgValue>
</operation>

<operation id="1920" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1920" bw="22" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:1918 %sext_ln40_69 = sext i19 %a_17

]]></Node>
<StgValue><ssdm name="sext_ln40_69"/></StgValue>
</operation>

<operation id="1921" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1921" bw="21" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:1919 %sext_ln40_70 = sext i19 %a_17

]]></Node>
<StgValue><ssdm name="sext_ln40_70"/></StgValue>
</operation>

<operation id="1922" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1922" bw="27" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:1920 %sext_ln40_71 = sext i19 %a_17

]]></Node>
<StgValue><ssdm name="sext_ln40_71"/></StgValue>
</operation>

<operation id="1923" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1923" bw="23" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:1921 %sext_ln40_72 = sext i19 %a_17

]]></Node>
<StgValue><ssdm name="sext_ln40_72"/></StgValue>
</operation>

<operation id="1924" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1924" bw="20" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:1922 %sext_ln40_73 = sext i19 %a_17

]]></Node>
<StgValue><ssdm name="sext_ln40_73"/></StgValue>
</operation>

<operation id="1925" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1925" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1923 %rbegin874 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1100

]]></Node>
<StgValue><ssdm name="rbegin874"/></StgValue>
</operation>

<operation id="1926" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1926" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1924 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1927" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1927" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1925 %rend875 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1100, i32 %rbegin874

]]></Node>
<StgValue><ssdm name="rend875"/></StgValue>
</operation>

<operation id="1928" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1928" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1926 %rbegin872 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1194

]]></Node>
<StgValue><ssdm name="rbegin872"/></StgValue>
</operation>

<operation id="1929" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1929" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.entry.1967:1927 %sub_ln73_42 = sub i20 0, i20 %sext_ln40_73

]]></Node>
<StgValue><ssdm name="sub_ln73_42"/></StgValue>
</operation>

<operation id="1930" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1930" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1928 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_42, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1931" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1931" bw="16" op_0_bw="16" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1929 %mult_129 = partselect i16 @_ssdm_op_PartSelect.i16.i20.i32.i32, i20 %sub_ln73_42, i32 4, i32 19

]]></Node>
<StgValue><ssdm name="mult_129"/></StgValue>
</operation>

<operation id="1932" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1932" bw="19" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:1930 %sext_ln41_212 = sext i16 %mult_129

]]></Node>
<StgValue><ssdm name="sext_ln41_212"/></StgValue>
</operation>

<operation id="1933" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1933" bw="18" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:1931 %sext_ln17_154 = sext i16 %mult_129

]]></Node>
<StgValue><ssdm name="sext_ln17_154"/></StgValue>
</operation>

<operation id="1934" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1932 %rend873 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1194, i32 %rbegin872

]]></Node>
<StgValue><ssdm name="rend873"/></StgValue>
</operation>

<operation id="1935" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1935" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1933 %rbegin870 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1234

]]></Node>
<StgValue><ssdm name="rbegin870"/></StgValue>
</operation>

<operation id="1936" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1936" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1934 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_17, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1937" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1937" bw="15" op_0_bw="15" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1935 %mult_130 = partselect i15 @_ssdm_op_PartSelect.i15.i836.i32.i32, i836 %data_val_read, i32 327, i32 341

]]></Node>
<StgValue><ssdm name="mult_130"/></StgValue>
</operation>

<operation id="1938" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1938" bw="17" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.1967:1936 %sext_ln17_51 = sext i15 %mult_130

]]></Node>
<StgValue><ssdm name="sext_ln17_51"/></StgValue>
</operation>

<operation id="1939" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1939" bw="16" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.1967:1937 %sext_ln17_52 = sext i15 %mult_130

]]></Node>
<StgValue><ssdm name="sext_ln17_52"/></StgValue>
</operation>

<operation id="1940" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1940" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1938 %rend871 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1234, i32 %rbegin870

]]></Node>
<StgValue><ssdm name="rend871"/></StgValue>
</operation>

<operation id="1941" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1941" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1939 %rbegin868 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1259

]]></Node>
<StgValue><ssdm name="rbegin868"/></StgValue>
</operation>

<operation id="1942" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1942" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1940 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1943" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1943" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1941 %rend869 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1259, i32 %rbegin868

]]></Node>
<StgValue><ssdm name="rend869"/></StgValue>
</operation>

<operation id="1944" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1944" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1942 %rbegin866 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1232

]]></Node>
<StgValue><ssdm name="rbegin866"/></StgValue>
</operation>

<operation id="1945" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1945" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1943 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1946" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1946" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1944 %rend867 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1232, i32 %rbegin866

]]></Node>
<StgValue><ssdm name="rend867"/></StgValue>
</operation>

<operation id="1947" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1947" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1945 %rbegin864 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1272

]]></Node>
<StgValue><ssdm name="rbegin864"/></StgValue>
</operation>

<operation id="1948" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1948" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1946 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_42, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1949" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1949" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1947 %rend865 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1272, i32 %rbegin864

]]></Node>
<StgValue><ssdm name="rend865"/></StgValue>
</operation>

<operation id="1950" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1950" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1948 %rbegin862 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1258

]]></Node>
<StgValue><ssdm name="rbegin862"/></StgValue>
</operation>

<operation id="1951" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1951" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1949 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1952" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1952" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1950 %rend863 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1258, i32 %rbegin862

]]></Node>
<StgValue><ssdm name="rend863"/></StgValue>
</operation>

<operation id="1953" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1953" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1951 %rbegin860 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1215

]]></Node>
<StgValue><ssdm name="rbegin860"/></StgValue>
</operation>

<operation id="1954" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1954" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
fpga_resource_hint.entry.1967:1952 %mul_ln73_297 = mul i23 %sext_ln40_72, i23 8388602

]]></Node>
<StgValue><ssdm name="mul_ln73_297"/></StgValue>
</operation>

<operation id="1955" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1955" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1953 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln73_297, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1956" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1956" bw="18" op_0_bw="18" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1954 %mult_131 = partselect i18 @_ssdm_op_PartSelect.i18.i23.i32.i32, i23 %mul_ln73_297, i32 4, i32 21

]]></Node>
<StgValue><ssdm name="mult_131"/></StgValue>
</operation>

<operation id="1957" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1957" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:1955 %sext_ln41_213 = sext i18 %mult_131

]]></Node>
<StgValue><ssdm name="sext_ln41_213"/></StgValue>
</operation>

<operation id="1958" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1958" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1956 %rend861 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1215, i32 %rbegin860

]]></Node>
<StgValue><ssdm name="rend861"/></StgValue>
</operation>

<operation id="1959" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1959" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1957 %rbegin858 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1173

]]></Node>
<StgValue><ssdm name="rbegin858"/></StgValue>
</operation>

<operation id="1960" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1960" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
fpga_resource_hint.entry.1967:1958 %mul_ln73_298 = mul i27 %sext_ln40_71, i27 134217652

]]></Node>
<StgValue><ssdm name="mul_ln73_298"/></StgValue>
</operation>

<operation id="1961" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1961" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1959 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i27 %mul_ln73_298, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1962" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1962" bw="19" op_0_bw="19" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1960 %mult_132 = partselect i19 @_ssdm_op_PartSelect.i19.i27.i32.i32, i27 %mul_ln73_298, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_132"/></StgValue>
</operation>

<operation id="1963" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1963" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1961 %rend859 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1173, i32 %rbegin858

]]></Node>
<StgValue><ssdm name="rend859"/></StgValue>
</operation>

<operation id="1964" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1964" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1962 %rbegin856 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1186

]]></Node>
<StgValue><ssdm name="rbegin856"/></StgValue>
</operation>

<operation id="1965" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1965" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1963 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1966" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1966" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1964 %rend857 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1186, i32 %rbegin856

]]></Node>
<StgValue><ssdm name="rend857"/></StgValue>
</operation>

<operation id="1967" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1967" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1965 %rbegin854 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1171

]]></Node>
<StgValue><ssdm name="rbegin854"/></StgValue>
</operation>

<operation id="1968" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1968" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
fpga_resource_hint.entry.1967:1966 %mul_ln73_299 = mul i21 %sext_ln40_70, i21 2097150

]]></Node>
<StgValue><ssdm name="mul_ln73_299"/></StgValue>
</operation>

<operation id="1969" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1969" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1967 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln73_299, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1970" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1970" bw="17" op_0_bw="17" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1968 %mult_133 = partselect i17 @_ssdm_op_PartSelect.i17.i21.i32.i32, i21 %mul_ln73_299, i32 4, i32 20

]]></Node>
<StgValue><ssdm name="mult_133"/></StgValue>
</operation>

<operation id="1971" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1971" bw="19" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:1969 %sext_ln41_214 = sext i17 %mult_133

]]></Node>
<StgValue><ssdm name="sext_ln41_214"/></StgValue>
</operation>

<operation id="1972" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1972" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:1970 %sext_ln17_155 = sext i17 %mult_133

]]></Node>
<StgValue><ssdm name="sext_ln17_155"/></StgValue>
</operation>

<operation id="1973" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1973" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1971 %rend855 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1171, i32 %rbegin854

]]></Node>
<StgValue><ssdm name="rend855"/></StgValue>
</operation>

<operation id="1974" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1974" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1972 %rbegin852 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1170

]]></Node>
<StgValue><ssdm name="rbegin852"/></StgValue>
</operation>

<operation id="1975" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1975" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1973 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln73_299, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1976" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1974 %rend853 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1170, i32 %rbegin852

]]></Node>
<StgValue><ssdm name="rend853"/></StgValue>
</operation>

<operation id="1977" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1977" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1975 %rbegin850 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1195

]]></Node>
<StgValue><ssdm name="rbegin850"/></StgValue>
</operation>

<operation id="1978" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1978" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1976 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_42, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1979" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1979" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1977 %rend851 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1195, i32 %rbegin850

]]></Node>
<StgValue><ssdm name="rend851"/></StgValue>
</operation>

<operation id="1980" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1980" bw="16" op_0_bw="16" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1978 %mult_134 = partselect i16 @_ssdm_op_PartSelect.i16.i836.i32.i32, i836 %data_val_read, i32 326, i32 341

]]></Node>
<StgValue><ssdm name="mult_134"/></StgValue>
</operation>

<operation id="1981" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1981" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:1979 %sext_ln17_53 = sext i16 %mult_134

]]></Node>
<StgValue><ssdm name="sext_ln17_53"/></StgValue>
</operation>

<operation id="1982" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1982" bw="18" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:1980 %sext_ln17_54 = sext i16 %mult_134

]]></Node>
<StgValue><ssdm name="sext_ln17_54"/></StgValue>
</operation>

<operation id="1983" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1983" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1981 %rbegin846 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1221

]]></Node>
<StgValue><ssdm name="rbegin846"/></StgValue>
</operation>

<operation id="1984" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1984" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1982 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1985" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1985" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1983 %rend847 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1221, i32 %rbegin846

]]></Node>
<StgValue><ssdm name="rend847"/></StgValue>
</operation>

<operation id="1986" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1986" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1984 %rbegin844 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1181

]]></Node>
<StgValue><ssdm name="rbegin844"/></StgValue>
</operation>

<operation id="1987" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1987" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1985 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1988" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1988" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1986 %rend845 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1181, i32 %rbegin844

]]></Node>
<StgValue><ssdm name="rend845"/></StgValue>
</operation>

<operation id="1989" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1989" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1987 %rbegin842 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1166

]]></Node>
<StgValue><ssdm name="rbegin842"/></StgValue>
</operation>

<operation id="1990" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1990" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1988 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1991" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1991" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1989 %rend843 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1166, i32 %rbegin842

]]></Node>
<StgValue><ssdm name="rend843"/></StgValue>
</operation>

<operation id="1992" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1992" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1990 %rbegin840 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1191

]]></Node>
<StgValue><ssdm name="rbegin840"/></StgValue>
</operation>

<operation id="1993" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1993" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1991 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1994" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1994" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1992 %rend841 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1191, i32 %rbegin840

]]></Node>
<StgValue><ssdm name="rend841"/></StgValue>
</operation>

<operation id="1995" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1995" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1993 %rbegin838 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1179

]]></Node>
<StgValue><ssdm name="rbegin838"/></StgValue>
</operation>

<operation id="1996" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1996" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1994 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="1997" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1997" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1995 %rend839 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1179, i32 %rbegin838

]]></Node>
<StgValue><ssdm name="rend839"/></StgValue>
</operation>

<operation id="1998" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1998" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1996 %rbegin836 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1096

]]></Node>
<StgValue><ssdm name="rbegin836"/></StgValue>
</operation>

<operation id="1999" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1999" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:1997 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2000" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2000" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:1998 %rend837 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1096, i32 %rbegin836

]]></Node>
<StgValue><ssdm name="rend837"/></StgValue>
</operation>

<operation id="2001" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2001" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:1999 %rbegin834 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1162

]]></Node>
<StgValue><ssdm name="rbegin834"/></StgValue>
</operation>

<operation id="2002" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2002" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2000 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2003" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2003" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2001 %rend835 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1162, i32 %rbegin834

]]></Node>
<StgValue><ssdm name="rend835"/></StgValue>
</operation>

<operation id="2004" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2004" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2002 %rbegin832 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1190

]]></Node>
<StgValue><ssdm name="rbegin832"/></StgValue>
</operation>

<operation id="2005" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2005" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
fpga_resource_hint.entry.1967:2003 %mul_ln73_300 = mul i22 %sext_ln40_69, i22 3

]]></Node>
<StgValue><ssdm name="mul_ln73_300"/></StgValue>
</operation>

<operation id="2006" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2006" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2004 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73_300, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2007" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2007" bw="18" op_0_bw="18" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2005 %mult_135 = partselect i18 @_ssdm_op_PartSelect.i18.i22.i32.i32, i22 %mul_ln73_300, i32 4, i32 21

]]></Node>
<StgValue><ssdm name="mult_135"/></StgValue>
</operation>

<operation id="2008" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2008" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:2006 %sext_ln41_215 = sext i18 %mult_135

]]></Node>
<StgValue><ssdm name="sext_ln41_215"/></StgValue>
</operation>

<operation id="2009" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2009" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2007 %rend833 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1190, i32 %rbegin832

]]></Node>
<StgValue><ssdm name="rend833"/></StgValue>
</operation>

<operation id="2010" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2010" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2008 %rbegin830 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1187

]]></Node>
<StgValue><ssdm name="rbegin830"/></StgValue>
</operation>

<operation id="2011" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2011" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2009 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_42, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2012" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2012" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2010 %rend831 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1187, i32 %rbegin830

]]></Node>
<StgValue><ssdm name="rend831"/></StgValue>
</operation>

<operation id="2013" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2013" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2011 %rbegin828 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1213

]]></Node>
<StgValue><ssdm name="rbegin828"/></StgValue>
</operation>

<operation id="2014" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2014" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2012 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_17, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2015" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2015" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2013 %rend829 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1213, i32 %rbegin828

]]></Node>
<StgValue><ssdm name="rend829"/></StgValue>
</operation>

<operation id="2016" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2016" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2014 %rbegin826 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1092

]]></Node>
<StgValue><ssdm name="rbegin826"/></StgValue>
</operation>

<operation id="2017" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2017" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2015 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2018" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2018" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2016 %rend827 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1092, i32 %rbegin826

]]></Node>
<StgValue><ssdm name="rend827"/></StgValue>
</operation>

<operation id="2019" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2019" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2017 %rbegin824 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1158

]]></Node>
<StgValue><ssdm name="rbegin824"/></StgValue>
</operation>

<operation id="2020" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2020" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2018 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_17, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2021" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2021" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2019 %rend825 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1158, i32 %rbegin824

]]></Node>
<StgValue><ssdm name="rend825"/></StgValue>
</operation>

<operation id="2022" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2022" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2020 %rbegin822 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1157

]]></Node>
<StgValue><ssdm name="rbegin822"/></StgValue>
</operation>

<operation id="2023" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2023" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2021 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2024" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2024" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2022 %rend823 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1157, i32 %rbegin822

]]></Node>
<StgValue><ssdm name="rend823"/></StgValue>
</operation>

<operation id="2025" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2025" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2023 %rbegin818 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1076

]]></Node>
<StgValue><ssdm name="rbegin818"/></StgValue>
</operation>

<operation id="2026" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2026" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
fpga_resource_hint.entry.1967:2024 %mul_ln73_301 = mul i25 %sext_ln40_68, i25 20

]]></Node>
<StgValue><ssdm name="mul_ln73_301"/></StgValue>
</operation>

<operation id="2027" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2027" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2025 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln73_301, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2028" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2028" bw="19" op_0_bw="19" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2026 %mult_136 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln73_301, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_136"/></StgValue>
</operation>

<operation id="2029" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2029" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2027 %rend819 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1076, i32 %rbegin818

]]></Node>
<StgValue><ssdm name="rend819"/></StgValue>
</operation>

<operation id="2030" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2030" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2028 %rbegin814 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1222

]]></Node>
<StgValue><ssdm name="rbegin814"/></StgValue>
</operation>

<operation id="2031" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2031" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2029 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2032" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2032" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2030 %rend815 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1222, i32 %rbegin814

]]></Node>
<StgValue><ssdm name="rend815"/></StgValue>
</operation>

<operation id="2033" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2033" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2031 %rbegin812 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1073

]]></Node>
<StgValue><ssdm name="rbegin812"/></StgValue>
</operation>

<operation id="2034" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2034" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2032 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln73_299, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2035" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2035" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2033 %rend813 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1073, i32 %rbegin812

]]></Node>
<StgValue><ssdm name="rend813"/></StgValue>
</operation>

<operation id="2036" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2036" bw="19" op_0_bw="19" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2034 %a_18 = partselect i19 @_ssdm_op_PartSelect.i19.i836.i32.i32, i836 %data_val_read, i32 342, i32 360

]]></Node>
<StgValue><ssdm name="a_18"/></StgValue>
</operation>

<operation id="2037" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2037" bw="25" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:2035 %sext_ln70 = sext i19 %a_18

]]></Node>
<StgValue><ssdm name="sext_ln70"/></StgValue>
</operation>

<operation id="2038" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2038" bw="24" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:2036 %sext_ln70_1 = sext i19 %a_18

]]></Node>
<StgValue><ssdm name="sext_ln70_1"/></StgValue>
</operation>

<operation id="2039" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2039" bw="20" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:2037 %sext_ln70_2 = sext i19 %a_18

]]></Node>
<StgValue><ssdm name="sext_ln70_2"/></StgValue>
</operation>

<operation id="2040" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2040" bw="22" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:2038 %sext_ln70_3 = sext i19 %a_18

]]></Node>
<StgValue><ssdm name="sext_ln70_3"/></StgValue>
</operation>

<operation id="2041" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2041" bw="26" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:2039 %sext_ln70_4 = sext i19 %a_18

]]></Node>
<StgValue><ssdm name="sext_ln70_4"/></StgValue>
</operation>

<operation id="2042" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2042" bw="21" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:2040 %sext_ln70_5 = sext i19 %a_18

]]></Node>
<StgValue><ssdm name="sext_ln70_5"/></StgValue>
</operation>

<operation id="2043" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2043" bw="23" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:2041 %sext_ln70_6 = sext i19 %a_18

]]></Node>
<StgValue><ssdm name="sext_ln70_6"/></StgValue>
</operation>

<operation id="2044" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2044" bw="16" op_0_bw="16" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2042 %mult_137 = partselect i16 @_ssdm_op_PartSelect.i16.i836.i32.i32, i836 %data_val_read, i32 345, i32 360

]]></Node>
<StgValue><ssdm name="mult_137"/></StgValue>
</operation>

<operation id="2045" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2045" bw="18" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:2043 %sext_ln17_55 = sext i16 %mult_137

]]></Node>
<StgValue><ssdm name="sext_ln17_55"/></StgValue>
</operation>

<operation id="2046" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2046" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:2044 %sext_ln17_56 = sext i16 %mult_137

]]></Node>
<StgValue><ssdm name="sext_ln17_56"/></StgValue>
</operation>

<operation id="2047" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2047" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2045 %rbegin808 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1016

]]></Node>
<StgValue><ssdm name="rbegin808"/></StgValue>
</operation>

<operation id="2048" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2048" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
fpga_resource_hint.entry.1967:2046 %mul_ln73_302 = mul i23 %sext_ln70_6, i23 6

]]></Node>
<StgValue><ssdm name="mul_ln73_302"/></StgValue>
</operation>

<operation id="2049" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2049" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2047 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln73_302, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2050" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2050" bw="19" op_0_bw="19" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2048 %mult_138 = partselect i19 @_ssdm_op_PartSelect.i19.i23.i32.i32, i23 %mul_ln73_302, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_138"/></StgValue>
</operation>

<operation id="2051" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2051" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2049 %rend809 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1016, i32 %rbegin808

]]></Node>
<StgValue><ssdm name="rend809"/></StgValue>
</operation>

<operation id="2052" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2052" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2050 %rbegin806 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1150

]]></Node>
<StgValue><ssdm name="rbegin806"/></StgValue>
</operation>

<operation id="2053" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2053" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
fpga_resource_hint.entry.1967:2051 %mul_ln73_303 = mul i23 %sext_ln70_6, i23 5

]]></Node>
<StgValue><ssdm name="mul_ln73_303"/></StgValue>
</operation>

<operation id="2054" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2054" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2052 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln73_303, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2055" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2055" bw="19" op_0_bw="19" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2053 %mult_139 = partselect i19 @_ssdm_op_PartSelect.i19.i23.i32.i32, i23 %mul_ln73_303, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_139"/></StgValue>
</operation>

<operation id="2056" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2056" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2054 %rend807 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1150, i32 %rbegin806

]]></Node>
<StgValue><ssdm name="rend807"/></StgValue>
</operation>

<operation id="2057" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2057" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2055 %rbegin804 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1069

]]></Node>
<StgValue><ssdm name="rbegin804"/></StgValue>
</operation>

<operation id="2058" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2058" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
fpga_resource_hint.entry.1967:2056 %mul_ln73_304 = mul i21 %sext_ln70_5, i21 2097150

]]></Node>
<StgValue><ssdm name="mul_ln73_304"/></StgValue>
</operation>

<operation id="2059" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2059" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2057 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln73_304, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2060" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2060" bw="17" op_0_bw="17" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2058 %mult_140 = partselect i17 @_ssdm_op_PartSelect.i17.i21.i32.i32, i21 %mul_ln73_304, i32 4, i32 20

]]></Node>
<StgValue><ssdm name="mult_140"/></StgValue>
</operation>

<operation id="2061" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2061" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:2059 %sext_ln17_156 = sext i17 %mult_140

]]></Node>
<StgValue><ssdm name="sext_ln17_156"/></StgValue>
</operation>

<operation id="2062" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2062" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2060 %rend805 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1069, i32 %rbegin804

]]></Node>
<StgValue><ssdm name="rend805"/></StgValue>
</operation>

<operation id="2063" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2063" bw="18" op_0_bw="18" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2061 %mult_141 = partselect i18 @_ssdm_op_PartSelect.i18.i836.i32.i32, i836 %data_val_read, i32 343, i32 360

]]></Node>
<StgValue><ssdm name="mult_141"/></StgValue>
</operation>

<operation id="2064" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2064" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:2062 %sext_ln41_216 = sext i18 %mult_141

]]></Node>
<StgValue><ssdm name="sext_ln41_216"/></StgValue>
</operation>

<operation id="2065" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2065" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2063 %rbegin798 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1161

]]></Node>
<StgValue><ssdm name="rbegin798"/></StgValue>
</operation>

<operation id="2066" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2066" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2064 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln73_304, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2067" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2067" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2065 %rend799 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1161, i32 %rbegin798

]]></Node>
<StgValue><ssdm name="rend799"/></StgValue>
</operation>

<operation id="2068" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2068" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2066 %rbegin796 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1146

]]></Node>
<StgValue><ssdm name="rbegin796"/></StgValue>
</operation>

<operation id="2069" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2069" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2067 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_18, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2070" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2070" bw="15" op_0_bw="15" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2068 %mult_142 = partselect i15 @_ssdm_op_PartSelect.i15.i836.i32.i32, i836 %data_val_read, i32 346, i32 360

]]></Node>
<StgValue><ssdm name="mult_142"/></StgValue>
</operation>

<operation id="2071" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2071" bw="17" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.1967:2069 %sext_ln17_57 = sext i15 %mult_142

]]></Node>
<StgValue><ssdm name="sext_ln17_57"/></StgValue>
</operation>

<operation id="2072" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2072" bw="16" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.1967:2070 %sext_ln17_58 = sext i15 %mult_142

]]></Node>
<StgValue><ssdm name="sext_ln17_58"/></StgValue>
</operation>

<operation id="2073" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2073" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2071 %rend797 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1146, i32 %rbegin796

]]></Node>
<StgValue><ssdm name="rend797"/></StgValue>
</operation>

<operation id="2074" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2074" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2072 %rbegin794 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1159

]]></Node>
<StgValue><ssdm name="rbegin794"/></StgValue>
</operation>

<operation id="2075" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2075" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
fpga_resource_hint.entry.1967:2073 %mul_ln73_305 = mul i26 %sext_ln70_4, i26 67108816

]]></Node>
<StgValue><ssdm name="mul_ln73_305"/></StgValue>
</operation>

<operation id="2076" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2074 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln73_305, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2077" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2077" bw="19" op_0_bw="19" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2075 %mult_143 = partselect i19 @_ssdm_op_PartSelect.i19.i26.i32.i32, i26 %mul_ln73_305, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_143"/></StgValue>
</operation>

<operation id="2078" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2078" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2076 %rend795 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1159, i32 %rbegin794

]]></Node>
<StgValue><ssdm name="rend795"/></StgValue>
</operation>

<operation id="2079" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2079" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2077 %rbegin792 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1144

]]></Node>
<StgValue><ssdm name="rbegin792"/></StgValue>
</operation>

<operation id="2080" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2080" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
fpga_resource_hint.entry.1967:2078 %mul_ln73_306 = mul i22 %sext_ln70_3, i22 3

]]></Node>
<StgValue><ssdm name="mul_ln73_306"/></StgValue>
</operation>

<operation id="2081" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2081" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2079 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73_306, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2082" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2082" bw="18" op_0_bw="18" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2080 %mult_144 = partselect i18 @_ssdm_op_PartSelect.i18.i22.i32.i32, i22 %mul_ln73_306, i32 4, i32 21

]]></Node>
<StgValue><ssdm name="mult_144"/></StgValue>
</operation>

<operation id="2083" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2083" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:2081 %sext_ln41_217 = sext i18 %mult_144

]]></Node>
<StgValue><ssdm name="sext_ln41_217"/></StgValue>
</operation>

<operation id="2084" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2084" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2082 %rend793 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1144, i32 %rbegin792

]]></Node>
<StgValue><ssdm name="rend793"/></StgValue>
</operation>

<operation id="2085" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2085" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2083 %rbegin790 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1143

]]></Node>
<StgValue><ssdm name="rbegin790"/></StgValue>
</operation>

<operation id="2086" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2086" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.entry.1967:2084 %sub_ln73_43 = sub i20 0, i20 %sext_ln70_2

]]></Node>
<StgValue><ssdm name="sub_ln73_43"/></StgValue>
</operation>

<operation id="2087" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2087" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2085 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_43, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2088" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2088" bw="16" op_0_bw="16" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2086 %mult_145 = partselect i16 @_ssdm_op_PartSelect.i16.i20.i32.i32, i20 %sub_ln73_43, i32 4, i32 19

]]></Node>
<StgValue><ssdm name="mult_145"/></StgValue>
</operation>

<operation id="2089" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2089" bw="19" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:2087 %sext_ln41_218 = sext i16 %mult_145

]]></Node>
<StgValue><ssdm name="sext_ln41_218"/></StgValue>
</operation>

<operation id="2090" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2090" bw="18" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:2088 %sext_ln17_157 = sext i16 %mult_145

]]></Node>
<StgValue><ssdm name="sext_ln17_157"/></StgValue>
</operation>

<operation id="2091" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2091" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2089 %rend791 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1143, i32 %rbegin790

]]></Node>
<StgValue><ssdm name="rend791"/></StgValue>
</operation>

<operation id="2092" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2092" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2090 %rbegin788 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1156

]]></Node>
<StgValue><ssdm name="rbegin788"/></StgValue>
</operation>

<operation id="2093" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2093" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2091 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln73_303, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2094" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2094" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2092 %rend789 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1156, i32 %rbegin788

]]></Node>
<StgValue><ssdm name="rend789"/></StgValue>
</operation>

<operation id="2095" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2095" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2093 %rbegin786 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1088

]]></Node>
<StgValue><ssdm name="rbegin786"/></StgValue>
</operation>

<operation id="2096" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2096" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2094 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2097" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2097" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2095 %rend787 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1088, i32 %rbegin786

]]></Node>
<StgValue><ssdm name="rend787"/></StgValue>
</operation>

<operation id="2098" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2098" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2096 %rbegin784 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1154

]]></Node>
<StgValue><ssdm name="rbegin784"/></StgValue>
</operation>

<operation id="2099" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2099" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2097 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_18, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2100" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2098 %rend785 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1154, i32 %rbegin784

]]></Node>
<StgValue><ssdm name="rend785"/></StgValue>
</operation>

<operation id="2101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2101" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2099 %rbegin782 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1140

]]></Node>
<StgValue><ssdm name="rbegin782"/></StgValue>
</operation>

<operation id="2102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2102" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2100 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73_306, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2103" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2101 %rend783 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1140, i32 %rbegin782

]]></Node>
<StgValue><ssdm name="rend783"/></StgValue>
</operation>

<operation id="2104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2104" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2102 %rbegin780 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1167

]]></Node>
<StgValue><ssdm name="rbegin780"/></StgValue>
</operation>

<operation id="2105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2105" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2103 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_18, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2106" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2104 %rend781 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1167, i32 %rbegin780

]]></Node>
<StgValue><ssdm name="rend781"/></StgValue>
</operation>

<operation id="2107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2107" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2105 %rbegin778 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1084

]]></Node>
<StgValue><ssdm name="rbegin778"/></StgValue>
</operation>

<operation id="2108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2108" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2106 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2109" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2107 %rend779 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1084, i32 %rbegin778

]]></Node>
<StgValue><ssdm name="rend779"/></StgValue>
</operation>

<operation id="2110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2110" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2108 %rbegin776 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1218

]]></Node>
<StgValue><ssdm name="rbegin776"/></StgValue>
</operation>

<operation id="2111" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2111" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
fpga_resource_hint.entry.1967:2109 %mul_ln73_307 = mul i23 %sext_ln70_6, i23 8388603

]]></Node>
<StgValue><ssdm name="mul_ln73_307"/></StgValue>
</operation>

<operation id="2112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2112" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2110 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln73_307, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2113" bw="18" op_0_bw="18" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2111 %mult_146 = partselect i18 @_ssdm_op_PartSelect.i18.i23.i32.i32, i23 %mul_ln73_307, i32 4, i32 21

]]></Node>
<StgValue><ssdm name="mult_146"/></StgValue>
</operation>

<operation id="2114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2114" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:2112 %sext_ln41_219 = sext i18 %mult_146

]]></Node>
<StgValue><ssdm name="sext_ln41_219"/></StgValue>
</operation>

<operation id="2115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2115" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2113 %rend777 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1218, i32 %rbegin776

]]></Node>
<StgValue><ssdm name="rend777"/></StgValue>
</operation>

<operation id="2116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2116" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2114 %rbegin774 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1137

]]></Node>
<StgValue><ssdm name="rbegin774"/></StgValue>
</operation>

<operation id="2117" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2117" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
fpga_resource_hint.entry.1967:2115 %mul_ln73_308 = mul i22 %sext_ln70_3, i22 4194301

]]></Node>
<StgValue><ssdm name="mul_ln73_308"/></StgValue>
</operation>

<operation id="2118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2118" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2116 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73_308, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2119" bw="17" op_0_bw="17" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2117 %mult_147 = partselect i17 @_ssdm_op_PartSelect.i17.i22.i32.i32, i22 %mul_ln73_308, i32 4, i32 20

]]></Node>
<StgValue><ssdm name="mult_147"/></StgValue>
</operation>

<operation id="2120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2120" bw="19" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:2118 %sext_ln41_220 = sext i17 %mult_147

]]></Node>
<StgValue><ssdm name="sext_ln41_220"/></StgValue>
</operation>

<operation id="2121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2121" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2119 %rend775 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1137, i32 %rbegin774

]]></Node>
<StgValue><ssdm name="rend775"/></StgValue>
</operation>

<operation id="2122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2122" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2120 %rbegin772 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1163

]]></Node>
<StgValue><ssdm name="rbegin772"/></StgValue>
</operation>

<operation id="2123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2123" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2121 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln73_302, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2124" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2122 %rend773 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1163, i32 %rbegin772

]]></Node>
<StgValue><ssdm name="rend773"/></StgValue>
</operation>

<operation id="2125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2125" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2123 %rbegin770 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1080

]]></Node>
<StgValue><ssdm name="rbegin770"/></StgValue>
</operation>

<operation id="2126" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2126" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
fpga_resource_hint.entry.1967:2124 %mul_ln73_309 = mul i24 %sext_ln70_1, i24 16777207

]]></Node>
<StgValue><ssdm name="mul_ln73_309"/></StgValue>
</operation>

<operation id="2127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2127" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2125 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i24 %mul_ln73_309, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2128" bw="19" op_0_bw="19" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2126 %mult_148 = partselect i19 @_ssdm_op_PartSelect.i19.i24.i32.i32, i24 %mul_ln73_309, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_148"/></StgValue>
</operation>

<operation id="2129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2129" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2127 %rend771 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1080, i32 %rbegin770

]]></Node>
<StgValue><ssdm name="rend771"/></StgValue>
</operation>

<operation id="2130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2130" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2128 %rbegin766 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1121

]]></Node>
<StgValue><ssdm name="rbegin766"/></StgValue>
</operation>

<operation id="2131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2131" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2129 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln73_304, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2132" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2130 %rend767 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1121, i32 %rbegin766

]]></Node>
<StgValue><ssdm name="rend767"/></StgValue>
</operation>

<operation id="2133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2133" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2131 %rbegin762 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1134

]]></Node>
<StgValue><ssdm name="rbegin762"/></StgValue>
</operation>

<operation id="2134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2134" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2132 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_18, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2135" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2133 %rend763 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1134, i32 %rbegin762

]]></Node>
<StgValue><ssdm name="rend763"/></StgValue>
</operation>

<operation id="2136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2136" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2134 %rbegin758 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1133

]]></Node>
<StgValue><ssdm name="rbegin758"/></StgValue>
</operation>

<operation id="2137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2137" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2135 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln73_304, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2138" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2136 %rend759 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1133, i32 %rbegin758

]]></Node>
<StgValue><ssdm name="rend759"/></StgValue>
</operation>

<operation id="2139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2139" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2137 %rbegin756 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1119

]]></Node>
<StgValue><ssdm name="rbegin756"/></StgValue>
</operation>

<operation id="2140" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2140" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
fpga_resource_hint.entry.1967:2138 %mul_ln73_310 = mul i24 %sext_ln70_1, i24 16777206

]]></Node>
<StgValue><ssdm name="mul_ln73_310"/></StgValue>
</operation>

<operation id="2141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2141" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2139 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i24 %mul_ln73_310, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2142" bw="19" op_0_bw="19" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2140 %mult_149 = partselect i19 @_ssdm_op_PartSelect.i19.i24.i32.i32, i24 %mul_ln73_310, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_149"/></StgValue>
</operation>

<operation id="2143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2143" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2141 %rend757 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1119, i32 %rbegin756

]]></Node>
<StgValue><ssdm name="rend757"/></StgValue>
</operation>

<operation id="2144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2144" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2142 %rbegin754 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1075

]]></Node>
<StgValue><ssdm name="rbegin754"/></StgValue>
</operation>

<operation id="2145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2145" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2143 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73_306, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2146" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2144 %rend755 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1075, i32 %rbegin754

]]></Node>
<StgValue><ssdm name="rend755"/></StgValue>
</operation>

<operation id="2147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2147" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2145 %rbegin752 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1117

]]></Node>
<StgValue><ssdm name="rbegin752"/></StgValue>
</operation>

<operation id="2148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2148" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2146 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln73_302, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2149" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2147 %rend753 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1117, i32 %rbegin752

]]></Node>
<StgValue><ssdm name="rend753"/></StgValue>
</operation>

<operation id="2150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2150" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2148 %rbegin750 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1217

]]></Node>
<StgValue><ssdm name="rbegin750"/></StgValue>
</operation>

<operation id="2151" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2151" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
fpga_resource_hint.entry.1967:2149 %mul_ln73_311 = mul i25 %sext_ln70, i25 24

]]></Node>
<StgValue><ssdm name="mul_ln73_311"/></StgValue>
</operation>

<operation id="2152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2152" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2150 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln73_311, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2153" bw="19" op_0_bw="19" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2151 %mult_150 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln73_311, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_150"/></StgValue>
</operation>

<operation id="2154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2154" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2152 %rend751 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1217, i32 %rbegin750

]]></Node>
<StgValue><ssdm name="rend751"/></StgValue>
</operation>

<operation id="2155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2155" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2153 %rbegin748 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1098

]]></Node>
<StgValue><ssdm name="rbegin748"/></StgValue>
</operation>

<operation id="2156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2156" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2154 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln73_307, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2157" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2155 %rend749 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1098, i32 %rbegin748

]]></Node>
<StgValue><ssdm name="rend749"/></StgValue>
</operation>

<operation id="2158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2158" bw="19" op_0_bw="19" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2156 %a_19 = partselect i19 @_ssdm_op_PartSelect.i19.i836.i32.i32, i836 %data_val_read, i32 361, i32 379

]]></Node>
<StgValue><ssdm name="a_19"/></StgValue>
</operation>

<operation id="2159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2159" bw="22" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:2157 %sext_ln40_74 = sext i19 %a_19

]]></Node>
<StgValue><ssdm name="sext_ln40_74"/></StgValue>
</operation>

<operation id="2160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2160" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2158 %rbegin746 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1199

]]></Node>
<StgValue><ssdm name="rbegin746"/></StgValue>
</operation>

<operation id="2161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2161" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2159 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2162" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2160 %rend747 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1199, i32 %rbegin746

]]></Node>
<StgValue><ssdm name="rend747"/></StgValue>
</operation>

<operation id="2163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2163" bw="20" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:2161 %sext_ln41_221 = sext i19 %a_19

]]></Node>
<StgValue><ssdm name="sext_ln41_221"/></StgValue>
</operation>

<operation id="2164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2164" bw="16" op_0_bw="16" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2162 %mult_151 = partselect i16 @_ssdm_op_PartSelect.i16.i836.i32.i32, i836 %data_val_read, i32 364, i32 379

]]></Node>
<StgValue><ssdm name="mult_151"/></StgValue>
</operation>

<operation id="2165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2165" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:2163 %sext_ln17_59 = sext i16 %mult_151

]]></Node>
<StgValue><ssdm name="sext_ln17_59"/></StgValue>
</operation>

<operation id="2166" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2166" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.entry.1967:2164 %sub_ln73_44 = sub i20 0, i20 %sext_ln41_221

]]></Node>
<StgValue><ssdm name="sub_ln73_44"/></StgValue>
</operation>

<operation id="2167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2167" bw="16" op_0_bw="16" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2165 %mult_152 = partselect i16 @_ssdm_op_PartSelect.i16.i20.i32.i32, i20 %sub_ln73_44, i32 4, i32 19

]]></Node>
<StgValue><ssdm name="mult_152"/></StgValue>
</operation>

<operation id="2168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2168" bw="19" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:2166 %sext_ln41_222 = sext i16 %mult_152

]]></Node>
<StgValue><ssdm name="sext_ln41_222"/></StgValue>
</operation>

<operation id="2169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2169" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2167 %rbegin740 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1175

]]></Node>
<StgValue><ssdm name="rbegin740"/></StgValue>
</operation>

<operation id="2170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2170" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2168 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2171" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2169 %rend741 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1175, i32 %rbegin740

]]></Node>
<StgValue><ssdm name="rend741"/></StgValue>
</operation>

<operation id="2172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2172" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2170 %rbegin738 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1116

]]></Node>
<StgValue><ssdm name="rbegin738"/></StgValue>
</operation>

<operation id="2173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2173" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2171 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2174" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2172 %rend739 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1116, i32 %rbegin738

]]></Node>
<StgValue><ssdm name="rend739"/></StgValue>
</operation>

<operation id="2175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2175" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2173 %rbegin736 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1141

]]></Node>
<StgValue><ssdm name="rbegin736"/></StgValue>
</operation>

<operation id="2176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2176" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2174 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2177" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2175 %rend737 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1141, i32 %rbegin736

]]></Node>
<StgValue><ssdm name="rend737"/></StgValue>
</operation>

<operation id="2178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2178" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2176 %rbegin734 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1139

]]></Node>
<StgValue><ssdm name="rbegin734"/></StgValue>
</operation>

<operation id="2179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2179" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2177 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2180" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2178 %rend735 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1139, i32 %rbegin734

]]></Node>
<StgValue><ssdm name="rend735"/></StgValue>
</operation>

<operation id="2181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2181" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2179 %rbegin732 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1125

]]></Node>
<StgValue><ssdm name="rbegin732"/></StgValue>
</operation>

<operation id="2182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2182" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2180 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2183" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2181 %rend733 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1125, i32 %rbegin732

]]></Node>
<StgValue><ssdm name="rend733"/></StgValue>
</operation>

<operation id="2184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2184" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2182 %rbegin730 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1138

]]></Node>
<StgValue><ssdm name="rbegin730"/></StgValue>
</operation>

<operation id="2185" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2185" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
fpga_resource_hint.entry.1967:2183 %mul_ln73_312 = mul i22 %sext_ln40_74, i22 4194301

]]></Node>
<StgValue><ssdm name="mul_ln73_312"/></StgValue>
</operation>

<operation id="2186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2186" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2184 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73_312, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2187" bw="17" op_0_bw="17" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2185 %mult_153 = partselect i17 @_ssdm_op_PartSelect.i17.i22.i32.i32, i22 %mul_ln73_312, i32 4, i32 20

]]></Node>
<StgValue><ssdm name="mult_153"/></StgValue>
</operation>

<operation id="2188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2188" bw="19" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:2186 %sext_ln41_223 = sext i17 %mult_153

]]></Node>
<StgValue><ssdm name="sext_ln41_223"/></StgValue>
</operation>

<operation id="2189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2189" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2187 %rend731 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1138, i32 %rbegin730

]]></Node>
<StgValue><ssdm name="rend731"/></StgValue>
</operation>

<operation id="2190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2190" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2188 %rbegin728 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1136

]]></Node>
<StgValue><ssdm name="rbegin728"/></StgValue>
</operation>

<operation id="2191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2191" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2189 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2192" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2190 %rend729 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1136, i32 %rbegin728

]]></Node>
<StgValue><ssdm name="rend729"/></StgValue>
</operation>

<operation id="2193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2193" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2191 %rbegin726 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1122

]]></Node>
<StgValue><ssdm name="rbegin726"/></StgValue>
</operation>

<operation id="2194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2194" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2192 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2195" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2193 %rend727 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1122, i32 %rbegin726

]]></Node>
<StgValue><ssdm name="rend727"/></StgValue>
</operation>

<operation id="2196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2196" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2194 %rbegin724 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1135

]]></Node>
<StgValue><ssdm name="rbegin724"/></StgValue>
</operation>

<operation id="2197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2197" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2195 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2198" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2196 %rend725 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1135, i32 %rbegin724

]]></Node>
<StgValue><ssdm name="rend725"/></StgValue>
</operation>

<operation id="2199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2199" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2197 %rbegin722 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1120

]]></Node>
<StgValue><ssdm name="rbegin722"/></StgValue>
</operation>

<operation id="2200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2200" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2198 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2201" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2199 %rend723 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1120, i32 %rbegin722

]]></Node>
<StgValue><ssdm name="rend723"/></StgValue>
</operation>

<operation id="2202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2202" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2200 %rbegin720 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1132

]]></Node>
<StgValue><ssdm name="rbegin720"/></StgValue>
</operation>

<operation id="2203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2203" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2201 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2204" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2202 %rend721 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1132, i32 %rbegin720

]]></Node>
<StgValue><ssdm name="rend721"/></StgValue>
</operation>

<operation id="2205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2205" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2203 %rbegin718 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1118

]]></Node>
<StgValue><ssdm name="rbegin718"/></StgValue>
</operation>

<operation id="2206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2206" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2204 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2207" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2205 %rend719 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1118, i32 %rbegin718

]]></Node>
<StgValue><ssdm name="rend719"/></StgValue>
</operation>

<operation id="2208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2208" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2206 %rbegin716 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1131

]]></Node>
<StgValue><ssdm name="rbegin716"/></StgValue>
</operation>

<operation id="2209" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2209" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2207 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2210" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2208 %rend717 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1131, i32 %rbegin716

]]></Node>
<StgValue><ssdm name="rend717"/></StgValue>
</operation>

<operation id="2211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2211" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2209 %rbegin714 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1130

]]></Node>
<StgValue><ssdm name="rbegin714"/></StgValue>
</operation>

<operation id="2212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2212" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2210 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2213" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2213" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2211 %rend715 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1130, i32 %rbegin714

]]></Node>
<StgValue><ssdm name="rend715"/></StgValue>
</operation>

<operation id="2214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2214" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2212 %rbegin712 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1155

]]></Node>
<StgValue><ssdm name="rbegin712"/></StgValue>
</operation>

<operation id="2215" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2215" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2213 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2216" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2216" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2214 %rend713 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1155, i32 %rbegin712

]]></Node>
<StgValue><ssdm name="rend713"/></StgValue>
</operation>

<operation id="2217" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2217" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2215 %rbegin710 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1168

]]></Node>
<StgValue><ssdm name="rbegin710"/></StgValue>
</operation>

<operation id="2218" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2218" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2216 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2219" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2219" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2217 %rend711 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1168, i32 %rbegin710

]]></Node>
<StgValue><ssdm name="rend711"/></StgValue>
</operation>

<operation id="2220" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2220" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2218 %rbegin708 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1071

]]></Node>
<StgValue><ssdm name="rbegin708"/></StgValue>
</operation>

<operation id="2221" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2221" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2219 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2222" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2222" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2220 %rend709 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1071, i32 %rbegin708

]]></Node>
<StgValue><ssdm name="rend709"/></StgValue>
</operation>

<operation id="2223" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2223" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2221 %rbegin706 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1153

]]></Node>
<StgValue><ssdm name="rbegin706"/></StgValue>
</operation>

<operation id="2224" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2224" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2222 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2225" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2225" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2223 %rend707 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1153, i32 %rbegin706

]]></Node>
<StgValue><ssdm name="rend707"/></StgValue>
</operation>

<operation id="2226" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2226" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2224 %rbegin704 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1164

]]></Node>
<StgValue><ssdm name="rbegin704"/></StgValue>
</operation>

<operation id="2227" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2227" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2225 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2228" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2228" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2226 %rend705 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1164, i32 %rbegin704

]]></Node>
<StgValue><ssdm name="rend705"/></StgValue>
</operation>

<operation id="2229" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2229" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2227 %rbegin702 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1149

]]></Node>
<StgValue><ssdm name="rbegin702"/></StgValue>
</operation>

<operation id="2230" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2230" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2228 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2231" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2231" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2229 %rend703 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1149, i32 %rbegin702

]]></Node>
<StgValue><ssdm name="rend703"/></StgValue>
</operation>

<operation id="2232" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2232" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2230 %rbegin700 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1147

]]></Node>
<StgValue><ssdm name="rbegin700"/></StgValue>
</operation>

<operation id="2233" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2233" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2231 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2234" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2234" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2232 %rend701 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1147, i32 %rbegin700

]]></Node>
<StgValue><ssdm name="rend701"/></StgValue>
</operation>

<operation id="2235" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2235" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2233 %rbegin698 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1160

]]></Node>
<StgValue><ssdm name="rbegin698"/></StgValue>
</operation>

<operation id="2236" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2236" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2234 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2237" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2237" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2235 %rend699 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1160, i32 %rbegin698

]]></Node>
<StgValue><ssdm name="rend699"/></StgValue>
</operation>

<operation id="2238" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2238" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2236 %rbegin696 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1145

]]></Node>
<StgValue><ssdm name="rbegin696"/></StgValue>
</operation>

<operation id="2239" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2239" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2237 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2240" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2240" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2238 %rend697 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1145, i32 %rbegin696

]]></Node>
<StgValue><ssdm name="rend697"/></StgValue>
</operation>

<operation id="2241" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2241" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2239 %rbegin694 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1104

]]></Node>
<StgValue><ssdm name="rbegin694"/></StgValue>
</operation>

<operation id="2242" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2242" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2240 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2243" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2243" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2241 %rend695 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1104, i32 %rbegin694

]]></Node>
<StgValue><ssdm name="rend695"/></StgValue>
</operation>

<operation id="2244" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2244" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2242 %rbegin692 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1129

]]></Node>
<StgValue><ssdm name="rbegin692"/></StgValue>
</operation>

<operation id="2245" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2245" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2243 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2246" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2246" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2244 %rend693 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1129, i32 %rbegin692

]]></Node>
<StgValue><ssdm name="rend693"/></StgValue>
</operation>

<operation id="2247" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2247" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2245 %rbegin690 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1169

]]></Node>
<StgValue><ssdm name="rbegin690"/></StgValue>
</operation>

<operation id="2248" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2248" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
fpga_resource_hint.entry.1967:2246 %mul_ln73_313 = mul i22 %sext_ln40_74, i22 4194300

]]></Node>
<StgValue><ssdm name="mul_ln73_313"/></StgValue>
</operation>

<operation id="2249" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2249" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2247 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73_313, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2250" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2250" bw="18" op_0_bw="18" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2248 %mult_154 = partselect i18 @_ssdm_op_PartSelect.i18.i22.i32.i32, i22 %mul_ln73_313, i32 4, i32 21

]]></Node>
<StgValue><ssdm name="mult_154"/></StgValue>
</operation>

<operation id="2251" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2251" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:2249 %sext_ln41_224 = sext i18 %mult_154

]]></Node>
<StgValue><ssdm name="sext_ln41_224"/></StgValue>
</operation>

<operation id="2252" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2252" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2250 %rend691 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1169, i32 %rbegin690

]]></Node>
<StgValue><ssdm name="rend691"/></StgValue>
</operation>

<operation id="2253" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2253" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2251 %rbegin688 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1127

]]></Node>
<StgValue><ssdm name="rbegin688"/></StgValue>
</operation>

<operation id="2254" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2254" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2252 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2255" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2255" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2253 %rend689 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1127, i32 %rbegin688

]]></Node>
<StgValue><ssdm name="rend689"/></StgValue>
</operation>

<operation id="2256" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2256" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2254 %rbegin686 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1126

]]></Node>
<StgValue><ssdm name="rbegin686"/></StgValue>
</operation>

<operation id="2257" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2257" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2255 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2258" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2258" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2256 %rend687 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1126, i32 %rbegin686

]]></Node>
<StgValue><ssdm name="rend687"/></StgValue>
</operation>

<operation id="2259" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2259" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2257 %rbegin684 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1174

]]></Node>
<StgValue><ssdm name="rbegin684"/></StgValue>
</operation>

<operation id="2260" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2260" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2258 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2261" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2261" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2259 %rend685 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1174, i32 %rbegin684

]]></Node>
<StgValue><ssdm name="rend685"/></StgValue>
</operation>

<operation id="2262" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2262" bw="19" op_0_bw="19" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2260 %a_20 = partselect i19 @_ssdm_op_PartSelect.i19.i836.i32.i32, i836 %data_val_read, i32 380, i32 398

]]></Node>
<StgValue><ssdm name="a_20"/></StgValue>
</operation>

<operation id="2263" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2263" bw="23" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:2261 %sext_ln40_75 = sext i19 %a_20

]]></Node>
<StgValue><ssdm name="sext_ln40_75"/></StgValue>
</operation>

<operation id="2264" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2264" bw="21" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:2262 %sext_ln40_76 = sext i19 %a_20

]]></Node>
<StgValue><ssdm name="sext_ln40_76"/></StgValue>
</operation>

<operation id="2265" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2265" bw="24" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:2263 %sext_ln40_77 = sext i19 %a_20

]]></Node>
<StgValue><ssdm name="sext_ln40_77"/></StgValue>
</operation>

<operation id="2266" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2266" bw="22" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:2264 %sext_ln40_78 = sext i19 %a_20

]]></Node>
<StgValue><ssdm name="sext_ln40_78"/></StgValue>
</operation>

<operation id="2267" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2267" bw="20" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:2265 %sext_ln40_79 = sext i19 %a_20

]]></Node>
<StgValue><ssdm name="sext_ln40_79"/></StgValue>
</operation>

<operation id="2268" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2268" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2266 %rbegin682 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1240

]]></Node>
<StgValue><ssdm name="rbegin682"/></StgValue>
</operation>

<operation id="2269" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2269" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.entry.1967:2267 %sub_ln73_45 = sub i20 0, i20 %sext_ln40_79

]]></Node>
<StgValue><ssdm name="sub_ln73_45"/></StgValue>
</operation>

<operation id="2270" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2270" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2268 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_45, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2271" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2271" bw="16" op_0_bw="16" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2269 %mult_155 = partselect i16 @_ssdm_op_PartSelect.i16.i20.i32.i32, i20 %sub_ln73_45, i32 4, i32 19

]]></Node>
<StgValue><ssdm name="mult_155"/></StgValue>
</operation>

<operation id="2272" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2272" bw="19" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:2270 %sext_ln41_225 = sext i16 %mult_155

]]></Node>
<StgValue><ssdm name="sext_ln41_225"/></StgValue>
</operation>

<operation id="2273" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2273" bw="18" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:2271 %sext_ln17_158 = sext i16 %mult_155

]]></Node>
<StgValue><ssdm name="sext_ln17_158"/></StgValue>
</operation>

<operation id="2274" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2274" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:2272 %sext_ln17_159 = sext i16 %mult_155

]]></Node>
<StgValue><ssdm name="sext_ln17_159"/></StgValue>
</operation>

<operation id="2275" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2275" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2273 %rend683 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1240, i32 %rbegin682

]]></Node>
<StgValue><ssdm name="rend683"/></StgValue>
</operation>

<operation id="2276" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2276" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2274 %rbegin680 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1095

]]></Node>
<StgValue><ssdm name="rbegin680"/></StgValue>
</operation>

<operation id="2277" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2277" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
fpga_resource_hint.entry.1967:2275 %mul_ln73_314 = mul i22 %sext_ln40_78, i22 4194300

]]></Node>
<StgValue><ssdm name="mul_ln73_314"/></StgValue>
</operation>

<operation id="2278" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2278" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2276 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73_314, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2279" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2279" bw="18" op_0_bw="18" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2277 %mult_156 = partselect i18 @_ssdm_op_PartSelect.i18.i22.i32.i32, i22 %mul_ln73_314, i32 4, i32 21

]]></Node>
<StgValue><ssdm name="mult_156"/></StgValue>
</operation>

<operation id="2280" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2280" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:2278 %sext_ln41_226 = sext i18 %mult_156

]]></Node>
<StgValue><ssdm name="sext_ln41_226"/></StgValue>
</operation>

<operation id="2281" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2281" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2279 %rend681 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1095, i32 %rbegin680

]]></Node>
<StgValue><ssdm name="rend681"/></StgValue>
</operation>

<operation id="2282" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2282" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2280 %rbegin678 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1078

]]></Node>
<StgValue><ssdm name="rbegin678"/></StgValue>
</operation>

<operation id="2283" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2283" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2281 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_20, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2284" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2284" bw="15" op_0_bw="15" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2282 %mult_157 = partselect i15 @_ssdm_op_PartSelect.i15.i836.i32.i32, i836 %data_val_read, i32 384, i32 398

]]></Node>
<StgValue><ssdm name="mult_157"/></StgValue>
</operation>

<operation id="2285" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2285" bw="16" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.1967:2283 %sext_ln17_60 = sext i15 %mult_157

]]></Node>
<StgValue><ssdm name="sext_ln17_60"/></StgValue>
</operation>

<operation id="2286" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2286" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2284 %rend679 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1078, i32 %rbegin678

]]></Node>
<StgValue><ssdm name="rend679"/></StgValue>
</operation>

<operation id="2287" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2287" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2285 %rbegin676 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1077

]]></Node>
<StgValue><ssdm name="rbegin676"/></StgValue>
</operation>

<operation id="2288" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2288" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2286 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2289" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2289" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2287 %rend677 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1077, i32 %rbegin676

]]></Node>
<StgValue><ssdm name="rend677"/></StgValue>
</operation>

<operation id="2290" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2290" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2288 %rbegin674 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1105

]]></Node>
<StgValue><ssdm name="rbegin674"/></StgValue>
</operation>

<operation id="2291" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2291" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2289 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2292" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2292" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2290 %rend675 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1105, i32 %rbegin674

]]></Node>
<StgValue><ssdm name="rend675"/></StgValue>
</operation>

<operation id="2293" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2293" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2291 %rbegin672 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1091

]]></Node>
<StgValue><ssdm name="rbegin672"/></StgValue>
</operation>

<operation id="2294" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2294" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2292 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_45, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2295" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2295" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2293 %rend673 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1091, i32 %rbegin672

]]></Node>
<StgValue><ssdm name="rend673"/></StgValue>
</operation>

<operation id="2296" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2296" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2294 %rbegin670 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1090

]]></Node>
<StgValue><ssdm name="rbegin670"/></StgValue>
</operation>

<operation id="2297" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2297" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2295 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_20, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2298" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2298" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2296 %rend671 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1090, i32 %rbegin670

]]></Node>
<StgValue><ssdm name="rend671"/></StgValue>
</operation>

<operation id="2299" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2299" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2297 %rbegin668 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1103

]]></Node>
<StgValue><ssdm name="rbegin668"/></StgValue>
</operation>

<operation id="2300" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2300" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2298 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2301" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2301" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2299 %rend669 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1103, i32 %rbegin668

]]></Node>
<StgValue><ssdm name="rend669"/></StgValue>
</operation>

<operation id="2302" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2302" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2300 %rbegin666 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1248

]]></Node>
<StgValue><ssdm name="rbegin666"/></StgValue>
</operation>

<operation id="2303" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2303" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
fpga_resource_hint.entry.1967:2301 %mul_ln73_315 = mul i24 %sext_ln40_77, i24 16777200

]]></Node>
<StgValue><ssdm name="mul_ln73_315"/></StgValue>
</operation>

<operation id="2304" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2304" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2302 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i24 %mul_ln73_315, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2305" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2305" bw="19" op_0_bw="19" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2303 %mult_158 = partselect i19 @_ssdm_op_PartSelect.i19.i24.i32.i32, i24 %mul_ln73_315, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_158"/></StgValue>
</operation>

<operation id="2306" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2306" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2304 %rend667 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1248, i32 %rbegin666

]]></Node>
<StgValue><ssdm name="rend667"/></StgValue>
</operation>

<operation id="2307" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2307" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2305 %rbegin664 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1113

]]></Node>
<StgValue><ssdm name="rbegin664"/></StgValue>
</operation>

<operation id="2308" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2308" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2306 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_45, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2309" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2309" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2307 %rend665 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1113, i32 %rbegin664

]]></Node>
<StgValue><ssdm name="rend665"/></StgValue>
</operation>

<operation id="2310" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2310" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2308 %rbegin662 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1086

]]></Node>
<StgValue><ssdm name="rbegin662"/></StgValue>
</operation>

<operation id="2311" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2311" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2309 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_20, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2312" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2312" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2310 %rend663 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1086, i32 %rbegin662

]]></Node>
<StgValue><ssdm name="rend663"/></StgValue>
</operation>

<operation id="2313" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2313" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2311 %rbegin660 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1099

]]></Node>
<StgValue><ssdm name="rbegin660"/></StgValue>
</operation>

<operation id="2314" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2314" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2312 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_45, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2315" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2315" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2313 %rend661 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1099, i32 %rbegin660

]]></Node>
<StgValue><ssdm name="rend661"/></StgValue>
</operation>

<operation id="2316" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2316" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2314 %rbegin658 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1244

]]></Node>
<StgValue><ssdm name="rbegin658"/></StgValue>
</operation>

<operation id="2317" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2317" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2315 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2318" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2318" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2316 %rend659 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1244, i32 %rbegin658

]]></Node>
<StgValue><ssdm name="rend659"/></StgValue>
</operation>

<operation id="2319" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2319" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2317 %rbegin656 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1109

]]></Node>
<StgValue><ssdm name="rbegin656"/></StgValue>
</operation>

<operation id="2320" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2320" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2318 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2321" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2321" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2319 %rend657 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1109, i32 %rbegin656

]]></Node>
<StgValue><ssdm name="rend657"/></StgValue>
</operation>

<operation id="2322" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2322" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2320 %rbegin654 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1082

]]></Node>
<StgValue><ssdm name="rbegin654"/></StgValue>
</operation>

<operation id="2323" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2323" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2321 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_45, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2324" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2324" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2322 %rend655 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1082, i32 %rbegin654

]]></Node>
<StgValue><ssdm name="rend655"/></StgValue>
</operation>

<operation id="2325" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2325" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2323 %rbegin652 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1165

]]></Node>
<StgValue><ssdm name="rbegin652"/></StgValue>
</operation>

<operation id="2326" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2326" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2324 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2327" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2327" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2325 %rend653 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1165, i32 %rbegin652

]]></Node>
<StgValue><ssdm name="rend653"/></StgValue>
</operation>

<operation id="2328" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2328" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2326 %rbegin650 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1124

]]></Node>
<StgValue><ssdm name="rbegin650"/></StgValue>
</operation>

<operation id="2329" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2329" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2327 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_45, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2330" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2330" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2328 %rend651 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1124, i32 %rbegin650

]]></Node>
<StgValue><ssdm name="rend651"/></StgValue>
</operation>

<operation id="2331" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2331" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2329 %rbegin648 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1065

]]></Node>
<StgValue><ssdm name="rbegin648"/></StgValue>
</operation>

<operation id="2332" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2332" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2330 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_20, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2333" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2333" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2331 %rend649 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1065, i32 %rbegin648

]]></Node>
<StgValue><ssdm name="rend649"/></StgValue>
</operation>

<operation id="2334" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2334" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2332 %rbegin646 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1108

]]></Node>
<StgValue><ssdm name="rbegin646"/></StgValue>
</operation>

<operation id="2335" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2335" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2333 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2336" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2336" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2334 %rend647 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1108, i32 %rbegin646

]]></Node>
<StgValue><ssdm name="rend647"/></StgValue>
</operation>

<operation id="2337" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2337" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2335 %rbegin644 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1093

]]></Node>
<StgValue><ssdm name="rbegin644"/></StgValue>
</operation>

<operation id="2338" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2338" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2336 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_45, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2339" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2339" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2337 %rend645 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1093, i32 %rbegin644

]]></Node>
<StgValue><ssdm name="rend645"/></StgValue>
</operation>

<operation id="2340" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2340" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2338 %rbegin642 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1208

]]></Node>
<StgValue><ssdm name="rbegin642"/></StgValue>
</operation>

<operation id="2341" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2341" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2339 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2342" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2342" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2340 %rend643 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1208, i32 %rbegin642

]]></Node>
<StgValue><ssdm name="rend643"/></StgValue>
</operation>

<operation id="2343" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2343" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2341 %rbegin640 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1249

]]></Node>
<StgValue><ssdm name="rbegin640"/></StgValue>
</operation>

<operation id="2344" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2344" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
fpga_resource_hint.entry.1967:2342 %mul_ln73_316 = mul i21 %sext_ln40_76, i21 2097150

]]></Node>
<StgValue><ssdm name="mul_ln73_316"/></StgValue>
</operation>

<operation id="2345" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2345" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2343 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln73_316, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2346" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2346" bw="17" op_0_bw="17" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2344 %mult_159 = partselect i17 @_ssdm_op_PartSelect.i17.i21.i32.i32, i21 %mul_ln73_316, i32 4, i32 20

]]></Node>
<StgValue><ssdm name="mult_159"/></StgValue>
</operation>

<operation id="2347" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2347" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:2345 %sext_ln17_160 = sext i17 %mult_159

]]></Node>
<StgValue><ssdm name="sext_ln17_160"/></StgValue>
</operation>

<operation id="2348" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2348" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2346 %rend641 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1249, i32 %rbegin640

]]></Node>
<StgValue><ssdm name="rend641"/></StgValue>
</operation>

<operation id="2349" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2349" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2347 %rbegin638 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1207

]]></Node>
<StgValue><ssdm name="rbegin638"/></StgValue>
</operation>

<operation id="2350" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2350" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2348 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_20, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2351" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2351" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2349 %rend639 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1207, i32 %rbegin638

]]></Node>
<StgValue><ssdm name="rend639"/></StgValue>
</operation>

<operation id="2352" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2352" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2350 %rbegin636 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1087

]]></Node>
<StgValue><ssdm name="rbegin636"/></StgValue>
</operation>

<operation id="2353" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2353" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2351 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2354" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2354" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2352 %rend637 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1087, i32 %rbegin636

]]></Node>
<StgValue><ssdm name="rend637"/></StgValue>
</operation>

<operation id="2355" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2355" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2353 %rbegin634 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1204

]]></Node>
<StgValue><ssdm name="rbegin634"/></StgValue>
</operation>

<operation id="2356" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2356" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2354 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_20, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2357" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2357" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2355 %rend635 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1204, i32 %rbegin634

]]></Node>
<StgValue><ssdm name="rend635"/></StgValue>
</operation>

<operation id="2358" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2358" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2356 %rbegin632 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1245

]]></Node>
<StgValue><ssdm name="rbegin632"/></StgValue>
</operation>

<operation id="2359" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2359" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2357 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_20, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2360" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2360" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2358 %rend633 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1245, i32 %rbegin632

]]></Node>
<StgValue><ssdm name="rend633"/></StgValue>
</operation>

<operation id="2361" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2361" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2359 %rbegin630 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1203

]]></Node>
<StgValue><ssdm name="rbegin630"/></StgValue>
</operation>

<operation id="2362" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2362" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2360 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2363" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2363" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2361 %rend631 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1203, i32 %rbegin630

]]></Node>
<StgValue><ssdm name="rend631"/></StgValue>
</operation>

<operation id="2364" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2364" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2362 %rbegin628 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1083

]]></Node>
<StgValue><ssdm name="rbegin628"/></StgValue>
</operation>

<operation id="2365" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2365" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
fpga_resource_hint.entry.1967:2363 %mul_ln73_317 = mul i23 %sext_ln40_75, i23 5

]]></Node>
<StgValue><ssdm name="mul_ln73_317"/></StgValue>
</operation>

<operation id="2366" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2366" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2364 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln73_317, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2367" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2367" bw="19" op_0_bw="19" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2365 %mult_160 = partselect i19 @_ssdm_op_PartSelect.i19.i23.i32.i32, i23 %mul_ln73_317, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_160"/></StgValue>
</operation>

<operation id="2368" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2368" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2366 %rend629 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1083, i32 %rbegin628

]]></Node>
<StgValue><ssdm name="rend629"/></StgValue>
</operation>

<operation id="2369" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2369" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2367 %rbegin626 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1081

]]></Node>
<StgValue><ssdm name="rbegin626"/></StgValue>
</operation>

<operation id="2370" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2370" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
fpga_resource_hint.entry.1967:2368 %mul_ln73_318 = mul i23 %sext_ln40_75, i23 8388600

]]></Node>
<StgValue><ssdm name="mul_ln73_318"/></StgValue>
</operation>

<operation id="2371" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2371" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2369 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln73_318, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2372" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2372" bw="19" op_0_bw="19" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2370 %mult_161 = partselect i19 @_ssdm_op_PartSelect.i19.i23.i32.i32, i23 %mul_ln73_318, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_161"/></StgValue>
</operation>

<operation id="2373" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2373" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2371 %rend627 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1081, i32 %rbegin626

]]></Node>
<StgValue><ssdm name="rend627"/></StgValue>
</operation>

<operation id="2374" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2374" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2372 %rbegin622 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1142

]]></Node>
<StgValue><ssdm name="rbegin622"/></StgValue>
</operation>

<operation id="2375" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2375" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2373 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2376" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2376" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2374 %rend623 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1142, i32 %rbegin622

]]></Node>
<StgValue><ssdm name="rend623"/></StgValue>
</operation>

<operation id="2377" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2377" bw="16" op_0_bw="16" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2375 %mult_162 = partselect i16 @_ssdm_op_PartSelect.i16.i836.i32.i32, i836 %data_val_read, i32 383, i32 398

]]></Node>
<StgValue><ssdm name="mult_162"/></StgValue>
</operation>

<operation id="2378" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2378" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:2376 %sext_ln17_61 = sext i16 %mult_162

]]></Node>
<StgValue><ssdm name="sext_ln17_61"/></StgValue>
</operation>

<operation id="2379" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2379" bw="19" op_0_bw="19" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2377 %a_21 = partselect i19 @_ssdm_op_PartSelect.i19.i836.i32.i32, i836 %data_val_read, i32 399, i32 417

]]></Node>
<StgValue><ssdm name="a_21"/></StgValue>
</operation>

<operation id="2380" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2380" bw="21" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:2378 %sext_ln70_7 = sext i19 %a_21

]]></Node>
<StgValue><ssdm name="sext_ln70_7"/></StgValue>
</operation>

<operation id="2381" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2381" bw="24" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:2379 %sext_ln70_8 = sext i19 %a_21

]]></Node>
<StgValue><ssdm name="sext_ln70_8"/></StgValue>
</operation>

<operation id="2382" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2382" bw="26" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:2380 %sext_ln70_9 = sext i19 %a_21

]]></Node>
<StgValue><ssdm name="sext_ln70_9"/></StgValue>
</operation>

<operation id="2383" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2383" bw="23" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:2381 %sext_ln70_10 = sext i19 %a_21

]]></Node>
<StgValue><ssdm name="sext_ln70_10"/></StgValue>
</operation>

<operation id="2384" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2384" bw="22" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:2382 %sext_ln70_11 = sext i19 %a_21

]]></Node>
<StgValue><ssdm name="sext_ln70_11"/></StgValue>
</operation>

<operation id="2385" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2385" bw="16" op_0_bw="16" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2383 %mult_163 = partselect i16 @_ssdm_op_PartSelect.i16.i836.i32.i32, i836 %data_val_read, i32 402, i32 417

]]></Node>
<StgValue><ssdm name="mult_163"/></StgValue>
</operation>

<operation id="2386" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2386" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:2384 %sext_ln17_62 = sext i16 %mult_163

]]></Node>
<StgValue><ssdm name="sext_ln17_62"/></StgValue>
</operation>

<operation id="2387" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2387" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2385 %rbegin616 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1128

]]></Node>
<StgValue><ssdm name="rbegin616"/></StgValue>
</operation>

<operation id="2388" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2388" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
fpga_resource_hint.entry.1967:2386 %mul_ln73_319 = mul i22 %sext_ln70_11, i22 4194300

]]></Node>
<StgValue><ssdm name="mul_ln73_319"/></StgValue>
</operation>

<operation id="2389" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2389" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2387 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73_319, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2390" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2390" bw="18" op_0_bw="18" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2388 %mult_164 = partselect i18 @_ssdm_op_PartSelect.i18.i22.i32.i32, i22 %mul_ln73_319, i32 4, i32 21

]]></Node>
<StgValue><ssdm name="mult_164"/></StgValue>
</operation>

<operation id="2391" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2391" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:2389 %sext_ln41_227 = sext i18 %mult_164

]]></Node>
<StgValue><ssdm name="sext_ln41_227"/></StgValue>
</operation>

<operation id="2392" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2392" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2390 %rend617 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1128, i32 %rbegin616

]]></Node>
<StgValue><ssdm name="rend617"/></StgValue>
</operation>

<operation id="2393" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2393" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2391 %rbegin614 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1151

]]></Node>
<StgValue><ssdm name="rbegin614"/></StgValue>
</operation>

<operation id="2394" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2394" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
fpga_resource_hint.entry.1967:2392 %mul_ln73_320 = mul i23 %sext_ln70_10, i23 8388600

]]></Node>
<StgValue><ssdm name="mul_ln73_320"/></StgValue>
</operation>

<operation id="2395" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2395" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2393 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln73_320, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2396" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2396" bw="19" op_0_bw="19" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2394 %mult_165 = partselect i19 @_ssdm_op_PartSelect.i19.i23.i32.i32, i23 %mul_ln73_320, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_165"/></StgValue>
</operation>

<operation id="2397" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2397" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2395 %rend615 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1151, i32 %rbegin614

]]></Node>
<StgValue><ssdm name="rend615"/></StgValue>
</operation>

<operation id="2398" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2398" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2396 %rbegin612 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1115

]]></Node>
<StgValue><ssdm name="rbegin612"/></StgValue>
</operation>

<operation id="2399" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2399" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2397 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2400" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2400" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2398 %rend613 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1115, i32 %rbegin612

]]></Node>
<StgValue><ssdm name="rend613"/></StgValue>
</operation>

<operation id="2401" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2401" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2399 %rbegin610 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1114

]]></Node>
<StgValue><ssdm name="rbegin610"/></StgValue>
</operation>

<operation id="2402" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2402" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2400 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2403" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2403" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2401 %rend611 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1114, i32 %rbegin610

]]></Node>
<StgValue><ssdm name="rend611"/></StgValue>
</operation>

<operation id="2404" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2404" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2402 %rbegin608 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1074

]]></Node>
<StgValue><ssdm name="rbegin608"/></StgValue>
</operation>

<operation id="2405" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2405" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2403 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73_319, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2406" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2406" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2404 %rend609 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1074, i32 %rbegin608

]]></Node>
<StgValue><ssdm name="rend609"/></StgValue>
</operation>

<operation id="2407" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2407" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2405 %rbegin606 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1085

]]></Node>
<StgValue><ssdm name="rbegin606"/></StgValue>
</operation>

<operation id="2408" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2408" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
fpga_resource_hint.entry.1967:2406 %mul_ln73_321 = mul i22 %sext_ln70_11, i22 4194301

]]></Node>
<StgValue><ssdm name="mul_ln73_321"/></StgValue>
</operation>

<operation id="2409" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2409" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2407 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73_321, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2410" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2410" bw="17" op_0_bw="17" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2408 %mult_166 = partselect i17 @_ssdm_op_PartSelect.i17.i22.i32.i32, i22 %mul_ln73_321, i32 4, i32 20

]]></Node>
<StgValue><ssdm name="mult_166"/></StgValue>
</operation>

<operation id="2411" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2411" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:2409 %sext_ln17_161 = sext i17 %mult_166

]]></Node>
<StgValue><ssdm name="sext_ln17_161"/></StgValue>
</operation>

<operation id="2412" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2412" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2410 %rend607 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1085, i32 %rbegin606

]]></Node>
<StgValue><ssdm name="rend607"/></StgValue>
</operation>

<operation id="2413" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2413" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2411 %rbegin604 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1111

]]></Node>
<StgValue><ssdm name="rbegin604"/></StgValue>
</operation>

<operation id="2414" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2414" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2412 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_21, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2415" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2415" bw="15" op_0_bw="15" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2413 %mult_167 = partselect i15 @_ssdm_op_PartSelect.i15.i836.i32.i32, i836 %data_val_read, i32 403, i32 417

]]></Node>
<StgValue><ssdm name="mult_167"/></StgValue>
</operation>

<operation id="2416" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2416" bw="16" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.1967:2414 %sext_ln17_63 = sext i15 %mult_167

]]></Node>
<StgValue><ssdm name="sext_ln17_63"/></StgValue>
</operation>

<operation id="2417" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2417" bw="17" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.1967:2415 %sext_ln17_64 = sext i15 %mult_167

]]></Node>
<StgValue><ssdm name="sext_ln17_64"/></StgValue>
</operation>

<operation id="2418" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2418" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2416 %rend605 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1111, i32 %rbegin604

]]></Node>
<StgValue><ssdm name="rend605"/></StgValue>
</operation>

<operation id="2419" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2419" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2417 %rbegin602 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1110

]]></Node>
<StgValue><ssdm name="rbegin602"/></StgValue>
</operation>

<operation id="2420" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2420" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
fpga_resource_hint.entry.1967:2418 %mul_ln73_322 = mul i26 %sext_ln70_9, i26 67108803

]]></Node>
<StgValue><ssdm name="mul_ln73_322"/></StgValue>
</operation>

<operation id="2421" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2421" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2419 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln73_322, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2422" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2422" bw="19" op_0_bw="19" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2420 %mult_168 = partselect i19 @_ssdm_op_PartSelect.i19.i26.i32.i32, i26 %mul_ln73_322, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_168"/></StgValue>
</operation>

<operation id="2423" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2423" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2421 %rend603 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1110, i32 %rbegin602

]]></Node>
<StgValue><ssdm name="rend603"/></StgValue>
</operation>

<operation id="2424" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2424" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2422 %rbegin600 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1070

]]></Node>
<StgValue><ssdm name="rbegin600"/></StgValue>
</operation>

<operation id="2425" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2425" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
fpga_resource_hint.entry.1967:2423 %mul_ln73_323 = mul i22 %sext_ln70_11, i22 3

]]></Node>
<StgValue><ssdm name="mul_ln73_323"/></StgValue>
</operation>

<operation id="2426" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2426" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2424 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73_323, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2427" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2427" bw="18" op_0_bw="18" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2425 %mult_169 = partselect i18 @_ssdm_op_PartSelect.i18.i22.i32.i32, i22 %mul_ln73_323, i32 4, i32 21

]]></Node>
<StgValue><ssdm name="mult_169"/></StgValue>
</operation>

<operation id="2428" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2428" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:2426 %sext_ln41_228 = sext i18 %mult_169

]]></Node>
<StgValue><ssdm name="sext_ln41_228"/></StgValue>
</operation>

<operation id="2429" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2429" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2427 %rend601 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1070, i32 %rbegin600

]]></Node>
<StgValue><ssdm name="rend601"/></StgValue>
</operation>

<operation id="2430" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2430" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2428 %rbegin598 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1094

]]></Node>
<StgValue><ssdm name="rbegin598"/></StgValue>
</operation>

<operation id="2431" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2431" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2429 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73_321, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2432" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2432" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2430 %rend599 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1094, i32 %rbegin598

]]></Node>
<StgValue><ssdm name="rend599"/></StgValue>
</operation>

<operation id="2433" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2433" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2431 %rbegin596 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1107

]]></Node>
<StgValue><ssdm name="rbegin596"/></StgValue>
</operation>

<operation id="2434" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2434" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2432 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_21, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2435" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2435" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2433 %rend597 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1107, i32 %rbegin596

]]></Node>
<StgValue><ssdm name="rend597"/></StgValue>
</operation>

<operation id="2436" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2436" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2434 %rbegin594 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1067

]]></Node>
<StgValue><ssdm name="rbegin594"/></StgValue>
</operation>

<operation id="2437" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2437" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2435 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_21, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2438" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2438" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2436 %rend595 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1067, i32 %rbegin594

]]></Node>
<StgValue><ssdm name="rend595"/></StgValue>
</operation>

<operation id="2439" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2439" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2437 %rbegin590 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1066

]]></Node>
<StgValue><ssdm name="rbegin590"/></StgValue>
</operation>

<operation id="2440" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2440" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
fpga_resource_hint.entry.1967:2438 %mul_ln73_324 = mul i23 %sext_ln70_10, i23 6

]]></Node>
<StgValue><ssdm name="mul_ln73_324"/></StgValue>
</operation>

<operation id="2441" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2441" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2439 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln73_324, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2442" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2442" bw="19" op_0_bw="19" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2440 %mult_170 = partselect i19 @_ssdm_op_PartSelect.i19.i23.i32.i32, i23 %mul_ln73_324, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_170"/></StgValue>
</operation>

<operation id="2443" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2443" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2441 %rend591 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1066, i32 %rbegin590

]]></Node>
<StgValue><ssdm name="rend591"/></StgValue>
</operation>

<operation id="2444" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2444" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2442 %rbegin586 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1079

]]></Node>
<StgValue><ssdm name="rbegin586"/></StgValue>
</operation>

<operation id="2445" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2445" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
fpga_resource_hint.entry.1967:2443 %mul_ln73_325 = mul i23 %sext_ln70_10, i23 7

]]></Node>
<StgValue><ssdm name="mul_ln73_325"/></StgValue>
</operation>

<operation id="2446" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2446" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2444 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln73_325, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2447" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2447" bw="19" op_0_bw="19" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2445 %mult_171 = partselect i19 @_ssdm_op_PartSelect.i19.i23.i32.i32, i23 %mul_ln73_325, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_171"/></StgValue>
</operation>

<operation id="2448" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2448" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2446 %rend587 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1079, i32 %rbegin586

]]></Node>
<StgValue><ssdm name="rend587"/></StgValue>
</operation>

<operation id="2449" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2449" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2447 %rbegin584 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1182

]]></Node>
<StgValue><ssdm name="rbegin584"/></StgValue>
</operation>

<operation id="2450" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2450" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2448 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2451" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2451" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2449 %rend585 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1182, i32 %rbegin584

]]></Node>
<StgValue><ssdm name="rend585"/></StgValue>
</operation>

<operation id="2452" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2452" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2450 %rbegin582 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1089

]]></Node>
<StgValue><ssdm name="rbegin582"/></StgValue>
</operation>

<operation id="2453" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2453" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2451 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2454" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2454" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2452 %rend583 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1089, i32 %rbegin582

]]></Node>
<StgValue><ssdm name="rend583"/></StgValue>
</operation>

<operation id="2455" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2455" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2453 %rbegin580 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1101

]]></Node>
<StgValue><ssdm name="rbegin580"/></StgValue>
</operation>

<operation id="2456" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2456" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
fpga_resource_hint.entry.1967:2454 %mul_ln73_326 = mul i24 %sext_ln70_8, i24 16777207

]]></Node>
<StgValue><ssdm name="mul_ln73_326"/></StgValue>
</operation>

<operation id="2457" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2457" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2455 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i24 %mul_ln73_326, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2458" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2458" bw="19" op_0_bw="19" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2456 %mult_172 = partselect i19 @_ssdm_op_PartSelect.i19.i24.i32.i32, i24 %mul_ln73_326, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_172"/></StgValue>
</operation>

<operation id="2459" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2459" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2457 %rend581 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1101, i32 %rbegin580

]]></Node>
<StgValue><ssdm name="rend581"/></StgValue>
</operation>

<operation id="2460" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2460" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2458 %rbegin578 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1180

]]></Node>
<StgValue><ssdm name="rbegin578"/></StgValue>
</operation>

<operation id="2461" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2461" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
fpga_resource_hint.entry.1967:2459 %mul_ln73_327 = mul i23 %sext_ln70_10, i23 5

]]></Node>
<StgValue><ssdm name="mul_ln73_327"/></StgValue>
</operation>

<operation id="2462" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2462" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2460 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln73_327, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2463" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2463" bw="19" op_0_bw="19" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2461 %mult_173 = partselect i19 @_ssdm_op_PartSelect.i19.i23.i32.i32, i23 %mul_ln73_327, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_173"/></StgValue>
</operation>

<operation id="2464" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2464" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2462 %rend579 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1180, i32 %rbegin578

]]></Node>
<StgValue><ssdm name="rend579"/></StgValue>
</operation>

<operation id="2465" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2465" bw="20" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:2463 %sext_ln41_229 = sext i19 %a_21

]]></Node>
<StgValue><ssdm name="sext_ln41_229"/></StgValue>
</operation>

<operation id="2466" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2466" bw="18" op_0_bw="18" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2464 %mult_174 = partselect i18 @_ssdm_op_PartSelect.i18.i836.i32.i32, i836 %data_val_read, i32 400, i32 417

]]></Node>
<StgValue><ssdm name="mult_174"/></StgValue>
</operation>

<operation id="2467" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2467" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:2465 %sext_ln41_230 = sext i18 %mult_174

]]></Node>
<StgValue><ssdm name="sext_ln41_230"/></StgValue>
</operation>

<operation id="2468" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2468" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2466 %rbegin574 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1178

]]></Node>
<StgValue><ssdm name="rbegin574"/></StgValue>
</operation>

<operation id="2469" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2469" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
fpga_resource_hint.entry.1967:2467 %mul_ln73_328 = mul i23 %sext_ln70_10, i23 8388602

]]></Node>
<StgValue><ssdm name="mul_ln73_328"/></StgValue>
</operation>

<operation id="2470" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2470" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2468 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln73_328, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2471" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2471" bw="18" op_0_bw="18" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2469 %mult_175 = partselect i18 @_ssdm_op_PartSelect.i18.i23.i32.i32, i23 %mul_ln73_328, i32 4, i32 21

]]></Node>
<StgValue><ssdm name="mult_175"/></StgValue>
</operation>

<operation id="2472" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2472" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:2470 %sext_ln41_231 = sext i18 %mult_175

]]></Node>
<StgValue><ssdm name="sext_ln41_231"/></StgValue>
</operation>

<operation id="2473" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2473" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2471 %rend575 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1178, i32 %rbegin574

]]></Node>
<StgValue><ssdm name="rend575"/></StgValue>
</operation>

<operation id="2474" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2474" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2472 %rbegin572 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1112

]]></Node>
<StgValue><ssdm name="rbegin572"/></StgValue>
</operation>

<operation id="2475" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2475" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2473 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln73_327, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2476" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2476" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2474 %rend573 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1112, i32 %rbegin572

]]></Node>
<StgValue><ssdm name="rend573"/></StgValue>
</operation>

<operation id="2477" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2477" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2475 %rbegin570 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1097

]]></Node>
<StgValue><ssdm name="rbegin570"/></StgValue>
</operation>

<operation id="2478" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2478" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
fpga_resource_hint.entry.1967:2476 %mul_ln73_329 = mul i23 %sext_ln70_10, i23 8388603

]]></Node>
<StgValue><ssdm name="mul_ln73_329"/></StgValue>
</operation>

<operation id="2479" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2479" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2477 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln73_329, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2480" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2480" bw="18" op_0_bw="18" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2478 %mult_176 = partselect i18 @_ssdm_op_PartSelect.i18.i23.i32.i32, i23 %mul_ln73_329, i32 4, i32 21

]]></Node>
<StgValue><ssdm name="mult_176"/></StgValue>
</operation>

<operation id="2481" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2481" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:2479 %sext_ln41_232 = sext i18 %mult_176

]]></Node>
<StgValue><ssdm name="sext_ln41_232"/></StgValue>
</operation>

<operation id="2482" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2482" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2480 %rend571 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1097, i32 %rbegin570

]]></Node>
<StgValue><ssdm name="rend571"/></StgValue>
</operation>

<operation id="2483" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2483" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2481 %rbegin568 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1176

]]></Node>
<StgValue><ssdm name="rbegin568"/></StgValue>
</operation>

<operation id="2484" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2484" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
fpga_resource_hint.entry.1967:2482 %mul_ln73_330 = mul i24 %sext_ln70_8, i24 16777205

]]></Node>
<StgValue><ssdm name="mul_ln73_330"/></StgValue>
</operation>

<operation id="2485" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2485" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2483 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i24 %mul_ln73_330, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2486" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2486" bw="19" op_0_bw="19" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2484 %mult_177 = partselect i19 @_ssdm_op_PartSelect.i19.i24.i32.i32, i24 %mul_ln73_330, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_177"/></StgValue>
</operation>

<operation id="2487" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2487" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2485 %rend569 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1176, i32 %rbegin568

]]></Node>
<StgValue><ssdm name="rend569"/></StgValue>
</operation>

<operation id="2488" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2488" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.entry.1967:2486 %sub_ln73_46 = sub i20 0, i20 %sext_ln41_229

]]></Node>
<StgValue><ssdm name="sub_ln73_46"/></StgValue>
</operation>

<operation id="2489" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2489" bw="16" op_0_bw="16" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2487 %mult_178 = partselect i16 @_ssdm_op_PartSelect.i16.i20.i32.i32, i20 %sub_ln73_46, i32 4, i32 19

]]></Node>
<StgValue><ssdm name="mult_178"/></StgValue>
</operation>

<operation id="2490" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2490" bw="18" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:2488 %sext_ln17_162 = sext i16 %mult_178

]]></Node>
<StgValue><ssdm name="sext_ln17_162"/></StgValue>
</operation>

<operation id="2491" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2491" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2489 %rbegin564 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1152

]]></Node>
<StgValue><ssdm name="rbegin564"/></StgValue>
</operation>

<operation id="2492" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2492" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
fpga_resource_hint.entry.1967:2490 %mul_ln73_331 = mul i21 %sext_ln70_7, i21 2097150

]]></Node>
<StgValue><ssdm name="mul_ln73_331"/></StgValue>
</operation>

<operation id="2493" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2493" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2491 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln73_331, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2494" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2494" bw="17" op_0_bw="17" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2492 %mult_179 = partselect i17 @_ssdm_op_PartSelect.i17.i21.i32.i32, i21 %mul_ln73_331, i32 4, i32 20

]]></Node>
<StgValue><ssdm name="mult_179"/></StgValue>
</operation>

<operation id="2495" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2495" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:2493 %sext_ln17_163 = sext i17 %mult_179

]]></Node>
<StgValue><ssdm name="sext_ln17_163"/></StgValue>
</operation>

<operation id="2496" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2496" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2494 %rend565 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1152, i32 %rbegin564

]]></Node>
<StgValue><ssdm name="rend565"/></StgValue>
</operation>

<operation id="2497" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2497" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2495 %rbegin562 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1206

]]></Node>
<StgValue><ssdm name="rbegin562"/></StgValue>
</operation>

<operation id="2498" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2498" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2496 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73_323, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2499" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2499" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2497 %rend563 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1206, i32 %rbegin562

]]></Node>
<StgValue><ssdm name="rend563"/></StgValue>
</operation>

<operation id="2500" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2500" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2498 %rbegin560 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1014

]]></Node>
<StgValue><ssdm name="rbegin560"/></StgValue>
</operation>

<operation id="2501" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2501" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2499 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_21, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2502" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2502" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2500 %rend561 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1014, i32 %rbegin560

]]></Node>
<StgValue><ssdm name="rend561"/></StgValue>
</operation>

<operation id="2503" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2503" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2501 %rbegin558 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1058

]]></Node>
<StgValue><ssdm name="rbegin558"/></StgValue>
</operation>

<operation id="2504" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2504" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2502 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73_323, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2505" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2505" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2503 %rend559 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1058, i32 %rbegin558

]]></Node>
<StgValue><ssdm name="rend559"/></StgValue>
</operation>

<operation id="2506" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2506" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2504 %rbegin556 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1123

]]></Node>
<StgValue><ssdm name="rbegin556"/></StgValue>
</operation>

<operation id="2507" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2507" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2505 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73_321, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2508" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2508" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2506 %rend557 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1123, i32 %rbegin556

]]></Node>
<StgValue><ssdm name="rend557"/></StgValue>
</operation>

<operation id="2509" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2509" bw="19" op_0_bw="19" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2507 %a_22 = partselect i19 @_ssdm_op_PartSelect.i19.i836.i32.i32, i836 %data_val_read, i32 418, i32 436

]]></Node>
<StgValue><ssdm name="a_22"/></StgValue>
</operation>

<operation id="2510" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2510" bw="23" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:2508 %sext_ln40_80 = sext i19 %a_22

]]></Node>
<StgValue><ssdm name="sext_ln40_80"/></StgValue>
</operation>

<operation id="2511" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2511" bw="20" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:2509 %sext_ln40_81 = sext i19 %a_22

]]></Node>
<StgValue><ssdm name="sext_ln40_81"/></StgValue>
</operation>

<operation id="2512" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2512" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2510 %rbegin554 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1233

]]></Node>
<StgValue><ssdm name="rbegin554"/></StgValue>
</operation>

<operation id="2513" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2513" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.entry.1967:2511 %sub_ln73_47 = sub i20 0, i20 %sext_ln40_81

]]></Node>
<StgValue><ssdm name="sub_ln73_47"/></StgValue>
</operation>

<operation id="2514" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2514" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2512 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_47, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2515" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2515" bw="16" op_0_bw="16" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2513 %mult_180 = partselect i16 @_ssdm_op_PartSelect.i16.i20.i32.i32, i20 %sub_ln73_47, i32 4, i32 19

]]></Node>
<StgValue><ssdm name="mult_180"/></StgValue>
</operation>

<operation id="2516" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2516" bw="19" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:2514 %sext_ln41_233 = sext i16 %mult_180

]]></Node>
<StgValue><ssdm name="sext_ln41_233"/></StgValue>
</operation>

<operation id="2517" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2517" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:2515 %sext_ln17_164 = sext i16 %mult_180

]]></Node>
<StgValue><ssdm name="sext_ln17_164"/></StgValue>
</operation>

<operation id="2518" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2518" bw="18" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:2516 %sext_ln17_165 = sext i16 %mult_180

]]></Node>
<StgValue><ssdm name="sext_ln17_165"/></StgValue>
</operation>

<operation id="2519" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2519" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2517 %rend555 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1233, i32 %rbegin554

]]></Node>
<StgValue><ssdm name="rend555"/></StgValue>
</operation>

<operation id="2520" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2520" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2518 %rbegin552 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1025

]]></Node>
<StgValue><ssdm name="rbegin552"/></StgValue>
</operation>

<operation id="2521" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2521" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2519 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_22, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2522" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2522" bw="15" op_0_bw="15" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2520 %mult_181 = partselect i15 @_ssdm_op_PartSelect.i15.i836.i32.i32, i836 %data_val_read, i32 422, i32 436

]]></Node>
<StgValue><ssdm name="mult_181"/></StgValue>
</operation>

<operation id="2523" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2523" bw="16" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.1967:2521 %sext_ln17_65 = sext i15 %mult_181

]]></Node>
<StgValue><ssdm name="sext_ln17_65"/></StgValue>
</operation>

<operation id="2524" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2524" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2522 %rend553 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1025, i32 %rbegin552

]]></Node>
<StgValue><ssdm name="rend553"/></StgValue>
</operation>

<operation id="2525" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2525" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2523 %rbegin550 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1055

]]></Node>
<StgValue><ssdm name="rbegin550"/></StgValue>
</operation>

<operation id="2526" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2526" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2524 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2527" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2527" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2525 %rend551 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1055, i32 %rbegin550

]]></Node>
<StgValue><ssdm name="rend551"/></StgValue>
</operation>

<operation id="2528" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2528" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2526 %rbegin548 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1041

]]></Node>
<StgValue><ssdm name="rbegin548"/></StgValue>
</operation>

<operation id="2529" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2529" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2527 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_47, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2530" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2530" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2528 %rend549 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1041, i32 %rbegin548

]]></Node>
<StgValue><ssdm name="rend549"/></StgValue>
</operation>

<operation id="2531" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2531" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2529 %rbegin546 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1040

]]></Node>
<StgValue><ssdm name="rbegin546"/></StgValue>
</operation>

<operation id="2532" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2532" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2530 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2533" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2533" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2531 %rend547 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1040, i32 %rbegin546

]]></Node>
<StgValue><ssdm name="rend547"/></StgValue>
</operation>

<operation id="2534" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2534" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2532 %rbegin544 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1053

]]></Node>
<StgValue><ssdm name="rbegin544"/></StgValue>
</operation>

<operation id="2535" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2535" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2533 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2536" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2536" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2534 %rend545 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1053, i32 %rbegin544

]]></Node>
<StgValue><ssdm name="rend545"/></StgValue>
</operation>

<operation id="2537" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2537" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2535 %rbegin542 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1051

]]></Node>
<StgValue><ssdm name="rbegin542"/></StgValue>
</operation>

<operation id="2538" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2538" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2536 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2539" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2539" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2537 %rend543 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1051, i32 %rbegin542

]]></Node>
<StgValue><ssdm name="rend543"/></StgValue>
</operation>

<operation id="2540" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2540" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2538 %rbegin540 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1037

]]></Node>
<StgValue><ssdm name="rbegin540"/></StgValue>
</operation>

<operation id="2541" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2541" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2539 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2542" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2542" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2540 %rend541 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1037, i32 %rbegin540

]]></Node>
<StgValue><ssdm name="rend541"/></StgValue>
</operation>

<operation id="2543" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2543" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2541 %rbegin538 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1050

]]></Node>
<StgValue><ssdm name="rbegin538"/></StgValue>
</operation>

<operation id="2544" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2544" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
fpga_resource_hint.entry.1967:2542 %mul_ln73_332 = mul i23 %sext_ln40_80, i23 7

]]></Node>
<StgValue><ssdm name="mul_ln73_332"/></StgValue>
</operation>

<operation id="2545" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2545" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2543 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln73_332, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2546" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2546" bw="19" op_0_bw="19" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2544 %mult_182 = partselect i19 @_ssdm_op_PartSelect.i19.i23.i32.i32, i23 %mul_ln73_332, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_182"/></StgValue>
</operation>

<operation id="2547" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2547" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2545 %rend539 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1050, i32 %rbegin538

]]></Node>
<StgValue><ssdm name="rend539"/></StgValue>
</operation>

<operation id="2548" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2548" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2546 %rbegin536 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1061

]]></Node>
<StgValue><ssdm name="rbegin536"/></StgValue>
</operation>

<operation id="2549" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2549" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2547 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2550" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2550" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2548 %rend537 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1061, i32 %rbegin536

]]></Node>
<StgValue><ssdm name="rend537"/></StgValue>
</operation>

<operation id="2551" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2551" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2549 %rbegin534 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1033

]]></Node>
<StgValue><ssdm name="rbegin534"/></StgValue>
</operation>

<operation id="2552" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2552" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2550 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2553" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2553" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2551 %rend535 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1033, i32 %rbegin534

]]></Node>
<StgValue><ssdm name="rend535"/></StgValue>
</operation>

<operation id="2554" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2554" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2552 %rbegin532 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1018

]]></Node>
<StgValue><ssdm name="rbegin532"/></StgValue>
</operation>

<operation id="2555" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2555" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2553 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2556" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2556" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2554 %rend533 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1018, i32 %rbegin532

]]></Node>
<StgValue><ssdm name="rend533"/></StgValue>
</operation>

<operation id="2557" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2557" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2555 %rbegin530 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1047

]]></Node>
<StgValue><ssdm name="rbegin530"/></StgValue>
</operation>

<operation id="2558" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2558" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2556 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_22, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2559" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2559" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2557 %rend531 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1047, i32 %rbegin530

]]></Node>
<StgValue><ssdm name="rend531"/></StgValue>
</operation>

<operation id="2560" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2560" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2558 %rbegin528 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1029

]]></Node>
<StgValue><ssdm name="rbegin528"/></StgValue>
</operation>

<operation id="2561" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2561" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2559 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2562" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2562" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2560 %rend529 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1029, i32 %rbegin528

]]></Node>
<StgValue><ssdm name="rend529"/></StgValue>
</operation>

<operation id="2563" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2563" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2561 %rbegin526 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1060

]]></Node>
<StgValue><ssdm name="rbegin526"/></StgValue>
</operation>

<operation id="2564" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2564" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2562 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2565" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2565" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2563 %rend527 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1060, i32 %rbegin526

]]></Node>
<StgValue><ssdm name="rend527"/></StgValue>
</operation>

<operation id="2566" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2566" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2564 %rbegin524 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1044

]]></Node>
<StgValue><ssdm name="rbegin524"/></StgValue>
</operation>

<operation id="2567" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2567" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2565 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2568" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2568" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2566 %rend525 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1044, i32 %rbegin524

]]></Node>
<StgValue><ssdm name="rend525"/></StgValue>
</operation>

<operation id="2569" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2569" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2567 %rbegin522 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1012

]]></Node>
<StgValue><ssdm name="rbegin522"/></StgValue>
</operation>

<operation id="2570" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2570" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2568 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2571" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2571" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2569 %rend523 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1012, i32 %rbegin522

]]></Node>
<StgValue><ssdm name="rend523"/></StgValue>
</operation>

<operation id="2572" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2572" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2570 %rbegin520 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1057

]]></Node>
<StgValue><ssdm name="rbegin520"/></StgValue>
</operation>

<operation id="2573" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2573" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2571 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2574" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2574" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2572 %rend521 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1057, i32 %rbegin520

]]></Node>
<StgValue><ssdm name="rend521"/></StgValue>
</operation>

<operation id="2575" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2575" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2573 %rbegin518 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1024

]]></Node>
<StgValue><ssdm name="rbegin518"/></StgValue>
</operation>

<operation id="2576" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2576" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2574 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2577" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2577" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2575 %rend519 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1024, i32 %rbegin518

]]></Node>
<StgValue><ssdm name="rend519"/></StgValue>
</operation>

<operation id="2578" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2578" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2576 %rbegin516 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1049

]]></Node>
<StgValue><ssdm name="rbegin516"/></StgValue>
</operation>

<operation id="2579" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2579" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2577 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2580" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2580" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2578 %rend517 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1049, i32 %rbegin516

]]></Node>
<StgValue><ssdm name="rend517"/></StgValue>
</operation>

<operation id="2581" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2581" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2579 %rbegin514 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1048

]]></Node>
<StgValue><ssdm name="rbegin514"/></StgValue>
</operation>

<operation id="2582" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2582" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2580 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2583" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2583" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2581 %rend515 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1048, i32 %rbegin514

]]></Node>
<StgValue><ssdm name="rend515"/></StgValue>
</operation>

<operation id="2584" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2584" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2582 %rbegin512 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1034

]]></Node>
<StgValue><ssdm name="rbegin512"/></StgValue>
</operation>

<operation id="2585" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2585" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2583 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2586" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2586" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2584 %rend513 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1034, i32 %rbegin512

]]></Node>
<StgValue><ssdm name="rend513"/></StgValue>
</operation>

<operation id="2587" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2587" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2585 %rbegin510 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1046

]]></Node>
<StgValue><ssdm name="rbegin510"/></StgValue>
</operation>

<operation id="2588" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2588" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2586 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_22, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2589" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2589" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2587 %rend511 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1046, i32 %rbegin510

]]></Node>
<StgValue><ssdm name="rend511"/></StgValue>
</operation>

<operation id="2590" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2590" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2588 %rbegin508 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1045

]]></Node>
<StgValue><ssdm name="rbegin508"/></StgValue>
</operation>

<operation id="2591" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2591" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2589 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2592" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2592" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2590 %rend509 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1045, i32 %rbegin508

]]></Node>
<StgValue><ssdm name="rend509"/></StgValue>
</operation>

<operation id="2593" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2593" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2591 %rbegin506 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1030

]]></Node>
<StgValue><ssdm name="rbegin506"/></StgValue>
</operation>

<operation id="2594" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2594" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2592 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2595" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2595" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2593 %rend507 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1030, i32 %rbegin506

]]></Node>
<StgValue><ssdm name="rend507"/></StgValue>
</operation>

<operation id="2596" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2596" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2594 %rbegin504 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1015

]]></Node>
<StgValue><ssdm name="rbegin504"/></StgValue>
</operation>

<operation id="2597" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2597" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2595 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2598" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2598" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2596 %rend505 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1015, i32 %rbegin504

]]></Node>
<StgValue><ssdm name="rend505"/></StgValue>
</operation>

<operation id="2599" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2599" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2597 %rbegin502 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1028

]]></Node>
<StgValue><ssdm name="rbegin502"/></StgValue>
</operation>

<operation id="2600" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2600" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2598 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2601" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2601" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2599 %rend503 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1028, i32 %rbegin502

]]></Node>
<StgValue><ssdm name="rend503"/></StgValue>
</operation>

<operation id="2602" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2602" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2600 %rbegin500 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1106

]]></Node>
<StgValue><ssdm name="rbegin500"/></StgValue>
</operation>

<operation id="2603" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2603" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2601 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2604" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2604" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2602 %rend501 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1106, i32 %rbegin500

]]></Node>
<StgValue><ssdm name="rend501"/></StgValue>
</operation>

<operation id="2605" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2605" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2603 %rbegin496 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1177

]]></Node>
<StgValue><ssdm name="rbegin496"/></StgValue>
</operation>

<operation id="2606" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2606" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2604 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2607" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2607" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2605 %rend497 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1177, i32 %rbegin496

]]></Node>
<StgValue><ssdm name="rend497"/></StgValue>
</operation>

<operation id="2608" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2608" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2606 %rbegin494 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1054

]]></Node>
<StgValue><ssdm name="rbegin494"/></StgValue>
</operation>

<operation id="2609" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2609" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2607 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_22, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2610" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2610" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2608 %rend495 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1054, i32 %rbegin494

]]></Node>
<StgValue><ssdm name="rend495"/></StgValue>
</operation>

<operation id="2611" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2611" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2609 %rbegin492 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1064

]]></Node>
<StgValue><ssdm name="rbegin492"/></StgValue>
</operation>

<operation id="2612" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2612" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2610 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2613" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2613" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2611 %rend493 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1064, i32 %rbegin492

]]></Node>
<StgValue><ssdm name="rend493"/></StgValue>
</operation>

<operation id="2614" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2614" bw="19" op_0_bw="19" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2612 %a_23 = partselect i19 @_ssdm_op_PartSelect.i19.i836.i32.i32, i836 %data_val_read, i32 437, i32 455

]]></Node>
<StgValue><ssdm name="a_23"/></StgValue>
</operation>

<operation id="2615" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2615" bw="23" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:2613 %sext_ln40_82 = sext i19 %a_23

]]></Node>
<StgValue><ssdm name="sext_ln40_82"/></StgValue>
</operation>

<operation id="2616" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2616" bw="21" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:2614 %sext_ln40_83 = sext i19 %a_23

]]></Node>
<StgValue><ssdm name="sext_ln40_83"/></StgValue>
</operation>

<operation id="2617" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2617" bw="24" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:2615 %sext_ln40_84 = sext i19 %a_23

]]></Node>
<StgValue><ssdm name="sext_ln40_84"/></StgValue>
</operation>

<operation id="2618" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2618" bw="22" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:2616 %sext_ln40_85 = sext i19 %a_23

]]></Node>
<StgValue><ssdm name="sext_ln40_85"/></StgValue>
</operation>

<operation id="2619" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2619" bw="20" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:2617 %sext_ln40_86 = sext i19 %a_23

]]></Node>
<StgValue><ssdm name="sext_ln40_86"/></StgValue>
</operation>

<operation id="2620" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2620" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2618 %rbegin490 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1200

]]></Node>
<StgValue><ssdm name="rbegin490"/></StgValue>
</operation>

<operation id="2621" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2621" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.entry.1967:2619 %sub_ln73_48 = sub i20 0, i20 %sext_ln40_86

]]></Node>
<StgValue><ssdm name="sub_ln73_48"/></StgValue>
</operation>

<operation id="2622" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2622" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2620 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_48, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2623" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2623" bw="16" op_0_bw="16" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2621 %mult_183 = partselect i16 @_ssdm_op_PartSelect.i16.i20.i32.i32, i20 %sub_ln73_48, i32 4, i32 19

]]></Node>
<StgValue><ssdm name="mult_183"/></StgValue>
</operation>

<operation id="2624" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2624" bw="19" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:2622 %sext_ln41_234 = sext i16 %mult_183

]]></Node>
<StgValue><ssdm name="sext_ln41_234"/></StgValue>
</operation>

<operation id="2625" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2625" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:2623 %sext_ln17_166 = sext i16 %mult_183

]]></Node>
<StgValue><ssdm name="sext_ln17_166"/></StgValue>
</operation>

<operation id="2626" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2626" bw="18" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:2624 %sext_ln17_167 = sext i16 %mult_183

]]></Node>
<StgValue><ssdm name="sext_ln17_167"/></StgValue>
</operation>

<operation id="2627" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2627" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2625 %rend491 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1200, i32 %rbegin490

]]></Node>
<StgValue><ssdm name="rend491"/></StgValue>
</operation>

<operation id="2628" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2628" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2626 %rbegin488 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1023

]]></Node>
<StgValue><ssdm name="rbegin488"/></StgValue>
</operation>

<operation id="2629" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2629" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2627 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2630" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2630" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2628 %rend489 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1023, i32 %rbegin488

]]></Node>
<StgValue><ssdm name="rend489"/></StgValue>
</operation>

<operation id="2631" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2631" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2629 %rbegin486 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1062

]]></Node>
<StgValue><ssdm name="rbegin486"/></StgValue>
</operation>

<operation id="2632" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2632" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
fpga_resource_hint.entry.1967:2630 %mul_ln73_333 = mul i22 %sext_ln40_85, i22 3

]]></Node>
<StgValue><ssdm name="mul_ln73_333"/></StgValue>
</operation>

<operation id="2633" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2633" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2631 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73_333, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2634" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2634" bw="18" op_0_bw="18" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2632 %mult_184 = partselect i18 @_ssdm_op_PartSelect.i18.i22.i32.i32, i22 %mul_ln73_333, i32 4, i32 21

]]></Node>
<StgValue><ssdm name="mult_184"/></StgValue>
</operation>

<operation id="2635" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2635" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:2633 %sext_ln41_235 = sext i18 %mult_184

]]></Node>
<StgValue><ssdm name="sext_ln41_235"/></StgValue>
</operation>

<operation id="2636" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2636" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2634 %rend487 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1062, i32 %rbegin486

]]></Node>
<StgValue><ssdm name="rend487"/></StgValue>
</operation>

<operation id="2637" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2637" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2635 %rbegin484 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1021

]]></Node>
<StgValue><ssdm name="rbegin484"/></StgValue>
</operation>

<operation id="2638" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2638" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2636 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_48, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2639" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2639" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2637 %rend485 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1021, i32 %rbegin484

]]></Node>
<StgValue><ssdm name="rend485"/></StgValue>
</operation>

<operation id="2640" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2640" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2638 %rbegin482 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1006

]]></Node>
<StgValue><ssdm name="rbegin482"/></StgValue>
</operation>

<operation id="2641" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2641" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2639 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2642" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2642" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2640 %rend483 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1006, i32 %rbegin482

]]></Node>
<StgValue><ssdm name="rend483"/></StgValue>
</operation>

<operation id="2643" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2643" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2641 %rbegin480 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1019

]]></Node>
<StgValue><ssdm name="rbegin480"/></StgValue>
</operation>

<operation id="2644" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2644" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2642 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_23, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2645" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2645" bw="15" op_0_bw="15" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2643 %mult_185 = partselect i15 @_ssdm_op_PartSelect.i15.i836.i32.i32, i836 %data_val_read, i32 441, i32 455

]]></Node>
<StgValue><ssdm name="mult_185"/></StgValue>
</operation>

<operation id="2646" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2646" bw="16" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.1967:2644 %sext_ln17_66 = sext i15 %mult_185

]]></Node>
<StgValue><ssdm name="sext_ln17_66"/></StgValue>
</operation>

<operation id="2647" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2647" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2645 %rend481 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1019, i32 %rbegin480

]]></Node>
<StgValue><ssdm name="rend481"/></StgValue>
</operation>

<operation id="2648" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2648" bw="16" op_0_bw="16" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2646 %mult_186 = partselect i16 @_ssdm_op_PartSelect.i16.i836.i32.i32, i836 %data_val_read, i32 440, i32 455

]]></Node>
<StgValue><ssdm name="mult_186"/></StgValue>
</operation>

<operation id="2649" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2649" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:2647 %sext_ln17_67 = sext i16 %mult_186

]]></Node>
<StgValue><ssdm name="sext_ln17_67"/></StgValue>
</operation>

<operation id="2650" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2650" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2648 %rbegin476 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1059

]]></Node>
<StgValue><ssdm name="rbegin476"/></StgValue>
</operation>

<operation id="2651" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2651" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2649 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_48, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2652" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2652" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2650 %rend477 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1059, i32 %rbegin476

]]></Node>
<StgValue><ssdm name="rend477"/></StgValue>
</operation>

<operation id="2653" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2653" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2651 %rbegin474 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1017

]]></Node>
<StgValue><ssdm name="rbegin474"/></StgValue>
</operation>

<operation id="2654" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2654" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
fpga_resource_hint.entry.1967:2652 %mul_ln73_334 = mul i24 %sext_ln40_84, i24 16777204

]]></Node>
<StgValue><ssdm name="mul_ln73_334"/></StgValue>
</operation>

<operation id="2655" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2655" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2653 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i24 %mul_ln73_334, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2656" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2656" bw="19" op_0_bw="19" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2654 %mult_187 = partselect i19 @_ssdm_op_PartSelect.i19.i24.i32.i32, i24 %mul_ln73_334, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_187"/></StgValue>
</operation>

<operation id="2657" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2657" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2655 %rend475 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1017, i32 %rbegin474

]]></Node>
<StgValue><ssdm name="rend475"/></StgValue>
</operation>

<operation id="2658" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2658" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2656 %rbegin472 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1002

]]></Node>
<StgValue><ssdm name="rbegin472"/></StgValue>
</operation>

<operation id="2659" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2659" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
fpga_resource_hint.entry.1967:2657 %mul_ln73_335 = mul i21 %sext_ln40_83, i21 2097150

]]></Node>
<StgValue><ssdm name="mul_ln73_335"/></StgValue>
</operation>

<operation id="2660" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2660" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2658 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln73_335, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2661" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2661" bw="17" op_0_bw="17" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2659 %mult_188 = partselect i17 @_ssdm_op_PartSelect.i17.i21.i32.i32, i21 %mul_ln73_335, i32 4, i32 20

]]></Node>
<StgValue><ssdm name="mult_188"/></StgValue>
</operation>

<operation id="2662" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2662" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:2660 %sext_ln17_168 = sext i17 %mult_188

]]></Node>
<StgValue><ssdm name="sext_ln17_168"/></StgValue>
</operation>

<operation id="2663" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2663" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2661 %rend473 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1002, i32 %rbegin472

]]></Node>
<StgValue><ssdm name="rend473"/></StgValue>
</operation>

<operation id="2664" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2664" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2662 %rbegin470 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1043

]]></Node>
<StgValue><ssdm name="rbegin470"/></StgValue>
</operation>

<operation id="2665" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2665" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2663 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_23, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2666" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2666" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2664 %rend471 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1043, i32 %rbegin470

]]></Node>
<StgValue><ssdm name="rend471"/></StgValue>
</operation>

<operation id="2667" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2667" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2665 %rbegin468 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1056

]]></Node>
<StgValue><ssdm name="rbegin468"/></StgValue>
</operation>

<operation id="2668" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2668" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2666 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_48, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2669" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2669" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2667 %rend469 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1056, i32 %rbegin468

]]></Node>
<StgValue><ssdm name="rend469"/></StgValue>
</operation>

<operation id="2670" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2670" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2668 %rbegin466 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1042

]]></Node>
<StgValue><ssdm name="rbegin466"/></StgValue>
</operation>

<operation id="2671" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2671" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2669 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_48, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2672" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2672" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2670 %rend467 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1042, i32 %rbegin466

]]></Node>
<StgValue><ssdm name="rend467"/></StgValue>
</operation>

<operation id="2673" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2673" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2671 %rbegin464 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1013

]]></Node>
<StgValue><ssdm name="rbegin464"/></StgValue>
</operation>

<operation id="2674" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2674" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2672 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln73_335, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2675" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2675" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2673 %rend465 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1013, i32 %rbegin464

]]></Node>
<StgValue><ssdm name="rend465"/></StgValue>
</operation>

<operation id="2676" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2676" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2674 %rbegin462 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1026

]]></Node>
<StgValue><ssdm name="rbegin462"/></StgValue>
</operation>

<operation id="2677" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2677" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2675 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_48, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2678" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2678" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2676 %rend463 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1026, i32 %rbegin462

]]></Node>
<StgValue><ssdm name="rend463"/></StgValue>
</operation>

<operation id="2679" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2679" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2677 %rbegin460 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1011

]]></Node>
<StgValue><ssdm name="rbegin460"/></StgValue>
</operation>

<operation id="2680" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2680" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2678 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2681" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2681" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2679 %rend461 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1011, i32 %rbegin460

]]></Node>
<StgValue><ssdm name="rend461"/></StgValue>
</operation>

<operation id="2682" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2682" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2680 %rbegin458 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1010

]]></Node>
<StgValue><ssdm name="rbegin458"/></StgValue>
</operation>

<operation id="2683" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2683" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2681 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2684" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2684" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2682 %rend459 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1010, i32 %rbegin458

]]></Node>
<StgValue><ssdm name="rend459"/></StgValue>
</operation>

<operation id="2685" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2685" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2683 %rbegin456 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_998

]]></Node>
<StgValue><ssdm name="rbegin456"/></StgValue>
</operation>

<operation id="2686" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2686" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2684 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_23, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2687" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2687" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2685 %rend457 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_998, i32 %rbegin456

]]></Node>
<StgValue><ssdm name="rend457"/></StgValue>
</operation>

<operation id="2688" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2688" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2686 %rbegin454 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_997

]]></Node>
<StgValue><ssdm name="rbegin454"/></StgValue>
</operation>

<operation id="2689" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2689" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2687 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_23, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2690" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2690" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2688 %rend455 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_997, i32 %rbegin454

]]></Node>
<StgValue><ssdm name="rend455"/></StgValue>
</operation>

<operation id="2691" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2691" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2689 %rbegin450 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1039

]]></Node>
<StgValue><ssdm name="rbegin450"/></StgValue>
</operation>

<operation id="2692" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2692" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2690 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln73_335, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2693" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2693" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2691 %rend451 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1039, i32 %rbegin450

]]></Node>
<StgValue><ssdm name="rend451"/></StgValue>
</operation>

<operation id="2694" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2694" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2692 %rbegin448 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1052

]]></Node>
<StgValue><ssdm name="rbegin448"/></StgValue>
</operation>

<operation id="2695" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2695" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2693 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln73_335, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2696" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2696" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2694 %rend449 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1052, i32 %rbegin448

]]></Node>
<StgValue><ssdm name="rend449"/></StgValue>
</operation>

<operation id="2697" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2697" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2695 %rbegin446 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1038

]]></Node>
<StgValue><ssdm name="rbegin446"/></StgValue>
</operation>

<operation id="2698" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2698" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2696 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73_333, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2699" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2699" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2697 %rend447 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1038, i32 %rbegin446

]]></Node>
<StgValue><ssdm name="rend447"/></StgValue>
</operation>

<operation id="2700" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2700" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2698 %rbegin444 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_993

]]></Node>
<StgValue><ssdm name="rbegin444"/></StgValue>
</operation>

<operation id="2701" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2701" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2699 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_48, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2702" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2702" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2700 %rend445 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_993, i32 %rbegin444

]]></Node>
<StgValue><ssdm name="rend445"/></StgValue>
</operation>

<operation id="2703" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2703" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2701 %rbegin440 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1022

]]></Node>
<StgValue><ssdm name="rbegin440"/></StgValue>
</operation>

<operation id="2704" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2704" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2702 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_23, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2705" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2705" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2703 %rend441 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1022, i32 %rbegin440

]]></Node>
<StgValue><ssdm name="rend441"/></StgValue>
</operation>

<operation id="2706" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2706" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2704 %rbegin438 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1063

]]></Node>
<StgValue><ssdm name="rbegin438"/></StgValue>
</operation>

<operation id="2707" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2707" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2705 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2708" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2708" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2706 %rend439 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1063, i32 %rbegin438

]]></Node>
<StgValue><ssdm name="rend439"/></StgValue>
</operation>

<operation id="2709" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2709" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2707 %rbegin436 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1020

]]></Node>
<StgValue><ssdm name="rbegin436"/></StgValue>
</operation>

<operation id="2710" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2710" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2708 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_23, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2711" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2711" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2709 %rend437 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1020, i32 %rbegin436

]]></Node>
<StgValue><ssdm name="rend437"/></StgValue>
</operation>

<operation id="2712" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2712" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2710 %rbegin434 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_976

]]></Node>
<StgValue><ssdm name="rbegin434"/></StgValue>
</operation>

<operation id="2713" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2713" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
fpga_resource_hint.entry.1967:2711 %mul_ln73_336 = mul i23 %sext_ln40_82, i23 8388601

]]></Node>
<StgValue><ssdm name="mul_ln73_336"/></StgValue>
</operation>

<operation id="2714" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2714" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2712 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln73_336, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2715" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2715" bw="18" op_0_bw="18" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2713 %mult_189 = partselect i18 @_ssdm_op_PartSelect.i18.i23.i32.i32, i23 %mul_ln73_336, i32 4, i32 21

]]></Node>
<StgValue><ssdm name="mult_189"/></StgValue>
</operation>

<operation id="2716" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2716" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:2714 %sext_ln41_236 = sext i18 %mult_189

]]></Node>
<StgValue><ssdm name="sext_ln41_236"/></StgValue>
</operation>

<operation id="2717" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2717" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2715 %rend435 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_976, i32 %rbegin434

]]></Node>
<StgValue><ssdm name="rend435"/></StgValue>
</operation>

<operation id="2718" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2718" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2716 %rbegin430 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_975

]]></Node>
<StgValue><ssdm name="rbegin430"/></StgValue>
</operation>

<operation id="2719" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2719" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2717 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln73_335, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2720" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2720" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2718 %rend431 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_975, i32 %rbegin430

]]></Node>
<StgValue><ssdm name="rend431"/></StgValue>
</operation>

<operation id="2721" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2721" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2719 %rbegin428 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1281

]]></Node>
<StgValue><ssdm name="rbegin428"/></StgValue>
</operation>

<operation id="2722" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2722" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2720 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_23, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2723" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2723" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2721 %rend429 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1281, i32 %rbegin428

]]></Node>
<StgValue><ssdm name="rend429"/></StgValue>
</operation>

<operation id="2724" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2724" bw="19" op_0_bw="19" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2722 %a_24 = partselect i19 @_ssdm_op_PartSelect.i19.i836.i32.i32, i836 %data_val_read, i32 456, i32 474

]]></Node>
<StgValue><ssdm name="a_24"/></StgValue>
</operation>

<operation id="2725" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2725" bw="23" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:2723 %sext_ln70_12 = sext i19 %a_24

]]></Node>
<StgValue><ssdm name="sext_ln70_12"/></StgValue>
</operation>

<operation id="2726" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2726" bw="27" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:2724 %sext_ln70_13 = sext i19 %a_24

]]></Node>
<StgValue><ssdm name="sext_ln70_13"/></StgValue>
</operation>

<operation id="2727" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2727" bw="22" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:2725 %sext_ln70_14 = sext i19 %a_24

]]></Node>
<StgValue><ssdm name="sext_ln70_14"/></StgValue>
</operation>

<operation id="2728" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2728" bw="21" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:2726 %sext_ln70_15 = sext i19 %a_24

]]></Node>
<StgValue><ssdm name="sext_ln70_15"/></StgValue>
</operation>

<operation id="2729" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2729" bw="16" op_0_bw="16" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2727 %mult_190 = partselect i16 @_ssdm_op_PartSelect.i16.i836.i32.i32, i836 %data_val_read, i32 459, i32 474

]]></Node>
<StgValue><ssdm name="mult_190"/></StgValue>
</operation>

<operation id="2730" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2730" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:2728 %sext_ln17_68 = sext i16 %mult_190

]]></Node>
<StgValue><ssdm name="sext_ln17_68"/></StgValue>
</operation>

<operation id="2731" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2731" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2729 %rbegin424 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_999

]]></Node>
<StgValue><ssdm name="rbegin424"/></StgValue>
</operation>

<operation id="2732" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2732" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
fpga_resource_hint.entry.1967:2730 %mul_ln73_337 = mul i21 %sext_ln70_15, i21 2097150

]]></Node>
<StgValue><ssdm name="mul_ln73_337"/></StgValue>
</operation>

<operation id="2733" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2733" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2731 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln73_337, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2734" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2734" bw="17" op_0_bw="17" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2732 %mult_191 = partselect i17 @_ssdm_op_PartSelect.i17.i21.i32.i32, i21 %mul_ln73_337, i32 4, i32 20

]]></Node>
<StgValue><ssdm name="mult_191"/></StgValue>
</operation>

<operation id="2735" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2735" bw="19" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:2733 %sext_ln41_237 = sext i17 %mult_191

]]></Node>
<StgValue><ssdm name="sext_ln41_237"/></StgValue>
</operation>

<operation id="2736" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2736" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:2734 %sext_ln17_169 = sext i17 %mult_191

]]></Node>
<StgValue><ssdm name="sext_ln17_169"/></StgValue>
</operation>

<operation id="2737" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2737" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2735 %rend425 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_999, i32 %rbegin424

]]></Node>
<StgValue><ssdm name="rend425"/></StgValue>
</operation>

<operation id="2738" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2738" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2736 %rbegin422 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_985

]]></Node>
<StgValue><ssdm name="rbegin422"/></StgValue>
</operation>

<operation id="2739" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2739" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2737 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln73_337, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2740" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2740" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2738 %rend423 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_985, i32 %rbegin422

]]></Node>
<StgValue><ssdm name="rend423"/></StgValue>
</operation>

<operation id="2741" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2741" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2739 %rbegin418 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_984

]]></Node>
<StgValue><ssdm name="rbegin418"/></StgValue>
</operation>

<operation id="2742" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2742" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2740 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2743" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2743" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2741 %rend419 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_984, i32 %rbegin418

]]></Node>
<StgValue><ssdm name="rend419"/></StgValue>
</operation>

<operation id="2744" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2744" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2742 %rbegin416 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_983

]]></Node>
<StgValue><ssdm name="rbegin416"/></StgValue>
</operation>

<operation id="2745" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2745" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
fpga_resource_hint.entry.1967:2743 %mul_ln73_338 = mul i22 %sext_ln70_14, i22 4194300

]]></Node>
<StgValue><ssdm name="mul_ln73_338"/></StgValue>
</operation>

<operation id="2746" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2746" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2744 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73_338, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2747" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2747" bw="18" op_0_bw="18" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2745 %mult_192 = partselect i18 @_ssdm_op_PartSelect.i18.i22.i32.i32, i22 %mul_ln73_338, i32 4, i32 21

]]></Node>
<StgValue><ssdm name="mult_192"/></StgValue>
</operation>

<operation id="2748" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2748" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:2746 %sext_ln41_238 = sext i18 %mult_192

]]></Node>
<StgValue><ssdm name="sext_ln41_238"/></StgValue>
</operation>

<operation id="2749" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2749" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2747 %rend417 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_983, i32 %rbegin416

]]></Node>
<StgValue><ssdm name="rend417"/></StgValue>
</operation>

<operation id="2750" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2750" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2748 %rbegin414 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_996

]]></Node>
<StgValue><ssdm name="rbegin414"/></StgValue>
</operation>

<operation id="2751" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2751" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2749 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln73_337, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2752" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2752" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2750 %rend415 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_996, i32 %rbegin414

]]></Node>
<StgValue><ssdm name="rend415"/></StgValue>
</operation>

<operation id="2753" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2753" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2751 %rbegin412 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1007

]]></Node>
<StgValue><ssdm name="rbegin412"/></StgValue>
</operation>

<operation id="2754" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2754" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2752 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2755" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2755" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2753 %rend413 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1007, i32 %rbegin412

]]></Node>
<StgValue><ssdm name="rend413"/></StgValue>
</operation>

<operation id="2756" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2756" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2754 %rbegin410 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_980

]]></Node>
<StgValue><ssdm name="rbegin410"/></StgValue>
</operation>

<operation id="2757" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2757" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
fpga_resource_hint.entry.1967:2755 %mul_ln73_339 = mul i27 %sext_ln70_13, i27 134217639

]]></Node>
<StgValue><ssdm name="mul_ln73_339"/></StgValue>
</operation>

<operation id="2758" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2758" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2756 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i27 %mul_ln73_339, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2759" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2759" bw="19" op_0_bw="19" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2757 %mult_193 = partselect i19 @_ssdm_op_PartSelect.i19.i27.i32.i32, i27 %mul_ln73_339, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_193"/></StgValue>
</operation>

<operation id="2760" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2760" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2758 %rend411 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_980, i32 %rbegin410

]]></Node>
<StgValue><ssdm name="rend411"/></StgValue>
</operation>

<operation id="2761" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2761" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2759 %rbegin408 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_979

]]></Node>
<StgValue><ssdm name="rbegin408"/></StgValue>
</operation>

<operation id="2762" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2762" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2760 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2763" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2763" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2761 %rend409 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_979, i32 %rbegin408

]]></Node>
<StgValue><ssdm name="rend409"/></StgValue>
</operation>

<operation id="2764" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2764" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2762 %rbegin406 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_992

]]></Node>
<StgValue><ssdm name="rbegin406"/></StgValue>
</operation>

<operation id="2765" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2765" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2763 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln73_337, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2766" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2766" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2764 %rend407 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_992, i32 %rbegin406

]]></Node>
<StgValue><ssdm name="rend407"/></StgValue>
</operation>

<operation id="2767" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2767" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2765 %rbegin404 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1003

]]></Node>
<StgValue><ssdm name="rbegin404"/></StgValue>
</operation>

<operation id="2768" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2768" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2766 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2769" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2769" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2767 %rend405 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1003, i32 %rbegin404

]]></Node>
<StgValue><ssdm name="rend405"/></StgValue>
</operation>

<operation id="2770" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2768 %rbegin402 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_989

]]></Node>
<StgValue><ssdm name="rbegin402"/></StgValue>
</operation>

<operation id="2771" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2771" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2769 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2772" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2772" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2770 %rend403 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_989, i32 %rbegin402

]]></Node>
<StgValue><ssdm name="rend403"/></StgValue>
</operation>

<operation id="2773" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2773" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2771 %rbegin400 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_988

]]></Node>
<StgValue><ssdm name="rbegin400"/></StgValue>
</operation>

<operation id="2774" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2774" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2772 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2775" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2775" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2773 %rend401 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_988, i32 %rbegin400

]]></Node>
<StgValue><ssdm name="rend401"/></StgValue>
</operation>

<operation id="2776" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2776" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2774 %rbegin396 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1001

]]></Node>
<StgValue><ssdm name="rbegin396"/></StgValue>
</operation>

<operation id="2777" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2777" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2775 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2778" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2778" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2776 %rend397 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1001, i32 %rbegin396

]]></Node>
<StgValue><ssdm name="rend397"/></StgValue>
</operation>

<operation id="2779" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2779" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2777 %rbegin394 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_959

]]></Node>
<StgValue><ssdm name="rbegin394"/></StgValue>
</operation>

<operation id="2780" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2780" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
fpga_resource_hint.entry.1967:2778 %mul_ln73_340 = mul i23 %sext_ln70_12, i23 6

]]></Node>
<StgValue><ssdm name="mul_ln73_340"/></StgValue>
</operation>

<operation id="2781" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2781" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2779 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln73_340, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2782" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2782" bw="19" op_0_bw="19" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2780 %mult_194 = partselect i19 @_ssdm_op_PartSelect.i19.i23.i32.i32, i23 %mul_ln73_340, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_194"/></StgValue>
</operation>

<operation id="2783" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2783" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2781 %rend395 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_959, i32 %rbegin394

]]></Node>
<StgValue><ssdm name="rend395"/></StgValue>
</operation>

<operation id="2784" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2784" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2782 %rbegin392 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_972

]]></Node>
<StgValue><ssdm name="rbegin392"/></StgValue>
</operation>

<operation id="2785" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2785" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2783 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln73_337, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2786" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2786" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2784 %rend393 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_972, i32 %rbegin392

]]></Node>
<StgValue><ssdm name="rend393"/></StgValue>
</operation>

<operation id="2787" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2787" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2785 %rbegin390 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_971

]]></Node>
<StgValue><ssdm name="rbegin390"/></StgValue>
</operation>

<operation id="2788" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2788" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
fpga_resource_hint.entry.1967:2786 %mul_ln73_341 = mul i22 %sext_ln70_14, i22 3

]]></Node>
<StgValue><ssdm name="mul_ln73_341"/></StgValue>
</operation>

<operation id="2789" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2789" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2787 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73_341, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2790" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2790" bw="18" op_0_bw="18" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2788 %mult_195 = partselect i18 @_ssdm_op_PartSelect.i18.i22.i32.i32, i22 %mul_ln73_341, i32 4, i32 21

]]></Node>
<StgValue><ssdm name="mult_195"/></StgValue>
</operation>

<operation id="2791" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2791" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:2789 %sext_ln41_239 = sext i18 %mult_195

]]></Node>
<StgValue><ssdm name="sext_ln41_239"/></StgValue>
</operation>

<operation id="2792" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2792" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2790 %rend391 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_971, i32 %rbegin390

]]></Node>
<StgValue><ssdm name="rend391"/></StgValue>
</operation>

<operation id="2793" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2793" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2791 %rbegin388 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_970

]]></Node>
<StgValue><ssdm name="rbegin388"/></StgValue>
</operation>

<operation id="2794" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2794" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2792 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln73_337, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2795" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2795" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2793 %rend389 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_970, i32 %rbegin388

]]></Node>
<StgValue><ssdm name="rend389"/></StgValue>
</operation>

<operation id="2796" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2796" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2794 %rbegin386 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1315

]]></Node>
<StgValue><ssdm name="rbegin386"/></StgValue>
</operation>

<operation id="2797" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2797" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2795 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_24, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2798" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2798" bw="15" op_0_bw="15" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2796 %mult_196 = partselect i15 @_ssdm_op_PartSelect.i15.i836.i32.i32, i836 %data_val_read, i32 460, i32 474

]]></Node>
<StgValue><ssdm name="mult_196"/></StgValue>
</operation>

<operation id="2799" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2799" bw="16" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.1967:2797 %sext_ln17_69 = sext i15 %mult_196

]]></Node>
<StgValue><ssdm name="sext_ln17_69"/></StgValue>
</operation>

<operation id="2800" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2800" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2798 %rend387 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1315, i32 %rbegin386

]]></Node>
<StgValue><ssdm name="rend387"/></StgValue>
</operation>

<operation id="2801" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2801" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2799 %rbegin384 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_887

]]></Node>
<StgValue><ssdm name="rbegin384"/></StgValue>
</operation>

<operation id="2802" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2802" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2800 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2803" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2803" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2801 %rend385 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_887, i32 %rbegin384

]]></Node>
<StgValue><ssdm name="rend385"/></StgValue>
</operation>

<operation id="2804" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2804" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2802 %rbegin382 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_981

]]></Node>
<StgValue><ssdm name="rbegin382"/></StgValue>
</operation>

<operation id="2805" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2805" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2803 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln73_337, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2806" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2806" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2804 %rend383 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_981, i32 %rbegin382

]]></Node>
<StgValue><ssdm name="rend383"/></StgValue>
</operation>

<operation id="2807" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2807" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2805 %rbegin380 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_966

]]></Node>
<StgValue><ssdm name="rbegin380"/></StgValue>
</operation>

<operation id="2808" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2808" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2806 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2809" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2809" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2807 %rend381 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_966, i32 %rbegin380

]]></Node>
<StgValue><ssdm name="rend381"/></StgValue>
</operation>

<operation id="2810" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2810" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2808 %rbegin378 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_994

]]></Node>
<StgValue><ssdm name="rbegin378"/></StgValue>
</operation>

<operation id="2811" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2811" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
fpga_resource_hint.entry.1967:2809 %mul_ln73_342 = mul i23 %sext_ln70_12, i23 8388603

]]></Node>
<StgValue><ssdm name="mul_ln73_342"/></StgValue>
</operation>

<operation id="2812" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2812" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2810 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln73_342, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2813" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2813" bw="18" op_0_bw="18" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2811 %mult_197 = partselect i18 @_ssdm_op_PartSelect.i18.i23.i32.i32, i23 %mul_ln73_342, i32 4, i32 21

]]></Node>
<StgValue><ssdm name="mult_197"/></StgValue>
</operation>

<operation id="2814" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2814" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:2812 %sext_ln41_240 = sext i18 %mult_197

]]></Node>
<StgValue><ssdm name="sext_ln41_240"/></StgValue>
</operation>

<operation id="2815" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2815" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2813 %rend379 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_994, i32 %rbegin378

]]></Node>
<StgValue><ssdm name="rend379"/></StgValue>
</operation>

<operation id="2816" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2816" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2814 %rbegin376 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_883

]]></Node>
<StgValue><ssdm name="rbegin376"/></StgValue>
</operation>

<operation id="2817" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2817" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2815 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln73_340, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2818" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2818" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2816 %rend377 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_883, i32 %rbegin376

]]></Node>
<StgValue><ssdm name="rend377"/></StgValue>
</operation>

<operation id="2819" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2819" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2817 %rbegin374 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_977

]]></Node>
<StgValue><ssdm name="rbegin374"/></StgValue>
</operation>

<operation id="2820" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2820" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2818 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2821" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2821" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2819 %rend375 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_977, i32 %rbegin374

]]></Node>
<StgValue><ssdm name="rend375"/></StgValue>
</operation>

<operation id="2822" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2822" bw="20" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:2820 %sext_ln73_1 = sext i19 %a_24

]]></Node>
<StgValue><ssdm name="sext_ln73_1"/></StgValue>
</operation>

<operation id="2823" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2823" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.entry.1967:2821 %sub_ln73_49 = sub i20 0, i20 %sext_ln73_1

]]></Node>
<StgValue><ssdm name="sub_ln73_49"/></StgValue>
</operation>

<operation id="2824" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2824" bw="16" op_0_bw="16" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2822 %mult_198 = partselect i16 @_ssdm_op_PartSelect.i16.i20.i32.i32, i20 %sub_ln73_49, i32 4, i32 19

]]></Node>
<StgValue><ssdm name="mult_198"/></StgValue>
</operation>

<operation id="2825" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2825" bw="19" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:2823 %sext_ln41_241 = sext i16 %mult_198

]]></Node>
<StgValue><ssdm name="sext_ln41_241"/></StgValue>
</operation>

<operation id="2826" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2826" bw="17" op_0_bw="17" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2824 %mult_199 = partselect i17 @_ssdm_op_PartSelect.i17.i836.i32.i32, i836 %data_val_read, i32 458, i32 474

]]></Node>
<StgValue><ssdm name="mult_199"/></StgValue>
</operation>

<operation id="2827" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2827" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:2825 %sext_ln17_70 = sext i17 %mult_199

]]></Node>
<StgValue><ssdm name="sext_ln17_70"/></StgValue>
</operation>

<operation id="2828" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2828" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2826 %rbegin364 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_982

]]></Node>
<StgValue><ssdm name="rbegin364"/></StgValue>
</operation>

<operation id="2829" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2829" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
fpga_resource_hint.entry.1967:2827 %mul_ln73_343 = mul i22 %sext_ln70_14, i22 4194301

]]></Node>
<StgValue><ssdm name="mul_ln73_343"/></StgValue>
</operation>

<operation id="2830" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2830" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2828 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73_343, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2831" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2831" bw="17" op_0_bw="17" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2829 %mult_200 = partselect i17 @_ssdm_op_PartSelect.i17.i22.i32.i32, i22 %mul_ln73_343, i32 4, i32 20

]]></Node>
<StgValue><ssdm name="mult_200"/></StgValue>
</operation>

<operation id="2832" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2832" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:2830 %sext_ln17_170 = sext i17 %mult_200

]]></Node>
<StgValue><ssdm name="sext_ln17_170"/></StgValue>
</operation>

<operation id="2833" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2833" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2831 %rend365 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_982, i32 %rbegin364

]]></Node>
<StgValue><ssdm name="rend365"/></StgValue>
</operation>

<operation id="2834" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2834" bw="19" op_0_bw="19" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2832 %a_25 = partselect i19 @_ssdm_op_PartSelect.i19.i836.i32.i32, i836 %data_val_read, i32 475, i32 493

]]></Node>
<StgValue><ssdm name="a_25"/></StgValue>
</operation>

<operation id="2835" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2835" bw="20" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:2833 %sext_ln40_87 = sext i19 %a_25

]]></Node>
<StgValue><ssdm name="sext_ln40_87"/></StgValue>
</operation>

<operation id="2836" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2836" bw="23" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:2834 %sext_ln40_88 = sext i19 %a_25

]]></Node>
<StgValue><ssdm name="sext_ln40_88"/></StgValue>
</operation>

<operation id="2837" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2837" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2835 %rbegin362 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1008

]]></Node>
<StgValue><ssdm name="rbegin362"/></StgValue>
</operation>

<operation id="2838" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2838" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2836 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2839" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2839" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2837 %rend363 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1008, i32 %rbegin362

]]></Node>
<StgValue><ssdm name="rend363"/></StgValue>
</operation>

<operation id="2840" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2840" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2838 %rbegin360 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_968

]]></Node>
<StgValue><ssdm name="rbegin360"/></StgValue>
</operation>

<operation id="2841" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2841" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2839 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2842" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2842" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2840 %rend361 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_968, i32 %rbegin360

]]></Node>
<StgValue><ssdm name="rend361"/></StgValue>
</operation>

<operation id="2843" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2843" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2841 %rbegin358 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_953

]]></Node>
<StgValue><ssdm name="rbegin358"/></StgValue>
</operation>

<operation id="2844" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2844" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2842 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2845" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2845" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2843 %rend359 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_953, i32 %rbegin358

]]></Node>
<StgValue><ssdm name="rend359"/></StgValue>
</operation>

<operation id="2846" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2846" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2844 %rbegin356 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_978

]]></Node>
<StgValue><ssdm name="rbegin356"/></StgValue>
</operation>

<operation id="2847" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2847" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2845 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2848" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2848" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2846 %rend357 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_978, i32 %rbegin356

]]></Node>
<StgValue><ssdm name="rend357"/></StgValue>
</operation>

<operation id="2849" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2849" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2847 %rbegin354 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1004

]]></Node>
<StgValue><ssdm name="rbegin354"/></StgValue>
</operation>

<operation id="2850" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2850" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2848 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2851" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2851" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2849 %rend355 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1004, i32 %rbegin354

]]></Node>
<StgValue><ssdm name="rend355"/></StgValue>
</operation>

<operation id="2852" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2852" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2850 %rbegin352 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_964

]]></Node>
<StgValue><ssdm name="rbegin352"/></StgValue>
</operation>

<operation id="2853" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2853" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2851 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2854" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2854" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2852 %rend353 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_964, i32 %rbegin352

]]></Node>
<StgValue><ssdm name="rend353"/></StgValue>
</operation>

<operation id="2855" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2855" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2853 %rbegin350 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_949

]]></Node>
<StgValue><ssdm name="rbegin350"/></StgValue>
</operation>

<operation id="2856" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2856" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2854 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2857" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2857" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2855 %rend351 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_949, i32 %rbegin350

]]></Node>
<StgValue><ssdm name="rend351"/></StgValue>
</operation>

<operation id="2858" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2858" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2856 %rbegin348 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_987

]]></Node>
<StgValue><ssdm name="rbegin348"/></StgValue>
</operation>

<operation id="2859" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2859" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2857 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2860" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2860" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2858 %rend349 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_987, i32 %rbegin348

]]></Node>
<StgValue><ssdm name="rend349"/></StgValue>
</operation>

<operation id="2861" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2861" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2859 %rbegin346 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1000

]]></Node>
<StgValue><ssdm name="rbegin346"/></StgValue>
</operation>

<operation id="2862" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2862" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
fpga_resource_hint.entry.1967:2860 %mul_ln73_344 = mul i23 %sext_ln40_88, i23 8388603

]]></Node>
<StgValue><ssdm name="mul_ln73_344"/></StgValue>
</operation>

<operation id="2863" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2863" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2861 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln73_344, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2864" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2864" bw="18" op_0_bw="18" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2862 %mult_201 = partselect i18 @_ssdm_op_PartSelect.i18.i23.i32.i32, i23 %mul_ln73_344, i32 4, i32 21

]]></Node>
<StgValue><ssdm name="mult_201"/></StgValue>
</operation>

<operation id="2865" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2865" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:2863 %sext_ln41_242 = sext i18 %mult_201

]]></Node>
<StgValue><ssdm name="sext_ln41_242"/></StgValue>
</operation>

<operation id="2866" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2866" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2864 %rend347 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1000, i32 %rbegin346

]]></Node>
<StgValue><ssdm name="rend347"/></StgValue>
</operation>

<operation id="2867" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2867" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2865 %rbegin344 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_962

]]></Node>
<StgValue><ssdm name="rbegin344"/></StgValue>
</operation>

<operation id="2868" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2868" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2866 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2869" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2869" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2867 %rend345 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_962, i32 %rbegin344

]]></Node>
<StgValue><ssdm name="rend345"/></StgValue>
</operation>

<operation id="2870" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2870" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2868 %rbegin342 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_960

]]></Node>
<StgValue><ssdm name="rbegin342"/></StgValue>
</operation>

<operation id="2871" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2871" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2869 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2872" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2872" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2870 %rend343 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_960, i32 %rbegin342

]]></Node>
<StgValue><ssdm name="rend343"/></StgValue>
</operation>

<operation id="2873" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2873" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2871 %rbegin340 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_945

]]></Node>
<StgValue><ssdm name="rbegin340"/></StgValue>
</operation>

<operation id="2874" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2874" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2872 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_25, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2875" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2875" bw="15" op_0_bw="15" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2873 %mult_202 = partselect i15 @_ssdm_op_PartSelect.i15.i836.i32.i32, i836 %data_val_read, i32 479, i32 493

]]></Node>
<StgValue><ssdm name="mult_202"/></StgValue>
</operation>

<operation id="2876" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2876" bw="16" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.1967:2874 %sext_ln17_71 = sext i15 %mult_202

]]></Node>
<StgValue><ssdm name="sext_ln17_71"/></StgValue>
</operation>

<operation id="2877" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2877" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2875 %rend341 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_945, i32 %rbegin340

]]></Node>
<StgValue><ssdm name="rend341"/></StgValue>
</operation>

<operation id="2878" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2878" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2876 %rbegin338 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_973

]]></Node>
<StgValue><ssdm name="rbegin338"/></StgValue>
</operation>

<operation id="2879" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2879" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2877 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2880" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2880" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2878 %rend339 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_973, i32 %rbegin338

]]></Node>
<StgValue><ssdm name="rend339"/></StgValue>
</operation>

<operation id="2881" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2881" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2879 %rbegin336 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_957

]]></Node>
<StgValue><ssdm name="rbegin336"/></StgValue>
</operation>

<operation id="2882" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2882" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2880 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2883" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2883" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2881 %rend337 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_957, i32 %rbegin336

]]></Node>
<StgValue><ssdm name="rend337"/></StgValue>
</operation>

<operation id="2884" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2884" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2882 %rbegin334 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1009

]]></Node>
<StgValue><ssdm name="rbegin334"/></StgValue>
</operation>

<operation id="2885" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2885" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2883 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2886" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2886" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2884 %rend335 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1009, i32 %rbegin334

]]></Node>
<StgValue><ssdm name="rend335"/></StgValue>
</operation>

<operation id="2887" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2887" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2885 %rbegin332 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_860

]]></Node>
<StgValue><ssdm name="rbegin332"/></StgValue>
</operation>

<operation id="2888" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2888" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2886 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2889" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2889" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2887 %rend333 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_860, i32 %rbegin332

]]></Node>
<StgValue><ssdm name="rend333"/></StgValue>
</operation>

<operation id="2890" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2890" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2888 %rbegin330 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_954

]]></Node>
<StgValue><ssdm name="rbegin330"/></StgValue>
</operation>

<operation id="2891" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2891" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2889 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2892" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2892" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2890 %rend331 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_954, i32 %rbegin330

]]></Node>
<StgValue><ssdm name="rend331"/></StgValue>
</operation>

<operation id="2893" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2893" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2891 %rbegin328 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1285

]]></Node>
<StgValue><ssdm name="rbegin328"/></StgValue>
</operation>

<operation id="2894" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2894" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2892 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_25, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2895" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2895" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2893 %rend329 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1285, i32 %rbegin328

]]></Node>
<StgValue><ssdm name="rend329"/></StgValue>
</operation>

<operation id="2896" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2896" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2894 %rbegin326 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1005

]]></Node>
<StgValue><ssdm name="rbegin326"/></StgValue>
</operation>

<operation id="2897" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2897" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2895 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2898" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2898" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2896 %rend327 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1005, i32 %rbegin326

]]></Node>
<StgValue><ssdm name="rend327"/></StgValue>
</operation>

<operation id="2899" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2899" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2897 %rbegin324 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_856

]]></Node>
<StgValue><ssdm name="rbegin324"/></StgValue>
</operation>

<operation id="2900" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2900" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2898 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2901" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2901" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2899 %rend325 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_856, i32 %rbegin324

]]></Node>
<StgValue><ssdm name="rend325"/></StgValue>
</operation>

<operation id="2902" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2902" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2900 %rbegin322 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_950

]]></Node>
<StgValue><ssdm name="rbegin322"/></StgValue>
</operation>

<operation id="2903" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2903" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2901 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2904" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2904" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2902 %rend323 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_950, i32 %rbegin322

]]></Node>
<StgValue><ssdm name="rend323"/></StgValue>
</operation>

<operation id="2905" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2905" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2903 %rbegin320 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_935

]]></Node>
<StgValue><ssdm name="rbegin320"/></StgValue>
</operation>

<operation id="2906" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2906" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2904 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2907" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2907" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2905 %rend321 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_935, i32 %rbegin320

]]></Node>
<StgValue><ssdm name="rend321"/></StgValue>
</operation>

<operation id="2908" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2908" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2906 %rbegin318 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_948

]]></Node>
<StgValue><ssdm name="rbegin318"/></StgValue>
</operation>

<operation id="2909" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2909" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2907 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2910" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2910" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2908 %rend319 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_948, i32 %rbegin318

]]></Node>
<StgValue><ssdm name="rend319"/></StgValue>
</operation>

<operation id="2911" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2911" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2909 %rbegin316 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_933

]]></Node>
<StgValue><ssdm name="rbegin316"/></StgValue>
</operation>

<operation id="2912" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2912" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2910 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2913" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2913" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2911 %rend317 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_933, i32 %rbegin316

]]></Node>
<StgValue><ssdm name="rend317"/></StgValue>
</operation>

<operation id="2914" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2914" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2912 %rbegin314 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1250

]]></Node>
<StgValue><ssdm name="rbegin314"/></StgValue>
</operation>

<operation id="2915" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2915" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2913 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2916" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2916" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2914 %rend315 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1250, i32 %rbegin314

]]></Node>
<StgValue><ssdm name="rend315"/></StgValue>
</operation>

<operation id="2917" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2917" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2915 %rbegin312 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_908

]]></Node>
<StgValue><ssdm name="rbegin312"/></StgValue>
</operation>

<operation id="2918" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2918" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2916 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2919" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2919" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2917 %rend313 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_908, i32 %rbegin312

]]></Node>
<StgValue><ssdm name="rend313"/></StgValue>
</operation>

<operation id="2920" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2920" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2918 %rbegin310 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_930

]]></Node>
<StgValue><ssdm name="rbegin310"/></StgValue>
</operation>

<operation id="2921" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2921" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2919 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2922" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2922" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2920 %rend311 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_930, i32 %rbegin310

]]></Node>
<StgValue><ssdm name="rend311"/></StgValue>
</operation>

<operation id="2923" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2923" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2921 %rbegin308 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1246

]]></Node>
<StgValue><ssdm name="rbegin308"/></StgValue>
</operation>

<operation id="2924" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2924" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.entry.1967:2922 %sub_ln73_50 = sub i20 0, i20 %sext_ln40_87

]]></Node>
<StgValue><ssdm name="sub_ln73_50"/></StgValue>
</operation>

<operation id="2925" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2925" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2923 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_50, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2926" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2926" bw="16" op_0_bw="16" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2924 %mult_203 = partselect i16 @_ssdm_op_PartSelect.i16.i20.i32.i32, i20 %sub_ln73_50, i32 4, i32 19

]]></Node>
<StgValue><ssdm name="mult_203"/></StgValue>
</operation>

<operation id="2927" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2927" bw="19" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:2925 %sext_ln41_243 = sext i16 %mult_203

]]></Node>
<StgValue><ssdm name="sext_ln41_243"/></StgValue>
</operation>

<operation id="2928" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2928" bw="18" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:2926 %sext_ln17_171 = sext i16 %mult_203

]]></Node>
<StgValue><ssdm name="sext_ln17_171"/></StgValue>
</operation>

<operation id="2929" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2929" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2927 %rend309 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1246, i32 %rbegin308

]]></Node>
<StgValue><ssdm name="rend309"/></StgValue>
</operation>

<operation id="2930" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2930" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2928 %rbegin306 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_906

]]></Node>
<StgValue><ssdm name="rbegin306"/></StgValue>
</operation>

<operation id="2931" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2931" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2929 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2932" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2932" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2930 %rend307 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_906, i32 %rbegin306

]]></Node>
<StgValue><ssdm name="rend307"/></StgValue>
</operation>

<operation id="2933" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2933" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2931 %rbegin304 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_941

]]></Node>
<StgValue><ssdm name="rbegin304"/></StgValue>
</operation>

<operation id="2934" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2934" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2932 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2935" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2935" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2933 %rend305 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_941, i32 %rbegin304

]]></Node>
<StgValue><ssdm name="rend305"/></StgValue>
</operation>

<operation id="2936" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2936" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2934 %rbegin302 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_927

]]></Node>
<StgValue><ssdm name="rbegin302"/></StgValue>
</operation>

<operation id="2937" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2937" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2935 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_25, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2938" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2938" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2936 %rend303 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_927, i32 %rbegin302

]]></Node>
<StgValue><ssdm name="rend303"/></StgValue>
</operation>

<operation id="2939" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2939" bw="19" op_0_bw="19" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2937 %a_26 = partselect i19 @_ssdm_op_PartSelect.i19.i836.i32.i32, i836 %data_val_read, i32 494, i32 512

]]></Node>
<StgValue><ssdm name="a_26"/></StgValue>
</operation>

<operation id="2940" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2940" bw="22" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:2938 %sext_ln40_89 = sext i19 %a_26

]]></Node>
<StgValue><ssdm name="sext_ln40_89"/></StgValue>
</operation>

<operation id="2941" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2941" bw="25" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:2939 %sext_ln40_90 = sext i19 %a_26

]]></Node>
<StgValue><ssdm name="sext_ln40_90"/></StgValue>
</operation>

<operation id="2942" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2942" bw="20" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:2940 %sext_ln40_91 = sext i19 %a_26

]]></Node>
<StgValue><ssdm name="sext_ln40_91"/></StgValue>
</operation>

<operation id="2943" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2943" bw="21" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:2941 %sext_ln40_92 = sext i19 %a_26

]]></Node>
<StgValue><ssdm name="sext_ln40_92"/></StgValue>
</operation>

<operation id="2944" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2944" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2942 %rbegin298 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_939

]]></Node>
<StgValue><ssdm name="rbegin298"/></StgValue>
</operation>

<operation id="2945" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2945" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
fpga_resource_hint.entry.1967:2943 %mul_ln73_345 = mul i21 %sext_ln40_92, i21 2097150

]]></Node>
<StgValue><ssdm name="mul_ln73_345"/></StgValue>
</operation>

<operation id="2946" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2946" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2944 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln73_345, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2947" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2947" bw="17" op_0_bw="17" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2945 %mult_204 = partselect i17 @_ssdm_op_PartSelect.i17.i21.i32.i32, i21 %mul_ln73_345, i32 4, i32 20

]]></Node>
<StgValue><ssdm name="mult_204"/></StgValue>
</operation>

<operation id="2948" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2948" bw="19" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:2946 %sext_ln41_244 = sext i17 %mult_204

]]></Node>
<StgValue><ssdm name="sext_ln41_244"/></StgValue>
</operation>

<operation id="2949" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2949" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:2947 %sext_ln17_172 = sext i17 %mult_204

]]></Node>
<StgValue><ssdm name="sext_ln17_172"/></StgValue>
</operation>

<operation id="2950" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2950" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2948 %rend299 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_939, i32 %rbegin298

]]></Node>
<StgValue><ssdm name="rend299"/></StgValue>
</operation>

<operation id="2951" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2951" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2949 %rbegin296 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_871

]]></Node>
<StgValue><ssdm name="rbegin296"/></StgValue>
</operation>

<operation id="2952" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2952" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.entry.1967:2950 %sub_ln73_51 = sub i20 0, i20 %sext_ln40_91

]]></Node>
<StgValue><ssdm name="sub_ln73_51"/></StgValue>
</operation>

<operation id="2953" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2953" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2951 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_51, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2954" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2954" bw="16" op_0_bw="16" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2952 %mult_205 = partselect i16 @_ssdm_op_PartSelect.i16.i20.i32.i32, i20 %sub_ln73_51, i32 4, i32 19

]]></Node>
<StgValue><ssdm name="mult_205"/></StgValue>
</operation>

<operation id="2955" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2955" bw="19" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:2953 %sext_ln41_245 = sext i16 %mult_205

]]></Node>
<StgValue><ssdm name="sext_ln41_245"/></StgValue>
</operation>

<operation id="2956" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2956" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:2954 %sext_ln17_173 = sext i16 %mult_205

]]></Node>
<StgValue><ssdm name="sext_ln17_173"/></StgValue>
</operation>

<operation id="2957" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2957" bw="18" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:2955 %sext_ln17_174 = sext i16 %mult_205

]]></Node>
<StgValue><ssdm name="sext_ln17_174"/></StgValue>
</operation>

<operation id="2958" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2958" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2956 %rend297 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_871, i32 %rbegin296

]]></Node>
<StgValue><ssdm name="rend297"/></StgValue>
</operation>

<operation id="2959" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2959" bw="16" op_0_bw="16" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2957 %mult_206 = partselect i16 @_ssdm_op_PartSelect.i16.i836.i32.i32, i836 %data_val_read, i32 497, i32 512

]]></Node>
<StgValue><ssdm name="mult_206"/></StgValue>
</operation>

<operation id="2960" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2960" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:2958 %sext_ln17_72 = sext i16 %mult_206

]]></Node>
<StgValue><ssdm name="sext_ln17_72"/></StgValue>
</operation>

<operation id="2961" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2961" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2959 %rbegin292 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_937

]]></Node>
<StgValue><ssdm name="rbegin292"/></StgValue>
</operation>

<operation id="2962" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2962" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2960 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_51, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2963" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2963" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2961 %rend293 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_937, i32 %rbegin292

]]></Node>
<StgValue><ssdm name="rend293"/></StgValue>
</operation>

<operation id="2964" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2964" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2962 %rbegin290 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_924

]]></Node>
<StgValue><ssdm name="rbegin290"/></StgValue>
</operation>

<operation id="2965" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2965" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2963 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2966" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2966" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2964 %rend291 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_924, i32 %rbegin290

]]></Node>
<StgValue><ssdm name="rend291"/></StgValue>
</operation>

<operation id="2967" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2967" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2965 %rbegin284 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_946

]]></Node>
<StgValue><ssdm name="rbegin284"/></StgValue>
</operation>

<operation id="2968" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2968" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2966 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2969" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2969" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2967 %rend285 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_946, i32 %rbegin284

]]></Node>
<StgValue><ssdm name="rend285"/></StgValue>
</operation>

<operation id="2970" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2970" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2968 %rbegin282 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_867

]]></Node>
<StgValue><ssdm name="rbegin282"/></StgValue>
</operation>

<operation id="2971" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2971" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
fpga_resource_hint.entry.1967:2969 %mul_ln73_346 = mul i25 %sext_ln40_90, i25 33554414

]]></Node>
<StgValue><ssdm name="mul_ln73_346"/></StgValue>
</operation>

<operation id="2972" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2972" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2970 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln73_346, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2973" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2973" bw="19" op_0_bw="19" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2971 %mult_207 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln73_346, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_207"/></StgValue>
</operation>

<operation id="2974" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2974" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2972 %rend283 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_867, i32 %rbegin282

]]></Node>
<StgValue><ssdm name="rend283"/></StgValue>
</operation>

<operation id="2975" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2975" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2973 %rbegin280 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_931

]]></Node>
<StgValue><ssdm name="rbegin280"/></StgValue>
</operation>

<operation id="2976" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2976" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2974 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2977" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2977" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2975 %rend281 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_931, i32 %rbegin280

]]></Node>
<StgValue><ssdm name="rend281"/></StgValue>
</operation>

<operation id="2978" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2978" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2976 %rbegin278 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_943

]]></Node>
<StgValue><ssdm name="rbegin278"/></StgValue>
</operation>

<operation id="2979" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2979" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2977 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2980" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2980" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2978 %rend279 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_943, i32 %rbegin278

]]></Node>
<StgValue><ssdm name="rend279"/></StgValue>
</operation>

<operation id="2981" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2981" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2979 %rbegin276 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_920

]]></Node>
<StgValue><ssdm name="rbegin276"/></StgValue>
</operation>

<operation id="2982" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2982" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2980 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2983" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2983" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2981 %rend277 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_920, i32 %rbegin276

]]></Node>
<StgValue><ssdm name="rend277"/></StgValue>
</operation>

<operation id="2984" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2984" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2982 %rbegin274 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_875

]]></Node>
<StgValue><ssdm name="rbegin274"/></StgValue>
</operation>

<operation id="2985" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2985" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2983 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_51, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2986" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2986" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2984 %rend275 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_875, i32 %rbegin274

]]></Node>
<StgValue><ssdm name="rend275"/></StgValue>
</operation>

<operation id="2987" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2987" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2985 %rbegin272 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_862

]]></Node>
<StgValue><ssdm name="rbegin272"/></StgValue>
</operation>

<operation id="2988" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2988" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2986 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_51, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2989" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2989" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2987 %rend273 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_862, i32 %rbegin272

]]></Node>
<StgValue><ssdm name="rend273"/></StgValue>
</operation>

<operation id="2990" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2990" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2988 %rbegin270 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_904

]]></Node>
<StgValue><ssdm name="rbegin270"/></StgValue>
</operation>

<operation id="2991" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2991" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2989 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_51, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2992" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2992" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2990 %rend271 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_904, i32 %rbegin270

]]></Node>
<StgValue><ssdm name="rend271"/></StgValue>
</operation>

<operation id="2993" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2993" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2991 %rbegin268 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_917

]]></Node>
<StgValue><ssdm name="rbegin268"/></StgValue>
</operation>

<operation id="2994" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2994" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2992 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2995" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2995" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2993 %rend269 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_917, i32 %rbegin268

]]></Node>
<StgValue><ssdm name="rend269"/></StgValue>
</operation>

<operation id="2996" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2996" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:2994 %rbegin266 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_942

]]></Node>
<StgValue><ssdm name="rbegin266"/></StgValue>
</operation>

<operation id="2997" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2997" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:2995 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_26, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="2998" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2998" bw="15" op_0_bw="15" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2996 %mult_208 = partselect i15 @_ssdm_op_PartSelect.i15.i836.i32.i32, i836 %data_val_read, i32 498, i32 512

]]></Node>
<StgValue><ssdm name="mult_208"/></StgValue>
</operation>

<operation id="2999" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2999" bw="19" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.1967:2997 %sext_ln41_246 = sext i15 %mult_208

]]></Node>
<StgValue><ssdm name="sext_ln41_246"/></StgValue>
</operation>

<operation id="3000" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3000" bw="16" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.1967:2998 %sext_ln17_73 = sext i15 %mult_208

]]></Node>
<StgValue><ssdm name="sext_ln17_73"/></StgValue>
</operation>

<operation id="3001" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3001" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:2999 %rend267 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_942, i32 %rbegin266

]]></Node>
<StgValue><ssdm name="rend267"/></StgValue>
</operation>

<operation id="3002" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3002" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3000 %rbegin264 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_858

]]></Node>
<StgValue><ssdm name="rbegin264"/></StgValue>
</operation>

<operation id="3003" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3003" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3001 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_26, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3004" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3004" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3002 %rend265 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_858, i32 %rbegin264

]]></Node>
<StgValue><ssdm name="rend265"/></StgValue>
</operation>

<operation id="3005" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3005" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3003 %rbegin262 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_940

]]></Node>
<StgValue><ssdm name="rbegin262"/></StgValue>
</operation>

<operation id="3006" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3006" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3004 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_51, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3007" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3007" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3005 %rend263 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_940, i32 %rbegin262

]]></Node>
<StgValue><ssdm name="rend263"/></StgValue>
</operation>

<operation id="3008" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3008" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3006 %rbegin258 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_928

]]></Node>
<StgValue><ssdm name="rbegin258"/></StgValue>
</operation>

<operation id="3009" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3009" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3007 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3010" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3010" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3008 %rend259 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_928, i32 %rbegin258

]]></Node>
<StgValue><ssdm name="rend259"/></StgValue>
</operation>

<operation id="3011" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3011" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3009 %rbegin256 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_926

]]></Node>
<StgValue><ssdm name="rbegin256"/></StgValue>
</operation>

<operation id="3012" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3012" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3010 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3013" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3013" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3011 %rend257 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_926, i32 %rbegin256

]]></Node>
<StgValue><ssdm name="rend257"/></StgValue>
</operation>

<operation id="3014" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3014" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3012 %rbegin254 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_879

]]></Node>
<StgValue><ssdm name="rbegin254"/></StgValue>
</operation>

<operation id="3015" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3015" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3013 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_26, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3016" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3016" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3014 %rend255 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_879, i32 %rbegin254

]]></Node>
<StgValue><ssdm name="rend255"/></StgValue>
</operation>

<operation id="3017" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3017" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3015 %rbegin252 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_974

]]></Node>
<StgValue><ssdm name="rbegin252"/></StgValue>
</operation>

<operation id="3018" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3018" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3016 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_26, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3019" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3019" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3017 %rend253 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_974, i32 %rbegin252

]]></Node>
<StgValue><ssdm name="rend253"/></StgValue>
</operation>

<operation id="3020" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3020" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3018 %rbegin250 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_841

]]></Node>
<StgValue><ssdm name="rbegin250"/></StgValue>
</operation>

<operation id="3021" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3021" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
fpga_resource_hint.entry.1967:3019 %mul_ln73_347 = mul i22 %sext_ln40_89, i22 3

]]></Node>
<StgValue><ssdm name="mul_ln73_347"/></StgValue>
</operation>

<operation id="3022" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3022" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3020 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73_347, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3023" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3023" bw="18" op_0_bw="18" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3021 %mult_209 = partselect i18 @_ssdm_op_PartSelect.i18.i22.i32.i32, i22 %mul_ln73_347, i32 4, i32 21

]]></Node>
<StgValue><ssdm name="mult_209"/></StgValue>
</operation>

<operation id="3024" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3024" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:3022 %sext_ln41_247 = sext i18 %mult_209

]]></Node>
<StgValue><ssdm name="sext_ln41_247"/></StgValue>
</operation>

<operation id="3025" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3025" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3023 %rend251 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_841, i32 %rbegin250

]]></Node>
<StgValue><ssdm name="rend251"/></StgValue>
</operation>

<operation id="3026" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3026" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3024 %rbegin248 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_944

]]></Node>
<StgValue><ssdm name="rbegin248"/></StgValue>
</operation>

<operation id="3027" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3027" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3025 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln73_345, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3028" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3028" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3026 %rend249 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_944, i32 %rbegin248

]]></Node>
<StgValue><ssdm name="rend249"/></StgValue>
</operation>

<operation id="3029" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3029" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3027 %rbegin246 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_958

]]></Node>
<StgValue><ssdm name="rbegin246"/></StgValue>
</operation>

<operation id="3030" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3030" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3028 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3031" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3031" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3029 %rend247 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_958, i32 %rbegin246

]]></Node>
<StgValue><ssdm name="rend247"/></StgValue>
</operation>

<operation id="3032" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3032" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3030 %rbegin244 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_903

]]></Node>
<StgValue><ssdm name="rbegin244"/></StgValue>
</operation>

<operation id="3033" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3033" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3031 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_26, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3034" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3034" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3032 %rend245 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_903, i32 %rbegin244

]]></Node>
<StgValue><ssdm name="rend245"/></StgValue>
</operation>

<operation id="3035" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3035" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3033 %rbegin240 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_922

]]></Node>
<StgValue><ssdm name="rbegin240"/></StgValue>
</operation>

<operation id="3036" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3036" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3034 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3037" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3037" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3035 %rend241 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_922, i32 %rbegin240

]]></Node>
<StgValue><ssdm name="rend241"/></StgValue>
</operation>

<operation id="3038" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3038" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3036 %rbegin238 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_907

]]></Node>
<StgValue><ssdm name="rbegin238"/></StgValue>
</operation>

<operation id="3039" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3039" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3037 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln73_345, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3040" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3040" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3038 %rend239 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_907, i32 %rbegin238

]]></Node>
<StgValue><ssdm name="rend239"/></StgValue>
</operation>

<operation id="3041" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3041" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3039 %rbegin236 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_919

]]></Node>
<StgValue><ssdm name="rbegin236"/></StgValue>
</operation>

<operation id="3042" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3042" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3040 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3043" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3043" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3041 %rend237 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_919, i32 %rbegin236

]]></Node>
<StgValue><ssdm name="rend237"/></StgValue>
</operation>

<operation id="3044" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3044" bw="19" op_0_bw="19" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3042 %a_27 = partselect i19 @_ssdm_op_PartSelect.i19.i836.i32.i32, i836 %data_val_read, i32 513, i32 531

]]></Node>
<StgValue><ssdm name="a_27"/></StgValue>
</operation>

<operation id="3045" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3045" bw="22" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:3043 %sext_ln40_93 = sext i19 %a_27

]]></Node>
<StgValue><ssdm name="sext_ln40_93"/></StgValue>
</operation>

<operation id="3046" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3046" bw="23" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:3044 %sext_ln40_94 = sext i19 %a_27

]]></Node>
<StgValue><ssdm name="sext_ln40_94"/></StgValue>
</operation>

<operation id="3047" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3047" bw="27" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:3045 %sext_ln40_95 = sext i19 %a_27

]]></Node>
<StgValue><ssdm name="sext_ln40_95"/></StgValue>
</operation>

<operation id="3048" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3048" bw="20" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:3046 %sext_ln40_96 = sext i19 %a_27

]]></Node>
<StgValue><ssdm name="sext_ln40_96"/></StgValue>
</operation>

<operation id="3049" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3049" bw="21" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:3047 %sext_ln40_97 = sext i19 %a_27

]]></Node>
<StgValue><ssdm name="sext_ln40_97"/></StgValue>
</operation>

<operation id="3050" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3050" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3048 %rbegin234 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_905

]]></Node>
<StgValue><ssdm name="rbegin234"/></StgValue>
</operation>

<operation id="3051" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3051" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3049 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_27, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3052" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3052" bw="15" op_0_bw="15" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3050 %mult_210 = partselect i15 @_ssdm_op_PartSelect.i15.i836.i32.i32, i836 %data_val_read, i32 517, i32 531

]]></Node>
<StgValue><ssdm name="mult_210"/></StgValue>
</operation>

<operation id="3053" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3053" bw="17" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.1967:3051 %sext_ln17_74 = sext i15 %mult_210

]]></Node>
<StgValue><ssdm name="sext_ln17_74"/></StgValue>
</operation>

<operation id="3054" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3054" bw="16" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.1967:3052 %sext_ln17_75 = sext i15 %mult_210

]]></Node>
<StgValue><ssdm name="sext_ln17_75"/></StgValue>
</operation>

<operation id="3055" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3055" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3053 %rend235 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_905, i32 %rbegin234

]]></Node>
<StgValue><ssdm name="rend235"/></StgValue>
</operation>

<operation id="3056" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3056" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3054 %rbegin232 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_918

]]></Node>
<StgValue><ssdm name="rbegin232"/></StgValue>
</operation>

<operation id="3057" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3057" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
fpga_resource_hint.entry.1967:3055 %mul_ln73_348 = mul i21 %sext_ln40_97, i21 2097150

]]></Node>
<StgValue><ssdm name="mul_ln73_348"/></StgValue>
</operation>

<operation id="3058" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3058" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3056 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln73_348, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3059" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3059" bw="17" op_0_bw="17" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3057 %mult_211 = partselect i17 @_ssdm_op_PartSelect.i17.i21.i32.i32, i21 %mul_ln73_348, i32 4, i32 20

]]></Node>
<StgValue><ssdm name="mult_211"/></StgValue>
</operation>

<operation id="3060" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3060" bw="19" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:3058 %sext_ln41_248 = sext i17 %mult_211

]]></Node>
<StgValue><ssdm name="sext_ln41_248"/></StgValue>
</operation>

<operation id="3061" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3061" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:3059 %sext_ln17_175 = sext i17 %mult_211

]]></Node>
<StgValue><ssdm name="sext_ln17_175"/></StgValue>
</operation>

<operation id="3062" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3062" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3060 %rend233 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_918, i32 %rbegin232

]]></Node>
<StgValue><ssdm name="rend233"/></StgValue>
</operation>

<operation id="3063" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3063" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3061 %rbegin230 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_929

]]></Node>
<StgValue><ssdm name="rbegin230"/></StgValue>
</operation>

<operation id="3064" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3064" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.entry.1967:3062 %sub_ln73_52 = sub i20 0, i20 %sext_ln40_96

]]></Node>
<StgValue><ssdm name="sub_ln73_52"/></StgValue>
</operation>

<operation id="3065" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3065" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3063 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_52, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3066" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3066" bw="16" op_0_bw="16" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3064 %mult_212 = partselect i16 @_ssdm_op_PartSelect.i16.i20.i32.i32, i20 %sub_ln73_52, i32 4, i32 19

]]></Node>
<StgValue><ssdm name="mult_212"/></StgValue>
</operation>

<operation id="3067" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3067" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:3065 %sext_ln17_176 = sext i16 %mult_212

]]></Node>
<StgValue><ssdm name="sext_ln17_176"/></StgValue>
</operation>

<operation id="3068" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3068" bw="18" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:3066 %sext_ln17_177 = sext i16 %mult_212

]]></Node>
<StgValue><ssdm name="sext_ln17_177"/></StgValue>
</operation>

<operation id="3069" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3069" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3067 %rend231 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_929, i32 %rbegin230

]]></Node>
<StgValue><ssdm name="rend231"/></StgValue>
</operation>

<operation id="3070" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3070" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3068 %rbegin228 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_955

]]></Node>
<StgValue><ssdm name="rbegin228"/></StgValue>
</operation>

<operation id="3071" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3071" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3069 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_27, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3072" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3072" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3070 %rend229 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_955, i32 %rbegin228

]]></Node>
<StgValue><ssdm name="rend229"/></StgValue>
</operation>

<operation id="3073" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3073" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3071 %rbegin226 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_915

]]></Node>
<StgValue><ssdm name="rbegin226"/></StgValue>
</operation>

<operation id="3074" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3074" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3072 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_52, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3075" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3075" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3073 %rend227 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_915, i32 %rbegin226

]]></Node>
<StgValue><ssdm name="rend227"/></StgValue>
</operation>

<operation id="3076" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3076" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3074 %rbegin224 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_938

]]></Node>
<StgValue><ssdm name="rbegin224"/></StgValue>
</operation>

<operation id="3077" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3077" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3075 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln73_348, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3078" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3078" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3076 %rend225 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_938, i32 %rbegin224

]]></Node>
<StgValue><ssdm name="rend225"/></StgValue>
</operation>

<operation id="3079" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3079" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3077 %rbegin222 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_951

]]></Node>
<StgValue><ssdm name="rbegin222"/></StgValue>
</operation>

<operation id="3080" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3080" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3078 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3081" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3081" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3079 %rend223 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_951, i32 %rbegin222

]]></Node>
<StgValue><ssdm name="rend223"/></StgValue>
</operation>

<operation id="3082" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3082" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3080 %rbegin220 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_936

]]></Node>
<StgValue><ssdm name="rbegin220"/></StgValue>
</operation>

<operation id="3083" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3083" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3081 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3084" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3084" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3082 %rend221 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_936, i32 %rbegin220

]]></Node>
<StgValue><ssdm name="rend221"/></StgValue>
</operation>

<operation id="3085" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3085" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3083 %rbegin218 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_912

]]></Node>
<StgValue><ssdm name="rbegin218"/></StgValue>
</operation>

<operation id="3086" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3086" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
fpga_resource_hint.entry.1967:3084 %mul_ln73_349 = mul i27 %sext_ln40_95, i27 134217631

]]></Node>
<StgValue><ssdm name="mul_ln73_349"/></StgValue>
</operation>

<operation id="3087" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3087" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3085 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i27 %mul_ln73_349, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3088" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3088" bw="19" op_0_bw="19" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3086 %mult_213 = partselect i19 @_ssdm_op_PartSelect.i19.i27.i32.i32, i27 %mul_ln73_349, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_213"/></StgValue>
</operation>

<operation id="3089" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3089" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3087 %rend219 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_912, i32 %rbegin218

]]></Node>
<StgValue><ssdm name="rend219"/></StgValue>
</operation>

<operation id="3090" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3090" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3088 %rbegin216 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_925

]]></Node>
<StgValue><ssdm name="rbegin216"/></StgValue>
</operation>

<operation id="3091" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3091" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3089 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_52, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3092" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3092" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3090 %rend217 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_925, i32 %rbegin216

]]></Node>
<StgValue><ssdm name="rend217"/></StgValue>
</operation>

<operation id="3093" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3093" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3091 %rbegin214 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_923

]]></Node>
<StgValue><ssdm name="rbegin214"/></StgValue>
</operation>

<operation id="3094" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3094" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3092 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3095" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3095" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3093 %rend215 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_923, i32 %rbegin214

]]></Node>
<StgValue><ssdm name="rend215"/></StgValue>
</operation>

<operation id="3096" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3096" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3094 %rbegin212 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_909

]]></Node>
<StgValue><ssdm name="rbegin212"/></StgValue>
</operation>

<operation id="3097" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3097" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3095 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3098" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3098" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3096 %rend213 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_909, i32 %rbegin212

]]></Node>
<StgValue><ssdm name="rend213"/></StgValue>
</operation>

<operation id="3099" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3099" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3097 %rbegin210 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_916

]]></Node>
<StgValue><ssdm name="rbegin210"/></StgValue>
</operation>

<operation id="3100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3100" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3098 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_52, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3101" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3099 %rend211 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_916, i32 %rbegin210

]]></Node>
<StgValue><ssdm name="rend211"/></StgValue>
</operation>

<operation id="3102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3102" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3100 %rbegin208 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_956

]]></Node>
<StgValue><ssdm name="rbegin208"/></StgValue>
</operation>

<operation id="3103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3103" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3101 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3104" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3102 %rend209 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_956, i32 %rbegin208

]]></Node>
<StgValue><ssdm name="rend209"/></StgValue>
</operation>

<operation id="3105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3105" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3103 %rbegin206 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_914

]]></Node>
<StgValue><ssdm name="rbegin206"/></StgValue>
</operation>

<operation id="3106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3106" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3104 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_27, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3107" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3105 %rend207 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_914, i32 %rbegin206

]]></Node>
<StgValue><ssdm name="rend207"/></StgValue>
</operation>

<operation id="3108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3108" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3106 %rbegin204 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_913

]]></Node>
<StgValue><ssdm name="rbegin204"/></StgValue>
</operation>

<operation id="3109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3109" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3107 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3110" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3108 %rend205 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_913, i32 %rbegin204

]]></Node>
<StgValue><ssdm name="rend205"/></StgValue>
</operation>

<operation id="3111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3111" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3109 %rbegin202 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_952

]]></Node>
<StgValue><ssdm name="rbegin202"/></StgValue>
</operation>

<operation id="3112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3112" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3110 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_27, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3113" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3111 %rend203 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_952, i32 %rbegin202

]]></Node>
<StgValue><ssdm name="rend203"/></StgValue>
</operation>

<operation id="3114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3114" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3112 %rbegin200 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_911

]]></Node>
<StgValue><ssdm name="rbegin200"/></StgValue>
</operation>

<operation id="3115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3115" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3113 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln73_348, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3116" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3114 %rend201 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_911, i32 %rbegin200

]]></Node>
<StgValue><ssdm name="rend201"/></StgValue>
</operation>

<operation id="3117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3117" bw="16" op_0_bw="16" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3115 %mult_214 = partselect i16 @_ssdm_op_PartSelect.i16.i836.i32.i32, i836 %data_val_read, i32 516, i32 531

]]></Node>
<StgValue><ssdm name="mult_214"/></StgValue>
</operation>

<operation id="3118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3118" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:3116 %sext_ln17_76 = sext i16 %mult_214

]]></Node>
<StgValue><ssdm name="sext_ln17_76"/></StgValue>
</operation>

<operation id="3119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3119" bw="18" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:3117 %sext_ln17_77 = sext i16 %mult_214

]]></Node>
<StgValue><ssdm name="sext_ln17_77"/></StgValue>
</operation>

<operation id="3120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3120" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3118 %rbegin194 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_882

]]></Node>
<StgValue><ssdm name="rbegin194"/></StgValue>
</operation>

<operation id="3121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3121" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3119 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_27, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3122" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3120 %rend195 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_882, i32 %rbegin194

]]></Node>
<StgValue><ssdm name="rend195"/></StgValue>
</operation>

<operation id="3123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3123" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3121 %rbegin190 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_895

]]></Node>
<StgValue><ssdm name="rbegin190"/></StgValue>
</operation>

<operation id="3124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3124" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3122 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3125" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3123 %rend191 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_895, i32 %rbegin190

]]></Node>
<StgValue><ssdm name="rend191"/></StgValue>
</operation>

<operation id="3126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3126" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3124 %rbegin186 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1027

]]></Node>
<StgValue><ssdm name="rbegin186"/></StgValue>
</operation>

<operation id="3127" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3127" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
fpga_resource_hint.entry.1967:3125 %mul_ln73_350 = mul i23 %sext_ln40_94, i23 8388600

]]></Node>
<StgValue><ssdm name="mul_ln73_350"/></StgValue>
</operation>

<operation id="3128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3128" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3126 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln73_350, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3129" bw="19" op_0_bw="19" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3127 %mult_215 = partselect i19 @_ssdm_op_PartSelect.i19.i23.i32.i32, i23 %mul_ln73_350, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_215"/></StgValue>
</operation>

<operation id="3130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3130" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3128 %rend187 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1027, i32 %rbegin186

]]></Node>
<StgValue><ssdm name="rend187"/></StgValue>
</operation>

<operation id="3131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3131" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3129 %rbegin184 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_852

]]></Node>
<StgValue><ssdm name="rbegin184"/></StgValue>
</operation>

<operation id="3132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3132" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3130 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_27, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3133" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3131 %rend185 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_852, i32 %rbegin184

]]></Node>
<StgValue><ssdm name="rend185"/></StgValue>
</operation>

<operation id="3134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3134" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3132 %rbegin182 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_865

]]></Node>
<StgValue><ssdm name="rbegin182"/></StgValue>
</operation>

<operation id="3135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3135" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3133 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3136" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3134 %rend183 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_865, i32 %rbegin182

]]></Node>
<StgValue><ssdm name="rend183"/></StgValue>
</operation>

<operation id="3137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3137" bw="17" op_0_bw="17" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3135 %mult_216 = partselect i17 @_ssdm_op_PartSelect.i17.i836.i32.i32, i836 %data_val_read, i32 515, i32 531

]]></Node>
<StgValue><ssdm name="mult_216"/></StgValue>
</operation>

<operation id="3138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3138" bw="19" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:3136 %sext_ln41_249 = sext i17 %mult_216

]]></Node>
<StgValue><ssdm name="sext_ln41_249"/></StgValue>
</operation>

<operation id="3139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3139" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3137 %rbegin176 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_890

]]></Node>
<StgValue><ssdm name="rbegin176"/></StgValue>
</operation>

<operation id="3140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3140" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3138 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_27, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3141" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3139 %rend177 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_890, i32 %rbegin176

]]></Node>
<StgValue><ssdm name="rend177"/></StgValue>
</operation>

<operation id="3142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3142" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3140 %rbegin172 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1035

]]></Node>
<StgValue><ssdm name="rbegin172"/></StgValue>
</operation>

<operation id="3143" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3143" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
fpga_resource_hint.entry.1967:3141 %mul_ln73_351 = mul i22 %sext_ln40_93, i22 4194300

]]></Node>
<StgValue><ssdm name="mul_ln73_351"/></StgValue>
</operation>

<operation id="3144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3144" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3142 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73_351, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3145" bw="18" op_0_bw="18" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3143 %mult_217 = partselect i18 @_ssdm_op_PartSelect.i18.i22.i32.i32, i22 %mul_ln73_351, i32 4, i32 21

]]></Node>
<StgValue><ssdm name="mult_217"/></StgValue>
</operation>

<operation id="3146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3146" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:3144 %sext_ln41_250 = sext i18 %mult_217

]]></Node>
<StgValue><ssdm name="sext_ln41_250"/></StgValue>
</operation>

<operation id="3147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3147" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3145 %rend173 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1035, i32 %rbegin172

]]></Node>
<StgValue><ssdm name="rend173"/></StgValue>
</operation>

<operation id="3148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3148" bw="19" op_0_bw="19" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3146 %a_28 = partselect i19 @_ssdm_op_PartSelect.i19.i836.i32.i32, i836 %data_val_read, i32 532, i32 550

]]></Node>
<StgValue><ssdm name="a_28"/></StgValue>
</operation>

<operation id="3149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3149" bw="21" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:3147 %sext_ln40_98 = sext i19 %a_28

]]></Node>
<StgValue><ssdm name="sext_ln40_98"/></StgValue>
</operation>

<operation id="3150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3150" bw="22" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:3148 %sext_ln40_99 = sext i19 %a_28

]]></Node>
<StgValue><ssdm name="sext_ln40_99"/></StgValue>
</operation>

<operation id="3151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3151" bw="20" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:3149 %sext_ln40_100 = sext i19 %a_28

]]></Node>
<StgValue><ssdm name="sext_ln40_100"/></StgValue>
</operation>

<operation id="3152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3152" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3150 %rbegin170 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_900

]]></Node>
<StgValue><ssdm name="rbegin170"/></StgValue>
</operation>

<operation id="3153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3153" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3151 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3154" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3152 %rend171 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_900, i32 %rbegin170

]]></Node>
<StgValue><ssdm name="rend171"/></StgValue>
</operation>

<operation id="3155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3155" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3153 %rbegin168 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_873

]]></Node>
<StgValue><ssdm name="rbegin168"/></StgValue>
</operation>

<operation id="3156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3156" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3154 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3157" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3155 %rend169 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_873, i32 %rbegin168

]]></Node>
<StgValue><ssdm name="rend169"/></StgValue>
</operation>

<operation id="3158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3158" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3156 %rbegin166 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_886

]]></Node>
<StgValue><ssdm name="rbegin166"/></StgValue>
</operation>

<operation id="3159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3159" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3157 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3160" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3158 %rend167 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_886, i32 %rbegin166

]]></Node>
<StgValue><ssdm name="rend167"/></StgValue>
</operation>

<operation id="3161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3161" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3159 %rbegin164 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1031

]]></Node>
<StgValue><ssdm name="rbegin164"/></StgValue>
</operation>

<operation id="3162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3162" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3160 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3163" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3161 %rend165 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1031, i32 %rbegin164

]]></Node>
<StgValue><ssdm name="rend165"/></StgValue>
</operation>

<operation id="3164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3164" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3162 %rbegin162 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_896

]]></Node>
<StgValue><ssdm name="rbegin162"/></StgValue>
</operation>

<operation id="3165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3165" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3163 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3166" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3164 %rend163 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_896, i32 %rbegin162

]]></Node>
<StgValue><ssdm name="rend163"/></StgValue>
</operation>

<operation id="3167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3167" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3165 %rbegin160 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_869

]]></Node>
<StgValue><ssdm name="rbegin160"/></StgValue>
</operation>

<operation id="3168" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3168" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.entry.1967:3166 %sub_ln73_53 = sub i20 0, i20 %sext_ln40_100

]]></Node>
<StgValue><ssdm name="sub_ln73_53"/></StgValue>
</operation>

<operation id="3169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3169" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3167 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_53, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3170" bw="16" op_0_bw="16" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3168 %mult_218 = partselect i16 @_ssdm_op_PartSelect.i16.i20.i32.i32, i20 %sub_ln73_53, i32 4, i32 19

]]></Node>
<StgValue><ssdm name="mult_218"/></StgValue>
</operation>

<operation id="3171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3171" bw="18" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:3169 %sext_ln17_178 = sext i16 %mult_218

]]></Node>
<StgValue><ssdm name="sext_ln17_178"/></StgValue>
</operation>

<operation id="3172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3172" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3170 %rend161 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_869, i32 %rbegin160

]]></Node>
<StgValue><ssdm name="rend161"/></StgValue>
</operation>

<operation id="3173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3173" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3171 %rbegin158 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_961

]]></Node>
<StgValue><ssdm name="rbegin158"/></StgValue>
</operation>

<operation id="3174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3174" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3172 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3175" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3173 %rend159 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_961, i32 %rbegin158

]]></Node>
<StgValue><ssdm name="rend159"/></StgValue>
</operation>

<operation id="3176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3176" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3174 %rbegin156 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_880

]]></Node>
<StgValue><ssdm name="rbegin156"/></StgValue>
</operation>

<operation id="3177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3177" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3175 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3178" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3176 %rend157 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_880, i32 %rbegin156

]]></Node>
<StgValue><ssdm name="rend157"/></StgValue>
</operation>

<operation id="3179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3179" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3177 %rbegin154 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_892

]]></Node>
<StgValue><ssdm name="rbegin154"/></StgValue>
</operation>

<operation id="3180" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3180" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
fpga_resource_hint.entry.1967:3178 %mul_ln73_352 = mul i22 %sext_ln40_99, i22 4194300

]]></Node>
<StgValue><ssdm name="mul_ln73_352"/></StgValue>
</operation>

<operation id="3181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3181" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3179 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73_352, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3182" bw="18" op_0_bw="18" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3180 %mult_219 = partselect i18 @_ssdm_op_PartSelect.i18.i22.i32.i32, i22 %mul_ln73_352, i32 4, i32 21

]]></Node>
<StgValue><ssdm name="mult_219"/></StgValue>
</operation>

<operation id="3183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3183" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:3181 %sext_ln41_251 = sext i18 %mult_219

]]></Node>
<StgValue><ssdm name="sext_ln41_251"/></StgValue>
</operation>

<operation id="3184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3184" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3182 %rend155 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_892, i32 %rbegin154

]]></Node>
<StgValue><ssdm name="rend155"/></StgValue>
</operation>

<operation id="3185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3185" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3183 %rbegin152 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_878

]]></Node>
<StgValue><ssdm name="rbegin152"/></StgValue>
</operation>

<operation id="3186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3186" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3184 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3187" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3185 %rend153 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_878, i32 %rbegin152

]]></Node>
<StgValue><ssdm name="rend153"/></StgValue>
</operation>

<operation id="3188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3188" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3186 %rbegin150 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_877

]]></Node>
<StgValue><ssdm name="rbegin150"/></StgValue>
</operation>

<operation id="3189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3189" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3187 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3190" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3188 %rend151 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_877, i32 %rbegin150

]]></Node>
<StgValue><ssdm name="rend151"/></StgValue>
</operation>

<operation id="3191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3191" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3189 %rbegin148 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_864

]]></Node>
<StgValue><ssdm name="rbegin148"/></StgValue>
</operation>

<operation id="3192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3192" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3190 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3193" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3191 %rend149 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_864, i32 %rbegin148

]]></Node>
<StgValue><ssdm name="rend149"/></StgValue>
</operation>

<operation id="3194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3194" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3192 %rbegin146 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_995

]]></Node>
<StgValue><ssdm name="rbegin146"/></StgValue>
</operation>

<operation id="3195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3195" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3193 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3196" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3194 %rend147 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_995, i32 %rbegin146

]]></Node>
<StgValue><ssdm name="rend147"/></StgValue>
</operation>

<operation id="3197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3197" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3195 %rbegin144 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1036

]]></Node>
<StgValue><ssdm name="rbegin144"/></StgValue>
</operation>

<operation id="3198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3198" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3196 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3199" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3197 %rend145 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1036, i32 %rbegin144

]]></Node>
<StgValue><ssdm name="rend145"/></StgValue>
</operation>

<operation id="3200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3200" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3198 %rbegin142 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1420

]]></Node>
<StgValue><ssdm name="rbegin142"/></StgValue>
</operation>

<operation id="3201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3201" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3199 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3202" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3200 %rend143 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1420, i32 %rbegin142

]]></Node>
<StgValue><ssdm name="rend143"/></StgValue>
</operation>

<operation id="3203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3203" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3201 %rbegin140 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_874

]]></Node>
<StgValue><ssdm name="rbegin140"/></StgValue>
</operation>

<operation id="3204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3204" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3202 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3205" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3203 %rend141 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_874, i32 %rbegin140

]]></Node>
<StgValue><ssdm name="rend141"/></StgValue>
</operation>

<operation id="3206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3206" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3204 %rbegin138 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_991

]]></Node>
<StgValue><ssdm name="rbegin138"/></StgValue>
</operation>

<operation id="3207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3207" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3205 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3208" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3206 %rend139 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_991, i32 %rbegin138

]]></Node>
<StgValue><ssdm name="rend139"/></StgValue>
</operation>

<operation id="3209" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3209" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3207 %rbegin136 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1032

]]></Node>
<StgValue><ssdm name="rbegin136"/></StgValue>
</operation>

<operation id="3210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3210" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3208 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3211" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3209 %rend137 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1032, i32 %rbegin136

]]></Node>
<StgValue><ssdm name="rend137"/></StgValue>
</operation>

<operation id="3212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3212" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3210 %rbegin132 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1416

]]></Node>
<StgValue><ssdm name="rbegin132"/></StgValue>
</operation>

<operation id="3213" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3213" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3211 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3214" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3212 %rend133 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1416, i32 %rbegin132

]]></Node>
<StgValue><ssdm name="rend133"/></StgValue>
</operation>

<operation id="3215" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3215" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3213 %rbegin130 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_870

]]></Node>
<StgValue><ssdm name="rbegin130"/></StgValue>
</operation>

<operation id="3216" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3216" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3214 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3217" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3217" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3215 %rend131 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_870, i32 %rbegin130

]]></Node>
<StgValue><ssdm name="rend131"/></StgValue>
</operation>

<operation id="3218" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3218" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3216 %rbegin128 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_868

]]></Node>
<StgValue><ssdm name="rbegin128"/></StgValue>
</operation>

<operation id="3219" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3219" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3217 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3220" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3220" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3218 %rend129 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_868, i32 %rbegin128

]]></Node>
<StgValue><ssdm name="rend129"/></StgValue>
</operation>

<operation id="3221" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3221" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3219 %rbegin126 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_934

]]></Node>
<StgValue><ssdm name="rbegin126"/></StgValue>
</operation>

<operation id="3222" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3222" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3220 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3223" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3223" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3221 %rend127 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_934, i32 %rbegin126

]]></Node>
<StgValue><ssdm name="rend127"/></StgValue>
</operation>

<operation id="3224" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3224" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3222 %rbegin124 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_947

]]></Node>
<StgValue><ssdm name="rbegin124"/></StgValue>
</operation>

<operation id="3225" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3225" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3223 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3226" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3226" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3224 %rend125 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_947, i32 %rbegin124

]]></Node>
<StgValue><ssdm name="rend125"/></StgValue>
</operation>

<operation id="3227" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3227" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3225 %rbegin122 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_932

]]></Node>
<StgValue><ssdm name="rbegin122"/></StgValue>
</operation>

<operation id="3228" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3228" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3226 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73_352, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3229" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3229" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3227 %rend123 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_932, i32 %rbegin122

]]></Node>
<StgValue><ssdm name="rend123"/></StgValue>
</operation>

<operation id="3230" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3230" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3228 %rbegin120 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_891

]]></Node>
<StgValue><ssdm name="rbegin120"/></StgValue>
</operation>

<operation id="3231" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3231" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3229 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3232" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3232" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3230 %rend121 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_891, i32 %rbegin120

]]></Node>
<StgValue><ssdm name="rend121"/></StgValue>
</operation>

<operation id="3233" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3233" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3231 %rbegin118 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_902

]]></Node>
<StgValue><ssdm name="rbegin118"/></StgValue>
</operation>

<operation id="3234" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3234" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3232 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3235" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3235" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3233 %rend119 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_902, i32 %rbegin118

]]></Node>
<StgValue><ssdm name="rend119"/></StgValue>
</operation>

<operation id="3236" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3236" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3234 %rbegin116 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_901

]]></Node>
<StgValue><ssdm name="rbegin116"/></StgValue>
</operation>

<operation id="3237" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3237" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
fpga_resource_hint.entry.1967:3235 %mul_ln73_353 = mul i21 %sext_ln40_98, i21 2097150

]]></Node>
<StgValue><ssdm name="mul_ln73_353"/></StgValue>
</operation>

<operation id="3238" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3238" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3236 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln73_353, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3239" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3239" bw="17" op_0_bw="17" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3237 %mult_220 = partselect i17 @_ssdm_op_PartSelect.i17.i21.i32.i32, i21 %mul_ln73_353, i32 4, i32 20

]]></Node>
<StgValue><ssdm name="mult_220"/></StgValue>
</operation>

<operation id="3240" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3240" bw="19" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:3238 %sext_ln41_252 = sext i17 %mult_220

]]></Node>
<StgValue><ssdm name="sext_ln41_252"/></StgValue>
</operation>

<operation id="3241" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3241" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3239 %rend117 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_901, i32 %rbegin116

]]></Node>
<StgValue><ssdm name="rend117"/></StgValue>
</operation>

<operation id="3242" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3242" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3240 %rbegin114 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_861

]]></Node>
<StgValue><ssdm name="rbegin114"/></StgValue>
</operation>

<operation id="3243" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3243" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3241 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3244" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3244" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3242 %rend115 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_861, i32 %rbegin114

]]></Node>
<StgValue><ssdm name="rend115"/></StgValue>
</operation>

<operation id="3245" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3245" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3243 %rbegin112 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_872

]]></Node>
<StgValue><ssdm name="rbegin112"/></StgValue>
</operation>

<operation id="3246" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3246" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3244 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3247" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3247" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3245 %rend113 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_872, i32 %rbegin112

]]></Node>
<StgValue><ssdm name="rend113"/></StgValue>
</operation>

<operation id="3248" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3248" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3246 %rbegin110 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_898

]]></Node>
<StgValue><ssdm name="rbegin110"/></StgValue>
</operation>

<operation id="3249" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3249" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3247 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3250" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3250" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3248 %rend111 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_898, i32 %rbegin110

]]></Node>
<StgValue><ssdm name="rend111"/></StgValue>
</operation>

<operation id="3251" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3251" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3249 %rbegin108 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_897

]]></Node>
<StgValue><ssdm name="rbegin108"/></StgValue>
</operation>

<operation id="3252" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3252" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3250 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3253" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3253" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3251 %rend109 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_897, i32 %rbegin108

]]></Node>
<StgValue><ssdm name="rend109"/></StgValue>
</operation>

<operation id="3254" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3254" bw="19" op_0_bw="19" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3252 %a_29 = partselect i19 @_ssdm_op_PartSelect.i19.i836.i32.i32, i836 %data_val_read, i32 551, i32 569

]]></Node>
<StgValue><ssdm name="a_29"/></StgValue>
</operation>

<operation id="3255" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3255" bw="23" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:3253 %sext_ln40_101 = sext i19 %a_29

]]></Node>
<StgValue><ssdm name="sext_ln40_101"/></StgValue>
</operation>

<operation id="3256" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3256" bw="26" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:3254 %sext_ln40_102 = sext i19 %a_29

]]></Node>
<StgValue><ssdm name="sext_ln40_102"/></StgValue>
</operation>

<operation id="3257" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3257" bw="20" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:3255 %sext_ln40_103 = sext i19 %a_29

]]></Node>
<StgValue><ssdm name="sext_ln40_103"/></StgValue>
</operation>

<operation id="3258" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3258" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3256 %rbegin106 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_857

]]></Node>
<StgValue><ssdm name="rbegin106"/></StgValue>
</operation>

<operation id="3259" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3259" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.entry.1967:3257 %sub_ln73_54 = sub i20 0, i20 %sext_ln40_103

]]></Node>
<StgValue><ssdm name="sub_ln73_54"/></StgValue>
</operation>

<operation id="3260" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3260" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3258 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_54, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3261" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3261" bw="16" op_0_bw="16" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3259 %mult_221 = partselect i16 @_ssdm_op_PartSelect.i16.i20.i32.i32, i20 %sub_ln73_54, i32 4, i32 19

]]></Node>
<StgValue><ssdm name="mult_221"/></StgValue>
</operation>

<operation id="3262" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3262" bw="19" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:3260 %sext_ln41_253 = sext i16 %mult_221

]]></Node>
<StgValue><ssdm name="sext_ln41_253"/></StgValue>
</operation>

<operation id="3263" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3263" bw="18" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:3261 %sext_ln17_179 = sext i16 %mult_221

]]></Node>
<StgValue><ssdm name="sext_ln17_179"/></StgValue>
</operation>

<operation id="3264" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3264" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:3262 %sext_ln17_180 = sext i16 %mult_221

]]></Node>
<StgValue><ssdm name="sext_ln17_180"/></StgValue>
</operation>

<operation id="3265" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3265" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3263 %rend107 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_857, i32 %rbegin106

]]></Node>
<StgValue><ssdm name="rend107"/></StgValue>
</operation>

<operation id="3266" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3266" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3264 %rbegin104 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_881

]]></Node>
<StgValue><ssdm name="rbegin104"/></StgValue>
</operation>

<operation id="3267" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3267" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3265 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3268" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3268" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3266 %rend105 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_881, i32 %rbegin104

]]></Node>
<StgValue><ssdm name="rend105"/></StgValue>
</operation>

<operation id="3269" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3269" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3267 %rbegin102 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_894

]]></Node>
<StgValue><ssdm name="rbegin102"/></StgValue>
</operation>

<operation id="3270" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3270" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3268 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_29, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3271" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3271" bw="15" op_0_bw="15" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3269 %mult_222 = partselect i15 @_ssdm_op_PartSelect.i15.i836.i32.i32, i836 %data_val_read, i32 555, i32 569

]]></Node>
<StgValue><ssdm name="mult_222"/></StgValue>
</operation>

<operation id="3272" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3272" bw="17" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.1967:3270 %sext_ln17_78 = sext i15 %mult_222

]]></Node>
<StgValue><ssdm name="sext_ln17_78"/></StgValue>
</operation>

<operation id="3273" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3273" bw="16" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.1967:3271 %sext_ln17_79 = sext i15 %mult_222

]]></Node>
<StgValue><ssdm name="sext_ln17_79"/></StgValue>
</operation>

<operation id="3274" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3274" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3272 %rend103 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_894, i32 %rbegin102

]]></Node>
<StgValue><ssdm name="rend103"/></StgValue>
</operation>

<operation id="3275" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3275" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3273 %rbegin100 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_893

]]></Node>
<StgValue><ssdm name="rbegin100"/></StgValue>
</operation>

<operation id="3276" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3276" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3274 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_54, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3277" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3277" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3275 %rend101 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_893, i32 %rbegin100

]]></Node>
<StgValue><ssdm name="rend101"/></StgValue>
</operation>

<operation id="3278" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3278" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3276 %rbegin98 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_854

]]></Node>
<StgValue><ssdm name="rbegin98"/></StgValue>
</operation>

<operation id="3279" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3279" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3277 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3280" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3280" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3278 %rend99 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_854, i32 %rbegin98

]]></Node>
<StgValue><ssdm name="rend99"/></StgValue>
</operation>

<operation id="3281" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3281" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3279 %rbegin96 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_853

]]></Node>
<StgValue><ssdm name="rbegin96"/></StgValue>
</operation>

<operation id="3282" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3282" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3280 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_29, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3283" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3283" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3281 %rend97 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_853, i32 %rbegin96

]]></Node>
<StgValue><ssdm name="rend97"/></StgValue>
</operation>

<operation id="3284" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3284" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3282 %rbegin94 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_969

]]></Node>
<StgValue><ssdm name="rbegin94"/></StgValue>
</operation>

<operation id="3285" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3285" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3283 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_29, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3286" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3286" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3284 %rend95 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_969, i32 %rbegin94

]]></Node>
<StgValue><ssdm name="rend95"/></StgValue>
</operation>

<operation id="3287" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3287" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3285 %rbegin92 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_866

]]></Node>
<StgValue><ssdm name="rbegin92"/></StgValue>
</operation>

<operation id="3288" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3288" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3286 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3289" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3289" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3287 %rend93 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_866, i32 %rbegin92

]]></Node>
<StgValue><ssdm name="rend93"/></StgValue>
</operation>

<operation id="3290" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3290" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3288 %rbegin90 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_876

]]></Node>
<StgValue><ssdm name="rbegin90"/></StgValue>
</operation>

<operation id="3291" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3291" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
fpga_resource_hint.entry.1967:3289 %mul_ln73_354 = mul i26 %sext_ln40_102, i26 67108811

]]></Node>
<StgValue><ssdm name="mul_ln73_354"/></StgValue>
</operation>

<operation id="3292" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3292" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3290 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln73_354, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3293" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3293" bw="19" op_0_bw="19" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3291 %mult_223 = partselect i19 @_ssdm_op_PartSelect.i19.i26.i32.i32, i26 %mul_ln73_354, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_223"/></StgValue>
</operation>

<operation id="3294" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3294" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3292 %rend91 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_876, i32 %rbegin90

]]></Node>
<StgValue><ssdm name="rend91"/></StgValue>
</operation>

<operation id="3295" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3295" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3293 %rbegin88 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_888

]]></Node>
<StgValue><ssdm name="rbegin88"/></StgValue>
</operation>

<operation id="3296" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3296" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3294 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3297" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3297" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3295 %rend89 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_888, i32 %rbegin88

]]></Node>
<StgValue><ssdm name="rend89"/></StgValue>
</operation>

<operation id="3298" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3298" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3296 %rbegin86 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_838

]]></Node>
<StgValue><ssdm name="rbegin86"/></StgValue>
</operation>

<operation id="3299" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3299" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3297 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3300" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3300" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3298 %rend87 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_838, i32 %rbegin86

]]></Node>
<StgValue><ssdm name="rend87"/></StgValue>
</operation>

<operation id="3301" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3301" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3299 %rbegin84 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_965

]]></Node>
<StgValue><ssdm name="rbegin84"/></StgValue>
</operation>

<operation id="3302" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3302" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3300 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3303" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3303" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3301 %rend85 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_965, i32 %rbegin84

]]></Node>
<StgValue><ssdm name="rend85"/></StgValue>
</operation>

<operation id="3304" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3304" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3302 %rbegin82 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_899

]]></Node>
<StgValue><ssdm name="rbegin82"/></StgValue>
</operation>

<operation id="3305" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3305" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3303 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3306" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3306" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3304 %rend83 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_899, i32 %rbegin82

]]></Node>
<StgValue><ssdm name="rend83"/></StgValue>
</operation>

<operation id="3307" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3307" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3305 %rbegin80 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_884

]]></Node>
<StgValue><ssdm name="rbegin80"/></StgValue>
</operation>

<operation id="3308" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3308" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3306 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3309" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3309" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3307 %rend81 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_884, i32 %rbegin80

]]></Node>
<StgValue><ssdm name="rend81"/></StgValue>
</operation>

<operation id="3310" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3310" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3308 %rbegin78 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_859

]]></Node>
<StgValue><ssdm name="rbegin78"/></StgValue>
</operation>

<operation id="3311" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3311" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3309 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3312" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3312" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3310 %rend79 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_859, i32 %rbegin78

]]></Node>
<StgValue><ssdm name="rend79"/></StgValue>
</operation>

<operation id="3313" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3313" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3311 %rbegin76 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_848

]]></Node>
<StgValue><ssdm name="rbegin76"/></StgValue>
</operation>

<operation id="3314" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3314" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3312 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3315" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3315" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3313 %rend77 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_848, i32 %rbegin76

]]></Node>
<StgValue><ssdm name="rend77"/></StgValue>
</operation>

<operation id="3316" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3316" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3314 %rbegin74 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_834

]]></Node>
<StgValue><ssdm name="rbegin74"/></StgValue>
</operation>

<operation id="3317" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3317" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3315 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3318" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3318" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3316 %rend75 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_834, i32 %rbegin74

]]></Node>
<StgValue><ssdm name="rend75"/></StgValue>
</operation>

<operation id="3319" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3319" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3317 %rbegin72 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_847

]]></Node>
<StgValue><ssdm name="rbegin72"/></StgValue>
</operation>

<operation id="3320" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3320" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3318 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_29, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3321" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3321" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3319 %rend73 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_847, i32 %rbegin72

]]></Node>
<StgValue><ssdm name="rend73"/></StgValue>
</operation>

<operation id="3322" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3322" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3320 %rbegin70 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_845

]]></Node>
<StgValue><ssdm name="rbegin70"/></StgValue>
</operation>

<operation id="3323" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3323" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3321 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_54, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3324" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3324" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3322 %rend71 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_845, i32 %rbegin70

]]></Node>
<StgValue><ssdm name="rend71"/></StgValue>
</operation>

<operation id="3325" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3325" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3323 %rbegin68 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_910

]]></Node>
<StgValue><ssdm name="rbegin68"/></StgValue>
</operation>

<operation id="3326" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3326" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3324 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3327" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3327" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3325 %rend69 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_910, i32 %rbegin68

]]></Node>
<StgValue><ssdm name="rend69"/></StgValue>
</operation>

<operation id="3328" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3328" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3326 %rbegin66 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_812

]]></Node>
<StgValue><ssdm name="rbegin66"/></StgValue>
</operation>

<operation id="3329" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3329" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3327 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_54, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3330" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3330" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3328 %rend67 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_812, i32 %rbegin66

]]></Node>
<StgValue><ssdm name="rend67"/></StgValue>
</operation>

<operation id="3331" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3331" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3329 %rbegin64 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_842

]]></Node>
<StgValue><ssdm name="rbegin64"/></StgValue>
</operation>

<operation id="3332" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3332" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3330 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3333" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3333" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3331 %rend65 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_842, i32 %rbegin64

]]></Node>
<StgValue><ssdm name="rend65"/></StgValue>
</operation>

<operation id="3334" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3334" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3332 %rbegin62 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_921

]]></Node>
<StgValue><ssdm name="rbegin62"/></StgValue>
</operation>

<operation id="3335" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3335" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3333 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3336" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3336" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3334 %rend63 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_921, i32 %rbegin62

]]></Node>
<StgValue><ssdm name="rend63"/></StgValue>
</operation>

<operation id="3337" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3337" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3335 %rbegin60 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_808

]]></Node>
<StgValue><ssdm name="rbegin60"/></StgValue>
</operation>

<operation id="3338" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3338" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3336 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_54, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3339" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3339" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3337 %rend61 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_808, i32 %rbegin60

]]></Node>
<StgValue><ssdm name="rend61"/></StgValue>
</operation>

<operation id="3340" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3340" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3338 %rbegin58 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_839

]]></Node>
<StgValue><ssdm name="rbegin58"/></StgValue>
</operation>

<operation id="3341" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3341" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
fpga_resource_hint.entry.1967:3339 %mul_ln73_355 = mul i23 %sext_ln40_101, i23 8388601

]]></Node>
<StgValue><ssdm name="mul_ln73_355"/></StgValue>
</operation>

<operation id="3342" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3342" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3340 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln73_355, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3343" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3343" bw="18" op_0_bw="18" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3341 %mult_224 = partselect i18 @_ssdm_op_PartSelect.i18.i23.i32.i32, i23 %mul_ln73_355, i32 4, i32 21

]]></Node>
<StgValue><ssdm name="mult_224"/></StgValue>
</operation>

<operation id="3344" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3344" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:3342 %sext_ln41_254 = sext i18 %mult_224

]]></Node>
<StgValue><ssdm name="sext_ln41_254"/></StgValue>
</operation>

<operation id="3345" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3345" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3343 %rend59 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_839, i32 %rbegin58

]]></Node>
<StgValue><ssdm name="rend59"/></StgValue>
</operation>

<operation id="3346" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3346" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3344 %rbegin56 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_825

]]></Node>
<StgValue><ssdm name="rbegin56"/></StgValue>
</operation>

<operation id="3347" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3347" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3345 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_54, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3348" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3348" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3346 %rend57 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_825, i32 %rbegin56

]]></Node>
<StgValue><ssdm name="rend57"/></StgValue>
</operation>

<operation id="3349" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3349" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3347 %rbegin54 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_145

]]></Node>
<StgValue><ssdm name="rbegin54"/></StgValue>
</operation>

<operation id="3350" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3350" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3348 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_54, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3351" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3351" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3349 %rend55 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_145, i32 %rbegin54

]]></Node>
<StgValue><ssdm name="rend55"/></StgValue>
</operation>

<operation id="3352" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3352" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3350 %rbegin52 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_850

]]></Node>
<StgValue><ssdm name="rbegin52"/></StgValue>
</operation>

<operation id="3353" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3353" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3351 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3354" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3354" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3352 %rend53 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_850, i32 %rbegin52

]]></Node>
<StgValue><ssdm name="rend53"/></StgValue>
</operation>

<operation id="3355" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3355" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3353 %rbegin50 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_807

]]></Node>
<StgValue><ssdm name="rbegin50"/></StgValue>
</operation>

<operation id="3356" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3356" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3354 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_54, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3357" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3357" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3355 %rend51 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_807, i32 %rbegin50

]]></Node>
<StgValue><ssdm name="rend51"/></StgValue>
</operation>

<operation id="3358" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3358" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3356 %rbegin48 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_820

]]></Node>
<StgValue><ssdm name="rbegin48"/></StgValue>
</operation>

<operation id="3359" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3359" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3357 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3360" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3360" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3358 %rend49 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_820, i32 %rbegin48

]]></Node>
<StgValue><ssdm name="rend49"/></StgValue>
</operation>

<operation id="3361" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3361" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3359 %rbegin44 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_805

]]></Node>
<StgValue><ssdm name="rbegin44"/></StgValue>
</operation>

<operation id="3362" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3362" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3360 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_29, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3363" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3363" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3361 %rend45 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_805, i32 %rbegin44

]]></Node>
<StgValue><ssdm name="rend45"/></StgValue>
</operation>

<operation id="3364" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3364" bw="19" op_0_bw="19" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3362 %a_30 = partselect i19 @_ssdm_op_PartSelect.i19.i836.i32.i32, i836 %data_val_read, i32 570, i32 588

]]></Node>
<StgValue><ssdm name="a_30"/></StgValue>
</operation>

<operation id="3365" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3365" bw="23" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:3363 %sext_ln40_104 = sext i19 %a_30

]]></Node>
<StgValue><ssdm name="sext_ln40_104"/></StgValue>
</operation>

<operation id="3366" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3366" bw="25" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:3364 %sext_ln40_105 = sext i19 %a_30

]]></Node>
<StgValue><ssdm name="sext_ln40_105"/></StgValue>
</operation>

<operation id="3367" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3367" bw="24" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:3365 %sext_ln40_106 = sext i19 %a_30

]]></Node>
<StgValue><ssdm name="sext_ln40_106"/></StgValue>
</operation>

<operation id="3368" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3368" bw="22" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:3366 %sext_ln40_107 = sext i19 %a_30

]]></Node>
<StgValue><ssdm name="sext_ln40_107"/></StgValue>
</operation>

<operation id="3369" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3369" bw="21" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:3367 %sext_ln40_108 = sext i19 %a_30

]]></Node>
<StgValue><ssdm name="sext_ln40_108"/></StgValue>
</operation>

<operation id="3370" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3370" bw="20" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:3368 %sext_ln40_109 = sext i19 %a_30

]]></Node>
<StgValue><ssdm name="sext_ln40_109"/></StgValue>
</operation>

<operation id="3371" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3371" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3369 %rbegin42 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_803

]]></Node>
<StgValue><ssdm name="rbegin42"/></StgValue>
</operation>

<operation id="3372" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3372" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.entry.1967:3370 %sub_ln73_55 = sub i20 0, i20 %sext_ln40_109

]]></Node>
<StgValue><ssdm name="sub_ln73_55"/></StgValue>
</operation>

<operation id="3373" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3373" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3371 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_55, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3374" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3374" bw="16" op_0_bw="16" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3372 %mult_225 = partselect i16 @_ssdm_op_PartSelect.i16.i20.i32.i32, i20 %sub_ln73_55, i32 4, i32 19

]]></Node>
<StgValue><ssdm name="mult_225"/></StgValue>
</operation>

<operation id="3375" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3375" bw="19" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:3373 %sext_ln41_255 = sext i16 %mult_225

]]></Node>
<StgValue><ssdm name="sext_ln41_255"/></StgValue>
</operation>

<operation id="3376" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3376" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:3374 %sext_ln17_181 = sext i16 %mult_225

]]></Node>
<StgValue><ssdm name="sext_ln17_181"/></StgValue>
</operation>

<operation id="3377" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3377" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3375 %rend43 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_803, i32 %rbegin42

]]></Node>
<StgValue><ssdm name="rend43"/></StgValue>
</operation>

<operation id="3378" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3378" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3376 %rbegin40 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_816

]]></Node>
<StgValue><ssdm name="rbegin40"/></StgValue>
</operation>

<operation id="3379" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3379" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3377 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3380" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3380" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3378 %rend41 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_816, i32 %rbegin40

]]></Node>
<StgValue><ssdm name="rend41"/></StgValue>
</operation>

<operation id="3381" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3381" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3379 %rbegin38 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_831

]]></Node>
<StgValue><ssdm name="rbegin38"/></StgValue>
</operation>

<operation id="3382" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3382" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
fpga_resource_hint.entry.1967:3380 %mul_ln73_356 = mul i21 %sext_ln40_108, i21 2097150

]]></Node>
<StgValue><ssdm name="mul_ln73_356"/></StgValue>
</operation>

<operation id="3383" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3383" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3381 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln73_356, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3384" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3384" bw="17" op_0_bw="17" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3382 %mult_226 = partselect i17 @_ssdm_op_PartSelect.i17.i21.i32.i32, i21 %mul_ln73_356, i32 4, i32 20

]]></Node>
<StgValue><ssdm name="mult_226"/></StgValue>
</operation>

<operation id="3385" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3385" bw="19" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:3383 %sext_ln41_256 = sext i17 %mult_226

]]></Node>
<StgValue><ssdm name="sext_ln41_256"/></StgValue>
</operation>

<operation id="3386" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3386" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:3384 %sext_ln17_182 = sext i17 %mult_226

]]></Node>
<StgValue><ssdm name="sext_ln17_182"/></StgValue>
</operation>

<operation id="3387" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3387" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3385 %rend39 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_831, i32 %rbegin38

]]></Node>
<StgValue><ssdm name="rend39"/></StgValue>
</operation>

<operation id="3388" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3388" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3386 %rbegin36 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_799

]]></Node>
<StgValue><ssdm name="rbegin36"/></StgValue>
</operation>

<operation id="3389" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3389" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
fpga_resource_hint.entry.1967:3387 %mul_ln73_357 = mul i22 %sext_ln40_107, i22 3

]]></Node>
<StgValue><ssdm name="mul_ln73_357"/></StgValue>
</operation>

<operation id="3390" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3390" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3388 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73_357, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3391" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3391" bw="18" op_0_bw="18" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3389 %mult_227 = partselect i18 @_ssdm_op_PartSelect.i18.i22.i32.i32, i22 %mul_ln73_357, i32 4, i32 21

]]></Node>
<StgValue><ssdm name="mult_227"/></StgValue>
</operation>

<operation id="3392" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3392" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:3390 %sext_ln41_257 = sext i18 %mult_227

]]></Node>
<StgValue><ssdm name="sext_ln41_257"/></StgValue>
</operation>

<operation id="3393" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3393" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3391 %rend37 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_799, i32 %rbegin36

]]></Node>
<StgValue><ssdm name="rend37"/></StgValue>
</operation>

<operation id="3394" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3394" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3392 %rbegin34 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_844

]]></Node>
<StgValue><ssdm name="rbegin34"/></StgValue>
</operation>

<operation id="3395" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3395" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3393 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_55, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3396" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3396" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3394 %rend35 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_844, i32 %rbegin34

]]></Node>
<StgValue><ssdm name="rend35"/></StgValue>
</operation>

<operation id="3397" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3397" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3395 %rbegin32 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_828

]]></Node>
<StgValue><ssdm name="rbegin32"/></StgValue>
</operation>

<operation id="3398" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3398" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
fpga_resource_hint.entry.1967:3396 %mul_ln73_358 = mul i22 %sext_ln40_107, i22 4194301

]]></Node>
<StgValue><ssdm name="mul_ln73_358"/></StgValue>
</operation>

<operation id="3399" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3399" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3397 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73_358, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3400" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3400" bw="17" op_0_bw="17" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3398 %mult_228 = partselect i17 @_ssdm_op_PartSelect.i17.i22.i32.i32, i22 %mul_ln73_358, i32 4, i32 20

]]></Node>
<StgValue><ssdm name="mult_228"/></StgValue>
</operation>

<operation id="3401" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3401" bw="19" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:3399 %sext_ln41_258 = sext i17 %mult_228

]]></Node>
<StgValue><ssdm name="sext_ln41_258"/></StgValue>
</operation>

<operation id="3402" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3402" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:3400 %sext_ln17_183 = sext i17 %mult_228

]]></Node>
<StgValue><ssdm name="sext_ln17_183"/></StgValue>
</operation>

<operation id="3403" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3403" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3401 %rend33 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_828, i32 %rbegin32

]]></Node>
<StgValue><ssdm name="rend33"/></StgValue>
</operation>

<operation id="3404" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3404" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3402 %rbegin30 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_849

]]></Node>
<StgValue><ssdm name="rbegin30"/></StgValue>
</operation>

<operation id="3405" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3405" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
fpga_resource_hint.entry.1967:3403 %mul_ln73_359 = mul i22 %sext_ln40_107, i22 4194300

]]></Node>
<StgValue><ssdm name="mul_ln73_359"/></StgValue>
</operation>

<operation id="3406" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3406" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3404 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73_359, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3407" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3407" bw="18" op_0_bw="18" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3405 %mult_229 = partselect i18 @_ssdm_op_PartSelect.i18.i22.i32.i32, i22 %mul_ln73_359, i32 4, i32 21

]]></Node>
<StgValue><ssdm name="mult_229"/></StgValue>
</operation>

<operation id="3408" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3408" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:3406 %sext_ln41_259 = sext i18 %mult_229

]]></Node>
<StgValue><ssdm name="sext_ln41_259"/></StgValue>
</operation>

<operation id="3409" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3409" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3407 %rend31 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_849, i32 %rbegin30

]]></Node>
<StgValue><ssdm name="rend31"/></StgValue>
</operation>

<operation id="3410" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3410" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3408 %rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_827

]]></Node>
<StgValue><ssdm name="rbegin"/></StgValue>
</operation>

<operation id="3411" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3411" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
fpga_resource_hint.entry.1967:3409 %mul_ln73_360 = mul i24 %sext_ln40_106, i24 16777205

]]></Node>
<StgValue><ssdm name="mul_ln73_360"/></StgValue>
</operation>

<operation id="3412" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3412" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3410 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i24 %mul_ln73_360, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3413" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3413" bw="19" op_0_bw="19" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3411 %mult_230 = partselect i19 @_ssdm_op_PartSelect.i19.i24.i32.i32, i24 %mul_ln73_360, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_230"/></StgValue>
</operation>

<operation id="3414" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3414" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3412 %rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_827, i32 %rbegin

]]></Node>
<StgValue><ssdm name="rend"/></StgValue>
</operation>

<operation id="3415" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3415" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3413 %rbegin1104 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_793

]]></Node>
<StgValue><ssdm name="rbegin1104"/></StgValue>
</operation>

<operation id="3416" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3416" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
fpga_resource_hint.entry.1967:3414 %mul_ln73_361 = mul i25 %sext_ln40_105, i25 33554404

]]></Node>
<StgValue><ssdm name="mul_ln73_361"/></StgValue>
</operation>

<operation id="3417" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3417" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3415 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln73_361, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3418" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3418" bw="19" op_0_bw="19" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3416 %mult_231 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln73_361, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_231"/></StgValue>
</operation>

<operation id="3419" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3419" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3417 %rend2843 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_793, i32 %rbegin1104

]]></Node>
<StgValue><ssdm name="rend2843"/></StgValue>
</operation>

<operation id="3420" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3420" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3418 %rbegin1105 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_846

]]></Node>
<StgValue><ssdm name="rbegin1105"/></StgValue>
</operation>

<operation id="3421" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3421" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
fpga_resource_hint.entry.1967:3419 %mul_ln73_362 = mul i23 %sext_ln40_104, i23 8388603

]]></Node>
<StgValue><ssdm name="mul_ln73_362"/></StgValue>
</operation>

<operation id="3422" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3422" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3420 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln73_362, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3423" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3423" bw="18" op_0_bw="18" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3421 %mult_232 = partselect i18 @_ssdm_op_PartSelect.i18.i23.i32.i32, i23 %mul_ln73_362, i32 4, i32 21

]]></Node>
<StgValue><ssdm name="mult_232"/></StgValue>
</operation>

<operation id="3424" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3424" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:3422 %sext_ln41_260 = sext i18 %mult_232

]]></Node>
<StgValue><ssdm name="sext_ln41_260"/></StgValue>
</operation>

<operation id="3425" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3425" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3423 %rend2841 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_846, i32 %rbegin1105

]]></Node>
<StgValue><ssdm name="rend2841"/></StgValue>
</operation>

<operation id="3426" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3426" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3424 %rbegin1106 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_804

]]></Node>
<StgValue><ssdm name="rbegin1106"/></StgValue>
</operation>

<operation id="3427" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3427" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
fpga_resource_hint.entry.1967:3425 %mul_ln73_363 = mul i24 %sext_ln40_106, i24 13

]]></Node>
<StgValue><ssdm name="mul_ln73_363"/></StgValue>
</operation>

<operation id="3428" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3428" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3426 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i24 %mul_ln73_363, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3429" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3429" bw="19" op_0_bw="19" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3427 %mult_233 = partselect i19 @_ssdm_op_PartSelect.i19.i24.i32.i32, i24 %mul_ln73_363, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_233"/></StgValue>
</operation>

<operation id="3430" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3430" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3428 %rend2839 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_804, i32 %rbegin1106

]]></Node>
<StgValue><ssdm name="rend2839"/></StgValue>
</operation>

<operation id="3431" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3431" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3429 %rbegin1107 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_817

]]></Node>
<StgValue><ssdm name="rbegin1107"/></StgValue>
</operation>

<operation id="3432" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3432" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
fpga_resource_hint.entry.1967:3430 %mul_ln73_364 = mul i24 %sext_ln40_106, i24 15

]]></Node>
<StgValue><ssdm name="mul_ln73_364"/></StgValue>
</operation>

<operation id="3433" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3433" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3431 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i24 %mul_ln73_364, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3434" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3434" bw="19" op_0_bw="19" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3432 %mult_234 = partselect i19 @_ssdm_op_PartSelect.i19.i24.i32.i32, i24 %mul_ln73_364, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_234"/></StgValue>
</operation>

<operation id="3435" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3435" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3433 %rend2837 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_817, i32 %rbegin1107

]]></Node>
<StgValue><ssdm name="rend2837"/></StgValue>
</operation>

<operation id="3436" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3436" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3434 %rbegin1108 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_802

]]></Node>
<StgValue><ssdm name="rbegin1108"/></StgValue>
</operation>

<operation id="3437" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3437" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3435 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73_358, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3438" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3438" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3436 %rend2835 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_802, i32 %rbegin1108

]]></Node>
<StgValue><ssdm name="rend2835"/></StgValue>
</operation>

<operation id="3439" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3439" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3437 %rbegin1109 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_815

]]></Node>
<StgValue><ssdm name="rbegin1109"/></StgValue>
</operation>

<operation id="3440" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3440" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3438 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln73_356, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3441" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3441" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3439 %rend2833 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_815, i32 %rbegin1109

]]></Node>
<StgValue><ssdm name="rend2833"/></StgValue>
</operation>

<operation id="3442" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3442" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3440 %rbegin1110 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_800

]]></Node>
<StgValue><ssdm name="rbegin1110"/></StgValue>
</operation>

<operation id="3443" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3443" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
fpga_resource_hint.entry.1967:3441 %mul_ln73_365 = mul i23 %sext_ln40_104, i23 5

]]></Node>
<StgValue><ssdm name="mul_ln73_365"/></StgValue>
</operation>

<operation id="3444" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3444" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3442 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln73_365, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3445" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3445" bw="19" op_0_bw="19" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3443 %mult_235 = partselect i19 @_ssdm_op_PartSelect.i19.i23.i32.i32, i23 %mul_ln73_365, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_235"/></StgValue>
</operation>

<operation id="3446" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3446" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3444 %rend2831 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_800, i32 %rbegin1110

]]></Node>
<StgValue><ssdm name="rend2831"/></StgValue>
</operation>

<operation id="3447" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3447" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3445 %rbegin1111 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_813

]]></Node>
<StgValue><ssdm name="rbegin1111"/></StgValue>
</operation>

<operation id="3448" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3448" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3446 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln73_362, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3449" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3449" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3447 %rend2829 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_813, i32 %rbegin1111

]]></Node>
<StgValue><ssdm name="rend2829"/></StgValue>
</operation>

<operation id="3450" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3450" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3448 %rbegin1112 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_798

]]></Node>
<StgValue><ssdm name="rbegin1112"/></StgValue>
</operation>

<operation id="3451" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3451" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3449 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3452" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3452" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3450 %rend2827 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_798, i32 %rbegin1112

]]></Node>
<StgValue><ssdm name="rend2827"/></StgValue>
</operation>

<operation id="3453" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3453" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3451 %rbegin1113 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1412

]]></Node>
<StgValue><ssdm name="rbegin1113"/></StgValue>
</operation>

<operation id="3454" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3454" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
fpga_resource_hint.entry.1967:3452 %mul_ln73_366 = mul i24 %sext_ln40_106, i24 16777204

]]></Node>
<StgValue><ssdm name="mul_ln73_366"/></StgValue>
</operation>

<operation id="3455" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3455" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3453 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i24 %mul_ln73_366, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3456" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3456" bw="19" op_0_bw="19" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3454 %mult_236 = partselect i19 @_ssdm_op_PartSelect.i19.i24.i32.i32, i24 %mul_ln73_366, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_236"/></StgValue>
</operation>

<operation id="3457" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3457" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3455 %rend2825 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1412, i32 %rbegin1113

]]></Node>
<StgValue><ssdm name="rend2825"/></StgValue>
</operation>

<operation id="3458" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3458" bw="17" op_0_bw="17" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3456 %mult_237 = partselect i17 @_ssdm_op_PartSelect.i17.i836.i32.i32, i836 %data_val_read, i32 572, i32 588

]]></Node>
<StgValue><ssdm name="mult_237"/></StgValue>
</operation>

<operation id="3459" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3459" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:3457 %sext_ln17_80 = sext i17 %mult_237

]]></Node>
<StgValue><ssdm name="sext_ln17_80"/></StgValue>
</operation>

<operation id="3460" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3460" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3458 %rbegin1114 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1388

]]></Node>
<StgValue><ssdm name="rbegin1114"/></StgValue>
</operation>

<operation id="3461" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3461" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3459 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_55, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3462" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3462" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3460 %rend2821 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1388, i32 %rbegin1114

]]></Node>
<StgValue><ssdm name="rend2821"/></StgValue>
</operation>

<operation id="3463" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3463" bw="16" op_0_bw="16" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3461 %mult_238 = partselect i16 @_ssdm_op_PartSelect.i16.i836.i32.i32, i836 %data_val_read, i32 573, i32 588

]]></Node>
<StgValue><ssdm name="mult_238"/></StgValue>
</operation>

<operation id="3464" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3464" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:3462 %sext_ln17_81 = sext i16 %mult_238

]]></Node>
<StgValue><ssdm name="sext_ln17_81"/></StgValue>
</operation>

<operation id="3465" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3465" bw="18" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:3463 %sext_ln17_82 = sext i16 %mult_238

]]></Node>
<StgValue><ssdm name="sext_ln17_82"/></StgValue>
</operation>

<operation id="3466" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3466" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3464 %rbegin1115 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_851

]]></Node>
<StgValue><ssdm name="rbegin1115"/></StgValue>
</operation>

<operation id="3467" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3467" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3465 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73_359, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3468" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3468" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3466 %rend2817 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_851, i32 %rbegin1115

]]></Node>
<StgValue><ssdm name="rend2817"/></StgValue>
</operation>

<operation id="3469" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3469" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3467 %rbegin1116 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1386

]]></Node>
<StgValue><ssdm name="rbegin1116"/></StgValue>
</operation>

<operation id="3470" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3470" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
fpga_resource_hint.entry.1967:3468 %mul_ln73_367 = mul i25 %sext_ln40_105, i25 23

]]></Node>
<StgValue><ssdm name="mul_ln73_367"/></StgValue>
</operation>

<operation id="3471" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3471" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3469 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln73_367, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3472" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3472" bw="19" op_0_bw="19" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3470 %mult_239 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln73_367, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_239"/></StgValue>
</operation>

<operation id="3473" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3473" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3471 %rend2815 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1386, i32 %rbegin1116

]]></Node>
<StgValue><ssdm name="rend2815"/></StgValue>
</operation>

<operation id="3474" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3474" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3472 %rbegin1117 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_819

]]></Node>
<StgValue><ssdm name="rbegin1117"/></StgValue>
</operation>

<operation id="3475" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3475" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3473 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln73_356, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3476" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3476" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3474 %rend2813 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_819, i32 %rbegin1117

]]></Node>
<StgValue><ssdm name="rend2813"/></StgValue>
</operation>

<operation id="3477" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3477" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3475 %rbegin1118 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_832

]]></Node>
<StgValue><ssdm name="rbegin1118"/></StgValue>
</operation>

<operation id="3478" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3478" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3476 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73_359, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3479" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3479" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3477 %rend2811 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_832, i32 %rbegin1118

]]></Node>
<StgValue><ssdm name="rend2811"/></StgValue>
</operation>

<operation id="3480" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3480" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3478 %rbegin1119 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_789

]]></Node>
<StgValue><ssdm name="rbegin1119"/></StgValue>
</operation>

<operation id="3481" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3481" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3479 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73_358, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3482" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3482" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3480 %rend2807 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_789, i32 %rbegin1119

]]></Node>
<StgValue><ssdm name="rend2807"/></StgValue>
</operation>

<operation id="3483" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3483" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3481 %rbegin1120 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_830

]]></Node>
<StgValue><ssdm name="rbegin1120"/></StgValue>
</operation>

<operation id="3484" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3484" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3482 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i24 %mul_ln73_360, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3485" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3485" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3483 %rend2805 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_830, i32 %rbegin1120

]]></Node>
<StgValue><ssdm name="rend2805"/></StgValue>
</operation>

<operation id="3486" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3486" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3484 %rbegin1121 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_843

]]></Node>
<StgValue><ssdm name="rbegin1121"/></StgValue>
</operation>

<operation id="3487" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3487" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
fpga_resource_hint.entry.1967:3485 %mul_ln73_368 = mul i24 %sext_ln40_106, i24 16777206

]]></Node>
<StgValue><ssdm name="mul_ln73_368"/></StgValue>
</operation>

<operation id="3488" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3488" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3486 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i24 %mul_ln73_368, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3489" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3489" bw="19" op_0_bw="19" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3487 %mult_240 = partselect i19 @_ssdm_op_PartSelect.i19.i24.i32.i32, i24 %mul_ln73_368, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_240"/></StgValue>
</operation>

<operation id="3490" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3490" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3488 %rend2803 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_843, i32 %rbegin1121

]]></Node>
<StgValue><ssdm name="rend2803"/></StgValue>
</operation>

<operation id="3491" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3491" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3489 %rbegin1122 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_829

]]></Node>
<StgValue><ssdm name="rbegin1122"/></StgValue>
</operation>

<operation id="3492" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3492" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
fpga_resource_hint.entry.1967:3490 %mul_ln73_369 = mul i23 %sext_ln40_104, i23 7

]]></Node>
<StgValue><ssdm name="mul_ln73_369"/></StgValue>
</operation>

<operation id="3493" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3493" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3491 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln73_369, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3494" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3494" bw="19" op_0_bw="19" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3492 %mult_241 = partselect i19 @_ssdm_op_PartSelect.i19.i23.i32.i32, i23 %mul_ln73_369, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_241"/></StgValue>
</operation>

<operation id="3495" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3495" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3493 %rend2801 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_829, i32 %rbegin1122

]]></Node>
<StgValue><ssdm name="rend2801"/></StgValue>
</operation>

<operation id="3496" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3496" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3494 %rbegin1123 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_785

]]></Node>
<StgValue><ssdm name="rbegin1123"/></StgValue>
</operation>

<operation id="3497" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3497" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3495 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln73_362, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3498" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3498" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3496 %rend2799 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_785, i32 %rbegin1123

]]></Node>
<StgValue><ssdm name="rend2799"/></StgValue>
</operation>

<operation id="3499" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3499" bw="19" op_0_bw="19" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3497 %a_31 = partselect i19 @_ssdm_op_PartSelect.i19.i836.i32.i32, i836 %data_val_read, i32 589, i32 607

]]></Node>
<StgValue><ssdm name="a_31"/></StgValue>
</operation>

<operation id="3500" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3500" bw="23" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:3498 %sext_ln40_110 = sext i19 %a_31

]]></Node>
<StgValue><ssdm name="sext_ln40_110"/></StgValue>
</operation>

<operation id="3501" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3501" bw="20" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:3499 %sext_ln40_111 = sext i19 %a_31

]]></Node>
<StgValue><ssdm name="sext_ln40_111"/></StgValue>
</operation>

<operation id="3502" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3502" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3500 %rbegin1124 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_784

]]></Node>
<StgValue><ssdm name="rbegin1124"/></StgValue>
</operation>

<operation id="3503" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3503" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3501 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3504" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3504" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3502 %rend2795 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_784, i32 %rbegin1124

]]></Node>
<StgValue><ssdm name="rend2795"/></StgValue>
</operation>

<operation id="3505" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3505" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3503 %rbegin1125 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_797

]]></Node>
<StgValue><ssdm name="rbegin1125"/></StgValue>
</operation>

<operation id="3506" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3506" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.entry.1967:3504 %sub_ln73_56 = sub i20 0, i20 %sext_ln40_111

]]></Node>
<StgValue><ssdm name="sub_ln73_56"/></StgValue>
</operation>

<operation id="3507" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3507" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3505 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_56, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3508" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3508" bw="16" op_0_bw="16" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3506 %mult_242 = partselect i16 @_ssdm_op_PartSelect.i16.i20.i32.i32, i20 %sub_ln73_56, i32 4, i32 19

]]></Node>
<StgValue><ssdm name="mult_242"/></StgValue>
</operation>

<operation id="3509" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3509" bw="19" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:3507 %sext_ln41_261 = sext i16 %mult_242

]]></Node>
<StgValue><ssdm name="sext_ln41_261"/></StgValue>
</operation>

<operation id="3510" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3510" bw="18" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:3508 %sext_ln17_184 = sext i16 %mult_242

]]></Node>
<StgValue><ssdm name="sext_ln17_184"/></StgValue>
</operation>

<operation id="3511" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3511" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3509 %rend2793 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_797, i32 %rbegin1125

]]></Node>
<StgValue><ssdm name="rend2793"/></StgValue>
</operation>

<operation id="3512" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3512" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3510 %rbegin1126 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_840

]]></Node>
<StgValue><ssdm name="rbegin1126"/></StgValue>
</operation>

<operation id="3513" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3513" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3511 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3514" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3514" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3512 %rend2791 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_840, i32 %rbegin1126

]]></Node>
<StgValue><ssdm name="rend2791"/></StgValue>
</operation>

<operation id="3515" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3515" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3513 %rbegin1127 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_823

]]></Node>
<StgValue><ssdm name="rbegin1127"/></StgValue>
</operation>

<operation id="3516" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3516" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3514 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3517" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3517" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3515 %rend2789 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_823, i32 %rbegin1127

]]></Node>
<StgValue><ssdm name="rend2789"/></StgValue>
</operation>

<operation id="3518" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3518" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3516 %rbegin1128 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_835

]]></Node>
<StgValue><ssdm name="rbegin1128"/></StgValue>
</operation>

<operation id="3519" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3519" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3517 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3520" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3520" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3518 %rend2787 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_835, i32 %rbegin1128

]]></Node>
<StgValue><ssdm name="rend2787"/></StgValue>
</operation>

<operation id="3521" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3521" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3519 %rbegin1129 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_837

]]></Node>
<StgValue><ssdm name="rbegin1129"/></StgValue>
</operation>

<operation id="3522" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3522" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3520 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3523" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3523" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3521 %rend2785 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_837, i32 %rbegin1129

]]></Node>
<StgValue><ssdm name="rend2785"/></StgValue>
</operation>

<operation id="3524" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3524" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3522 %rbegin1130 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_833

]]></Node>
<StgValue><ssdm name="rbegin1130"/></StgValue>
</operation>

<operation id="3525" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3525" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3523 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3526" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3526" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3524 %rend2783 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_833, i32 %rbegin1130

]]></Node>
<StgValue><ssdm name="rend2783"/></StgValue>
</operation>

<operation id="3527" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3527" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3525 %rbegin1131 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_790

]]></Node>
<StgValue><ssdm name="rbegin1131"/></StgValue>
</operation>

<operation id="3528" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3528" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3526 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3529" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3529" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3527 %rend2781 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_790, i32 %rbegin1131

]]></Node>
<StgValue><ssdm name="rend2781"/></StgValue>
</operation>

<operation id="3530" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3530" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3528 %rbegin1132 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_776

]]></Node>
<StgValue><ssdm name="rbegin1132"/></StgValue>
</operation>

<operation id="3531" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3531" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
fpga_resource_hint.entry.1967:3529 %mul_ln73_370 = mul i23 %sext_ln40_110, i23 8388603

]]></Node>
<StgValue><ssdm name="mul_ln73_370"/></StgValue>
</operation>

<operation id="3532" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3532" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3530 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln73_370, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3533" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3533" bw="18" op_0_bw="18" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3531 %mult_243 = partselect i18 @_ssdm_op_PartSelect.i18.i23.i32.i32, i23 %mul_ln73_370, i32 4, i32 21

]]></Node>
<StgValue><ssdm name="mult_243"/></StgValue>
</operation>

<operation id="3534" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3534" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:3532 %sext_ln41_262 = sext i18 %mult_243

]]></Node>
<StgValue><ssdm name="sext_ln41_262"/></StgValue>
</operation>

<operation id="3535" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3535" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3533 %rend2779 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_776, i32 %rbegin1132

]]></Node>
<StgValue><ssdm name="rend2779"/></StgValue>
</operation>

<operation id="3536" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3536" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3534 %rbegin1133 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_775

]]></Node>
<StgValue><ssdm name="rbegin1133"/></StgValue>
</operation>

<operation id="3537" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3537" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3535 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3538" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3538" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3536 %rend2777 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_775, i32 %rbegin1133

]]></Node>
<StgValue><ssdm name="rend2777"/></StgValue>
</operation>

<operation id="3539" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3539" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3537 %rbegin1134 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_788

]]></Node>
<StgValue><ssdm name="rbegin1134"/></StgValue>
</operation>

<operation id="3540" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3540" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3538 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3541" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3541" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3539 %rend2775 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_788, i32 %rbegin1134

]]></Node>
<StgValue><ssdm name="rend2775"/></StgValue>
</operation>

<operation id="3542" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3542" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3540 %rbegin1135 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_786

]]></Node>
<StgValue><ssdm name="rbegin1135"/></StgValue>
</operation>

<operation id="3543" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3543" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3541 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3544" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3544" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3542 %rend2773 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_786, i32 %rbegin1135

]]></Node>
<StgValue><ssdm name="rend2773"/></StgValue>
</operation>

<operation id="3545" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3545" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3543 %rbegin1136 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_772

]]></Node>
<StgValue><ssdm name="rbegin1136"/></StgValue>
</operation>

<operation id="3546" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3546" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3544 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_56, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3547" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3547" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3545 %rend2771 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_772, i32 %rbegin1136

]]></Node>
<StgValue><ssdm name="rend2771"/></StgValue>
</operation>

<operation id="3548" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3548" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3546 %rbegin1137 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_771

]]></Node>
<StgValue><ssdm name="rbegin1137"/></StgValue>
</operation>

<operation id="3549" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3549" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3547 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3550" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3550" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3548 %rend2769 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_771, i32 %rbegin1137

]]></Node>
<StgValue><ssdm name="rend2769"/></StgValue>
</operation>

<operation id="3551" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3551" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3549 %rbegin1138 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_770

]]></Node>
<StgValue><ssdm name="rbegin1138"/></StgValue>
</operation>

<operation id="3552" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3552" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3550 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3553" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3553" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3551 %rend2767 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_770, i32 %rbegin1138

]]></Node>
<StgValue><ssdm name="rend2767"/></StgValue>
</operation>

<operation id="3554" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3554" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3552 %rbegin1139 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_796

]]></Node>
<StgValue><ssdm name="rbegin1139"/></StgValue>
</operation>

<operation id="3555" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3555" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3553 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3556" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3556" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3554 %rend2765 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_796, i32 %rbegin1139

]]></Node>
<StgValue><ssdm name="rend2765"/></StgValue>
</operation>

<operation id="3557" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3557" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3555 %rbegin1140 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_791

]]></Node>
<StgValue><ssdm name="rbegin1140"/></StgValue>
</operation>

<operation id="3558" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3558" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3556 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3559" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3559" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3557 %rend2763 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_791, i32 %rbegin1140

]]></Node>
<StgValue><ssdm name="rend2763"/></StgValue>
</operation>

<operation id="3560" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3560" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3558 %rbegin1141 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_697

]]></Node>
<StgValue><ssdm name="rbegin1141"/></StgValue>
</operation>

<operation id="3561" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3561" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3559 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3562" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3562" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3560 %rend2761 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_697, i32 %rbegin1141

]]></Node>
<StgValue><ssdm name="rend2761"/></StgValue>
</operation>

<operation id="3563" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3563" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3561 %rbegin1142 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_764

]]></Node>
<StgValue><ssdm name="rbegin1142"/></StgValue>
</operation>

<operation id="3564" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3564" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3562 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3565" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3565" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3563 %rend2759 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_764, i32 %rbegin1142

]]></Node>
<StgValue><ssdm name="rend2759"/></StgValue>
</operation>

<operation id="3566" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3566" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3564 %rbegin1143 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_749

]]></Node>
<StgValue><ssdm name="rbegin1143"/></StgValue>
</operation>

<operation id="3567" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3567" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3565 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3568" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3568" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3566 %rend2757 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_749, i32 %rbegin1143

]]></Node>
<StgValue><ssdm name="rend2757"/></StgValue>
</operation>

<operation id="3569" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3569" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3567 %rbegin1144 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_707

]]></Node>
<StgValue><ssdm name="rbegin1144"/></StgValue>
</operation>

<operation id="3570" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3570" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3568 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3571" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3571" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3569 %rend2755 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_707, i32 %rbegin1144

]]></Node>
<StgValue><ssdm name="rend2755"/></StgValue>
</operation>

<operation id="3572" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3572" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3570 %rbegin1145 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_762

]]></Node>
<StgValue><ssdm name="rbegin1145"/></StgValue>
</operation>

<operation id="3573" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3573" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3571 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3574" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3574" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3572 %rend2751 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_762, i32 %rbegin1145

]]></Node>
<StgValue><ssdm name="rend2751"/></StgValue>
</operation>

<operation id="3575" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3575" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3573 %rbegin1146 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_642

]]></Node>
<StgValue><ssdm name="rbegin1146"/></StgValue>
</operation>

<operation id="3576" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3576" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3574 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3577" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3577" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3575 %rend2749 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_642, i32 %rbegin1146

]]></Node>
<StgValue><ssdm name="rend2749"/></StgValue>
</operation>

<operation id="3578" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3578" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3576 %rbegin1147 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_746

]]></Node>
<StgValue><ssdm name="rbegin1147"/></StgValue>
</operation>

<operation id="3579" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3579" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3577 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3580" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3580" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3578 %rend2747 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_746, i32 %rbegin1147

]]></Node>
<StgValue><ssdm name="rend2747"/></StgValue>
</operation>

<operation id="3581" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3581" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3579 %rbegin1148 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_759

]]></Node>
<StgValue><ssdm name="rbegin1148"/></StgValue>
</operation>

<operation id="3582" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3582" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3580 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3583" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3583" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3581 %rend2745 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_759, i32 %rbegin1148

]]></Node>
<StgValue><ssdm name="rend2745"/></StgValue>
</operation>

<operation id="3584" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3584" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3582 %rbegin1149 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_758

]]></Node>
<StgValue><ssdm name="rbegin1149"/></StgValue>
</operation>

<operation id="3585" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3585" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3583 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3586" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3586" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3584 %rend2743 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_758, i32 %rbegin1149

]]></Node>
<StgValue><ssdm name="rend2743"/></StgValue>
</operation>

<operation id="3587" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3587" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3585 %rbegin1150 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_757

]]></Node>
<StgValue><ssdm name="rbegin1150"/></StgValue>
</operation>

<operation id="3588" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3588" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
fpga_resource_hint.entry.1967:3586 %mul_ln73_371 = mul i23 %sext_ln40_110, i23 7

]]></Node>
<StgValue><ssdm name="mul_ln73_371"/></StgValue>
</operation>

<operation id="3589" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3589" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3587 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln73_371, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3590" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3590" bw="19" op_0_bw="19" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3588 %mult_244 = partselect i19 @_ssdm_op_PartSelect.i19.i23.i32.i32, i23 %mul_ln73_371, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_244"/></StgValue>
</operation>

<operation id="3591" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3591" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3589 %rend2741 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_757, i32 %rbegin1150

]]></Node>
<StgValue><ssdm name="rend2741"/></StgValue>
</operation>

<operation id="3592" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3592" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3590 %rbegin1151 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_795

]]></Node>
<StgValue><ssdm name="rbegin1151"/></StgValue>
</operation>

<operation id="3593" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3593" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3591 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3594" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3594" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3592 %rend2739 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_795, i32 %rbegin1151

]]></Node>
<StgValue><ssdm name="rend2739"/></StgValue>
</operation>

<operation id="3595" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3595" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3593 %rbegin1152 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_755

]]></Node>
<StgValue><ssdm name="rbegin1152"/></StgValue>
</operation>

<operation id="3596" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3596" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3594 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3597" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3597" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3595 %rend2737 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_755, i32 %rbegin1152

]]></Node>
<StgValue><ssdm name="rend2737"/></StgValue>
</operation>

<operation id="3598" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3598" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3596 %rbegin1153 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_768

]]></Node>
<StgValue><ssdm name="rbegin1153"/></StgValue>
</operation>

<operation id="3599" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3599" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3597 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3600" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3600" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3598 %rend2735 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_768, i32 %rbegin1153

]]></Node>
<StgValue><ssdm name="rend2735"/></StgValue>
</operation>

<operation id="3601" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3601" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3599 %rbegin1154 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_781

]]></Node>
<StgValue><ssdm name="rbegin1154"/></StgValue>
</operation>

<operation id="3602" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3602" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3600 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3603" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3603" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3601 %rend2733 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_781, i32 %rbegin1154

]]></Node>
<StgValue><ssdm name="rend2733"/></StgValue>
</operation>

<operation id="3604" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3604" bw="19" op_0_bw="19" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3602 %a_32 = partselect i19 @_ssdm_op_PartSelect.i19.i836.i32.i32, i836 %data_val_read, i32 608, i32 626

]]></Node>
<StgValue><ssdm name="a_32"/></StgValue>
</operation>

<operation id="3605" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3605" bw="24" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:3603 %sext_ln40_112 = sext i19 %a_32

]]></Node>
<StgValue><ssdm name="sext_ln40_112"/></StgValue>
</operation>

<operation id="3606" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3606" bw="20" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:3604 %sext_ln40_113 = sext i19 %a_32

]]></Node>
<StgValue><ssdm name="sext_ln40_113"/></StgValue>
</operation>

<operation id="3607" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3607" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3605 %rbegin1155 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_754

]]></Node>
<StgValue><ssdm name="rbegin1155"/></StgValue>
</operation>

<operation id="3608" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3608" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3606 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3609" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3609" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3607 %rend2731 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_754, i32 %rbegin1155

]]></Node>
<StgValue><ssdm name="rend2731"/></StgValue>
</operation>

<operation id="3610" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3610" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3608 %rbegin1156 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_751

]]></Node>
<StgValue><ssdm name="rbegin1156"/></StgValue>
</operation>

<operation id="3611" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3611" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.entry.1967:3609 %sub_ln73_57 = sub i20 0, i20 %sext_ln40_113

]]></Node>
<StgValue><ssdm name="sub_ln73_57"/></StgValue>
</operation>

<operation id="3612" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3612" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3610 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_57, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3613" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3613" bw="16" op_0_bw="16" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3611 %mult_245 = partselect i16 @_ssdm_op_PartSelect.i16.i20.i32.i32, i20 %sub_ln73_57, i32 4, i32 19

]]></Node>
<StgValue><ssdm name="mult_245"/></StgValue>
</operation>

<operation id="3614" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3614" bw="19" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:3612 %sext_ln41_263 = sext i16 %mult_245

]]></Node>
<StgValue><ssdm name="sext_ln41_263"/></StgValue>
</operation>

<operation id="3615" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3615" bw="18" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:3613 %sext_ln17_185 = sext i16 %mult_245

]]></Node>
<StgValue><ssdm name="sext_ln17_185"/></StgValue>
</operation>

<operation id="3616" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3616" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:3614 %sext_ln17_186 = sext i16 %mult_245

]]></Node>
<StgValue><ssdm name="sext_ln17_186"/></StgValue>
</operation>

<operation id="3617" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3617" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3615 %rend2729 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_751, i32 %rbegin1156

]]></Node>
<StgValue><ssdm name="rend2729"/></StgValue>
</operation>

<operation id="3618" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3618" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3616 %rbegin1157 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_780

]]></Node>
<StgValue><ssdm name="rbegin1157"/></StgValue>
</operation>

<operation id="3619" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3619" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3617 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3620" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3620" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3618 %rend2727 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_780, i32 %rbegin1157

]]></Node>
<StgValue><ssdm name="rend2727"/></StgValue>
</operation>

<operation id="3621" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3621" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3619 %rbegin1158 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_792

]]></Node>
<StgValue><ssdm name="rbegin1158"/></StgValue>
</operation>

<operation id="3622" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3622" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3620 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3623" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3623" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3621 %rend2725 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_792, i32 %rbegin1158

]]></Node>
<StgValue><ssdm name="rend2725"/></StgValue>
</operation>

<operation id="3624" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3624" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3622 %rbegin1159 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_761

]]></Node>
<StgValue><ssdm name="rbegin1159"/></StgValue>
</operation>

<operation id="3625" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3625" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3623 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_57, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3626" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3626" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3624 %rend2723 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_761, i32 %rbegin1159

]]></Node>
<StgValue><ssdm name="rend2723"/></StgValue>
</operation>

<operation id="3627" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3627" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3625 %rbegin1160 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_763

]]></Node>
<StgValue><ssdm name="rbegin1160"/></StgValue>
</operation>

<operation id="3628" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3628" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3626 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_32, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3629" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3629" bw="15" op_0_bw="15" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3627 %mult_246 = partselect i15 @_ssdm_op_PartSelect.i15.i836.i32.i32, i836 %data_val_read, i32 612, i32 626

]]></Node>
<StgValue><ssdm name="mult_246"/></StgValue>
</operation>

<operation id="3630" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3630" bw="17" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.1967:3628 %sext_ln17_83 = sext i15 %mult_246

]]></Node>
<StgValue><ssdm name="sext_ln17_83"/></StgValue>
</operation>

<operation id="3631" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3631" bw="16" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.1967:3629 %sext_ln17_84 = sext i15 %mult_246

]]></Node>
<StgValue><ssdm name="sext_ln17_84"/></StgValue>
</operation>

<operation id="3632" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3632" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3630 %rend2721 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_763, i32 %rbegin1160

]]></Node>
<StgValue><ssdm name="rend2721"/></StgValue>
</operation>

<operation id="3633" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3633" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3631 %rbegin1161 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_747

]]></Node>
<StgValue><ssdm name="rbegin1161"/></StgValue>
</operation>

<operation id="3634" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3634" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3632 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3635" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3635" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3633 %rend2719 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_747, i32 %rbegin1161

]]></Node>
<StgValue><ssdm name="rend2719"/></StgValue>
</operation>

<operation id="3636" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3636" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3634 %rbegin1162 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_760

]]></Node>
<StgValue><ssdm name="rbegin1162"/></StgValue>
</operation>

<operation id="3637" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3637" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3635 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_57, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3638" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3638" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3636 %rend2717 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_760, i32 %rbegin1162

]]></Node>
<StgValue><ssdm name="rend2717"/></StgValue>
</operation>

<operation id="3639" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3639" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3637 %rbegin1163 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_745

]]></Node>
<StgValue><ssdm name="rbegin1163"/></StgValue>
</operation>

<operation id="3640" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3640" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
fpga_resource_hint.entry.1967:3638 %mul_ln73_372 = mul i24 %sext_ln40_112, i24 16777202

]]></Node>
<StgValue><ssdm name="mul_ln73_372"/></StgValue>
</operation>

<operation id="3641" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3641" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3639 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i24 %mul_ln73_372, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3642" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3642" bw="19" op_0_bw="19" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3640 %mult_247 = partselect i19 @_ssdm_op_PartSelect.i19.i24.i32.i32, i24 %mul_ln73_372, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_247"/></StgValue>
</operation>

<operation id="3643" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3643" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3641 %rend2715 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_745, i32 %rbegin1163

]]></Node>
<StgValue><ssdm name="rend2715"/></StgValue>
</operation>

<operation id="3644" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3644" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3642 %rbegin1164 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_744

]]></Node>
<StgValue><ssdm name="rbegin1164"/></StgValue>
</operation>

<operation id="3645" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3645" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3643 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3646" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3646" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3644 %rend2713 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_744, i32 %rbegin1164

]]></Node>
<StgValue><ssdm name="rend2713"/></StgValue>
</operation>

<operation id="3647" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3647" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3645 %rbegin1165 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_769

]]></Node>
<StgValue><ssdm name="rbegin1165"/></StgValue>
</operation>

<operation id="3648" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3648" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3646 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3649" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3649" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3647 %rend2711 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_769, i32 %rbegin1165

]]></Node>
<StgValue><ssdm name="rend2711"/></StgValue>
</operation>

<operation id="3650" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3650" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3648 %rbegin1166 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_836

]]></Node>
<StgValue><ssdm name="rbegin1166"/></StgValue>
</operation>

<operation id="3651" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3651" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3649 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3652" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3652" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3650 %rend2709 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_836, i32 %rbegin1166

]]></Node>
<StgValue><ssdm name="rend2709"/></StgValue>
</operation>

<operation id="3653" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3653" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3651 %rbegin1167 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_674

]]></Node>
<StgValue><ssdm name="rbegin1167"/></StgValue>
</operation>

<operation id="3654" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3654" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3652 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3655" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3655" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3653 %rend2707 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_674, i32 %rbegin1167

]]></Node>
<StgValue><ssdm name="rend2707"/></StgValue>
</operation>

<operation id="3656" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3656" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3654 %rbegin1168 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_753

]]></Node>
<StgValue><ssdm name="rbegin1168"/></StgValue>
</operation>

<operation id="3657" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3657" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3655 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_57, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3658" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3658" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3656 %rend2705 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_753, i32 %rbegin1168

]]></Node>
<StgValue><ssdm name="rend2705"/></StgValue>
</operation>

<operation id="3659" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3659" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3657 %rbegin1169 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_778

]]></Node>
<StgValue><ssdm name="rbegin1169"/></StgValue>
</operation>

<operation id="3660" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3660" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3658 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3661" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3661" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3659 %rend2703 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_778, i32 %rbegin1169

]]></Node>
<StgValue><ssdm name="rend2703"/></StgValue>
</operation>

<operation id="3662" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3662" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3660 %rbegin1170 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_826

]]></Node>
<StgValue><ssdm name="rbegin1170"/></StgValue>
</operation>

<operation id="3663" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3663" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3661 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_32, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3664" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3664" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3662 %rend2701 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_826, i32 %rbegin1170

]]></Node>
<StgValue><ssdm name="rend2701"/></StgValue>
</operation>

<operation id="3665" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3665" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3663 %rbegin1171 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_810

]]></Node>
<StgValue><ssdm name="rbegin1171"/></StgValue>
</operation>

<operation id="3666" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3666" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3664 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_57, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3667" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3667" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3665 %rend2699 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_810, i32 %rbegin1171

]]></Node>
<StgValue><ssdm name="rend2699"/></StgValue>
</operation>

<operation id="3668" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3668" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3666 %rbegin1172 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_794

]]></Node>
<StgValue><ssdm name="rbegin1172"/></StgValue>
</operation>

<operation id="3669" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3669" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3667 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3670" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3670" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3668 %rend2697 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_794, i32 %rbegin1172

]]></Node>
<StgValue><ssdm name="rend2697"/></StgValue>
</operation>

<operation id="3671" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3671" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3669 %rbegin1173 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_824

]]></Node>
<StgValue><ssdm name="rbegin1173"/></StgValue>
</operation>

<operation id="3672" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3672" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3670 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3673" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3673" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3671 %rend2695 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_824, i32 %rbegin1173

]]></Node>
<StgValue><ssdm name="rend2695"/></StgValue>
</operation>

<operation id="3674" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3674" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3672 %rbegin1174 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_821

]]></Node>
<StgValue><ssdm name="rbegin1174"/></StgValue>
</operation>

<operation id="3675" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3675" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3673 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3676" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3676" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3674 %rend2693 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_821, i32 %rbegin1174

]]></Node>
<StgValue><ssdm name="rend2693"/></StgValue>
</operation>

<operation id="3677" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3677" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3675 %rbegin1175 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_809

]]></Node>
<StgValue><ssdm name="rbegin1175"/></StgValue>
</operation>

<operation id="3678" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3678" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3676 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_57, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3679" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3679" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3677 %rend2691 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_809, i32 %rbegin1175

]]></Node>
<StgValue><ssdm name="rend2691"/></StgValue>
</operation>

<operation id="3680" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3680" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3678 %rbegin1176 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_732

]]></Node>
<StgValue><ssdm name="rbegin1176"/></StgValue>
</operation>

<operation id="3681" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3681" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3679 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_32, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3682" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3682" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3680 %rend2689 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_732, i32 %rbegin1176

]]></Node>
<StgValue><ssdm name="rend2689"/></StgValue>
</operation>

<operation id="3683" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3683" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3681 %rbegin1177 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_731

]]></Node>
<StgValue><ssdm name="rbegin1177"/></StgValue>
</operation>

<operation id="3684" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3684" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3682 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3685" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3685" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3683 %rend2687 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_731, i32 %rbegin1177

]]></Node>
<StgValue><ssdm name="rend2687"/></StgValue>
</operation>

<operation id="3686" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3686" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3684 %rbegin1178 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_650

]]></Node>
<StgValue><ssdm name="rbegin1178"/></StgValue>
</operation>

<operation id="3687" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3687" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3685 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_32, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3688" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3688" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3686 %rend2685 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_650, i32 %rbegin1178

]]></Node>
<StgValue><ssdm name="rend2685"/></StgValue>
</operation>

<operation id="3689" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3689" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3687 %rbegin1179 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_822

]]></Node>
<StgValue><ssdm name="rbegin1179"/></StgValue>
</operation>

<operation id="3690" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3690" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3688 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_32, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3691" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3691" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3689 %rend2683 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_822, i32 %rbegin1179

]]></Node>
<StgValue><ssdm name="rend2683"/></StgValue>
</operation>

<operation id="3692" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3692" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3690 %rbegin1180 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_728

]]></Node>
<StgValue><ssdm name="rbegin1180"/></StgValue>
</operation>

<operation id="3693" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3693" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3691 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3694" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3694" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3692 %rend2681 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_728, i32 %rbegin1180

]]></Node>
<StgValue><ssdm name="rend2681"/></StgValue>
</operation>

<operation id="3695" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3695" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3693 %rbegin1181 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_766

]]></Node>
<StgValue><ssdm name="rbegin1181"/></StgValue>
</operation>

<operation id="3696" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3696" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3694 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_32, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3697" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3697" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3695 %rend2677 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_766, i32 %rbegin1181

]]></Node>
<StgValue><ssdm name="rend2677"/></StgValue>
</operation>

<operation id="3698" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3698" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3696 %rbegin1182 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_779

]]></Node>
<StgValue><ssdm name="rbegin1182"/></StgValue>
</operation>

<operation id="3699" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3699" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3697 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_32, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3700" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3700" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3698 %rend2675 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_779, i32 %rbegin1182

]]></Node>
<StgValue><ssdm name="rend2675"/></StgValue>
</operation>

<operation id="3701" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3701" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3699 %rbegin1183 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_818

]]></Node>
<StgValue><ssdm name="rbegin1183"/></StgValue>
</operation>

<operation id="3702" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3702" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3700 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3703" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3703" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3701 %rend2673 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_818, i32 %rbegin1183

]]></Node>
<StgValue><ssdm name="rend2673"/></StgValue>
</operation>

<operation id="3704" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3704" bw="16" op_0_bw="16" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3702 %mult_248 = partselect i16 @_ssdm_op_PartSelect.i16.i836.i32.i32, i836 %data_val_read, i32 611, i32 626

]]></Node>
<StgValue><ssdm name="mult_248"/></StgValue>
</operation>

<operation id="3705" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3705" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:3703 %sext_ln17_85 = sext i16 %mult_248

]]></Node>
<StgValue><ssdm name="sext_ln17_85"/></StgValue>
</operation>

<operation id="3706" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3706" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3704 %rbegin1184 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_765

]]></Node>
<StgValue><ssdm name="rbegin1184"/></StgValue>
</operation>

<operation id="3707" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3707" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3705 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_32, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3708" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3708" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3706 %rend2669 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_765, i32 %rbegin1184

]]></Node>
<StgValue><ssdm name="rend2669"/></StgValue>
</operation>

<operation id="3709" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3709" bw="19" op_0_bw="19" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3707 %a_33 = partselect i19 @_ssdm_op_PartSelect.i19.i836.i32.i32, i836 %data_val_read, i32 627, i32 645

]]></Node>
<StgValue><ssdm name="a_33"/></StgValue>
</operation>

<operation id="3710" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3710" bw="21" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:3708 %sext_ln40_114 = sext i19 %a_33

]]></Node>
<StgValue><ssdm name="sext_ln40_114"/></StgValue>
</operation>

<operation id="3711" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3711" bw="24" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:3709 %sext_ln40_115 = sext i19 %a_33

]]></Node>
<StgValue><ssdm name="sext_ln40_115"/></StgValue>
</operation>

<operation id="3712" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3712" bw="23" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:3710 %sext_ln40_116 = sext i19 %a_33

]]></Node>
<StgValue><ssdm name="sext_ln40_116"/></StgValue>
</operation>

<operation id="3713" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3713" bw="20" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:3711 %sext_ln40_117 = sext i19 %a_33

]]></Node>
<StgValue><ssdm name="sext_ln40_117"/></StgValue>
</operation>

<operation id="3714" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3714" bw="25" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:3712 %sext_ln40_118 = sext i19 %a_33

]]></Node>
<StgValue><ssdm name="sext_ln40_118"/></StgValue>
</operation>

<operation id="3715" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3715" bw="22" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:3713 %sext_ln40_119 = sext i19 %a_33

]]></Node>
<StgValue><ssdm name="sext_ln40_119"/></StgValue>
</operation>

<operation id="3716" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3716" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3714 %rbegin1185 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_736

]]></Node>
<StgValue><ssdm name="rbegin1185"/></StgValue>
</operation>

<operation id="3717" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3717" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
fpga_resource_hint.entry.1967:3715 %mul_ln73_373 = mul i22 %sext_ln40_119, i22 3

]]></Node>
<StgValue><ssdm name="mul_ln73_373"/></StgValue>
</operation>

<operation id="3718" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3718" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3716 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73_373, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3719" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3719" bw="18" op_0_bw="18" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3717 %mult_249 = partselect i18 @_ssdm_op_PartSelect.i18.i22.i32.i32, i22 %mul_ln73_373, i32 4, i32 21

]]></Node>
<StgValue><ssdm name="mult_249"/></StgValue>
</operation>

<operation id="3720" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3720" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:3718 %sext_ln41_264 = sext i18 %mult_249

]]></Node>
<StgValue><ssdm name="sext_ln41_264"/></StgValue>
</operation>

<operation id="3721" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3721" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3719 %rend2667 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_736, i32 %rbegin1185

]]></Node>
<StgValue><ssdm name="rend2667"/></StgValue>
</operation>

<operation id="3722" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3722" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3720 %rbegin1186 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_722

]]></Node>
<StgValue><ssdm name="rbegin1186"/></StgValue>
</operation>

<operation id="3723" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3723" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
fpga_resource_hint.entry.1967:3721 %mul_ln73_374 = mul i25 %sext_ln40_118, i25 22

]]></Node>
<StgValue><ssdm name="mul_ln73_374"/></StgValue>
</operation>

<operation id="3724" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3724" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3722 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln73_374, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3725" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3725" bw="19" op_0_bw="19" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3723 %mult_250 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln73_374, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_250"/></StgValue>
</operation>

<operation id="3726" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3726" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3724 %rend2665 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_722, i32 %rbegin1186

]]></Node>
<StgValue><ssdm name="rend2665"/></StgValue>
</operation>

<operation id="3727" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3727" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3725 %rbegin1187 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_774

]]></Node>
<StgValue><ssdm name="rbegin1187"/></StgValue>
</operation>

<operation id="3728" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3728" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.entry.1967:3726 %sub_ln73_58 = sub i20 0, i20 %sext_ln40_117

]]></Node>
<StgValue><ssdm name="sub_ln73_58"/></StgValue>
</operation>

<operation id="3729" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3729" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3727 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_58, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3730" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3730" bw="16" op_0_bw="16" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3728 %mult_251 = partselect i16 @_ssdm_op_PartSelect.i16.i20.i32.i32, i20 %sub_ln73_58, i32 4, i32 19

]]></Node>
<StgValue><ssdm name="mult_251"/></StgValue>
</operation>

<operation id="3731" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3731" bw="19" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:3729 %sext_ln41_265 = sext i16 %mult_251

]]></Node>
<StgValue><ssdm name="sext_ln41_265"/></StgValue>
</operation>

<operation id="3732" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3732" bw="18" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:3730 %sext_ln17_187 = sext i16 %mult_251

]]></Node>
<StgValue><ssdm name="sext_ln17_187"/></StgValue>
</operation>

<operation id="3733" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3733" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3731 %rend2663 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_774, i32 %rbegin1187

]]></Node>
<StgValue><ssdm name="rend2663"/></StgValue>
</operation>

<operation id="3734" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3734" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3732 %rbegin1188 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_666

]]></Node>
<StgValue><ssdm name="rbegin1188"/></StgValue>
</operation>

<operation id="3735" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3735" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3733 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_33, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3736" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3736" bw="15" op_0_bw="15" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3734 %mult_252 = partselect i15 @_ssdm_op_PartSelect.i15.i836.i32.i32, i836 %data_val_read, i32 631, i32 645

]]></Node>
<StgValue><ssdm name="mult_252"/></StgValue>
</operation>

<operation id="3737" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3737" bw="16" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.1967:3735 %sext_ln17_86 = sext i15 %mult_252

]]></Node>
<StgValue><ssdm name="sext_ln17_86"/></StgValue>
</operation>

<operation id="3738" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3738" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3736 %rend2661 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_666, i32 %rbegin1188

]]></Node>
<StgValue><ssdm name="rend2661"/></StgValue>
</operation>

<operation id="3739" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3739" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3737 %rbegin1189 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_733

]]></Node>
<StgValue><ssdm name="rbegin1189"/></StgValue>
</operation>

<operation id="3740" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3740" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
fpga_resource_hint.entry.1967:3738 %mul_ln73_375 = mul i23 %sext_ln40_116, i23 6

]]></Node>
<StgValue><ssdm name="mul_ln73_375"/></StgValue>
</operation>

<operation id="3741" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3741" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3739 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln73_375, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3742" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3742" bw="19" op_0_bw="19" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3740 %mult_253 = partselect i19 @_ssdm_op_PartSelect.i19.i23.i32.i32, i23 %mul_ln73_375, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_253"/></StgValue>
</operation>

<operation id="3743" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3743" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3741 %rend2659 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_733, i32 %rbegin1189

]]></Node>
<StgValue><ssdm name="rend2659"/></StgValue>
</operation>

<operation id="3744" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3744" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3742 %rbegin1190 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_718

]]></Node>
<StgValue><ssdm name="rbegin1190"/></StgValue>
</operation>

<operation id="3745" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3745" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
fpga_resource_hint.entry.1967:3743 %mul_ln73_376 = mul i24 %sext_ln40_115, i24 16777200

]]></Node>
<StgValue><ssdm name="mul_ln73_376"/></StgValue>
</operation>

<operation id="3746" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3746" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3744 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i24 %mul_ln73_376, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3747" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3747" bw="19" op_0_bw="19" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3745 %mult_254 = partselect i19 @_ssdm_op_PartSelect.i19.i24.i32.i32, i24 %mul_ln73_376, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_254"/></StgValue>
</operation>

<operation id="3748" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3748" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3746 %rend2657 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_718, i32 %rbegin1190

]]></Node>
<StgValue><ssdm name="rend2657"/></StgValue>
</operation>

<operation id="3749" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3749" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3747 %rbegin1191 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_717

]]></Node>
<StgValue><ssdm name="rbegin1191"/></StgValue>
</operation>

<operation id="3750" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3750" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
fpga_resource_hint.entry.1967:3748 %mul_ln73_377 = mul i24 %sext_ln40_115, i24 9

]]></Node>
<StgValue><ssdm name="mul_ln73_377"/></StgValue>
</operation>

<operation id="3751" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3751" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3749 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i24 %mul_ln73_377, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3752" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3752" bw="19" op_0_bw="19" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3750 %mult_255 = partselect i19 @_ssdm_op_PartSelect.i19.i24.i32.i32, i24 %mul_ln73_377, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_255"/></StgValue>
</operation>

<operation id="3753" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3753" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3751 %rend2655 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_717, i32 %rbegin1191

]]></Node>
<StgValue><ssdm name="rend2655"/></StgValue>
</operation>

<operation id="3754" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3754" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3752 %rbegin1192 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_730

]]></Node>
<StgValue><ssdm name="rbegin1192"/></StgValue>
</operation>

<operation id="3755" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3755" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
fpga_resource_hint.entry.1967:3753 %mul_ln73_378 = mul i23 %sext_ln40_116, i23 8388601

]]></Node>
<StgValue><ssdm name="mul_ln73_378"/></StgValue>
</operation>

<operation id="3756" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3756" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3754 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln73_378, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3757" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3757" bw="18" op_0_bw="18" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3755 %mult_256 = partselect i18 @_ssdm_op_PartSelect.i18.i23.i32.i32, i23 %mul_ln73_378, i32 4, i32 21

]]></Node>
<StgValue><ssdm name="mult_256"/></StgValue>
</operation>

<operation id="3758" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3758" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:3756 %sext_ln41_266 = sext i18 %mult_256

]]></Node>
<StgValue><ssdm name="sext_ln41_266"/></StgValue>
</operation>

<operation id="3759" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3759" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3757 %rend2653 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_730, i32 %rbegin1192

]]></Node>
<StgValue><ssdm name="rend2653"/></StgValue>
</operation>

<operation id="3760" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3760" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3758 %rbegin1193 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_743

]]></Node>
<StgValue><ssdm name="rbegin1193"/></StgValue>
</operation>

<operation id="3761" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3761" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
fpga_resource_hint.entry.1967:3759 %mul_ln73_379 = mul i25 %sext_ln40_118, i25 33554412

]]></Node>
<StgValue><ssdm name="mul_ln73_379"/></StgValue>
</operation>

<operation id="3762" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3762" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3760 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln73_379, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3763" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3763" bw="19" op_0_bw="19" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3761 %mult_257 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln73_379, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_257"/></StgValue>
</operation>

<operation id="3764" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3764" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3762 %rend2651 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_743, i32 %rbegin1193

]]></Node>
<StgValue><ssdm name="rend2651"/></StgValue>
</operation>

<operation id="3765" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3765" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3763 %rbegin1194 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_701

]]></Node>
<StgValue><ssdm name="rbegin1194"/></StgValue>
</operation>

<operation id="3766" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3766" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3764 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_58, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3767" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3767" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3765 %rend2649 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_701, i32 %rbegin1194

]]></Node>
<StgValue><ssdm name="rend2649"/></StgValue>
</operation>

<operation id="3768" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3768" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3766 %rbegin1195 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_741

]]></Node>
<StgValue><ssdm name="rbegin1195"/></StgValue>
</operation>

<operation id="3769" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3769" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3767 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3770" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3770" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3768 %rend2647 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_741, i32 %rbegin1195

]]></Node>
<StgValue><ssdm name="rend2647"/></StgValue>
</operation>

<operation id="3771" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3771" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3769 %rbegin1196 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_700

]]></Node>
<StgValue><ssdm name="rbegin1196"/></StgValue>
</operation>

<operation id="3772" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3772" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
fpga_resource_hint.entry.1967:3770 %mul_ln73_380 = mul i22 %sext_ln40_119, i22 4194300

]]></Node>
<StgValue><ssdm name="mul_ln73_380"/></StgValue>
</operation>

<operation id="3773" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3773" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3771 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73_380, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3774" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3774" bw="18" op_0_bw="18" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3772 %mult_258 = partselect i18 @_ssdm_op_PartSelect.i18.i22.i32.i32, i22 %mul_ln73_380, i32 4, i32 21

]]></Node>
<StgValue><ssdm name="mult_258"/></StgValue>
</operation>

<operation id="3775" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3775" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:3773 %sext_ln41_267 = sext i18 %mult_258

]]></Node>
<StgValue><ssdm name="sext_ln41_267"/></StgValue>
</operation>

<operation id="3776" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3776" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3774 %rend2645 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_700, i32 %rbegin1196

]]></Node>
<StgValue><ssdm name="rend2645"/></StgValue>
</operation>

<operation id="3777" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3777" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3775 %rbegin1197 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_739

]]></Node>
<StgValue><ssdm name="rbegin1197"/></StgValue>
</operation>

<operation id="3778" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3778" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
fpga_resource_hint.entry.1967:3776 %mul_ln73_381 = mul i21 %sext_ln40_114, i21 2097150

]]></Node>
<StgValue><ssdm name="mul_ln73_381"/></StgValue>
</operation>

<operation id="3779" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3779" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3777 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln73_381, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3780" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3780" bw="17" op_0_bw="17" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3778 %mult_259 = partselect i17 @_ssdm_op_PartSelect.i17.i21.i32.i32, i21 %mul_ln73_381, i32 4, i32 20

]]></Node>
<StgValue><ssdm name="mult_259"/></StgValue>
</operation>

<operation id="3781" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3781" bw="19" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:3779 %sext_ln41_268 = sext i17 %mult_259

]]></Node>
<StgValue><ssdm name="sext_ln41_268"/></StgValue>
</operation>

<operation id="3782" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3782" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:3780 %sext_ln17_188 = sext i17 %mult_259

]]></Node>
<StgValue><ssdm name="sext_ln17_188"/></StgValue>
</operation>

<operation id="3783" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3783" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3781 %rend2643 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_739, i32 %rbegin1197

]]></Node>
<StgValue><ssdm name="rend2643"/></StgValue>
</operation>

<operation id="3784" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3784" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3782 %rbegin1198 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_698

]]></Node>
<StgValue><ssdm name="rbegin1198"/></StgValue>
</operation>

<operation id="3785" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3785" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3783 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73_380, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3786" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3786" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3784 %rend2641 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_698, i32 %rbegin1198

]]></Node>
<StgValue><ssdm name="rend2641"/></StgValue>
</operation>

<operation id="3787" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3787" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3785 %rbegin1199 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_633

]]></Node>
<StgValue><ssdm name="rbegin1199"/></StgValue>
</operation>

<operation id="3788" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3788" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
fpga_resource_hint.entry.1967:3786 %mul_ln73_382 = mul i23 %sext_ln40_116, i23 5

]]></Node>
<StgValue><ssdm name="mul_ln73_382"/></StgValue>
</operation>

<operation id="3789" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3789" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3787 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln73_382, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3790" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3790" bw="19" op_0_bw="19" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3788 %mult_260 = partselect i19 @_ssdm_op_PartSelect.i19.i23.i32.i32, i23 %mul_ln73_382, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_260"/></StgValue>
</operation>

<operation id="3791" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3791" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3789 %rend2639 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_633, i32 %rbegin1199

]]></Node>
<StgValue><ssdm name="rend2639"/></StgValue>
</operation>

<operation id="3792" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3792" bw="17" op_0_bw="17" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3790 %mult_261 = partselect i17 @_ssdm_op_PartSelect.i17.i836.i32.i32, i836 %data_val_read, i32 629, i32 645

]]></Node>
<StgValue><ssdm name="mult_261"/></StgValue>
</operation>

<operation id="3793" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3793" bw="19" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:3791 %sext_ln41_269 = sext i17 %mult_261

]]></Node>
<StgValue><ssdm name="sext_ln41_269"/></StgValue>
</operation>

<operation id="3794" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3794" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3792 %rbegin1200 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_695

]]></Node>
<StgValue><ssdm name="rbegin1200"/></StgValue>
</operation>

<operation id="3795" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3795" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3793 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73_373, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3796" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3796" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3794 %rend2635 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_695, i32 %rbegin1200

]]></Node>
<StgValue><ssdm name="rend2635"/></StgValue>
</operation>

<operation id="3797" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3797" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3795 %rbegin1201 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_587

]]></Node>
<StgValue><ssdm name="rbegin1201"/></StgValue>
</operation>

<operation id="3798" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3798" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3796 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln73_382, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3799" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3799" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3797 %rend2633 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_587, i32 %rbegin1201

]]></Node>
<StgValue><ssdm name="rend2633"/></StgValue>
</operation>

<operation id="3800" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3800" bw="16" op_0_bw="16" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3798 %mult_262 = partselect i16 @_ssdm_op_PartSelect.i16.i836.i32.i32, i836 %data_val_read, i32 630, i32 645

]]></Node>
<StgValue><ssdm name="mult_262"/></StgValue>
</operation>

<operation id="3801" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3801" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:3799 %sext_ln17_87 = sext i16 %mult_262

]]></Node>
<StgValue><ssdm name="sext_ln17_87"/></StgValue>
</operation>

<operation id="3802" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3802" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3800 %rbegin1202 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_692

]]></Node>
<StgValue><ssdm name="rbegin1202"/></StgValue>
</operation>

<operation id="3803" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3803" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3801 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_33, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3804" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3804" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3802 %rend2627 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_692, i32 %rbegin1202

]]></Node>
<StgValue><ssdm name="rend2627"/></StgValue>
</operation>

<operation id="3805" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3805" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3803 %rbegin1203 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_705

]]></Node>
<StgValue><ssdm name="rbegin1203"/></StgValue>
</operation>

<operation id="3806" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3806" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3804 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln73_381, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3807" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3807" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3805 %rend2625 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_705, i32 %rbegin1203

]]></Node>
<StgValue><ssdm name="rend2625"/></StgValue>
</operation>

<operation id="3808" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3808" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3806 %rbegin1204 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_691

]]></Node>
<StgValue><ssdm name="rbegin1204"/></StgValue>
</operation>

<operation id="3809" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3809" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3807 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln73_382, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3810" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3810" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3808 %rend2621 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_691, i32 %rbegin1204

]]></Node>
<StgValue><ssdm name="rend2621"/></StgValue>
</operation>

<operation id="3811" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3811" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3809 %rbegin1205 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_659

]]></Node>
<StgValue><ssdm name="rbegin1205"/></StgValue>
</operation>

<operation id="3812" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3812" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3810 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_33, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3813" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3813" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3811 %rend2619 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_659, i32 %rbegin1205

]]></Node>
<StgValue><ssdm name="rend2619"/></StgValue>
</operation>

<operation id="3814" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3814" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3812 %rbegin1206 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_742

]]></Node>
<StgValue><ssdm name="rbegin1206"/></StgValue>
</operation>

<operation id="3815" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3815" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
fpga_resource_hint.entry.1967:3813 %mul_ln73_383 = mul i24 %sext_ln40_115, i24 16777204

]]></Node>
<StgValue><ssdm name="mul_ln73_383"/></StgValue>
</operation>

<operation id="3816" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3816" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3814 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i24 %mul_ln73_383, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3817" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3817" bw="19" op_0_bw="19" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3815 %mult_263 = partselect i19 @_ssdm_op_PartSelect.i19.i24.i32.i32, i24 %mul_ln73_383, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_263"/></StgValue>
</operation>

<operation id="3818" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3818" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3816 %rend2617 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_742, i32 %rbegin1206

]]></Node>
<StgValue><ssdm name="rend2617"/></StgValue>
</operation>

<operation id="3819" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3819" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3817 %rbegin1207 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_702

]]></Node>
<StgValue><ssdm name="rbegin1207"/></StgValue>
</operation>

<operation id="3820" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3820" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3818 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73_373, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3821" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3821" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3819 %rend2615 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_702, i32 %rbegin1207

]]></Node>
<StgValue><ssdm name="rend2615"/></StgValue>
</operation>

<operation id="3822" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3822" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3820 %rbegin1208 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_715

]]></Node>
<StgValue><ssdm name="rbegin1208"/></StgValue>
</operation>

<operation id="3823" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3823" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3821 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln73_378, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3824" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3824" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3822 %rend2613 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_715, i32 %rbegin1208

]]></Node>
<StgValue><ssdm name="rend2613"/></StgValue>
</operation>

<operation id="3825" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3825" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3823 %rbegin1209 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_711

]]></Node>
<StgValue><ssdm name="rbegin1209"/></StgValue>
</operation>

<operation id="3826" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3826" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
fpga_resource_hint.entry.1967:3824 %mul_ln73_384 = mul i23 %sext_ln40_116, i23 8388602

]]></Node>
<StgValue><ssdm name="mul_ln73_384"/></StgValue>
</operation>

<operation id="3827" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3827" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3825 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln73_384, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3828" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3828" bw="18" op_0_bw="18" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3826 %mult_264 = partselect i18 @_ssdm_op_PartSelect.i18.i23.i32.i32, i23 %mul_ln73_384, i32 4, i32 21

]]></Node>
<StgValue><ssdm name="mult_264"/></StgValue>
</operation>

<operation id="3829" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3829" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:3827 %sext_ln41_270 = sext i18 %mult_264

]]></Node>
<StgValue><ssdm name="sext_ln41_270"/></StgValue>
</operation>

<operation id="3830" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3830" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3828 %rend2611 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_711, i32 %rbegin1209

]]></Node>
<StgValue><ssdm name="rend2611"/></StgValue>
</operation>

<operation id="3831" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3831" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3829 %rbegin1210 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_699

]]></Node>
<StgValue><ssdm name="rbegin1210"/></StgValue>
</operation>

<operation id="3832" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3832" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3830 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3833" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3833" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3831 %rend2609 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_699, i32 %rbegin1210

]]></Node>
<StgValue><ssdm name="rend2609"/></StgValue>
</operation>

<operation id="3834" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3834" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3832 %rbegin1211 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_654

]]></Node>
<StgValue><ssdm name="rbegin1211"/></StgValue>
</operation>

<operation id="3835" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3835" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
fpga_resource_hint.entry.1967:3833 %mul_ln73_385 = mul i25 %sext_ln40_118, i25 20

]]></Node>
<StgValue><ssdm name="mul_ln73_385"/></StgValue>
</operation>

<operation id="3836" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3836" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3834 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln73_385, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3837" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3837" bw="19" op_0_bw="19" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3835 %mult_265 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln73_385, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_265"/></StgValue>
</operation>

<operation id="3838" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3838" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3836 %rend2607 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_654, i32 %rbegin1211

]]></Node>
<StgValue><ssdm name="rend2607"/></StgValue>
</operation>

<operation id="3839" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3839" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3837 %rbegin1212 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_712

]]></Node>
<StgValue><ssdm name="rbegin1212"/></StgValue>
</operation>

<operation id="3840" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3840" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
fpga_resource_hint.entry.1967:3838 %mul_ln73_386 = mul i25 %sext_ln40_118, i25 17

]]></Node>
<StgValue><ssdm name="mul_ln73_386"/></StgValue>
</operation>

<operation id="3841" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3841" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3839 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln73_386, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3842" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3842" bw="19" op_0_bw="19" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3840 %mult_266 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln73_386, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_266"/></StgValue>
</operation>

<operation id="3843" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3843" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3841 %rend2605 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_712, i32 %rbegin1212

]]></Node>
<StgValue><ssdm name="rend2605"/></StgValue>
</operation>

<operation id="3844" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3844" bw="19" op_0_bw="19" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3842 %a_34 = partselect i19 @_ssdm_op_PartSelect.i19.i836.i32.i32, i836 %data_val_read, i32 646, i32 664

]]></Node>
<StgValue><ssdm name="a_34"/></StgValue>
</operation>

<operation id="3845" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3845" bw="23" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:3843 %sext_ln40_120 = sext i19 %a_34

]]></Node>
<StgValue><ssdm name="sext_ln40_120"/></StgValue>
</operation>

<operation id="3846" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3846" bw="20" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:3844 %sext_ln40_121 = sext i19 %a_34

]]></Node>
<StgValue><ssdm name="sext_ln40_121"/></StgValue>
</operation>

<operation id="3847" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3847" bw="22" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:3845 %sext_ln40_122 = sext i19 %a_34

]]></Node>
<StgValue><ssdm name="sext_ln40_122"/></StgValue>
</operation>

<operation id="3848" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3848" bw="25" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:3846 %sext_ln40_123 = sext i19 %a_34

]]></Node>
<StgValue><ssdm name="sext_ln40_123"/></StgValue>
</operation>

<operation id="3849" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3849" bw="21" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:3847 %sext_ln40_124 = sext i19 %a_34

]]></Node>
<StgValue><ssdm name="sext_ln40_124"/></StgValue>
</operation>

<operation id="3850" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3850" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3848 %rbegin1213 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_708

]]></Node>
<StgValue><ssdm name="rbegin1213"/></StgValue>
</operation>

<operation id="3851" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3851" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3849 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3852" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3852" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3850 %rend2603 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_708, i32 %rbegin1213

]]></Node>
<StgValue><ssdm name="rend2603"/></StgValue>
</operation>

<operation id="3853" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3853" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3851 %rbegin1214 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_696

]]></Node>
<StgValue><ssdm name="rbegin1214"/></StgValue>
</operation>

<operation id="3854" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3854" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
fpga_resource_hint.entry.1967:3852 %mul_ln73_387 = mul i21 %sext_ln40_124, i21 2097150

]]></Node>
<StgValue><ssdm name="mul_ln73_387"/></StgValue>
</operation>

<operation id="3855" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3855" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3853 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln73_387, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3856" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3856" bw="17" op_0_bw="17" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3854 %mult_267 = partselect i17 @_ssdm_op_PartSelect.i17.i21.i32.i32, i21 %mul_ln73_387, i32 4, i32 20

]]></Node>
<StgValue><ssdm name="mult_267"/></StgValue>
</operation>

<operation id="3857" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3857" bw="19" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:3855 %sext_ln41_271 = sext i17 %mult_267

]]></Node>
<StgValue><ssdm name="sext_ln41_271"/></StgValue>
</operation>

<operation id="3858" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3858" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3856 %rend2601 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_696, i32 %rbegin1214

]]></Node>
<StgValue><ssdm name="rend2601"/></StgValue>
</operation>

<operation id="3859" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3859" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3857 %rbegin1215 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_693

]]></Node>
<StgValue><ssdm name="rbegin1215"/></StgValue>
</operation>

<operation id="3860" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3860" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3858 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3861" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3861" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3859 %rend2599 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_693, i32 %rbegin1215

]]></Node>
<StgValue><ssdm name="rend2599"/></StgValue>
</operation>

<operation id="3862" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3862" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3860 %rbegin1216 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_709

]]></Node>
<StgValue><ssdm name="rbegin1216"/></StgValue>
</operation>

<operation id="3863" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3863" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3861 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3864" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3864" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3862 %rend2597 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_709, i32 %rbegin1216

]]></Node>
<StgValue><ssdm name="rend2597"/></StgValue>
</operation>

<operation id="3865" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3865" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3863 %rbegin1217 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_694

]]></Node>
<StgValue><ssdm name="rbegin1217"/></StgValue>
</operation>

<operation id="3866" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3866" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3864 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3867" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3867" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3865 %rend2595 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_694, i32 %rbegin1217

]]></Node>
<StgValue><ssdm name="rend2595"/></StgValue>
</operation>

<operation id="3868" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3868" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3866 %rbegin1218 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_706

]]></Node>
<StgValue><ssdm name="rbegin1218"/></StgValue>
</operation>

<operation id="3869" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3869" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
fpga_resource_hint.entry.1967:3867 %mul_ln73_388 = mul i25 %sext_ln40_123, i25 33554413

]]></Node>
<StgValue><ssdm name="mul_ln73_388"/></StgValue>
</operation>

<operation id="3870" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3870" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3868 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln73_388, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3871" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3871" bw="19" op_0_bw="19" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3869 %mult_268 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln73_388, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_268"/></StgValue>
</operation>

<operation id="3872" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3872" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3870 %rend2593 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_706, i32 %rbegin1218

]]></Node>
<StgValue><ssdm name="rend2593"/></StgValue>
</operation>

<operation id="3873" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3873" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3871 %rbegin1219 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_119

]]></Node>
<StgValue><ssdm name="rbegin1219"/></StgValue>
</operation>

<operation id="3874" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3874" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3872 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3875" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3875" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3873 %rend2591 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_119, i32 %rbegin1219

]]></Node>
<StgValue><ssdm name="rend2591"/></StgValue>
</operation>

<operation id="3876" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3876" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3874 %rbegin1220 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_704

]]></Node>
<StgValue><ssdm name="rbegin1220"/></StgValue>
</operation>

<operation id="3877" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3877" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3875 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3878" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3878" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3876 %rend2589 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_704, i32 %rbegin1220

]]></Node>
<StgValue><ssdm name="rend2589"/></StgValue>
</operation>

<operation id="3879" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3879" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3877 %rbegin1221 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_729

]]></Node>
<StgValue><ssdm name="rbegin1221"/></StgValue>
</operation>

<operation id="3880" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3880" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
fpga_resource_hint.entry.1967:3878 %mul_ln73_389 = mul i22 %sext_ln40_122, i22 3

]]></Node>
<StgValue><ssdm name="mul_ln73_389"/></StgValue>
</operation>

<operation id="3881" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3881" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3879 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73_389, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3882" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3882" bw="18" op_0_bw="18" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3880 %mult_269 = partselect i18 @_ssdm_op_PartSelect.i18.i22.i32.i32, i22 %mul_ln73_389, i32 4, i32 21

]]></Node>
<StgValue><ssdm name="mult_269"/></StgValue>
</operation>

<operation id="3883" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3883" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:3881 %sext_ln41_272 = sext i18 %mult_269

]]></Node>
<StgValue><ssdm name="sext_ln41_272"/></StgValue>
</operation>

<operation id="3884" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3884" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3882 %rend2587 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_729, i32 %rbegin1221

]]></Node>
<StgValue><ssdm name="rend2587"/></StgValue>
</operation>

<operation id="3885" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3885" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3883 %rbegin1222 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_716

]]></Node>
<StgValue><ssdm name="rbegin1222"/></StgValue>
</operation>

<operation id="3886" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3886" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3884 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3887" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3887" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3885 %rend2585 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_716, i32 %rbegin1222

]]></Node>
<StgValue><ssdm name="rend2585"/></StgValue>
</operation>

<operation id="3888" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3888" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3886 %rbegin1223 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_727

]]></Node>
<StgValue><ssdm name="rbegin1223"/></StgValue>
</operation>

<operation id="3889" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3889" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3887 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3890" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3890" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3888 %rend2583 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_727, i32 %rbegin1223

]]></Node>
<StgValue><ssdm name="rend2583"/></StgValue>
</operation>

<operation id="3891" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3891" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3889 %rbegin1224 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_724

]]></Node>
<StgValue><ssdm name="rbegin1224"/></StgValue>
</operation>

<operation id="3892" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3892" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3890 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3893" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3893" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3891 %rend2581 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_724, i32 %rbegin1224

]]></Node>
<StgValue><ssdm name="rend2581"/></StgValue>
</operation>

<operation id="3894" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3894" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3892 %rbegin1225 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_670

]]></Node>
<StgValue><ssdm name="rbegin1225"/></StgValue>
</operation>

<operation id="3895" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3895" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3893 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3896" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3896" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3894 %rend2579 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_670, i32 %rbegin1225

]]></Node>
<StgValue><ssdm name="rend2579"/></StgValue>
</operation>

<operation id="3897" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3897" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3895 %rbegin1226 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_632

]]></Node>
<StgValue><ssdm name="rbegin1226"/></StgValue>
</operation>

<operation id="3898" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3898" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3896 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_34, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3899" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3899" bw="15" op_0_bw="15" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3897 %mult_270 = partselect i15 @_ssdm_op_PartSelect.i15.i836.i32.i32, i836 %data_val_read, i32 650, i32 664

]]></Node>
<StgValue><ssdm name="mult_270"/></StgValue>
</operation>

<operation id="3900" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3900" bw="16" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.1967:3898 %sext_ln17_88 = sext i15 %mult_270

]]></Node>
<StgValue><ssdm name="sext_ln17_88"/></StgValue>
</operation>

<operation id="3901" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3901" bw="17" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.1967:3899 %sext_ln17_89 = sext i15 %mult_270

]]></Node>
<StgValue><ssdm name="sext_ln17_89"/></StgValue>
</operation>

<operation id="3902" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3902" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3900 %rend2577 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_632, i32 %rbegin1226

]]></Node>
<StgValue><ssdm name="rend2577"/></StgValue>
</operation>

<operation id="3903" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3903" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3901 %rbegin1227 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_721

]]></Node>
<StgValue><ssdm name="rbegin1227"/></StgValue>
</operation>

<operation id="3904" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3904" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3902 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3905" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3905" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3903 %rend2575 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_721, i32 %rbegin1227

]]></Node>
<StgValue><ssdm name="rend2575"/></StgValue>
</operation>

<operation id="3906" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3906" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3904 %rbegin1228 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_735

]]></Node>
<StgValue><ssdm name="rbegin1228"/></StgValue>
</operation>

<operation id="3907" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3907" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3905 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_34, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3908" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3908" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3906 %rend2573 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_735, i32 %rbegin1228

]]></Node>
<StgValue><ssdm name="rend2573"/></StgValue>
</operation>

<operation id="3909" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3909" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3907 %rbegin1229 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_787

]]></Node>
<StgValue><ssdm name="rbegin1229"/></StgValue>
</operation>

<operation id="3910" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3910" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3908 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3911" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3911" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3909 %rend2571 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_787, i32 %rbegin1229

]]></Node>
<StgValue><ssdm name="rend2571"/></StgValue>
</operation>

<operation id="3912" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3912" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3910 %rbegin1230 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_629

]]></Node>
<StgValue><ssdm name="rbegin1230"/></StgValue>
</operation>

<operation id="3913" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3913" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3911 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3914" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3914" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3912 %rend2569 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_629, i32 %rbegin1230

]]></Node>
<StgValue><ssdm name="rend2569"/></StgValue>
</operation>

<operation id="3915" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3915" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3913 %rbegin1231 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_703

]]></Node>
<StgValue><ssdm name="rbegin1231"/></StgValue>
</operation>

<operation id="3916" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3916" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3914 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3917" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3917" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3915 %rend2567 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_703, i32 %rbegin1231

]]></Node>
<StgValue><ssdm name="rend2567"/></StgValue>
</operation>

<operation id="3918" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3918" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3916 %rbegin1232 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_662

]]></Node>
<StgValue><ssdm name="rbegin1232"/></StgValue>
</operation>

<operation id="3919" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3919" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3917 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3920" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3920" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3918 %rend2565 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_662, i32 %rbegin1232

]]></Node>
<StgValue><ssdm name="rend2565"/></StgValue>
</operation>

<operation id="3921" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3921" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3919 %rbegin1233 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_714

]]></Node>
<StgValue><ssdm name="rbegin1233"/></StgValue>
</operation>

<operation id="3922" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3922" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.entry.1967:3920 %sub_ln73_59 = sub i20 0, i20 %sext_ln40_121

]]></Node>
<StgValue><ssdm name="sub_ln73_59"/></StgValue>
</operation>

<operation id="3923" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3923" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3921 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_59, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3924" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3924" bw="16" op_0_bw="16" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3922 %mult_271 = partselect i16 @_ssdm_op_PartSelect.i16.i20.i32.i32, i20 %sub_ln73_59, i32 4, i32 19

]]></Node>
<StgValue><ssdm name="mult_271"/></StgValue>
</operation>

<operation id="3925" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3925" bw="19" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:3923 %sext_ln41_273 = sext i16 %mult_271

]]></Node>
<StgValue><ssdm name="sext_ln41_273"/></StgValue>
</operation>

<operation id="3926" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3926" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:3924 %sext_ln17_189 = sext i16 %mult_271

]]></Node>
<StgValue><ssdm name="sext_ln17_189"/></StgValue>
</operation>

<operation id="3927" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3927" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3925 %rend2563 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_714, i32 %rbegin1233

]]></Node>
<StgValue><ssdm name="rend2563"/></StgValue>
</operation>

<operation id="3928" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3928" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3926 %rbegin1234 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_726

]]></Node>
<StgValue><ssdm name="rbegin1234"/></StgValue>
</operation>

<operation id="3929" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3929" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3927 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3930" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3930" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3928 %rend2561 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_726, i32 %rbegin1234

]]></Node>
<StgValue><ssdm name="rend2561"/></StgValue>
</operation>

<operation id="3931" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3931" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3929 %rbegin1235 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_658

]]></Node>
<StgValue><ssdm name="rbegin1235"/></StgValue>
</operation>

<operation id="3932" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3932" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3930 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_34, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3933" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3933" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3931 %rend2559 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_658, i32 %rbegin1235

]]></Node>
<StgValue><ssdm name="rend2559"/></StgValue>
</operation>

<operation id="3934" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3934" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3932 %rbegin1236 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_683

]]></Node>
<StgValue><ssdm name="rbegin1236"/></StgValue>
</operation>

<operation id="3935" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3935" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
fpga_resource_hint.entry.1967:3933 %mul_ln73_390 = mul i23 %sext_ln40_120, i23 8388603

]]></Node>
<StgValue><ssdm name="mul_ln73_390"/></StgValue>
</operation>

<operation id="3936" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3936" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3934 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln73_390, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3937" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3937" bw="18" op_0_bw="18" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3935 %mult_272 = partselect i18 @_ssdm_op_PartSelect.i18.i23.i32.i32, i23 %mul_ln73_390, i32 4, i32 21

]]></Node>
<StgValue><ssdm name="mult_272"/></StgValue>
</operation>

<operation id="3938" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3938" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:3936 %sext_ln41_274 = sext i18 %mult_272

]]></Node>
<StgValue><ssdm name="sext_ln41_274"/></StgValue>
</operation>

<operation id="3939" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3939" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3937 %rend2557 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_683, i32 %rbegin1236

]]></Node>
<StgValue><ssdm name="rend2557"/></StgValue>
</operation>

<operation id="3940" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3940" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3938 %rbegin1237 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_669

]]></Node>
<StgValue><ssdm name="rbegin1237"/></StgValue>
</operation>

<operation id="3941" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3941" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3939 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3942" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3942" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3940 %rend2555 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_669, i32 %rbegin1237

]]></Node>
<StgValue><ssdm name="rend2555"/></StgValue>
</operation>

<operation id="3943" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3943" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3941 %rbegin1238 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_682

]]></Node>
<StgValue><ssdm name="rbegin1238"/></StgValue>
</operation>

<operation id="3944" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3944" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3942 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3945" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3945" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3943 %rend2553 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_682, i32 %rbegin1238

]]></Node>
<StgValue><ssdm name="rend2553"/></StgValue>
</operation>

<operation id="3946" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3946" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3944 %rbegin1239 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_725

]]></Node>
<StgValue><ssdm name="rbegin1239"/></StgValue>
</operation>

<operation id="3947" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3947" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3945 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3948" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3948" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3946 %rend2549 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_725, i32 %rbegin1239

]]></Node>
<StgValue><ssdm name="rend2549"/></StgValue>
</operation>

<operation id="3949" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3949" bw="16" op_0_bw="16" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3947 %mult_273 = partselect i16 @_ssdm_op_PartSelect.i16.i836.i32.i32, i836 %data_val_read, i32 649, i32 664

]]></Node>
<StgValue><ssdm name="mult_273"/></StgValue>
</operation>

<operation id="3950" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3950" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:3948 %sext_ln17_90 = sext i16 %mult_273

]]></Node>
<StgValue><ssdm name="sext_ln17_90"/></StgValue>
</operation>

<operation id="3951" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3951" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3949 %rbegin1240 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_723

]]></Node>
<StgValue><ssdm name="rbegin1240"/></StgValue>
</operation>

<operation id="3952" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3952" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3950 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3953" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3953" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3951 %rend2545 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_723, i32 %rbegin1240

]]></Node>
<StgValue><ssdm name="rend2545"/></StgValue>
</operation>

<operation id="3954" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3954" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3952 %rbegin1241 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_665

]]></Node>
<StgValue><ssdm name="rbegin1241"/></StgValue>
</operation>

<operation id="3955" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3955" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3953 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_34, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3956" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3956" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3954 %rend2543 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_665, i32 %rbegin1241

]]></Node>
<StgValue><ssdm name="rend2543"/></StgValue>
</operation>

<operation id="3957" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3957" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3955 %rbegin1242 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_734

]]></Node>
<StgValue><ssdm name="rbegin1242"/></StgValue>
</operation>

<operation id="3958" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3958" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3956 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3959" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3959" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3957 %rend2541 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_734, i32 %rbegin1242

]]></Node>
<StgValue><ssdm name="rend2541"/></StgValue>
</operation>

<operation id="3960" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3960" bw="19" op_0_bw="19" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3958 %a_35 = partselect i19 @_ssdm_op_PartSelect.i19.i836.i32.i32, i836 %data_val_read, i32 665, i32 683

]]></Node>
<StgValue><ssdm name="a_35"/></StgValue>
</operation>

<operation id="3961" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3961" bw="23" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:3959 %sext_ln40_125 = sext i19 %a_35

]]></Node>
<StgValue><ssdm name="sext_ln40_125"/></StgValue>
</operation>

<operation id="3962" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3962" bw="22" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:3960 %sext_ln40_126 = sext i19 %a_35

]]></Node>
<StgValue><ssdm name="sext_ln40_126"/></StgValue>
</operation>

<operation id="3963" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3963" bw="20" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:3961 %sext_ln40_127 = sext i19 %a_35

]]></Node>
<StgValue><ssdm name="sext_ln40_127"/></StgValue>
</operation>

<operation id="3964" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3964" bw="21" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:3962 %sext_ln40_128 = sext i19 %a_35

]]></Node>
<StgValue><ssdm name="sext_ln40_128"/></StgValue>
</operation>

<operation id="3965" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3965" bw="25" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:3963 %sext_ln40_129 = sext i19 %a_35

]]></Node>
<StgValue><ssdm name="sext_ln40_129"/></StgValue>
</operation>

<operation id="3966" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3966" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3964 %rbegin1243 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_677

]]></Node>
<StgValue><ssdm name="rbegin1243"/></StgValue>
</operation>

<operation id="3967" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3967" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3965 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3968" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3968" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3966 %rend2539 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_677, i32 %rbegin1243

]]></Node>
<StgValue><ssdm name="rend2539"/></StgValue>
</operation>

<operation id="3969" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3969" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3967 %rbegin1244 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_678

]]></Node>
<StgValue><ssdm name="rbegin1244"/></StgValue>
</operation>

<operation id="3970" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3970" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
fpga_resource_hint.entry.1967:3968 %mul_ln73_391 = mul i25 %sext_ln40_129, i25 20

]]></Node>
<StgValue><ssdm name="mul_ln73_391"/></StgValue>
</operation>

<operation id="3971" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3971" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3969 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln73_391, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3972" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3972" bw="19" op_0_bw="19" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3970 %mult_274 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln73_391, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_274"/></StgValue>
</operation>

<operation id="3973" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3973" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3971 %rend2537 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_678, i32 %rbegin1244

]]></Node>
<StgValue><ssdm name="rend2537"/></StgValue>
</operation>

<operation id="3974" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3974" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3972 %rbegin1245 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_647

]]></Node>
<StgValue><ssdm name="rbegin1245"/></StgValue>
</operation>

<operation id="3975" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3975" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3973 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3976" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3976" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3974 %rend2535 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_647, i32 %rbegin1245

]]></Node>
<StgValue><ssdm name="rend2535"/></StgValue>
</operation>

<operation id="3977" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3977" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3975 %rbegin1246 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_687

]]></Node>
<StgValue><ssdm name="rbegin1246"/></StgValue>
</operation>

<operation id="3978" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3978" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3976 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3979" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3979" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3977 %rend2533 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_687, i32 %rbegin1246

]]></Node>
<StgValue><ssdm name="rend2533"/></StgValue>
</operation>

<operation id="3980" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3980" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3978 %rbegin1247 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_752

]]></Node>
<StgValue><ssdm name="rbegin1247"/></StgValue>
</operation>

<operation id="3981" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3981" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3979 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3982" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3982" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3980 %rend2531 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_752, i32 %rbegin1247

]]></Node>
<StgValue><ssdm name="rend2531"/></StgValue>
</operation>

<operation id="3983" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3983" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3981 %rbegin1248 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_671

]]></Node>
<StgValue><ssdm name="rbegin1248"/></StgValue>
</operation>

<operation id="3984" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3984" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3982 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3985" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3985" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3983 %rend2529 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_671, i32 %rbegin1248

]]></Node>
<StgValue><ssdm name="rend2529"/></StgValue>
</operation>

<operation id="3986" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3986" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3984 %rbegin1249 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_643

]]></Node>
<StgValue><ssdm name="rbegin1249"/></StgValue>
</operation>

<operation id="3987" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3987" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3985 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3988" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3988" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3986 %rend2527 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_643, i32 %rbegin1249

]]></Node>
<StgValue><ssdm name="rend2527"/></StgValue>
</operation>

<operation id="3989" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3989" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3987 %rbegin1250 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_656

]]></Node>
<StgValue><ssdm name="rbegin1250"/></StgValue>
</operation>

<operation id="3990" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3990" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
fpga_resource_hint.entry.1967:3988 %mul_ln73_392 = mul i21 %sext_ln40_128, i21 2097150

]]></Node>
<StgValue><ssdm name="mul_ln73_392"/></StgValue>
</operation>

<operation id="3991" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3991" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3989 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln73_392, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3992" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3992" bw="17" op_0_bw="17" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3990 %mult_275 = partselect i17 @_ssdm_op_PartSelect.i17.i21.i32.i32, i21 %mul_ln73_392, i32 4, i32 20

]]></Node>
<StgValue><ssdm name="mult_275"/></StgValue>
</operation>

<operation id="3993" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3993" bw="19" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:3991 %sext_ln41_275 = sext i17 %mult_275

]]></Node>
<StgValue><ssdm name="sext_ln41_275"/></StgValue>
</operation>

<operation id="3994" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3994" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3992 %rend2525 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_656, i32 %rbegin1250

]]></Node>
<StgValue><ssdm name="rend2525"/></StgValue>
</operation>

<operation id="3995" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3995" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:3993 %rbegin1251 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_748

]]></Node>
<StgValue><ssdm name="rbegin1251"/></StgValue>
</operation>

<operation id="3996" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3996" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.entry.1967:3994 %sub_ln73_60 = sub i20 0, i20 %sext_ln40_127

]]></Node>
<StgValue><ssdm name="sub_ln73_60"/></StgValue>
</operation>

<operation id="3997" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3997" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:3995 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_60, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="3998" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3998" bw="16" op_0_bw="16" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:3996 %mult_276 = partselect i16 @_ssdm_op_PartSelect.i16.i20.i32.i32, i20 %sub_ln73_60, i32 4, i32 19

]]></Node>
<StgValue><ssdm name="mult_276"/></StgValue>
</operation>

<operation id="3999" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3999" bw="19" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:3997 %sext_ln41_276 = sext i16 %mult_276

]]></Node>
<StgValue><ssdm name="sext_ln41_276"/></StgValue>
</operation>

<operation id="4000" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4000" bw="18" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:3998 %sext_ln17_190 = sext i16 %mult_276

]]></Node>
<StgValue><ssdm name="sext_ln17_190"/></StgValue>
</operation>

<operation id="4001" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4001" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:3999 %sext_ln17_191 = sext i16 %mult_276

]]></Node>
<StgValue><ssdm name="sext_ln17_191"/></StgValue>
</operation>

<operation id="4002" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4002" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4000 %rend2523 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_748, i32 %rbegin1251

]]></Node>
<StgValue><ssdm name="rend2523"/></StgValue>
</operation>

<operation id="4003" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4003" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4001 %rbegin1252 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_814

]]></Node>
<StgValue><ssdm name="rbegin1252"/></StgValue>
</operation>

<operation id="4004" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4004" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4002 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4005" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4005" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4003 %rend2521 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_814, i32 %rbegin1252

]]></Node>
<StgValue><ssdm name="rend2521"/></StgValue>
</operation>

<operation id="4006" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4006" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4004 %rbegin1253 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_653

]]></Node>
<StgValue><ssdm name="rbegin1253"/></StgValue>
</operation>

<operation id="4007" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4007" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4005 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4008" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4008" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4006 %rend2519 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_653, i32 %rbegin1253

]]></Node>
<StgValue><ssdm name="rend2519"/></StgValue>
</operation>

<operation id="4009" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4009" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4007 %rbegin1254 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_607

]]></Node>
<StgValue><ssdm name="rbegin1254"/></StgValue>
</operation>

<operation id="4010" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4010" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4008 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_35, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4011" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4011" bw="15" op_0_bw="15" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4009 %mult_277 = partselect i15 @_ssdm_op_PartSelect.i15.i836.i32.i32, i836 %data_val_read, i32 669, i32 683

]]></Node>
<StgValue><ssdm name="mult_277"/></StgValue>
</operation>

<operation id="4012" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4012" bw="16" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.1967:4010 %sext_ln17_91 = sext i15 %mult_277

]]></Node>
<StgValue><ssdm name="sext_ln17_91"/></StgValue>
</operation>

<operation id="4013" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4013" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4011 %rend2517 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_607, i32 %rbegin1254

]]></Node>
<StgValue><ssdm name="rend2517"/></StgValue>
</operation>

<operation id="4014" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4014" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4012 %rbegin1255 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_663

]]></Node>
<StgValue><ssdm name="rbegin1255"/></StgValue>
</operation>

<operation id="4015" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4015" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4013 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_60, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4016" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4016" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4014 %rend2515 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_663, i32 %rbegin1255

]]></Node>
<StgValue><ssdm name="rend2515"/></StgValue>
</operation>

<operation id="4017" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4017" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4015 %rbegin1256 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_651

]]></Node>
<StgValue><ssdm name="rbegin1256"/></StgValue>
</operation>

<operation id="4018" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4018" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4016 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_35, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4019" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4019" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4017 %rend2513 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_651, i32 %rbegin1256

]]></Node>
<StgValue><ssdm name="rend2513"/></StgValue>
</operation>

<operation id="4020" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4020" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4018 %rbegin1257 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_649

]]></Node>
<StgValue><ssdm name="rbegin1257"/></StgValue>
</operation>

<operation id="4021" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4021" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4019 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4022" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4022" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4020 %rend2511 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_649, i32 %rbegin1257

]]></Node>
<StgValue><ssdm name="rend2511"/></StgValue>
</operation>

<operation id="4023" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4023" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4021 %rbegin1258 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_586

]]></Node>
<StgValue><ssdm name="rbegin1258"/></StgValue>
</operation>

<operation id="4024" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4024" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4022 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_35, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4025" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4025" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4023 %rend2509 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_586, i32 %rbegin1258

]]></Node>
<StgValue><ssdm name="rend2509"/></StgValue>
</operation>

<operation id="4026" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4026" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4024 %rbegin1259 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_661

]]></Node>
<StgValue><ssdm name="rbegin1259"/></StgValue>
</operation>

<operation id="4027" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4027" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4025 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_35, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4028" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4028" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4026 %rend2507 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_661, i32 %rbegin1259

]]></Node>
<StgValue><ssdm name="rend2507"/></StgValue>
</operation>

<operation id="4029" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4029" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4027 %rbegin1260 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_648

]]></Node>
<StgValue><ssdm name="rbegin1260"/></StgValue>
</operation>

<operation id="4030" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4030" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4028 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_60, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4031" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4031" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4029 %rend2505 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_648, i32 %rbegin1260

]]></Node>
<StgValue><ssdm name="rend2505"/></StgValue>
</operation>

<operation id="4032" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4032" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4030 %rbegin1261 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_740

]]></Node>
<StgValue><ssdm name="rbegin1261"/></StgValue>
</operation>

<operation id="4033" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4033" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4031 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_60, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4034" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4034" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4032 %rend2503 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_740, i32 %rbegin1261

]]></Node>
<StgValue><ssdm name="rend2503"/></StgValue>
</operation>

<operation id="4035" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4035" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4033 %rbegin1262 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_806

]]></Node>
<StgValue><ssdm name="rbegin1262"/></StgValue>
</operation>

<operation id="4036" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4036" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4034 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4037" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4037" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4035 %rend2501 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_806, i32 %rbegin1262

]]></Node>
<StgValue><ssdm name="rend2501"/></StgValue>
</operation>

<operation id="4038" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4038" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4036 %rbegin1263 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_684

]]></Node>
<StgValue><ssdm name="rbegin1263"/></StgValue>
</operation>

<operation id="4039" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4039" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4037 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_60, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4040" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4040" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4038 %rend2499 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_684, i32 %rbegin1263

]]></Node>
<StgValue><ssdm name="rend2499"/></StgValue>
</operation>

<operation id="4041" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4041" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4039 %rbegin1264 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_644

]]></Node>
<StgValue><ssdm name="rbegin1264"/></StgValue>
</operation>

<operation id="4042" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4042" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4040 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_35, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4043" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4043" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4041 %rend2497 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_644, i32 %rbegin1264

]]></Node>
<StgValue><ssdm name="rend2497"/></StgValue>
</operation>

<operation id="4044" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4044" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4042 %rbegin1265 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_657

]]></Node>
<StgValue><ssdm name="rbegin1265"/></StgValue>
</operation>

<operation id="4045" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4045" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4043 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_60, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4046" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4046" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4044 %rend2495 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_657, i32 %rbegin1265

]]></Node>
<StgValue><ssdm name="rend2495"/></StgValue>
</operation>

<operation id="4047" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4047" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4045 %rbegin1266 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_655

]]></Node>
<StgValue><ssdm name="rbegin1266"/></StgValue>
</operation>

<operation id="4048" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4048" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4046 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4049" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4049" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4047 %rend2493 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_655, i32 %rbegin1266

]]></Node>
<StgValue><ssdm name="rend2493"/></StgValue>
</operation>

<operation id="4050" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4050" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4048 %rbegin1267 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_641

]]></Node>
<StgValue><ssdm name="rbegin1267"/></StgValue>
</operation>

<operation id="4051" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4051" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
fpga_resource_hint.entry.1967:4049 %mul_ln73_393 = mul i22 %sext_ln40_126, i22 4194301

]]></Node>
<StgValue><ssdm name="mul_ln73_393"/></StgValue>
</operation>

<operation id="4052" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4052" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4050 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73_393, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4053" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4053" bw="17" op_0_bw="17" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4051 %mult_278 = partselect i17 @_ssdm_op_PartSelect.i17.i22.i32.i32, i22 %mul_ln73_393, i32 4, i32 20

]]></Node>
<StgValue><ssdm name="mult_278"/></StgValue>
</operation>

<operation id="4054" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4054" bw="19" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:4052 %sext_ln41_277 = sext i17 %mult_278

]]></Node>
<StgValue><ssdm name="sext_ln41_277"/></StgValue>
</operation>

<operation id="4055" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4055" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4053 %rend2491 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_641, i32 %rbegin1267

]]></Node>
<StgValue><ssdm name="rend2491"/></StgValue>
</operation>

<operation id="4056" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4056" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4054 %rbegin1268 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_640

]]></Node>
<StgValue><ssdm name="rbegin1268"/></StgValue>
</operation>

<operation id="4057" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4057" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
fpga_resource_hint.entry.1967:4055 %mul_ln73_394 = mul i23 %sext_ln40_125, i23 8388600

]]></Node>
<StgValue><ssdm name="mul_ln73_394"/></StgValue>
</operation>

<operation id="4058" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4058" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4056 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln73_394, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4059" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4059" bw="19" op_0_bw="19" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4057 %mult_279 = partselect i19 @_ssdm_op_PartSelect.i19.i23.i32.i32, i23 %mul_ln73_394, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_279"/></StgValue>
</operation>

<operation id="4060" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4060" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4058 %rend2489 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_640, i32 %rbegin1268

]]></Node>
<StgValue><ssdm name="rend2489"/></StgValue>
</operation>

<operation id="4061" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4061" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4059 %rbegin1269 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_639

]]></Node>
<StgValue><ssdm name="rbegin1269"/></StgValue>
</operation>

<operation id="4062" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4062" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4060 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_60, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4063" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4063" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4061 %rend2487 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_639, i32 %rbegin1269

]]></Node>
<StgValue><ssdm name="rend2487"/></StgValue>
</operation>

<operation id="4064" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4064" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4062 %rbegin1270 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_638

]]></Node>
<StgValue><ssdm name="rbegin1270"/></StgValue>
</operation>

<operation id="4065" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4065" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4063 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_60, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4066" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4066" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4064 %rend2485 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_638, i32 %rbegin1270

]]></Node>
<StgValue><ssdm name="rend2485"/></StgValue>
</operation>

<operation id="4067" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4067" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4065 %rbegin1271 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_689

]]></Node>
<StgValue><ssdm name="rbegin1271"/></StgValue>
</operation>

<operation id="4068" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4068" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4066 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4069" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4069" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4067 %rend2481 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_689, i32 %rbegin1271

]]></Node>
<StgValue><ssdm name="rend2481"/></StgValue>
</operation>

<operation id="4070" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4070" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4068 %rbegin1272 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_782

]]></Node>
<StgValue><ssdm name="rbegin1272"/></StgValue>
</operation>

<operation id="4071" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4071" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
fpga_resource_hint.entry.1967:4069 %mul_ln73_395 = mul i25 %sext_ln40_129, i25 17

]]></Node>
<StgValue><ssdm name="mul_ln73_395"/></StgValue>
</operation>

<operation id="4072" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4072" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4070 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln73_395, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4073" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4073" bw="19" op_0_bw="19" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4071 %mult_280 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln73_395, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_280"/></StgValue>
</operation>

<operation id="4074" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4074" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4072 %rend2479 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_782, i32 %rbegin1272

]]></Node>
<StgValue><ssdm name="rend2479"/></StgValue>
</operation>

<operation id="4075" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4075" bw="16" op_0_bw="16" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4073 %mult_281 = partselect i16 @_ssdm_op_PartSelect.i16.i836.i32.i32, i836 %data_val_read, i32 668, i32 683

]]></Node>
<StgValue><ssdm name="mult_281"/></StgValue>
</operation>

<operation id="4076" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4076" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:4074 %sext_ln17_92 = sext i16 %mult_281

]]></Node>
<StgValue><ssdm name="sext_ln17_92"/></StgValue>
</operation>

<operation id="4077" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4077" bw="19" op_0_bw="19" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4075 %a_45 = partselect i19 @_ssdm_op_PartSelect.i19.i836.i32.i32, i836 %data_val_read, i32 684, i32 702

]]></Node>
<StgValue><ssdm name="a_45"/></StgValue>
</operation>

<operation id="4078" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4078" bw="24" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:4076 %sext_ln70_16 = sext i19 %a_45

]]></Node>
<StgValue><ssdm name="sext_ln70_16"/></StgValue>
</operation>

<operation id="4079" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4079" bw="22" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:4077 %sext_ln70_17 = sext i19 %a_45

]]></Node>
<StgValue><ssdm name="sext_ln70_17"/></StgValue>
</operation>

<operation id="4080" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4080" bw="21" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:4078 %sext_ln70_18 = sext i19 %a_45

]]></Node>
<StgValue><ssdm name="sext_ln70_18"/></StgValue>
</operation>

<operation id="4081" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4081" bw="20" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:4079 %sext_ln70_19 = sext i19 %a_45

]]></Node>
<StgValue><ssdm name="sext_ln70_19"/></StgValue>
</operation>

<operation id="4082" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4082" bw="23" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:4080 %sext_ln70_20 = sext i19 %a_45

]]></Node>
<StgValue><ssdm name="sext_ln70_20"/></StgValue>
</operation>

<operation id="4083" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4083" bw="16" op_0_bw="16" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4081 %mult_282 = partselect i16 @_ssdm_op_PartSelect.i16.i836.i32.i32, i836 %data_val_read, i32 687, i32 702

]]></Node>
<StgValue><ssdm name="mult_282"/></StgValue>
</operation>

<operation id="4084" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4084" bw="18" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:4082 %sext_ln17_192 = sext i16 %mult_282

]]></Node>
<StgValue><ssdm name="sext_ln17_192"/></StgValue>
</operation>

<operation id="4085" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4085" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:4083 %sext_ln17_94 = sext i16 %mult_282

]]></Node>
<StgValue><ssdm name="sext_ln17_94"/></StgValue>
</operation>

<operation id="4086" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4086" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4084 %rbegin1273 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_672

]]></Node>
<StgValue><ssdm name="rbegin1273"/></StgValue>
</operation>

<operation id="4087" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4087" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
fpga_resource_hint.entry.1967:4085 %mul_ln73_396 = mul i23 %sext_ln70_20, i23 8388602

]]></Node>
<StgValue><ssdm name="mul_ln73_396"/></StgValue>
</operation>

<operation id="4088" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4088" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4086 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln73_396, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4089" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4089" bw="18" op_0_bw="18" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4087 %mult_283 = partselect i18 @_ssdm_op_PartSelect.i18.i23.i32.i32, i23 %mul_ln73_396, i32 4, i32 21

]]></Node>
<StgValue><ssdm name="mult_283"/></StgValue>
</operation>

<operation id="4090" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4090" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:4088 %sext_ln41_278 = sext i18 %mult_283

]]></Node>
<StgValue><ssdm name="sext_ln41_278"/></StgValue>
</operation>

<operation id="4091" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4091" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4089 %rend2473 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_672, i32 %rbegin1273

]]></Node>
<StgValue><ssdm name="rend2473"/></StgValue>
</operation>

<operation id="4092" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4092" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4090 %rbegin1274 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_685

]]></Node>
<StgValue><ssdm name="rbegin1274"/></StgValue>
</operation>

<operation id="4093" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4093" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4091 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln73_396, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4094" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4094" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4092 %rend2471 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_685, i32 %rbegin1274

]]></Node>
<StgValue><ssdm name="rend2471"/></StgValue>
</operation>

<operation id="4095" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4095" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4093 %rbegin1275 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_645

]]></Node>
<StgValue><ssdm name="rbegin1275"/></StgValue>
</operation>

<operation id="4096" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4096" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.entry.1967:4094 %sub_ln73_61 = sub i20 0, i20 %sext_ln70_19

]]></Node>
<StgValue><ssdm name="sub_ln73_61"/></StgValue>
</operation>

<operation id="4097" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4097" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4095 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_61, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4098" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4098" bw="16" op_0_bw="16" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4096 %mult_284 = partselect i16 @_ssdm_op_PartSelect.i16.i20.i32.i32, i20 %sub_ln73_61, i32 4, i32 19

]]></Node>
<StgValue><ssdm name="mult_284"/></StgValue>
</operation>

<operation id="4099" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4099" bw="19" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:4097 %sext_ln41_279 = sext i16 %mult_284

]]></Node>
<StgValue><ssdm name="sext_ln41_279"/></StgValue>
</operation>

<operation id="4100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4100" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:4098 %sext_ln17_193 = sext i16 %mult_284

]]></Node>
<StgValue><ssdm name="sext_ln17_193"/></StgValue>
</operation>

<operation id="4101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4101" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4099 %rend2469 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_645, i32 %rbegin1275

]]></Node>
<StgValue><ssdm name="rend2469"/></StgValue>
</operation>

<operation id="4102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4102" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4100 %rbegin1276 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_777

]]></Node>
<StgValue><ssdm name="rbegin1276"/></StgValue>
</operation>

<operation id="4103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4103" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4101 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4104" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4102 %rend2467 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_777, i32 %rbegin1276

]]></Node>
<StgValue><ssdm name="rend2467"/></StgValue>
</operation>

<operation id="4105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4105" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4103 %rbegin1277 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_668

]]></Node>
<StgValue><ssdm name="rbegin1277"/></StgValue>
</operation>

<operation id="4106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4106" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4104 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln73_396, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4107" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4105 %rend2465 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_668, i32 %rbegin1277

]]></Node>
<StgValue><ssdm name="rend2465"/></StgValue>
</operation>

<operation id="4108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4108" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4106 %rbegin1278 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_681

]]></Node>
<StgValue><ssdm name="rbegin1278"/></StgValue>
</operation>

<operation id="4109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4109" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4107 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_45, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4110" bw="15" op_0_bw="15" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4108 %mult_285 = partselect i15 @_ssdm_op_PartSelect.i15.i836.i32.i32, i836 %data_val_read, i32 688, i32 702

]]></Node>
<StgValue><ssdm name="mult_285"/></StgValue>
</operation>

<operation id="4111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4111" bw="16" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.1967:4109 %sext_ln17_95 = sext i15 %mult_285

]]></Node>
<StgValue><ssdm name="sext_ln17_95"/></StgValue>
</operation>

<operation id="4112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4112" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4110 %rend2463 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_681, i32 %rbegin1278

]]></Node>
<StgValue><ssdm name="rend2463"/></StgValue>
</operation>

<operation id="4113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4113" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4111 %rbegin1279 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_680

]]></Node>
<StgValue><ssdm name="rbegin1279"/></StgValue>
</operation>

<operation id="4114" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4114" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
fpga_resource_hint.entry.1967:4112 %mul_ln73_397 = mul i23 %sext_ln70_20, i23 7

]]></Node>
<StgValue><ssdm name="mul_ln73_397"/></StgValue>
</operation>

<operation id="4115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4115" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4113 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln73_397, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4116" bw="19" op_0_bw="19" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4114 %mult_286 = partselect i19 @_ssdm_op_PartSelect.i19.i23.i32.i32, i23 %mul_ln73_397, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_286"/></StgValue>
</operation>

<operation id="4117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4117" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4115 %rend2461 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_680, i32 %rbegin1279

]]></Node>
<StgValue><ssdm name="rend2461"/></StgValue>
</operation>

<operation id="4118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4118" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4116 %rbegin1280 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_667

]]></Node>
<StgValue><ssdm name="rbegin1280"/></StgValue>
</operation>

<operation id="4119" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4119" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
fpga_resource_hint.entry.1967:4117 %mul_ln73_398 = mul i21 %sext_ln70_18, i21 2097150

]]></Node>
<StgValue><ssdm name="mul_ln73_398"/></StgValue>
</operation>

<operation id="4120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4120" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4118 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln73_398, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4121" bw="17" op_0_bw="17" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4119 %mult_288 = partselect i17 @_ssdm_op_PartSelect.i17.i21.i32.i32, i21 %mul_ln73_398, i32 4, i32 20

]]></Node>
<StgValue><ssdm name="mult_288"/></StgValue>
</operation>

<operation id="4122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4122" bw="19" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:4120 %sext_ln41_280 = sext i17 %mult_288

]]></Node>
<StgValue><ssdm name="sext_ln41_280"/></StgValue>
</operation>

<operation id="4123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4123" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:4121 %sext_ln17_194 = sext i17 %mult_288

]]></Node>
<StgValue><ssdm name="sext_ln17_194"/></StgValue>
</operation>

<operation id="4124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4124" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4122 %rend2457 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_667, i32 %rbegin1280

]]></Node>
<StgValue><ssdm name="rend2457"/></StgValue>
</operation>

<operation id="4125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4125" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4123 %rbegin1281 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_738

]]></Node>
<StgValue><ssdm name="rbegin1281"/></StgValue>
</operation>

<operation id="4126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4126" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4124 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln73_397, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4127" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4125 %rend2455 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_738, i32 %rbegin1281

]]></Node>
<StgValue><ssdm name="rend2455"/></StgValue>
</operation>

<operation id="4128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4128" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4126 %rbegin1282 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_679

]]></Node>
<StgValue><ssdm name="rbegin1282"/></StgValue>
</operation>

<operation id="4129" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4129" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
fpga_resource_hint.entry.1967:4127 %mul_ln73_399 = mul i22 %sext_ln70_17, i22 3

]]></Node>
<StgValue><ssdm name="mul_ln73_399"/></StgValue>
</operation>

<operation id="4130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4130" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4128 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73_399, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4131" bw="18" op_0_bw="18" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4129 %mult_289 = partselect i18 @_ssdm_op_PartSelect.i18.i22.i32.i32, i22 %mul_ln73_399, i32 4, i32 21

]]></Node>
<StgValue><ssdm name="mult_289"/></StgValue>
</operation>

<operation id="4132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4132" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:4130 %sext_ln41_281 = sext i18 %mult_289

]]></Node>
<StgValue><ssdm name="sext_ln41_281"/></StgValue>
</operation>

<operation id="4133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4133" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4131 %rend2453 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_679, i32 %rbegin1282

]]></Node>
<StgValue><ssdm name="rend2453"/></StgValue>
</operation>

<operation id="4134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4134" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4132 %rbegin1283 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_664

]]></Node>
<StgValue><ssdm name="rbegin1283"/></StgValue>
</operation>

<operation id="4135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4135" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4133 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln73_398, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4136" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4134 %rend2449 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_664, i32 %rbegin1283

]]></Node>
<StgValue><ssdm name="rend2449"/></StgValue>
</operation>

<operation id="4137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4137" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4135 %rbegin1284 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_719

]]></Node>
<StgValue><ssdm name="rbegin1284"/></StgValue>
</operation>

<operation id="4138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4138" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4136 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln73_398, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4139" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4137 %rend2447 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_719, i32 %rbegin1284

]]></Node>
<StgValue><ssdm name="rend2447"/></StgValue>
</operation>

<operation id="4140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4140" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4138 %rbegin1285 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_675

]]></Node>
<StgValue><ssdm name="rbegin1285"/></StgValue>
</operation>

<operation id="4141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4141" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4139 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln73_398, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4142" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4140 %rend2445 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_675, i32 %rbegin1285

]]></Node>
<StgValue><ssdm name="rend2445"/></StgValue>
</operation>

<operation id="4143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4143" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4141 %rbegin1286 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_686

]]></Node>
<StgValue><ssdm name="rbegin1286"/></StgValue>
</operation>

<operation id="4144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4144" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4142 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln73_398, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4145" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4143 %rend2443 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_686, i32 %rbegin1286

]]></Node>
<StgValue><ssdm name="rend2443"/></StgValue>
</operation>

<operation id="4146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4146" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4144 %rbegin1287 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_646

]]></Node>
<StgValue><ssdm name="rbegin1287"/></StgValue>
</operation>

<operation id="4147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4147" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4145 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4148" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4146 %rend2441 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_646, i32 %rbegin1287

]]></Node>
<StgValue><ssdm name="rend2441"/></StgValue>
</operation>

<operation id="4149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4149" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4147 %rbegin1288 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_635

]]></Node>
<StgValue><ssdm name="rbegin1288"/></StgValue>
</operation>

<operation id="4150" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4150" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
fpga_resource_hint.entry.1967:4148 %mul_ln73_400 = mul i22 %sext_ln70_17, i22 4194301

]]></Node>
<StgValue><ssdm name="mul_ln73_400"/></StgValue>
</operation>

<operation id="4151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4151" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4149 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73_400, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4152" bw="17" op_0_bw="17" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4150 %mult_290 = partselect i17 @_ssdm_op_PartSelect.i17.i22.i32.i32, i22 %mul_ln73_400, i32 4, i32 20

]]></Node>
<StgValue><ssdm name="mult_290"/></StgValue>
</operation>

<operation id="4153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4153" bw="19" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:4151 %sext_ln41_282 = sext i17 %mult_290

]]></Node>
<StgValue><ssdm name="sext_ln41_282"/></StgValue>
</operation>

<operation id="4154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4154" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4152 %rend2439 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_635, i32 %rbegin1288

]]></Node>
<StgValue><ssdm name="rend2439"/></StgValue>
</operation>

<operation id="4155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4155" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4153 %rbegin1289 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_621

]]></Node>
<StgValue><ssdm name="rbegin1289"/></StgValue>
</operation>

<operation id="4156" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4156" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
fpga_resource_hint.entry.1967:4154 %mul_ln73_401 = mul i23 %sext_ln70_20, i23 8388603

]]></Node>
<StgValue><ssdm name="mul_ln73_401"/></StgValue>
</operation>

<operation id="4157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4157" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4155 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln73_401, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4158" bw="18" op_0_bw="18" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4156 %mult_291 = partselect i18 @_ssdm_op_PartSelect.i18.i23.i32.i32, i23 %mul_ln73_401, i32 4, i32 21

]]></Node>
<StgValue><ssdm name="mult_291"/></StgValue>
</operation>

<operation id="4159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4159" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:4157 %sext_ln41_283 = sext i18 %mult_291

]]></Node>
<StgValue><ssdm name="sext_ln41_283"/></StgValue>
</operation>

<operation id="4160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4160" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4158 %rend2437 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_621, i32 %rbegin1289

]]></Node>
<StgValue><ssdm name="rend2437"/></StgValue>
</operation>

<operation id="4161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4161" bw="17" op_0_bw="17" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4159 %mult_292 = partselect i17 @_ssdm_op_PartSelect.i17.i836.i32.i32, i836 %data_val_read, i32 686, i32 702

]]></Node>
<StgValue><ssdm name="mult_292"/></StgValue>
</operation>

<operation id="4162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4162" bw="19" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:4160 %sext_ln41_284 = sext i17 %mult_292

]]></Node>
<StgValue><ssdm name="sext_ln41_284"/></StgValue>
</operation>

<operation id="4163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4163" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:4161 %sext_ln17_96 = sext i17 %mult_292

]]></Node>
<StgValue><ssdm name="sext_ln17_96"/></StgValue>
</operation>

<operation id="4164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4164" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4162 %rbegin1290 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_773

]]></Node>
<StgValue><ssdm name="rbegin1290"/></StgValue>
</operation>

<operation id="4165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4165" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4163 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73_399, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4166" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4164 %rend2429 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_773, i32 %rbegin1290

]]></Node>
<StgValue><ssdm name="rend2429"/></StgValue>
</operation>

<operation id="4167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4167" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4165 %rbegin1291 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_690

]]></Node>
<StgValue><ssdm name="rbegin1291"/></StgValue>
</operation>

<operation id="4168" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4168" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
fpga_resource_hint.entry.1967:4166 %mul_ln73_402 = mul i24 %sext_ln70_16, i24 16777207

]]></Node>
<StgValue><ssdm name="mul_ln73_402"/></StgValue>
</operation>

<operation id="4169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4169" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4167 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i24 %mul_ln73_402, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4170" bw="19" op_0_bw="19" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4168 %mult_293 = partselect i19 @_ssdm_op_PartSelect.i19.i24.i32.i32, i24 %mul_ln73_402, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_293"/></StgValue>
</operation>

<operation id="4171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4171" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4169 %rend2425 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_690, i32 %rbegin1291

]]></Node>
<StgValue><ssdm name="rend2425"/></StgValue>
</operation>

<operation id="4172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4172" bw="18" op_0_bw="18" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4170 %mult_294 = partselect i18 @_ssdm_op_PartSelect.i18.i836.i32.i32, i836 %data_val_read, i32 685, i32 702

]]></Node>
<StgValue><ssdm name="mult_294"/></StgValue>
</operation>

<operation id="4173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4173" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:4171 %sext_ln41_285 = sext i18 %mult_294

]]></Node>
<StgValue><ssdm name="sext_ln41_285"/></StgValue>
</operation>

<operation id="4174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4174" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4172 %rbegin1292 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_631

]]></Node>
<StgValue><ssdm name="rbegin1292"/></StgValue>
</operation>

<operation id="4175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4175" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4173 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4176" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4174 %rend2417 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_631, i32 %rbegin1292

]]></Node>
<StgValue><ssdm name="rend2417"/></StgValue>
</operation>

<operation id="4177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4177" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4175 %rbegin1293 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_673

]]></Node>
<StgValue><ssdm name="rbegin1293"/></StgValue>
</operation>

<operation id="4178" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4178" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
fpga_resource_hint.entry.1967:4176 %mul_ln73_403 = mul i23 %sext_ln70_20, i23 5

]]></Node>
<StgValue><ssdm name="mul_ln73_403"/></StgValue>
</operation>

<operation id="4179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4179" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4177 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln73_403, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4180" bw="19" op_0_bw="19" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4178 %mult_295 = partselect i19 @_ssdm_op_PartSelect.i19.i23.i32.i32, i23 %mul_ln73_403, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_295"/></StgValue>
</operation>

<operation id="4181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4181" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4179 %rend2415 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_673, i32 %rbegin1293

]]></Node>
<StgValue><ssdm name="rend2415"/></StgValue>
</operation>

<operation id="4182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4182" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4180 %rbegin1294 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_615

]]></Node>
<StgValue><ssdm name="rbegin1294"/></StgValue>
</operation>

<operation id="4183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4183" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4181 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73_400, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4184" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4182 %rend2413 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_615, i32 %rbegin1294

]]></Node>
<StgValue><ssdm name="rend2413"/></StgValue>
</operation>

<operation id="4185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4185" bw="19" op_0_bw="19" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4183 %a_37 = partselect i19 @_ssdm_op_PartSelect.i19.i836.i32.i32, i836 %data_val_read, i32 703, i32 721

]]></Node>
<StgValue><ssdm name="a_37"/></StgValue>
</operation>

<operation id="4186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4186" bw="20" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:4184 %sext_ln40_130 = sext i19 %a_37

]]></Node>
<StgValue><ssdm name="sext_ln40_130"/></StgValue>
</operation>

<operation id="4187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4187" bw="22" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:4185 %sext_ln40_131 = sext i19 %a_37

]]></Node>
<StgValue><ssdm name="sext_ln40_131"/></StgValue>
</operation>

<operation id="4188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4188" bw="21" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:4186 %sext_ln40_132 = sext i19 %a_37

]]></Node>
<StgValue><ssdm name="sext_ln40_132"/></StgValue>
</operation>

<operation id="4189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4189" bw="23" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:4187 %sext_ln40_133 = sext i19 %a_37

]]></Node>
<StgValue><ssdm name="sext_ln40_133"/></StgValue>
</operation>

<operation id="4190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4190" bw="25" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:4188 %sext_ln40_134 = sext i19 %a_37

]]></Node>
<StgValue><ssdm name="sext_ln40_134"/></StgValue>
</operation>

<operation id="4191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4191" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4189 %rbegin1295 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_614

]]></Node>
<StgValue><ssdm name="rbegin1295"/></StgValue>
</operation>

<operation id="4192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4192" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4190 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4193" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4191 %rend2411 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_614, i32 %rbegin1295

]]></Node>
<StgValue><ssdm name="rend2411"/></StgValue>
</operation>

<operation id="4194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4194" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4192 %rbegin1296 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_626

]]></Node>
<StgValue><ssdm name="rbegin1296"/></StgValue>
</operation>

<operation id="4195" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4195" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
fpga_resource_hint.entry.1967:4193 %mul_ln73_404 = mul i25 %sext_ln40_134, i25 33554414

]]></Node>
<StgValue><ssdm name="mul_ln73_404"/></StgValue>
</operation>

<operation id="4196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4196" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4194 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln73_404, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4197" bw="19" op_0_bw="19" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4195 %mult_296 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln73_404, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_296"/></StgValue>
</operation>

<operation id="4198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4198" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4196 %rend2409 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_626, i32 %rbegin1296

]]></Node>
<StgValue><ssdm name="rend2409"/></StgValue>
</operation>

<operation id="4199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4199" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4197 %rbegin1297 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_612

]]></Node>
<StgValue><ssdm name="rbegin1297"/></StgValue>
</operation>

<operation id="4200" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4200" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
fpga_resource_hint.entry.1967:4198 %mul_ln73_405 = mul i23 %sext_ln40_133, i23 8388603

]]></Node>
<StgValue><ssdm name="mul_ln73_405"/></StgValue>
</operation>

<operation id="4201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4201" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4199 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln73_405, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4202" bw="18" op_0_bw="18" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4200 %mult_297 = partselect i18 @_ssdm_op_PartSelect.i18.i23.i32.i32, i23 %mul_ln73_405, i32 4, i32 21

]]></Node>
<StgValue><ssdm name="mult_297"/></StgValue>
</operation>

<operation id="4203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4203" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:4201 %sext_ln41_286 = sext i18 %mult_297

]]></Node>
<StgValue><ssdm name="sext_ln41_286"/></StgValue>
</operation>

<operation id="4204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4204" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4202 %rend2407 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_612, i32 %rbegin1297

]]></Node>
<StgValue><ssdm name="rend2407"/></StgValue>
</operation>

<operation id="4205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4205" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4203 %rbegin1298 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_609

]]></Node>
<StgValue><ssdm name="rbegin1298"/></StgValue>
</operation>

<operation id="4206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4206" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4204 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_37, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4207" bw="15" op_0_bw="15" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4205 %mult_298 = partselect i15 @_ssdm_op_PartSelect.i15.i836.i32.i32, i836 %data_val_read, i32 707, i32 721

]]></Node>
<StgValue><ssdm name="mult_298"/></StgValue>
</operation>

<operation id="4208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4208" bw="16" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.1967:4206 %sext_ln17_97 = sext i15 %mult_298

]]></Node>
<StgValue><ssdm name="sext_ln17_97"/></StgValue>
</operation>

<operation id="4209" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4209" bw="17" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.1967:4207 %sext_ln17_98 = sext i15 %mult_298

]]></Node>
<StgValue><ssdm name="sext_ln17_98"/></StgValue>
</operation>

<operation id="4210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4210" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4208 %rend2405 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_609, i32 %rbegin1298

]]></Node>
<StgValue><ssdm name="rend2405"/></StgValue>
</operation>

<operation id="4211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4211" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4209 %rbegin1299 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_637

]]></Node>
<StgValue><ssdm name="rbegin1299"/></StgValue>
</operation>

<operation id="4212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4212" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4210 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4213" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4213" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4211 %rend2403 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_637, i32 %rbegin1299

]]></Node>
<StgValue><ssdm name="rend2403"/></StgValue>
</operation>

<operation id="4214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4214" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4212 %rbegin1300 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_594

]]></Node>
<StgValue><ssdm name="rbegin1300"/></StgValue>
</operation>

<operation id="4215" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4215" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
fpga_resource_hint.entry.1967:4213 %mul_ln73_406 = mul i21 %sext_ln40_132, i21 2097150

]]></Node>
<StgValue><ssdm name="mul_ln73_406"/></StgValue>
</operation>

<operation id="4216" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4216" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4214 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln73_406, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4217" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4217" bw="17" op_0_bw="17" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4215 %mult_299 = partselect i17 @_ssdm_op_PartSelect.i17.i21.i32.i32, i21 %mul_ln73_406, i32 4, i32 20

]]></Node>
<StgValue><ssdm name="mult_299"/></StgValue>
</operation>

<operation id="4218" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4218" bw="19" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:4216 %sext_ln41_287 = sext i17 %mult_299

]]></Node>
<StgValue><ssdm name="sext_ln41_287"/></StgValue>
</operation>

<operation id="4219" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4219" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4217 %rend2401 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_594, i32 %rbegin1300

]]></Node>
<StgValue><ssdm name="rend2401"/></StgValue>
</operation>

<operation id="4220" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4220" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4218 %rbegin1301 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_713

]]></Node>
<StgValue><ssdm name="rbegin1301"/></StgValue>
</operation>

<operation id="4221" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4221" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4219 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4222" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4222" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4220 %rend2399 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_713, i32 %rbegin1301

]]></Node>
<StgValue><ssdm name="rend2399"/></StgValue>
</operation>

<operation id="4223" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4223" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4221 %rbegin1302 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_767

]]></Node>
<StgValue><ssdm name="rbegin1302"/></StgValue>
</operation>

<operation id="4224" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4224" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4222 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln73_406, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4225" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4225" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4223 %rend2397 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_767, i32 %rbegin1302

]]></Node>
<StgValue><ssdm name="rend2397"/></StgValue>
</operation>

<operation id="4226" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4226" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4224 %rbegin1303 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_589

]]></Node>
<StgValue><ssdm name="rbegin1303"/></StgValue>
</operation>

<operation id="4227" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4227" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
fpga_resource_hint.entry.1967:4225 %mul_ln73_407 = mul i23 %sext_ln40_133, i23 7

]]></Node>
<StgValue><ssdm name="mul_ln73_407"/></StgValue>
</operation>

<operation id="4228" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4228" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4226 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln73_407, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4229" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4229" bw="19" op_0_bw="19" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4227 %mult_300 = partselect i19 @_ssdm_op_PartSelect.i19.i23.i32.i32, i23 %mul_ln73_407, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_300"/></StgValue>
</operation>

<operation id="4230" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4230" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4228 %rend2395 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_589, i32 %rbegin1303

]]></Node>
<StgValue><ssdm name="rend2395"/></StgValue>
</operation>

<operation id="4231" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4231" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4229 %rbegin1304 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_590

]]></Node>
<StgValue><ssdm name="rbegin1304"/></StgValue>
</operation>

<operation id="4232" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4232" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4230 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_37, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4233" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4233" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4231 %rend2393 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_590, i32 %rbegin1304

]]></Node>
<StgValue><ssdm name="rend2393"/></StgValue>
</operation>

<operation id="4234" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4234" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4232 %rbegin1305 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_603

]]></Node>
<StgValue><ssdm name="rbegin1305"/></StgValue>
</operation>

<operation id="4235" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4235" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4233 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln73_405, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4236" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4236" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4234 %rend2391 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_603, i32 %rbegin1305

]]></Node>
<StgValue><ssdm name="rend2391"/></StgValue>
</operation>

<operation id="4237" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4237" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4235 %rbegin1306 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_710

]]></Node>
<StgValue><ssdm name="rbegin1306"/></StgValue>
</operation>

<operation id="4238" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4238" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4236 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_37, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4239" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4239" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4237 %rend2389 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_710, i32 %rbegin1306

]]></Node>
<StgValue><ssdm name="rend2389"/></StgValue>
</operation>

<operation id="4240" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4240" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4238 %rbegin1307 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_750

]]></Node>
<StgValue><ssdm name="rbegin1307"/></StgValue>
</operation>

<operation id="4241" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4241" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4239 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4242" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4242" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4240 %rend2387 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_750, i32 %rbegin1307

]]></Node>
<StgValue><ssdm name="rend2387"/></StgValue>
</operation>

<operation id="4243" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4243" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4241 %rbegin1308 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_584

]]></Node>
<StgValue><ssdm name="rbegin1308"/></StgValue>
</operation>

<operation id="4244" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4244" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4242 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln73_405, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4245" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4245" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4243 %rend2385 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_584, i32 %rbegin1308

]]></Node>
<StgValue><ssdm name="rend2385"/></StgValue>
</operation>

<operation id="4246" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4246" bw="16" op_0_bw="16" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4244 %mult_301 = partselect i16 @_ssdm_op_PartSelect.i16.i836.i32.i32, i836 %data_val_read, i32 706, i32 721

]]></Node>
<StgValue><ssdm name="mult_301"/></StgValue>
</operation>

<operation id="4247" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4247" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:4245 %sext_ln17_99 = sext i16 %mult_301

]]></Node>
<StgValue><ssdm name="sext_ln17_99"/></StgValue>
</operation>

<operation id="4248" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4248" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4246 %rbegin1309 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_598

]]></Node>
<StgValue><ssdm name="rbegin1309"/></StgValue>
</operation>

<operation id="4249" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4249" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4247 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4250" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4250" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4248 %rend2381 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_598, i32 %rbegin1309

]]></Node>
<StgValue><ssdm name="rend2381"/></StgValue>
</operation>

<operation id="4251" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4251" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4249 %rbegin1310 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_636

]]></Node>
<StgValue><ssdm name="rbegin1310"/></StgValue>
</operation>

<operation id="4252" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4252" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4250 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4253" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4253" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4251 %rend2379 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_636, i32 %rbegin1310

]]></Node>
<StgValue><ssdm name="rend2379"/></StgValue>
</operation>

<operation id="4254" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4254" bw="17" op_0_bw="17" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4252 %mult_302 = partselect i17 @_ssdm_op_PartSelect.i17.i836.i32.i32, i836 %data_val_read, i32 705, i32 721

]]></Node>
<StgValue><ssdm name="mult_302"/></StgValue>
</operation>

<operation id="4255" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4255" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:4253 %sext_ln17_100 = sext i17 %mult_302

]]></Node>
<StgValue><ssdm name="sext_ln17_100"/></StgValue>
</operation>

<operation id="4256" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4256" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4254 %rbegin1311 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_595

]]></Node>
<StgValue><ssdm name="rbegin1311"/></StgValue>
</operation>

<operation id="4257" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4257" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4255 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4258" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4258" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4256 %rend2375 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_595, i32 %rbegin1311

]]></Node>
<StgValue><ssdm name="rend2375"/></StgValue>
</operation>

<operation id="4259" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4259" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4257 %rbegin1312 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_580

]]></Node>
<StgValue><ssdm name="rbegin1312"/></StgValue>
</operation>

<operation id="4260" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4260" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
fpga_resource_hint.entry.1967:4258 %mul_ln73_408 = mul i22 %sext_ln40_131, i22 4194301

]]></Node>
<StgValue><ssdm name="mul_ln73_408"/></StgValue>
</operation>

<operation id="4261" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4261" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4259 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73_408, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4262" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4262" bw="17" op_0_bw="17" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4260 %mult_303 = partselect i17 @_ssdm_op_PartSelect.i17.i22.i32.i32, i22 %mul_ln73_408, i32 4, i32 20

]]></Node>
<StgValue><ssdm name="mult_303"/></StgValue>
</operation>

<operation id="4263" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4263" bw="19" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:4261 %sext_ln41_288 = sext i17 %mult_303

]]></Node>
<StgValue><ssdm name="sext_ln41_288"/></StgValue>
</operation>

<operation id="4264" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4264" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4262 %rend2373 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_580, i32 %rbegin1312

]]></Node>
<StgValue><ssdm name="rend2373"/></StgValue>
</operation>

<operation id="4265" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4265" bw="18" op_0_bw="18" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4263 %mult_304 = partselect i18 @_ssdm_op_PartSelect.i18.i836.i32.i32, i836 %data_val_read, i32 704, i32 721

]]></Node>
<StgValue><ssdm name="mult_304"/></StgValue>
</operation>

<operation id="4266" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4266" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:4264 %sext_ln41_289 = sext i18 %mult_304

]]></Node>
<StgValue><ssdm name="sext_ln41_289"/></StgValue>
</operation>

<operation id="4267" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4267" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4265 %rbegin1313 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_591

]]></Node>
<StgValue><ssdm name="rbegin1313"/></StgValue>
</operation>

<operation id="4268" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4268" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
fpga_resource_hint.entry.1967:4266 %mul_ln73_409 = mul i22 %sext_ln40_131, i22 3

]]></Node>
<StgValue><ssdm name="mul_ln73_409"/></StgValue>
</operation>

<operation id="4269" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4269" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4267 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73_409, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4270" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4270" bw="18" op_0_bw="18" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4268 %mult_305 = partselect i18 @_ssdm_op_PartSelect.i18.i22.i32.i32, i22 %mul_ln73_409, i32 4, i32 21

]]></Node>
<StgValue><ssdm name="mult_305"/></StgValue>
</operation>

<operation id="4271" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4271" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:4269 %sext_ln41_290 = sext i18 %mult_305

]]></Node>
<StgValue><ssdm name="sext_ln41_290"/></StgValue>
</operation>

<operation id="4272" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4272" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4270 %rend2367 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_591, i32 %rbegin1313

]]></Node>
<StgValue><ssdm name="rend2367"/></StgValue>
</operation>

<operation id="4273" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4273" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4271 %rbegin1314 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_604

]]></Node>
<StgValue><ssdm name="rbegin1314"/></StgValue>
</operation>

<operation id="4274" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4274" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4272 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4275" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4275" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4273 %rend2365 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_604, i32 %rbegin1314

]]></Node>
<StgValue><ssdm name="rend2365"/></StgValue>
</operation>

<operation id="4276" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4276" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4274 %rbegin1315 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_592

]]></Node>
<StgValue><ssdm name="rbegin1315"/></StgValue>
</operation>

<operation id="4277" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4277" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
fpga_resource_hint.entry.1967:4275 %mul_ln73_410 = mul i23 %sext_ln40_133, i23 8388600

]]></Node>
<StgValue><ssdm name="mul_ln73_410"/></StgValue>
</operation>

<operation id="4278" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4278" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4276 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln73_410, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4279" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4279" bw="19" op_0_bw="19" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4277 %mult_306 = partselect i19 @_ssdm_op_PartSelect.i19.i23.i32.i32, i23 %mul_ln73_410, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_306"/></StgValue>
</operation>

<operation id="4280" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4280" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4278 %rend2363 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_592, i32 %rbegin1315

]]></Node>
<StgValue><ssdm name="rend2363"/></StgValue>
</operation>

<operation id="4281" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4281" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4279 %rbegin1316 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_602

]]></Node>
<StgValue><ssdm name="rbegin1316"/></StgValue>
</operation>

<operation id="4282" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4282" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4280 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73_409, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4283" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4283" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4281 %rend2361 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_602, i32 %rbegin1316

]]></Node>
<StgValue><ssdm name="rend2361"/></StgValue>
</operation>

<operation id="4284" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4284" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4282 %rbegin1317 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_588

]]></Node>
<StgValue><ssdm name="rbegin1317"/></StgValue>
</operation>

<operation id="4285" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4285" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.entry.1967:4283 %sub_ln73_62 = sub i20 0, i20 %sext_ln40_130

]]></Node>
<StgValue><ssdm name="sub_ln73_62"/></StgValue>
</operation>

<operation id="4286" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4286" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4284 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_62, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4287" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4287" bw="16" op_0_bw="16" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4285 %mult_307 = partselect i16 @_ssdm_op_PartSelect.i16.i20.i32.i32, i20 %sub_ln73_62, i32 4, i32 19

]]></Node>
<StgValue><ssdm name="mult_307"/></StgValue>
</operation>

<operation id="4288" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4288" bw="18" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:4286 %sext_ln17_195 = sext i16 %mult_307

]]></Node>
<StgValue><ssdm name="sext_ln17_195"/></StgValue>
</operation>

<operation id="4289" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4289" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:4287 %sext_ln17_196 = sext i16 %mult_307

]]></Node>
<StgValue><ssdm name="sext_ln17_196"/></StgValue>
</operation>

<operation id="4290" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4290" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4288 %rend2359 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_588, i32 %rbegin1317

]]></Node>
<StgValue><ssdm name="rend2359"/></StgValue>
</operation>

<operation id="4291" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4291" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4289 %rbegin1318 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_600

]]></Node>
<StgValue><ssdm name="rbegin1318"/></StgValue>
</operation>

<operation id="4292" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4292" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
fpga_resource_hint.entry.1967:4290 %mul_ln73_411 = mul i23 %sext_ln40_133, i23 5

]]></Node>
<StgValue><ssdm name="mul_ln73_411"/></StgValue>
</operation>

<operation id="4293" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4293" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4291 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln73_411, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4294" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4294" bw="19" op_0_bw="19" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4292 %mult_308 = partselect i19 @_ssdm_op_PartSelect.i19.i23.i32.i32, i23 %mul_ln73_411, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_308"/></StgValue>
</operation>

<operation id="4295" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4295" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4293 %rend2357 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_600, i32 %rbegin1318

]]></Node>
<StgValue><ssdm name="rend2357"/></StgValue>
</operation>

<operation id="4296" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4296" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4294 %rbegin1319 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_585

]]></Node>
<StgValue><ssdm name="rbegin1319"/></StgValue>
</operation>

<operation id="4297" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4297" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4295 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4298" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4298" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4296 %rend2355 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_585, i32 %rbegin1319

]]></Node>
<StgValue><ssdm name="rend2355"/></StgValue>
</operation>

<operation id="4299" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4299" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4297 %rbegin1320 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_599

]]></Node>
<StgValue><ssdm name="rbegin1320"/></StgValue>
</operation>

<operation id="4300" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4300" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4298 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4301" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4301" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4299 %rend2353 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_599, i32 %rbegin1320

]]></Node>
<StgValue><ssdm name="rend2353"/></StgValue>
</operation>

<operation id="4302" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4302" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4300 %rbegin1321 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_597

]]></Node>
<StgValue><ssdm name="rbegin1321"/></StgValue>
</operation>

<operation id="4303" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4303" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4301 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_37, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4304" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4304" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4302 %rend2351 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_597, i32 %rbegin1321

]]></Node>
<StgValue><ssdm name="rend2351"/></StgValue>
</operation>

<operation id="4305" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4305" bw="19" op_0_bw="19" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4303 %a_38 = partselect i19 @_ssdm_op_PartSelect.i19.i836.i32.i32, i836 %data_val_read, i32 722, i32 740

]]></Node>
<StgValue><ssdm name="a_38"/></StgValue>
</operation>

<operation id="4306" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4306" bw="21" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:4304 %sext_ln40_135 = sext i19 %a_38

]]></Node>
<StgValue><ssdm name="sext_ln40_135"/></StgValue>
</operation>

<operation id="4307" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4307" bw="23" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:4305 %sext_ln40_136 = sext i19 %a_38

]]></Node>
<StgValue><ssdm name="sext_ln40_136"/></StgValue>
</operation>

<operation id="4308" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4308" bw="20" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:4306 %sext_ln40_137 = sext i19 %a_38

]]></Node>
<StgValue><ssdm name="sext_ln40_137"/></StgValue>
</operation>

<operation id="4309" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4309" bw="22" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:4307 %sext_ln40_138 = sext i19 %a_38

]]></Node>
<StgValue><ssdm name="sext_ln40_138"/></StgValue>
</operation>

<operation id="4310" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4310" bw="24" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:4308 %sext_ln40_139 = sext i19 %a_38

]]></Node>
<StgValue><ssdm name="sext_ln40_139"/></StgValue>
</operation>

<operation id="4311" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4311" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4309 %rbegin1322 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_610

]]></Node>
<StgValue><ssdm name="rbegin1322"/></StgValue>
</operation>

<operation id="4312" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4312" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4310 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4313" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4313" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4311 %rend2347 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_610, i32 %rbegin1322

]]></Node>
<StgValue><ssdm name="rend2347"/></StgValue>
</operation>

<operation id="4314" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4314" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4312 %rbegin1323 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_622

]]></Node>
<StgValue><ssdm name="rbegin1323"/></StgValue>
</operation>

<operation id="4315" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4315" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
fpga_resource_hint.entry.1967:4313 %mul_ln73_412 = mul i24 %sext_ln40_139, i24 16777206

]]></Node>
<StgValue><ssdm name="mul_ln73_412"/></StgValue>
</operation>

<operation id="4316" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4316" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4314 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i24 %mul_ln73_412, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4317" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4317" bw="19" op_0_bw="19" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4315 %mult_309 = partselect i19 @_ssdm_op_PartSelect.i19.i24.i32.i32, i24 %mul_ln73_412, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_309"/></StgValue>
</operation>

<operation id="4318" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4318" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4316 %rend2345 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_622, i32 %rbegin1323

]]></Node>
<StgValue><ssdm name="rend2345"/></StgValue>
</operation>

<operation id="4319" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4319" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4317 %rbegin1324 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_608

]]></Node>
<StgValue><ssdm name="rbegin1324"/></StgValue>
</operation>

<operation id="4320" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4320" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4318 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_38, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4321" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4321" bw="15" op_0_bw="15" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4319 %mult_310 = partselect i15 @_ssdm_op_PartSelect.i15.i836.i32.i32, i836 %data_val_read, i32 726, i32 740

]]></Node>
<StgValue><ssdm name="mult_310"/></StgValue>
</operation>

<operation id="4322" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4322" bw="17" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.1967:4320 %sext_ln17_101 = sext i15 %mult_310

]]></Node>
<StgValue><ssdm name="sext_ln17_101"/></StgValue>
</operation>

<operation id="4323" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4323" bw="16" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.1967:4321 %sext_ln17_102 = sext i15 %mult_310

]]></Node>
<StgValue><ssdm name="sext_ln17_102"/></StgValue>
</operation>

<operation id="4324" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4324" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4322 %rend2343 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_608, i32 %rbegin1324

]]></Node>
<StgValue><ssdm name="rend2343"/></StgValue>
</operation>

<operation id="4325" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4325" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4323 %rbegin1325 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_620

]]></Node>
<StgValue><ssdm name="rbegin1325"/></StgValue>
</operation>

<operation id="4326" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4326" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4324 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4327" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4327" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4325 %rend2341 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_620, i32 %rbegin1325

]]></Node>
<StgValue><ssdm name="rend2341"/></StgValue>
</operation>

<operation id="4328" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4328" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4326 %rbegin1326 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_634

]]></Node>
<StgValue><ssdm name="rbegin1326"/></StgValue>
</operation>

<operation id="4329" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4329" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4327 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4330" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4330" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4328 %rend2339 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_634, i32 %rbegin1326

]]></Node>
<StgValue><ssdm name="rend2339"/></StgValue>
</operation>

<operation id="4331" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4331" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4329 %rbegin1327 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_628

]]></Node>
<StgValue><ssdm name="rbegin1327"/></StgValue>
</operation>

<operation id="4332" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4332" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
fpga_resource_hint.entry.1967:4330 %mul_ln73_413 = mul i22 %sext_ln40_138, i22 3

]]></Node>
<StgValue><ssdm name="mul_ln73_413"/></StgValue>
</operation>

<operation id="4333" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4333" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4331 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73_413, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4334" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4334" bw="18" op_0_bw="18" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4332 %mult_311 = partselect i18 @_ssdm_op_PartSelect.i18.i22.i32.i32, i22 %mul_ln73_413, i32 4, i32 21

]]></Node>
<StgValue><ssdm name="mult_311"/></StgValue>
</operation>

<operation id="4335" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4335" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:4333 %sext_ln41_291 = sext i18 %mult_311

]]></Node>
<StgValue><ssdm name="sext_ln41_291"/></StgValue>
</operation>

<operation id="4336" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4336" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4334 %rend2337 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_628, i32 %rbegin1327

]]></Node>
<StgValue><ssdm name="rend2337"/></StgValue>
</operation>

<operation id="4337" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4337" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4335 %rbegin1328 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_756

]]></Node>
<StgValue><ssdm name="rbegin1328"/></StgValue>
</operation>

<operation id="4338" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4338" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.entry.1967:4336 %sub_ln73_63 = sub i20 0, i20 %sext_ln40_137

]]></Node>
<StgValue><ssdm name="sub_ln73_63"/></StgValue>
</operation>

<operation id="4339" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4339" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4337 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_63, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4340" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4340" bw="16" op_0_bw="16" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4338 %mult_312 = partselect i16 @_ssdm_op_PartSelect.i16.i20.i32.i32, i20 %sub_ln73_63, i32 4, i32 19

]]></Node>
<StgValue><ssdm name="mult_312"/></StgValue>
</operation>

<operation id="4341" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4341" bw="19" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:4339 %sext_ln41_292 = sext i16 %mult_312

]]></Node>
<StgValue><ssdm name="sext_ln41_292"/></StgValue>
</operation>

<operation id="4342" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4342" bw="18" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:4340 %sext_ln17_197 = sext i16 %mult_312

]]></Node>
<StgValue><ssdm name="sext_ln17_197"/></StgValue>
</operation>

<operation id="4343" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4343" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4341 %rend2335 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_756, i32 %rbegin1328

]]></Node>
<StgValue><ssdm name="rend2335"/></StgValue>
</operation>

<operation id="4344" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4344" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4342 %rbegin1329 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_737

]]></Node>
<StgValue><ssdm name="rbegin1329"/></StgValue>
</operation>

<operation id="4345" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4345" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4343 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_38, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4346" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4346" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4344 %rend2333 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_737, i32 %rbegin1329

]]></Node>
<StgValue><ssdm name="rend2333"/></StgValue>
</operation>

<operation id="4347" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4347" bw="18" op_0_bw="18" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4345 %mult_313 = partselect i18 @_ssdm_op_PartSelect.i18.i836.i32.i32, i836 %data_val_read, i32 723, i32 740

]]></Node>
<StgValue><ssdm name="mult_313"/></StgValue>
</operation>

<operation id="4348" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4348" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:4346 %sext_ln41_293 = sext i18 %mult_313

]]></Node>
<StgValue><ssdm name="sext_ln41_293"/></StgValue>
</operation>

<operation id="4349" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4349" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4347 %rbegin1330 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_618

]]></Node>
<StgValue><ssdm name="rbegin1330"/></StgValue>
</operation>

<operation id="4350" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4350" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
fpga_resource_hint.entry.1967:4348 %mul_ln73_414 = mul i22 %sext_ln40_138, i22 4194300

]]></Node>
<StgValue><ssdm name="mul_ln73_414"/></StgValue>
</operation>

<operation id="4351" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4351" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4349 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73_414, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4352" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4352" bw="18" op_0_bw="18" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4350 %mult_314 = partselect i18 @_ssdm_op_PartSelect.i18.i22.i32.i32, i22 %mul_ln73_414, i32 4, i32 21

]]></Node>
<StgValue><ssdm name="mult_314"/></StgValue>
</operation>

<operation id="4353" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4353" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:4351 %sext_ln41_294 = sext i18 %mult_314

]]></Node>
<StgValue><ssdm name="sext_ln41_294"/></StgValue>
</operation>

<operation id="4354" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4354" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4352 %rend2329 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_618, i32 %rbegin1330

]]></Node>
<StgValue><ssdm name="rend2329"/></StgValue>
</operation>

<operation id="4355" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4355" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4353 %rbegin1331 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_625

]]></Node>
<StgValue><ssdm name="rbegin1331"/></StgValue>
</operation>

<operation id="4356" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4356" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4354 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_63, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4357" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4357" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4355 %rend2327 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_625, i32 %rbegin1331

]]></Node>
<StgValue><ssdm name="rend2327"/></StgValue>
</operation>

<operation id="4358" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4358" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4356 %rbegin1332 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_660

]]></Node>
<StgValue><ssdm name="rbegin1332"/></StgValue>
</operation>

<operation id="4359" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4359" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4357 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_63, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4360" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4360" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4358 %rend2325 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_660, i32 %rbegin1332

]]></Node>
<StgValue><ssdm name="rend2325"/></StgValue>
</operation>

<operation id="4361" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4361" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4359 %rbegin1333 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_720

]]></Node>
<StgValue><ssdm name="rbegin1333"/></StgValue>
</operation>

<operation id="4362" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4362" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4360 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_63, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4363" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4363" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4361 %rend2323 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_720, i32 %rbegin1333

]]></Node>
<StgValue><ssdm name="rend2323"/></StgValue>
</operation>

<operation id="4364" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4364" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4362 %rbegin1334 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_617

]]></Node>
<StgValue><ssdm name="rbegin1334"/></StgValue>
</operation>

<operation id="4365" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4365" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
fpga_resource_hint.entry.1967:4363 %mul_ln73_415 = mul i23 %sext_ln40_136, i23 7

]]></Node>
<StgValue><ssdm name="mul_ln73_415"/></StgValue>
</operation>

<operation id="4366" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4366" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4364 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln73_415, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4367" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4367" bw="19" op_0_bw="19" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4365 %mult_315 = partselect i19 @_ssdm_op_PartSelect.i19.i23.i32.i32, i23 %mul_ln73_415, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_315"/></StgValue>
</operation>

<operation id="4368" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4368" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4366 %rend2321 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_617, i32 %rbegin1334

]]></Node>
<StgValue><ssdm name="rend2321"/></StgValue>
</operation>

<operation id="4369" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4369" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4367 %rbegin1335 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_630

]]></Node>
<StgValue><ssdm name="rbegin1335"/></StgValue>
</operation>

<operation id="4370" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4370" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4368 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_63, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4371" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4371" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4369 %rend2319 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_630, i32 %rbegin1335

]]></Node>
<StgValue><ssdm name="rend2319"/></StgValue>
</operation>

<operation id="4372" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4372" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4370 %rbegin1336 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_616

]]></Node>
<StgValue><ssdm name="rbegin1336"/></StgValue>
</operation>

<operation id="4373" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4373" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4371 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_38, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4374" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4374" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4372 %rend2317 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_616, i32 %rbegin1336

]]></Node>
<StgValue><ssdm name="rend2317"/></StgValue>
</operation>

<operation id="4375" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4375" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4373 %rbegin1337 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_572

]]></Node>
<StgValue><ssdm name="rbegin1337"/></StgValue>
</operation>

<operation id="4376" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4376" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
fpga_resource_hint.entry.1967:4374 %mul_ln73_416 = mul i21 %sext_ln40_135, i21 2097150

]]></Node>
<StgValue><ssdm name="mul_ln73_416"/></StgValue>
</operation>

<operation id="4377" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4377" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4375 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln73_416, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4378" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4378" bw="17" op_0_bw="17" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4376 %mult_316 = partselect i17 @_ssdm_op_PartSelect.i17.i21.i32.i32, i21 %mul_ln73_416, i32 4, i32 20

]]></Node>
<StgValue><ssdm name="mult_316"/></StgValue>
</operation>

<operation id="4379" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4379" bw="19" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:4377 %sext_ln41_295 = sext i17 %mult_316

]]></Node>
<StgValue><ssdm name="sext_ln41_295"/></StgValue>
</operation>

<operation id="4380" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4380" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:4378 %sext_ln17_198 = sext i17 %mult_316

]]></Node>
<StgValue><ssdm name="sext_ln17_198"/></StgValue>
</operation>

<operation id="4381" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4381" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4379 %rend2315 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_572, i32 %rbegin1337

]]></Node>
<StgValue><ssdm name="rend2315"/></StgValue>
</operation>

<operation id="4382" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4382" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4380 %rbegin1338 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_571

]]></Node>
<StgValue><ssdm name="rbegin1338"/></StgValue>
</operation>

<operation id="4383" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4383" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4381 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73_413, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4384" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4384" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4382 %rend2313 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_571, i32 %rbegin1338

]]></Node>
<StgValue><ssdm name="rend2313"/></StgValue>
</operation>

<operation id="4385" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4385" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4383 %rbegin1339 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_613

]]></Node>
<StgValue><ssdm name="rbegin1339"/></StgValue>
</operation>

<operation id="4386" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4386" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4384 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_38, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4387" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4387" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4385 %rend2311 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_613, i32 %rbegin1339

]]></Node>
<StgValue><ssdm name="rend2311"/></StgValue>
</operation>

<operation id="4388" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4388" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4386 %rbegin1340 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_581

]]></Node>
<StgValue><ssdm name="rbegin1340"/></StgValue>
</operation>

<operation id="4389" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4389" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4387 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_63, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4390" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4390" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4388 %rend2309 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_581, i32 %rbegin1340

]]></Node>
<StgValue><ssdm name="rend2309"/></StgValue>
</operation>

<operation id="4391" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4391" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4389 %rbegin1341 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_582

]]></Node>
<StgValue><ssdm name="rbegin1341"/></StgValue>
</operation>

<operation id="4392" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4392" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4390 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_38, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4393" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4393" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4391 %rend2307 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_582, i32 %rbegin1341

]]></Node>
<StgValue><ssdm name="rend2307"/></StgValue>
</operation>

<operation id="4394" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4394" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4392 %rbegin1342 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_611

]]></Node>
<StgValue><ssdm name="rbegin1342"/></StgValue>
</operation>

<operation id="4395" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4395" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4393 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_38, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4396" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4396" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4394 %rend2305 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_611, i32 %rbegin1342

]]></Node>
<StgValue><ssdm name="rend2305"/></StgValue>
</operation>

<operation id="4397" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4397" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4395 %rbegin1343 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_624

]]></Node>
<StgValue><ssdm name="rbegin1343"/></StgValue>
</operation>

<operation id="4398" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4398" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
fpga_resource_hint.entry.1967:4396 %mul_ln73_417 = mul i23 %sext_ln40_136, i23 5

]]></Node>
<StgValue><ssdm name="mul_ln73_417"/></StgValue>
</operation>

<operation id="4399" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4399" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4397 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln73_417, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4400" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4400" bw="19" op_0_bw="19" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4398 %mult_317 = partselect i19 @_ssdm_op_PartSelect.i19.i23.i32.i32, i23 %mul_ln73_417, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_317"/></StgValue>
</operation>

<operation id="4401" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4401" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4399 %rend2301 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_624, i32 %rbegin1343

]]></Node>
<StgValue><ssdm name="rend2301"/></StgValue>
</operation>

<operation id="4402" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4402" bw="17" op_0_bw="17" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4400 %mult_318 = partselect i17 @_ssdm_op_PartSelect.i17.i836.i32.i32, i836 %data_val_read, i32 724, i32 740

]]></Node>
<StgValue><ssdm name="mult_318"/></StgValue>
</operation>

<operation id="4403" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4403" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:4401 %sext_ln17_103 = sext i17 %mult_318

]]></Node>
<StgValue><ssdm name="sext_ln17_103"/></StgValue>
</operation>

<operation id="4404" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4404" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4402 %rbegin1344 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_606

]]></Node>
<StgValue><ssdm name="rbegin1344"/></StgValue>
</operation>

<operation id="4405" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4405" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
fpga_resource_hint.entry.1967:4403 %mul_ln73_418 = mul i23 %sext_ln40_136, i23 8388603

]]></Node>
<StgValue><ssdm name="mul_ln73_418"/></StgValue>
</operation>

<operation id="4406" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4406" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4404 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln73_418, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4407" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4407" bw="18" op_0_bw="18" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4405 %mult_319 = partselect i18 @_ssdm_op_PartSelect.i18.i23.i32.i32, i23 %mul_ln73_418, i32 4, i32 21

]]></Node>
<StgValue><ssdm name="mult_319"/></StgValue>
</operation>

<operation id="4408" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4408" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:4406 %sext_ln41_296 = sext i18 %mult_319

]]></Node>
<StgValue><ssdm name="sext_ln41_296"/></StgValue>
</operation>

<operation id="4409" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4409" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4407 %rend2297 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_606, i32 %rbegin1344

]]></Node>
<StgValue><ssdm name="rend2297"/></StgValue>
</operation>

<operation id="4410" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4410" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4408 %rbegin1345 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_577

]]></Node>
<StgValue><ssdm name="rbegin1345"/></StgValue>
</operation>

<operation id="4411" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4411" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4409 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_38, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4412" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4412" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4410 %rend2295 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_577, i32 %rbegin1345

]]></Node>
<StgValue><ssdm name="rend2295"/></StgValue>
</operation>

<operation id="4413" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4413" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4411 %rbegin1346 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_619

]]></Node>
<StgValue><ssdm name="rbegin1346"/></StgValue>
</operation>

<operation id="4414" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4414" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4412 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_38, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4415" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4415" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4413 %rend2293 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_619, i32 %rbegin1346

]]></Node>
<StgValue><ssdm name="rend2293"/></StgValue>
</operation>

<operation id="4416" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4416" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4414 %rbegin1347 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_576

]]></Node>
<StgValue><ssdm name="rbegin1347"/></StgValue>
</operation>

<operation id="4417" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4417" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4415 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln73_416, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4418" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4418" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4416 %rend2291 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_576, i32 %rbegin1347

]]></Node>
<StgValue><ssdm name="rend2291"/></StgValue>
</operation>

<operation id="4419" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4419" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4417 %rbegin1348 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_575

]]></Node>
<StgValue><ssdm name="rbegin1348"/></StgValue>
</operation>

<operation id="4420" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4420" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4418 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4421" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4421" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4419 %rend2289 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_575, i32 %rbegin1348

]]></Node>
<StgValue><ssdm name="rend2289"/></StgValue>
</operation>

<operation id="4422" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4422" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4420 %rbegin1349 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_573

]]></Node>
<StgValue><ssdm name="rbegin1349"/></StgValue>
</operation>

<operation id="4423" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4423" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4421 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln73_416, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4424" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4424" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4422 %rend2285 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_573, i32 %rbegin1349

]]></Node>
<StgValue><ssdm name="rend2285"/></StgValue>
</operation>

<operation id="4425" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4425" bw="19" op_0_bw="19" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4423 %a_39 = partselect i19 @_ssdm_op_PartSelect.i19.i836.i32.i32, i836 %data_val_read, i32 741, i32 759

]]></Node>
<StgValue><ssdm name="a_39"/></StgValue>
</operation>

<operation id="4426" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4426" bw="24" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:4424 %sext_ln70_21 = sext i19 %a_39

]]></Node>
<StgValue><ssdm name="sext_ln70_21"/></StgValue>
</operation>

<operation id="4427" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4427" bw="20" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:4425 %sext_ln70_22 = sext i19 %a_39

]]></Node>
<StgValue><ssdm name="sext_ln70_22"/></StgValue>
</operation>

<operation id="4428" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4428" bw="25" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:4426 %sext_ln70_23 = sext i19 %a_39

]]></Node>
<StgValue><ssdm name="sext_ln70_23"/></StgValue>
</operation>

<operation id="4429" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4429" bw="22" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:4427 %sext_ln70_24 = sext i19 %a_39

]]></Node>
<StgValue><ssdm name="sext_ln70_24"/></StgValue>
</operation>

<operation id="4430" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4430" bw="23" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:4428 %sext_ln70_25 = sext i19 %a_39

]]></Node>
<StgValue><ssdm name="sext_ln70_25"/></StgValue>
</operation>

<operation id="4431" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4431" bw="16" op_0_bw="16" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4429 %mult_320 = partselect i16 @_ssdm_op_PartSelect.i16.i836.i32.i32, i836 %data_val_read, i32 744, i32 759

]]></Node>
<StgValue><ssdm name="mult_320"/></StgValue>
</operation>

<operation id="4432" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4432" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:4430 %sext_ln17_104 = sext i16 %mult_320

]]></Node>
<StgValue><ssdm name="sext_ln17_104"/></StgValue>
</operation>

<operation id="4433" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4433" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4431 %rbegin1350 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_559

]]></Node>
<StgValue><ssdm name="rbegin1350"/></StgValue>
</operation>

<operation id="4434" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4434" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
fpga_resource_hint.entry.1967:4432 %mul_ln73_419 = mul i23 %sext_ln70_25, i23 5

]]></Node>
<StgValue><ssdm name="mul_ln73_419"/></StgValue>
</operation>

<operation id="4435" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4435" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4433 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln73_419, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4436" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4436" bw="19" op_0_bw="19" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4434 %mult_321 = partselect i19 @_ssdm_op_PartSelect.i19.i23.i32.i32, i23 %mul_ln73_419, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_321"/></StgValue>
</operation>

<operation id="4437" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4437" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4435 %rend2281 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_559, i32 %rbegin1350

]]></Node>
<StgValue><ssdm name="rend2281"/></StgValue>
</operation>

<operation id="4438" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4438" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4436 %rbegin1351 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_558

]]></Node>
<StgValue><ssdm name="rbegin1351"/></StgValue>
</operation>

<operation id="4439" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4439" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
fpga_resource_hint.entry.1967:4437 %mul_ln73_420 = mul i22 %sext_ln70_24, i22 4194301

]]></Node>
<StgValue><ssdm name="mul_ln73_420"/></StgValue>
</operation>

<operation id="4440" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4440" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4438 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73_420, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4441" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4441" bw="17" op_0_bw="17" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4439 %mult_322 = partselect i17 @_ssdm_op_PartSelect.i17.i22.i32.i32, i22 %mul_ln73_420, i32 4, i32 20

]]></Node>
<StgValue><ssdm name="mult_322"/></StgValue>
</operation>

<operation id="4442" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4442" bw="19" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:4440 %sext_ln41_297 = sext i17 %mult_322

]]></Node>
<StgValue><ssdm name="sext_ln41_297"/></StgValue>
</operation>

<operation id="4443" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4443" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4441 %rend2279 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_558, i32 %rbegin1351

]]></Node>
<StgValue><ssdm name="rend2279"/></StgValue>
</operation>

<operation id="4444" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4444" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4442 %rbegin1352 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_557

]]></Node>
<StgValue><ssdm name="rbegin1352"/></StgValue>
</operation>

<operation id="4445" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4445" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4443 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_39, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4446" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4446" bw="15" op_0_bw="15" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4444 %mult_323 = partselect i15 @_ssdm_op_PartSelect.i15.i836.i32.i32, i836 %data_val_read, i32 745, i32 759

]]></Node>
<StgValue><ssdm name="mult_323"/></StgValue>
</operation>

<operation id="4447" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4447" bw="16" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.1967:4445 %sext_ln17_105 = sext i15 %mult_323

]]></Node>
<StgValue><ssdm name="sext_ln17_105"/></StgValue>
</operation>

<operation id="4448" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4448" bw="17" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.1967:4446 %sext_ln17_106 = sext i15 %mult_323

]]></Node>
<StgValue><ssdm name="sext_ln17_106"/></StgValue>
</operation>

<operation id="4449" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4449" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4447 %rend2275 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_557, i32 %rbegin1352

]]></Node>
<StgValue><ssdm name="rend2275"/></StgValue>
</operation>

<operation id="4450" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4450" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4448 %rbegin1353 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_570

]]></Node>
<StgValue><ssdm name="rbegin1353"/></StgValue>
</operation>

<operation id="4451" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4451" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
fpga_resource_hint.entry.1967:4449 %mul_ln73_421 = mul i25 %sext_ln70_23, i25 33554408

]]></Node>
<StgValue><ssdm name="mul_ln73_421"/></StgValue>
</operation>

<operation id="4452" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4452" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4450 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln73_421, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4453" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4453" bw="19" op_0_bw="19" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4451 %mult_324 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln73_421, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_324"/></StgValue>
</operation>

<operation id="4454" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4454" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4452 %rend2273 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_570, i32 %rbegin1353

]]></Node>
<StgValue><ssdm name="rend2273"/></StgValue>
</operation>

<operation id="4455" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4455" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4453 %rbegin1354 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_541

]]></Node>
<StgValue><ssdm name="rbegin1354"/></StgValue>
</operation>

<operation id="4456" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4456" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.entry.1967:4454 %sub_ln73_64 = sub i20 0, i20 %sext_ln70_22

]]></Node>
<StgValue><ssdm name="sub_ln73_64"/></StgValue>
</operation>

<operation id="4457" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4457" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4455 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_64, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4458" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4458" bw="16" op_0_bw="16" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4456 %mult_325 = partselect i16 @_ssdm_op_PartSelect.i16.i20.i32.i32, i20 %sub_ln73_64, i32 4, i32 19

]]></Node>
<StgValue><ssdm name="mult_325"/></StgValue>
</operation>

<operation id="4459" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4459" bw="19" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:4457 %sext_ln41_298 = sext i16 %mult_325

]]></Node>
<StgValue><ssdm name="sext_ln41_298"/></StgValue>
</operation>

<operation id="4460" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4460" bw="18" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:4458 %sext_ln17_199 = sext i16 %mult_325

]]></Node>
<StgValue><ssdm name="sext_ln17_199"/></StgValue>
</operation>

<operation id="4461" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4461" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4459 %rend2271 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_541, i32 %rbegin1354

]]></Node>
<StgValue><ssdm name="rend2271"/></StgValue>
</operation>

<operation id="4462" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4462" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4460 %rbegin1355 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_50

]]></Node>
<StgValue><ssdm name="rbegin1355"/></StgValue>
</operation>

<operation id="4463" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4463" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
fpga_resource_hint.entry.1967:4461 %mul_ln73_422 = mul i22 %sext_ln70_24, i22 3

]]></Node>
<StgValue><ssdm name="mul_ln73_422"/></StgValue>
</operation>

<operation id="4464" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4464" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4462 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73_422, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4465" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4465" bw="18" op_0_bw="18" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4463 %mult_326 = partselect i18 @_ssdm_op_PartSelect.i18.i22.i32.i32, i22 %mul_ln73_422, i32 4, i32 21

]]></Node>
<StgValue><ssdm name="mult_326"/></StgValue>
</operation>

<operation id="4466" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4466" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:4464 %sext_ln41_299 = sext i18 %mult_326

]]></Node>
<StgValue><ssdm name="sext_ln41_299"/></StgValue>
</operation>

<operation id="4467" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4467" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4465 %rend2269 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_50, i32 %rbegin1355

]]></Node>
<StgValue><ssdm name="rend2269"/></StgValue>
</operation>

<operation id="4468" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4468" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4466 %rbegin1356 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_578

]]></Node>
<StgValue><ssdm name="rbegin1356"/></StgValue>
</operation>

<operation id="4469" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4469" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
fpga_resource_hint.entry.1967:4467 %mul_ln73_423 = mul i25 %sext_ln70_23, i25 18

]]></Node>
<StgValue><ssdm name="mul_ln73_423"/></StgValue>
</operation>

<operation id="4470" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4470" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4468 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln73_423, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4471" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4471" bw="19" op_0_bw="19" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4469 %mult_327 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln73_423, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_327"/></StgValue>
</operation>

<operation id="4472" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4472" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4470 %rend2267 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_578, i32 %rbegin1356

]]></Node>
<StgValue><ssdm name="rend2267"/></StgValue>
</operation>

<operation id="4473" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4473" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4471 %rbegin1357 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_579

]]></Node>
<StgValue><ssdm name="rbegin1357"/></StgValue>
</operation>

<operation id="4474" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4474" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4472 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4475" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4475" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4473 %rend2265 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_579, i32 %rbegin1357

]]></Node>
<StgValue><ssdm name="rend2265"/></StgValue>
</operation>

<operation id="4476" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4476" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4474 %rbegin1358 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_551

]]></Node>
<StgValue><ssdm name="rbegin1358"/></StgValue>
</operation>

<operation id="4477" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4477" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4475 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_39, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4478" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4478" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4476 %rend2263 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_551, i32 %rbegin1358

]]></Node>
<StgValue><ssdm name="rend2263"/></StgValue>
</operation>

<operation id="4479" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4479" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4477 %rbegin1359 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_536

]]></Node>
<StgValue><ssdm name="rbegin1359"/></StgValue>
</operation>

<operation id="4480" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4480" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4478 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_39, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4481" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4481" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4479 %rend2261 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_536, i32 %rbegin1359

]]></Node>
<StgValue><ssdm name="rend2261"/></StgValue>
</operation>

<operation id="4482" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4482" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4480 %rbegin1360 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_549

]]></Node>
<StgValue><ssdm name="rbegin1360"/></StgValue>
</operation>

<operation id="4483" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4483" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4481 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_39, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4484" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4484" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4482 %rend2259 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_549, i32 %rbegin1360

]]></Node>
<StgValue><ssdm name="rend2259"/></StgValue>
</operation>

<operation id="4485" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4485" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4483 %rbegin1361 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_3

]]></Node>
<StgValue><ssdm name="rbegin1361"/></StgValue>
</operation>

<operation id="4486" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4486" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4484 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73_420, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4487" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4487" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4485 %rend2257 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_3, i32 %rbegin1361

]]></Node>
<StgValue><ssdm name="rend2257"/></StgValue>
</operation>

<operation id="4488" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4488" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4486 %rbegin1362 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_533

]]></Node>
<StgValue><ssdm name="rbegin1362"/></StgValue>
</operation>

<operation id="4489" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4489" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4487 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4490" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4490" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4488 %rend2255 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_533, i32 %rbegin1362

]]></Node>
<StgValue><ssdm name="rend2255"/></StgValue>
</operation>

<operation id="4491" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4491" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4489 %rbegin1363 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_546

]]></Node>
<StgValue><ssdm name="rbegin1363"/></StgValue>
</operation>

<operation id="4492" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4492" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4490 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_39, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4493" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4493" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4491 %rend2253 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_546, i32 %rbegin1363

]]></Node>
<StgValue><ssdm name="rend2253"/></StgValue>
</operation>

<operation id="4494" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4494" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4492 %rbegin1364 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_545

]]></Node>
<StgValue><ssdm name="rbegin1364"/></StgValue>
</operation>

<operation id="4495" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4495" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4493 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_39, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4496" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4496" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4494 %rend2251 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_545, i32 %rbegin1364

]]></Node>
<StgValue><ssdm name="rend2251"/></StgValue>
</operation>

<operation id="4497" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4497" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4495 %rbegin1365 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_583

]]></Node>
<StgValue><ssdm name="rbegin1365"/></StgValue>
</operation>

<operation id="4498" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4498" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
fpga_resource_hint.entry.1967:4496 %mul_ln73_424 = mul i23 %sext_ln70_25, i23 8388603

]]></Node>
<StgValue><ssdm name="mul_ln73_424"/></StgValue>
</operation>

<operation id="4499" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4499" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4497 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln73_424, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4500" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4500" bw="18" op_0_bw="18" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4498 %mult_328 = partselect i18 @_ssdm_op_PartSelect.i18.i23.i32.i32, i23 %mul_ln73_424, i32 4, i32 21

]]></Node>
<StgValue><ssdm name="mult_328"/></StgValue>
</operation>

<operation id="4501" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4501" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:4499 %sext_ln41_300 = sext i18 %mult_328

]]></Node>
<StgValue><ssdm name="sext_ln41_300"/></StgValue>
</operation>

<operation id="4502" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4502" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4500 %rend2249 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_583, i32 %rbegin1365

]]></Node>
<StgValue><ssdm name="rend2249"/></StgValue>
</operation>

<operation id="4503" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4503" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4501 %rbegin1366 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_544

]]></Node>
<StgValue><ssdm name="rbegin1366"/></StgValue>
</operation>

<operation id="4504" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4504" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4502 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_39, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4505" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4505" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4503 %rend2247 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_544, i32 %rbegin1366

]]></Node>
<StgValue><ssdm name="rend2247"/></StgValue>
</operation>

<operation id="4506" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4506" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4504 %rbegin1367 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_542

]]></Node>
<StgValue><ssdm name="rbegin1367"/></StgValue>
</operation>

<operation id="4507" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4507" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4505 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln73_419, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4508" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4508" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4506 %rend2243 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_542, i32 %rbegin1367

]]></Node>
<StgValue><ssdm name="rend2243"/></StgValue>
</operation>

<operation id="4509" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4509" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4507 %rbegin1368 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_555

]]></Node>
<StgValue><ssdm name="rbegin1368"/></StgValue>
</operation>

<operation id="4510" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4510" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
fpga_resource_hint.entry.1967:4508 %mul_ln73_425 = mul i23 %sext_ln70_25, i23 7

]]></Node>
<StgValue><ssdm name="mul_ln73_425"/></StgValue>
</operation>

<operation id="4511" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4511" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4509 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln73_425, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4512" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4512" bw="19" op_0_bw="19" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4510 %mult_329 = partselect i19 @_ssdm_op_PartSelect.i19.i23.i32.i32, i23 %mul_ln73_425, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_329"/></StgValue>
</operation>

<operation id="4513" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4513" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4511 %rend2239 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_555, i32 %rbegin1368

]]></Node>
<StgValue><ssdm name="rend2239"/></StgValue>
</operation>

<operation id="4514" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4514" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4512 %rbegin1369 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_554

]]></Node>
<StgValue><ssdm name="rbegin1369"/></StgValue>
</operation>

<operation id="4515" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4515" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4513 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73_420, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4516" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4516" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4514 %rend2237 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_554, i32 %rbegin1369

]]></Node>
<StgValue><ssdm name="rend2237"/></StgValue>
</operation>

<operation id="4517" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4517" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4515 %rbegin1370 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_567

]]></Node>
<StgValue><ssdm name="rbegin1370"/></StgValue>
</operation>

<operation id="4518" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4518" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4516 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73_422, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4519" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4519" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4517 %rend2235 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_567, i32 %rbegin1370

]]></Node>
<StgValue><ssdm name="rend2235"/></StgValue>
</operation>

<operation id="4520" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4520" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4518 %rbegin1371 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_538

]]></Node>
<StgValue><ssdm name="rbegin1371"/></StgValue>
</operation>

<operation id="4521" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4521" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4519 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_39, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4522" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4522" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4520 %rend2233 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_538, i32 %rbegin1371

]]></Node>
<StgValue><ssdm name="rend2233"/></StgValue>
</operation>

<operation id="4523" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4523" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4521 %rbegin1372 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_537

]]></Node>
<StgValue><ssdm name="rbegin1372"/></StgValue>
</operation>

<operation id="4524" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4524" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4522 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4525" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4525" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4523 %rend2231 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_537, i32 %rbegin1372

]]></Node>
<StgValue><ssdm name="rend2231"/></StgValue>
</operation>

<operation id="4526" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4526" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4524 %rbegin1373 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_550

]]></Node>
<StgValue><ssdm name="rbegin1373"/></StgValue>
</operation>

<operation id="4527" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4527" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
fpga_resource_hint.entry.1967:4525 %mul_ln73_426 = mul i24 %sext_ln70_21, i24 16777200

]]></Node>
<StgValue><ssdm name="mul_ln73_426"/></StgValue>
</operation>

<operation id="4528" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4528" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4526 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i24 %mul_ln73_426, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4529" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4529" bw="19" op_0_bw="19" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4527 %mult_330 = partselect i19 @_ssdm_op_PartSelect.i19.i24.i32.i32, i24 %mul_ln73_426, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_330"/></StgValue>
</operation>

<operation id="4530" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4530" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4528 %rend2229 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_550, i32 %rbegin1373

]]></Node>
<StgValue><ssdm name="rend2229"/></StgValue>
</operation>

<operation id="4531" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4531" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4529 %rbegin1374 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_548

]]></Node>
<StgValue><ssdm name="rbegin1374"/></StgValue>
</operation>

<operation id="4532" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4532" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
fpga_resource_hint.entry.1967:4530 %mul_ln73_427 = mul i23 %sext_ln70_25, i23 6

]]></Node>
<StgValue><ssdm name="mul_ln73_427"/></StgValue>
</operation>

<operation id="4533" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4533" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4531 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln73_427, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4534" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4534" bw="19" op_0_bw="19" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4532 %mult_331 = partselect i19 @_ssdm_op_PartSelect.i19.i23.i32.i32, i23 %mul_ln73_427, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_331"/></StgValue>
</operation>

<operation id="4535" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4535" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4533 %rend2227 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_548, i32 %rbegin1374

]]></Node>
<StgValue><ssdm name="rend2227"/></StgValue>
</operation>

<operation id="4536" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4536" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4534 %rbegin1375 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_534

]]></Node>
<StgValue><ssdm name="rbegin1375"/></StgValue>
</operation>

<operation id="4537" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4537" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4535 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_39, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4538" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4538" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4536 %rend2223 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_534, i32 %rbegin1375

]]></Node>
<StgValue><ssdm name="rend2223"/></StgValue>
</operation>

<operation id="4539" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4539" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4537 %rbegin1376 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_547

]]></Node>
<StgValue><ssdm name="rbegin1376"/></StgValue>
</operation>

<operation id="4540" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4540" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
fpga_resource_hint.entry.1967:4538 %mul_ln73_428 = mul i25 %sext_ln70_23, i25 33554400

]]></Node>
<StgValue><ssdm name="mul_ln73_428"/></StgValue>
</operation>

<operation id="4541" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4541" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4539 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln73_428, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4542" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4542" bw="19" op_0_bw="19" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4540 %mult_332 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln73_428, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_332"/></StgValue>
</operation>

<operation id="4543" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4543" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4541 %rend2221 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_547, i32 %rbegin1376

]]></Node>
<StgValue><ssdm name="rend2221"/></StgValue>
</operation>

<operation id="4544" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4544" bw="19" op_0_bw="19" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4542 %a_40 = partselect i19 @_ssdm_op_PartSelect.i19.i836.i32.i32, i836 %data_val_read, i32 760, i32 778

]]></Node>
<StgValue><ssdm name="a_40"/></StgValue>
</operation>

<operation id="4545" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4545" bw="21" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:4543 %sext_ln40_140 = sext i19 %a_40

]]></Node>
<StgValue><ssdm name="sext_ln40_140"/></StgValue>
</operation>

<operation id="4546" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4546" bw="22" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:4544 %sext_ln40_141 = sext i19 %a_40

]]></Node>
<StgValue><ssdm name="sext_ln40_141"/></StgValue>
</operation>

<operation id="4547" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4547" bw="20" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:4545 %sext_ln40_142 = sext i19 %a_40

]]></Node>
<StgValue><ssdm name="sext_ln40_142"/></StgValue>
</operation>

<operation id="4548" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4548" bw="24" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:4546 %sext_ln40_143 = sext i19 %a_40

]]></Node>
<StgValue><ssdm name="sext_ln40_143"/></StgValue>
</operation>

<operation id="4549" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4549" bw="23" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:4547 %sext_ln40_144 = sext i19 %a_40

]]></Node>
<StgValue><ssdm name="sext_ln40_144"/></StgValue>
</operation>

<operation id="4550" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4550" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4548 %rbegin1377 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_532

]]></Node>
<StgValue><ssdm name="rbegin1377"/></StgValue>
</operation>

<operation id="4551" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4551" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4549 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4552" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4552" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4550 %rend2219 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_532, i32 %rbegin1377

]]></Node>
<StgValue><ssdm name="rend2219"/></StgValue>
</operation>

<operation id="4553" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4553" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4551 %rbegin1378 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_531

]]></Node>
<StgValue><ssdm name="rbegin1378"/></StgValue>
</operation>

<operation id="4554" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4554" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4552 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4555" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4555" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4553 %rend2217 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_531, i32 %rbegin1378

]]></Node>
<StgValue><ssdm name="rend2217"/></StgValue>
</operation>

<operation id="4556" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4556" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4554 %rbegin1379 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_556

]]></Node>
<StgValue><ssdm name="rbegin1379"/></StgValue>
</operation>

<operation id="4557" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4557" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
fpga_resource_hint.entry.1967:4555 %mul_ln73_429 = mul i23 %sext_ln40_144, i23 8388603

]]></Node>
<StgValue><ssdm name="mul_ln73_429"/></StgValue>
</operation>

<operation id="4558" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4558" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4556 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln73_429, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4559" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4559" bw="18" op_0_bw="18" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4557 %mult_333 = partselect i18 @_ssdm_op_PartSelect.i18.i23.i32.i32, i23 %mul_ln73_429, i32 4, i32 21

]]></Node>
<StgValue><ssdm name="mult_333"/></StgValue>
</operation>

<operation id="4560" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4560" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:4558 %sext_ln41_301 = sext i18 %mult_333

]]></Node>
<StgValue><ssdm name="sext_ln41_301"/></StgValue>
</operation>

<operation id="4561" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4561" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4559 %rend2215 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_556, i32 %rbegin1379

]]></Node>
<StgValue><ssdm name="rend2215"/></StgValue>
</operation>

<operation id="4562" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4562" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4560 %rbegin1380 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_623

]]></Node>
<StgValue><ssdm name="rbegin1380"/></StgValue>
</operation>

<operation id="4563" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4563" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4561 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_40, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4564" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4564" bw="15" op_0_bw="15" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4562 %mult_334 = partselect i15 @_ssdm_op_PartSelect.i15.i836.i32.i32, i836 %data_val_read, i32 764, i32 778

]]></Node>
<StgValue><ssdm name="mult_334"/></StgValue>
</operation>

<operation id="4565" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4565" bw="16" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.1967:4563 %sext_ln17_107 = sext i15 %mult_334

]]></Node>
<StgValue><ssdm name="sext_ln17_107"/></StgValue>
</operation>

<operation id="4566" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4566" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4564 %rend2213 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_623, i32 %rbegin1380

]]></Node>
<StgValue><ssdm name="rend2213"/></StgValue>
</operation>

<operation id="4567" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4567" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4565 %rbegin1381 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_461

]]></Node>
<StgValue><ssdm name="rbegin1381"/></StgValue>
</operation>

<operation id="4568" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4568" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4566 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4569" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4569" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4567 %rend2211 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_461, i32 %rbegin1381

]]></Node>
<StgValue><ssdm name="rend2211"/></StgValue>
</operation>

<operation id="4570" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4570" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4568 %rbegin1382 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_540

]]></Node>
<StgValue><ssdm name="rbegin1382"/></StgValue>
</operation>

<operation id="4571" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4571" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
fpga_resource_hint.entry.1967:4569 %mul_ln73_430 = mul i24 %sext_ln40_143, i24 15

]]></Node>
<StgValue><ssdm name="mul_ln73_430"/></StgValue>
</operation>

<operation id="4572" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4572" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4570 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i24 %mul_ln73_430, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4573" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4573" bw="19" op_0_bw="19" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4571 %mult_335 = partselect i19 @_ssdm_op_PartSelect.i19.i24.i32.i32, i24 %mul_ln73_430, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_335"/></StgValue>
</operation>

<operation id="4574" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4574" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4572 %rend2209 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_540, i32 %rbegin1382

]]></Node>
<StgValue><ssdm name="rend2209"/></StgValue>
</operation>

<operation id="4575" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4575" bw="17" op_0_bw="17" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4573 %mult_336 = partselect i17 @_ssdm_op_PartSelect.i17.i836.i32.i32, i836 %data_val_read, i32 762, i32 778

]]></Node>
<StgValue><ssdm name="mult_336"/></StgValue>
</operation>

<operation id="4576" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4576" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:4574 %sext_ln17_108 = sext i17 %mult_336

]]></Node>
<StgValue><ssdm name="sext_ln17_108"/></StgValue>
</operation>

<operation id="4577" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4577" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4575 %rbegin1383 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_596

]]></Node>
<StgValue><ssdm name="rbegin1383"/></StgValue>
</operation>

<operation id="4578" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4578" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.entry.1967:4576 %sub_ln73_65 = sub i20 0, i20 %sext_ln40_142

]]></Node>
<StgValue><ssdm name="sub_ln73_65"/></StgValue>
</operation>

<operation id="4579" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4579" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4577 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_65, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4580" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4580" bw="16" op_0_bw="16" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4578 %mult_337 = partselect i16 @_ssdm_op_PartSelect.i16.i20.i32.i32, i20 %sub_ln73_65, i32 4, i32 19

]]></Node>
<StgValue><ssdm name="mult_337"/></StgValue>
</operation>

<operation id="4581" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4581" bw="19" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:4579 %sext_ln41_302 = sext i16 %mult_337

]]></Node>
<StgValue><ssdm name="sext_ln41_302"/></StgValue>
</operation>

<operation id="4582" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4582" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:4580 %sext_ln17_200 = sext i16 %mult_337

]]></Node>
<StgValue><ssdm name="sext_ln17_200"/></StgValue>
</operation>

<operation id="4583" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4583" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4581 %rend2205 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_596, i32 %rbegin1383

]]></Node>
<StgValue><ssdm name="rend2205"/></StgValue>
</operation>

<operation id="4584" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4584" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4582 %rbegin1384 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_523

]]></Node>
<StgValue><ssdm name="rbegin1384"/></StgValue>
</operation>

<operation id="4585" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4585" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
fpga_resource_hint.entry.1967:4583 %mul_ln73_431 = mul i23 %sext_ln40_144, i23 5

]]></Node>
<StgValue><ssdm name="mul_ln73_431"/></StgValue>
</operation>

<operation id="4586" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4586" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4584 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln73_431, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4587" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4587" bw="19" op_0_bw="19" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4585 %mult_338 = partselect i19 @_ssdm_op_PartSelect.i19.i23.i32.i32, i23 %mul_ln73_431, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_338"/></StgValue>
</operation>

<operation id="4588" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4588" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4586 %rend2203 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_523, i32 %rbegin1384

]]></Node>
<StgValue><ssdm name="rend2203"/></StgValue>
</operation>

<operation id="4589" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4589" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4587 %rbegin1385 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_563

]]></Node>
<StgValue><ssdm name="rbegin1385"/></StgValue>
</operation>

<operation id="4590" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4590" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4588 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_40, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4591" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4591" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4589 %rend2201 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_563, i32 %rbegin1385

]]></Node>
<StgValue><ssdm name="rend2201"/></StgValue>
</operation>

<operation id="4592" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4592" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4590 %rbegin1386 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_562

]]></Node>
<StgValue><ssdm name="rbegin1386"/></StgValue>
</operation>

<operation id="4593" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4593" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4591 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4594" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4594" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4592 %rend2199 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_562, i32 %rbegin1386

]]></Node>
<StgValue><ssdm name="rend2199"/></StgValue>
</operation>

<operation id="4595" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4595" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4593 %rbegin1387 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_519

]]></Node>
<StgValue><ssdm name="rbegin1387"/></StgValue>
</operation>

<operation id="4596" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4596" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4594 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_65, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4597" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4597" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4595 %rend2197 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_519, i32 %rbegin1387

]]></Node>
<StgValue><ssdm name="rend2197"/></StgValue>
</operation>

<operation id="4598" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4598" bw="16" op_0_bw="16" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4596 %mult_339 = partselect i16 @_ssdm_op_PartSelect.i16.i836.i32.i32, i836 %data_val_read, i32 763, i32 778

]]></Node>
<StgValue><ssdm name="mult_339"/></StgValue>
</operation>

<operation id="4599" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4599" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:4597 %sext_ln17_109 = sext i16 %mult_339

]]></Node>
<StgValue><ssdm name="sext_ln17_109"/></StgValue>
</operation>

<operation id="4600" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4600" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4598 %rbegin1388 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_518

]]></Node>
<StgValue><ssdm name="rbegin1388"/></StgValue>
</operation>

<operation id="4601" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4601" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4599 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln73_431, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4602" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4602" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4600 %rend2191 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_518, i32 %rbegin1388

]]></Node>
<StgValue><ssdm name="rend2191"/></StgValue>
</operation>

<operation id="4603" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4603" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4601 %rbegin1389 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_627

]]></Node>
<StgValue><ssdm name="rbegin1389"/></StgValue>
</operation>

<operation id="4604" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4604" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4602 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4605" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4605" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4603 %rend2189 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_627, i32 %rbegin1389

]]></Node>
<StgValue><ssdm name="rend2189"/></StgValue>
</operation>

<operation id="4606" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4606" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4604 %rbegin1390 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_11

]]></Node>
<StgValue><ssdm name="rbegin1390"/></StgValue>
</operation>

<operation id="4607" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4607" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
fpga_resource_hint.entry.1967:4605 %mul_ln73_432 = mul i22 %sext_ln40_141, i22 3

]]></Node>
<StgValue><ssdm name="mul_ln73_432"/></StgValue>
</operation>

<operation id="4608" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4608" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4606 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73_432, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4609" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4609" bw="18" op_0_bw="18" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4607 %mult_340 = partselect i18 @_ssdm_op_PartSelect.i18.i22.i32.i32, i22 %mul_ln73_432, i32 4, i32 21

]]></Node>
<StgValue><ssdm name="mult_340"/></StgValue>
</operation>

<operation id="4610" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4610" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:4608 %sext_ln41_303 = sext i18 %mult_340

]]></Node>
<StgValue><ssdm name="sext_ln41_303"/></StgValue>
</operation>

<operation id="4611" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4611" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4609 %rend2187 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_11, i32 %rbegin1390

]]></Node>
<StgValue><ssdm name="rend2187"/></StgValue>
</operation>

<operation id="4612" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4612" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4610 %rbegin1391 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_515

]]></Node>
<StgValue><ssdm name="rbegin1391"/></StgValue>
</operation>

<operation id="4613" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4613" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
fpga_resource_hint.entry.1967:4611 %mul_ln73_433 = mul i23 %sext_ln40_144, i23 6

]]></Node>
<StgValue><ssdm name="mul_ln73_433"/></StgValue>
</operation>

<operation id="4614" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4614" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4612 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln73_433, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4615" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4615" bw="19" op_0_bw="19" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4613 %mult_341 = partselect i19 @_ssdm_op_PartSelect.i19.i23.i32.i32, i23 %mul_ln73_433, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_341"/></StgValue>
</operation>

<operation id="4616" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4616" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4614 %rend2185 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_515, i32 %rbegin1391

]]></Node>
<StgValue><ssdm name="rend2185"/></StgValue>
</operation>

<operation id="4617" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4617" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4615 %rbegin1392 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_553

]]></Node>
<StgValue><ssdm name="rbegin1392"/></StgValue>
</operation>

<operation id="4618" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4618" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4616 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73_432, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4619" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4619" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4617 %rend2183 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_553, i32 %rbegin1392

]]></Node>
<StgValue><ssdm name="rend2183"/></StgValue>
</operation>

<operation id="4620" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4620" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4618 %rbegin1393 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_566

]]></Node>
<StgValue><ssdm name="rbegin1393"/></StgValue>
</operation>

<operation id="4621" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4621" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4619 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4622" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4622" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4620 %rend2181 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_566, i32 %rbegin1393

]]></Node>
<StgValue><ssdm name="rend2181"/></StgValue>
</operation>

<operation id="4623" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4623" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4621 %rbegin1394 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_565

]]></Node>
<StgValue><ssdm name="rbegin1394"/></StgValue>
</operation>

<operation id="4624" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4624" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
fpga_resource_hint.entry.1967:4622 %mul_ln73_434 = mul i21 %sext_ln40_140, i21 2097150

]]></Node>
<StgValue><ssdm name="mul_ln73_434"/></StgValue>
</operation>

<operation id="4625" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4625" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4623 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln73_434, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4626" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4626" bw="17" op_0_bw="17" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4624 %mult_342 = partselect i17 @_ssdm_op_PartSelect.i17.i21.i32.i32, i21 %mul_ln73_434, i32 4, i32 20

]]></Node>
<StgValue><ssdm name="mult_342"/></StgValue>
</operation>

<operation id="4627" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4627" bw="19" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:4625 %sext_ln41_304 = sext i17 %mult_342

]]></Node>
<StgValue><ssdm name="sext_ln41_304"/></StgValue>
</operation>

<operation id="4628" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4628" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:4626 %sext_ln17_201 = sext i17 %mult_342

]]></Node>
<StgValue><ssdm name="sext_ln17_201"/></StgValue>
</operation>

<operation id="4629" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4629" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4627 %rend2179 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_565, i32 %rbegin1394

]]></Node>
<StgValue><ssdm name="rend2179"/></StgValue>
</operation>

<operation id="4630" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4630" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4628 %rbegin1395 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_457

]]></Node>
<StgValue><ssdm name="rbegin1395"/></StgValue>
</operation>

<operation id="4631" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4631" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4629 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4632" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4632" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4630 %rend2177 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_457, i32 %rbegin1395

]]></Node>
<StgValue><ssdm name="rend2177"/></StgValue>
</operation>

<operation id="4633" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4633" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4631 %rbegin1396 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_524

]]></Node>
<StgValue><ssdm name="rbegin1396"/></StgValue>
</operation>

<operation id="4634" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4634" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4632 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4635" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4635" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4633 %rend2175 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_524, i32 %rbegin1396

]]></Node>
<StgValue><ssdm name="rend2175"/></StgValue>
</operation>

<operation id="4636" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4636" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4634 %rbegin1397 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_509

]]></Node>
<StgValue><ssdm name="rbegin1397"/></StgValue>
</operation>

<operation id="4637" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4637" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4635 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln73_429, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4638" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4638" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4636 %rend2173 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_509, i32 %rbegin1397

]]></Node>
<StgValue><ssdm name="rend2173"/></StgValue>
</operation>

<operation id="4639" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4639" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4637 %rbegin1398 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_561

]]></Node>
<StgValue><ssdm name="rbegin1398"/></StgValue>
</operation>

<operation id="4640" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4640" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4638 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4641" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4641" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4639 %rend2171 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_561, i32 %rbegin1398

]]></Node>
<StgValue><ssdm name="rend2171"/></StgValue>
</operation>

<operation id="4642" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4642" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4640 %rbegin1399 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_453

]]></Node>
<StgValue><ssdm name="rbegin1399"/></StgValue>
</operation>

<operation id="4643" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4643" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4641 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4644" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4644" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4642 %rend2169 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_453, i32 %rbegin1399

]]></Node>
<StgValue><ssdm name="rend2169"/></StgValue>
</operation>

<operation id="4645" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4645" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4643 %rbegin1400 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_520

]]></Node>
<StgValue><ssdm name="rbegin1400"/></StgValue>
</operation>

<operation id="4646" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4646" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4644 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4647" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4647" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4645 %rend2167 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_520, i32 %rbegin1400

]]></Node>
<StgValue><ssdm name="rend2167"/></StgValue>
</operation>

<operation id="4648" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4648" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4646 %rbegin1401 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_505

]]></Node>
<StgValue><ssdm name="rbegin1401"/></StgValue>
</operation>

<operation id="4649" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4649" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
fpga_resource_hint.entry.1967:4647 %mul_ln73_435 = mul i23 %sext_ln40_144, i23 8388601

]]></Node>
<StgValue><ssdm name="mul_ln73_435"/></StgValue>
</operation>

<operation id="4650" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4650" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4648 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln73_435, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4651" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4651" bw="18" op_0_bw="18" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4649 %mult_343 = partselect i18 @_ssdm_op_PartSelect.i18.i23.i32.i32, i23 %mul_ln73_435, i32 4, i32 21

]]></Node>
<StgValue><ssdm name="mult_343"/></StgValue>
</operation>

<operation id="4652" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4652" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:4650 %sext_ln41_305 = sext i18 %mult_343

]]></Node>
<StgValue><ssdm name="sext_ln41_305"/></StgValue>
</operation>

<operation id="4653" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4653" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4651 %rend2165 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_505, i32 %rbegin1401

]]></Node>
<StgValue><ssdm name="rend2165"/></StgValue>
</operation>

<operation id="4654" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4654" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4652 %rbegin1402 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_504

]]></Node>
<StgValue><ssdm name="rbegin1402"/></StgValue>
</operation>

<operation id="4655" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4655" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4653 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln73_434, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4656" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4656" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4654 %rend2161 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_504, i32 %rbegin1402

]]></Node>
<StgValue><ssdm name="rend2161"/></StgValue>
</operation>

<operation id="4657" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4657" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4655 %rbegin1403 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_517

]]></Node>
<StgValue><ssdm name="rbegin1403"/></StgValue>
</operation>

<operation id="4658" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4658" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4656 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_40, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4659" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4659" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4657 %rend2159 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_517, i32 %rbegin1403

]]></Node>
<StgValue><ssdm name="rend2159"/></StgValue>
</operation>

<operation id="4660" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4660" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4658 %rbegin1404 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_530

]]></Node>
<StgValue><ssdm name="rbegin1404"/></StgValue>
</operation>

<operation id="4661" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4661" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
fpga_resource_hint.entry.1967:4659 %mul_ln73_436 = mul i24 %sext_ln40_143, i24 16777207

]]></Node>
<StgValue><ssdm name="mul_ln73_436"/></StgValue>
</operation>

<operation id="4662" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4662" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4660 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i24 %mul_ln73_436, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4663" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4663" bw="19" op_0_bw="19" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4661 %mult_344 = partselect i19 @_ssdm_op_PartSelect.i19.i24.i32.i32, i24 %mul_ln73_436, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_344"/></StgValue>
</operation>

<operation id="4664" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4664" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4662 %rend2157 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_530, i32 %rbegin1404

]]></Node>
<StgValue><ssdm name="rend2157"/></StgValue>
</operation>

<operation id="4665" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4665" bw="19" op_0_bw="19" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4663 %a_41 = partselect i19 @_ssdm_op_PartSelect.i19.i836.i32.i32, i836 %data_val_read, i32 779, i32 797

]]></Node>
<StgValue><ssdm name="a_41"/></StgValue>
</operation>

<operation id="4666" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4666" bw="22" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:4664 %sext_ln40_145 = sext i19 %a_41

]]></Node>
<StgValue><ssdm name="sext_ln40_145"/></StgValue>
</operation>

<operation id="4667" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4667" bw="21" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:4665 %sext_ln40_146 = sext i19 %a_41

]]></Node>
<StgValue><ssdm name="sext_ln40_146"/></StgValue>
</operation>

<operation id="4668" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4668" bw="24" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:4666 %sext_ln40_147 = sext i19 %a_41

]]></Node>
<StgValue><ssdm name="sext_ln40_147"/></StgValue>
</operation>

<operation id="4669" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4669" bw="20" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:4667 %sext_ln40_148 = sext i19 %a_41

]]></Node>
<StgValue><ssdm name="sext_ln40_148"/></StgValue>
</operation>

<operation id="4670" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4670" bw="23" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:4668 %sext_ln40_149 = sext i19 %a_41

]]></Node>
<StgValue><ssdm name="sext_ln40_149"/></StgValue>
</operation>

<operation id="4671" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4671" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4669 %rbegin1405 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_488

]]></Node>
<StgValue><ssdm name="rbegin1405"/></StgValue>
</operation>

<operation id="4672" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4672" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4670 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_41, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4673" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4673" bw="15" op_0_bw="15" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4671 %mult_345 = partselect i15 @_ssdm_op_PartSelect.i15.i836.i32.i32, i836 %data_val_read, i32 783, i32 797

]]></Node>
<StgValue><ssdm name="mult_345"/></StgValue>
</operation>

<operation id="4674" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4674" bw="16" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.1967:4672 %sext_ln17_110 = sext i15 %mult_345

]]></Node>
<StgValue><ssdm name="sext_ln17_110"/></StgValue>
</operation>

<operation id="4675" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4675" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4673 %rend2155 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_488, i32 %rbegin1405

]]></Node>
<StgValue><ssdm name="rend2155"/></StgValue>
</operation>

<operation id="4676" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4676" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4674 %rbegin1406 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_528

]]></Node>
<StgValue><ssdm name="rbegin1406"/></StgValue>
</operation>

<operation id="4677" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4677" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
fpga_resource_hint.entry.1967:4675 %mul_ln73_437 = mul i23 %sext_ln40_149, i23 5

]]></Node>
<StgValue><ssdm name="mul_ln73_437"/></StgValue>
</operation>

<operation id="4678" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4678" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4676 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln73_437, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4679" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4679" bw="19" op_0_bw="19" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4677 %mult_346 = partselect i19 @_ssdm_op_PartSelect.i19.i23.i32.i32, i23 %mul_ln73_437, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_346"/></StgValue>
</operation>

<operation id="4680" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4680" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4678 %rend2153 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_528, i32 %rbegin1406

]]></Node>
<StgValue><ssdm name="rend2153"/></StgValue>
</operation>

<operation id="4681" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4681" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4679 %rbegin1407 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_487

]]></Node>
<StgValue><ssdm name="rbegin1407"/></StgValue>
</operation>

<operation id="4682" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4682" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.entry.1967:4680 %sub_ln73_66 = sub i20 0, i20 %sext_ln40_148

]]></Node>
<StgValue><ssdm name="sub_ln73_66"/></StgValue>
</operation>

<operation id="4683" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4683" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4681 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_66, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4684" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4684" bw="16" op_0_bw="16" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4682 %mult_347 = partselect i16 @_ssdm_op_PartSelect.i16.i20.i32.i32, i20 %sub_ln73_66, i32 4, i32 19

]]></Node>
<StgValue><ssdm name="mult_347"/></StgValue>
</operation>

<operation id="4685" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4685" bw="19" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:4683 %sext_ln41_306 = sext i16 %mult_347

]]></Node>
<StgValue><ssdm name="sext_ln41_306"/></StgValue>
</operation>

<operation id="4686" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4686" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:4684 %sext_ln17_202 = sext i16 %mult_347

]]></Node>
<StgValue><ssdm name="sext_ln17_202"/></StgValue>
</operation>

<operation id="4687" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4687" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4685 %rend2151 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_487, i32 %rbegin1407

]]></Node>
<StgValue><ssdm name="rend2151"/></StgValue>
</operation>

<operation id="4688" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4688" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4686 %rbegin1408 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_46

]]></Node>
<StgValue><ssdm name="rbegin1408"/></StgValue>
</operation>

<operation id="4689" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4689" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4687 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4690" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4690" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4688 %rend2149 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_46, i32 %rbegin1408

]]></Node>
<StgValue><ssdm name="rend2149"/></StgValue>
</operation>

<operation id="4691" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4691" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4689 %rbegin1409 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_489

]]></Node>
<StgValue><ssdm name="rbegin1409"/></StgValue>
</operation>

<operation id="4692" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4692" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4690 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4693" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4693" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4691 %rend2147 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_489, i32 %rbegin1409

]]></Node>
<StgValue><ssdm name="rend2147"/></StgValue>
</operation>

<operation id="4694" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4694" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4692 %rbegin1410 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_526

]]></Node>
<StgValue><ssdm name="rbegin1410"/></StgValue>
</operation>

<operation id="4695" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4695" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4693 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_66, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4696" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4696" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4694 %rend2145 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_526, i32 %rbegin1410

]]></Node>
<StgValue><ssdm name="rend2145"/></StgValue>
</operation>

<operation id="4697" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4697" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4695 %rbegin1411 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_485

]]></Node>
<StgValue><ssdm name="rbegin1411"/></StgValue>
</operation>

<operation id="4698" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4698" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4696 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_66, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4699" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4699" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4697 %rend2143 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_485, i32 %rbegin1411

]]></Node>
<StgValue><ssdm name="rend2143"/></StgValue>
</operation>

<operation id="4700" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4700" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4698 %rbegin1412 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_42

]]></Node>
<StgValue><ssdm name="rbegin1412"/></StgValue>
</operation>

<operation id="4701" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4701" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
fpga_resource_hint.entry.1967:4699 %mul_ln73_438 = mul i23 %sext_ln40_149, i23 8388603

]]></Node>
<StgValue><ssdm name="mul_ln73_438"/></StgValue>
</operation>

<operation id="4702" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4702" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4700 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln73_438, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4703" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4703" bw="18" op_0_bw="18" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4701 %mult_348 = partselect i18 @_ssdm_op_PartSelect.i18.i23.i32.i32, i23 %mul_ln73_438, i32 4, i32 21

]]></Node>
<StgValue><ssdm name="mult_348"/></StgValue>
</operation>

<operation id="4704" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4704" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:4702 %sext_ln41_307 = sext i18 %mult_348

]]></Node>
<StgValue><ssdm name="sext_ln41_307"/></StgValue>
</operation>

<operation id="4705" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4705" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4703 %rend2141 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_42, i32 %rbegin1412

]]></Node>
<StgValue><ssdm name="rend2141"/></StgValue>
</operation>

<operation id="4706" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4706" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4704 %rbegin1413 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_486

]]></Node>
<StgValue><ssdm name="rbegin1413"/></StgValue>
</operation>

<operation id="4707" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4707" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
fpga_resource_hint.entry.1967:4705 %mul_ln73_439 = mul i24 %sext_ln40_147, i24 14

]]></Node>
<StgValue><ssdm name="mul_ln73_439"/></StgValue>
</operation>

<operation id="4708" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4708" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4706 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i24 %mul_ln73_439, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4709" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4709" bw="19" op_0_bw="19" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4707 %mult_349 = partselect i19 @_ssdm_op_PartSelect.i19.i24.i32.i32, i24 %mul_ln73_439, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_349"/></StgValue>
</operation>

<operation id="4710" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4710" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4708 %rend2139 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_486, i32 %rbegin1413

]]></Node>
<StgValue><ssdm name="rend2139"/></StgValue>
</operation>

<operation id="4711" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4711" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4709 %rbegin1414 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_441

]]></Node>
<StgValue><ssdm name="rbegin1414"/></StgValue>
</operation>

<operation id="4712" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4712" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
fpga_resource_hint.entry.1967:4710 %mul_ln73_440 = mul i21 %sext_ln40_146, i21 2097150

]]></Node>
<StgValue><ssdm name="mul_ln73_440"/></StgValue>
</operation>

<operation id="4713" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4713" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4711 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln73_440, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4714" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4714" bw="17" op_0_bw="17" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4712 %mult_350 = partselect i17 @_ssdm_op_PartSelect.i17.i21.i32.i32, i21 %mul_ln73_440, i32 4, i32 20

]]></Node>
<StgValue><ssdm name="mult_350"/></StgValue>
</operation>

<operation id="4715" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4715" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:4713 %sext_ln17_203 = sext i17 %mult_350

]]></Node>
<StgValue><ssdm name="sext_ln17_203"/></StgValue>
</operation>

<operation id="4716" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4716" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4714 %rend2137 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_441, i32 %rbegin1414

]]></Node>
<StgValue><ssdm name="rend2137"/></StgValue>
</operation>

<operation id="4717" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4717" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4715 %rbegin1415 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_482

]]></Node>
<StgValue><ssdm name="rbegin1415"/></StgValue>
</operation>

<operation id="4718" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4718" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4716 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln73_437, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4719" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4719" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4717 %rend2135 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_482, i32 %rbegin1415

]]></Node>
<StgValue><ssdm name="rend2135"/></StgValue>
</operation>

<operation id="4720" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4720" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4718 %rbegin1416 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_495

]]></Node>
<StgValue><ssdm name="rbegin1416"/></StgValue>
</operation>

<operation id="4721" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4721" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4719 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln73_437, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4722" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4722" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4720 %rend2133 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_495, i32 %rbegin1416

]]></Node>
<StgValue><ssdm name="rend2133"/></StgValue>
</operation>

<operation id="4723" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4723" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4721 %rbegin1417 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_494

]]></Node>
<StgValue><ssdm name="rbegin1417"/></StgValue>
</operation>

<operation id="4724" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4724" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4722 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4725" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4725" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4723 %rend2131 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_494, i32 %rbegin1417

]]></Node>
<StgValue><ssdm name="rend2131"/></StgValue>
</operation>

<operation id="4726" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4726" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4724 %rbegin1418 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_480

]]></Node>
<StgValue><ssdm name="rbegin1418"/></StgValue>
</operation>

<operation id="4727" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4727" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
fpga_resource_hint.entry.1967:4725 %mul_ln73_441 = mul i22 %sext_ln40_145, i22 4194301

]]></Node>
<StgValue><ssdm name="mul_ln73_441"/></StgValue>
</operation>

<operation id="4728" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4728" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4726 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73_441, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4729" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4729" bw="17" op_0_bw="17" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4727 %mult_351 = partselect i17 @_ssdm_op_PartSelect.i17.i22.i32.i32, i22 %mul_ln73_441, i32 4, i32 20

]]></Node>
<StgValue><ssdm name="mult_351"/></StgValue>
</operation>

<operation id="4730" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4730" bw="19" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:4728 %sext_ln41_308 = sext i17 %mult_351

]]></Node>
<StgValue><ssdm name="sext_ln41_308"/></StgValue>
</operation>

<operation id="4731" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4731" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:4729 %sext_ln17_204 = sext i17 %mult_351

]]></Node>
<StgValue><ssdm name="sext_ln17_204"/></StgValue>
</operation>

<operation id="4732" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4732" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4730 %rend2129 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_480, i32 %rbegin1418

]]></Node>
<StgValue><ssdm name="rend2129"/></StgValue>
</operation>

<operation id="4733" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4733" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4731 %rbegin1419 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_479

]]></Node>
<StgValue><ssdm name="rbegin1419"/></StgValue>
</operation>

<operation id="4734" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4734" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4732 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4735" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4735" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4733 %rend2127 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_479, i32 %rbegin1419

]]></Node>
<StgValue><ssdm name="rend2127"/></StgValue>
</operation>

<operation id="4736" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4736" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4734 %rbegin1420 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_492

]]></Node>
<StgValue><ssdm name="rbegin1420"/></StgValue>
</operation>

<operation id="4737" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4737" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4735 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_41, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4738" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4738" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4736 %rend2125 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_492, i32 %rbegin1420

]]></Node>
<StgValue><ssdm name="rend2125"/></StgValue>
</operation>

<operation id="4739" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4739" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4737 %rbegin1421 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_478

]]></Node>
<StgValue><ssdm name="rbegin1421"/></StgValue>
</operation>

<operation id="4740" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4740" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4738 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4741" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4741" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4739 %rend2123 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_478, i32 %rbegin1421

]]></Node>
<StgValue><ssdm name="rend2123"/></StgValue>
</operation>

<operation id="4742" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4742" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4740 %rbegin1422 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_446

]]></Node>
<StgValue><ssdm name="rbegin1422"/></StgValue>
</operation>

<operation id="4743" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4743" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4741 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4744" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4744" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4742 %rend2121 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_446, i32 %rbegin1422

]]></Node>
<StgValue><ssdm name="rend2121"/></StgValue>
</operation>

<operation id="4745" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4745" bw="16" op_0_bw="16" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4743 %mult_352 = partselect i16 @_ssdm_op_PartSelect.i16.i836.i32.i32, i836 %data_val_read, i32 782, i32 797

]]></Node>
<StgValue><ssdm name="mult_352"/></StgValue>
</operation>

<operation id="4746" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4746" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:4744 %sext_ln17_111 = sext i16 %mult_352

]]></Node>
<StgValue><ssdm name="sext_ln17_111"/></StgValue>
</operation>

<operation id="4747" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4747" bw="17" op_0_bw="17" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4745 %mult_353 = partselect i17 @_ssdm_op_PartSelect.i17.i836.i32.i32, i836 %data_val_read, i32 781, i32 797

]]></Node>
<StgValue><ssdm name="mult_353"/></StgValue>
</operation>

<operation id="4748" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4748" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:4746 %sext_ln17_112 = sext i17 %mult_353

]]></Node>
<StgValue><ssdm name="sext_ln17_112"/></StgValue>
</operation>

<operation id="4749" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4749" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4747 %rbegin1423 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_498

]]></Node>
<StgValue><ssdm name="rbegin1423"/></StgValue>
</operation>

<operation id="4750" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4750" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4748 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln73_437, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4751" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4751" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4749 %rend2111 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_498, i32 %rbegin1423

]]></Node>
<StgValue><ssdm name="rend2111"/></StgValue>
</operation>

<operation id="4752" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4752" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4750 %rbegin1424 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_500

]]></Node>
<StgValue><ssdm name="rbegin1424"/></StgValue>
</operation>

<operation id="4753" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4753" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4751 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_66, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4754" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4754" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4752 %rend2109 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_500, i32 %rbegin1424

]]></Node>
<StgValue><ssdm name="rend2109"/></StgValue>
</operation>

<operation id="4755" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4755" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4753 %rbegin1425 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_484

]]></Node>
<StgValue><ssdm name="rbegin1425"/></StgValue>
</operation>

<operation id="4756" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4756" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
fpga_resource_hint.entry.1967:4754 %mul_ln73_442 = mul i23 %sext_ln40_149, i23 7

]]></Node>
<StgValue><ssdm name="mul_ln73_442"/></StgValue>
</operation>

<operation id="4757" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4757" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4755 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln73_442, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4758" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4758" bw="19" op_0_bw="19" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4756 %mult_354 = partselect i19 @_ssdm_op_PartSelect.i19.i23.i32.i32, i23 %mul_ln73_442, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_354"/></StgValue>
</operation>

<operation id="4759" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4759" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4757 %rend2107 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_484, i32 %rbegin1425

]]></Node>
<StgValue><ssdm name="rend2107"/></StgValue>
</operation>

<operation id="4760" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4760" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4758 %rbegin1426 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_499

]]></Node>
<StgValue><ssdm name="rbegin1426"/></StgValue>
</operation>

<operation id="4761" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4761" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4759 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73_441, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4762" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4762" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4760 %rend2105 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_499, i32 %rbegin1426

]]></Node>
<StgValue><ssdm name="rend2105"/></StgValue>
</operation>

<operation id="4763" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4763" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4761 %rbegin1427 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_497

]]></Node>
<StgValue><ssdm name="rbegin1427"/></StgValue>
</operation>

<operation id="4764" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4764" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
fpga_resource_hint.entry.1967:4762 %mul_ln73_443 = mul i24 %sext_ln40_147, i24 16777204

]]></Node>
<StgValue><ssdm name="mul_ln73_443"/></StgValue>
</operation>

<operation id="4765" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4765" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4763 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i24 %mul_ln73_443, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4766" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4766" bw="19" op_0_bw="19" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4764 %mult_355 = partselect i19 @_ssdm_op_PartSelect.i19.i24.i32.i32, i24 %mul_ln73_443, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_355"/></StgValue>
</operation>

<operation id="4767" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4767" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4765 %rend2101 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_497, i32 %rbegin1427

]]></Node>
<StgValue><ssdm name="rend2101"/></StgValue>
</operation>

<operation id="4768" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4768" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4766 %rbegin1428 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_483

]]></Node>
<StgValue><ssdm name="rbegin1428"/></StgValue>
</operation>

<operation id="4769" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4769" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4767 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73_441, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4770" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4770" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4768 %rend2099 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_483, i32 %rbegin1428

]]></Node>
<StgValue><ssdm name="rend2099"/></StgValue>
</operation>

<operation id="4771" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4771" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4769 %rbegin1429 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_496

]]></Node>
<StgValue><ssdm name="rbegin1429"/></StgValue>
</operation>

<operation id="4772" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4772" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4770 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4773" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4773" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4771 %rend2097 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_496, i32 %rbegin1429

]]></Node>
<StgValue><ssdm name="rend2097"/></StgValue>
</operation>

<operation id="4774" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4774" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4772 %rbegin1430 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_481

]]></Node>
<StgValue><ssdm name="rbegin1430"/></StgValue>
</operation>

<operation id="4775" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4775" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4773 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln73_437, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4776" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4776" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4774 %rend2095 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_481, i32 %rbegin1430

]]></Node>
<StgValue><ssdm name="rend2095"/></StgValue>
</operation>

<operation id="4777" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4777" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4775 %rbegin1431 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_493

]]></Node>
<StgValue><ssdm name="rbegin1431"/></StgValue>
</operation>

<operation id="4778" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4778" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
fpga_resource_hint.entry.1967:4776 %mul_ln73_444 = mul i23 %sext_ln40_149, i23 8388600

]]></Node>
<StgValue><ssdm name="mul_ln73_444"/></StgValue>
</operation>

<operation id="4779" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4779" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4777 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln73_444, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4780" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4780" bw="19" op_0_bw="19" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4778 %mult_356 = partselect i19 @_ssdm_op_PartSelect.i19.i23.i32.i32, i23 %mul_ln73_444, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_356"/></StgValue>
</operation>

<operation id="4781" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4781" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4779 %rend2093 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_493, i32 %rbegin1431

]]></Node>
<StgValue><ssdm name="rend2093"/></StgValue>
</operation>

<operation id="4782" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4782" bw="19" op_0_bw="19" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4780 %a_46 = partselect i19 @_ssdm_op_PartSelect.i19.i836.i32.i32, i836 %data_val_read, i32 798, i32 816

]]></Node>
<StgValue><ssdm name="a_46"/></StgValue>
</operation>

<operation id="4783" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4783" bw="20" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:4781 %sext_ln40_150 = sext i19 %a_46

]]></Node>
<StgValue><ssdm name="sext_ln40_150"/></StgValue>
</operation>

<operation id="4784" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4784" bw="26" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:4782 %sext_ln40_151 = sext i19 %a_46

]]></Node>
<StgValue><ssdm name="sext_ln40_151"/></StgValue>
</operation>

<operation id="4785" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4785" bw="25" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:4783 %sext_ln40_152 = sext i19 %a_46

]]></Node>
<StgValue><ssdm name="sext_ln40_152"/></StgValue>
</operation>

<operation id="4786" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4786" bw="22" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:4784 %sext_ln40_153 = sext i19 %a_46

]]></Node>
<StgValue><ssdm name="sext_ln40_153"/></StgValue>
</operation>

<operation id="4787" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4787" bw="24" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:4785 %sext_ln40_154 = sext i19 %a_46

]]></Node>
<StgValue><ssdm name="sext_ln40_154"/></StgValue>
</operation>

<operation id="4788" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4788" bw="23" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:4786 %sext_ln40_155 = sext i19 %a_46

]]></Node>
<StgValue><ssdm name="sext_ln40_155"/></StgValue>
</operation>

<operation id="4789" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4789" bw="21" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:4787 %sext_ln40_156 = sext i19 %a_46

]]></Node>
<StgValue><ssdm name="sext_ln40_156"/></StgValue>
</operation>

<operation id="4790" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4790" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4788 %rbegin1432 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_676

]]></Node>
<StgValue><ssdm name="rbegin1432"/></StgValue>
</operation>

<operation id="4791" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4791" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
fpga_resource_hint.entry.1967:4789 %mul_ln73_445 = mul i21 %sext_ln40_156, i21 2097150

]]></Node>
<StgValue><ssdm name="mul_ln73_445"/></StgValue>
</operation>

<operation id="4792" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4792" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4790 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln73_445, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4793" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4793" bw="17" op_0_bw="17" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4791 %mult_357 = partselect i17 @_ssdm_op_PartSelect.i17.i21.i32.i32, i21 %mul_ln73_445, i32 4, i32 20

]]></Node>
<StgValue><ssdm name="mult_357"/></StgValue>
</operation>

<operation id="4794" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4794" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:4792 %sext_ln17_205 = sext i17 %mult_357

]]></Node>
<StgValue><ssdm name="sext_ln17_205"/></StgValue>
</operation>

<operation id="4795" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4795" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4793 %rend2091 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_676, i32 %rbegin1432

]]></Node>
<StgValue><ssdm name="rend2091"/></StgValue>
</operation>

<operation id="4796" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4796" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4794 %rbegin1433 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_605

]]></Node>
<StgValue><ssdm name="rbegin1433"/></StgValue>
</operation>

<operation id="4797" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4797" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
fpga_resource_hint.entry.1967:4795 %mul_ln73_446 = mul i23 %sext_ln40_155, i23 8388601

]]></Node>
<StgValue><ssdm name="mul_ln73_446"/></StgValue>
</operation>

<operation id="4798" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4798" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4796 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln73_446, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4799" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4799" bw="18" op_0_bw="18" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4797 %mult_358 = partselect i18 @_ssdm_op_PartSelect.i18.i23.i32.i32, i23 %mul_ln73_446, i32 4, i32 21

]]></Node>
<StgValue><ssdm name="mult_358"/></StgValue>
</operation>

<operation id="4800" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4800" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:4798 %sext_ln41_309 = sext i18 %mult_358

]]></Node>
<StgValue><ssdm name="sext_ln41_309"/></StgValue>
</operation>

<operation id="4801" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4801" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4799 %rend2089 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_605, i32 %rbegin1433

]]></Node>
<StgValue><ssdm name="rend2089"/></StgValue>
</operation>

<operation id="4802" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4802" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4800 %rbegin1434 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_552

]]></Node>
<StgValue><ssdm name="rbegin1434"/></StgValue>
</operation>

<operation id="4803" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4803" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
fpga_resource_hint.entry.1967:4801 %mul_ln73_447 = mul i24 %sext_ln40_154, i24 13

]]></Node>
<StgValue><ssdm name="mul_ln73_447"/></StgValue>
</operation>

<operation id="4804" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4804" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4802 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i24 %mul_ln73_447, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4805" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4805" bw="19" op_0_bw="19" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4803 %mult_359 = partselect i19 @_ssdm_op_PartSelect.i19.i24.i32.i32, i24 %mul_ln73_447, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_359"/></StgValue>
</operation>

<operation id="4806" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4806" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4804 %rend2087 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_552, i32 %rbegin1434

]]></Node>
<StgValue><ssdm name="rend2087"/></StgValue>
</operation>

<operation id="4807" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4807" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4805 %rbegin1435 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_408

]]></Node>
<StgValue><ssdm name="rbegin1435"/></StgValue>
</operation>

<operation id="4808" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4808" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
fpga_resource_hint.entry.1967:4806 %mul_ln73_448 = mul i22 %sext_ln40_153, i22 3

]]></Node>
<StgValue><ssdm name="mul_ln73_448"/></StgValue>
</operation>

<operation id="4809" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4809" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4807 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73_448, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4810" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4810" bw="18" op_0_bw="18" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4808 %mult_360 = partselect i18 @_ssdm_op_PartSelect.i18.i22.i32.i32, i22 %mul_ln73_448, i32 4, i32 21

]]></Node>
<StgValue><ssdm name="mult_360"/></StgValue>
</operation>

<operation id="4811" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4811" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:4809 %sext_ln41_310 = sext i18 %mult_360

]]></Node>
<StgValue><ssdm name="sext_ln41_310"/></StgValue>
</operation>

<operation id="4812" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4812" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4810 %rend2085 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_408, i32 %rbegin1435

]]></Node>
<StgValue><ssdm name="rend2085"/></StgValue>
</operation>

<operation id="4813" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4813" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4811 %rbegin1436 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_516

]]></Node>
<StgValue><ssdm name="rbegin1436"/></StgValue>
</operation>

<operation id="4814" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4814" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4812 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_46, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4815" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4815" bw="15" op_0_bw="15" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4813 %mult_361 = partselect i15 @_ssdm_op_PartSelect.i15.i836.i32.i32, i836 %data_val_read, i32 802, i32 816

]]></Node>
<StgValue><ssdm name="mult_361"/></StgValue>
</operation>

<operation id="4816" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4816" bw="16" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.1967:4814 %sext_ln17_113 = sext i15 %mult_361

]]></Node>
<StgValue><ssdm name="sext_ln17_113"/></StgValue>
</operation>

<operation id="4817" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4817" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4815 %rend2083 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_516, i32 %rbegin1436

]]></Node>
<StgValue><ssdm name="rend2083"/></StgValue>
</operation>

<operation id="4818" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4818" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4816 %rbegin1437 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_522

]]></Node>
<StgValue><ssdm name="rbegin1437"/></StgValue>
</operation>

<operation id="4819" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4819" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
fpga_resource_hint.entry.1967:4817 %mul_ln73_449 = mul i25 %sext_ln40_152, i25 33554415

]]></Node>
<StgValue><ssdm name="mul_ln73_449"/></StgValue>
</operation>

<operation id="4820" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4820" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4818 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln73_449, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4821" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4821" bw="19" op_0_bw="19" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4819 %mult_362 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %mul_ln73_449, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_362"/></StgValue>
</operation>

<operation id="4822" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4822" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4820 %rend2081 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_522, i32 %rbegin1437

]]></Node>
<StgValue><ssdm name="rend2081"/></StgValue>
</operation>

<operation id="4823" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4823" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4821 %rbegin1438 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_574

]]></Node>
<StgValue><ssdm name="rbegin1438"/></StgValue>
</operation>

<operation id="4824" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4824" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
fpga_resource_hint.entry.1967:4822 %mul_ln73_450 = mul i23 %sext_ln40_155, i23 8388603

]]></Node>
<StgValue><ssdm name="mul_ln73_450"/></StgValue>
</operation>

<operation id="4825" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4825" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4823 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln73_450, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4826" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4826" bw="18" op_0_bw="18" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4824 %mult_363 = partselect i18 @_ssdm_op_PartSelect.i18.i23.i32.i32, i23 %mul_ln73_450, i32 4, i32 21

]]></Node>
<StgValue><ssdm name="mult_363"/></StgValue>
</operation>

<operation id="4827" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4827" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:4825 %sext_ln41_311 = sext i18 %mult_363

]]></Node>
<StgValue><ssdm name="sext_ln41_311"/></StgValue>
</operation>

<operation id="4828" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4828" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4826 %rend2079 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_574, i32 %rbegin1438

]]></Node>
<StgValue><ssdm name="rend2079"/></StgValue>
</operation>

<operation id="4829" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4829" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4827 %rbegin1439 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_405

]]></Node>
<StgValue><ssdm name="rbegin1439"/></StgValue>
</operation>

<operation id="4830" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4830" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
fpga_resource_hint.entry.1967:4828 %mul_ln73_451 = mul i24 %sext_ln40_154, i24 16777207

]]></Node>
<StgValue><ssdm name="mul_ln73_451"/></StgValue>
</operation>

<operation id="4831" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4831" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4829 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i24 %mul_ln73_451, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4832" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4832" bw="19" op_0_bw="19" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4830 %mult_364 = partselect i19 @_ssdm_op_PartSelect.i19.i24.i32.i32, i24 %mul_ln73_451, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_364"/></StgValue>
</operation>

<operation id="4833" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4833" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4831 %rend2077 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_405, i32 %rbegin1439

]]></Node>
<StgValue><ssdm name="rend2077"/></StgValue>
</operation>

<operation id="4834" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4834" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4832 %rbegin1440 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_512

]]></Node>
<StgValue><ssdm name="rbegin1440"/></StgValue>
</operation>

<operation id="4835" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4835" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
fpga_resource_hint.entry.1967:4833 %mul_ln73_452 = mul i26 %sext_ln40_151, i26 67108827

]]></Node>
<StgValue><ssdm name="mul_ln73_452"/></StgValue>
</operation>

<operation id="4836" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4836" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4834 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln73_452, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4837" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4837" bw="19" op_0_bw="19" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4835 %mult_365 = partselect i19 @_ssdm_op_PartSelect.i19.i26.i32.i32, i26 %mul_ln73_452, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_365"/></StgValue>
</operation>

<operation id="4838" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4838" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4836 %rend2075 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_512, i32 %rbegin1440

]]></Node>
<StgValue><ssdm name="rend2075"/></StgValue>
</operation>

<operation id="4839" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4839" bw="17" op_0_bw="17" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4837 %mult_366 = partselect i17 @_ssdm_op_PartSelect.i17.i836.i32.i32, i836 %data_val_read, i32 800, i32 816

]]></Node>
<StgValue><ssdm name="mult_366"/></StgValue>
</operation>

<operation id="4840" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4840" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:4838 %sext_ln17_206 = sext i17 %mult_366

]]></Node>
<StgValue><ssdm name="sext_ln17_206"/></StgValue>
</operation>

<operation id="4841" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4841" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4839 %rbegin1441 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_525

]]></Node>
<StgValue><ssdm name="rbegin1441"/></StgValue>
</operation>

<operation id="4842" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4842" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
fpga_resource_hint.entry.1967:4840 %mul_ln73_453 = mul i22 %sext_ln40_153, i22 4194301

]]></Node>
<StgValue><ssdm name="mul_ln73_453"/></StgValue>
</operation>

<operation id="4843" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4843" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4841 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73_453, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4844" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4844" bw="17" op_0_bw="17" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4842 %mult_367 = partselect i17 @_ssdm_op_PartSelect.i17.i22.i32.i32, i22 %mul_ln73_453, i32 4, i32 20

]]></Node>
<StgValue><ssdm name="mult_367"/></StgValue>
</operation>

<operation id="4845" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4845" bw="19" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:4843 %sext_ln41_312 = sext i17 %mult_367

]]></Node>
<StgValue><ssdm name="sext_ln41_312"/></StgValue>
</operation>

<operation id="4846" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4846" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:4844 %sext_ln17_207 = sext i17 %mult_367

]]></Node>
<StgValue><ssdm name="sext_ln17_207"/></StgValue>
</operation>

<operation id="4847" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4847" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4845 %rend2071 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_525, i32 %rbegin1441

]]></Node>
<StgValue><ssdm name="rend2071"/></StgValue>
</operation>

<operation id="4848" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4848" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4846 %rbegin1442 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_510

]]></Node>
<StgValue><ssdm name="rbegin1442"/></StgValue>
</operation>

<operation id="4849" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4849" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4847 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73_453, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4850" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4850" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4848 %rend2069 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_510, i32 %rbegin1442

]]></Node>
<StgValue><ssdm name="rend2069"/></StgValue>
</operation>

<operation id="4851" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4851" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4849 %rbegin1443 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_508

]]></Node>
<StgValue><ssdm name="rbegin1443"/></StgValue>
</operation>

<operation id="4852" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4852" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4850 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_46, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4853" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4853" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4851 %rend2067 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_508, i32 %rbegin1443

]]></Node>
<StgValue><ssdm name="rend2067"/></StgValue>
</operation>

<operation id="4854" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4854" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4852 %rbegin1444 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_521

]]></Node>
<StgValue><ssdm name="rbegin1444"/></StgValue>
</operation>

<operation id="4855" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4855" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4853 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4856" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4856" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4854 %rend2065 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_521, i32 %rbegin1444

]]></Node>
<StgValue><ssdm name="rend2065"/></StgValue>
</operation>

<operation id="4857" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4857" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4855 %rbegin1445 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_506

]]></Node>
<StgValue><ssdm name="rbegin1445"/></StgValue>
</operation>

<operation id="4858" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4858" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
fpga_resource_hint.entry.1967:4856 %mul_ln73_454 = mul i23 %sext_ln40_155, i23 8388602

]]></Node>
<StgValue><ssdm name="mul_ln73_454"/></StgValue>
</operation>

<operation id="4859" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4859" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4857 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln73_454, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4860" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4860" bw="18" op_0_bw="18" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4858 %mult_368 = partselect i18 @_ssdm_op_PartSelect.i18.i23.i32.i32, i23 %mul_ln73_454, i32 4, i32 21

]]></Node>
<StgValue><ssdm name="mult_368"/></StgValue>
</operation>

<operation id="4861" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4861" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:4859 %sext_ln41_313 = sext i18 %mult_368

]]></Node>
<StgValue><ssdm name="sext_ln41_313"/></StgValue>
</operation>

<operation id="4862" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4862" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4860 %rend2063 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_506, i32 %rbegin1445

]]></Node>
<StgValue><ssdm name="rend2063"/></StgValue>
</operation>

<operation id="4863" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4863" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4861 %rbegin1446 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_465

]]></Node>
<StgValue><ssdm name="rbegin1446"/></StgValue>
</operation>

<operation id="4864" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4864" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
fpga_resource_hint.entry.1967:4862 %mul_ln73_455 = mul i23 %sext_ln40_155, i23 5

]]></Node>
<StgValue><ssdm name="mul_ln73_455"/></StgValue>
</operation>

<operation id="4865" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4865" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4863 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln73_455, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4866" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4866" bw="19" op_0_bw="19" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4864 %mult_369 = partselect i19 @_ssdm_op_PartSelect.i19.i23.i32.i32, i23 %mul_ln73_455, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_369"/></StgValue>
</operation>

<operation id="4867" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4867" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4865 %rend2061 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_465, i32 %rbegin1446

]]></Node>
<StgValue><ssdm name="rend2061"/></StgValue>
</operation>

<operation id="4868" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4868" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4866 %rbegin1447 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_490

]]></Node>
<StgValue><ssdm name="rbegin1447"/></StgValue>
</operation>

<operation id="4869" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4869" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
fpga_resource_hint.entry.1967:4867 %mul_ln73_456 = mul i22 %sext_ln40_153, i22 4194300

]]></Node>
<StgValue><ssdm name="mul_ln73_456"/></StgValue>
</operation>

<operation id="4870" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4870" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4868 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73_456, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4871" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4871" bw="18" op_0_bw="18" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4869 %mult_370 = partselect i18 @_ssdm_op_PartSelect.i18.i22.i32.i32, i22 %mul_ln73_456, i32 4, i32 21

]]></Node>
<StgValue><ssdm name="mult_370"/></StgValue>
</operation>

<operation id="4872" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4872" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:4870 %sext_ln41_314 = sext i18 %mult_370

]]></Node>
<StgValue><ssdm name="sext_ln41_314"/></StgValue>
</operation>

<operation id="4873" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4873" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4871 %rend2059 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_490, i32 %rbegin1447

]]></Node>
<StgValue><ssdm name="rend2059"/></StgValue>
</operation>

<operation id="4874" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4874" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4872 %rbegin1448 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_449

]]></Node>
<StgValue><ssdm name="rbegin1448"/></StgValue>
</operation>

<operation id="4875" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4875" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
fpga_resource_hint.entry.1967:4873 %mul_ln73_457 = mul i24 %sext_ln40_154, i24 14

]]></Node>
<StgValue><ssdm name="mul_ln73_457"/></StgValue>
</operation>

<operation id="4876" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4876" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4874 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i24 %mul_ln73_457, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4877" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4877" bw="19" op_0_bw="19" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4875 %mult_371 = partselect i19 @_ssdm_op_PartSelect.i19.i24.i32.i32, i24 %mul_ln73_457, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_371"/></StgValue>
</operation>

<operation id="4878" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4878" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4876 %rend2057 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_449, i32 %rbegin1448

]]></Node>
<StgValue><ssdm name="rend2057"/></StgValue>
</operation>

<operation id="4879" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4879" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4877 %rbegin1449 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_501

]]></Node>
<StgValue><ssdm name="rbegin1449"/></StgValue>
</operation>

<operation id="4880" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4880" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
fpga_resource_hint.entry.1967:4878 %mul_ln73_458 = mul i24 %sext_ln40_154, i24 11

]]></Node>
<StgValue><ssdm name="mul_ln73_458"/></StgValue>
</operation>

<operation id="4881" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4881" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4879 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i24 %mul_ln73_458, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4882" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4882" bw="19" op_0_bw="19" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4880 %mult_372 = partselect i19 @_ssdm_op_PartSelect.i19.i24.i32.i32, i24 %mul_ln73_458, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_372"/></StgValue>
</operation>

<operation id="4883" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4883" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4881 %rend2055 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_501, i32 %rbegin1449

]]></Node>
<StgValue><ssdm name="rend2055"/></StgValue>
</operation>

<operation id="4884" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4884" bw="18" op_0_bw="18" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4882 %mult_373 = partselect i18 @_ssdm_op_PartSelect.i18.i836.i32.i32, i836 %data_val_read, i32 799, i32 816

]]></Node>
<StgValue><ssdm name="mult_373"/></StgValue>
</operation>

<operation id="4885" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4885" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:4883 %sext_ln41_315 = sext i18 %mult_373

]]></Node>
<StgValue><ssdm name="sext_ln41_315"/></StgValue>
</operation>

<operation id="4886" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4886" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4884 %rbegin1450 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_491

]]></Node>
<StgValue><ssdm name="rbegin1450"/></StgValue>
</operation>

<operation id="4887" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4887" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4885 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73_453, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4888" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4888" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4886 %rend2051 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_491, i32 %rbegin1450

]]></Node>
<StgValue><ssdm name="rend2051"/></StgValue>
</operation>

<operation id="4889" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4889" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4887 %rbegin1451 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_503

]]></Node>
<StgValue><ssdm name="rbegin1451"/></StgValue>
</operation>

<operation id="4890" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4890" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4888 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73_456, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4891" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4891" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4889 %rend2047 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_503, i32 %rbegin1451

]]></Node>
<StgValue><ssdm name="rend2047"/></StgValue>
</operation>

<operation id="4892" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4892" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4890 %rbegin1452 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_514

]]></Node>
<StgValue><ssdm name="rbegin1452"/></StgValue>
</operation>

<operation id="4893" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4893" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4891 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i24 %mul_ln73_457, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4894" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4894" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4892 %rend2045 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_514, i32 %rbegin1452

]]></Node>
<StgValue><ssdm name="rend2045"/></StgValue>
</operation>

<operation id="4895" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4895" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4893 %rbegin1453 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_469

]]></Node>
<StgValue><ssdm name="rbegin1453"/></StgValue>
</operation>

<operation id="4896" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4896" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
fpga_resource_hint.entry.1967:4894 %mul_ln73_459 = mul i24 %sext_ln40_154, i24 16777203

]]></Node>
<StgValue><ssdm name="mul_ln73_459"/></StgValue>
</operation>

<operation id="4897" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4897" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4895 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i24 %mul_ln73_459, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4898" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4898" bw="19" op_0_bw="19" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4896 %mult_374 = partselect i19 @_ssdm_op_PartSelect.i19.i24.i32.i32, i24 %mul_ln73_459, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_374"/></StgValue>
</operation>

<operation id="4899" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4899" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4897 %rend2043 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_469, i32 %rbegin1453

]]></Node>
<StgValue><ssdm name="rend2043"/></StgValue>
</operation>

<operation id="4900" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4900" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4898 %rbegin1454 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_454

]]></Node>
<StgValue><ssdm name="rbegin1454"/></StgValue>
</operation>

<operation id="4901" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4901" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
fpga_resource_hint.entry.1967:4899 %mul_ln73_460 = mul i23 %sext_ln40_155, i23 6

]]></Node>
<StgValue><ssdm name="mul_ln73_460"/></StgValue>
</operation>

<operation id="4902" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4902" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4900 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln73_460, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4903" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4903" bw="19" op_0_bw="19" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4901 %mult_375 = partselect i19 @_ssdm_op_PartSelect.i19.i23.i32.i32, i23 %mul_ln73_460, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_375"/></StgValue>
</operation>

<operation id="4904" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4904" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4902 %rend2041 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_454, i32 %rbegin1454

]]></Node>
<StgValue><ssdm name="rend2041"/></StgValue>
</operation>

<operation id="4905" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4905" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4903 %rbegin1455 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_466

]]></Node>
<StgValue><ssdm name="rbegin1455"/></StgValue>
</operation>

<operation id="4906" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4906" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4904 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln73_445, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4907" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4907" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4905 %rend2039 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_466, i32 %rbegin1455

]]></Node>
<StgValue><ssdm name="rend2039"/></StgValue>
</operation>

<operation id="4908" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4908" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4906 %rbegin1456 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_452

]]></Node>
<StgValue><ssdm name="rbegin1456"/></StgValue>
</operation>

<operation id="4909" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4909" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4907 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73_453, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4910" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4910" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4908 %rend2037 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_452, i32 %rbegin1456

]]></Node>
<StgValue><ssdm name="rend2037"/></StgValue>
</operation>

<operation id="4911" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4911" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4909 %rbegin1457 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_451

]]></Node>
<StgValue><ssdm name="rbegin1457"/></StgValue>
</operation>

<operation id="4912" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4912" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4910 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln73_450, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4913" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4913" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4911 %rend2035 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_451, i32 %rbegin1457

]]></Node>
<StgValue><ssdm name="rend2035"/></StgValue>
</operation>

<operation id="4914" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4914" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4912 %rbegin1458 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_464

]]></Node>
<StgValue><ssdm name="rbegin1458"/></StgValue>
</operation>

<operation id="4915" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4915" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.entry.1967:4913 %sub_ln73_67 = sub i20 0, i20 %sext_ln40_150

]]></Node>
<StgValue><ssdm name="sub_ln73_67"/></StgValue>
</operation>

<operation id="4916" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4916" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4914 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_67, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4917" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4917" bw="16" op_0_bw="16" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4915 %mult_376 = partselect i16 @_ssdm_op_PartSelect.i16.i20.i32.i32, i20 %sub_ln73_67, i32 4, i32 19

]]></Node>
<StgValue><ssdm name="mult_376"/></StgValue>
</operation>

<operation id="4918" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4918" bw="19" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:4916 %sext_ln41_316 = sext i16 %mult_376

]]></Node>
<StgValue><ssdm name="sext_ln41_316"/></StgValue>
</operation>

<operation id="4919" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4919" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:4917 %sext_ln17_208 = sext i16 %mult_376

]]></Node>
<StgValue><ssdm name="sext_ln17_208"/></StgValue>
</operation>

<operation id="4920" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4920" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4918 %rend2033 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_464, i32 %rbegin1458

]]></Node>
<StgValue><ssdm name="rend2033"/></StgValue>
</operation>

<operation id="4921" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4921" bw="19" op_0_bw="19" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4919 %a_43 = partselect i19 @_ssdm_op_PartSelect.i19.i836.i32.i32, i836 %data_val_read, i32 817, i32 835

]]></Node>
<StgValue><ssdm name="a_43"/></StgValue>
</operation>

<operation id="4922" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4922" bw="23" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:4920 %sext_ln40_157 = sext i19 %a_43

]]></Node>
<StgValue><ssdm name="sext_ln40_157"/></StgValue>
</operation>

<operation id="4923" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4923" bw="24" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:4921 %sext_ln40_158 = sext i19 %a_43

]]></Node>
<StgValue><ssdm name="sext_ln40_158"/></StgValue>
</operation>

<operation id="4924" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4924" bw="20" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:4922 %sext_ln40_159 = sext i19 %a_43

]]></Node>
<StgValue><ssdm name="sext_ln40_159"/></StgValue>
</operation>

<operation id="4925" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4925" bw="21" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:4923 %sext_ln40_160 = sext i19 %a_43

]]></Node>
<StgValue><ssdm name="sext_ln40_160"/></StgValue>
</operation>

<operation id="4926" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4926" bw="22" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:4924 %sext_ln40_161 = sext i19 %a_43

]]></Node>
<StgValue><ssdm name="sext_ln40_161"/></StgValue>
</operation>

<operation id="4927" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4927" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4925 %rbegin1459 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_462

]]></Node>
<StgValue><ssdm name="rbegin1459"/></StgValue>
</operation>

<operation id="4928" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4928" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
fpga_resource_hint.entry.1967:4926 %mul_ln73_461 = mul i22 %sext_ln40_161, i22 4194301

]]></Node>
<StgValue><ssdm name="mul_ln73_461"/></StgValue>
</operation>

<operation id="4929" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4929" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4927 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln73_461, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4930" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4930" bw="17" op_0_bw="17" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4928 %mult_378 = partselect i17 @_ssdm_op_PartSelect.i17.i22.i32.i32, i22 %mul_ln73_461, i32 4, i32 20

]]></Node>
<StgValue><ssdm name="mult_378"/></StgValue>
</operation>

<operation id="4931" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4931" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:4929 %sext_ln17_209 = sext i17 %mult_378

]]></Node>
<StgValue><ssdm name="sext_ln17_209"/></StgValue>
</operation>

<operation id="4932" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4932" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4930 %rend2027 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_462, i32 %rbegin1459

]]></Node>
<StgValue><ssdm name="rend2027"/></StgValue>
</operation>

<operation id="4933" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4933" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4931 %rbegin1460 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_434

]]></Node>
<StgValue><ssdm name="rbegin1460"/></StgValue>
</operation>

<operation id="4934" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4934" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
fpga_resource_hint.entry.1967:4932 %mul_ln73_462 = mul i21 %sext_ln40_160, i21 2097150

]]></Node>
<StgValue><ssdm name="mul_ln73_462"/></StgValue>
</operation>

<operation id="4935" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4935" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4933 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln73_462, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4936" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4936" bw="17" op_0_bw="17" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4934 %mult_379 = partselect i17 @_ssdm_op_PartSelect.i17.i21.i32.i32, i21 %mul_ln73_462, i32 4, i32 20

]]></Node>
<StgValue><ssdm name="mult_379"/></StgValue>
</operation>

<operation id="4937" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4937" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:4935 %sext_ln17_210 = sext i17 %mult_379

]]></Node>
<StgValue><ssdm name="sext_ln17_210"/></StgValue>
</operation>

<operation id="4938" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4938" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4936 %rend2025 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_434, i32 %rbegin1460

]]></Node>
<StgValue><ssdm name="rend2025"/></StgValue>
</operation>

<operation id="4939" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4939" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4937 %rbegin1461 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_471

]]></Node>
<StgValue><ssdm name="rbegin1461"/></StgValue>
</operation>

<operation id="4940" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4940" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4938 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4941" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4941" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4939 %rend2023 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_471, i32 %rbegin1461

]]></Node>
<StgValue><ssdm name="rend2023"/></StgValue>
</operation>

<operation id="4942" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4942" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4940 %rbegin1462 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_431

]]></Node>
<StgValue><ssdm name="rbegin1462"/></StgValue>
</operation>

<operation id="4943" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4943" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4941 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4944" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4944" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4942 %rend2021 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_431, i32 %rbegin1462

]]></Node>
<StgValue><ssdm name="rend2021"/></StgValue>
</operation>

<operation id="4945" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4945" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4943 %rbegin1463 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_458

]]></Node>
<StgValue><ssdm name="rbegin1463"/></StgValue>
</operation>

<operation id="4946" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4946" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4944 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4947" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4947" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4945 %rend2019 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_458, i32 %rbegin1463

]]></Node>
<StgValue><ssdm name="rend2019"/></StgValue>
</operation>

<operation id="4948" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4948" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4946 %rbegin1464 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_442

]]></Node>
<StgValue><ssdm name="rbegin1464"/></StgValue>
</operation>

<operation id="4949" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4949" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4947 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4950" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4950" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4948 %rend2017 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_442, i32 %rbegin1464

]]></Node>
<StgValue><ssdm name="rend2017"/></StgValue>
</operation>

<operation id="4951" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4951" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4949 %rbegin1465 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_428

]]></Node>
<StgValue><ssdm name="rbegin1465"/></StgValue>
</operation>

<operation id="4952" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4952" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.entry.1967:4950 %sub_ln73_68 = sub i20 0, i20 %sext_ln40_159

]]></Node>
<StgValue><ssdm name="sub_ln73_68"/></StgValue>
</operation>

<operation id="4953" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4953" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4951 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i20 %sub_ln73_68, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4954" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4954" bw="16" op_0_bw="16" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4952 %mult_380 = partselect i16 @_ssdm_op_PartSelect.i16.i20.i32.i32, i20 %sub_ln73_68, i32 4, i32 19

]]></Node>
<StgValue><ssdm name="mult_380"/></StgValue>
</operation>

<operation id="4955" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4955" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:4953 %sext_ln17_211 = sext i16 %mult_380

]]></Node>
<StgValue><ssdm name="sext_ln17_211"/></StgValue>
</operation>

<operation id="4956" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4956" bw="18" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:4954 %sext_ln17_212 = sext i16 %mult_380

]]></Node>
<StgValue><ssdm name="sext_ln17_212"/></StgValue>
</operation>

<operation id="4957" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4957" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4955 %rend2015 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_428, i32 %rbegin1465

]]></Node>
<StgValue><ssdm name="rend2015"/></StgValue>
</operation>

<operation id="4958" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4958" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4956 %rbegin1466 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_535

]]></Node>
<StgValue><ssdm name="rbegin1466"/></StgValue>
</operation>

<operation id="4959" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4959" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4957 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4960" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4960" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4958 %rend2013 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_535, i32 %rbegin1466

]]></Node>
<StgValue><ssdm name="rend2013"/></StgValue>
</operation>

<operation id="4961" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4961" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4959 %rbegin1467 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_601

]]></Node>
<StgValue><ssdm name="rbegin1467"/></StgValue>
</operation>

<operation id="4962" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4962" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
fpga_resource_hint.entry.1967:4960 %mul_ln73_463 = mul i24 %sext_ln40_158, i24 16777207

]]></Node>
<StgValue><ssdm name="mul_ln73_463"/></StgValue>
</operation>

<operation id="4963" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4963" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4961 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i24 %mul_ln73_463, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4964" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4964" bw="19" op_0_bw="19" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4962 %mult_381 = partselect i19 @_ssdm_op_PartSelect.i19.i24.i32.i32, i24 %mul_ln73_463, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_381"/></StgValue>
</operation>

<operation id="4965" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4965" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4963 %rend2011 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_601, i32 %rbegin1467

]]></Node>
<StgValue><ssdm name="rend2011"/></StgValue>
</operation>

<operation id="4966" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4966" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4964 %rbegin1468 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_426

]]></Node>
<StgValue><ssdm name="rbegin1468"/></StgValue>
</operation>

<operation id="4967" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4967" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4965 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4968" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4968" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4966 %rend2009 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_426, i32 %rbegin1468

]]></Node>
<StgValue><ssdm name="rend2009"/></StgValue>
</operation>

<operation id="4969" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4969" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4967 %rbegin1469 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_439

]]></Node>
<StgValue><ssdm name="rbegin1469"/></StgValue>
</operation>

<operation id="4970" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4970" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4968 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4971" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4971" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4969 %rend2007 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_439, i32 %rbegin1469

]]></Node>
<StgValue><ssdm name="rend2007"/></StgValue>
</operation>

<operation id="4972" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4972" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4970 %rbegin1470 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_438

]]></Node>
<StgValue><ssdm name="rbegin1470"/></StgValue>
</operation>

<operation id="4973" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4973" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4971 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4974" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4974" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4972 %rend2005 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_438, i32 %rbegin1470

]]></Node>
<StgValue><ssdm name="rend2005"/></StgValue>
</operation>

<operation id="4975" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4975" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4973 %rbegin1471 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_569

]]></Node>
<StgValue><ssdm name="rbegin1471"/></StgValue>
</operation>

<operation id="4976" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4976" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4974 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4977" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4977" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4975 %rend2001 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_569, i32 %rbegin1471

]]></Node>
<StgValue><ssdm name="rend2001"/></StgValue>
</operation>

<operation id="4978" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4978" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4976 %rbegin1472 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_475

]]></Node>
<StgValue><ssdm name="rbegin1472"/></StgValue>
</operation>

<operation id="4979" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4979" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4977 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_43, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4980" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4980" bw="15" op_0_bw="15" op_1_bw="836" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4978 %mult_382 = partselect i15 @_ssdm_op_PartSelect.i15.i836.i32.i32, i836 %data_val_read, i32 821, i32 835

]]></Node>
<StgValue><ssdm name="mult_382"/></StgValue>
</operation>

<operation id="4981" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4981" bw="16" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.1967:4979 %sext_ln17_115 = sext i15 %mult_382

]]></Node>
<StgValue><ssdm name="sext_ln17_115"/></StgValue>
</operation>

<operation id="4982" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4982" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4980 %rend1999 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_475, i32 %rbegin1472

]]></Node>
<StgValue><ssdm name="rend1999"/></StgValue>
</operation>

<operation id="4983" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4983" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4981 %rbegin1473 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_435

]]></Node>
<StgValue><ssdm name="rbegin1473"/></StgValue>
</operation>

<operation id="4984" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4984" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4982 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4985" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4985" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4983 %rend1997 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_435, i32 %rbegin1473

]]></Node>
<StgValue><ssdm name="rend1997"/></StgValue>
</operation>

<operation id="4986" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4986" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4984 %rbegin1474 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_527

]]></Node>
<StgValue><ssdm name="rbegin1474"/></StgValue>
</operation>

<operation id="4987" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4987" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4985 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4988" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4988" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4986 %rend1995 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_527, i32 %rbegin1474

]]></Node>
<StgValue><ssdm name="rend1995"/></StgValue>
</operation>

<operation id="4989" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4989" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4987 %rbegin1475 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_593

]]></Node>
<StgValue><ssdm name="rbegin1475"/></StgValue>
</operation>

<operation id="4990" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4990" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4988 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4991" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4991" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4989 %rend1993 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_593, i32 %rbegin1475

]]></Node>
<StgValue><ssdm name="rend1993"/></StgValue>
</operation>

<operation id="4992" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4992" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4990 %rbegin1476 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_474

]]></Node>
<StgValue><ssdm name="rbegin1476"/></StgValue>
</operation>

<operation id="4993" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4993" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4991 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4994" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4994" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4992 %rend1991 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_474, i32 %rbegin1476

]]></Node>
<StgValue><ssdm name="rend1991"/></StgValue>
</operation>

<operation id="4995" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4995" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4993 %rbegin1477 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_539

]]></Node>
<StgValue><ssdm name="rbegin1477"/></StgValue>
</operation>

<operation id="4996" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4996" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4994 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="4997" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4997" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4995 %rend1989 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_539, i32 %rbegin1477

]]></Node>
<StgValue><ssdm name="rend1989"/></StgValue>
</operation>

<operation id="4998" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4998" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4996 %rbegin1478 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_444

]]></Node>
<StgValue><ssdm name="rbegin1478"/></StgValue>
</operation>

<operation id="4999" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4999" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:4997 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="5000" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5000" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:4998 %rend1987 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_444, i32 %rbegin1478

]]></Node>
<StgValue><ssdm name="rend1987"/></StgValue>
</operation>

<operation id="5001" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5001" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:4999 %rbegin1479 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_430

]]></Node>
<StgValue><ssdm name="rbegin1479"/></StgValue>
</operation>

<operation id="5002" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5002" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:5000 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="5003" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5003" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:5001 %rend1985 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_430, i32 %rbegin1479

]]></Node>
<StgValue><ssdm name="rend1985"/></StgValue>
</operation>

<operation id="5004" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5004" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:5002 %rbegin1480 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_443

]]></Node>
<StgValue><ssdm name="rbegin1480"/></StgValue>
</operation>

<operation id="5005" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5005" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:5003 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="5006" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5006" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:5004 %rend1983 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_443, i32 %rbegin1480

]]></Node>
<StgValue><ssdm name="rend1983"/></StgValue>
</operation>

<operation id="5007" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5007" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:5005 %rbegin1481 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_427

]]></Node>
<StgValue><ssdm name="rbegin1481"/></StgValue>
</operation>

<operation id="5008" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5008" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:5006 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="5009" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5009" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:5007 %rend1981 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_427, i32 %rbegin1481

]]></Node>
<StgValue><ssdm name="rend1981"/></StgValue>
</operation>

<operation id="5010" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5010" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:5008 %rbegin1482 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_440

]]></Node>
<StgValue><ssdm name="rbegin1482"/></StgValue>
</operation>

<operation id="5011" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5011" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:5009 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="5012" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5012" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:5010 %rend1979 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_440, i32 %rbegin1482

]]></Node>
<StgValue><ssdm name="rend1979"/></StgValue>
</operation>

<operation id="5013" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5013" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:5011 %rbegin1483 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_425

]]></Node>
<StgValue><ssdm name="rbegin1483"/></StgValue>
</operation>

<operation id="5014" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5014" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:5012 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_43, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="5015" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5015" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:5013 %rend1977 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_425, i32 %rbegin1483

]]></Node>
<StgValue><ssdm name="rend1977"/></StgValue>
</operation>

<operation id="5016" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5016" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:5014 %rbegin1484 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_450

]]></Node>
<StgValue><ssdm name="rbegin1484"/></StgValue>
</operation>

<operation id="5017" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5017" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:5015 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_43, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="5018" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5018" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:5016 %rend1975 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_450, i32 %rbegin1484

]]></Node>
<StgValue><ssdm name="rend1975"/></StgValue>
</operation>

<operation id="5019" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5019" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:5017 %rbegin1485 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_476

]]></Node>
<StgValue><ssdm name="rbegin1485"/></StgValue>
</operation>

<operation id="5020" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5020" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:5018 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="5021" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5021" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:5019 %rend1973 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_476, i32 %rbegin1485

]]></Node>
<StgValue><ssdm name="rend1973"/></StgValue>
</operation>

<operation id="5022" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5022" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:5020 %rbegin1486 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_436

]]></Node>
<StgValue><ssdm name="rbegin1486"/></StgValue>
</operation>

<operation id="5023" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5023" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
fpga_resource_hint.entry.1967:5021 %mul_ln73_464 = mul i23 %sext_ln40_157, i23 8388600

]]></Node>
<StgValue><ssdm name="mul_ln73_464"/></StgValue>
</operation>

<operation id="5024" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5024" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:5022 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln73_464, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="5025" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5025" bw="19" op_0_bw="19" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:5023 %mult_383 = partselect i19 @_ssdm_op_PartSelect.i19.i23.i32.i32, i23 %mul_ln73_464, i32 4, i32 22

]]></Node>
<StgValue><ssdm name="mult_383"/></StgValue>
</operation>

<operation id="5026" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5026" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:5024 %rend1971 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_436, i32 %rbegin1486

]]></Node>
<StgValue><ssdm name="rend1971"/></StgValue>
</operation>

<operation id="5027" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5027" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:5025 %rbegin1487 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_448

]]></Node>
<StgValue><ssdm name="rbegin1487"/></StgValue>
</operation>

<operation id="5028" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5028" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:5026 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="5029" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5029" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:5027 %rend1969 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_448, i32 %rbegin1487

]]></Node>
<StgValue><ssdm name="rend1969"/></StgValue>
</operation>

<operation id="5030" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5030" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:5028 %rbegin1488 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_459

]]></Node>
<StgValue><ssdm name="rbegin1488"/></StgValue>
</operation>

<operation id="5031" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5031" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:5029 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i32 0, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="5032" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5032" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:5030 %rend1967 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_459, i32 %rbegin1488

]]></Node>
<StgValue><ssdm name="rend1967"/></StgValue>
</operation>

<operation id="5033" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5033" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.1967:5031 %rbegin1489 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_472

]]></Node>
<StgValue><ssdm name="rbegin1489"/></StgValue>
</operation>

<operation id="5034" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5034" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.1967:5032 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i19 %a_43, i64 12, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="5035" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5035" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.1967:5033 %rend1965 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_472, i32 %rbegin1489

]]></Node>
<StgValue><ssdm name="rend1965"/></StgValue>
</operation>

<operation id="5036" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5036" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5034 %add_ln57 = add i19 %mult_8, i19 %sext_ln41_192

]]></Node>
<StgValue><ssdm name="add_ln57"/></StgValue>
</operation>

<operation id="5037" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5037" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5035 %add_ln57_1 = add i18 %sext_ln17_168, i18 %sext_ln17_174

]]></Node>
<StgValue><ssdm name="add_ln57_1"/></StgValue>
</operation>

<operation id="5038" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5038" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5036 %add_ln57_2 = add i18 %add_ln57_1, i18 %sext_ln17_153

]]></Node>
<StgValue><ssdm name="add_ln57_2"/></StgValue>
</operation>

<operation id="5039" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5039" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5037 %sext_ln57_47 = sext i18 %add_ln57_2

]]></Node>
<StgValue><ssdm name="sext_ln57_47"/></StgValue>
</operation>

<operation id="5040" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5040" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5038 %add_ln57_3 = add i19 %sext_ln57_47, i19 %add_ln57

]]></Node>
<StgValue><ssdm name="add_ln57_3"/></StgValue>
</operation>

<operation id="5041" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5041" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5039 %add_ln57_4 = add i19 %sext_ln41_263, i19 %sext_ln41_267

]]></Node>
<StgValue><ssdm name="add_ln57_4"/></StgValue>
</operation>

<operation id="5042" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5042" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5040 %add_ln57_5 = add i19 %add_ln57_4, i19 %sext_ln41_256

]]></Node>
<StgValue><ssdm name="add_ln57_5"/></StgValue>
</operation>

<operation id="5043" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5043" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5041 %add_ln57_6 = add i19 %sext_ln41_286, i19 %mult_315

]]></Node>
<StgValue><ssdm name="add_ln57_6"/></StgValue>
</operation>

<operation id="5044" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5044" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5042 %add_ln57_7 = add i19 %add_ln57_6, i19 %sext_ln41_280

]]></Node>
<StgValue><ssdm name="add_ln57_7"/></StgValue>
</operation>

<operation id="5045" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5045" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5043 %add_ln57_8 = add i19 %add_ln57_7, i19 %add_ln57_5

]]></Node>
<StgValue><ssdm name="add_ln57_8"/></StgValue>
</operation>

<operation id="5046" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5046" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5044 %add_ln57_9 = add i19 %add_ln57_8, i19 %add_ln57_3

]]></Node>
<StgValue><ssdm name="add_ln57_9"/></StgValue>
</operation>

<operation id="5047" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5047" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5045 %add_ln57_10 = add i18 %sext_ln17_204, i18 %sext_ln17_150

]]></Node>
<StgValue><ssdm name="add_ln57_10"/></StgValue>
</operation>

<operation id="5048" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5048" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5046 %sext_ln57_215 = sext i18 %add_ln57_10

]]></Node>
<StgValue><ssdm name="sext_ln57_215"/></StgValue>
</operation>

<operation id="5049" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5049" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5047 %add_ln57_11 = add i19 %sext_ln57_215, i19 %sext_ln41_297

]]></Node>
<StgValue><ssdm name="add_ln57_11"/></StgValue>
</operation>

<operation id="5050" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5050" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5048 %add_ln57_12 = add i17 %sext_ln17_62, i17 %sext_ln17_109

]]></Node>
<StgValue><ssdm name="add_ln57_12"/></StgValue>
</operation>

<operation id="5051" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5051" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5049 %sext_ln57 = sext i17 %add_ln57_12

]]></Node>
<StgValue><ssdm name="sext_ln57"/></StgValue>
</operation>

<operation id="5052" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5052" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5050 %add_ln57_13 = add i18 %sext_ln57, i18 %sext_ln17_54

]]></Node>
<StgValue><ssdm name="add_ln57_13"/></StgValue>
</operation>

<operation id="5053" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5053" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5051 %sext_ln57_1 = sext i18 %add_ln57_13

]]></Node>
<StgValue><ssdm name="sext_ln57_1"/></StgValue>
</operation>

<operation id="5054" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5054" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5052 %add_ln57_14 = add i19 %sext_ln57_1, i19 %add_ln57_11

]]></Node>
<StgValue><ssdm name="add_ln57_14"/></StgValue>
</operation>

<operation id="5055" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5055" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5053 %add_ln57_15 = add i16 %sext_ln17_27, i16 %sext_ln17_58

]]></Node>
<StgValue><ssdm name="add_ln57_15"/></StgValue>
</operation>

<operation id="5056" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5056" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5054 %sext_ln57_2 = sext i16 %add_ln57_15

]]></Node>
<StgValue><ssdm name="sext_ln57_2"/></StgValue>
</operation>

<operation id="5057" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5057" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5055 %add_ln57_16 = add i17 %sext_ln57_2, i17 %sext_ln17_10

]]></Node>
<StgValue><ssdm name="add_ln57_16"/></StgValue>
</operation>

<operation id="5058" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5058" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5056 %sext_ln57_3 = sext i17 %add_ln57_16

]]></Node>
<StgValue><ssdm name="sext_ln57_3"/></StgValue>
</operation>

<operation id="5059" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5059" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5057 %add_ln57_17 = add i16 %sext_ln17_91, i16 65008

]]></Node>
<StgValue><ssdm name="add_ln57_17"/></StgValue>
</operation>

<operation id="5060" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5060" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5058 %sext_ln57_4 = sext i16 %add_ln57_17

]]></Node>
<StgValue><ssdm name="sext_ln57_4"/></StgValue>
</operation>

<operation id="5061" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5061" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5059 %add_ln57_18 = add i17 %sext_ln57_4, i17 %sext_ln17_89

]]></Node>
<StgValue><ssdm name="add_ln57_18"/></StgValue>
</operation>

<operation id="5062" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5062" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5060 %sext_ln57_5 = sext i17 %add_ln57_18

]]></Node>
<StgValue><ssdm name="sext_ln57_5"/></StgValue>
</operation>

<operation id="5063" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5063" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5061 %add_ln57_19 = add i18 %sext_ln57_5, i18 %sext_ln57_3

]]></Node>
<StgValue><ssdm name="add_ln57_19"/></StgValue>
</operation>

<operation id="5064" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5064" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5062 %sext_ln57_6 = sext i18 %add_ln57_19

]]></Node>
<StgValue><ssdm name="sext_ln57_6"/></StgValue>
</operation>

<operation id="5065" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5065" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5063 %add_ln57_20 = add i19 %sext_ln57_6, i19 %add_ln57_14

]]></Node>
<StgValue><ssdm name="add_ln57_20"/></StgValue>
</operation>

<operation id="5066" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5066" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5064 %add_ln57_21 = add i19 %add_ln57_20, i19 %add_ln57_9

]]></Node>
<StgValue><ssdm name="add_ln57_21"/></StgValue>
</operation>

<operation id="5067" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5067" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5065 %add_ln57_22 = add i17 %sext_ln17_117, i17 %sext_ln17_124

]]></Node>
<StgValue><ssdm name="add_ln57_22"/></StgValue>
</operation>

<operation id="5068" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5068" bw="19" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5066 %sext_ln57_216 = sext i17 %add_ln57_22

]]></Node>
<StgValue><ssdm name="sext_ln57_216"/></StgValue>
</operation>

<operation id="5069" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5069" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5067 %add_ln57_23 = add i19 %sext_ln57_216, i19 %mult_1

]]></Node>
<StgValue><ssdm name="add_ln57_23"/></StgValue>
</operation>

<operation id="5070" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5070" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5068 %add_ln57_24 = add i19 %sext_ln41_192, i19 %sext_ln41_205

]]></Node>
<StgValue><ssdm name="add_ln57_24"/></StgValue>
</operation>

<operation id="5071" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5071" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5069 %add_ln57_25 = add i19 %add_ln57_24, i19 %sext_ln41_187

]]></Node>
<StgValue><ssdm name="add_ln57_25"/></StgValue>
</operation>

<operation id="5072" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5072" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5070 %add_ln57_26 = add i19 %add_ln57_25, i19 %add_ln57_23

]]></Node>
<StgValue><ssdm name="add_ln57_26"/></StgValue>
</operation>

<operation id="5073" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5073" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5071 %add_ln57_27 = add i19 %sext_ln41_222, i19 %mult_165

]]></Node>
<StgValue><ssdm name="add_ln57_27"/></StgValue>
</operation>

<operation id="5074" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5074" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5072 %add_ln57_28 = add i19 %add_ln57_27, i19 %mult_139

]]></Node>
<StgValue><ssdm name="add_ln57_28"/></StgValue>
</operation>

<operation id="5075" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5075" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5073 %add_ln57_29 = add i19 %sext_ln41_235, i19 %sext_ln41_237

]]></Node>
<StgValue><ssdm name="add_ln57_29"/></StgValue>
</operation>

<operation id="5076" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5076" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5074 %add_ln57_30 = add i18 %sext_ln17_177, i18 %sext_ln17_182

]]></Node>
<StgValue><ssdm name="add_ln57_30"/></StgValue>
</operation>

<operation id="5077" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5077" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5075 %sext_ln57_217 = sext i18 %add_ln57_30

]]></Node>
<StgValue><ssdm name="sext_ln57_217"/></StgValue>
</operation>

<operation id="5078" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5078" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5076 %add_ln57_31 = add i19 %sext_ln57_217, i19 %add_ln57_29

]]></Node>
<StgValue><ssdm name="add_ln57_31"/></StgValue>
</operation>

<operation id="5079" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5079" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5077 %add_ln57_32 = add i19 %add_ln57_31, i19 %add_ln57_28

]]></Node>
<StgValue><ssdm name="add_ln57_32"/></StgValue>
</operation>

<operation id="5080" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5080" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5078 %add_ln57_33 = add i19 %add_ln57_32, i19 %add_ln57_26

]]></Node>
<StgValue><ssdm name="add_ln57_33"/></StgValue>
</operation>

<operation id="5081" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5081" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5079 %add_ln57_34 = add i19 %sext_ln41_278, i19 %sext_ln41_286

]]></Node>
<StgValue><ssdm name="add_ln57_34"/></StgValue>
</operation>

<operation id="5082" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5082" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5080 %add_ln57_35 = add i19 %add_ln57_34, i19 %sext_ln41_265

]]></Node>
<StgValue><ssdm name="add_ln57_35"/></StgValue>
</operation>

<operation id="5083" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5083" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5081 %add_ln57_36 = add i19 %sext_ln41_297, i19 %sext_ln41_301

]]></Node>
<StgValue><ssdm name="add_ln57_36"/></StgValue>
</operation>

<operation id="5084" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5084" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5082 %add_ln57_37 = add i19 %sext_ln41_306, i19 %mult_359

]]></Node>
<StgValue><ssdm name="add_ln57_37"/></StgValue>
</operation>

<operation id="5085" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5085" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5083 %add_ln57_38 = add i19 %add_ln57_37, i19 %add_ln57_36

]]></Node>
<StgValue><ssdm name="add_ln57_38"/></StgValue>
</operation>

<operation id="5086" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5086" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5084 %add_ln57_39 = add i19 %add_ln57_38, i19 %add_ln57_35

]]></Node>
<StgValue><ssdm name="add_ln57_39"/></StgValue>
</operation>

<operation id="5087" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5087" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5085 %add_ln57_40 = add i16 %sext_ln17_33, i16 %sext_ln17_52

]]></Node>
<StgValue><ssdm name="add_ln57_40"/></StgValue>
</operation>

<operation id="5088" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5088" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5086 %sext_ln57_7 = sext i16 %add_ln57_40

]]></Node>
<StgValue><ssdm name="sext_ln57_7"/></StgValue>
</operation>

<operation id="5089" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5089" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5087 %add_ln57_41 = add i17 %sext_ln57_7, i17 %sext_ln17_72

]]></Node>
<StgValue><ssdm name="add_ln57_41"/></StgValue>
</operation>

<operation id="5090" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5090" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5088 %sext_ln57_8 = sext i17 %add_ln57_41

]]></Node>
<StgValue><ssdm name="sext_ln57_8"/></StgValue>
</operation>

<operation id="5091" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5091" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5089 %add_ln57_42 = add i16 %sext_ln17_60, i16 %sext_ln17_79

]]></Node>
<StgValue><ssdm name="add_ln57_42"/></StgValue>
</operation>

<operation id="5092" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5092" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5090 %sext_ln57_9 = sext i16 %add_ln57_42

]]></Node>
<StgValue><ssdm name="sext_ln57_9"/></StgValue>
</operation>

<operation id="5093" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5093" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5091 %add_ln57_43 = add i16 %sext_ln17_102, i16 65232

]]></Node>
<StgValue><ssdm name="add_ln57_43"/></StgValue>
</operation>

<operation id="5094" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5094" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5092 %sext_ln57_10 = sext i16 %add_ln57_43

]]></Node>
<StgValue><ssdm name="sext_ln57_10"/></StgValue>
</operation>

<operation id="5095" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5095" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5093 %add_ln57_44 = add i17 %sext_ln57_10, i17 %sext_ln57_9

]]></Node>
<StgValue><ssdm name="add_ln57_44"/></StgValue>
</operation>

<operation id="5096" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5096" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5094 %sext_ln57_11 = sext i17 %add_ln57_44

]]></Node>
<StgValue><ssdm name="sext_ln57_11"/></StgValue>
</operation>

<operation id="5097" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5097" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5095 %add_ln57_45 = add i18 %sext_ln57_11, i18 %sext_ln57_8

]]></Node>
<StgValue><ssdm name="add_ln57_45"/></StgValue>
</operation>

<operation id="5098" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5098" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5096 %sext_ln57_12 = sext i18 %add_ln57_45

]]></Node>
<StgValue><ssdm name="sext_ln57_12"/></StgValue>
</operation>

<operation id="5099" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5099" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5097 %add_ln57_46 = add i19 %sext_ln57_12, i19 %add_ln57_39

]]></Node>
<StgValue><ssdm name="add_ln57_46"/></StgValue>
</operation>

<operation id="5100" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5100" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5098 %add_ln57_47 = add i19 %add_ln57_46, i19 %add_ln57_33

]]></Node>
<StgValue><ssdm name="add_ln57_47"/></StgValue>
</operation>

<operation id="5101" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5101" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5099 %add_ln57_48 = add i19 %sext_ln41_167, i19 %sext_ln41_175

]]></Node>
<StgValue><ssdm name="add_ln57_48"/></StgValue>
</operation>

<operation id="5102" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5102" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5100 %add_ln57_49 = add i17 %sext_ln17_124, i17 %sext_ln17_127

]]></Node>
<StgValue><ssdm name="add_ln57_49"/></StgValue>
</operation>

<operation id="5103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5103" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5101 %sext_ln57_218 = sext i17 %add_ln57_49

]]></Node>
<StgValue><ssdm name="sext_ln57_218"/></StgValue>
</operation>

<operation id="5104" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5104" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5102 %add_ln57_50 = add i18 %sext_ln57_218, i18 %sext_ln17_122

]]></Node>
<StgValue><ssdm name="add_ln57_50"/></StgValue>
</operation>

<operation id="5105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5105" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5103 %sext_ln57_219 = sext i18 %add_ln57_50

]]></Node>
<StgValue><ssdm name="sext_ln57_219"/></StgValue>
</operation>

<operation id="5106" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5106" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5104 %add_ln57_51 = add i19 %sext_ln57_219, i19 %add_ln57_48

]]></Node>
<StgValue><ssdm name="add_ln57_51"/></StgValue>
</operation>

<operation id="5107" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5107" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5105 %add_ln57_52 = add i18 %sext_ln17_156, i18 %sext_ln17_165

]]></Node>
<StgValue><ssdm name="add_ln57_52"/></StgValue>
</operation>

<operation id="5108" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5108" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5106 %add_ln57_53 = add i18 %add_ln57_52, i18 %sext_ln17_134

]]></Node>
<StgValue><ssdm name="add_ln57_53"/></StgValue>
</operation>

<operation id="5109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5109" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5107 %sext_ln57_220 = sext i18 %add_ln57_53

]]></Node>
<StgValue><ssdm name="sext_ln57_220"/></StgValue>
</operation>

<operation id="5110" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5110" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5108 %add_ln57_54 = add i17 %sext_ln17_173, i17 %sext_ln17_180

]]></Node>
<StgValue><ssdm name="add_ln57_54"/></StgValue>
</operation>

<operation id="5111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5111" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5109 %sext_ln57_221 = sext i17 %add_ln57_54

]]></Node>
<StgValue><ssdm name="sext_ln57_221"/></StgValue>
</operation>

<operation id="5112" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5112" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5110 %add_ln57_55 = add i18 %sext_ln57_221, i18 %sext_ln17_167

]]></Node>
<StgValue><ssdm name="add_ln57_55"/></StgValue>
</operation>

<operation id="5113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5113" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5111 %sext_ln57_222 = sext i18 %add_ln57_55

]]></Node>
<StgValue><ssdm name="sext_ln57_222"/></StgValue>
</operation>

<operation id="5114" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5114" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5112 %add_ln57_56 = add i19 %sext_ln57_222, i19 %sext_ln57_220

]]></Node>
<StgValue><ssdm name="add_ln57_56"/></StgValue>
</operation>

<operation id="5115" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5115" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5113 %add_ln57_57 = add i19 %add_ln57_56, i19 %add_ln57_51

]]></Node>
<StgValue><ssdm name="add_ln57_57"/></StgValue>
</operation>

<operation id="5116" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5116" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5114 %add_ln57_58 = add i19 %sext_ln41_279, i19 %sext_ln41_310

]]></Node>
<StgValue><ssdm name="add_ln57_58"/></StgValue>
</operation>

<operation id="5117" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5117" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5115 %add_ln57_59 = add i19 %add_ln57_58, i19 %sext_ln41_257

]]></Node>
<StgValue><ssdm name="add_ln57_59"/></StgValue>
</operation>

<operation id="5118" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5118" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5116 %add_ln57_60 = add i17 %sext_ln17_68, i17 %sext_ln17_104

]]></Node>
<StgValue><ssdm name="add_ln57_60"/></StgValue>
</operation>

<operation id="5119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5119" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5117 %sext_ln57_13 = sext i17 %add_ln57_60

]]></Node>
<StgValue><ssdm name="sext_ln57_13"/></StgValue>
</operation>

<operation id="5120" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5120" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5118 %add_ln57_61 = add i18 %sext_ln57_13, i18 %sext_ln17_8

]]></Node>
<StgValue><ssdm name="add_ln57_61"/></StgValue>
</operation>

<operation id="5121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5121" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5119 %sext_ln57_14 = sext i18 %add_ln57_61

]]></Node>
<StgValue><ssdm name="sext_ln57_14"/></StgValue>
</operation>

<operation id="5122" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5122" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5120 %add_ln57_62 = add i19 %sext_ln57_14, i19 %add_ln57_59

]]></Node>
<StgValue><ssdm name="add_ln57_62"/></StgValue>
</operation>

<operation id="5123" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5123" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5121 %add_ln57_63 = add i16 %sext_ln17_75, i16 %sext_ln17_86

]]></Node>
<StgValue><ssdm name="add_ln57_63"/></StgValue>
</operation>

<operation id="5124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5124" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5122 %sext_ln57_15 = sext i16 %add_ln57_63

]]></Node>
<StgValue><ssdm name="sext_ln57_15"/></StgValue>
</operation>

<operation id="5125" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5125" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5123 %add_ln57_64 = add i17 %sext_ln57_15, i17 %sext_ln17_42

]]></Node>
<StgValue><ssdm name="add_ln57_64"/></StgValue>
</operation>

<operation id="5126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5126" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5124 %sext_ln57_16 = sext i17 %add_ln57_64

]]></Node>
<StgValue><ssdm name="sext_ln57_16"/></StgValue>
</operation>

<operation id="5127" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5127" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5125 %add_ln57_65 = add i16 %sext_ln17_107, i16 65024

]]></Node>
<StgValue><ssdm name="add_ln57_65"/></StgValue>
</operation>

<operation id="5128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5128" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5126 %sext_ln57_17 = sext i16 %add_ln57_65

]]></Node>
<StgValue><ssdm name="sext_ln57_17"/></StgValue>
</operation>

<operation id="5129" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5129" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5127 %add_ln57_66 = add i17 %sext_ln57_17, i17 %sext_ln17_98

]]></Node>
<StgValue><ssdm name="add_ln57_66"/></StgValue>
</operation>

<operation id="5130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5130" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5128 %sext_ln57_18 = sext i17 %add_ln57_66

]]></Node>
<StgValue><ssdm name="sext_ln57_18"/></StgValue>
</operation>

<operation id="5131" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5131" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5129 %add_ln57_67 = add i18 %sext_ln57_18, i18 %sext_ln57_16

]]></Node>
<StgValue><ssdm name="add_ln57_67"/></StgValue>
</operation>

<operation id="5132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5132" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5130 %sext_ln57_19 = sext i18 %add_ln57_67

]]></Node>
<StgValue><ssdm name="sext_ln57_19"/></StgValue>
</operation>

<operation id="5133" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5133" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5131 %add_ln57_68 = add i19 %sext_ln57_19, i19 %add_ln57_62

]]></Node>
<StgValue><ssdm name="add_ln57_68"/></StgValue>
</operation>

<operation id="5134" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5134" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5132 %add_ln57_69 = add i19 %add_ln57_68, i19 %add_ln57_57

]]></Node>
<StgValue><ssdm name="add_ln57_69"/></StgValue>
</operation>

<operation id="5135" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5135" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5133 %add_ln57_70 = add i19 %mult_1, i19 %sext_ln41_172

]]></Node>
<StgValue><ssdm name="add_ln57_70"/></StgValue>
</operation>

<operation id="5136" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5136" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5134 %add_ln57_71 = add i19 %sext_ln41_175, i19 %sext_ln41_177

]]></Node>
<StgValue><ssdm name="add_ln57_71"/></StgValue>
</operation>

<operation id="5137" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5137" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5135 %add_ln57_72 = add i19 %add_ln57_71, i19 %add_ln57_70

]]></Node>
<StgValue><ssdm name="add_ln57_72"/></StgValue>
</operation>

<operation id="5138" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5138" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5136 %add_ln57_73 = add i17 %sext_ln17_133, i17 %sext_ln17_137

]]></Node>
<StgValue><ssdm name="add_ln57_73"/></StgValue>
</operation>

<operation id="5139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5139" bw="19" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5137 %sext_ln57_223 = sext i17 %add_ln57_73

]]></Node>
<StgValue><ssdm name="sext_ln57_223"/></StgValue>
</operation>

<operation id="5140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5140" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5138 %sext_ln57_224 = sext i17 %add_ln57_73

]]></Node>
<StgValue><ssdm name="sext_ln57_224"/></StgValue>
</operation>

<operation id="5141" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5141" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5139 %add_ln57_74 = add i17 %sext_ln17_176, i17 %sext_ln17_181

]]></Node>
<StgValue><ssdm name="add_ln57_74"/></StgValue>
</operation>

<operation id="5142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5142" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5140 %sext_ln57_225 = sext i17 %add_ln57_74

]]></Node>
<StgValue><ssdm name="sext_ln57_225"/></StgValue>
</operation>

<operation id="5143" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5143" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5141 %add_ln57_75 = add i18 %sext_ln57_225, i18 %sext_ln17_148

]]></Node>
<StgValue><ssdm name="add_ln57_75"/></StgValue>
</operation>

<operation id="5144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5144" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5142 %sext_ln57_226 = sext i18 %add_ln57_75

]]></Node>
<StgValue><ssdm name="sext_ln57_226"/></StgValue>
</operation>

<operation id="5145" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5145" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5143 %add_ln57_76 = add i19 %sext_ln57_226, i19 %sext_ln57_223

]]></Node>
<StgValue><ssdm name="add_ln57_76"/></StgValue>
</operation>

<operation id="5146" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5146" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5144 %add_ln57_77 = add i19 %add_ln57_76, i19 %add_ln57_72

]]></Node>
<StgValue><ssdm name="add_ln57_77"/></StgValue>
</operation>

<operation id="5147" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5147" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5145 %add_ln57_78 = add i19 %sext_ln41_263, i19 %mult_253

]]></Node>
<StgValue><ssdm name="add_ln57_78"/></StgValue>
</operation>

<operation id="5148" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5148" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5146 %add_ln57_79 = add i17 %sext_ln17_56, i17 %sext_ln17_12

]]></Node>
<StgValue><ssdm name="add_ln57_79"/></StgValue>
</operation>

<operation id="5149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5149" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5147 %sext_ln57_20 = sext i17 %add_ln57_79

]]></Node>
<StgValue><ssdm name="sext_ln57_20"/></StgValue>
</operation>

<operation id="5150" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5150" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5148 %add_ln57_80 = add i18 %sext_ln57_20, i18 %sext_ln17_17

]]></Node>
<StgValue><ssdm name="add_ln57_80"/></StgValue>
</operation>

<operation id="5151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5151" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5149 %sext_ln57_21 = sext i18 %add_ln57_80

]]></Node>
<StgValue><ssdm name="sext_ln57_21"/></StgValue>
</operation>

<operation id="5152" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5152" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5150 %add_ln57_81 = add i19 %sext_ln57_21, i19 %add_ln57_78

]]></Node>
<StgValue><ssdm name="add_ln57_81"/></StgValue>
</operation>

<operation id="5153" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5153" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5151 %add_ln57_82 = add i16 %sext_ln17_33, i16 %sext_ln17_41

]]></Node>
<StgValue><ssdm name="add_ln57_82"/></StgValue>
</operation>

<operation id="5154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5154" bw="18" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5152 %sext_ln57_22 = sext i16 %add_ln57_82

]]></Node>
<StgValue><ssdm name="sext_ln57_22"/></StgValue>
</operation>

<operation id="5155" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5155" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5153 %add_ln57_83 = add i16 %sext_ln17_113, i16 64480

]]></Node>
<StgValue><ssdm name="add_ln57_83"/></StgValue>
</operation>

<operation id="5156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5156" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5154 %sext_ln57_23 = sext i16 %add_ln57_83

]]></Node>
<StgValue><ssdm name="sext_ln57_23"/></StgValue>
</operation>

<operation id="5157" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5157" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5155 %add_ln57_84 = add i17 %sext_ln57_23, i17 %sext_ln17_106

]]></Node>
<StgValue><ssdm name="add_ln57_84"/></StgValue>
</operation>

<operation id="5158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5158" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5156 %sext_ln57_24 = sext i17 %add_ln57_84

]]></Node>
<StgValue><ssdm name="sext_ln57_24"/></StgValue>
</operation>

<operation id="5159" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5159" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5157 %add_ln57_85 = add i18 %sext_ln57_24, i18 %sext_ln57_22

]]></Node>
<StgValue><ssdm name="add_ln57_85"/></StgValue>
</operation>

<operation id="5160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5160" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5158 %sext_ln57_25 = sext i18 %add_ln57_85

]]></Node>
<StgValue><ssdm name="sext_ln57_25"/></StgValue>
</operation>

<operation id="5161" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5161" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5159 %add_ln57_86 = add i19 %sext_ln57_25, i19 %add_ln57_81

]]></Node>
<StgValue><ssdm name="add_ln57_86"/></StgValue>
</operation>

<operation id="5162" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5162" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5160 %add_ln57_87 = add i19 %add_ln57_86, i19 %add_ln57_77

]]></Node>
<StgValue><ssdm name="add_ln57_87"/></StgValue>
</operation>

<operation id="5163" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5163" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5161 %add_ln57_88 = add i18 %sext_ln17, i18 %sext_ln17_119

]]></Node>
<StgValue><ssdm name="add_ln57_88"/></StgValue>
</operation>

<operation id="5164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5164" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5162 %sext_ln57_227 = sext i18 %add_ln57_88

]]></Node>
<StgValue><ssdm name="sext_ln57_227"/></StgValue>
</operation>

<operation id="5165" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5165" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5163 %add_ln57_89 = add i18 %sext_ln17_128, i18 %sext_ln17_131

]]></Node>
<StgValue><ssdm name="add_ln57_89"/></StgValue>
</operation>

<operation id="5166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5166" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5164 %sext_ln57_228 = sext i18 %add_ln57_89

]]></Node>
<StgValue><ssdm name="sext_ln57_228"/></StgValue>
</operation>

<operation id="5167" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5167" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5165 %add_ln57_90 = add i19 %sext_ln57_228, i19 %sext_ln57_227

]]></Node>
<StgValue><ssdm name="add_ln57_90"/></StgValue>
</operation>

<operation id="5168" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5168" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5166 %add_ln57_91 = add i19 %mult_75, i19 %sext_ln41_191

]]></Node>
<StgValue><ssdm name="add_ln57_91"/></StgValue>
</operation>

<operation id="5169" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5169" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5167 %add_ln57_92 = add i19 %sext_ln41_192, i19 %sext_ln41_195

]]></Node>
<StgValue><ssdm name="add_ln57_92"/></StgValue>
</operation>

<operation id="5170" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5170" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5168 %add_ln57_93 = add i19 %add_ln57_92, i19 %add_ln57_91

]]></Node>
<StgValue><ssdm name="add_ln57_93"/></StgValue>
</operation>

<operation id="5171" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5171" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5169 %add_ln57_94 = add i19 %add_ln57_93, i19 %add_ln57_90

]]></Node>
<StgValue><ssdm name="add_ln57_94"/></StgValue>
</operation>

<operation id="5172" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5172" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5170 %add_ln57_95 = add i19 %sext_ln41_202, i19 %sext_ln41_206

]]></Node>
<StgValue><ssdm name="add_ln57_95"/></StgValue>
</operation>

<operation id="5173" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5173" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5171 %add_ln57_96 = add i19 %mult_123, i19 %sext_ln41_212

]]></Node>
<StgValue><ssdm name="add_ln57_96"/></StgValue>
</operation>

<operation id="5174" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5174" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5172 %add_ln57_97 = add i19 %add_ln57_96, i19 %add_ln57_95

]]></Node>
<StgValue><ssdm name="add_ln57_97"/></StgValue>
</operation>

<operation id="5175" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5175" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5173 %add_ln57_98 = add i19 %sext_ln41_225, i19 %sext_ln41_227

]]></Node>
<StgValue><ssdm name="add_ln57_98"/></StgValue>
</operation>

<operation id="5176" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5176" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5174 %add_ln57_99 = add i18 %sext_ln17_175, i18 %sext_ln17_178

]]></Node>
<StgValue><ssdm name="add_ln57_99"/></StgValue>
</operation>

<operation id="5177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5177" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5175 %sext_ln57_229 = sext i18 %add_ln57_99

]]></Node>
<StgValue><ssdm name="sext_ln57_229"/></StgValue>
</operation>

<operation id="5178" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5178" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5176 %add_ln57_100 = add i19 %sext_ln57_229, i19 %sext_ln41_238

]]></Node>
<StgValue><ssdm name="add_ln57_100"/></StgValue>
</operation>

<operation id="5179" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5179" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5177 %add_ln57_101 = add i19 %add_ln57_100, i19 %add_ln57_98

]]></Node>
<StgValue><ssdm name="add_ln57_101"/></StgValue>
</operation>

<operation id="5180" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5180" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5178 %add_ln57_102 = add i19 %add_ln57_101, i19 %add_ln57_97

]]></Node>
<StgValue><ssdm name="add_ln57_102"/></StgValue>
</operation>

<operation id="5181" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5181" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5179 %add_ln57_103 = add i19 %add_ln57_102, i19 %add_ln57_94

]]></Node>
<StgValue><ssdm name="add_ln57_103"/></StgValue>
</operation>

<operation id="5182" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5182" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5180 %add_ln57_104 = add i19 %sext_ln41_258, i19 %mult_254

]]></Node>
<StgValue><ssdm name="add_ln57_104"/></StgValue>
</operation>

<operation id="5183" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5183" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5181 %add_ln57_105 = add i19 %mult_268, i19 %sext_ln41_278

]]></Node>
<StgValue><ssdm name="add_ln57_105"/></StgValue>
</operation>

<operation id="5184" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5184" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5182 %add_ln57_106 = add i19 %add_ln57_105, i19 %add_ln57_104

]]></Node>
<StgValue><ssdm name="add_ln57_106"/></StgValue>
</operation>

<operation id="5185" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5185" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5183 %add_ln57_107 = add i19 %sext_ln41_287, i19 %sext_ln41_291

]]></Node>
<StgValue><ssdm name="add_ln57_107"/></StgValue>
</operation>

<operation id="5186" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5186" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5184 %add_ln57_108 = add i19 %mult_335, i19 %sext_ln41_306

]]></Node>
<StgValue><ssdm name="add_ln57_108"/></StgValue>
</operation>

<operation id="5187" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5187" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5185 %add_ln57_109 = add i19 %add_ln57_108, i19 %mult_324

]]></Node>
<StgValue><ssdm name="add_ln57_109"/></StgValue>
</operation>

<operation id="5188" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5188" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5186 %add_ln57_110 = add i19 %add_ln57_109, i19 %add_ln57_107

]]></Node>
<StgValue><ssdm name="add_ln57_110"/></StgValue>
</operation>

<operation id="5189" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5189" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5187 %add_ln57_111 = add i19 %add_ln57_110, i19 %add_ln57_106

]]></Node>
<StgValue><ssdm name="add_ln57_111"/></StgValue>
</operation>

<operation id="5190" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5190" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5188 %add_ln57_112 = add i19 %mult_362, i19 %sext_ln41_216

]]></Node>
<StgValue><ssdm name="add_ln57_112"/></StgValue>
</operation>

<operation id="5191" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5191" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5189 %add_ln57_113 = add i17 %sext_ln17_72, i17 %sext_ln17_24

]]></Node>
<StgValue><ssdm name="add_ln57_113"/></StgValue>
</operation>

<operation id="5192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5192" bw="19" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5190 %sext_ln57_26 = sext i17 %add_ln57_113

]]></Node>
<StgValue><ssdm name="sext_ln57_26"/></StgValue>
</operation>

<operation id="5193" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5193" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5191 %add_ln57_114 = add i19 %sext_ln57_26, i19 %add_ln57_112

]]></Node>
<StgValue><ssdm name="add_ln57_114"/></StgValue>
</operation>

<operation id="5194" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5194" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5192 %add_ln57_115 = add i16 %sext_ln17_36, i16 %sext_ln17_66

]]></Node>
<StgValue><ssdm name="add_ln57_115"/></StgValue>
</operation>

<operation id="5195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5195" bw="18" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5193 %sext_ln57_27 = sext i16 %add_ln57_115

]]></Node>
<StgValue><ssdm name="sext_ln57_27"/></StgValue>
</operation>

<operation id="5196" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5196" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5194 %add_ln57_116 = add i16 %sext_ln17_84, i16 624

]]></Node>
<StgValue><ssdm name="add_ln57_116"/></StgValue>
</operation>

<operation id="5197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5197" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5195 %sext_ln57_28 = sext i16 %add_ln57_116

]]></Node>
<StgValue><ssdm name="sext_ln57_28"/></StgValue>
</operation>

<operation id="5198" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5198" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5196 %add_ln57_117 = add i17 %sext_ln57_28, i17 %sext_ln17_78

]]></Node>
<StgValue><ssdm name="add_ln57_117"/></StgValue>
</operation>

<operation id="5199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5199" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5197 %sext_ln57_29 = sext i17 %add_ln57_117

]]></Node>
<StgValue><ssdm name="sext_ln57_29"/></StgValue>
</operation>

<operation id="5200" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5200" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5198 %add_ln57_118 = add i18 %sext_ln57_29, i18 %sext_ln57_27

]]></Node>
<StgValue><ssdm name="add_ln57_118"/></StgValue>
</operation>

<operation id="5201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5201" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5199 %sext_ln57_30 = sext i18 %add_ln57_118

]]></Node>
<StgValue><ssdm name="sext_ln57_30"/></StgValue>
</operation>

<operation id="5202" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5202" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5200 %add_ln57_119 = add i19 %sext_ln57_30, i19 %add_ln57_114

]]></Node>
<StgValue><ssdm name="add_ln57_119"/></StgValue>
</operation>

<operation id="5203" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5203" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5201 %add_ln57_120 = add i19 %add_ln57_119, i19 %add_ln57_111

]]></Node>
<StgValue><ssdm name="add_ln57_120"/></StgValue>
</operation>

<operation id="5204" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5204" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5202 %add_ln57_121 = add i19 %add_ln57_120, i19 %add_ln57_103

]]></Node>
<StgValue><ssdm name="add_ln57_121"/></StgValue>
</operation>

<operation id="5205" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5205" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5203 %add_ln57_122 = add i17 %sext_ln17_114, i17 %sext_ln17_124

]]></Node>
<StgValue><ssdm name="add_ln57_122"/></StgValue>
</operation>

<operation id="5206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5206" bw="19" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5204 %sext_ln57_230 = sext i17 %add_ln57_122

]]></Node>
<StgValue><ssdm name="sext_ln57_230"/></StgValue>
</operation>

<operation id="5207" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5207" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5205 %add_ln57_123 = add i19 %sext_ln57_230, i19 %mult_4

]]></Node>
<StgValue><ssdm name="add_ln57_123"/></StgValue>
</operation>

<operation id="5208" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5208" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5206 %add_ln57_124 = add i19 %sext_ln41_201, i19 %sext_ln41_207

]]></Node>
<StgValue><ssdm name="add_ln57_124"/></StgValue>
</operation>

<operation id="5209" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5209" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5207 %add_ln57_125 = add i19 %add_ln57_124, i19 %sext_ln41_187

]]></Node>
<StgValue><ssdm name="add_ln57_125"/></StgValue>
</operation>

<operation id="5210" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5210" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5208 %add_ln57_126 = add i19 %add_ln57_125, i19 %add_ln57_123

]]></Node>
<StgValue><ssdm name="add_ln57_126"/></StgValue>
</operation>

<operation id="5211" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5211" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5209 %add_ln57_127 = add i19 %sext_ln41_234, i19 %mult_230

]]></Node>
<StgValue><ssdm name="add_ln57_127"/></StgValue>
</operation>

<operation id="5212" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5212" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5210 %add_ln57_128 = add i19 %add_ln57_127, i19 %sext_ln41_213

]]></Node>
<StgValue><ssdm name="add_ln57_128"/></StgValue>
</operation>

<operation id="5213" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5213" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5211 %add_ln57_129 = add i19 %sext_ln41_266, i19 %sext_ln41_275

]]></Node>
<StgValue><ssdm name="add_ln57_129"/></StgValue>
</operation>

<operation id="5214" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5214" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5212 %add_ln57_130 = add i19 %add_ln57_129, i19 %sext_ln41_263

]]></Node>
<StgValue><ssdm name="add_ln57_130"/></StgValue>
</operation>

<operation id="5215" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5215" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5213 %add_ln57_131 = add i19 %add_ln57_130, i19 %add_ln57_128

]]></Node>
<StgValue><ssdm name="add_ln57_131"/></StgValue>
</operation>

<operation id="5216" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5216" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5214 %add_ln57_132 = add i19 %add_ln57_131, i19 %add_ln57_126

]]></Node>
<StgValue><ssdm name="add_ln57_132"/></StgValue>
</operation>

<operation id="5217" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5217" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5215 %add_ln57_133 = add i19 %sext_ln41_287, i19 %sext_ln41_299

]]></Node>
<StgValue><ssdm name="add_ln57_133"/></StgValue>
</operation>

<operation id="5218" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5218" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5216 %add_ln57_134 = add i19 %add_ln57_133, i19 %mult_286

]]></Node>
<StgValue><ssdm name="add_ln57_134"/></StgValue>
</operation>

<operation id="5219" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5219" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5217 %add_ln57_135 = add i19 %sext_ln41_307, i19 %mult_364

]]></Node>
<StgValue><ssdm name="add_ln57_135"/></StgValue>
</operation>

<operation id="5220" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5220" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5218 %add_ln57_136 = add i19 %add_ln57_135, i19 %sext_ln41_302

]]></Node>
<StgValue><ssdm name="add_ln57_136"/></StgValue>
</operation>

<operation id="5221" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5221" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5219 %add_ln57_137 = add i19 %add_ln57_136, i19 %add_ln57_134

]]></Node>
<StgValue><ssdm name="add_ln57_137"/></StgValue>
</operation>

<operation id="5222" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5222" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5220 %add_ln57_138 = add i16 %sext_ln17_49, i16 %sext_ln17_58

]]></Node>
<StgValue><ssdm name="add_ln57_138"/></StgValue>
</operation>

<operation id="5223" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5223" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5221 %sext_ln57_31 = sext i16 %add_ln57_138

]]></Node>
<StgValue><ssdm name="sext_ln57_31"/></StgValue>
</operation>

<operation id="5224" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5224" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5222 %add_ln57_139 = add i17 %sext_ln57_31, i17 %sext_ln17_12

]]></Node>
<StgValue><ssdm name="add_ln57_139"/></StgValue>
</operation>

<operation id="5225" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5225" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5223 %sext_ln57_32 = sext i17 %add_ln57_139

]]></Node>
<StgValue><ssdm name="sext_ln57_32"/></StgValue>
</operation>

<operation id="5226" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5226" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5224 %add_ln57_140 = add i16 %sext_ln17_102, i16 65424

]]></Node>
<StgValue><ssdm name="add_ln57_140"/></StgValue>
</operation>

<operation id="5227" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5227" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5225 %sext_ln57_33 = sext i16 %add_ln57_140

]]></Node>
<StgValue><ssdm name="sext_ln57_33"/></StgValue>
</operation>

<operation id="5228" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5228" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5226 %add_ln57_141 = add i17 %sext_ln57_33, i17 %sext_ln17_64

]]></Node>
<StgValue><ssdm name="add_ln57_141"/></StgValue>
</operation>

<operation id="5229" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5229" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5227 %sext_ln57_34 = sext i17 %add_ln57_141

]]></Node>
<StgValue><ssdm name="sext_ln57_34"/></StgValue>
</operation>

<operation id="5230" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5230" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5228 %add_ln57_142 = add i18 %sext_ln57_34, i18 %sext_ln57_32

]]></Node>
<StgValue><ssdm name="add_ln57_142"/></StgValue>
</operation>

<operation id="5231" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5231" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5229 %sext_ln57_35 = sext i18 %add_ln57_142

]]></Node>
<StgValue><ssdm name="sext_ln57_35"/></StgValue>
</operation>

<operation id="5232" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5232" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5230 %add_ln57_143 = add i19 %sext_ln57_35, i19 %add_ln57_137

]]></Node>
<StgValue><ssdm name="add_ln57_143"/></StgValue>
</operation>

<operation id="5233" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5233" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5231 %add_ln57_144 = add i19 %add_ln57_143, i19 %add_ln57_132

]]></Node>
<StgValue><ssdm name="add_ln57_144"/></StgValue>
</operation>

<operation id="5234" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5234" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5232 %add_ln57_145 = add i19 %mult_6, i19 %sext_ln41_186

]]></Node>
<StgValue><ssdm name="add_ln57_145"/></StgValue>
</operation>

<operation id="5235" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5235" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5233 %add_ln57_146 = add i17 %sext_ln17_143, i17 %sext_ln17_146

]]></Node>
<StgValue><ssdm name="add_ln57_146"/></StgValue>
</operation>

<operation id="5236" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5236" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5234 %sext_ln57_231 = sext i17 %add_ln57_146

]]></Node>
<StgValue><ssdm name="sext_ln57_231"/></StgValue>
</operation>

<operation id="5237" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5237" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5235 %add_ln57_147 = add i18 %sext_ln57_231, i18 %sext_ln17_136

]]></Node>
<StgValue><ssdm name="add_ln57_147"/></StgValue>
</operation>

<operation id="5238" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5238" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5236 %sext_ln57_232 = sext i18 %add_ln57_147

]]></Node>
<StgValue><ssdm name="sext_ln57_232"/></StgValue>
</operation>

<operation id="5239" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5239" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5237 %add_ln57_148 = add i19 %sext_ln57_232, i19 %add_ln57_145

]]></Node>
<StgValue><ssdm name="add_ln57_148"/></StgValue>
</operation>

<operation id="5240" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5240" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5238 %add_ln57_149 = add i19 %sext_ln41_217, i19 %sext_ln41_225

]]></Node>
<StgValue><ssdm name="add_ln57_149"/></StgValue>
</operation>

<operation id="5241" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5241" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5239 %add_ln57_150 = add i19 %add_ln57_149, i19 %sext_ln41_208

]]></Node>
<StgValue><ssdm name="add_ln57_150"/></StgValue>
</operation>

<operation id="5242" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5242" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5240 %add_ln57_151 = add i18 %sext_ln17_168, i18 %sext_ln17_177

]]></Node>
<StgValue><ssdm name="add_ln57_151"/></StgValue>
</operation>

<operation id="5243" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5243" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5241 %sext_ln57_233 = sext i18 %add_ln57_151

]]></Node>
<StgValue><ssdm name="sext_ln57_233"/></StgValue>
</operation>

<operation id="5244" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5244" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5242 %add_ln57_152 = add i19 %sext_ln57_233, i19 %sext_ln41_228

]]></Node>
<StgValue><ssdm name="add_ln57_152"/></StgValue>
</operation>

<operation id="5245" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5245" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5243 %add_ln57_153 = add i19 %add_ln57_152, i19 %add_ln57_150

]]></Node>
<StgValue><ssdm name="add_ln57_153"/></StgValue>
</operation>

<operation id="5246" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5246" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5244 %add_ln57_154 = add i19 %add_ln57_153, i19 %add_ln57_148

]]></Node>
<StgValue><ssdm name="add_ln57_154"/></StgValue>
</operation>

<operation id="5247" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5247" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5245 %add_ln57_155 = add i18 %sext_ln17_187, i18 %sext_ln17_194

]]></Node>
<StgValue><ssdm name="add_ln57_155"/></StgValue>
</operation>

<operation id="5248" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5248" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5246 %sext_ln57_234 = sext i18 %add_ln57_155

]]></Node>
<StgValue><ssdm name="sext_ln57_234"/></StgValue>
</operation>

<operation id="5249" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5249" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5247 %add_ln57_156 = add i19 %sext_ln57_234, i19 %sext_ln41_260

]]></Node>
<StgValue><ssdm name="add_ln57_156"/></StgValue>
</operation>

<operation id="5250" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5250" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5248 %add_ln57_157 = add i18 %sext_ln17_203, i18 %sext_ln17_206

]]></Node>
<StgValue><ssdm name="add_ln57_157"/></StgValue>
</operation>

<operation id="5251" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5251" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5249 %sext_ln57_235 = sext i18 %add_ln57_157

]]></Node>
<StgValue><ssdm name="sext_ln57_235"/></StgValue>
</operation>

<operation id="5252" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5252" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5250 %add_ln57_158 = add i19 %sext_ln57_235, i19 %sext_ln41_294

]]></Node>
<StgValue><ssdm name="add_ln57_158"/></StgValue>
</operation>

<operation id="5253" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5253" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5251 %add_ln57_159 = add i19 %add_ln57_158, i19 %add_ln57_156

]]></Node>
<StgValue><ssdm name="add_ln57_159"/></StgValue>
</operation>

<operation id="5254" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5254" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5252 %add_ln57_160 = add i16 %sext_ln17_6, i16 %sext_ln17_19

]]></Node>
<StgValue><ssdm name="add_ln57_160"/></StgValue>
</operation>

<operation id="5255" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5255" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5253 %sext_ln57_36 = sext i16 %add_ln57_160

]]></Node>
<StgValue><ssdm name="sext_ln57_36"/></StgValue>
</operation>

<operation id="5256" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5256" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5254 %add_ln57_161 = add i17 %sext_ln57_36, i17 %sext_ln17_7

]]></Node>
<StgValue><ssdm name="add_ln57_161"/></StgValue>
</operation>

<operation id="5257" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5257" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5255 %sext_ln57_37 = sext i17 %add_ln57_161

]]></Node>
<StgValue><ssdm name="sext_ln57_37"/></StgValue>
</operation>

<operation id="5258" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5258" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5256 %add_ln57_162 = add i16 %sext_ln17_107, i16 64864

]]></Node>
<StgValue><ssdm name="add_ln57_162"/></StgValue>
</operation>

<operation id="5259" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5259" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5257 %sext_ln57_38 = sext i16 %add_ln57_162

]]></Node>
<StgValue><ssdm name="sext_ln57_38"/></StgValue>
</operation>

<operation id="5260" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5260" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5258 %add_ln57_163 = add i17 %sext_ln57_38, i17 %sext_ln17_98

]]></Node>
<StgValue><ssdm name="add_ln57_163"/></StgValue>
</operation>

<operation id="5261" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5261" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5259 %sext_ln57_39 = sext i17 %add_ln57_163

]]></Node>
<StgValue><ssdm name="sext_ln57_39"/></StgValue>
</operation>

<operation id="5262" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5262" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5260 %add_ln57_164 = add i18 %sext_ln57_39, i18 %sext_ln57_37

]]></Node>
<StgValue><ssdm name="add_ln57_164"/></StgValue>
</operation>

<operation id="5263" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5263" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5261 %sext_ln57_40 = sext i18 %add_ln57_164

]]></Node>
<StgValue><ssdm name="sext_ln57_40"/></StgValue>
</operation>

<operation id="5264" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5264" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5262 %add_ln57_165 = add i19 %sext_ln57_40, i19 %add_ln57_159

]]></Node>
<StgValue><ssdm name="add_ln57_165"/></StgValue>
</operation>

<operation id="5265" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5265" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5263 %add_ln57_166 = add i19 %add_ln57_165, i19 %add_ln57_154

]]></Node>
<StgValue><ssdm name="add_ln57_166"/></StgValue>
</operation>

<operation id="5266" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5266" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5264 %add_ln57_167 = add i19 %sext_ln41_179, i19 %sext_ln41_190

]]></Node>
<StgValue><ssdm name="add_ln57_167"/></StgValue>
</operation>

<operation id="5267" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5267" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5265 %add_ln57_168 = add i19 %add_ln57_167, i19 %sext_ln41

]]></Node>
<StgValue><ssdm name="add_ln57_168"/></StgValue>
</operation>

<operation id="5268" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5268" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5266 %add_ln57_169 = add i17 %sext_ln17_141, i17 %sext_ln17_143

]]></Node>
<StgValue><ssdm name="add_ln57_169"/></StgValue>
</operation>

<operation id="5269" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5269" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5267 %sext_ln57_236 = sext i17 %add_ln57_169

]]></Node>
<StgValue><ssdm name="sext_ln57_236"/></StgValue>
</operation>

<operation id="5270" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5270" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5268 %add_ln57_170 = add i18 %sext_ln57_236, i18 %sext_ln17_140

]]></Node>
<StgValue><ssdm name="add_ln57_170"/></StgValue>
</operation>

<operation id="5271" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5271" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5269 %sext_ln57_237 = sext i18 %add_ln57_170

]]></Node>
<StgValue><ssdm name="sext_ln57_237"/></StgValue>
</operation>

<operation id="5272" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5272" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5270 %add_ln57_171 = add i19 %sext_ln57_237, i19 %add_ln57_168

]]></Node>
<StgValue><ssdm name="add_ln57_171"/></StgValue>
</operation>

<operation id="5273" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5273" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5271 %add_ln57_172 = add i18 %sext_ln17_152, i18 %sext_ln17_155

]]></Node>
<StgValue><ssdm name="add_ln57_172"/></StgValue>
</operation>

<operation id="5274" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5274" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5272 %sext_ln57_238 = sext i18 %add_ln57_172

]]></Node>
<StgValue><ssdm name="sext_ln57_238"/></StgValue>
</operation>

<operation id="5275" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5275" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5273 %add_ln57_173 = add i19 %sext_ln57_238, i19 %sext_ln41_203

]]></Node>
<StgValue><ssdm name="add_ln57_173"/></StgValue>
</operation>

<operation id="5276" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5276" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5274 %add_ln57_174 = add i18 %sext_ln17_157, i18 %sext_ln17_161

]]></Node>
<StgValue><ssdm name="add_ln57_174"/></StgValue>
</operation>

<operation id="5277" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5277" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5275 %sext_ln57_239 = sext i18 %add_ln57_174

]]></Node>
<StgValue><ssdm name="sext_ln57_239"/></StgValue>
</operation>

<operation id="5278" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5278" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5276 %add_ln57_175 = add i19 %sext_ln41_237, i19 %mult_233

]]></Node>
<StgValue><ssdm name="add_ln57_175"/></StgValue>
</operation>

<operation id="5279" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5279" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5277 %add_ln57_176 = add i19 %add_ln57_175, i19 %sext_ln57_239

]]></Node>
<StgValue><ssdm name="add_ln57_176"/></StgValue>
</operation>

<operation id="5280" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5280" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5278 %add_ln57_177 = add i19 %add_ln57_176, i19 %add_ln57_173

]]></Node>
<StgValue><ssdm name="add_ln57_177"/></StgValue>
</operation>

<operation id="5281" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5281" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5279 %add_ln57_178 = add i19 %add_ln57_177, i19 %add_ln57_171

]]></Node>
<StgValue><ssdm name="add_ln57_178"/></StgValue>
</operation>

<operation id="5282" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5282" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5280 %add_ln57_179 = add i19 %sext_ln41_286, i19 %sext_ln41_292

]]></Node>
<StgValue><ssdm name="add_ln57_179"/></StgValue>
</operation>

<operation id="5283" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5283" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5281 %add_ln57_180 = add i19 %add_ln57_179, i19 %mult_286

]]></Node>
<StgValue><ssdm name="add_ln57_180"/></StgValue>
</operation>

<operation id="5284" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5284" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5282 %add_ln57_181 = add i18 %sext_ln17_207, i18 %sext_ln17_118

]]></Node>
<StgValue><ssdm name="add_ln57_181"/></StgValue>
</operation>

<operation id="5285" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5285" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5283 %sext_ln57_240 = sext i18 %add_ln57_181

]]></Node>
<StgValue><ssdm name="sext_ln57_240"/></StgValue>
</operation>

<operation id="5286" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5286" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5284 %add_ln57_182 = add i19 %sext_ln57_240, i19 %mult_346

]]></Node>
<StgValue><ssdm name="add_ln57_182"/></StgValue>
</operation>

<operation id="5287" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5287" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5285 %add_ln57_183 = add i19 %add_ln57_182, i19 %add_ln57_180

]]></Node>
<StgValue><ssdm name="add_ln57_183"/></StgValue>
</operation>

<operation id="5288" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5288" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5286 %add_ln57_184 = add i16 %sext_ln17_23, i16 %sext_ln17_49

]]></Node>
<StgValue><ssdm name="add_ln57_184"/></StgValue>
</operation>

<operation id="5289" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5289" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5287 %sext_ln57_41 = sext i16 %add_ln57_184

]]></Node>
<StgValue><ssdm name="sext_ln57_41"/></StgValue>
</operation>

<operation id="5290" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5290" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5288 %add_ln57_185 = add i17 %sext_ln57_41, i17 %sext_ln17_16

]]></Node>
<StgValue><ssdm name="add_ln57_185"/></StgValue>
</operation>

<operation id="5291" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5291" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5289 %sext_ln57_42 = sext i17 %add_ln57_185

]]></Node>
<StgValue><ssdm name="sext_ln57_42"/></StgValue>
</operation>

<operation id="5292" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5292" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5290 %add_ln57_186 = add i16 %sext_ln17_60, i16 %sext_ln17_66

]]></Node>
<StgValue><ssdm name="add_ln57_186"/></StgValue>
</operation>

<operation id="5293" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5293" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5291 %sext_ln57_43 = sext i16 %add_ln57_186

]]></Node>
<StgValue><ssdm name="sext_ln57_43"/></StgValue>
</operation>

<operation id="5294" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5294" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5292 %add_ln57_187 = add i16 %sext_ln17_105, i16 64784

]]></Node>
<StgValue><ssdm name="add_ln57_187"/></StgValue>
</operation>

<operation id="5295" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5295" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5293 %sext_ln57_44 = sext i16 %add_ln57_187

]]></Node>
<StgValue><ssdm name="sext_ln57_44"/></StgValue>
</operation>

<operation id="5296" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5296" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5294 %add_ln57_188 = add i17 %sext_ln57_44, i17 %sext_ln57_43

]]></Node>
<StgValue><ssdm name="add_ln57_188"/></StgValue>
</operation>

<operation id="5297" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5297" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5295 %sext_ln57_45 = sext i17 %add_ln57_188

]]></Node>
<StgValue><ssdm name="sext_ln57_45"/></StgValue>
</operation>

<operation id="5298" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5298" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5296 %add_ln57_189 = add i18 %sext_ln57_45, i18 %sext_ln57_42

]]></Node>
<StgValue><ssdm name="add_ln57_189"/></StgValue>
</operation>

<operation id="5299" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5299" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5297 %sext_ln57_46 = sext i18 %add_ln57_189

]]></Node>
<StgValue><ssdm name="sext_ln57_46"/></StgValue>
</operation>

<operation id="5300" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5300" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5298 %add_ln57_190 = add i19 %sext_ln57_46, i19 %add_ln57_183

]]></Node>
<StgValue><ssdm name="add_ln57_190"/></StgValue>
</operation>

<operation id="5301" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5301" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5299 %add_ln57_191 = add i19 %add_ln57_190, i19 %add_ln57_178

]]></Node>
<StgValue><ssdm name="add_ln57_191"/></StgValue>
</operation>

<operation id="5302" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5302" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5300 %add_ln57_192 = add i19 %mult_7, i19 %sext_ln41_209

]]></Node>
<StgValue><ssdm name="add_ln57_192"/></StgValue>
</operation>

<operation id="5303" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5303" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5301 %add_ln57_193 = add i19 %sext_ln41_214, i19 %mult_139

]]></Node>
<StgValue><ssdm name="add_ln57_193"/></StgValue>
</operation>

<operation id="5304" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5304" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5302 %add_ln57_194 = add i19 %add_ln57_193, i19 %sext_ln41_210

]]></Node>
<StgValue><ssdm name="add_ln57_194"/></StgValue>
</operation>

<operation id="5305" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5305" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5303 %add_ln57_195 = add i19 %add_ln57_194, i19 %add_ln57_192

]]></Node>
<StgValue><ssdm name="add_ln57_195"/></StgValue>
</operation>

<operation id="5306" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5306" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5304 %add_ln57_196 = add i19 %sext_ln41_234, i19 %mult_234

]]></Node>
<StgValue><ssdm name="add_ln57_196"/></StgValue>
</operation>

<operation id="5307" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5307" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5305 %add_ln57_197 = add i19 %add_ln57_196, i19 %sext_ln41_225

]]></Node>
<StgValue><ssdm name="add_ln57_197"/></StgValue>
</operation>

<operation id="5308" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5308" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5306 %add_ln57_198 = add i19 %sext_ln41_281, i19 %sext_ln41_292

]]></Node>
<StgValue><ssdm name="add_ln57_198"/></StgValue>
</operation>

<operation id="5309" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5309" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5307 %add_ln57_199 = add i19 %add_ln57_198, i19 %sext_ln41_267

]]></Node>
<StgValue><ssdm name="add_ln57_199"/></StgValue>
</operation>

<operation id="5310" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5310" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5308 %add_ln57_200 = add i19 %add_ln57_199, i19 %add_ln57_197

]]></Node>
<StgValue><ssdm name="add_ln57_200"/></StgValue>
</operation>

<operation id="5311" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5311" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5309 %add_ln57_201 = add i19 %add_ln57_200, i19 %add_ln57_195

]]></Node>
<StgValue><ssdm name="add_ln57_201"/></StgValue>
</operation>

<operation id="5312" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5312" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5310 %add_ln57_202 = add i19 %sext_ln41_302, i19 %mult_346

]]></Node>
<StgValue><ssdm name="add_ln57_202"/></StgValue>
</operation>

<operation id="5313" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5313" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5311 %add_ln57_203 = add i16 %sext_ln17_9, i16 %sext_ln17_19

]]></Node>
<StgValue><ssdm name="add_ln57_203"/></StgValue>
</operation>

<operation id="5314" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5314" bw="18" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5312 %sext_ln57_241 = sext i16 %add_ln57_203

]]></Node>
<StgValue><ssdm name="sext_ln57_241"/></StgValue>
</operation>

<operation id="5315" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5315" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5313 %add_ln57_204 = add i18 %sext_ln57_241, i18 %sext_ln17_207

]]></Node>
<StgValue><ssdm name="add_ln57_204"/></StgValue>
</operation>

<operation id="5316" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5316" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5314 %sext_ln57_242 = sext i18 %add_ln57_204

]]></Node>
<StgValue><ssdm name="sext_ln57_242"/></StgValue>
</operation>

<operation id="5317" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5317" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5315 %add_ln57_205 = add i19 %sext_ln57_242, i19 %add_ln57_202

]]></Node>
<StgValue><ssdm name="add_ln57_205"/></StgValue>
</operation>

<operation id="5318" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5318" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5316 %add_ln57_206 = add i16 %sext_ln17_71, i16 %sext_ln17_91

]]></Node>
<StgValue><ssdm name="add_ln57_206"/></StgValue>
</operation>

<operation id="5319" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5319" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5317 %sext_ln57_48 = sext i16 %add_ln57_206

]]></Node>
<StgValue><ssdm name="sext_ln57_48"/></StgValue>
</operation>

<operation id="5320" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5320" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5318 %add_ln57_207 = add i17 %sext_ln57_48, i17 %sext_ln17_64

]]></Node>
<StgValue><ssdm name="add_ln57_207"/></StgValue>
</operation>

<operation id="5321" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5321" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5319 %sext_ln57_49 = sext i17 %add_ln57_207

]]></Node>
<StgValue><ssdm name="sext_ln57_49"/></StgValue>
</operation>

<operation id="5322" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5322" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5320 %add_ln57_208 = add i16 %sext_ln17_105, i16 64976

]]></Node>
<StgValue><ssdm name="add_ln57_208"/></StgValue>
</operation>

<operation id="5323" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5323" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5321 %sext_ln57_50 = sext i16 %add_ln57_208

]]></Node>
<StgValue><ssdm name="sext_ln57_50"/></StgValue>
</operation>

<operation id="5324" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5324" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5322 %add_ln57_209 = add i17 %sext_ln57_50, i17 %sext_ln17_98

]]></Node>
<StgValue><ssdm name="add_ln57_209"/></StgValue>
</operation>

<operation id="5325" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5325" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5323 %sext_ln57_51 = sext i17 %add_ln57_209

]]></Node>
<StgValue><ssdm name="sext_ln57_51"/></StgValue>
</operation>

<operation id="5326" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5326" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5324 %add_ln57_210 = add i18 %sext_ln57_51, i18 %sext_ln57_49

]]></Node>
<StgValue><ssdm name="add_ln57_210"/></StgValue>
</operation>

<operation id="5327" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5327" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5325 %sext_ln57_52 = sext i18 %add_ln57_210

]]></Node>
<StgValue><ssdm name="sext_ln57_52"/></StgValue>
</operation>

<operation id="5328" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5328" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5326 %add_ln57_211 = add i19 %sext_ln57_52, i19 %add_ln57_205

]]></Node>
<StgValue><ssdm name="add_ln57_211"/></StgValue>
</operation>

<operation id="5329" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5329" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5327 %add_ln57_212 = add i19 %add_ln57_211, i19 %add_ln57_201

]]></Node>
<StgValue><ssdm name="add_ln57_212"/></StgValue>
</operation>

<operation id="5330" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5330" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5328 %add_ln57_213 = add i19 %mult_7, i19 %sext_ln41_177

]]></Node>
<StgValue><ssdm name="add_ln57_213"/></StgValue>
</operation>

<operation id="5331" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5331" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5329 %add_ln57_214 = add i19 %sext_ln41_260, i19 %sext_ln41_280

]]></Node>
<StgValue><ssdm name="add_ln57_214"/></StgValue>
</operation>

<operation id="5332" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5332" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5330 %add_ln57_215 = add i19 %add_ln57_214, i19 %sext_ln41_187

]]></Node>
<StgValue><ssdm name="add_ln57_215"/></StgValue>
</operation>

<operation id="5333" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5333" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5331 %add_ln57_216 = add i19 %add_ln57_215, i19 %add_ln57_213

]]></Node>
<StgValue><ssdm name="add_ln57_216"/></StgValue>
</operation>

<operation id="5334" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5334" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5332 %add_ln57_217 = add i19 %mult_369, i19 %sext_ln41_269

]]></Node>
<StgValue><ssdm name="add_ln57_217"/></StgValue>
</operation>

<operation id="5335" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5335" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5333 %add_ln57_218 = add i16 %sext_ln17_2, i16 %sext_ln17_19

]]></Node>
<StgValue><ssdm name="add_ln57_218"/></StgValue>
</operation>

<operation id="5336" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5336" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5334 %sext_ln57_53 = sext i16 %add_ln57_218

]]></Node>
<StgValue><ssdm name="sext_ln57_53"/></StgValue>
</operation>

<operation id="5337" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5337" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5335 %add_ln57_219 = add i17 %sext_ln57_53, i17 %sext_ln17_62

]]></Node>
<StgValue><ssdm name="add_ln57_219"/></StgValue>
</operation>

<operation id="5338" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5338" bw="19" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5336 %sext_ln57_54 = sext i17 %add_ln57_219

]]></Node>
<StgValue><ssdm name="sext_ln57_54"/></StgValue>
</operation>

<operation id="5339" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5339" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5337 %add_ln57_220 = add i19 %sext_ln57_54, i19 %add_ln57_217

]]></Node>
<StgValue><ssdm name="add_ln57_220"/></StgValue>
</operation>

<operation id="5340" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5340" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5338 %add_ln57_221 = add i19 %add_ln57_220, i19 %add_ln57_216

]]></Node>
<StgValue><ssdm name="add_ln57_221"/></StgValue>
</operation>

<operation id="5341" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5341" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5339 %add_ln57_222 = add i16 %sext_ln17_84, i16 %sext_ln17_88

]]></Node>
<StgValue><ssdm name="add_ln57_222"/></StgValue>
</operation>

<operation id="5342" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5342" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5340 %sext_ln57_55 = sext i16 %add_ln57_222

]]></Node>
<StgValue><ssdm name="sext_ln57_55"/></StgValue>
</operation>

<operation id="5343" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5343" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5341 %add_ln57_223 = add i17 %sext_ln57_55, i17 %sext_ln17_57

]]></Node>
<StgValue><ssdm name="add_ln57_223"/></StgValue>
</operation>

<operation id="5344" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5344" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5342 %sext_ln57_56 = sext i17 %add_ln57_223

]]></Node>
<StgValue><ssdm name="sext_ln57_56"/></StgValue>
</operation>

<operation id="5345" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5345" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5343 %add_ln57_224 = add i18 %sext_ln57_56, i18 %sext_ln57_22

]]></Node>
<StgValue><ssdm name="add_ln57_224"/></StgValue>
</operation>

<operation id="5346" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5346" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5344 %sext_ln57_57 = sext i18 %add_ln57_224

]]></Node>
<StgValue><ssdm name="sext_ln57_57"/></StgValue>
</operation>

<operation id="5347" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5347" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5345 %add_ln57_225 = add i16 %sext_ln17_91, i16 %sext_ln17_102

]]></Node>
<StgValue><ssdm name="add_ln57_225"/></StgValue>
</operation>

<operation id="5348" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5348" bw="18" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5346 %sext_ln57_58 = sext i16 %add_ln57_225

]]></Node>
<StgValue><ssdm name="sext_ln57_58"/></StgValue>
</operation>

<operation id="5349" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5349" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5347 %add_ln57_226 = add i16 %sext_ln17_110, i16 64640

]]></Node>
<StgValue><ssdm name="add_ln57_226"/></StgValue>
</operation>

<operation id="5350" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5350" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5348 %sext_ln57_59 = sext i16 %add_ln57_226

]]></Node>
<StgValue><ssdm name="sext_ln57_59"/></StgValue>
</operation>

<operation id="5351" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5351" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5349 %add_ln57_227 = add i17 %sext_ln57_59, i17 %sext_ln17_106

]]></Node>
<StgValue><ssdm name="add_ln57_227"/></StgValue>
</operation>

<operation id="5352" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5352" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5350 %sext_ln57_60 = sext i17 %add_ln57_227

]]></Node>
<StgValue><ssdm name="sext_ln57_60"/></StgValue>
</operation>

<operation id="5353" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5353" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5351 %add_ln57_228 = add i18 %sext_ln57_60, i18 %sext_ln57_58

]]></Node>
<StgValue><ssdm name="add_ln57_228"/></StgValue>
</operation>

<operation id="5354" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5354" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5352 %sext_ln57_61 = sext i18 %add_ln57_228

]]></Node>
<StgValue><ssdm name="sext_ln57_61"/></StgValue>
</operation>

<operation id="5355" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5355" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5353 %add_ln57_229 = add i19 %sext_ln57_61, i19 %sext_ln57_57

]]></Node>
<StgValue><ssdm name="add_ln57_229"/></StgValue>
</operation>

<operation id="5356" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5356" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5354 %add_ln57_230 = add i19 %add_ln57_229, i19 %add_ln57_221

]]></Node>
<StgValue><ssdm name="add_ln57_230"/></StgValue>
</operation>

<operation id="5357" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5357" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5355 %add_ln57_231 = add i18 %sext_ln17, i18 %sext_ln17_126

]]></Node>
<StgValue><ssdm name="add_ln57_231"/></StgValue>
</operation>

<operation id="5358" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5358" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5356 %sext_ln57_243 = sext i18 %add_ln57_231

]]></Node>
<StgValue><ssdm name="sext_ln57_243"/></StgValue>
</operation>

<operation id="5359" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5359" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5357 %add_ln57_232 = add i19 %sext_ln41_225, i19 %mult_171

]]></Node>
<StgValue><ssdm name="add_ln57_232"/></StgValue>
</operation>

<operation id="5360" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5360" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5358 %add_ln57_233 = add i19 %add_ln57_232, i19 %sext_ln57_243

]]></Node>
<StgValue><ssdm name="add_ln57_233"/></StgValue>
</operation>

<operation id="5361" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5361" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5359 %add_ln57_234 = add i19 %mult_194, i19 %sext_ln41_263

]]></Node>
<StgValue><ssdm name="add_ln57_234"/></StgValue>
</operation>

<operation id="5362" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5362" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5360 %add_ln57_235 = add i19 %sext_ln41_264, i19 %sext_ln41_280

]]></Node>
<StgValue><ssdm name="add_ln57_235"/></StgValue>
</operation>

<operation id="5363" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5363" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5361 %add_ln57_236 = add i19 %add_ln57_235, i19 %add_ln57_234

]]></Node>
<StgValue><ssdm name="add_ln57_236"/></StgValue>
</operation>

<operation id="5364" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5364" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5362 %add_ln57_237 = add i19 %add_ln57_236, i19 %add_ln57_233

]]></Node>
<StgValue><ssdm name="add_ln57_237"/></StgValue>
</operation>

<operation id="5365" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5365" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5363 %add_ln57_238 = add i19 %sext_ln41_295, i19 %sext_ln41_303

]]></Node>
<StgValue><ssdm name="add_ln57_238"/></StgValue>
</operation>

<operation id="5366" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5366" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5364 %add_ln57_239 = add i19 %sext_ln41_314, i19 %sext_ln41_246

]]></Node>
<StgValue><ssdm name="add_ln57_239"/></StgValue>
</operation>

<operation id="5367" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5367" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5365 %add_ln57_240 = add i19 %add_ln57_239, i19 %add_ln57_238

]]></Node>
<StgValue><ssdm name="add_ln57_240"/></StgValue>
</operation>

<operation id="5368" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5368" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5366 %add_ln57_241 = add i16 %sext_ln17_75, i16 %sext_ln17_91

]]></Node>
<StgValue><ssdm name="add_ln57_241"/></StgValue>
</operation>

<operation id="5369" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5369" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5367 %sext_ln57_62 = sext i16 %add_ln57_241

]]></Node>
<StgValue><ssdm name="sext_ln57_62"/></StgValue>
</operation>

<operation id="5370" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5370" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5368 %add_ln57_242 = add i16 %sext_ln17_105, i16 64960

]]></Node>
<StgValue><ssdm name="add_ln57_242"/></StgValue>
</operation>

<operation id="5371" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5371" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5369 %sext_ln57_63 = sext i16 %add_ln57_242

]]></Node>
<StgValue><ssdm name="sext_ln57_63"/></StgValue>
</operation>

<operation id="5372" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5372" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5370 %add_ln57_243 = add i17 %sext_ln57_63, i17 %sext_ln57_62

]]></Node>
<StgValue><ssdm name="add_ln57_243"/></StgValue>
</operation>

<operation id="5373" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5373" bw="19" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5371 %sext_ln57_64 = sext i17 %add_ln57_243

]]></Node>
<StgValue><ssdm name="sext_ln57_64"/></StgValue>
</operation>

<operation id="5374" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5374" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5372 %add_ln57_244 = add i19 %sext_ln57_64, i19 %add_ln57_240

]]></Node>
<StgValue><ssdm name="add_ln57_244"/></StgValue>
</operation>

<operation id="5375" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5375" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5373 %add_ln57_245 = add i19 %add_ln57_244, i19 %add_ln57_237

]]></Node>
<StgValue><ssdm name="add_ln57_245"/></StgValue>
</operation>

<operation id="5376" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5376" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5374 %add_ln57_246 = add i18 %sext_ln17_116, i18 %sext_ln17_120

]]></Node>
<StgValue><ssdm name="add_ln57_246"/></StgValue>
</operation>

<operation id="5377" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5377" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5375 %add_ln57_247 = add i18 %add_ln57_246, i18 %sext_ln17_93

]]></Node>
<StgValue><ssdm name="add_ln57_247"/></StgValue>
</operation>

<operation id="5378" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5378" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5376 %sext_ln57_244 = sext i18 %add_ln57_247

]]></Node>
<StgValue><ssdm name="sext_ln57_244"/></StgValue>
</operation>

<operation id="5379" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5379" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5377 %add_ln57_248 = add i19 %sext_ln41_183, i19 %sext_ln41_186

]]></Node>
<StgValue><ssdm name="add_ln57_248"/></StgValue>
</operation>

<operation id="5380" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5380" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5378 %add_ln57_249 = add i19 %sext_ln41_219, i19 %sext_ln41_237

]]></Node>
<StgValue><ssdm name="add_ln57_249"/></StgValue>
</operation>

<operation id="5381" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5381" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5379 %add_ln57_250 = add i19 %add_ln57_249, i19 %add_ln57_248

]]></Node>
<StgValue><ssdm name="add_ln57_250"/></StgValue>
</operation>

<operation id="5382" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5382" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5380 %add_ln57_251 = add i19 %add_ln57_250, i19 %sext_ln57_244

]]></Node>
<StgValue><ssdm name="add_ln57_251"/></StgValue>
</operation>

<operation id="5383" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5383" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5381 %add_ln57_252 = add i19 %mult_236, i19 %mult_260

]]></Node>
<StgValue><ssdm name="add_ln57_252"/></StgValue>
</operation>

<operation id="5384" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5384" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5382 %add_ln57_253 = add i19 %add_ln57_252, i19 %sext_ln41_248

]]></Node>
<StgValue><ssdm name="add_ln57_253"/></StgValue>
</operation>

<operation id="5385" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5385" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5383 %add_ln57_254 = add i19 %sext_ln41_276, i19 %sext_ln41_291

]]></Node>
<StgValue><ssdm name="add_ln57_254"/></StgValue>
</operation>

<operation id="5386" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5386" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5384 %add_ln57_255 = add i19 %sext_ln41_300, i19 %mult_341

]]></Node>
<StgValue><ssdm name="add_ln57_255"/></StgValue>
</operation>

<operation id="5387" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5387" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5385 %add_ln57_256 = add i19 %add_ln57_255, i19 %add_ln57_254

]]></Node>
<StgValue><ssdm name="add_ln57_256"/></StgValue>
</operation>

<operation id="5388" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5388" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5386 %add_ln57_257 = add i19 %add_ln57_256, i19 %add_ln57_253

]]></Node>
<StgValue><ssdm name="add_ln57_257"/></StgValue>
</operation>

<operation id="5389" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5389" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5387 %add_ln57_258 = add i19 %add_ln57_257, i19 %add_ln57_251

]]></Node>
<StgValue><ssdm name="add_ln57_258"/></StgValue>
</operation>

<operation id="5390" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5390" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5388 %add_ln57_259 = add i18 %sext_ln17_100, i18 %sext_ln17_14

]]></Node>
<StgValue><ssdm name="add_ln57_259"/></StgValue>
</operation>

<operation id="5391" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5391" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5389 %sext_ln57_65 = sext i18 %add_ln57_259

]]></Node>
<StgValue><ssdm name="sext_ln57_65"/></StgValue>
</operation>

<operation id="5392" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5392" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5390 %add_ln57_260 = add i19 %sext_ln57_65, i19 %mult_371

]]></Node>
<StgValue><ssdm name="add_ln57_260"/></StgValue>
</operation>

<operation id="5393" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5393" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5391 %add_ln57_261 = add i17 %sext_ln17_25, i17 %sext_ln17_43

]]></Node>
<StgValue><ssdm name="add_ln57_261"/></StgValue>
</operation>

<operation id="5394" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5394" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5392 %sext_ln57_66 = sext i17 %add_ln57_261

]]></Node>
<StgValue><ssdm name="sext_ln57_66"/></StgValue>
</operation>

<operation id="5395" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5395" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5393 %add_ln57_262 = add i16 %sext_ln17_33, i16 %sext_ln17_38

]]></Node>
<StgValue><ssdm name="add_ln57_262"/></StgValue>
</operation>

<operation id="5396" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5396" bw="18" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5394 %sext_ln57_67 = sext i16 %add_ln57_262

]]></Node>
<StgValue><ssdm name="sext_ln57_67"/></StgValue>
</operation>

<operation id="5397" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5397" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5395 %add_ln57_263 = add i18 %sext_ln57_67, i18 %sext_ln57_66

]]></Node>
<StgValue><ssdm name="add_ln57_263"/></StgValue>
</operation>

<operation id="5398" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5398" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5396 %sext_ln57_68 = sext i18 %add_ln57_263

]]></Node>
<StgValue><ssdm name="sext_ln57_68"/></StgValue>
</operation>

<operation id="5399" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5399" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5397 %add_ln57_264 = add i19 %sext_ln57_68, i19 %add_ln57_260

]]></Node>
<StgValue><ssdm name="add_ln57_264"/></StgValue>
</operation>

<operation id="5400" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5400" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5398 %add_ln57_265 = add i17 %sext_ln57_43, i17 %sext_ln17_42

]]></Node>
<StgValue><ssdm name="add_ln57_265"/></StgValue>
</operation>

<operation id="5401" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5401" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5399 %sext_ln57_69 = sext i17 %add_ln57_265

]]></Node>
<StgValue><ssdm name="sext_ln57_69"/></StgValue>
</operation>

<operation id="5402" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5402" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5400 %add_ln57_266 = add i16 %sext_ln17_71, i16 %sext_ln17_73

]]></Node>
<StgValue><ssdm name="add_ln57_266"/></StgValue>
</operation>

<operation id="5403" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5403" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5401 %sext_ln57_70 = sext i16 %add_ln57_266

]]></Node>
<StgValue><ssdm name="sext_ln57_70"/></StgValue>
</operation>

<operation id="5404" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5404" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5402 %add_ln57_267 = add i16 %sext_ln17_79, i16 65008

]]></Node>
<StgValue><ssdm name="add_ln57_267"/></StgValue>
</operation>

<operation id="5405" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5405" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5403 %sext_ln57_71 = sext i16 %add_ln57_267

]]></Node>
<StgValue><ssdm name="sext_ln57_71"/></StgValue>
</operation>

<operation id="5406" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5406" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5404 %add_ln57_268 = add i17 %sext_ln57_71, i17 %sext_ln57_70

]]></Node>
<StgValue><ssdm name="add_ln57_268"/></StgValue>
</operation>

<operation id="5407" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5407" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5405 %sext_ln57_72 = sext i17 %add_ln57_268

]]></Node>
<StgValue><ssdm name="sext_ln57_72"/></StgValue>
</operation>

<operation id="5408" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5408" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5406 %add_ln57_269 = add i18 %sext_ln57_72, i18 %sext_ln57_69

]]></Node>
<StgValue><ssdm name="add_ln57_269"/></StgValue>
</operation>

<operation id="5409" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5409" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5407 %sext_ln57_73 = sext i18 %add_ln57_269

]]></Node>
<StgValue><ssdm name="sext_ln57_73"/></StgValue>
</operation>

<operation id="5410" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5410" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5408 %add_ln57_270 = add i19 %sext_ln57_73, i19 %add_ln57_264

]]></Node>
<StgValue><ssdm name="add_ln57_270"/></StgValue>
</operation>

<operation id="5411" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5411" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5409 %add_ln57_271 = add i19 %add_ln57_270, i19 %add_ln57_258

]]></Node>
<StgValue><ssdm name="add_ln57_271"/></StgValue>
</operation>

<operation id="5412" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5412" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5410 %add_ln57_272 = add i17 %sext_ln17_124, i17 %sext_ln17_147

]]></Node>
<StgValue><ssdm name="add_ln57_272"/></StgValue>
</operation>

<operation id="5413" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5413" bw="19" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5411 %sext_ln57_245 = sext i17 %add_ln57_272

]]></Node>
<StgValue><ssdm name="sext_ln57_245"/></StgValue>
</operation>

<operation id="5414" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5414" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5412 %add_ln57_273 = add i19 %sext_ln41_239, i19 %sext_ln41_245

]]></Node>
<StgValue><ssdm name="add_ln57_273"/></StgValue>
</operation>

<operation id="5415" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5415" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5413 %add_ln57_274 = add i19 %add_ln57_273, i19 %sext_ln41_220

]]></Node>
<StgValue><ssdm name="add_ln57_274"/></StgValue>
</operation>

<operation id="5416" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5416" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5414 %add_ln57_275 = add i19 %add_ln57_274, i19 %sext_ln57_245

]]></Node>
<StgValue><ssdm name="add_ln57_275"/></StgValue>
</operation>

<operation id="5417" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5417" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5415 %add_ln57_276 = add i17 %sext_ln17_180, i17 %sext_ln17_191

]]></Node>
<StgValue><ssdm name="add_ln57_276"/></StgValue>
</operation>

<operation id="5418" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5418" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5416 %sext_ln57_246 = sext i17 %add_ln57_276

]]></Node>
<StgValue><ssdm name="sext_ln57_246"/></StgValue>
</operation>

<operation id="5419" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5419" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5417 %add_ln57_277 = add i18 %sext_ln57_246, i18 %sext_ln17_178

]]></Node>
<StgValue><ssdm name="add_ln57_277"/></StgValue>
</operation>

<operation id="5420" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5420" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5418 %sext_ln57_247 = sext i18 %add_ln57_277

]]></Node>
<StgValue><ssdm name="sext_ln57_247"/></StgValue>
</operation>

<operation id="5421" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5421" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5419 %add_ln57_278 = add i19 %sext_ln41_303, i19 %mult_372

]]></Node>
<StgValue><ssdm name="add_ln57_278"/></StgValue>
</operation>

<operation id="5422" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5422" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5420 %add_ln57_279 = add i19 %add_ln57_278, i19 %sext_ln41_282

]]></Node>
<StgValue><ssdm name="add_ln57_279"/></StgValue>
</operation>

<operation id="5423" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5423" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5421 %add_ln57_280 = add i19 %add_ln57_279, i19 %sext_ln57_247

]]></Node>
<StgValue><ssdm name="add_ln57_280"/></StgValue>
</operation>

<operation id="5424" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5424" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5422 %add_ln57_281 = add i19 %add_ln57_280, i19 %add_ln57_275

]]></Node>
<StgValue><ssdm name="add_ln57_281"/></StgValue>
</operation>

<operation id="5425" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5425" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5423 %add_ln57_282 = add i18 %sext_ln17_80, i18 %sext_ln17_17

]]></Node>
<StgValue><ssdm name="add_ln57_282"/></StgValue>
</operation>

<operation id="5426" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5426" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5424 %sext_ln57_74 = sext i18 %add_ln57_282

]]></Node>
<StgValue><ssdm name="sext_ln57_74"/></StgValue>
</operation>

<operation id="5427" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5427" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5425 %add_ln57_283 = add i17 %sext_ln17_87, i17 %sext_ln17_111

]]></Node>
<StgValue><ssdm name="add_ln57_283"/></StgValue>
</operation>

<operation id="5428" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5428" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5426 %sext_ln57_75 = sext i17 %add_ln57_283

]]></Node>
<StgValue><ssdm name="sext_ln57_75"/></StgValue>
</operation>

<operation id="5429" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5429" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5427 %add_ln57_284 = add i18 %sext_ln57_75, i18 %sext_ln17_77

]]></Node>
<StgValue><ssdm name="add_ln57_284"/></StgValue>
</operation>

<operation id="5430" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5430" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5428 %sext_ln57_76 = sext i18 %add_ln57_284

]]></Node>
<StgValue><ssdm name="sext_ln57_76"/></StgValue>
</operation>

<operation id="5431" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5431" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5429 %add_ln57_285 = add i19 %sext_ln57_76, i19 %sext_ln57_74

]]></Node>
<StgValue><ssdm name="add_ln57_285"/></StgValue>
</operation>

<operation id="5432" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5432" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5430 %add_ln57_286 = add i16 %sext_ln17_33, i16 %sext_ln17_66

]]></Node>
<StgValue><ssdm name="add_ln57_286"/></StgValue>
</operation>

<operation id="5433" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5433" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5431 %sext_ln57_77 = sext i16 %add_ln57_286

]]></Node>
<StgValue><ssdm name="sext_ln57_77"/></StgValue>
</operation>

<operation id="5434" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5434" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5432 %add_ln57_287 = add i17 %sext_ln57_77, i17 %sext_ln17_26

]]></Node>
<StgValue><ssdm name="add_ln57_287"/></StgValue>
</operation>

<operation id="5435" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5435" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5433 %sext_ln57_78 = sext i17 %add_ln57_287

]]></Node>
<StgValue><ssdm name="sext_ln57_78"/></StgValue>
</operation>

<operation id="5436" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5436" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5434 %add_ln57_288 = add i16 %sext_ln17_105, i16 64912

]]></Node>
<StgValue><ssdm name="add_ln57_288"/></StgValue>
</operation>

<operation id="5437" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5437" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5435 %sext_ln57_79 = sext i16 %add_ln57_288

]]></Node>
<StgValue><ssdm name="sext_ln57_79"/></StgValue>
</operation>

<operation id="5438" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5438" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5436 %add_ln57_289 = add i17 %sext_ln57_79, i17 %sext_ln17_101

]]></Node>
<StgValue><ssdm name="add_ln57_289"/></StgValue>
</operation>

<operation id="5439" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5439" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5437 %sext_ln57_80 = sext i17 %add_ln57_289

]]></Node>
<StgValue><ssdm name="sext_ln57_80"/></StgValue>
</operation>

<operation id="5440" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5440" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5438 %add_ln57_290 = add i18 %sext_ln57_80, i18 %sext_ln57_78

]]></Node>
<StgValue><ssdm name="add_ln57_290"/></StgValue>
</operation>

<operation id="5441" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5441" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5439 %sext_ln57_81 = sext i18 %add_ln57_290

]]></Node>
<StgValue><ssdm name="sext_ln57_81"/></StgValue>
</operation>

<operation id="5442" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5442" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5440 %add_ln57_291 = add i19 %sext_ln57_81, i19 %add_ln57_285

]]></Node>
<StgValue><ssdm name="add_ln57_291"/></StgValue>
</operation>

<operation id="5443" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5443" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5441 %add_ln57_292 = add i19 %add_ln57_291, i19 %add_ln57_281

]]></Node>
<StgValue><ssdm name="add_ln57_292"/></StgValue>
</operation>

<operation id="5444" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5444" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5442 %add_ln57_293 = add i19 %sext_ln57_216, i19 %sext_ln41_167

]]></Node>
<StgValue><ssdm name="add_ln57_293"/></StgValue>
</operation>

<operation id="5445" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5445" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5443 %add_ln57_294 = add i19 %mult_138, i19 %sext_ln41_225

]]></Node>
<StgValue><ssdm name="add_ln57_294"/></StgValue>
</operation>

<operation id="5446" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5446" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5444 %add_ln57_295 = add i19 %add_ln57_294, i19 %sext_ln41_187

]]></Node>
<StgValue><ssdm name="add_ln57_295"/></StgValue>
</operation>

<operation id="5447" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5447" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5445 %add_ln57_296 = add i19 %add_ln57_295, i19 %add_ln57_293

]]></Node>
<StgValue><ssdm name="add_ln57_296"/></StgValue>
</operation>

<operation id="5448" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5448" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5446 %add_ln57_297 = add i18 %sext_ln17_169, i18 %sext_ln17_177

]]></Node>
<StgValue><ssdm name="add_ln57_297"/></StgValue>
</operation>

<operation id="5449" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5449" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5447 %sext_ln57_248 = sext i18 %add_ln57_297

]]></Node>
<StgValue><ssdm name="sext_ln57_248"/></StgValue>
</operation>

<operation id="5450" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5450" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5448 %add_ln57_298 = add i19 %sext_ln57_248, i19 %mult_172

]]></Node>
<StgValue><ssdm name="add_ln57_298"/></StgValue>
</operation>

<operation id="5451" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5451" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5449 %add_ln57_299 = add i19 %sext_ln41_265, i19 %sext_ln41_283

]]></Node>
<StgValue><ssdm name="add_ln57_299"/></StgValue>
</operation>

<operation id="5452" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5452" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5450 %add_ln57_300 = add i19 %add_ln57_299, i19 %sext_ln41_255

]]></Node>
<StgValue><ssdm name="add_ln57_300"/></StgValue>
</operation>

<operation id="5453" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5453" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5451 %add_ln57_301 = add i19 %add_ln57_300, i19 %add_ln57_298

]]></Node>
<StgValue><ssdm name="add_ln57_301"/></StgValue>
</operation>

<operation id="5454" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5454" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5452 %add_ln57_302 = add i19 %add_ln57_301, i19 %add_ln57_296

]]></Node>
<StgValue><ssdm name="add_ln57_302"/></StgValue>
</operation>

<operation id="5455" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5455" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5453 %add_ln57_303 = add i19 %sext_ln41_292, i19 %sext_ln41_315

]]></Node>
<StgValue><ssdm name="add_ln57_303"/></StgValue>
</operation>

<operation id="5456" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5456" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5454 %add_ln57_304 = add i19 %add_ln57_303, i19 %sext_ln41_288

]]></Node>
<StgValue><ssdm name="add_ln57_304"/></StgValue>
</operation>

<operation id="5457" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5457" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5455 %add_ln57_305 = add i17 %sext_ln17_67, i17 %sext_ln17_72

]]></Node>
<StgValue><ssdm name="add_ln57_305"/></StgValue>
</operation>

<operation id="5458" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5458" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5456 %sext_ln57_82 = sext i17 %add_ln57_305

]]></Node>
<StgValue><ssdm name="sext_ln57_82"/></StgValue>
</operation>

<operation id="5459" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5459" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5457 %add_ln57_306 = add i18 %sext_ln57_82, i18 %sext_ln17_112

]]></Node>
<StgValue><ssdm name="add_ln57_306"/></StgValue>
</operation>

<operation id="5460" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5460" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5458 %sext_ln57_83 = sext i18 %add_ln57_306

]]></Node>
<StgValue><ssdm name="sext_ln57_83"/></StgValue>
</operation>

<operation id="5461" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5461" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5459 %add_ln57_307 = add i19 %sext_ln57_83, i19 %add_ln57_304

]]></Node>
<StgValue><ssdm name="add_ln57_307"/></StgValue>
</operation>

<operation id="5462" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5462" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5460 %add_ln57_308 = add i16 %sext_ln17_11, i16 %sext_ln17_20

]]></Node>
<StgValue><ssdm name="add_ln57_308"/></StgValue>
</operation>

<operation id="5463" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5463" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5461 %sext_ln57_84 = sext i16 %add_ln57_308

]]></Node>
<StgValue><ssdm name="sext_ln57_84"/></StgValue>
</operation>

<operation id="5464" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5464" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5462 %add_ln57_309 = add i17 %sext_ln57_84, i17 %sext_ln17_104

]]></Node>
<StgValue><ssdm name="add_ln57_309"/></StgValue>
</operation>

<operation id="5465" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5465" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5463 %sext_ln57_85 = sext i17 %add_ln57_309

]]></Node>
<StgValue><ssdm name="sext_ln57_85"/></StgValue>
</operation>

<operation id="5466" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5466" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5464 %add_ln57_310 = add i16 %sext_ln17_30, i16 %sext_ln17_33

]]></Node>
<StgValue><ssdm name="add_ln57_310"/></StgValue>
</operation>

<operation id="5467" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5467" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5465 %sext_ln57_86 = sext i16 %add_ln57_310

]]></Node>
<StgValue><ssdm name="sext_ln57_86"/></StgValue>
</operation>

<operation id="5468" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5468" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5466 %add_ln57_311 = add i16 %sext_ln17_41, i16 65168

]]></Node>
<StgValue><ssdm name="add_ln57_311"/></StgValue>
</operation>

<operation id="5469" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5469" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5467 %sext_ln57_87 = sext i16 %add_ln57_311

]]></Node>
<StgValue><ssdm name="sext_ln57_87"/></StgValue>
</operation>

<operation id="5470" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5470" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5468 %add_ln57_312 = add i17 %sext_ln57_87, i17 %sext_ln57_86

]]></Node>
<StgValue><ssdm name="add_ln57_312"/></StgValue>
</operation>

<operation id="5471" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5471" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5469 %sext_ln57_88 = sext i17 %add_ln57_312

]]></Node>
<StgValue><ssdm name="sext_ln57_88"/></StgValue>
</operation>

<operation id="5472" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5472" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5470 %add_ln57_313 = add i18 %sext_ln57_88, i18 %sext_ln57_85

]]></Node>
<StgValue><ssdm name="add_ln57_313"/></StgValue>
</operation>

<operation id="5473" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5473" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5471 %sext_ln57_89 = sext i18 %add_ln57_313

]]></Node>
<StgValue><ssdm name="sext_ln57_89"/></StgValue>
</operation>

<operation id="5474" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5474" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5472 %add_ln57_314 = add i19 %sext_ln57_89, i19 %add_ln57_307

]]></Node>
<StgValue><ssdm name="add_ln57_314"/></StgValue>
</operation>

<operation id="5475" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5475" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5473 %add_ln57_315 = add i19 %add_ln57_314, i19 %add_ln57_302

]]></Node>
<StgValue><ssdm name="add_ln57_315"/></StgValue>
</operation>

<operation id="5476" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5476" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5474 %add_ln57_316 = add i17 %sext_ln17_117, i17 %sext_ln17_133

]]></Node>
<StgValue><ssdm name="add_ln57_316"/></StgValue>
</operation>

<operation id="5477" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5477" bw="19" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5475 %sext_ln57_249 = sext i17 %add_ln57_316

]]></Node>
<StgValue><ssdm name="sext_ln57_249"/></StgValue>
</operation>

<operation id="5478" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5478" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5476 %add_ln57_317 = add i19 %sext_ln57_249, i19 %sext_ln41_167

]]></Node>
<StgValue><ssdm name="add_ln57_317"/></StgValue>
</operation>

<operation id="5479" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5479" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5477 %add_ln57_318 = add i19 %mult_148, i19 %mult_173

]]></Node>
<StgValue><ssdm name="add_ln57_318"/></StgValue>
</operation>

<operation id="5480" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5480" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5478 %add_ln57_319 = add i19 %add_ln57_318, i19 %mult_126

]]></Node>
<StgValue><ssdm name="add_ln57_319"/></StgValue>
</operation>

<operation id="5481" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5481" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5479 %add_ln57_320 = add i19 %add_ln57_319, i19 %add_ln57_317

]]></Node>
<StgValue><ssdm name="add_ln57_320"/></StgValue>
</operation>

<operation id="5482" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5482" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5480 %add_ln57_321 = add i17 %sext_ln17_180, i17 %sext_ln17_186

]]></Node>
<StgValue><ssdm name="add_ln57_321"/></StgValue>
</operation>

<operation id="5483" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5483" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5481 %sext_ln57_250 = sext i17 %add_ln57_321

]]></Node>
<StgValue><ssdm name="sext_ln57_250"/></StgValue>
</operation>

<operation id="5484" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5484" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5482 %add_ln57_322 = add i18 %sext_ln57_250, i18 %sext_ln17_168

]]></Node>
<StgValue><ssdm name="add_ln57_322"/></StgValue>
</operation>

<operation id="5485" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5485" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5483 %sext_ln57_251 = sext i18 %add_ln57_322

]]></Node>
<StgValue><ssdm name="sext_ln57_251"/></StgValue>
</operation>

<operation id="5486" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5486" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5484 %add_ln57_323 = add i17 %sext_ln17_189, i17 %sext_ln17_191

]]></Node>
<StgValue><ssdm name="add_ln57_323"/></StgValue>
</operation>

<operation id="5487" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5487" bw="19" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5485 %sext_ln57_252 = sext i17 %add_ln57_323

]]></Node>
<StgValue><ssdm name="sext_ln57_252"/></StgValue>
</operation>

<operation id="5488" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5488" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5486 %add_ln57_324 = add i19 %mult_321, i19 %sext_ln41_304

]]></Node>
<StgValue><ssdm name="add_ln57_324"/></StgValue>
</operation>

<operation id="5489" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5489" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5487 %add_ln57_325 = add i19 %add_ln57_324, i19 %sext_ln57_252

]]></Node>
<StgValue><ssdm name="add_ln57_325"/></StgValue>
</operation>

<operation id="5490" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5490" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5488 %add_ln57_326 = add i19 %add_ln57_325, i19 %sext_ln57_251

]]></Node>
<StgValue><ssdm name="add_ln57_326"/></StgValue>
</operation>

<operation id="5491" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5491" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5489 %add_ln57_327 = add i19 %add_ln57_326, i19 %add_ln57_320

]]></Node>
<StgValue><ssdm name="add_ln57_327"/></StgValue>
</operation>

<operation id="5492" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5492" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5490 %add_ln57_328 = add i19 %sext_ln41_289, i19 %sext_ln41_166

]]></Node>
<StgValue><ssdm name="add_ln57_328"/></StgValue>
</operation>

<operation id="5493" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5493" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5491 %add_ln57_329 = add i19 %add_ln57_328, i19 %sext_ln41_312

]]></Node>
<StgValue><ssdm name="add_ln57_329"/></StgValue>
</operation>

<operation id="5494" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5494" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5492 %add_ln57_330 = add i18 %sext_ln17_150, i18 %sext_ln17_82

]]></Node>
<StgValue><ssdm name="add_ln57_330"/></StgValue>
</operation>

<operation id="5495" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5495" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5493 %sext_ln57_90 = sext i18 %add_ln57_330

]]></Node>
<StgValue><ssdm name="sext_ln57_90"/></StgValue>
</operation>

<operation id="5496" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5496" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5494 %add_ln57_331 = add i17 %sext_ln17_94, i17 %sext_ln17_111

]]></Node>
<StgValue><ssdm name="add_ln57_331"/></StgValue>
</operation>

<operation id="5497" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5497" bw="19" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5495 %sext_ln57_91 = sext i17 %add_ln57_331

]]></Node>
<StgValue><ssdm name="sext_ln57_91"/></StgValue>
</operation>

<operation id="5498" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5498" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5496 %add_ln57_332 = add i19 %sext_ln57_91, i19 %sext_ln57_90

]]></Node>
<StgValue><ssdm name="add_ln57_332"/></StgValue>
</operation>

<operation id="5499" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5499" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5497 %add_ln57_333 = add i19 %add_ln57_332, i19 %add_ln57_329

]]></Node>
<StgValue><ssdm name="add_ln57_333"/></StgValue>
</operation>

<operation id="5500" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5500" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5498 %add_ln57_334 = add i16 %sext_ln17_30, i16 %sext_ln17_69

]]></Node>
<StgValue><ssdm name="add_ln57_334"/></StgValue>
</operation>

<operation id="5501" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5501" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5499 %sext_ln57_92 = sext i16 %add_ln57_334

]]></Node>
<StgValue><ssdm name="sext_ln57_92"/></StgValue>
</operation>

<operation id="5502" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5502" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5500 %add_ln57_335 = add i17 %sext_ln57_92, i17 %sext_ln17_18

]]></Node>
<StgValue><ssdm name="add_ln57_335"/></StgValue>
</operation>

<operation id="5503" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5503" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5501 %sext_ln57_93 = sext i17 %add_ln57_335

]]></Node>
<StgValue><ssdm name="sext_ln57_93"/></StgValue>
</operation>

<operation id="5504" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5504" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5502 %add_ln57_336 = add i16 %sext_ln17_102, i16 592

]]></Node>
<StgValue><ssdm name="add_ln57_336"/></StgValue>
</operation>

<operation id="5505" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5505" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5503 %sext_ln57_94 = sext i16 %add_ln57_336

]]></Node>
<StgValue><ssdm name="sext_ln57_94"/></StgValue>
</operation>

<operation id="5506" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5506" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5504 %add_ln57_337 = add i17 %sext_ln57_94, i17 %sext_ln57_15

]]></Node>
<StgValue><ssdm name="add_ln57_337"/></StgValue>
</operation>

<operation id="5507" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5507" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5505 %sext_ln57_95 = sext i17 %add_ln57_337

]]></Node>
<StgValue><ssdm name="sext_ln57_95"/></StgValue>
</operation>

<operation id="5508" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5508" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5506 %add_ln57_338 = add i18 %sext_ln57_95, i18 %sext_ln57_93

]]></Node>
<StgValue><ssdm name="add_ln57_338"/></StgValue>
</operation>

<operation id="5509" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5509" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5507 %sext_ln57_96 = sext i18 %add_ln57_338

]]></Node>
<StgValue><ssdm name="sext_ln57_96"/></StgValue>
</operation>

<operation id="5510" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5510" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5508 %add_ln57_339 = add i19 %sext_ln57_96, i19 %add_ln57_333

]]></Node>
<StgValue><ssdm name="add_ln57_339"/></StgValue>
</operation>

<operation id="5511" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5511" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5509 %add_ln57_340 = add i19 %add_ln57_339, i19 %add_ln57_327

]]></Node>
<StgValue><ssdm name="add_ln57_340"/></StgValue>
</operation>

<operation id="5512" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5512" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5510 %add_ln57_341 = add i19 %mult_70, i19 %sext_ln41_193

]]></Node>
<StgValue><ssdm name="add_ln57_341"/></StgValue>
</operation>

<operation id="5513" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5513" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5511 %add_ln57_342 = add i19 %add_ln57_341, i19 %mult_54

]]></Node>
<StgValue><ssdm name="add_ln57_342"/></StgValue>
</operation>

<operation id="5514" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5514" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5512 %add_ln57_343 = add i19 %sext_ln41_199, i19 %sext_ln41_215

]]></Node>
<StgValue><ssdm name="add_ln57_343"/></StgValue>
</operation>

<operation id="5515" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5515" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5513 %add_ln57_344 = add i18 %sext_ln17_160, i18 %sext_ln17_168

]]></Node>
<StgValue><ssdm name="add_ln57_344"/></StgValue>
</operation>

<operation id="5516" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5516" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5514 %sext_ln57_253 = sext i18 %add_ln57_344

]]></Node>
<StgValue><ssdm name="sext_ln57_253"/></StgValue>
</operation>

<operation id="5517" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5517" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5515 %add_ln57_345 = add i19 %sext_ln57_253, i19 %add_ln57_343

]]></Node>
<StgValue><ssdm name="add_ln57_345"/></StgValue>
</operation>

<operation id="5518" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5518" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5516 %add_ln57_346 = add i19 %add_ln57_345, i19 %add_ln57_342

]]></Node>
<StgValue><ssdm name="add_ln57_346"/></StgValue>
</operation>

<operation id="5519" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5519" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5517 %add_ln57_347 = add i19 %sext_ln41_259, i19 %sext_ln41_261

]]></Node>
<StgValue><ssdm name="add_ln57_347"/></StgValue>
</operation>

<operation id="5520" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5520" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5518 %add_ln57_348 = add i19 %sext_ln41_268, i19 %sext_ln41_230

]]></Node>
<StgValue><ssdm name="add_ln57_348"/></StgValue>
</operation>

<operation id="5521" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5521" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5519 %add_ln57_349 = add i19 %add_ln57_348, i19 %add_ln57_347

]]></Node>
<StgValue><ssdm name="add_ln57_349"/></StgValue>
</operation>

<operation id="5522" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5522" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5520 %add_ln57_350 = add i18 %sext_ln17_28, i18 %sext_ln17_112

]]></Node>
<StgValue><ssdm name="add_ln57_350"/></StgValue>
</operation>

<operation id="5523" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5523" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5521 %sext_ln57_97 = sext i18 %add_ln57_350

]]></Node>
<StgValue><ssdm name="sext_ln57_97"/></StgValue>
</operation>

<operation id="5524" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5524" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5522 %add_ln57_351 = add i18 %sext_ln17_206, i18 %sext_ln17_40

]]></Node>
<StgValue><ssdm name="add_ln57_351"/></StgValue>
</operation>

<operation id="5525" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5525" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5523 %sext_ln57_98 = sext i18 %add_ln57_351

]]></Node>
<StgValue><ssdm name="sext_ln57_98"/></StgValue>
</operation>

<operation id="5526" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5526" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5524 %add_ln57_352 = add i19 %sext_ln57_98, i19 %sext_ln57_97

]]></Node>
<StgValue><ssdm name="add_ln57_352"/></StgValue>
</operation>

<operation id="5527" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5527" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5525 %add_ln57_353 = add i19 %add_ln57_352, i19 %add_ln57_349

]]></Node>
<StgValue><ssdm name="add_ln57_353"/></StgValue>
</operation>

<operation id="5528" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5528" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5526 %add_ln57_354 = add i19 %add_ln57_353, i19 %add_ln57_346

]]></Node>
<StgValue><ssdm name="add_ln57_354"/></StgValue>
</operation>

<operation id="5529" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5529" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5527 %add_ln57_355 = add i17 %sext_ln17_76, i17 %sext_ln17_94

]]></Node>
<StgValue><ssdm name="add_ln57_355"/></StgValue>
</operation>

<operation id="5530" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5530" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5528 %sext_ln57_99 = sext i17 %add_ln57_355

]]></Node>
<StgValue><ssdm name="sext_ln57_99"/></StgValue>
</operation>

<operation id="5531" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5531" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5529 %add_ln57_356 = add i18 %sext_ln57_99, i18 %sext_ln17_55

]]></Node>
<StgValue><ssdm name="add_ln57_356"/></StgValue>
</operation>

<operation id="5532" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5532" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5530 %sext_ln57_100 = sext i18 %add_ln57_356

]]></Node>
<StgValue><ssdm name="sext_ln57_100"/></StgValue>
</operation>

<operation id="5533" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5533" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5531 %add_ln57_357 = add i17 %sext_ln17_99, i17 %sext_ln17_104

]]></Node>
<StgValue><ssdm name="add_ln57_357"/></StgValue>
</operation>

<operation id="5534" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5534" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5532 %sext_ln57_101 = sext i17 %add_ln57_357

]]></Node>
<StgValue><ssdm name="sext_ln57_101"/></StgValue>
</operation>

<operation id="5535" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5535" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5533 %add_ln57_358 = add i16 %sext_ln17_2, i16 %sext_ln17_6

]]></Node>
<StgValue><ssdm name="add_ln57_358"/></StgValue>
</operation>

<operation id="5536" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5536" bw="18" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5534 %sext_ln57_102 = sext i16 %add_ln57_358

]]></Node>
<StgValue><ssdm name="sext_ln57_102"/></StgValue>
</operation>

<operation id="5537" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5537" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5535 %add_ln57_359 = add i18 %sext_ln57_102, i18 %sext_ln57_101

]]></Node>
<StgValue><ssdm name="add_ln57_359"/></StgValue>
</operation>

<operation id="5538" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5538" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5536 %sext_ln57_103 = sext i18 %add_ln57_359

]]></Node>
<StgValue><ssdm name="sext_ln57_103"/></StgValue>
</operation>

<operation id="5539" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5539" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5537 %add_ln57_360 = add i19 %sext_ln57_103, i19 %sext_ln57_100

]]></Node>
<StgValue><ssdm name="add_ln57_360"/></StgValue>
</operation>

<operation id="5540" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5540" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5538 %add_ln57_361 = add i16 %sext_ln17_15, i16 %sext_ln17_30

]]></Node>
<StgValue><ssdm name="add_ln57_361"/></StgValue>
</operation>

<operation id="5541" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5541" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5539 %sext_ln57_104 = sext i16 %add_ln57_361

]]></Node>
<StgValue><ssdm name="sext_ln57_104"/></StgValue>
</operation>

<operation id="5542" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5542" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5540 %sext_ln57_105 = sext i16 %add_ln57_82

]]></Node>
<StgValue><ssdm name="sext_ln57_105"/></StgValue>
</operation>

<operation id="5543" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5543" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5541 %add_ln57_362 = add i17 %sext_ln57_105, i17 %sext_ln57_104

]]></Node>
<StgValue><ssdm name="add_ln57_362"/></StgValue>
</operation>

<operation id="5544" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5544" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5542 %sext_ln57_106 = sext i17 %add_ln57_362

]]></Node>
<StgValue><ssdm name="sext_ln57_106"/></StgValue>
</operation>

<operation id="5545" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5545" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5543 %add_ln57_363 = add i16 %sext_ln17_84, i16 %sext_ln17_91

]]></Node>
<StgValue><ssdm name="add_ln57_363"/></StgValue>
</operation>

<operation id="5546" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5546" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5544 %sext_ln57_107 = sext i16 %add_ln57_363

]]></Node>
<StgValue><ssdm name="sext_ln57_107"/></StgValue>
</operation>

<operation id="5547" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5547" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5545 %add_ln57_364 = add i16 %sext_ln17_102, i16 65360

]]></Node>
<StgValue><ssdm name="add_ln57_364"/></StgValue>
</operation>

<operation id="5548" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5548" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5546 %sext_ln57_108 = sext i16 %add_ln57_364

]]></Node>
<StgValue><ssdm name="sext_ln57_108"/></StgValue>
</operation>

<operation id="5549" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5549" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5547 %add_ln57_365 = add i17 %sext_ln57_108, i17 %sext_ln57_107

]]></Node>
<StgValue><ssdm name="add_ln57_365"/></StgValue>
</operation>

<operation id="5550" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5550" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5548 %sext_ln57_109 = sext i17 %add_ln57_365

]]></Node>
<StgValue><ssdm name="sext_ln57_109"/></StgValue>
</operation>

<operation id="5551" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5551" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5549 %add_ln57_366 = add i18 %sext_ln57_109, i18 %sext_ln57_106

]]></Node>
<StgValue><ssdm name="add_ln57_366"/></StgValue>
</operation>

<operation id="5552" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5552" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5550 %sext_ln57_110 = sext i18 %add_ln57_366

]]></Node>
<StgValue><ssdm name="sext_ln57_110"/></StgValue>
</operation>

<operation id="5553" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5553" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5551 %add_ln57_367 = add i19 %sext_ln57_110, i19 %add_ln57_360

]]></Node>
<StgValue><ssdm name="add_ln57_367"/></StgValue>
</operation>

<operation id="5554" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5554" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5552 %add_ln57_368 = add i19 %add_ln57_367, i19 %add_ln57_354

]]></Node>
<StgValue><ssdm name="add_ln57_368"/></StgValue>
</operation>

<operation id="5555" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5555" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5553 %add_ln57_369 = add i19 %sext_ln41_179, i19 %sext_ln41_181

]]></Node>
<StgValue><ssdm name="add_ln57_369"/></StgValue>
</operation>

<operation id="5556" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5556" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5554 %add_ln57_370 = add i19 %add_ln57_369, i19 %mult_11

]]></Node>
<StgValue><ssdm name="add_ln57_370"/></StgValue>
</operation>

<operation id="5557" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5557" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5555 %add_ln57_371 = add i19 %mult_55, i19 %sext_ln41_187

]]></Node>
<StgValue><ssdm name="add_ln57_371"/></StgValue>
</operation>

<operation id="5558" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5558" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5556 %add_ln57_372 = add i17 %sext_ln17_141, i17 %sext_ln17_146

]]></Node>
<StgValue><ssdm name="add_ln57_372"/></StgValue>
</operation>

<operation id="5559" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5559" bw="19" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5557 %sext_ln57_254 = sext i17 %add_ln57_372

]]></Node>
<StgValue><ssdm name="sext_ln57_254"/></StgValue>
</operation>

<operation id="5560" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5560" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5558 %add_ln57_373 = add i19 %sext_ln57_254, i19 %add_ln57_371

]]></Node>
<StgValue><ssdm name="add_ln57_373"/></StgValue>
</operation>

<operation id="5561" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5561" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5559 %add_ln57_374 = add i19 %add_ln57_373, i19 %add_ln57_370

]]></Node>
<StgValue><ssdm name="add_ln57_374"/></StgValue>
</operation>

<operation id="5562" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5562" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5560 %add_ln57_375 = add i18 %sext_ln17_154, i18 %sext_ln17_156

]]></Node>
<StgValue><ssdm name="add_ln57_375"/></StgValue>
</operation>

<operation id="5563" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5563" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5561 %sext_ln57_255 = sext i18 %add_ln57_375

]]></Node>
<StgValue><ssdm name="sext_ln57_255"/></StgValue>
</operation>

<operation id="5564" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5564" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5562 %add_ln57_376 = add i19 %sext_ln41_231, i19 %sext_ln41_235

]]></Node>
<StgValue><ssdm name="add_ln57_376"/></StgValue>
</operation>

<operation id="5565" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5565" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5563 %add_ln57_377 = add i19 %add_ln57_376, i19 %sext_ln57_255

]]></Node>
<StgValue><ssdm name="add_ln57_377"/></StgValue>
</operation>

<operation id="5566" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5566" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5564 %add_ln57_378 = add i19 %sext_ln41_237, i19 %mult_239

]]></Node>
<StgValue><ssdm name="add_ln57_378"/></StgValue>
</operation>

<operation id="5567" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5567" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5565 %add_ln57_379 = add i19 %sext_ln41_276, i19 %sext_ln41_290

]]></Node>
<StgValue><ssdm name="add_ln57_379"/></StgValue>
</operation>

<operation id="5568" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5568" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5566 %add_ln57_380 = add i19 %add_ln57_379, i19 %add_ln57_378

]]></Node>
<StgValue><ssdm name="add_ln57_380"/></StgValue>
</operation>

<operation id="5569" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5569" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5567 %add_ln57_381 = add i19 %add_ln57_380, i19 %add_ln57_377

]]></Node>
<StgValue><ssdm name="add_ln57_381"/></StgValue>
</operation>

<operation id="5570" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5570" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5568 %add_ln57_382 = add i19 %add_ln57_381, i19 %add_ln57_374

]]></Node>
<StgValue><ssdm name="add_ln57_382"/></StgValue>
</operation>

<operation id="5571" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5571" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5569 %add_ln57_383 = add i19 %mult_329, i19 %mult_346

]]></Node>
<StgValue><ssdm name="add_ln57_383"/></StgValue>
</operation>

<operation id="5572" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5572" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5570 %add_ln57_384 = add i19 %add_ln57_383, i19 %sext_ln41_292

]]></Node>
<StgValue><ssdm name="add_ln57_384"/></StgValue>
</operation>

<operation id="5573" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5573" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5571 %add_ln57_385 = add i19 %sext_ln41_314, i19 %sext_ln41_269

]]></Node>
<StgValue><ssdm name="add_ln57_385"/></StgValue>
</operation>

<operation id="5574" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5574" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5572 %add_ln57_386 = add i18 %sext_ln17_96, i18 %sext_ln17_45

]]></Node>
<StgValue><ssdm name="add_ln57_386"/></StgValue>
</operation>

<operation id="5575" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5575" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5573 %sext_ln57_111 = sext i18 %add_ln57_386

]]></Node>
<StgValue><ssdm name="sext_ln57_111"/></StgValue>
</operation>

<operation id="5576" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5576" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5574 %add_ln57_387 = add i19 %sext_ln57_111, i19 %add_ln57_385

]]></Node>
<StgValue><ssdm name="add_ln57_387"/></StgValue>
</operation>

<operation id="5577" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5577" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5575 %add_ln57_388 = add i19 %add_ln57_387, i19 %add_ln57_384

]]></Node>
<StgValue><ssdm name="add_ln57_388"/></StgValue>
</operation>

<operation id="5578" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5578" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5576 %add_ln57_389 = add i16 %sext_ln17_27, i16 %sext_ln17_33

]]></Node>
<StgValue><ssdm name="add_ln57_389"/></StgValue>
</operation>

<operation id="5579" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5579" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5577 %sext_ln57_112 = sext i16 %add_ln57_389

]]></Node>
<StgValue><ssdm name="sext_ln57_112"/></StgValue>
</operation>

<operation id="5580" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5580" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5578 %add_ln57_390 = add i16 %sext_ln17_49, i16 %sext_ln17_60

]]></Node>
<StgValue><ssdm name="add_ln57_390"/></StgValue>
</operation>

<operation id="5581" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5581" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5579 %sext_ln57_113 = sext i16 %add_ln57_390

]]></Node>
<StgValue><ssdm name="sext_ln57_113"/></StgValue>
</operation>

<operation id="5582" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5582" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5580 %add_ln57_391 = add i17 %sext_ln57_113, i17 %sext_ln57_112

]]></Node>
<StgValue><ssdm name="add_ln57_391"/></StgValue>
</operation>

<operation id="5583" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5583" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5581 %sext_ln57_114 = sext i17 %add_ln57_391

]]></Node>
<StgValue><ssdm name="sext_ln57_114"/></StgValue>
</operation>

<operation id="5584" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5584" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5582 %add_ln57_392 = add i16 %sext_ln17_65, i16 %sext_ln17_73

]]></Node>
<StgValue><ssdm name="add_ln57_392"/></StgValue>
</operation>

<operation id="5585" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5585" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5583 %sext_ln57_115 = sext i16 %add_ln57_392

]]></Node>
<StgValue><ssdm name="sext_ln57_115"/></StgValue>
</operation>

<operation id="5586" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5586" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5584 %add_ln57_393 = add i16 %sext_ln17_88, i16 65040

]]></Node>
<StgValue><ssdm name="add_ln57_393"/></StgValue>
</operation>

<operation id="5587" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5587" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5585 %sext_ln57_116 = sext i16 %add_ln57_393

]]></Node>
<StgValue><ssdm name="sext_ln57_116"/></StgValue>
</operation>

<operation id="5588" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5588" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5586 %add_ln57_394 = add i17 %sext_ln57_116, i17 %sext_ln57_115

]]></Node>
<StgValue><ssdm name="add_ln57_394"/></StgValue>
</operation>

<operation id="5589" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5589" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5587 %sext_ln57_117 = sext i17 %add_ln57_394

]]></Node>
<StgValue><ssdm name="sext_ln57_117"/></StgValue>
</operation>

<operation id="5590" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5590" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5588 %add_ln57_395 = add i18 %sext_ln57_117, i18 %sext_ln57_114

]]></Node>
<StgValue><ssdm name="add_ln57_395"/></StgValue>
</operation>

<operation id="5591" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5591" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5589 %sext_ln57_118 = sext i18 %add_ln57_395

]]></Node>
<StgValue><ssdm name="sext_ln57_118"/></StgValue>
</operation>

<operation id="5592" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5592" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5590 %add_ln57_396 = add i19 %sext_ln57_118, i19 %add_ln57_388

]]></Node>
<StgValue><ssdm name="add_ln57_396"/></StgValue>
</operation>

<operation id="5593" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5593" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5591 %add_ln57_397 = add i19 %add_ln57_396, i19 %add_ln57_382

]]></Node>
<StgValue><ssdm name="add_ln57_397"/></StgValue>
</operation>

<operation id="5594" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5594" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5592 %add_ln57_398 = add i19 %sext_ln41_177, i19 %sext_ln41_180

]]></Node>
<StgValue><ssdm name="add_ln57_398"/></StgValue>
</operation>

<operation id="5595" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5595" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5593 %add_ln57_399 = add i19 %add_ln57_398, i19 %sext_ln41_175

]]></Node>
<StgValue><ssdm name="add_ln57_399"/></StgValue>
</operation>

<operation id="5596" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5596" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5594 %add_ln57_400 = add i19 %sext_ln41_184, i19 %sext_ln41_209

]]></Node>
<StgValue><ssdm name="add_ln57_400"/></StgValue>
</operation>

<operation id="5597" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5597" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5595 %add_ln57_401 = add i19 %sext_ln41_210, i19 %mult_173

]]></Node>
<StgValue><ssdm name="add_ln57_401"/></StgValue>
</operation>

<operation id="5598" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5598" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5596 %add_ln57_402 = add i19 %add_ln57_401, i19 %add_ln57_400

]]></Node>
<StgValue><ssdm name="add_ln57_402"/></StgValue>
</operation>

<operation id="5599" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5599" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5597 %add_ln57_403 = add i19 %add_ln57_402, i19 %add_ln57_399

]]></Node>
<StgValue><ssdm name="add_ln57_403"/></StgValue>
</operation>

<operation id="5600" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5600" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5598 %add_ln57_404 = add i18 %sext_ln17_179, i18 %sext_ln17_182

]]></Node>
<StgValue><ssdm name="add_ln57_404"/></StgValue>
</operation>

<operation id="5601" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5601" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5599 %add_ln57_405 = add i18 %add_ln57_404, i18 %sext_ln17_167

]]></Node>
<StgValue><ssdm name="add_ln57_405"/></StgValue>
</operation>

<operation id="5602" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5602" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5600 %sext_ln57_256 = sext i18 %add_ln57_405

]]></Node>
<StgValue><ssdm name="sext_ln57_256"/></StgValue>
</operation>

<operation id="5603" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5603" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5601 %add_ln57_406 = add i19 %mult_260, i19 %sext_ln41_274

]]></Node>
<StgValue><ssdm name="add_ln57_406"/></StgValue>
</operation>

<operation id="5604" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5604" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5602 %add_ln57_407 = add i19 %sext_ln41_281, i19 %mult_317

]]></Node>
<StgValue><ssdm name="add_ln57_407"/></StgValue>
</operation>

<operation id="5605" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5605" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5603 %add_ln57_408 = add i19 %add_ln57_407, i19 %add_ln57_406

]]></Node>
<StgValue><ssdm name="add_ln57_408"/></StgValue>
</operation>

<operation id="5606" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5606" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5604 %add_ln57_409 = add i19 %add_ln57_408, i19 %sext_ln57_256

]]></Node>
<StgValue><ssdm name="add_ln57_409"/></StgValue>
</operation>

<operation id="5607" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5607" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5605 %add_ln57_410 = add i19 %add_ln57_409, i19 %add_ln57_403

]]></Node>
<StgValue><ssdm name="add_ln57_410"/></StgValue>
</operation>

<operation id="5608" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5608" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5606 %add_ln57_411 = add i19 %sext_ln41_301, i19 %sext_ln41_306

]]></Node>
<StgValue><ssdm name="add_ln57_411"/></StgValue>
</operation>

<operation id="5609" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5609" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5607 %add_ln57_412 = add i19 %add_ln57_411, i19 %sext_ln41_297

]]></Node>
<StgValue><ssdm name="add_ln57_412"/></StgValue>
</operation>

<operation id="5610" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5610" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5608 %add_ln57_413 = add i19 %mult_371, i19 %sext_ln41_153

]]></Node>
<StgValue><ssdm name="add_ln57_413"/></StgValue>
</operation>

<operation id="5611" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5611" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5609 %add_ln57_414 = add i17 %sext_ln17_56, i17 %sext_ln17_76

]]></Node>
<StgValue><ssdm name="add_ln57_414"/></StgValue>
</operation>

<operation id="5612" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5612" bw="19" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5610 %sext_ln57_119 = sext i17 %add_ln57_414

]]></Node>
<StgValue><ssdm name="sext_ln57_119"/></StgValue>
</operation>

<operation id="5613" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5613" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5611 %add_ln57_415 = add i19 %sext_ln57_119, i19 %add_ln57_413

]]></Node>
<StgValue><ssdm name="add_ln57_415"/></StgValue>
</operation>

<operation id="5614" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5614" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5612 %add_ln57_416 = add i19 %add_ln57_415, i19 %add_ln57_412

]]></Node>
<StgValue><ssdm name="add_ln57_416"/></StgValue>
</operation>

<operation id="5615" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5615" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5613 %add_ln57_417 = add i16 %sext_ln17_15, i16 %sext_ln17_23

]]></Node>
<StgValue><ssdm name="add_ln57_417"/></StgValue>
</operation>

<operation id="5616" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5616" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5614 %sext_ln57_120 = sext i16 %add_ln57_417

]]></Node>
<StgValue><ssdm name="sext_ln57_120"/></StgValue>
</operation>

<operation id="5617" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5617" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5615 %add_ln57_418 = add i16 %sext_ln17_32, i16 %sext_ln17_38

]]></Node>
<StgValue><ssdm name="add_ln57_418"/></StgValue>
</operation>

<operation id="5618" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5618" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5616 %sext_ln57_121 = sext i16 %add_ln57_418

]]></Node>
<StgValue><ssdm name="sext_ln57_121"/></StgValue>
</operation>

<operation id="5619" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5619" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5617 %add_ln57_419 = add i17 %sext_ln57_121, i17 %sext_ln57_120

]]></Node>
<StgValue><ssdm name="add_ln57_419"/></StgValue>
</operation>

<operation id="5620" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5620" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5618 %sext_ln57_122 = sext i17 %add_ln57_419

]]></Node>
<StgValue><ssdm name="sext_ln57_122"/></StgValue>
</operation>

<operation id="5621" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5621" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5619 %add_ln57_420 = add i16 %sext_ln17_52, i16 %sext_ln17_73

]]></Node>
<StgValue><ssdm name="add_ln57_420"/></StgValue>
</operation>

<operation id="5622" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5622" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5620 %sext_ln57_123 = sext i16 %add_ln57_420

]]></Node>
<StgValue><ssdm name="sext_ln57_123"/></StgValue>
</operation>

<operation id="5623" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5623" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5621 %add_ln57_421 = add i16 %sext_ln17_84, i16 65488

]]></Node>
<StgValue><ssdm name="add_ln57_421"/></StgValue>
</operation>

<operation id="5624" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5624" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5622 %sext_ln57_124 = sext i16 %add_ln57_421

]]></Node>
<StgValue><ssdm name="sext_ln57_124"/></StgValue>
</operation>

<operation id="5625" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5625" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5623 %add_ln57_422 = add i17 %sext_ln57_124, i17 %sext_ln57_123

]]></Node>
<StgValue><ssdm name="add_ln57_422"/></StgValue>
</operation>

<operation id="5626" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5626" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5624 %sext_ln57_125 = sext i17 %add_ln57_422

]]></Node>
<StgValue><ssdm name="sext_ln57_125"/></StgValue>
</operation>

<operation id="5627" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5627" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5625 %add_ln57_423 = add i18 %sext_ln57_125, i18 %sext_ln57_122

]]></Node>
<StgValue><ssdm name="add_ln57_423"/></StgValue>
</operation>

<operation id="5628" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5628" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5626 %sext_ln57_126 = sext i18 %add_ln57_423

]]></Node>
<StgValue><ssdm name="sext_ln57_126"/></StgValue>
</operation>

<operation id="5629" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5629" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5627 %add_ln57_424 = add i19 %sext_ln57_126, i19 %add_ln57_416

]]></Node>
<StgValue><ssdm name="add_ln57_424"/></StgValue>
</operation>

<operation id="5630" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5630" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5628 %add_ln57_425 = add i19 %add_ln57_424, i19 %add_ln57_410

]]></Node>
<StgValue><ssdm name="add_ln57_425"/></StgValue>
</operation>

<operation id="5631" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5631" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5629 %add_ln57_426 = add i17 %sext_ln17_22, i17 %sext_ln17_117

]]></Node>
<StgValue><ssdm name="add_ln57_426"/></StgValue>
</operation>

<operation id="5632" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5632" bw="19" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5630 %sext_ln57_257 = sext i17 %add_ln57_426

]]></Node>
<StgValue><ssdm name="sext_ln57_257"/></StgValue>
</operation>

<operation id="5633" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5633" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5631 %add_ln57_427 = add i19 %sext_ln41_179, i19 %mult_57

]]></Node>
<StgValue><ssdm name="add_ln57_427"/></StgValue>
</operation>

<operation id="5634" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5634" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5632 %add_ln57_428 = add i19 %add_ln57_427, i19 %sext_ln57_257

]]></Node>
<StgValue><ssdm name="add_ln57_428"/></StgValue>
</operation>

<operation id="5635" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5635" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5633 %add_ln57_429 = add i19 %sext_ln41_188, i19 %mult_75

]]></Node>
<StgValue><ssdm name="add_ln57_429"/></StgValue>
</operation>

<operation id="5636" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5636" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5634 %add_ln57_430 = add i19 %sext_ln41_193, i19 %sext_ln41_196

]]></Node>
<StgValue><ssdm name="add_ln57_430"/></StgValue>
</operation>

<operation id="5637" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5637" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5635 %add_ln57_431 = add i19 %add_ln57_430, i19 %add_ln57_429

]]></Node>
<StgValue><ssdm name="add_ln57_431"/></StgValue>
</operation>

<operation id="5638" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5638" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5636 %add_ln57_432 = add i19 %add_ln57_431, i19 %add_ln57_428

]]></Node>
<StgValue><ssdm name="add_ln57_432"/></StgValue>
</operation>

<operation id="5639" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5639" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5637 %add_ln57_433 = add i19 %mult_100, i19 %sext_ln41_206

]]></Node>
<StgValue><ssdm name="add_ln57_433"/></StgValue>
</operation>

<operation id="5640" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5640" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5638 %add_ln57_434 = add i19 %sext_ln41_232, i19 %sext_ln41_240

]]></Node>
<StgValue><ssdm name="add_ln57_434"/></StgValue>
</operation>

<operation id="5641" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5641" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5639 %add_ln57_435 = add i19 %add_ln57_434, i19 %add_ln57_433

]]></Node>
<StgValue><ssdm name="add_ln57_435"/></StgValue>
</operation>

<operation id="5642" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5642" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5640 %add_ln57_436 = add i19 %sext_ln41_247, i19 %mult_215

]]></Node>
<StgValue><ssdm name="add_ln57_436"/></StgValue>
</operation>

<operation id="5643" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5643" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5641 %add_ln57_437 = add i19 %sext_ln41_254, i19 %sext_ln41_259

]]></Node>
<StgValue><ssdm name="add_ln57_437"/></StgValue>
</operation>

<operation id="5644" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5644" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5642 %add_ln57_438 = add i19 %add_ln57_437, i19 %sext_ln41_251

]]></Node>
<StgValue><ssdm name="add_ln57_438"/></StgValue>
</operation>

<operation id="5645" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5645" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5643 %add_ln57_439 = add i19 %add_ln57_438, i19 %add_ln57_436

]]></Node>
<StgValue><ssdm name="add_ln57_439"/></StgValue>
</operation>

<operation id="5646" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5646" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5644 %add_ln57_440 = add i19 %add_ln57_439, i19 %add_ln57_435

]]></Node>
<StgValue><ssdm name="add_ln57_440"/></StgValue>
</operation>

<operation id="5647" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5647" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5645 %add_ln57_441 = add i19 %add_ln57_440, i19 %add_ln57_432

]]></Node>
<StgValue><ssdm name="add_ln57_441"/></StgValue>
</operation>

<operation id="5648" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5648" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5646 %add_ln57_442 = add i19 %sext_ln41_277, i19 %mult_306

]]></Node>
<StgValue><ssdm name="add_ln57_442"/></StgValue>
</operation>

<operation id="5649" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5649" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5647 %add_ln57_443 = add i19 %sext_ln41_299, i19 %mult_354

]]></Node>
<StgValue><ssdm name="add_ln57_443"/></StgValue>
</operation>

<operation id="5650" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5650" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5648 %add_ln57_444 = add i19 %add_ln57_443, i19 %add_ln57_442

]]></Node>
<StgValue><ssdm name="add_ln57_444"/></StgValue>
</operation>

<operation id="5651" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5651" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5649 %add_ln57_445 = add i19 %mult_374, i19 %sext_ln41_284

]]></Node>
<StgValue><ssdm name="add_ln57_445"/></StgValue>
</operation>

<operation id="5652" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5652" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5650 %add_ln57_446 = add i18 %sext_ln17_103, i18 %sext_ln17_21

]]></Node>
<StgValue><ssdm name="add_ln57_446"/></StgValue>
</operation>

<operation id="5653" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5653" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5651 %sext_ln57_127 = sext i18 %add_ln57_446

]]></Node>
<StgValue><ssdm name="sext_ln57_127"/></StgValue>
</operation>

<operation id="5654" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5654" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5652 %add_ln57_447 = add i19 %sext_ln57_127, i19 %add_ln57_445

]]></Node>
<StgValue><ssdm name="add_ln57_447"/></StgValue>
</operation>

<operation id="5655" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5655" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5653 %add_ln57_448 = add i19 %add_ln57_447, i19 %add_ln57_444

]]></Node>
<StgValue><ssdm name="add_ln57_448"/></StgValue>
</operation>

<operation id="5656" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5656" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5654 %add_ln57_449 = add i17 %sext_ln17_39, i17 %sext_ln17_67

]]></Node>
<StgValue><ssdm name="add_ln57_449"/></StgValue>
</operation>

<operation id="5657" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5657" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5655 %sext_ln57_128 = sext i17 %add_ln57_449

]]></Node>
<StgValue><ssdm name="sext_ln57_128"/></StgValue>
</operation>

<operation id="5658" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5658" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5656 %add_ln57_450 = add i16 %sext_ln17_2, i16 %sext_ln17_15

]]></Node>
<StgValue><ssdm name="add_ln57_450"/></StgValue>
</operation>

<operation id="5659" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5659" bw="18" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5657 %sext_ln57_129 = sext i16 %add_ln57_450

]]></Node>
<StgValue><ssdm name="sext_ln57_129"/></StgValue>
</operation>

<operation id="5660" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5660" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5658 %add_ln57_451 = add i18 %sext_ln57_129, i18 %sext_ln57_128

]]></Node>
<StgValue><ssdm name="add_ln57_451"/></StgValue>
</operation>

<operation id="5661" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5661" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5659 %sext_ln57_130 = sext i18 %add_ln57_451

]]></Node>
<StgValue><ssdm name="sext_ln57_130"/></StgValue>
</operation>

<operation id="5662" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5662" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5660 %add_ln57_452 = add i16 %sext_ln17_58, i16 %sext_ln17_60

]]></Node>
<StgValue><ssdm name="add_ln57_452"/></StgValue>
</operation>

<operation id="5663" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5663" bw="18" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5661 %sext_ln57_131 = sext i16 %add_ln57_452

]]></Node>
<StgValue><ssdm name="sext_ln57_131"/></StgValue>
</operation>

<operation id="5664" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5664" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5662 %add_ln57_453 = add i16 %sext_ln17_86, i16 304

]]></Node>
<StgValue><ssdm name="add_ln57_453"/></StgValue>
</operation>

<operation id="5665" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5665" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5663 %sext_ln57_132 = sext i16 %add_ln57_453

]]></Node>
<StgValue><ssdm name="sext_ln57_132"/></StgValue>
</operation>

<operation id="5666" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5666" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5664 %add_ln57_454 = add i17 %sext_ln57_132, i17 %sext_ln17_83

]]></Node>
<StgValue><ssdm name="add_ln57_454"/></StgValue>
</operation>

<operation id="5667" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5667" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5665 %sext_ln57_133 = sext i17 %add_ln57_454

]]></Node>
<StgValue><ssdm name="sext_ln57_133"/></StgValue>
</operation>

<operation id="5668" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5668" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5666 %add_ln57_455 = add i18 %sext_ln57_133, i18 %sext_ln57_131

]]></Node>
<StgValue><ssdm name="add_ln57_455"/></StgValue>
</operation>

<operation id="5669" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5669" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5667 %sext_ln57_134 = sext i18 %add_ln57_455

]]></Node>
<StgValue><ssdm name="sext_ln57_134"/></StgValue>
</operation>

<operation id="5670" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5670" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5668 %add_ln57_456 = add i19 %sext_ln57_134, i19 %sext_ln57_130

]]></Node>
<StgValue><ssdm name="add_ln57_456"/></StgValue>
</operation>

<operation id="5671" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5671" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5669 %add_ln57_457 = add i19 %add_ln57_456, i19 %add_ln57_448

]]></Node>
<StgValue><ssdm name="add_ln57_457"/></StgValue>
</operation>

<operation id="5672" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5672" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5670 %add_ln57_458 = add i19 %add_ln57_457, i19 %add_ln57_441

]]></Node>
<StgValue><ssdm name="add_ln57_458"/></StgValue>
</operation>

<operation id="5673" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5673" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5671 %add_ln57_459 = add i19 %mult_13, i19 %sext_ln41_176

]]></Node>
<StgValue><ssdm name="add_ln57_459"/></StgValue>
</operation>

<operation id="5674" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5674" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5672 %add_ln57_460 = add i19 %mult_36, i19 %sext_ln41_183

]]></Node>
<StgValue><ssdm name="add_ln57_460"/></StgValue>
</operation>

<operation id="5675" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5675" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5673 %add_ln57_461 = add i19 %add_ln57_460, i19 %add_ln57_459

]]></Node>
<StgValue><ssdm name="add_ln57_461"/></StgValue>
</operation>

<operation id="5676" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5676" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5674 %add_ln57_462 = add i18 %sext_ln17_132, i18 %sext_ln17_140

]]></Node>
<StgValue><ssdm name="add_ln57_462"/></StgValue>
</operation>

<operation id="5677" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5677" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5675 %sext_ln57_258 = sext i18 %add_ln57_462

]]></Node>
<StgValue><ssdm name="sext_ln57_258"/></StgValue>
</operation>

<operation id="5678" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5678" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5676 %add_ln57_463 = add i19 %sext_ln41_200, i19 %sext_ln41_204

]]></Node>
<StgValue><ssdm name="add_ln57_463"/></StgValue>
</operation>

<operation id="5679" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5679" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5677 %add_ln57_464 = add i19 %add_ln57_463, i19 %mult_94

]]></Node>
<StgValue><ssdm name="add_ln57_464"/></StgValue>
</operation>

<operation id="5680" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5680" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5678 %add_ln57_465 = add i19 %add_ln57_464, i19 %sext_ln57_258

]]></Node>
<StgValue><ssdm name="add_ln57_465"/></StgValue>
</operation>

<operation id="5681" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5681" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5679 %add_ln57_466 = add i19 %add_ln57_465, i19 %add_ln57_461

]]></Node>
<StgValue><ssdm name="add_ln57_466"/></StgValue>
</operation>

<operation id="5682" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5682" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5680 %add_ln57_467 = add i19 %mult_119, i19 %mult_149

]]></Node>
<StgValue><ssdm name="add_ln57_467"/></StgValue>
</operation>

<operation id="5683" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5683" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5681 %add_ln57_468 = add i18 %sext_ln17_163, i18 %sext_ln17_171

]]></Node>
<StgValue><ssdm name="add_ln57_468"/></StgValue>
</operation>

<operation id="5684" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5684" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5682 %sext_ln57_259 = sext i18 %add_ln57_468

]]></Node>
<StgValue><ssdm name="sext_ln57_259"/></StgValue>
</operation>

<operation id="5685" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5685" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5683 %add_ln57_469 = add i19 %sext_ln57_259, i19 %mult_160

]]></Node>
<StgValue><ssdm name="add_ln57_469"/></StgValue>
</operation>

<operation id="5686" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5686" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5684 %add_ln57_470 = add i19 %add_ln57_469, i19 %add_ln57_467

]]></Node>
<StgValue><ssdm name="add_ln57_470"/></StgValue>
</operation>

<operation id="5687" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5687" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5685 %add_ln57_471 = add i19 %sext_ln41_252, i19 %mult_230

]]></Node>
<StgValue><ssdm name="add_ln57_471"/></StgValue>
</operation>

<operation id="5688" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5688" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5686 %add_ln57_472 = add i19 %sext_ln41_266, i19 %sext_ln41_276

]]></Node>
<StgValue><ssdm name="add_ln57_472"/></StgValue>
</operation>

<operation id="5689" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5689" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5687 %add_ln57_473 = add i19 %add_ln57_472, i19 %mult_244

]]></Node>
<StgValue><ssdm name="add_ln57_473"/></StgValue>
</operation>

<operation id="5690" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5690" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5688 %add_ln57_474 = add i19 %add_ln57_473, i19 %add_ln57_471

]]></Node>
<StgValue><ssdm name="add_ln57_474"/></StgValue>
</operation>

<operation id="5691" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5691" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5689 %add_ln57_475 = add i19 %add_ln57_474, i19 %add_ln57_470

]]></Node>
<StgValue><ssdm name="add_ln57_475"/></StgValue>
</operation>

<operation id="5692" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5692" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5690 %add_ln57_476 = add i19 %add_ln57_475, i19 %add_ln57_466

]]></Node>
<StgValue><ssdm name="add_ln57_476"/></StgValue>
</operation>

<operation id="5693" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5693" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5691 %add_ln57_477 = add i19 %mult_308, i19 %mult_330

]]></Node>
<StgValue><ssdm name="add_ln57_477"/></StgValue>
</operation>

<operation id="5694" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5694" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5692 %add_ln57_478 = add i19 %mult_355, i19 %sext_ln41_312

]]></Node>
<StgValue><ssdm name="add_ln57_478"/></StgValue>
</operation>

<operation id="5695" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5695" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5693 %add_ln57_479 = add i19 %add_ln57_478, i19 %sext_ln41_305

]]></Node>
<StgValue><ssdm name="add_ln57_479"/></StgValue>
</operation>

<operation id="5696" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5696" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5694 %add_ln57_480 = add i19 %add_ln57_479, i19 %add_ln57_477

]]></Node>
<StgValue><ssdm name="add_ln57_480"/></StgValue>
</operation>

<operation id="5697" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5697" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5695 %add_ln57_481 = add i19 %sext_ln41_285, i19 %sext_ln41_170

]]></Node>
<StgValue><ssdm name="add_ln57_481"/></StgValue>
</operation>

<operation id="5698" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5698" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5696 %add_ln57_482 = add i17 %sext_ln17_29, i17 %sext_ln17_53

]]></Node>
<StgValue><ssdm name="add_ln57_482"/></StgValue>
</operation>

<operation id="5699" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5699" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5697 %sext_ln57_135 = sext i17 %add_ln57_482

]]></Node>
<StgValue><ssdm name="sext_ln57_135"/></StgValue>
</operation>

<operation id="5700" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5700" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5698 %add_ln57_483 = add i18 %sext_ln57_135, i18 %sext_ln17_50

]]></Node>
<StgValue><ssdm name="add_ln57_483"/></StgValue>
</operation>

<operation id="5701" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5701" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5699 %sext_ln57_136 = sext i18 %add_ln57_483

]]></Node>
<StgValue><ssdm name="sext_ln57_136"/></StgValue>
</operation>

<operation id="5702" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5702" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5700 %add_ln57_484 = add i19 %sext_ln57_136, i19 %add_ln57_481

]]></Node>
<StgValue><ssdm name="add_ln57_484"/></StgValue>
</operation>

<operation id="5703" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5703" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5701 %add_ln57_485 = add i19 %add_ln57_484, i19 %add_ln57_480

]]></Node>
<StgValue><ssdm name="add_ln57_485"/></StgValue>
</operation>

<operation id="5704" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5704" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5702 %add_ln57_486 = add i17 %sext_ln17_68, i17 %sext_ln17_76

]]></Node>
<StgValue><ssdm name="add_ln57_486"/></StgValue>
</operation>

<operation id="5705" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5705" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5703 %sext_ln57_137 = sext i17 %add_ln57_486

]]></Node>
<StgValue><ssdm name="sext_ln57_137"/></StgValue>
</operation>

<operation id="5706" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5706" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5704 %add_ln57_487 = add i16 %sext_ln17_23, i16 %sext_ln17_32

]]></Node>
<StgValue><ssdm name="add_ln57_487"/></StgValue>
</operation>

<operation id="5707" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5707" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5705 %sext_ln57_138 = sext i16 %add_ln57_487

]]></Node>
<StgValue><ssdm name="sext_ln57_138"/></StgValue>
</operation>

<operation id="5708" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5708" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5706 %add_ln57_488 = add i17 %sext_ln57_138, i17 %sext_ln17_12

]]></Node>
<StgValue><ssdm name="add_ln57_488"/></StgValue>
</operation>

<operation id="5709" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5709" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5707 %sext_ln57_139 = sext i17 %add_ln57_488

]]></Node>
<StgValue><ssdm name="sext_ln57_139"/></StgValue>
</operation>

<operation id="5710" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5710" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5708 %add_ln57_489 = add i18 %sext_ln57_139, i18 %sext_ln57_137

]]></Node>
<StgValue><ssdm name="add_ln57_489"/></StgValue>
</operation>

<operation id="5711" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5711" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5709 %sext_ln57_140 = sext i18 %add_ln57_489

]]></Node>
<StgValue><ssdm name="sext_ln57_140"/></StgValue>
</operation>

<operation id="5712" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5712" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5710 %add_ln57_490 = add i16 %sext_ln17_66, i16 %sext_ln17_73

]]></Node>
<StgValue><ssdm name="add_ln57_490"/></StgValue>
</operation>

<operation id="5713" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5713" bw="18" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5711 %sext_ln57_141 = sext i16 %add_ln57_490

]]></Node>
<StgValue><ssdm name="sext_ln57_141"/></StgValue>
</operation>

<operation id="5714" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5714" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5712 %add_ln57_491 = add i16 %sext_ln17_102, i16 32

]]></Node>
<StgValue><ssdm name="add_ln57_491"/></StgValue>
</operation>

<operation id="5715" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5715" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5713 %sext_ln57_142 = sext i16 %add_ln57_491

]]></Node>
<StgValue><ssdm name="sext_ln57_142"/></StgValue>
</operation>

<operation id="5716" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5716" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5714 %add_ln57_492 = add i17 %sext_ln57_142, i17 %sext_ln17_83

]]></Node>
<StgValue><ssdm name="add_ln57_492"/></StgValue>
</operation>

<operation id="5717" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5717" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5715 %sext_ln57_143 = sext i17 %add_ln57_492

]]></Node>
<StgValue><ssdm name="sext_ln57_143"/></StgValue>
</operation>

<operation id="5718" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5718" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5716 %add_ln57_493 = add i18 %sext_ln57_143, i18 %sext_ln57_141

]]></Node>
<StgValue><ssdm name="add_ln57_493"/></StgValue>
</operation>

<operation id="5719" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5719" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5717 %sext_ln57_144 = sext i18 %add_ln57_493

]]></Node>
<StgValue><ssdm name="sext_ln57_144"/></StgValue>
</operation>

<operation id="5720" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5720" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5718 %add_ln57_494 = add i19 %sext_ln57_144, i19 %sext_ln57_140

]]></Node>
<StgValue><ssdm name="add_ln57_494"/></StgValue>
</operation>

<operation id="5721" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5721" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5719 %add_ln57_495 = add i19 %add_ln57_494, i19 %add_ln57_485

]]></Node>
<StgValue><ssdm name="add_ln57_495"/></StgValue>
</operation>

<operation id="5722" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5722" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5720 %add_ln57_496 = add i19 %add_ln57_495, i19 %add_ln57_476

]]></Node>
<StgValue><ssdm name="add_ln57_496"/></StgValue>
</operation>

<operation id="5723" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5723" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5721 %add_ln57_497 = add i18 %sext_ln17_123, i18 %sext_ln17_151

]]></Node>
<StgValue><ssdm name="add_ln57_497"/></StgValue>
</operation>

<operation id="5724" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5724" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5722 %sext_ln57_260 = sext i18 %add_ln57_497

]]></Node>
<StgValue><ssdm name="sext_ln57_260"/></StgValue>
</operation>

<operation id="5725" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5725" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5723 %add_ln57_498 = add i19 %sext_ln41_212, i19 %mult_138

]]></Node>
<StgValue><ssdm name="add_ln57_498"/></StgValue>
</operation>

<operation id="5726" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5726" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5724 %add_ln57_499 = add i19 %add_ln57_498, i19 %sext_ln57_260

]]></Node>
<StgValue><ssdm name="add_ln57_499"/></StgValue>
</operation>

<operation id="5727" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5727" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5725 %add_ln57_500 = add i17 %sext_ln17_159, i17 %sext_ln17_166

]]></Node>
<StgValue><ssdm name="add_ln57_500"/></StgValue>
</operation>

<operation id="5728" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5728" bw="19" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5726 %sext_ln57_261 = sext i17 %add_ln57_500

]]></Node>
<StgValue><ssdm name="sext_ln57_261"/></StgValue>
</operation>

<operation id="5729" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5729" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5727 %add_ln57_501 = add i19 %sext_ln41_241, i19 %mult_241

]]></Node>
<StgValue><ssdm name="add_ln57_501"/></StgValue>
</operation>

<operation id="5730" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5730" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5728 %add_ln57_502 = add i19 %add_ln57_501, i19 %sext_ln57_261

]]></Node>
<StgValue><ssdm name="add_ln57_502"/></StgValue>
</operation>

<operation id="5731" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5731" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5729 %add_ln57_503 = add i19 %add_ln57_502, i19 %add_ln57_499

]]></Node>
<StgValue><ssdm name="add_ln57_503"/></StgValue>
</operation>

<operation id="5732" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5732" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5730 %add_ln57_504 = add i18 %sext_ln17_199, i18 %sext_ln17_201

]]></Node>
<StgValue><ssdm name="add_ln57_504"/></StgValue>
</operation>

<operation id="5733" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5733" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5731 %sext_ln57_262 = sext i18 %add_ln57_504

]]></Node>
<StgValue><ssdm name="sext_ln57_262"/></StgValue>
</operation>

<operation id="5734" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5734" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5732 %add_ln57_505 = add i17 %sext_ln17_208, i17 %sext_ln17_43

]]></Node>
<StgValue><ssdm name="add_ln57_505"/></StgValue>
</operation>

<operation id="5735" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5735" bw="19" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5733 %sext_ln57_263 = sext i17 %add_ln57_505

]]></Node>
<StgValue><ssdm name="sext_ln57_263"/></StgValue>
</operation>

<operation id="5736" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5736" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5734 %add_ln57_506 = add i19 %sext_ln57_263, i19 %sext_ln57_262

]]></Node>
<StgValue><ssdm name="add_ln57_506"/></StgValue>
</operation>

<operation id="5737" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5737" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5735 %add_ln57_507 = add i16 %sext_ln17_27, i16 %sext_ln17_49

]]></Node>
<StgValue><ssdm name="add_ln57_507"/></StgValue>
</operation>

<operation id="5738" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5738" bw="18" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5736 %sext_ln57_145 = sext i16 %add_ln57_507

]]></Node>
<StgValue><ssdm name="sext_ln57_145"/></StgValue>
</operation>

<operation id="5739" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5739" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5737 %add_ln57_508 = add i16 %sext_ln17_75, i16 64912

]]></Node>
<StgValue><ssdm name="add_ln57_508"/></StgValue>
</operation>

<operation id="5740" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5740" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5738 %sext_ln57_146 = sext i16 %add_ln57_508

]]></Node>
<StgValue><ssdm name="sext_ln57_146"/></StgValue>
</operation>

<operation id="5741" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5741" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5739 %add_ln57_509 = add i17 %sext_ln57_146, i17 %sext_ln17_64

]]></Node>
<StgValue><ssdm name="add_ln57_509"/></StgValue>
</operation>

<operation id="5742" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5742" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5740 %sext_ln57_147 = sext i17 %add_ln57_509

]]></Node>
<StgValue><ssdm name="sext_ln57_147"/></StgValue>
</operation>

<operation id="5743" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5743" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5741 %add_ln57_510 = add i18 %sext_ln57_147, i18 %sext_ln57_145

]]></Node>
<StgValue><ssdm name="add_ln57_510"/></StgValue>
</operation>

<operation id="5744" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5744" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5742 %sext_ln57_148 = sext i18 %add_ln57_510

]]></Node>
<StgValue><ssdm name="sext_ln57_148"/></StgValue>
</operation>

<operation id="5745" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5745" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5743 %add_ln57_511 = add i19 %sext_ln57_148, i19 %add_ln57_506

]]></Node>
<StgValue><ssdm name="add_ln57_511"/></StgValue>
</operation>

<operation id="5746" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5746" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5744 %add_ln57_512 = add i19 %add_ln57_511, i19 %add_ln57_503

]]></Node>
<StgValue><ssdm name="add_ln57_512"/></StgValue>
</operation>

<operation id="5747" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5747" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5745 %add_ln57_513 = add i19 %mult_15, i19 %sext_ln41_179

]]></Node>
<StgValue><ssdm name="add_ln57_513"/></StgValue>
</operation>

<operation id="5748" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5748" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5746 %add_ln57_514 = add i19 %sext_ln41_180, i19 %sext_ln41_183

]]></Node>
<StgValue><ssdm name="add_ln57_514"/></StgValue>
</operation>

<operation id="5749" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5749" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5747 %add_ln57_515 = add i19 %add_ln57_514, i19 %add_ln57_513

]]></Node>
<StgValue><ssdm name="add_ln57_515"/></StgValue>
</operation>

<operation id="5750" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5750" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5748 %add_ln57_516 = add i17 %sext_ln17_130, i17 %sext_ln17_137

]]></Node>
<StgValue><ssdm name="add_ln57_516"/></StgValue>
</operation>

<operation id="5751" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5751" bw="19" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5749 %sext_ln57_264 = sext i17 %add_ln57_516

]]></Node>
<StgValue><ssdm name="sext_ln57_264"/></StgValue>
</operation>

<operation id="5752" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5752" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5750 %add_ln57_517 = add i18 %sext_ln17_145, i18 %sext_ln17_151

]]></Node>
<StgValue><ssdm name="add_ln57_517"/></StgValue>
</operation>

<operation id="5753" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5753" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5751 %sext_ln57_265 = sext i18 %add_ln57_517

]]></Node>
<StgValue><ssdm name="sext_ln57_265"/></StgValue>
</operation>

<operation id="5754" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5754" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5752 %add_ln57_518 = add i19 %sext_ln57_265, i19 %sext_ln41_197

]]></Node>
<StgValue><ssdm name="add_ln57_518"/></StgValue>
</operation>

<operation id="5755" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5755" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5753 %add_ln57_519 = add i19 %add_ln57_518, i19 %sext_ln57_264

]]></Node>
<StgValue><ssdm name="add_ln57_519"/></StgValue>
</operation>

<operation id="5756" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5756" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5754 %add_ln57_520 = add i19 %add_ln57_519, i19 %add_ln57_515

]]></Node>
<StgValue><ssdm name="add_ln57_520"/></StgValue>
</operation>

<operation id="5757" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5757" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5755 %add_ln57_521 = add i19 %mult_150, i19 %sext_ln41_228

]]></Node>
<StgValue><ssdm name="add_ln57_521"/></StgValue>
</operation>

<operation id="5758" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5758" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5756 %add_ln57_522 = add i18 %sext_ln17_168, i18 %sext_ln17_172

]]></Node>
<StgValue><ssdm name="add_ln57_522"/></StgValue>
</operation>

<operation id="5759" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5759" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5757 %sext_ln57_266 = sext i18 %add_ln57_522

]]></Node>
<StgValue><ssdm name="sext_ln57_266"/></StgValue>
</operation>

<operation id="5760" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5760" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5758 %add_ln57_523 = add i19 %sext_ln57_266, i19 %add_ln57_521

]]></Node>
<StgValue><ssdm name="add_ln57_523"/></StgValue>
</operation>

<operation id="5761" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5761" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5759 %add_ln57_524 = add i19 %sext_ln41_253, i19 %sext_ln41_260

]]></Node>
<StgValue><ssdm name="add_ln57_524"/></StgValue>
</operation>

<operation id="5762" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5762" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5760 %add_ln57_525 = add i19 %mult_280, i19 %mult_295

]]></Node>
<StgValue><ssdm name="add_ln57_525"/></StgValue>
</operation>

<operation id="5763" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5763" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5761 %add_ln57_526 = add i19 %add_ln57_525, i19 %mult_265

]]></Node>
<StgValue><ssdm name="add_ln57_526"/></StgValue>
</operation>

<operation id="5764" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5764" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5762 %add_ln57_527 = add i19 %add_ln57_526, i19 %add_ln57_524

]]></Node>
<StgValue><ssdm name="add_ln57_527"/></StgValue>
</operation>

<operation id="5765" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5765" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5763 %add_ln57_528 = add i19 %add_ln57_527, i19 %add_ln57_523

]]></Node>
<StgValue><ssdm name="add_ln57_528"/></StgValue>
</operation>

<operation id="5766" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5766" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5764 %add_ln57_529 = add i19 %add_ln57_528, i19 %add_ln57_520

]]></Node>
<StgValue><ssdm name="add_ln57_529"/></StgValue>
</operation>

<operation id="5767" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5767" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5765 %add_ln57_530 = add i19 %mult_346, i19 %sext_ln41_316

]]></Node>
<StgValue><ssdm name="add_ln57_530"/></StgValue>
</operation>

<operation id="5768" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5768" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5766 %add_ln57_531 = add i18 %sext_ln17_135, i18 %sext_ln17_70

]]></Node>
<StgValue><ssdm name="add_ln57_531"/></StgValue>
</operation>

<operation id="5769" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5769" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5767 %sext_ln57_149 = sext i18 %add_ln57_531

]]></Node>
<StgValue><ssdm name="sext_ln57_149"/></StgValue>
</operation>

<operation id="5770" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5770" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5768 %add_ln57_532 = add i19 %sext_ln57_149, i19 %add_ln57_530

]]></Node>
<StgValue><ssdm name="add_ln57_532"/></StgValue>
</operation>

<operation id="5771" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5771" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5769 %add_ln57_533 = add i18 %sext_ln17_103, i18 %sext_ln17_4

]]></Node>
<StgValue><ssdm name="add_ln57_533"/></StgValue>
</operation>

<operation id="5772" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5772" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5770 %sext_ln57_150 = sext i18 %add_ln57_533

]]></Node>
<StgValue><ssdm name="sext_ln57_150"/></StgValue>
</operation>

<operation id="5773" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5773" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5771 %add_ln57_534 = add i17 %sext_ln17_76, i17 %sext_ln17_85

]]></Node>
<StgValue><ssdm name="add_ln57_534"/></StgValue>
</operation>

<operation id="5774" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5774" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5772 %sext_ln57_151 = sext i17 %add_ln57_534

]]></Node>
<StgValue><ssdm name="sext_ln57_151"/></StgValue>
</operation>

<operation id="5775" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5775" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5773 %add_ln57_535 = add i18 %sext_ln57_151, i18 %sext_ln17_14

]]></Node>
<StgValue><ssdm name="add_ln57_535"/></StgValue>
</operation>

<operation id="5776" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5776" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5774 %sext_ln57_152 = sext i18 %add_ln57_535

]]></Node>
<StgValue><ssdm name="sext_ln57_152"/></StgValue>
</operation>

<operation id="5777" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5777" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5775 %add_ln57_536 = add i19 %sext_ln57_152, i19 %sext_ln57_150

]]></Node>
<StgValue><ssdm name="add_ln57_536"/></StgValue>
</operation>

<operation id="5778" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5778" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5776 %add_ln57_537 = add i19 %add_ln57_536, i19 %add_ln57_532

]]></Node>
<StgValue><ssdm name="add_ln57_537"/></StgValue>
</operation>

<operation id="5779" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5779" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5777 %add_ln57_538 = add i16 %sext_ln17_65, i16 %sext_ln17_71

]]></Node>
<StgValue><ssdm name="add_ln57_538"/></StgValue>
</operation>

<operation id="5780" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5780" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5778 %sext_ln57_153 = sext i16 %add_ln57_538

]]></Node>
<StgValue><ssdm name="sext_ln57_153"/></StgValue>
</operation>

<operation id="5781" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5781" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5779 %add_ln57_539 = add i17 %sext_ln57_153, i17 %sext_ln57_121

]]></Node>
<StgValue><ssdm name="add_ln57_539"/></StgValue>
</operation>

<operation id="5782" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5782" bw="19" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5780 %sext_ln57_154 = sext i17 %add_ln57_539

]]></Node>
<StgValue><ssdm name="sext_ln57_154"/></StgValue>
</operation>

<operation id="5783" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5783" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5781 %add_ln57_540 = add i16 %sext_ln17_88, i16 %sext_ln17_97

]]></Node>
<StgValue><ssdm name="add_ln57_540"/></StgValue>
</operation>

<operation id="5784" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5784" bw="18" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5782 %sext_ln57_155 = sext i16 %add_ln57_540

]]></Node>
<StgValue><ssdm name="sext_ln57_155"/></StgValue>
</operation>

<operation id="5785" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5785" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5783 %add_ln57_541 = add i16 %sext_ln17_107, i16 65264

]]></Node>
<StgValue><ssdm name="add_ln57_541"/></StgValue>
</operation>

<operation id="5786" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5786" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5784 %sext_ln57_156 = sext i16 %add_ln57_541

]]></Node>
<StgValue><ssdm name="sext_ln57_156"/></StgValue>
</operation>

<operation id="5787" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5787" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5785 %add_ln57_542 = add i17 %sext_ln57_156, i17 %sext_ln17_106

]]></Node>
<StgValue><ssdm name="add_ln57_542"/></StgValue>
</operation>

<operation id="5788" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5788" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5786 %sext_ln57_157 = sext i17 %add_ln57_542

]]></Node>
<StgValue><ssdm name="sext_ln57_157"/></StgValue>
</operation>

<operation id="5789" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5789" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5787 %add_ln57_543 = add i18 %sext_ln57_157, i18 %sext_ln57_155

]]></Node>
<StgValue><ssdm name="add_ln57_543"/></StgValue>
</operation>

<operation id="5790" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5790" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5788 %sext_ln57_158 = sext i18 %add_ln57_543

]]></Node>
<StgValue><ssdm name="sext_ln57_158"/></StgValue>
</operation>

<operation id="5791" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5791" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5789 %add_ln57_544 = add i19 %sext_ln57_158, i19 %sext_ln57_154

]]></Node>
<StgValue><ssdm name="add_ln57_544"/></StgValue>
</operation>

<operation id="5792" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5792" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5790 %add_ln57_545 = add i19 %add_ln57_544, i19 %add_ln57_537

]]></Node>
<StgValue><ssdm name="add_ln57_545"/></StgValue>
</operation>

<operation id="5793" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5793" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5791 %add_ln57_546 = add i19 %add_ln57_545, i19 %add_ln57_529

]]></Node>
<StgValue><ssdm name="add_ln57_546"/></StgValue>
</operation>

<operation id="5794" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5794" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5792 %add_ln57_547 = add i19 %sext_ln41_177, i19 %sext_ln41_181

]]></Node>
<StgValue><ssdm name="add_ln57_547"/></StgValue>
</operation>

<operation id="5795" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5795" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5793 %add_ln57_548 = add i19 %add_ln57_547, i19 %sext_ln41_174

]]></Node>
<StgValue><ssdm name="add_ln57_548"/></StgValue>
</operation>

<operation id="5796" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5796" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5794 %add_ln57_549 = add i19 %sext_ln41_187, i19 %sext_ln41_205

]]></Node>
<StgValue><ssdm name="add_ln57_549"/></StgValue>
</operation>

<operation id="5797" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5797" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5795 %add_ln57_550 = add i19 %add_ln57_549, i19 %sext_ln41_186

]]></Node>
<StgValue><ssdm name="add_ln57_550"/></StgValue>
</operation>

<operation id="5798" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5798" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5796 %add_ln57_551 = add i19 %add_ln57_550, i19 %add_ln57_548

]]></Node>
<StgValue><ssdm name="add_ln57_551"/></StgValue>
</operation>

<operation id="5799" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5799" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5797 %add_ln57_552 = add i17 %sext_ln17_164, i17 %sext_ln17_166

]]></Node>
<StgValue><ssdm name="add_ln57_552"/></StgValue>
</operation>

<operation id="5800" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5800" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5798 %sext_ln57_267 = sext i17 %add_ln57_552

]]></Node>
<StgValue><ssdm name="sext_ln57_267"/></StgValue>
</operation>

<operation id="5801" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5801" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5799 %add_ln57_553 = add i18 %sext_ln57_267, i18 %sext_ln17_158

]]></Node>
<StgValue><ssdm name="add_ln57_553"/></StgValue>
</operation>

<operation id="5802" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5802" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5800 %sext_ln57_268 = sext i18 %add_ln57_553

]]></Node>
<StgValue><ssdm name="sext_ln57_268"/></StgValue>
</operation>

<operation id="5803" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5803" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5801 %add_ln57_554 = add i17 %sext_ln17_180, i17 %sext_ln17_181

]]></Node>
<StgValue><ssdm name="add_ln57_554"/></StgValue>
</operation>

<operation id="5804" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5804" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5802 %sext_ln57_269 = sext i17 %add_ln57_554

]]></Node>
<StgValue><ssdm name="sext_ln57_269"/></StgValue>
</operation>

<operation id="5805" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5805" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5803 %add_ln57_555 = add i18 %sext_ln57_269, i18 %sext_ln17_172

]]></Node>
<StgValue><ssdm name="add_ln57_555"/></StgValue>
</operation>

<operation id="5806" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5806" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5804 %sext_ln57_270 = sext i18 %add_ln57_555

]]></Node>
<StgValue><ssdm name="sext_ln57_270"/></StgValue>
</operation>

<operation id="5807" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5807" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5805 %add_ln57_556 = add i19 %sext_ln57_270, i19 %sext_ln57_268

]]></Node>
<StgValue><ssdm name="add_ln57_556"/></StgValue>
</operation>

<operation id="5808" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5808" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5806 %add_ln57_557 = add i19 %add_ln57_556, i19 %add_ln57_551

]]></Node>
<StgValue><ssdm name="add_ln57_557"/></StgValue>
</operation>

<operation id="5809" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5809" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5807 %add_ln57_558 = add i18 %sext_ln17_205, i18 %sext_ln17_209

]]></Node>
<StgValue><ssdm name="add_ln57_558"/></StgValue>
</operation>

<operation id="5810" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5810" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5808 %sext_ln57_271 = sext i18 %add_ln57_558

]]></Node>
<StgValue><ssdm name="sext_ln57_271"/></StgValue>
</operation>

<operation id="5811" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5811" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5809 %add_ln57_559 = add i19 %sext_ln57_271, i19 %sext_ln41_264

]]></Node>
<StgValue><ssdm name="add_ln57_559"/></StgValue>
</operation>

<operation id="5812" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5812" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5810 %add_ln57_560 = add i17 %sext_ln17_62, i17 %sext_ln17_68

]]></Node>
<StgValue><ssdm name="add_ln57_560"/></StgValue>
</operation>

<operation id="5813" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5813" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5811 %sext_ln57_159 = sext i17 %add_ln57_560

]]></Node>
<StgValue><ssdm name="sext_ln57_159"/></StgValue>
</operation>

<operation id="5814" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5814" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5812 %add_ln57_561 = add i18 %sext_ln57_159, i18 %sext_ln17_55

]]></Node>
<StgValue><ssdm name="add_ln57_561"/></StgValue>
</operation>

<operation id="5815" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5815" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5813 %sext_ln57_160 = sext i18 %add_ln57_561

]]></Node>
<StgValue><ssdm name="sext_ln57_160"/></StgValue>
</operation>

<operation id="5816" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5816" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5814 %add_ln57_562 = add i19 %sext_ln57_160, i19 %add_ln57_559

]]></Node>
<StgValue><ssdm name="add_ln57_562"/></StgValue>
</operation>

<operation id="5817" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5817" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5815 %add_ln57_563 = add i17 %sext_ln17_104, i17 %sext_ln17_26

]]></Node>
<StgValue><ssdm name="add_ln57_563"/></StgValue>
</operation>

<operation id="5818" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5818" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5816 %sext_ln57_161 = sext i17 %add_ln57_563

]]></Node>
<StgValue><ssdm name="sext_ln57_161"/></StgValue>
</operation>

<operation id="5819" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5819" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5817 %add_ln57_564 = add i18 %sext_ln57_161, i18 %sext_ln17_192

]]></Node>
<StgValue><ssdm name="add_ln57_564"/></StgValue>
</operation>

<operation id="5820" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5820" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5818 %add_ln57_565 = add i16 %sext_ln17_110, i16 64352

]]></Node>
<StgValue><ssdm name="add_ln57_565"/></StgValue>
</operation>

<operation id="5821" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5821" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5819 %sext_ln57_162 = sext i16 %add_ln57_565

]]></Node>
<StgValue><ssdm name="sext_ln57_162"/></StgValue>
</operation>

<operation id="5822" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5822" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5820 %add_ln57_566 = add i17 %sext_ln57_162, i17 %sext_ln17_74

]]></Node>
<StgValue><ssdm name="add_ln57_566"/></StgValue>
</operation>

<operation id="5823" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5823" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5821 %sext_ln57_163 = sext i17 %add_ln57_566

]]></Node>
<StgValue><ssdm name="sext_ln57_163"/></StgValue>
</operation>

<operation id="5824" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5824" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5822 %add_ln57_567 = add i18 %sext_ln57_163, i18 %add_ln57_564

]]></Node>
<StgValue><ssdm name="add_ln57_567"/></StgValue>
</operation>

<operation id="5825" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5825" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5823 %sext_ln57_164 = sext i18 %add_ln57_567

]]></Node>
<StgValue><ssdm name="sext_ln57_164"/></StgValue>
</operation>

<operation id="5826" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5826" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5824 %add_ln57_568 = add i19 %sext_ln57_164, i19 %add_ln57_562

]]></Node>
<StgValue><ssdm name="add_ln57_568"/></StgValue>
</operation>

<operation id="5827" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5827" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5825 %add_ln57_569 = add i19 %add_ln57_568, i19 %add_ln57_557

]]></Node>
<StgValue><ssdm name="add_ln57_569"/></StgValue>
</operation>

<operation id="5828" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5828" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5826 %add_ln57_570 = add i18 %sext_ln17, i18 %sext_ln17_93

]]></Node>
<StgValue><ssdm name="add_ln57_570"/></StgValue>
</operation>

<operation id="5829" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5829" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5827 %sext_ln57_272 = sext i18 %add_ln57_570

]]></Node>
<StgValue><ssdm name="sext_ln57_272"/></StgValue>
</operation>

<operation id="5830" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5830" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5828 %add_ln57_571 = add i19 %sext_ln41_178, i19 %sext_ln41_182

]]></Node>
<StgValue><ssdm name="add_ln57_571"/></StgValue>
</operation>

<operation id="5831" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5831" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5829 %add_ln57_572 = add i19 %add_ln57_571, i19 %sext_ln57_272

]]></Node>
<StgValue><ssdm name="add_ln57_572"/></StgValue>
</operation>

<operation id="5832" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5832" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5830 %add_ln57_573 = add i19 %sext_ln41_189, i19 %sext_ln41_192

]]></Node>
<StgValue><ssdm name="add_ln57_573"/></StgValue>
</operation>

<operation id="5833" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5833" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5831 %add_ln57_574 = add i18 %sext_ln17_149, i18 %sext_ln17_154

]]></Node>
<StgValue><ssdm name="add_ln57_574"/></StgValue>
</operation>

<operation id="5834" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5834" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5832 %sext_ln57_273 = sext i18 %add_ln57_574

]]></Node>
<StgValue><ssdm name="sext_ln57_273"/></StgValue>
</operation>

<operation id="5835" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5835" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5833 %add_ln57_575 = add i19 %sext_ln57_273, i19 %sext_ln41_195

]]></Node>
<StgValue><ssdm name="add_ln57_575"/></StgValue>
</operation>

<operation id="5836" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5836" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5834 %add_ln57_576 = add i19 %add_ln57_575, i19 %add_ln57_573

]]></Node>
<StgValue><ssdm name="add_ln57_576"/></StgValue>
</operation>

<operation id="5837" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5837" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5835 %add_ln57_577 = add i19 %add_ln57_576, i19 %add_ln57_572

]]></Node>
<StgValue><ssdm name="add_ln57_577"/></StgValue>
</operation>

<operation id="5838" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5838" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5836 %add_ln57_578 = add i19 %mult_138, i19 %sext_ln41_226

]]></Node>
<StgValue><ssdm name="add_ln57_578"/></StgValue>
</operation>

<operation id="5839" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5839" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5837 %add_ln57_579 = add i18 %sext_ln17_169, i18 %sext_ln17_174

]]></Node>
<StgValue><ssdm name="add_ln57_579"/></StgValue>
</operation>

<operation id="5840" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5840" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5838 %sext_ln57_274 = sext i18 %add_ln57_579

]]></Node>
<StgValue><ssdm name="sext_ln57_274"/></StgValue>
</operation>

<operation id="5841" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5841" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5839 %add_ln57_580 = add i19 %sext_ln57_274, i19 %sext_ln41_227

]]></Node>
<StgValue><ssdm name="add_ln57_580"/></StgValue>
</operation>

<operation id="5842" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5842" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5840 %add_ln57_581 = add i19 %add_ln57_580, i19 %add_ln57_578

]]></Node>
<StgValue><ssdm name="add_ln57_581"/></StgValue>
</operation>

<operation id="5843" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5843" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5841 %add_ln57_582 = add i18 %sext_ln17_175, i18 %sext_ln17_184

]]></Node>
<StgValue><ssdm name="add_ln57_582"/></StgValue>
</operation>

<operation id="5844" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5844" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5842 %sext_ln57_275 = sext i18 %add_ln57_582

]]></Node>
<StgValue><ssdm name="sext_ln57_275"/></StgValue>
</operation>

<operation id="5845" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5845" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5843 %add_ln57_583 = add i19 %mult_250, i19 %sext_ln41_271

]]></Node>
<StgValue><ssdm name="add_ln57_583"/></StgValue>
</operation>

<operation id="5846" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5846" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5844 %add_ln57_584 = add i19 %add_ln57_583, i19 %sext_ln41_263

]]></Node>
<StgValue><ssdm name="add_ln57_584"/></StgValue>
</operation>

<operation id="5847" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5847" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5845 %add_ln57_585 = add i19 %add_ln57_584, i19 %sext_ln57_275

]]></Node>
<StgValue><ssdm name="add_ln57_585"/></StgValue>
</operation>

<operation id="5848" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5848" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5846 %add_ln57_586 = add i19 %add_ln57_585, i19 %add_ln57_581

]]></Node>
<StgValue><ssdm name="add_ln57_586"/></StgValue>
</operation>

<operation id="5849" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5849" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5847 %add_ln57_587 = add i19 %add_ln57_586, i19 %add_ln57_577

]]></Node>
<StgValue><ssdm name="add_ln57_587"/></StgValue>
</operation>

<operation id="5850" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5850" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5848 %add_ln57_588 = add i19 %mult_274, i19 %sext_ln41_278

]]></Node>
<StgValue><ssdm name="add_ln57_588"/></StgValue>
</operation>

<operation id="5851" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5851" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5849 %add_ln57_589 = add i19 %mult_296, i19 %mult_309

]]></Node>
<StgValue><ssdm name="add_ln57_589"/></StgValue>
</operation>

<operation id="5852" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5852" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5850 %add_ln57_590 = add i19 %add_ln57_589, i19 %add_ln57_588

]]></Node>
<StgValue><ssdm name="add_ln57_590"/></StgValue>
</operation>

<operation id="5853" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5853" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5851 %add_ln57_591 = add i19 %mult_321, i19 %mult_346

]]></Node>
<StgValue><ssdm name="add_ln57_591"/></StgValue>
</operation>

<operation id="5854" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5854" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5852 %add_ln57_592 = add i18 %sext_ln17_210, i18 %sext_ln17_135

]]></Node>
<StgValue><ssdm name="add_ln57_592"/></StgValue>
</operation>

<operation id="5855" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5855" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5853 %sext_ln57_276 = sext i18 %add_ln57_592

]]></Node>
<StgValue><ssdm name="sext_ln57_276"/></StgValue>
</operation>

<operation id="5856" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5856" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5854 %add_ln57_593 = add i19 %sext_ln57_276, i19 %sext_ln41_309

]]></Node>
<StgValue><ssdm name="add_ln57_593"/></StgValue>
</operation>

<operation id="5857" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5857" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5855 %add_ln57_594 = add i19 %add_ln57_593, i19 %add_ln57_591

]]></Node>
<StgValue><ssdm name="add_ln57_594"/></StgValue>
</operation>

<operation id="5858" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5858" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5856 %add_ln57_595 = add i19 %add_ln57_594, i19 %add_ln57_590

]]></Node>
<StgValue><ssdm name="add_ln57_595"/></StgValue>
</operation>

<operation id="5859" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5859" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5857 %add_ln57_596 = add i17 %sext_ln17_3, i17 %sext_ln17_13

]]></Node>
<StgValue><ssdm name="add_ln57_596"/></StgValue>
</operation>

<operation id="5860" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5860" bw="19" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5858 %sext_ln57_165 = sext i17 %add_ln57_596

]]></Node>
<StgValue><ssdm name="sext_ln57_165"/></StgValue>
</operation>

<operation id="5861" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5861" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5859 %add_ln57_597 = add i17 %sext_ln17_59, i17 %sext_ln17_12

]]></Node>
<StgValue><ssdm name="add_ln57_597"/></StgValue>
</operation>

<operation id="5862" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5862" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5860 %sext_ln57_166 = sext i17 %add_ln57_597

]]></Node>
<StgValue><ssdm name="sext_ln57_166"/></StgValue>
</operation>

<operation id="5863" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5863" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5861 %add_ln57_598 = add i18 %sext_ln57_166, i18 %sext_ln17_47

]]></Node>
<StgValue><ssdm name="add_ln57_598"/></StgValue>
</operation>

<operation id="5864" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5864" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5862 %sext_ln57_167 = sext i18 %add_ln57_598

]]></Node>
<StgValue><ssdm name="sext_ln57_167"/></StgValue>
</operation>

<operation id="5865" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5865" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5863 %add_ln57_599 = add i19 %sext_ln57_167, i19 %sext_ln57_165

]]></Node>
<StgValue><ssdm name="add_ln57_599"/></StgValue>
</operation>

<operation id="5866" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5866" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5864 %add_ln57_600 = add i16 %sext_ln17_30, i16 %sext_ln17_36

]]></Node>
<StgValue><ssdm name="add_ln57_600"/></StgValue>
</operation>

<operation id="5867" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5867" bw="18" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5865 %sext_ln57_168 = sext i16 %add_ln57_600

]]></Node>
<StgValue><ssdm name="sext_ln57_168"/></StgValue>
</operation>

<operation id="5868" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5868" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5866 %add_ln57_601 = add i16 %sext_ln17_65, i16 65408

]]></Node>
<StgValue><ssdm name="add_ln57_601"/></StgValue>
</operation>

<operation id="5869" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5869" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5867 %sext_ln57_169 = sext i16 %add_ln57_601

]]></Node>
<StgValue><ssdm name="sext_ln57_169"/></StgValue>
</operation>

<operation id="5870" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5870" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5868 %add_ln57_602 = add i17 %sext_ln57_169, i17 %sext_ln17_37

]]></Node>
<StgValue><ssdm name="add_ln57_602"/></StgValue>
</operation>

<operation id="5871" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5871" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5869 %sext_ln57_170 = sext i17 %add_ln57_602

]]></Node>
<StgValue><ssdm name="sext_ln57_170"/></StgValue>
</operation>

<operation id="5872" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5872" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5870 %add_ln57_603 = add i18 %sext_ln57_170, i18 %sext_ln57_168

]]></Node>
<StgValue><ssdm name="add_ln57_603"/></StgValue>
</operation>

<operation id="5873" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5873" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5871 %sext_ln57_171 = sext i18 %add_ln57_603

]]></Node>
<StgValue><ssdm name="sext_ln57_171"/></StgValue>
</operation>

<operation id="5874" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5874" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5872 %add_ln57_604 = add i19 %sext_ln57_171, i19 %add_ln57_599

]]></Node>
<StgValue><ssdm name="add_ln57_604"/></StgValue>
</operation>

<operation id="5875" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5875" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5873 %add_ln57_605 = add i19 %add_ln57_604, i19 %add_ln57_595

]]></Node>
<StgValue><ssdm name="add_ln57_605"/></StgValue>
</operation>

<operation id="5876" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5876" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5874 %add_ln57_606 = add i19 %add_ln57_605, i19 %add_ln57_587

]]></Node>
<StgValue><ssdm name="add_ln57_606"/></StgValue>
</operation>

<operation id="5877" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5877" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5875 %add_ln57_607 = add i18 %sext_ln17_120, i18 %sext_ln17_123

]]></Node>
<StgValue><ssdm name="add_ln57_607"/></StgValue>
</operation>

<operation id="5878" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5878" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5876 %sext_ln57_277 = sext i18 %add_ln57_607

]]></Node>
<StgValue><ssdm name="sext_ln57_277"/></StgValue>
</operation>

<operation id="5879" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5879" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5877 %add_ln57_608 = add i19 %sext_ln57_277, i19 %sext_ln41_168

]]></Node>
<StgValue><ssdm name="add_ln57_608"/></StgValue>
</operation>

<operation id="5880" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5880" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5878 %add_ln57_609 = add i18 %sext_ln57_224, i18 %sext_ln17_129

]]></Node>
<StgValue><ssdm name="add_ln57_609"/></StgValue>
</operation>

<operation id="5881" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5881" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5879 %sext_ln57_278 = sext i18 %add_ln57_609

]]></Node>
<StgValue><ssdm name="sext_ln57_278"/></StgValue>
</operation>

<operation id="5882" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5882" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5880 %add_ln57_610 = add i19 %sext_ln57_278, i19 %add_ln57_608

]]></Node>
<StgValue><ssdm name="add_ln57_610"/></StgValue>
</operation>

<operation id="5883" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5883" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5881 %add_ln57_611 = add i18 %sext_ln17_156, i18 %sext_ln17_161

]]></Node>
<StgValue><ssdm name="add_ln57_611"/></StgValue>
</operation>

<operation id="5884" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5884" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5882 %sext_ln57_279 = sext i18 %add_ln57_611

]]></Node>
<StgValue><ssdm name="sext_ln57_279"/></StgValue>
</operation>

<operation id="5885" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5885" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5883 %add_ln57_612 = add i19 %sext_ln57_279, i19 %sext_ln41_192

]]></Node>
<StgValue><ssdm name="add_ln57_612"/></StgValue>
</operation>

<operation id="5886" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5886" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5884 %add_ln57_613 = add i19 %sext_ln41_237, i19 %sext_ln41_259

]]></Node>
<StgValue><ssdm name="add_ln57_613"/></StgValue>
</operation>

<operation id="5887" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5887" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5885 %add_ln57_614 = add i19 %mult_255, i19 %sext_ln41_292

]]></Node>
<StgValue><ssdm name="add_ln57_614"/></StgValue>
</operation>

<operation id="5888" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5888" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5886 %add_ln57_615 = add i19 %add_ln57_614, i19 %add_ln57_613

]]></Node>
<StgValue><ssdm name="add_ln57_615"/></StgValue>
</operation>

<operation id="5889" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5889" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5887 %add_ln57_616 = add i19 %add_ln57_615, i19 %add_ln57_612

]]></Node>
<StgValue><ssdm name="add_ln57_616"/></StgValue>
</operation>

<operation id="5890" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5890" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5888 %add_ln57_617 = add i19 %add_ln57_616, i19 %add_ln57_610

]]></Node>
<StgValue><ssdm name="add_ln57_617"/></StgValue>
</operation>

<operation id="5891" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5891" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5889 %add_ln57_618 = add i19 %sext_ln41_306, i19 %sext_ln41_311

]]></Node>
<StgValue><ssdm name="add_ln57_618"/></StgValue>
</operation>

<operation id="5892" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5892" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5890 %add_ln57_619 = add i19 %add_ln57_618, i19 %sext_ln41_298

]]></Node>
<StgValue><ssdm name="add_ln57_619"/></StgValue>
</operation>

<operation id="5893" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5893" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5891 %add_ln57_620 = add i18 %sext_ln17_212, i18 %sext_ln17_142

]]></Node>
<StgValue><ssdm name="add_ln57_620"/></StgValue>
</operation>

<operation id="5894" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5894" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5892 %sext_ln57_280 = sext i18 %add_ln57_620

]]></Node>
<StgValue><ssdm name="sext_ln57_280"/></StgValue>
</operation>

<operation id="5895" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5895" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5893 %add_ln57_621 = add i18 %sext_ln17_150, i18 %sext_ln17_108

]]></Node>
<StgValue><ssdm name="add_ln57_621"/></StgValue>
</operation>

<operation id="5896" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5896" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5894 %sext_ln57_172 = sext i18 %add_ln57_621

]]></Node>
<StgValue><ssdm name="sext_ln57_172"/></StgValue>
</operation>

<operation id="5897" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5897" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5895 %add_ln57_622 = add i19 %sext_ln57_172, i19 %sext_ln57_280

]]></Node>
<StgValue><ssdm name="add_ln57_622"/></StgValue>
</operation>

<operation id="5898" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5898" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5896 %add_ln57_623 = add i19 %add_ln57_622, i19 %add_ln57_619

]]></Node>
<StgValue><ssdm name="add_ln57_623"/></StgValue>
</operation>

<operation id="5899" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5899" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5897 %add_ln57_624 = add i18 %sext_ln57_82, i18 %sext_ln17_4

]]></Node>
<StgValue><ssdm name="add_ln57_624"/></StgValue>
</operation>

<operation id="5900" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5900" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5898 %sext_ln57_173 = sext i18 %add_ln57_624

]]></Node>
<StgValue><ssdm name="sext_ln57_173"/></StgValue>
</operation>

<operation id="5901" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5901" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5899 %add_ln57_625 = add i16 %sext_ln17_95, i16 64736

]]></Node>
<StgValue><ssdm name="add_ln57_625"/></StgValue>
</operation>

<operation id="5902" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5902" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5900 %sext_ln57_174 = sext i16 %add_ln57_625

]]></Node>
<StgValue><ssdm name="sext_ln57_174"/></StgValue>
</operation>

<operation id="5903" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5903" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5901 %add_ln57_626 = add i17 %sext_ln57_174, i17 %sext_ln57_9

]]></Node>
<StgValue><ssdm name="add_ln57_626"/></StgValue>
</operation>

<operation id="5904" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5904" bw="19" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5902 %sext_ln57_175 = sext i17 %add_ln57_626

]]></Node>
<StgValue><ssdm name="sext_ln57_175"/></StgValue>
</operation>

<operation id="5905" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5905" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5903 %add_ln57_627 = add i19 %sext_ln57_175, i19 %sext_ln57_173

]]></Node>
<StgValue><ssdm name="add_ln57_627"/></StgValue>
</operation>

<operation id="5906" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5906" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5904 %add_ln57_628 = add i19 %add_ln57_627, i19 %add_ln57_623

]]></Node>
<StgValue><ssdm name="add_ln57_628"/></StgValue>
</operation>

<operation id="5907" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5907" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5905 %add_ln57_629 = add i19 %add_ln57_628, i19 %add_ln57_617

]]></Node>
<StgValue><ssdm name="add_ln57_629"/></StgValue>
</operation>

<operation id="5908" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5908" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5906 %add_ln57_630 = add i19 %mult_5, i19 %sext_ln41_173

]]></Node>
<StgValue><ssdm name="add_ln57_630"/></StgValue>
</operation>

<operation id="5909" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5909" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5907 %add_ln57_631 = add i19 %mult_30, i19 %mult_39

]]></Node>
<StgValue><ssdm name="add_ln57_631"/></StgValue>
</operation>

<operation id="5910" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5910" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5908 %add_ln57_632 = add i19 %add_ln57_631, i19 %sext_ln41_175

]]></Node>
<StgValue><ssdm name="add_ln57_632"/></StgValue>
</operation>

<operation id="5911" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5911" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5909 %add_ln57_633 = add i19 %add_ln57_632, i19 %add_ln57_630

]]></Node>
<StgValue><ssdm name="add_ln57_633"/></StgValue>
</operation>

<operation id="5912" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5912" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5910 %add_ln57_634 = add i19 %mult_51, i19 %mult_61

]]></Node>
<StgValue><ssdm name="add_ln57_634"/></StgValue>
</operation>

<operation id="5913" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5913" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5911 %add_ln57_635 = add i19 %add_ln57_634, i19 %mult_42

]]></Node>
<StgValue><ssdm name="add_ln57_635"/></StgValue>
</operation>

<operation id="5914" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5914" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5912 %add_ln57_636 = add i19 %mult_76, i19 %mult_85

]]></Node>
<StgValue><ssdm name="add_ln57_636"/></StgValue>
</operation>

<operation id="5915" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5915" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5913 %add_ln57_637 = add i19 %add_ln57_636, i19 %mult_68

]]></Node>
<StgValue><ssdm name="add_ln57_637"/></StgValue>
</operation>

<operation id="5916" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5916" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5914 %add_ln57_638 = add i19 %add_ln57_637, i19 %add_ln57_635

]]></Node>
<StgValue><ssdm name="add_ln57_638"/></StgValue>
</operation>

<operation id="5917" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5917" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5915 %add_ln57_639 = add i19 %add_ln57_638, i19 %add_ln57_633

]]></Node>
<StgValue><ssdm name="add_ln57_639"/></StgValue>
</operation>

<operation id="5918" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5918" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5916 %add_ln57_640 = add i19 %mult_92, i19 %sext_ln41_198

]]></Node>
<StgValue><ssdm name="add_ln57_640"/></StgValue>
</operation>

<operation id="5919" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5919" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5917 %add_ln57_641 = add i19 %mult_115, i19 %mult_132

]]></Node>
<StgValue><ssdm name="add_ln57_641"/></StgValue>
</operation>

<operation id="5920" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5920" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5918 %add_ln57_642 = add i19 %add_ln57_641, i19 %mult_105

]]></Node>
<StgValue><ssdm name="add_ln57_642"/></StgValue>
</operation>

<operation id="5921" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5921" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5919 %add_ln57_643 = add i19 %add_ln57_642, i19 %add_ln57_640

]]></Node>
<StgValue><ssdm name="add_ln57_643"/></StgValue>
</operation>

<operation id="5922" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5922" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5920 %add_ln57_644 = add i19 %sext_ln41_223, i19 %mult_158

]]></Node>
<StgValue><ssdm name="add_ln57_644"/></StgValue>
</operation>

<operation id="5923" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5923" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5921 %add_ln57_645 = add i19 %add_ln57_644, i19 %mult_143

]]></Node>
<StgValue><ssdm name="add_ln57_645"/></StgValue>
</operation>

<operation id="5924" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5924" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5922 %add_ln57_646 = add i19 %mult_182, i19 %mult_187

]]></Node>
<StgValue><ssdm name="add_ln57_646"/></StgValue>
</operation>

<operation id="5925" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5925" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5923 %add_ln57_647 = add i19 %add_ln57_646, i19 %mult_168

]]></Node>
<StgValue><ssdm name="add_ln57_647"/></StgValue>
</operation>

<operation id="5926" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5926" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5924 %add_ln57_648 = add i19 %add_ln57_647, i19 %add_ln57_645

]]></Node>
<StgValue><ssdm name="add_ln57_648"/></StgValue>
</operation>

<operation id="5927" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5927" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5925 %add_ln57_649 = add i19 %add_ln57_648, i19 %add_ln57_643

]]></Node>
<StgValue><ssdm name="add_ln57_649"/></StgValue>
</operation>

<operation id="5928" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5928" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5926 %add_ln57_650 = add i19 %add_ln57_649, i19 %add_ln57_639

]]></Node>
<StgValue><ssdm name="add_ln57_650"/></StgValue>
</operation>

<operation id="5929" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5929" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5927 %add_ln57_651 = add i19 %mult_193, i19 %sext_ln41_242

]]></Node>
<StgValue><ssdm name="add_ln57_651"/></StgValue>
</operation>

<operation id="5930" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5930" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5928 %add_ln57_652 = add i19 %mult_213, i19 %sext_ln41_251

]]></Node>
<StgValue><ssdm name="add_ln57_652"/></StgValue>
</operation>

<operation id="5931" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5931" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5929 %add_ln57_653 = add i19 %add_ln57_652, i19 %mult_207

]]></Node>
<StgValue><ssdm name="add_ln57_653"/></StgValue>
</operation>

<operation id="5932" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5932" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5930 %add_ln57_654 = add i19 %add_ln57_653, i19 %add_ln57_651

]]></Node>
<StgValue><ssdm name="add_ln57_654"/></StgValue>
</operation>

<operation id="5933" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5933" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5931 %add_ln57_655 = add i19 %mult_231, i19 %sext_ln41_262

]]></Node>
<StgValue><ssdm name="add_ln57_655"/></StgValue>
</operation>

<operation id="5934" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5934" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5932 %add_ln57_656 = add i19 %add_ln57_655, i19 %mult_223

]]></Node>
<StgValue><ssdm name="add_ln57_656"/></StgValue>
</operation>

<operation id="5935" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5935" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5933 %add_ln57_657 = add i19 %mult_257, i19 %sext_ln41_272

]]></Node>
<StgValue><ssdm name="add_ln57_657"/></StgValue>
</operation>

<operation id="5936" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5936" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5934 %add_ln57_658 = add i19 %add_ln57_657, i19 %mult_247

]]></Node>
<StgValue><ssdm name="add_ln57_658"/></StgValue>
</operation>

<operation id="5937" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5937" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5935 %add_ln57_659 = add i19 %add_ln57_658, i19 %add_ln57_656

]]></Node>
<StgValue><ssdm name="add_ln57_659"/></StgValue>
</operation>

<operation id="5938" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5938" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5936 %add_ln57_660 = add i19 %add_ln57_659, i19 %add_ln57_654

]]></Node>
<StgValue><ssdm name="add_ln57_660"/></StgValue>
</operation>

<operation id="5939" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5939" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5937 %add_ln57_661 = add i19 %a_45, i19 %mult_300

]]></Node>
<StgValue><ssdm name="add_ln57_661"/></StgValue>
</operation>

<operation id="5940" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5940" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5938 %add_ln57_662 = add i19 %add_ln57_661, i19 %sext_ln41_276

]]></Node>
<StgValue><ssdm name="add_ln57_662"/></StgValue>
</operation>

<operation id="5941" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5941" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5939 %add_ln57_663 = add i19 %mult_338, i19 %mult_349

]]></Node>
<StgValue><ssdm name="add_ln57_663"/></StgValue>
</operation>

<operation id="5942" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5942" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5940 %add_ln57_664 = add i19 %add_ln57_663, i19 %mult_327

]]></Node>
<StgValue><ssdm name="add_ln57_664"/></StgValue>
</operation>

<operation id="5943" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5943" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5941 %add_ln57_665 = add i19 %add_ln57_664, i19 %add_ln57_662

]]></Node>
<StgValue><ssdm name="add_ln57_665"/></StgValue>
</operation>

<operation id="5944" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5944" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5942 %add_ln57_666 = add i19 %mult_381, i19 %sext_ln41_293

]]></Node>
<StgValue><ssdm name="add_ln57_666"/></StgValue>
</operation>

<operation id="5945" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5945" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5943 %add_ln57_667 = add i19 %add_ln57_666, i19 %mult_365

]]></Node>
<StgValue><ssdm name="add_ln57_667"/></StgValue>
</operation>

<operation id="5946" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5946" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5944 %add_ln57_668 = add i17 %sext_ln17_46, i17 130944

]]></Node>
<StgValue><ssdm name="add_ln57_668"/></StgValue>
</operation>

<operation id="5947" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5947" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5945 %sext_ln57_176 = sext i17 %add_ln57_668

]]></Node>
<StgValue><ssdm name="sext_ln57_176"/></StgValue>
</operation>

<operation id="5948" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5948" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5946 %add_ln57_669 = add i18 %sext_ln57_176, i18 %sext_ln17_31

]]></Node>
<StgValue><ssdm name="add_ln57_669"/></StgValue>
</operation>

<operation id="5949" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5949" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5947 %sext_ln57_177 = sext i18 %add_ln57_669

]]></Node>
<StgValue><ssdm name="sext_ln57_177"/></StgValue>
</operation>

<operation id="5950" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5950" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5948 %add_ln57_670 = add i19 %sext_ln57_177, i19 %add_ln57_667

]]></Node>
<StgValue><ssdm name="add_ln57_670"/></StgValue>
</operation>

<operation id="5951" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5951" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5949 %add_ln57_671 = add i19 %add_ln57_670, i19 %add_ln57_665

]]></Node>
<StgValue><ssdm name="add_ln57_671"/></StgValue>
</operation>

<operation id="5952" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5952" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5950 %add_ln57_672 = add i19 %add_ln57_671, i19 %add_ln57_660

]]></Node>
<StgValue><ssdm name="add_ln57_672"/></StgValue>
</operation>

<operation id="5953" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5953" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5951 %add_ln57_673 = add i19 %add_ln57_672, i19 %add_ln57_650

]]></Node>
<StgValue><ssdm name="add_ln57_673"/></StgValue>
</operation>

<operation id="5954" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5954" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5952 %add_ln57_674 = add i19 %mult_1, i19 %sext_ln41_175

]]></Node>
<StgValue><ssdm name="add_ln57_674"/></StgValue>
</operation>

<operation id="5955" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5955" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5953 %add_ln57_675 = add i17 %sext_ln17_166, i17 %sext_ln17_173

]]></Node>
<StgValue><ssdm name="add_ln57_675"/></StgValue>
</operation>

<operation id="5956" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5956" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5954 %sext_ln57_281 = sext i17 %add_ln57_675

]]></Node>
<StgValue><ssdm name="sext_ln57_281"/></StgValue>
</operation>

<operation id="5957" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5957" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5955 %add_ln57_676 = add i18 %sext_ln57_281, i18 %sext_ln17_154

]]></Node>
<StgValue><ssdm name="add_ln57_676"/></StgValue>
</operation>

<operation id="5958" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5958" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5956 %sext_ln57_282 = sext i18 %add_ln57_676

]]></Node>
<StgValue><ssdm name="sext_ln57_282"/></StgValue>
</operation>

<operation id="5959" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5959" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5957 %add_ln57_677 = add i19 %sext_ln57_282, i19 %add_ln57_674

]]></Node>
<StgValue><ssdm name="add_ln57_677"/></StgValue>
</operation>

<operation id="5960" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5960" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5958 %add_ln57_678 = add i18 %sext_ln17_183, i18 %sext_ln17_184

]]></Node>
<StgValue><ssdm name="add_ln57_678"/></StgValue>
</operation>

<operation id="5961" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5961" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5959 %add_ln57_679 = add i18 %add_ln57_678, i18 %sext_ln17_177

]]></Node>
<StgValue><ssdm name="add_ln57_679"/></StgValue>
</operation>

<operation id="5962" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5962" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5960 %sext_ln57_283 = sext i18 %add_ln57_679

]]></Node>
<StgValue><ssdm name="sext_ln57_283"/></StgValue>
</operation>

<operation id="5963" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5963" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5961 %add_ln57_680 = add i17 %sext_ln17_191, i17 %sext_ln17_193

]]></Node>
<StgValue><ssdm name="add_ln57_680"/></StgValue>
</operation>

<operation id="5964" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5964" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5962 %sext_ln57_284 = sext i17 %add_ln57_680

]]></Node>
<StgValue><ssdm name="sext_ln57_284"/></StgValue>
</operation>

<operation id="5965" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5965" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5963 %add_ln57_681 = add i18 %sext_ln57_284, i18 %sext_ln17_188

]]></Node>
<StgValue><ssdm name="add_ln57_681"/></StgValue>
</operation>

<operation id="5966" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5966" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5964 %sext_ln57_285 = sext i18 %add_ln57_681

]]></Node>
<StgValue><ssdm name="sext_ln57_285"/></StgValue>
</operation>

<operation id="5967" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5967" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5965 %add_ln57_682 = add i19 %sext_ln57_285, i19 %sext_ln57_283

]]></Node>
<StgValue><ssdm name="add_ln57_682"/></StgValue>
</operation>

<operation id="5968" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5968" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5966 %add_ln57_683 = add i19 %add_ln57_682, i19 %add_ln57_677

]]></Node>
<StgValue><ssdm name="add_ln57_683"/></StgValue>
</operation>

<operation id="5969" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5969" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5967 %add_ln57_684 = add i17 %sext_ln17_200, i17 %sext_ln17_211

]]></Node>
<StgValue><ssdm name="add_ln57_684"/></StgValue>
</operation>

<operation id="5970" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5970" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5968 %sext_ln57_286 = sext i17 %add_ln57_684

]]></Node>
<StgValue><ssdm name="sext_ln57_286"/></StgValue>
</operation>

<operation id="5971" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5971" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5969 %add_ln57_685 = add i18 %sext_ln57_286, i18 %sext_ln17_197

]]></Node>
<StgValue><ssdm name="add_ln57_685"/></StgValue>
</operation>

<operation id="5972" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5972" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5970 %sext_ln57_287 = sext i18 %add_ln57_685

]]></Node>
<StgValue><ssdm name="sext_ln57_287"/></StgValue>
</operation>

<operation id="5973" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5973" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5971 %add_ln57_686 = add i16 %sext_ln17_15, i16 %sext_ln17_41

]]></Node>
<StgValue><ssdm name="add_ln57_686"/></StgValue>
</operation>

<operation id="5974" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5974" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5972 %sext_ln57_178 = sext i16 %add_ln57_686

]]></Node>
<StgValue><ssdm name="sext_ln57_178"/></StgValue>
</operation>

<operation id="5975" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5975" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5973 %add_ln57_687 = add i17 %sext_ln57_178, i17 %sext_ln17_7

]]></Node>
<StgValue><ssdm name="add_ln57_687"/></StgValue>
</operation>

<operation id="5976" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5976" bw="19" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5974 %sext_ln57_179 = sext i17 %add_ln57_687

]]></Node>
<StgValue><ssdm name="sext_ln57_179"/></StgValue>
</operation>

<operation id="5977" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5977" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5975 %add_ln57_688 = add i19 %sext_ln57_179, i19 %sext_ln57_287

]]></Node>
<StgValue><ssdm name="add_ln57_688"/></StgValue>
</operation>

<operation id="5978" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5978" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5976 %add_ln57_689 = add i16 %sext_ln17_63, i16 %sext_ln17_65

]]></Node>
<StgValue><ssdm name="add_ln57_689"/></StgValue>
</operation>

<operation id="5979" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5979" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5977 %sext_ln57_180 = sext i16 %add_ln57_689

]]></Node>
<StgValue><ssdm name="sext_ln57_180"/></StgValue>
</operation>

<operation id="5980" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5980" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5978 %add_ln57_690 = add i17 %sext_ln57_180, i17 %sext_ln17_48

]]></Node>
<StgValue><ssdm name="add_ln57_690"/></StgValue>
</operation>

<operation id="5981" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5981" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5979 %sext_ln57_181 = sext i17 %add_ln57_690

]]></Node>
<StgValue><ssdm name="sext_ln57_181"/></StgValue>
</operation>

<operation id="5982" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5982" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5980 %add_ln57_691 = add i16 %sext_ln17_113, i16 64560

]]></Node>
<StgValue><ssdm name="add_ln57_691"/></StgValue>
</operation>

<operation id="5983" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5983" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:5981 %sext_ln57_182 = sext i16 %add_ln57_691

]]></Node>
<StgValue><ssdm name="sext_ln57_182"/></StgValue>
</operation>

<operation id="5984" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5984" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5982 %add_ln57_692 = add i17 %sext_ln57_182, i17 %sext_ln17_106

]]></Node>
<StgValue><ssdm name="add_ln57_692"/></StgValue>
</operation>

<operation id="5985" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5985" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:5983 %sext_ln57_183 = sext i17 %add_ln57_692

]]></Node>
<StgValue><ssdm name="sext_ln57_183"/></StgValue>
</operation>

<operation id="5986" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5986" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5984 %add_ln57_693 = add i18 %sext_ln57_183, i18 %sext_ln57_181

]]></Node>
<StgValue><ssdm name="add_ln57_693"/></StgValue>
</operation>

<operation id="5987" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5987" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5985 %sext_ln57_184 = sext i18 %add_ln57_693

]]></Node>
<StgValue><ssdm name="sext_ln57_184"/></StgValue>
</operation>

<operation id="5988" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5988" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5986 %add_ln57_694 = add i19 %sext_ln57_184, i19 %add_ln57_688

]]></Node>
<StgValue><ssdm name="add_ln57_694"/></StgValue>
</operation>

<operation id="5989" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5989" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5987 %add_ln57_695 = add i19 %add_ln57_694, i19 %add_ln57_683

]]></Node>
<StgValue><ssdm name="add_ln57_695"/></StgValue>
</operation>

<operation id="5990" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5990" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5988 %add_ln57_696 = add i19 %sext_ln41_169, i19 %mult_33

]]></Node>
<StgValue><ssdm name="add_ln57_696"/></StgValue>
</operation>

<operation id="5991" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5991" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5989 %add_ln57_697 = add i19 %sext_ln41_225, i19 %mult_170

]]></Node>
<StgValue><ssdm name="add_ln57_697"/></StgValue>
</operation>

<operation id="5992" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5992" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5990 %add_ln57_698 = add i19 %add_ln57_697, i19 %sext_ln41_217

]]></Node>
<StgValue><ssdm name="add_ln57_698"/></StgValue>
</operation>

<operation id="5993" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5993" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5991 %add_ln57_699 = add i19 %add_ln57_698, i19 %add_ln57_696

]]></Node>
<StgValue><ssdm name="add_ln57_699"/></StgValue>
</operation>

<operation id="5994" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5994" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5992 %add_ln57_700 = add i19 %sext_ln41_245, i19 %mult_235

]]></Node>
<StgValue><ssdm name="add_ln57_700"/></StgValue>
</operation>

<operation id="5995" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5995" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5993 %add_ln57_701 = add i19 %add_ln57_700, i19 %sext_ln41_234

]]></Node>
<StgValue><ssdm name="add_ln57_701"/></StgValue>
</operation>

<operation id="5996" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5996" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5994 %add_ln57_702 = add i18 %sext_ln17_194, i18 %sext_ln17_197

]]></Node>
<StgValue><ssdm name="add_ln57_702"/></StgValue>
</operation>

<operation id="5997" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5997" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:5995 %sext_ln57_288 = sext i18 %add_ln57_702

]]></Node>
<StgValue><ssdm name="sext_ln57_288"/></StgValue>
</operation>

<operation id="5998" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5998" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5996 %add_ln57_703 = add i19 %sext_ln57_288, i19 %mult_260

]]></Node>
<StgValue><ssdm name="add_ln57_703"/></StgValue>
</operation>

<operation id="5999" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5999" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5997 %add_ln57_704 = add i19 %add_ln57_703, i19 %add_ln57_701

]]></Node>
<StgValue><ssdm name="add_ln57_704"/></StgValue>
</operation>

<operation id="6000" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6000" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5998 %add_ln57_705 = add i19 %add_ln57_704, i19 %add_ln57_699

]]></Node>
<StgValue><ssdm name="add_ln57_705"/></StgValue>
</operation>

<operation id="6001" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6001" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:5999 %add_ln57_706 = add i19 %mult_338, i19 %sext_ln41_313

]]></Node>
<StgValue><ssdm name="add_ln57_706"/></StgValue>
</operation>

<operation id="6002" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6002" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:6000 %add_ln57_707 = add i17 %sext_ln17_44, i17 %sext_ln17_68

]]></Node>
<StgValue><ssdm name="add_ln57_707"/></StgValue>
</operation>

<operation id="6003" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6003" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:6001 %sext_ln57_185 = sext i17 %add_ln57_707

]]></Node>
<StgValue><ssdm name="sext_ln57_185"/></StgValue>
</operation>

<operation id="6004" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6004" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:6002 %add_ln57_708 = add i18 %sext_ln57_185, i18 %sext_ln17_14

]]></Node>
<StgValue><ssdm name="add_ln57_708"/></StgValue>
</operation>

<operation id="6005" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6005" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:6003 %sext_ln57_186 = sext i18 %add_ln57_708

]]></Node>
<StgValue><ssdm name="sext_ln57_186"/></StgValue>
</operation>

<operation id="6006" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6006" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6004 %add_ln57_709 = add i19 %sext_ln57_186, i19 %add_ln57_706

]]></Node>
<StgValue><ssdm name="add_ln57_709"/></StgValue>
</operation>

<operation id="6007" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6007" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:6005 %add_ln57_710 = add i16 %sext_ln17_19, i16 %sext_ln17_36

]]></Node>
<StgValue><ssdm name="add_ln57_710"/></StgValue>
</operation>

<operation id="6008" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6008" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:6006 %sext_ln57_187 = sext i16 %add_ln57_710

]]></Node>
<StgValue><ssdm name="sext_ln57_187"/></StgValue>
</operation>

<operation id="6009" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6009" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:6007 %add_ln57_711 = add i17 %sext_ln57_187, i17 %sext_ln17_99

]]></Node>
<StgValue><ssdm name="add_ln57_711"/></StgValue>
</operation>

<operation id="6010" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6010" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:6008 %sext_ln57_188 = sext i17 %add_ln57_711

]]></Node>
<StgValue><ssdm name="sext_ln57_188"/></StgValue>
</operation>

<operation id="6011" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6011" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:6009 %add_ln57_712 = add i16 %sext_ln17_115, i16 64928

]]></Node>
<StgValue><ssdm name="add_ln57_712"/></StgValue>
</operation>

<operation id="6012" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6012" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:6010 %sext_ln57_189 = sext i16 %add_ln57_712

]]></Node>
<StgValue><ssdm name="sext_ln57_189"/></StgValue>
</operation>

<operation id="6013" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6013" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:6011 %add_ln57_713 = add i17 %sext_ln57_189, i17 %sext_ln17_74

]]></Node>
<StgValue><ssdm name="add_ln57_713"/></StgValue>
</operation>

<operation id="6014" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6014" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:6012 %sext_ln57_190 = sext i17 %add_ln57_713

]]></Node>
<StgValue><ssdm name="sext_ln57_190"/></StgValue>
</operation>

<operation id="6015" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6015" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:6013 %add_ln57_714 = add i18 %sext_ln57_190, i18 %sext_ln57_188

]]></Node>
<StgValue><ssdm name="add_ln57_714"/></StgValue>
</operation>

<operation id="6016" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6016" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:6014 %sext_ln57_191 = sext i18 %add_ln57_714

]]></Node>
<StgValue><ssdm name="sext_ln57_191"/></StgValue>
</operation>

<operation id="6017" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6017" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6015 %add_ln57_715 = add i19 %sext_ln57_191, i19 %add_ln57_709

]]></Node>
<StgValue><ssdm name="add_ln57_715"/></StgValue>
</operation>

<operation id="6018" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6018" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6016 %add_ln57_716 = add i19 %add_ln57_715, i19 %add_ln57_705

]]></Node>
<StgValue><ssdm name="add_ln57_716"/></StgValue>
</operation>

<operation id="6019" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6019" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6017 %add_ln57_717 = add i19 %sext_ln41_185, i19 %sext_ln41_187

]]></Node>
<StgValue><ssdm name="add_ln57_717"/></StgValue>
</operation>

<operation id="6020" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6020" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6018 %add_ln57_718 = add i19 %add_ln57_717, i19 %sext_ln41_181

]]></Node>
<StgValue><ssdm name="add_ln57_718"/></StgValue>
</operation>

<operation id="6021" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6021" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6019 %add_ln57_719 = add i19 %mult_177, i19 %mult_194

]]></Node>
<StgValue><ssdm name="add_ln57_719"/></StgValue>
</operation>

<operation id="6022" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6022" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6020 %add_ln57_720 = add i19 %add_ln57_719, i19 %sext_ln41_218

]]></Node>
<StgValue><ssdm name="add_ln57_720"/></StgValue>
</operation>

<operation id="6023" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6023" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6021 %add_ln57_721 = add i19 %add_ln57_720, i19 %add_ln57_718

]]></Node>
<StgValue><ssdm name="add_ln57_721"/></StgValue>
</operation>

<operation id="6024" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6024" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6022 %add_ln57_722 = add i19 %sext_ln41_253, i19 %mult_263

]]></Node>
<StgValue><ssdm name="add_ln57_722"/></StgValue>
</operation>

<operation id="6025" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6025" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6023 %add_ln57_723 = add i19 %add_ln57_722, i19 %sext_ln41_244

]]></Node>
<StgValue><ssdm name="add_ln57_723"/></StgValue>
</operation>

<operation id="6026" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6026" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6024 %add_ln57_724 = add i19 %mult_279, i19 %mult_293

]]></Node>
<StgValue><ssdm name="add_ln57_724"/></StgValue>
</operation>

<operation id="6027" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6027" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6025 %add_ln57_725 = add i19 %sext_ln41_290, i19 %sext_ln41_296

]]></Node>
<StgValue><ssdm name="add_ln57_725"/></StgValue>
</operation>

<operation id="6028" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6028" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6026 %add_ln57_726 = add i19 %add_ln57_725, i19 %add_ln57_724

]]></Node>
<StgValue><ssdm name="add_ln57_726"/></StgValue>
</operation>

<operation id="6029" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6029" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6027 %add_ln57_727 = add i19 %add_ln57_726, i19 %add_ln57_723

]]></Node>
<StgValue><ssdm name="add_ln57_727"/></StgValue>
</operation>

<operation id="6030" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6030" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6028 %add_ln57_728 = add i19 %add_ln57_727, i19 %add_ln57_721

]]></Node>
<StgValue><ssdm name="add_ln57_728"/></StgValue>
</operation>

<operation id="6031" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6031" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6029 %add_ln57_729 = add i19 %mult_375, i19 %sext_ln41_153

]]></Node>
<StgValue><ssdm name="add_ln57_729"/></StgValue>
</operation>

<operation id="6032" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6032" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6030 %add_ln57_730 = add i19 %add_ln57_729, i19 %sext_ln41_308

]]></Node>
<StgValue><ssdm name="add_ln57_730"/></StgValue>
</operation>

<operation id="6033" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6033" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:6031 %add_ln57_731 = add i17 %sext_ln17_81, i17 %sext_ln17_5

]]></Node>
<StgValue><ssdm name="add_ln57_731"/></StgValue>
</operation>

<operation id="6034" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6034" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:6032 %sext_ln57_192 = sext i17 %add_ln57_731

]]></Node>
<StgValue><ssdm name="sext_ln57_192"/></StgValue>
</operation>

<operation id="6035" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6035" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:6033 %add_ln57_732 = add i16 %sext_ln17_33, i16 %sext_ln17_49

]]></Node>
<StgValue><ssdm name="add_ln57_732"/></StgValue>
</operation>

<operation id="6036" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6036" bw="18" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:6034 %sext_ln57_193 = sext i16 %add_ln57_732

]]></Node>
<StgValue><ssdm name="sext_ln57_193"/></StgValue>
</operation>

<operation id="6037" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6037" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:6035 %add_ln57_733 = add i18 %sext_ln57_193, i18 %sext_ln57_192

]]></Node>
<StgValue><ssdm name="add_ln57_733"/></StgValue>
</operation>

<operation id="6038" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6038" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:6036 %sext_ln57_194 = sext i18 %add_ln57_733

]]></Node>
<StgValue><ssdm name="sext_ln57_194"/></StgValue>
</operation>

<operation id="6039" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6039" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6037 %add_ln57_734 = add i19 %sext_ln57_194, i19 %add_ln57_730

]]></Node>
<StgValue><ssdm name="add_ln57_734"/></StgValue>
</operation>

<operation id="6040" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6040" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:6038 %add_ln57_735 = add i17 %sext_ln57_43, i17 %sext_ln17_51

]]></Node>
<StgValue><ssdm name="add_ln57_735"/></StgValue>
</operation>

<operation id="6041" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6041" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:6039 %sext_ln57_195 = sext i17 %add_ln57_735

]]></Node>
<StgValue><ssdm name="sext_ln57_195"/></StgValue>
</operation>

<operation id="6042" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6042" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:6040 %add_ln57_736 = add i16 %sext_ln17_75, i16 %sext_ln17_105

]]></Node>
<StgValue><ssdm name="add_ln57_736"/></StgValue>
</operation>

<operation id="6043" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6043" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:6041 %sext_ln57_196 = sext i16 %add_ln57_736

]]></Node>
<StgValue><ssdm name="sext_ln57_196"/></StgValue>
</operation>

<operation id="6044" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6044" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:6042 %add_ln57_737 = add i16 %sext_ln17_115, i16 320

]]></Node>
<StgValue><ssdm name="add_ln57_737"/></StgValue>
</operation>

<operation id="6045" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6045" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:6043 %sext_ln57_197 = sext i16 %add_ln57_737

]]></Node>
<StgValue><ssdm name="sext_ln57_197"/></StgValue>
</operation>

<operation id="6046" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6046" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:6044 %add_ln57_738 = add i17 %sext_ln57_197, i17 %sext_ln57_196

]]></Node>
<StgValue><ssdm name="add_ln57_738"/></StgValue>
</operation>

<operation id="6047" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6047" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:6045 %sext_ln57_198 = sext i17 %add_ln57_738

]]></Node>
<StgValue><ssdm name="sext_ln57_198"/></StgValue>
</operation>

<operation id="6048" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6048" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:6046 %add_ln57_739 = add i18 %sext_ln57_198, i18 %sext_ln57_195

]]></Node>
<StgValue><ssdm name="add_ln57_739"/></StgValue>
</operation>

<operation id="6049" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6049" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:6047 %sext_ln57_199 = sext i18 %add_ln57_739

]]></Node>
<StgValue><ssdm name="sext_ln57_199"/></StgValue>
</operation>

<operation id="6050" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6050" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6048 %add_ln57_740 = add i19 %sext_ln57_199, i19 %add_ln57_734

]]></Node>
<StgValue><ssdm name="add_ln57_740"/></StgValue>
</operation>

<operation id="6051" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6051" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6049 %add_ln57_741 = add i19 %add_ln57_740, i19 %add_ln57_728

]]></Node>
<StgValue><ssdm name="add_ln57_741"/></StgValue>
</operation>

<operation id="6052" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6052" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:6050 %add_ln57_742 = add i18 %sext_ln17, i18 %sext_ln17_121

]]></Node>
<StgValue><ssdm name="add_ln57_742"/></StgValue>
</operation>

<operation id="6053" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6053" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:6051 %sext_ln57_289 = sext i18 %add_ln57_742

]]></Node>
<StgValue><ssdm name="sext_ln57_289"/></StgValue>
</operation>

<operation id="6054" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6054" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6052 %add_ln57_743 = add i19 %mult_59, i19 %sext_ln41_206

]]></Node>
<StgValue><ssdm name="add_ln57_743"/></StgValue>
</operation>

<operation id="6055" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6055" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6053 %add_ln57_744 = add i19 %add_ln57_743, i19 %sext_ln57_289

]]></Node>
<StgValue><ssdm name="add_ln57_744"/></StgValue>
</operation>

<operation id="6056" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6056" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:6054 %add_ln57_745 = add i18 %sext_ln17_156, i18 %sext_ln17_162

]]></Node>
<StgValue><ssdm name="add_ln57_745"/></StgValue>
</operation>

<operation id="6057" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6057" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:6055 %sext_ln57_290 = sext i18 %add_ln57_745

]]></Node>
<StgValue><ssdm name="sext_ln57_290"/></StgValue>
</operation>

<operation id="6058" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6058" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:6056 %add_ln57_746 = add i18 %sext_ln17_183, i18 %sext_ln17_185

]]></Node>
<StgValue><ssdm name="add_ln57_746"/></StgValue>
</operation>

<operation id="6059" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6059" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:6057 %add_ln57_747 = add i18 %add_ln57_746, i18 %sext_ln17_179

]]></Node>
<StgValue><ssdm name="add_ln57_747"/></StgValue>
</operation>

<operation id="6060" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6060" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:6058 %sext_ln57_291 = sext i18 %add_ln57_747

]]></Node>
<StgValue><ssdm name="sext_ln57_291"/></StgValue>
</operation>

<operation id="6061" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6061" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6059 %add_ln57_748 = add i19 %sext_ln57_291, i19 %sext_ln57_290

]]></Node>
<StgValue><ssdm name="add_ln57_748"/></StgValue>
</operation>

<operation id="6062" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6062" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6060 %add_ln57_749 = add i19 %add_ln57_748, i19 %add_ln57_744

]]></Node>
<StgValue><ssdm name="add_ln57_749"/></StgValue>
</operation>

<operation id="6063" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6063" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6061 %add_ln57_750 = add i19 %sext_ln41_264, i19 %sext_ln41_273

]]></Node>
<StgValue><ssdm name="add_ln57_750"/></StgValue>
</operation>

<operation id="6064" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6064" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:6062 %add_ln57_751 = add i17 %sext_ln17_196, i17 %sext_ln17_202

]]></Node>
<StgValue><ssdm name="add_ln57_751"/></StgValue>
</operation>

<operation id="6065" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6065" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:6063 %sext_ln57_292 = sext i17 %add_ln57_751

]]></Node>
<StgValue><ssdm name="sext_ln57_292"/></StgValue>
</operation>

<operation id="6066" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6066" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:6064 %add_ln57_752 = add i18 %sext_ln57_292, i18 %sext_ln17_190

]]></Node>
<StgValue><ssdm name="add_ln57_752"/></StgValue>
</operation>

<operation id="6067" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6067" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:6065 %sext_ln57_293 = sext i18 %add_ln57_752

]]></Node>
<StgValue><ssdm name="sext_ln57_293"/></StgValue>
</operation>

<operation id="6068" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6068" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6066 %add_ln57_753 = add i19 %sext_ln57_293, i19 %add_ln57_750

]]></Node>
<StgValue><ssdm name="add_ln57_753"/></StgValue>
</operation>

<operation id="6069" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6069" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:6067 %add_ln57_754 = add i18 %sext_ln17_205, i18 %sext_ln17_192

]]></Node>
<StgValue><ssdm name="add_ln57_754"/></StgValue>
</operation>

<operation id="6070" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6070" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:6068 %sext_ln57_294 = sext i18 %add_ln57_754

]]></Node>
<StgValue><ssdm name="sext_ln57_294"/></StgValue>
</operation>

<operation id="6071" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6071" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:6069 %add_ln57_755 = add i16 %sext_ln17_115, i16 64656

]]></Node>
<StgValue><ssdm name="add_ln57_755"/></StgValue>
</operation>

<operation id="6072" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6072" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:6070 %sext_ln57_200 = sext i16 %add_ln57_755

]]></Node>
<StgValue><ssdm name="sext_ln57_200"/></StgValue>
</operation>

<operation id="6073" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6073" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:6071 %add_ln57_756 = add i17 %sext_ln57_200, i17 %sext_ln17_101

]]></Node>
<StgValue><ssdm name="add_ln57_756"/></StgValue>
</operation>

<operation id="6074" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6074" bw="19" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:6072 %sext_ln57_201 = sext i17 %add_ln57_756

]]></Node>
<StgValue><ssdm name="sext_ln57_201"/></StgValue>
</operation>

<operation id="6075" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6075" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6073 %add_ln57_757 = add i19 %sext_ln57_201, i19 %sext_ln57_294

]]></Node>
<StgValue><ssdm name="add_ln57_757"/></StgValue>
</operation>

<operation id="6076" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6076" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6074 %add_ln57_758 = add i19 %add_ln57_757, i19 %add_ln57_753

]]></Node>
<StgValue><ssdm name="add_ln57_758"/></StgValue>
</operation>

<operation id="6077" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6077" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6075 %add_ln57_759 = add i19 %add_ln57_758, i19 %add_ln57_749

]]></Node>
<StgValue><ssdm name="add_ln57_759"/></StgValue>
</operation>

<operation id="6078" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6078" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6076 %add_ln57_760 = add i19 %sext_ln41_171, i19 %sext_ln41_174

]]></Node>
<StgValue><ssdm name="add_ln57_760"/></StgValue>
</operation>

<operation id="6079" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6079" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:6077 %add_ln57_761 = add i18 %sext_ln17_125, i18 %sext_ln17_131

]]></Node>
<StgValue><ssdm name="add_ln57_761"/></StgValue>
</operation>

<operation id="6080" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6080" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:6078 %sext_ln57_295 = sext i18 %add_ln57_761

]]></Node>
<StgValue><ssdm name="sext_ln57_295"/></StgValue>
</operation>

<operation id="6081" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6081" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6079 %add_ln57_762 = add i19 %sext_ln57_295, i19 %add_ln57_760

]]></Node>
<StgValue><ssdm name="add_ln57_762"/></StgValue>
</operation>

<operation id="6082" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6082" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:6080 %add_ln57_763 = add i18 %sext_ln17_138, i18 %sext_ln17_140

]]></Node>
<StgValue><ssdm name="add_ln57_763"/></StgValue>
</operation>

<operation id="6083" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6083" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:6081 %sext_ln57_296 = sext i18 %add_ln57_763

]]></Node>
<StgValue><ssdm name="sext_ln57_296"/></StgValue>
</operation>

<operation id="6084" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6084" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6082 %add_ln57_764 = add i19 %sext_ln41_201, i19 %a_44

]]></Node>
<StgValue><ssdm name="add_ln57_764"/></StgValue>
</operation>

<operation id="6085" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6085" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6083 %add_ln57_765 = add i19 %add_ln57_764, i19 %sext_ln41_194

]]></Node>
<StgValue><ssdm name="add_ln57_765"/></StgValue>
</operation>

<operation id="6086" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6086" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6084 %add_ln57_766 = add i19 %add_ln57_765, i19 %sext_ln57_296

]]></Node>
<StgValue><ssdm name="add_ln57_766"/></StgValue>
</operation>

<operation id="6087" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6087" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6085 %add_ln57_767 = add i19 %add_ln57_766, i19 %add_ln57_762

]]></Node>
<StgValue><ssdm name="add_ln57_767"/></StgValue>
</operation>

<operation id="6088" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6088" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6086 %add_ln57_768 = add i19 %sext_ln41_211, i19 %mult_136

]]></Node>
<StgValue><ssdm name="add_ln57_768"/></StgValue>
</operation>

<operation id="6089" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6089" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6087 %add_ln57_769 = add i19 %sext_ln41_217, i19 %sext_ln41_224

]]></Node>
<StgValue><ssdm name="add_ln57_769"/></StgValue>
</operation>

<operation id="6090" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6090" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6088 %add_ln57_770 = add i19 %add_ln57_769, i19 %add_ln57_768

]]></Node>
<StgValue><ssdm name="add_ln57_770"/></StgValue>
</operation>

<operation id="6091" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6091" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6089 %add_ln57_771 = add i19 %mult_161, i19 %sext_ln41_228

]]></Node>
<StgValue><ssdm name="add_ln57_771"/></StgValue>
</operation>

<operation id="6092" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6092" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6090 %add_ln57_772 = add i19 %sext_ln41_236, i19 %sext_ln41_245

]]></Node>
<StgValue><ssdm name="add_ln57_772"/></StgValue>
</operation>

<operation id="6093" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6093" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6091 %add_ln57_773 = add i19 %add_ln57_772, i19 %sext_ln41_233

]]></Node>
<StgValue><ssdm name="add_ln57_773"/></StgValue>
</operation>

<operation id="6094" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6094" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6092 %add_ln57_774 = add i19 %add_ln57_773, i19 %add_ln57_771

]]></Node>
<StgValue><ssdm name="add_ln57_774"/></StgValue>
</operation>

<operation id="6095" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6095" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6093 %add_ln57_775 = add i19 %add_ln57_774, i19 %add_ln57_770

]]></Node>
<StgValue><ssdm name="add_ln57_775"/></StgValue>
</operation>

<operation id="6096" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6096" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6094 %add_ln57_776 = add i19 %add_ln57_775, i19 %add_ln57_767

]]></Node>
<StgValue><ssdm name="add_ln57_776"/></StgValue>
</operation>

<operation id="6097" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6097" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6095 %add_ln57_777 = add i19 %sext_ln41_253, i19 %mult_240

]]></Node>
<StgValue><ssdm name="add_ln57_777"/></StgValue>
</operation>

<operation id="6098" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6098" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6096 %add_ln57_778 = add i19 %sext_ln41_270, i19 %sext_ln41_276

]]></Node>
<StgValue><ssdm name="add_ln57_778"/></StgValue>
</operation>

<operation id="6099" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6099" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6097 %add_ln57_779 = add i19 %add_ln57_778, i19 %add_ln57_777

]]></Node>
<StgValue><ssdm name="add_ln57_779"/></StgValue>
</operation>

<operation id="6100" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6100" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6098 %add_ln57_780 = add i19 %sext_ln41_295, i19 %mult_331

]]></Node>
<StgValue><ssdm name="add_ln57_780"/></StgValue>
</operation>

<operation id="6101" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6101" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6099 %add_ln57_781 = add i19 %sext_ln41_311, i19 %mult_383

]]></Node>
<StgValue><ssdm name="add_ln57_781"/></StgValue>
</operation>

<operation id="6102" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6102" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6100 %add_ln57_782 = add i19 %add_ln57_781, i19 %sext_ln41_308

]]></Node>
<StgValue><ssdm name="add_ln57_782"/></StgValue>
</operation>

<operation id="6103" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6103" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6101 %add_ln57_783 = add i19 %add_ln57_782, i19 %add_ln57_780

]]></Node>
<StgValue><ssdm name="add_ln57_783"/></StgValue>
</operation>

<operation id="6104" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6104" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6102 %add_ln57_784 = add i19 %add_ln57_783, i19 %add_ln57_779

]]></Node>
<StgValue><ssdm name="add_ln57_784"/></StgValue>
</operation>

<operation id="6105" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6105" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6103 %add_ln57_785 = add i19 %sext_ln41_285, i19 %sext_ln41_249

]]></Node>
<StgValue><ssdm name="add_ln57_785"/></StgValue>
</operation>

<operation id="6106" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6106" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:6104 %add_ln57_786 = add i17 %sext_ln17_34, i17 %sext_ln17_68

]]></Node>
<StgValue><ssdm name="add_ln57_786"/></StgValue>
</operation>

<operation id="6107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6107" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:6105 %sext_ln57_202 = sext i17 %add_ln57_786

]]></Node>
<StgValue><ssdm name="sext_ln57_202"/></StgValue>
</operation>

<operation id="6108" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6108" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:6106 %add_ln57_787 = add i18 %sext_ln57_202, i18 %sext_ln17_108

]]></Node>
<StgValue><ssdm name="add_ln57_787"/></StgValue>
</operation>

<operation id="6109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6109" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:6107 %sext_ln57_203 = sext i18 %add_ln57_787

]]></Node>
<StgValue><ssdm name="sext_ln57_203"/></StgValue>
</operation>

<operation id="6110" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6110" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6108 %add_ln57_788 = add i19 %sext_ln57_203, i19 %add_ln57_785

]]></Node>
<StgValue><ssdm name="add_ln57_788"/></StgValue>
</operation>

<operation id="6111" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6111" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:6109 %add_ln57_789 = add i17 %sext_ln17_90, i17 %sext_ln17_1

]]></Node>
<StgValue><ssdm name="add_ln57_789"/></StgValue>
</operation>

<operation id="6112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6112" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:6110 %sext_ln57_204 = sext i17 %add_ln57_789

]]></Node>
<StgValue><ssdm name="sext_ln57_204"/></StgValue>
</operation>

<operation id="6113" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6113" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:6111 %add_ln57_790 = add i16 %sext_ln17_84, i16 65312

]]></Node>
<StgValue><ssdm name="add_ln57_790"/></StgValue>
</operation>

<operation id="6114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6114" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:6112 %sext_ln57_205 = sext i16 %add_ln57_790

]]></Node>
<StgValue><ssdm name="sext_ln57_205"/></StgValue>
</operation>

<operation id="6115" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6115" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:6113 %add_ln57_791 = add i17 %sext_ln57_205, i17 %sext_ln17_35

]]></Node>
<StgValue><ssdm name="add_ln57_791"/></StgValue>
</operation>

<operation id="6116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6116" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:6114 %sext_ln57_206 = sext i17 %add_ln57_791

]]></Node>
<StgValue><ssdm name="sext_ln57_206"/></StgValue>
</operation>

<operation id="6117" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6117" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:6115 %add_ln57_792 = add i18 %sext_ln57_206, i18 %sext_ln57_204

]]></Node>
<StgValue><ssdm name="add_ln57_792"/></StgValue>
</operation>

<operation id="6118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6118" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:6116 %sext_ln57_207 = sext i18 %add_ln57_792

]]></Node>
<StgValue><ssdm name="sext_ln57_207"/></StgValue>
</operation>

<operation id="6119" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6119" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6117 %add_ln57_793 = add i19 %sext_ln57_207, i19 %add_ln57_788

]]></Node>
<StgValue><ssdm name="add_ln57_793"/></StgValue>
</operation>

<operation id="6120" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6120" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6118 %add_ln57_794 = add i19 %add_ln57_793, i19 %add_ln57_784

]]></Node>
<StgValue><ssdm name="add_ln57_794"/></StgValue>
</operation>

<operation id="6121" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6121" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6119 %add_ln57_795 = add i19 %add_ln57_794, i19 %add_ln57_776

]]></Node>
<StgValue><ssdm name="add_ln57_795"/></StgValue>
</operation>

<operation id="6122" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6122" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6120 %add_ln57_796 = add i19 %mult_16, i19 %sext_ln41_176

]]></Node>
<StgValue><ssdm name="add_ln57_796"/></StgValue>
</operation>

<operation id="6123" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6123" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:6121 %add_ln57_797 = add i18 %sext_ln17_121, i18 %sext_ln17_128

]]></Node>
<StgValue><ssdm name="add_ln57_797"/></StgValue>
</operation>

<operation id="6124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6124" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:6122 %sext_ln57_297 = sext i18 %add_ln57_797

]]></Node>
<StgValue><ssdm name="sext_ln57_297"/></StgValue>
</operation>

<operation id="6125" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6125" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6123 %add_ln57_798 = add i19 %sext_ln57_297, i19 %add_ln57_796

]]></Node>
<StgValue><ssdm name="add_ln57_798"/></StgValue>
</operation>

<operation id="6126" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6126" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:6124 %add_ln57_799 = add i17 %sext_ln17_130, i17 %sext_ln17_139

]]></Node>
<StgValue><ssdm name="add_ln57_799"/></StgValue>
</operation>

<operation id="6127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6127" bw="19" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:6125 %sext_ln57_298 = sext i17 %add_ln57_799

]]></Node>
<StgValue><ssdm name="sext_ln57_298"/></StgValue>
</operation>

<operation id="6128" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6128" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:6126 %add_ln57_800 = add i18 %sext_ln17_144, i18 %sext_ln17_148

]]></Node>
<StgValue><ssdm name="add_ln57_800"/></StgValue>
</operation>

<operation id="6129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6129" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:6127 %sext_ln57_299 = sext i18 %add_ln57_800

]]></Node>
<StgValue><ssdm name="sext_ln57_299"/></StgValue>
</operation>

<operation id="6130" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6130" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6128 %add_ln57_801 = add i19 %sext_ln57_299, i19 %sext_ln57_298

]]></Node>
<StgValue><ssdm name="add_ln57_801"/></StgValue>
</operation>

<operation id="6131" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6131" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6129 %add_ln57_802 = add i19 %add_ln57_801, i19 %add_ln57_798

]]></Node>
<StgValue><ssdm name="add_ln57_802"/></StgValue>
</operation>

<operation id="6132" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6132" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6130 %add_ln57_803 = add i19 %mult_121, i19 %sext_ln41_210

]]></Node>
<StgValue><ssdm name="add_ln57_803"/></StgValue>
</operation>

<operation id="6133" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6133" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6131 %add_ln57_804 = add i19 %sext_ln41_214, i19 %sext_ln41_219

]]></Node>
<StgValue><ssdm name="add_ln57_804"/></StgValue>
</operation>

<operation id="6134" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6134" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6132 %add_ln57_805 = add i19 %add_ln57_804, i19 %add_ln57_803

]]></Node>
<StgValue><ssdm name="add_ln57_805"/></StgValue>
</operation>

<operation id="6135" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6135" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:6133 %add_ln57_806 = add i18 %sext_ln17_161, i18 %sext_ln17_170

]]></Node>
<StgValue><ssdm name="add_ln57_806"/></StgValue>
</operation>

<operation id="6136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6136" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:6134 %sext_ln57_300 = sext i18 %add_ln57_806

]]></Node>
<StgValue><ssdm name="sext_ln57_300"/></StgValue>
</operation>

<operation id="6137" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6137" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6135 %add_ln57_807 = add i19 %sext_ln41_250, i19 %sext_ln41_255

]]></Node>
<StgValue><ssdm name="add_ln57_807"/></StgValue>
</operation>

<operation id="6138" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6138" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6136 %add_ln57_808 = add i19 %add_ln57_807, i19 %sext_ln41_243

]]></Node>
<StgValue><ssdm name="add_ln57_808"/></StgValue>
</operation>

<operation id="6139" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6139" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6137 %add_ln57_809 = add i19 %add_ln57_808, i19 %sext_ln57_300

]]></Node>
<StgValue><ssdm name="add_ln57_809"/></StgValue>
</operation>

<operation id="6140" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6140" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6138 %add_ln57_810 = add i19 %add_ln57_809, i19 %add_ln57_805

]]></Node>
<StgValue><ssdm name="add_ln57_810"/></StgValue>
</operation>

<operation id="6141" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6141" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6139 %add_ln57_811 = add i19 %add_ln57_810, i19 %add_ln57_802

]]></Node>
<StgValue><ssdm name="add_ln57_811"/></StgValue>
</operation>

<operation id="6142" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6142" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6140 %add_ln57_812 = add i19 %mult_266, i19 %sext_ln41_282

]]></Node>
<StgValue><ssdm name="add_ln57_812"/></StgValue>
</operation>

<operation id="6143" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6143" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:6141 %add_ln57_813 = add i18 %sext_ln17_195, i18 %sext_ln17_198

]]></Node>
<StgValue><ssdm name="add_ln57_813"/></StgValue>
</operation>

<operation id="6144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6144" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:6142 %sext_ln57_301 = sext i18 %add_ln57_813

]]></Node>
<StgValue><ssdm name="sext_ln57_301"/></StgValue>
</operation>

<operation id="6145" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6145" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6143 %add_ln57_814 = add i19 %sext_ln57_301, i19 %add_ln57_812

]]></Node>
<StgValue><ssdm name="add_ln57_814"/></StgValue>
</operation>

<operation id="6146" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6146" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6144 %add_ln57_815 = add i19 %mult_332, i19 %mult_344

]]></Node>
<StgValue><ssdm name="add_ln57_815"/></StgValue>
</operation>

<operation id="6147" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6147" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6145 %add_ln57_816 = add i19 %mult_356, i19 %a_46

]]></Node>
<StgValue><ssdm name="add_ln57_816"/></StgValue>
</operation>

<operation id="6148" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6148" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6146 %add_ln57_817 = add i19 %add_ln57_816, i19 %add_ln57_815

]]></Node>
<StgValue><ssdm name="add_ln57_817"/></StgValue>
</operation>

<operation id="6149" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6149" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6147 %add_ln57_818 = add i19 %add_ln57_817, i19 %add_ln57_814

]]></Node>
<StgValue><ssdm name="add_ln57_818"/></StgValue>
</operation>

<operation id="6150" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6150" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:6148 %add_ln57_819 = add i17 %sext_ln17_13, i17 %sext_ln17_61

]]></Node>
<StgValue><ssdm name="add_ln57_819"/></StgValue>
</operation>

<operation id="6151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6151" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:6149 %sext_ln57_208 = sext i17 %add_ln57_819

]]></Node>
<StgValue><ssdm name="sext_ln57_208"/></StgValue>
</operation>

<operation id="6152" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6152" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:6150 %add_ln57_820 = add i17 %sext_ln17_92, i17 %sext_ln17_26

]]></Node>
<StgValue><ssdm name="add_ln57_820"/></StgValue>
</operation>

<operation id="6153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6153" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:6151 %sext_ln57_209 = sext i17 %add_ln57_820

]]></Node>
<StgValue><ssdm name="sext_ln57_209"/></StgValue>
</operation>

<operation id="6154" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6154" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:6152 %add_ln57_821 = add i18 %sext_ln57_209, i18 %sext_ln57_208

]]></Node>
<StgValue><ssdm name="add_ln57_821"/></StgValue>
</operation>

<operation id="6155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6155" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:6153 %sext_ln57_210 = sext i18 %add_ln57_821

]]></Node>
<StgValue><ssdm name="sext_ln57_210"/></StgValue>
</operation>

<operation id="6156" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6156" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:6154 %add_ln57_822 = add i16 %sext_ln17_66, i16 %sext_ln17_79

]]></Node>
<StgValue><ssdm name="add_ln57_822"/></StgValue>
</operation>

<operation id="6157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6157" bw="18" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:6155 %sext_ln57_211 = sext i16 %add_ln57_822

]]></Node>
<StgValue><ssdm name="sext_ln57_211"/></StgValue>
</operation>

<operation id="6158" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6158" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:6156 %add_ln57_823 = add i16 %sext_ln17_115, i16 65472

]]></Node>
<StgValue><ssdm name="add_ln57_823"/></StgValue>
</operation>

<operation id="6159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6159" bw="17" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.1967:6157 %sext_ln57_212 = sext i16 %add_ln57_823

]]></Node>
<StgValue><ssdm name="sext_ln57_212"/></StgValue>
</operation>

<operation id="6160" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6160" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:6158 %add_ln57_824 = add i17 %sext_ln57_212, i17 %sext_ln17_83

]]></Node>
<StgValue><ssdm name="add_ln57_824"/></StgValue>
</operation>

<operation id="6161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6161" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.1967:6159 %sext_ln57_213 = sext i17 %add_ln57_824

]]></Node>
<StgValue><ssdm name="sext_ln57_213"/></StgValue>
</operation>

<operation id="6162" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6162" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:6160 %add_ln57_825 = add i18 %sext_ln57_213, i18 %sext_ln57_211

]]></Node>
<StgValue><ssdm name="add_ln57_825"/></StgValue>
</operation>

<operation id="6163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6163" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.1967:6161 %sext_ln57_214 = sext i18 %add_ln57_825

]]></Node>
<StgValue><ssdm name="sext_ln57_214"/></StgValue>
</operation>

<operation id="6164" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6164" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6162 %add_ln57_826 = add i19 %sext_ln57_214, i19 %sext_ln57_210

]]></Node>
<StgValue><ssdm name="add_ln57_826"/></StgValue>
</operation>

<operation id="6165" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6165" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6163 %add_ln57_827 = add i19 %add_ln57_826, i19 %add_ln57_818

]]></Node>
<StgValue><ssdm name="add_ln57_827"/></StgValue>
</operation>

<operation id="6166" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6166" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6164 %add_ln57_828 = add i19 %add_ln57_827, i19 %add_ln57_811

]]></Node>
<StgValue><ssdm name="add_ln57_828"/></StgValue>
</operation>

<operation id="6167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6167" bw="608" op_0_bw="608" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6165 %mrv = insertvalue i608 <undef>, i19 %add_ln57_569

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="6168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6168" bw="608" op_0_bw="608" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6166 %mrv_1 = insertvalue i608 %mrv, i19 %add_ln57_606

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="6169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6169" bw="608" op_0_bw="608" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6167 %mrv_2 = insertvalue i608 %mrv_1, i19 %add_ln57_47

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="6170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6170" bw="608" op_0_bw="608" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6168 %mrv_3 = insertvalue i608 %mrv_2, i19 %add_ln57_69

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="6171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6171" bw="608" op_0_bw="608" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6169 %mrv_4 = insertvalue i608 %mrv_3, i19 %add_ln57_87

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="6172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6172" bw="608" op_0_bw="608" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6170 %mrv_5 = insertvalue i608 %mrv_4, i19 %add_ln57_121

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="6173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6173" bw="608" op_0_bw="608" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6171 %mrv_6 = insertvalue i608 %mrv_5, i19 %add_ln57_629

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="6174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6174" bw="608" op_0_bw="608" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6172 %mrv_7 = insertvalue i608 %mrv_6, i19 %add_ln57_144

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="6175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6175" bw="608" op_0_bw="608" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6173 %mrv_8 = insertvalue i608 %mrv_7, i19 %add_ln57_673

]]></Node>
<StgValue><ssdm name="mrv_8"/></StgValue>
</operation>

<operation id="6176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6176" bw="608" op_0_bw="608" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6174 %mrv_9 = insertvalue i608 %mrv_8, i19 %add_ln57_166

]]></Node>
<StgValue><ssdm name="mrv_9"/></StgValue>
</operation>

<operation id="6177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6177" bw="608" op_0_bw="608" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6175 %mrv_10 = insertvalue i608 %mrv_9, i19 %add_ln57_191

]]></Node>
<StgValue><ssdm name="mrv_10"/></StgValue>
</operation>

<operation id="6178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6178" bw="608" op_0_bw="608" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6176 %mrv_11 = insertvalue i608 %mrv_10, i19 %add_ln57_212

]]></Node>
<StgValue><ssdm name="mrv_11"/></StgValue>
</operation>

<operation id="6179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6179" bw="608" op_0_bw="608" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6177 %mrv_12 = insertvalue i608 %mrv_11, i19 %add_ln57_695

]]></Node>
<StgValue><ssdm name="mrv_12"/></StgValue>
</operation>

<operation id="6180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6180" bw="608" op_0_bw="608" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6178 %mrv_13 = insertvalue i608 %mrv_12, i19 %add_ln57_21

]]></Node>
<StgValue><ssdm name="mrv_13"/></StgValue>
</operation>

<operation id="6181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6181" bw="608" op_0_bw="608" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6179 %mrv_14 = insertvalue i608 %mrv_13, i19 %add_ln57_716

]]></Node>
<StgValue><ssdm name="mrv_14"/></StgValue>
</operation>

<operation id="6182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6182" bw="608" op_0_bw="608" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6180 %mrv_15 = insertvalue i608 %mrv_14, i19 %add_ln57_230

]]></Node>
<StgValue><ssdm name="mrv_15"/></StgValue>
</operation>

<operation id="6183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6183" bw="608" op_0_bw="608" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6181 %mrv_16 = insertvalue i608 %mrv_15, i19 %add_ln57_245

]]></Node>
<StgValue><ssdm name="mrv_16"/></StgValue>
</operation>

<operation id="6184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6184" bw="608" op_0_bw="608" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6182 %mrv_17 = insertvalue i608 %mrv_16, i19 %add_ln57_271

]]></Node>
<StgValue><ssdm name="mrv_17"/></StgValue>
</operation>

<operation id="6185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6185" bw="608" op_0_bw="608" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6183 %mrv_18 = insertvalue i608 %mrv_17, i19 %add_ln57_292

]]></Node>
<StgValue><ssdm name="mrv_18"/></StgValue>
</operation>

<operation id="6186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6186" bw="608" op_0_bw="608" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6184 %mrv_19 = insertvalue i608 %mrv_18, i19 %add_ln57_315

]]></Node>
<StgValue><ssdm name="mrv_19"/></StgValue>
</operation>

<operation id="6187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6187" bw="608" op_0_bw="608" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6185 %mrv_20 = insertvalue i608 %mrv_19, i19 %add_ln57_340

]]></Node>
<StgValue><ssdm name="mrv_20"/></StgValue>
</operation>

<operation id="6188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6188" bw="608" op_0_bw="608" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6186 %mrv_21 = insertvalue i608 %mrv_20, i19 %add_ln57_368

]]></Node>
<StgValue><ssdm name="mrv_21"/></StgValue>
</operation>

<operation id="6189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6189" bw="608" op_0_bw="608" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6187 %mrv_22 = insertvalue i608 %mrv_21, i19 %add_ln57_397

]]></Node>
<StgValue><ssdm name="mrv_22"/></StgValue>
</operation>

<operation id="6190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6190" bw="608" op_0_bw="608" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6188 %mrv_23 = insertvalue i608 %mrv_22, i19 %add_ln57_425

]]></Node>
<StgValue><ssdm name="mrv_23"/></StgValue>
</operation>

<operation id="6191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6191" bw="608" op_0_bw="608" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6189 %mrv_24 = insertvalue i608 %mrv_23, i19 %add_ln57_458

]]></Node>
<StgValue><ssdm name="mrv_24"/></StgValue>
</operation>

<operation id="6192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6192" bw="608" op_0_bw="608" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6190 %mrv_25 = insertvalue i608 %mrv_24, i19 %add_ln57_741

]]></Node>
<StgValue><ssdm name="mrv_25"/></StgValue>
</operation>

<operation id="6193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6193" bw="608" op_0_bw="608" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6191 %mrv_26 = insertvalue i608 %mrv_25, i19 %add_ln57_759

]]></Node>
<StgValue><ssdm name="mrv_26"/></StgValue>
</operation>

<operation id="6194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6194" bw="608" op_0_bw="608" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6192 %mrv_27 = insertvalue i608 %mrv_26, i19 %add_ln57_496

]]></Node>
<StgValue><ssdm name="mrv_27"/></StgValue>
</operation>

<operation id="6195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6195" bw="608" op_0_bw="608" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6193 %mrv_28 = insertvalue i608 %mrv_27, i19 %add_ln57_795

]]></Node>
<StgValue><ssdm name="mrv_28"/></StgValue>
</operation>

<operation id="6196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6196" bw="608" op_0_bw="608" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6194 %mrv_29 = insertvalue i608 %mrv_28, i19 %add_ln57_512

]]></Node>
<StgValue><ssdm name="mrv_29"/></StgValue>
</operation>

<operation id="6197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6197" bw="608" op_0_bw="608" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6195 %mrv_30 = insertvalue i608 %mrv_29, i19 %add_ln57_546

]]></Node>
<StgValue><ssdm name="mrv_30"/></StgValue>
</operation>

<operation id="6198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6198" bw="608" op_0_bw="608" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.1967:6196 %mrv_s = insertvalue i608 %mrv_30, i19 %add_ln57_828

]]></Node>
<StgValue><ssdm name="mrv_s"/></StgValue>
</operation>

<operation id="6199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6199" bw="0" op_0_bw="608">
<![CDATA[
fpga_resource_hint.entry.1967:6197 %ret_ln67 = ret i608 %mrv_s

]]></Node>
<StgValue><ssdm name="ret_ln67"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
