# Waveform file 'C:/Users/Z585/Desktop/LDtrecias/testuni.awc' connected to 'C:/Users/Z585/Desktop/LDtrecias/testt/src/wave.asdb'.
# Waveform file 'C:/Users/Z585/Desktop/LDtrecias/test.awc' connected to 'C:/Users/Z585/Desktop/LDtrecias/testt/src/wave.asdb'.
designverincludedir -clear
designverlibrarysim -PL -clear
designverlibrarysim -L -clear
designverlibrarysim -PL pmi_work
designverlibrarysim ovi_xp2
designverdefinemacro -clear
removefile -Y -D *
addfile C:/Users/Z585/Desktop/LDtrecias/LD3/SchemaUNI.vhd
# Adding file C:\Users\Z585\Desktop\LDtrecias\LD3\SchemaUNI.vhd ... Done
addfile C:/Users/Z585/Desktop/LDtrecias/LD3/SchemaPostumis.vhd
# Adding file C:\Users\Z585\Desktop\LDtrecias\LD3\SchemaPostumis.vhd ... Done
addfile C:/Users/Z585/Desktop/LDtrecias/LD3/SchemaPLIS.vhd
# Adding file C:\Users\Z585\Desktop\LDtrecias\LD3\SchemaPLIS.vhd ... Done
vlib C:/Users/Z585/Desktop/LDtrecias/testt/work
# Warning: Library work already exists
adel -all
# Library contents cleared.
vcom -dbg -work work C:/Users/Z585/Desktop/LDtrecias/LD3/SchemaUNI.vhd
# Compile...
# File: C:\Users\Z585\Desktop\LDtrecias\LD3\SchemaUNI.vhd
# Compile Entity "SCHEMAUNI"
# Compile Architecture "SCHEMATIC" of Entity "SCHEMAUNI"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.4 [s]
vcom -dbg -work work C:/Users/Z585/Desktop/LDtrecias/LD3/SchemaPostumis.vhd
# Compile...
# File: C:\Users\Z585\Desktop\LDtrecias\LD3\SchemaPostumis.vhd
# Compile Entity "SCHEMAPOSTUMIS"
# Compile Architecture "SCHEMATIC" of Entity "SCHEMAPOSTUMIS"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
vcom -dbg -work work C:/Users/Z585/Desktop/LDtrecias/LD3/SchemaPLIS.vhd
# Compile...
# File: C:\Users\Z585\Desktop\LDtrecias\LD3\SchemaPLIS.vhd
# Compile Entity "SCHEMAPLIS"
# Compile Architecture "SCHEMATIC" of Entity "SCHEMAPLIS"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
entity SCHEMAUNI
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
vsim +access +r SCHEMAUNI -PL pmi_work -L ovi_xp2
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# vsim: Stack memory: 32MB
# vsim: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.2 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6991 kB (elbread=1024 elab2=5816 kernel=150 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Z585\Desktop\LDtrecias\testt\src\wave.asdb
#  12:14 PM, Friday, April 22, 2016
#  Simulation has been initialized
#  Selected Top-Level: SCHEMAUNI (SCHEMATIC)
# Waveform file 'C:/Users/Z585/Desktop/LDtrecias/testuni.awc' connected to 'C:/Users/Z585/Desktop/LDtrecias/testt/src/wave.asdb'.
# Waveform file 'C:/Users/Z585/Desktop/LDtrecias/test.awc' connected to 'C:/Users/Z585/Desktop/LDtrecias/testt/src/wave.asdb'.
add wave *
# 48 signal(s) traced.
acom -O3 -work work -2002  $dsn/../LD3/SchemaUNI.vhd $dsn/../LD3/SchemaPostumis.vhd $dsn/../LD3/SchemaPLIS.vhd $dsn/src/TestBench/schemapostumis_TB.vhd $dsn/src/TestBench/schemauni_TB.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Z585\Desktop\LDtrecias\LD3\SchemaUNI.vhd
# Compile Entity "SCHEMAUNI"
# Compile Architecture "SCHEMATIC" of Entity "SCHEMAUNI"
# File: C:\Users\Z585\Desktop\LDtrecias\LD3\SchemaPostumis.vhd
# Compile Entity "SCHEMAPOSTUMIS"
# Compile Architecture "SCHEMATIC" of Entity "SCHEMAPOSTUMIS"
# File: C:\Users\Z585\Desktop\LDtrecias\LD3\SchemaPLIS.vhd
# Compile Entity "SCHEMAPLIS"
# Compile Architecture "SCHEMATIC" of Entity "SCHEMAPLIS"
# File: C:\Users\Z585\Desktop\LDtrecias\testt\src\TestBench\schemapostumis_TB.vhd
# Compile Entity "schemapostumis_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "schemapostumis_tb"
# Compile Configuration "TESTBENCH_FOR_schemapostumis"
# File: C:\Users\Z585\Desktop\LDtrecias\testt\src\TestBench\schemauni_TB.vhd
# Compile Entity "schemauni_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "schemauni_tb"
# Compile Configuration "TESTBENCH_FOR_schemauni"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.4 [s]
SetActiveLib -work
comp -include "C:\Users\Z585\Desktop\LDtrecias\LD3\SchemaUNI.vhd" 
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Z585\Desktop\LDtrecias\LD3\SchemaUNI.vhd
# Compile Entity "SCHEMAUNI"
# Compile Architecture "SCHEMATIC" of Entity "SCHEMAUNI"
# Compile success 0 Errors 0 Warnings  Analysis time :  94.0 [ms]
comp -include "$dsn\src\TestBench\schemauni_TB.vhd" 
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Z585\Desktop\LDtrecias\testt\src\TestBench\schemauni_TB.vhd
# Compile Entity "schemauni_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "schemauni_tb"
# Compile Configuration "TESTBENCH_FOR_schemauni"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
asim +access +r TESTBENCH_FOR_schemauni 
#  Simulation has been stopped
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6994 kB (elbread=1024 elab2=5820 kernel=150 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Z585\Desktop\LDtrecias\testt\src\wave.asdb
#  12:15 PM, Friday, April 22, 2016
#  Simulation has been initialized
#  Selected Top-Level: testbench_for_schemauni
# Waveform file 'C:/Users/Z585/Desktop/LDtrecias/testuni.awc' connected to 'C:/Users/Z585/Desktop/LDtrecias/testt/src/wave.asdb'.
# Waveform file 'C:/Users/Z585/Desktop/LDtrecias/test.awc' connected to 'C:/Users/Z585/Desktop/LDtrecias/testt/src/wave.asdb'.
wave 

wave -noreg reset
wave -noreg clock
wave -noreg D7
wave -noreg D4
wave -noreg D1
wave -noreg D3
wave -noreg D6
wave -noreg D0
wave -noreg DL
wave -noreg D5
wave -noreg D2
wave -noreg DR
wave -noreg A0
wave -noreg A1
wave -noreg Q0
wave -noreg Q1
wave -noreg Q2
wave -noreg Q3
wave -noreg Q4
wave -noreg Q5
wave -noreg Q6
wave -noreg Q7
# 
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\schemauni_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_schemauni 
# 22 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/Z585/Desktop/LDtrecias/testt/src/wave.asdb'.
run 200 ns
# KERNEL: stopped at time: 200 ns
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6994 kB (elbread=1024 elab2=5820 kernel=150 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Z585\Desktop\LDtrecias\testt\src\wave.asdb
#  12:16 PM, Friday, April 22, 2016
#  Simulation has been initialized
#  Selected Top-Level: testbench_for_schemauni
# Waveform file 'C:/Users/Z585/Desktop/LDtrecias/testuni.awc' connected to 'C:/Users/Z585/Desktop/LDtrecias/testt/src/wave.asdb'.
# Waveform file 'C:/Users/Z585/Desktop/LDtrecias/test.awc' connected to 'C:/Users/Z585/Desktop/LDtrecias/testt/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'C:/Users/Z585/Desktop/LDtrecias/testt/src/wave.asdb'.
run 300 ns
# KERNEL: stopped at time: 300 ns
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6994 kB (elbread=1024 elab2=5820 kernel=150 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Z585\Desktop\LDtrecias\testt\src\wave.asdb
#  12:16 PM, Friday, April 22, 2016
#  Simulation has been initialized
#  Selected Top-Level: testbench_for_schemauni
# Waveform file 'C:/Users/Z585/Desktop/LDtrecias/testuni.awc' connected to 'C:/Users/Z585/Desktop/LDtrecias/testt/src/wave.asdb'.
# Waveform file 'C:/Users/Z585/Desktop/LDtrecias/test.awc' connected to 'C:/Users/Z585/Desktop/LDtrecias/testt/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'C:/Users/Z585/Desktop/LDtrecias/testt/src/wave.asdb'.
run 400 ns
# KERNEL: stopped at time: 400 ns
# Adding file C:\Users\Z585\Desktop\LDtrecias\testuni.awc ... Done
# Adding file C:\Users\Z585\Desktop\LDtrecias\testuni.awc ... Done
#  Simulation has been stopped
# Adding file C:\Users\Z585\Desktop\LDtrecias\testuni.awc ... Done
# Adding file C:\Users\Z585\Desktop\LDtrecias\test.awc ... Done
# Adding file C:\Users\Z585\Desktop\LDtrecias\testuni.awc ... Done
