{"files":[{"patch":"@@ -3854,3 +3854,3 @@\n-  \/\/ Unsigned unpack and extend half of vector - high half\n-  void sve_uunpkhi(FloatRegister Zd, SIMD_RegVariant T, FloatRegister Zn) {\n-    _sve_xunpk(\/* is_unsigned *\/ true, \/* is_high *\/ true, Zd, T, Zn);\n+#define INSN(NAME, is_unsigned, is_high)                                  \\\n+  void NAME(FloatRegister Zd, SIMD_RegVariant T, FloatRegister Zn) {      \\\n+    _sve_xunpk(is_unsigned, is_high, Zd, T, Zn);                          \\\n@@ -3859,14 +3859,5 @@\n-  \/\/ Unsigned unpack and extend half of vector - low half\n-  void sve_uunpklo(FloatRegister Zd, SIMD_RegVariant T, FloatRegister Zn) {\n-    _sve_xunpk(\/* is_unsigned *\/ true, \/* is_high *\/ false, Zd, T, Zn);\n-  }\n-\n-  \/\/ Signed unpack and extend half of vector - high half\n-  void sve_sunpkhi(FloatRegister Zd, SIMD_RegVariant T, FloatRegister Zn) {\n-    _sve_xunpk(\/* is_unsigned *\/ false, \/* is_high *\/ true, Zd, T, Zn);\n-  }\n-\n-  \/\/ Signed unpack and extend half of vector - low half\n-  void sve_sunpklo(FloatRegister Zd, SIMD_RegVariant T, FloatRegister Zn) {\n-    _sve_xunpk(\/* is_unsigned *\/ false, \/* is_high *\/ false, Zd, T, Zn);\n-  }\n+  INSN(sve_uunpkhi, true,  true ); \/\/ Unsigned unpack and extend half of vector - high half\n+  INSN(sve_uunpklo, true,  false); \/\/ Unsigned unpack and extend half of vector - low half\n+  INSN(sve_sunpkhi, false, true ); \/\/ Signed unpack and extend half of vector - high half\n+  INSN(sve_sunpklo, false, false); \/\/ Signed unpack and extend half of vector - low half\n+#undef INSN\n","filename":"src\/hotspot\/cpu\/aarch64\/assembler_aarch64.hpp","additions":8,"deletions":17,"binary":false,"changes":25,"status":"modified"}]}