/* _LWRM_COPYRIGHT_BEGIN_
 *
 * Copyright 2019-2021 by LWPU Corporation.  All rights reserved.  All
 * information contained herein is proprietary and confidential to LWPU
 * Corporation.  Any use, reproduction, or disclosure without the written
 * permission of LWPU Corporation is prohibited.
 *
 * _LWRM_COPYRIGHT_END_
 */

#include "manifest_ga10x.h"

const PKC_VERIFICATION_MANIFEST manifest = {
    .version               = 0x01,  // This has to be 1 on GA10x
    .ucodeId               = 0x04,  // See https://confluence.lwpu.com/display/GFS/Ucode+ID+Assignment
    .ucodeVersion          = 0x05,  // Revoke QS signed ucode for https://confluence.lwpu.com/display/RMPER/Memory+Tuning+Controller+-+Incremental+Throttling
    .bRelaxedVersionCheck  = TRUE,  // Allow >= check for ucode version in BR revocation
    .engineIdMask          = ENGINE_TO_ENGINE_ID_MASK(PWR_PMU),    // Base 1
    // This field will be patched during build
    .itcmSizeIn256Bytes    = (IMEM_LIMIT) / 256,    // NA, incorrect value will not work on boot
    // This field will be patched during build
    .dtcmSizeIn256Bytes    = (DMEM_LIMIT) / 256,    // NA, incorrect value will not work on boot
    .fmcHashPadInfoBitMask = 0x00000000,            // LSB determines if PDI is pre-pended to the FMC before hashing
    // NOT AUTOGENERATED! also must be !=0
    .CbcIv                 = { 0x27d0ef69, 0xc4bbca8a, 0x3437c8cb, 0x8cb8fc04 },    // I assume this is hardcoded in siggen? Maybe we should also do patching later on
    // Need a checklist that says this cannot be 0
    // This field will be patched by siggen
    .digest                = { 0x00000000, 0x00000000, 0x00000000, 0x00000000,      // NA, patched by siggen when signing
                               0x00000000, 0x00000000, 0x00000000, 0x00000000 },
    .secretMask            = {
        .scpSecretMask     = 0x0,                       // SCP 'secret' instrlwtion is not allowed
        .scpSecretMaskLock = 0xFFFFFFFFFFFFFFFFULL,     // This mask is locked and cannot be changed
    },
    .debugAccessControl    = {
        //
        // See https://confluence.lwpu.com/display/LW/LWWATCH+Debugging+and+Security+-+GA10X+POR
        // and https://confluence.lwpu.com/display/RMPER/Disable+ICD_STOP for reviewed POR debugging capabilities
        //
        .dbgctl =
            DRF_DEF(_PRGNLCL, _RISCV_DBGCTL, _ICD_CMDWL_STOP,   _DISABLE) |
            DRF_DEF(_PRGNLCL, _RISCV_DBGCTL, _ICD_CMDWL_RUN,    _ENABLE ) |
            DRF_DEF(_PRGNLCL, _RISCV_DBGCTL, _ICD_CMDWL_STEP,   _DISABLE) |
            DRF_DEF(_PRGNLCL, _RISCV_DBGCTL, _ICD_CMDWL_J,      _DISABLE) |
            DRF_DEF(_PRGNLCL, _RISCV_DBGCTL, _ICD_CMDWL_EMASK,  _ENABLE ) | // THIS IS TEMP, emask is overridden later!
            DRF_DEF(_PRGNLCL, _RISCV_DBGCTL, _ICD_CMDWL_RREG,   _ENABLE ) |
            DRF_DEF(_PRGNLCL, _RISCV_DBGCTL, _ICD_CMDWL_WREG,   _DISABLE) |
            DRF_DEF(_PRGNLCL, _RISCV_DBGCTL, _ICD_CMDWL_RDM,    _ENABLE ) |
            DRF_DEF(_PRGNLCL, _RISCV_DBGCTL, _ICD_CMDWL_WDM,    _DISABLE) |
            DRF_DEF(_PRGNLCL, _RISCV_DBGCTL, _ICD_CMDWL_RSTAT,  _ENABLE ) |
            DRF_DEF(_PRGNLCL, _RISCV_DBGCTL, _ICD_CMDWL_IBRKPT, _DISABLE) |
            DRF_DEF(_PRGNLCL, _RISCV_DBGCTL, _ICD_CMDWL_RCSR,   _ENABLE ) |
            DRF_DEF(_PRGNLCL, _RISCV_DBGCTL, _ICD_CMDWL_WCSR,   _DISABLE) |
            DRF_DEF(_PRGNLCL, _RISCV_DBGCTL, _ICD_CMDWL_RPC,    _ENABLE ) |
            DRF_DEF(_PRGNLCL, _RISCV_DBGCTL, _ICD_CMDWL_RFREG,  _ENABLE ) |
            DRF_DEF(_PRGNLCL, _RISCV_DBGCTL, _ICD_CMDWL_WFREG,  _DISABLE) |
            DRF_DEF(_PRGNLCL, _RISCV_DBGCTL, _START_IN_ICD,     _FALSE  ) |
            DRF_DEF(_PRGNLCL, _RISCV_DBGCTL, _SINGLE_STEP_MODE, _DISABLE),

        .dbgctlLock = 0x0,       // This is LATER set to 0xFFFFFFFF - DBGCTL cannot be changed by any code running on the core
    },
    .bDecFuseKeys = FALSE,              // PMU Steady State does not use fuse keys
    .mspm         = {
        .mplm  = (LW_RISCV_CSR_MSPM_MPLM_LEVEL0),   // inst-in-sys requires HULK to drop privsec
        .msecm = 0x0                                // This allow only inselwre SCPDMATRANSFER, I think this is what we want but not sure
    },

    .kdfConstant = { 0 },   // PMU does not use KDF (for decrypt fuse key)

    .deviceMap.deviceMap = {
        DEVICEMAP(_MMODE,          _ENABLE,  _ENABLE,  _LOCKED  ) |
        DEVICEMAP(_RISCV_CTL,      _ENABLE,  _ENABLE,  _LOCKED  ) |
        DEVICEMAP(_PIC,            _ENABLE,  _ENABLE,  _LOCKED  ) |
        DEVICEMAP(_TIMER,          _ENABLE,  _ENABLE,  _LOCKED  ) |
        DEVICEMAP(_HOSTIF,         _ENABLE,  _ENABLE,  _LOCKED  ) |
        DEVICEMAP(_DMA,            _ENABLE,  _ENABLE,  _LOCKED  ) |
        // PMB must be unlocked so someone can write LOCKPMB (and then disable/lock it). Used since PMU has a open DMEM aperture
        DEVICEMAP(_PMB,            _ENABLE,  _ENABLE,  _UNLOCKED) |
        DEVICEMAP(_DIO,            _DISABLE, _DISABLE, _LOCKED  ),

        DEVICEMAP(_KEY,            _DISABLE, _DISABLE, _LOCKED  ) |     // PMU steady state has no key access
        DEVICEMAP(_DEBUG,          _ENABLE,  _ENABLE,  _LOCKED  ) |
        DEVICEMAP(_SHA,            _DISABLE, _DISABLE, _LOCKED  ) |     // PMU steady state does not use SHA engine
        DEVICEMAP(_KMEM,           _ENABLE,  _ENABLE,  _LOCKED  ) |
        DEVICEMAP(_BROM,           _ENABLE,  _DISABLE, _LOCKED  ) |     // BROM enforced
        DEVICEMAP(_ROM_PATCH,      _DISABLE, _DISABLE, _LOCKED  ) |     // Doesnt exist in Peregrine?
        DEVICEMAP(_IOPMP,          _ENABLE,  _ENABLE,  _LOCKED  ) |
        DEVICEMAP(_NOACCESS,       _DISABLE, _DISABLE, _LOCKED  ),      // Empty Group

        DEVICEMAP(_SCP,            _ENABLE,  _ENABLE,  _LOCKED  ) |
        DEVICEMAP(_FBIF,           _ENABLE,  _ENABLE,  _LOCKED  ) |
        DEVICEMAP(_FALCON_ONLY,    _ENABLE,  _ENABLE,  _LOCKED  ) |
        DEVICEMAP(_PRGN_CTL,       _ENABLE,  _ENABLE,  _LOCKED  ) |
        DEVICEMAP(_SCRATCH_GROUP0, _ENABLE,  _ENABLE,  _LOCKED  ) |
        DEVICEMAP(_SCRATCH_GROUP1, _ENABLE,  _ENABLE,  _LOCKED  ) |
        DEVICEMAP(_SCRATCH_GROUP2, _ENABLE,  _ENABLE,  _LOCKED  ) |
        DEVICEMAP(_SCRATCH_GROUP3, _ENABLE,  _ENABLE,  _LOCKED  ),

        DEVICEMAP(_PLM,            _ENABLE,  _ENABLE,  _LOCKED  ) |
        DEVICEMAP(_HUB_DIO,        _DISABLE, _DISABLE, _LOCKED  ),      // What is in this? Seems like an empty group
    },

    .corePmp = {
        .pmpcfg = {
            // PMPCFG
            PMP_ENTRY(_DENIED, _DENIED, _DENIED, _NAPOT, _UNLOCK), // IMEM FMC, access block for S/U *MUST BE UNLOCKED*
            PMP_ENTRY(_DENIED, _DENIED, _DENIED, _NAPOT, _UNLOCK), // DMEM FMC, access blocks for S/U *MUST BE UNLOCKED*
            PMP_ENTRY(_DENIED, _DENIED, _PERMITTED, _NAPOT, _LOCK), // IMEM FMC, read/write blocked for ALL *MUST BE LOCKED*
            PMP_ENTRY(_DENIED, _PERMITTED, _PERMITTED, _NAPOT, _LOCK), // IMEM, *W* X, we write via DMA, but bootloader does memcpy :(
            PMP_ENTRY(_PERMITTED, _PERMITTED, _DENIED,    _NAPOT, _LOCK), // DMEM, RW
            PMP_ENTRY(_PERMITTED, _PERMITTED, _DENIED,    _NAPOT, _LOCK), // LOCALIO, RW
            PMP_ENTRY_OFF, // TOR start for PRI (see next)
            PMP_ENTRY(_PERMITTED, _PERMITTED, _DENIED,    _TOR,   _LOCK), // TOR - PRI - RW
            PMP_ENTRY(_PERMITTED, _PERMITTED, _PERMITTED, _TOR,   _LOCK), // TOR - FBGPA - RWX
            PMP_ENTRY(_PERMITTED, _PERMITTED, _PERMITTED, _TOR,   _LOCK), // TOR - GVA/SYSGPA - RWX (X for inst_in_sys)
            0x0, 0x0, 0x0, 0x0, 0x0, 0x0, // 10-15
            // NEXTPMPCFG
            0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, // 16-23
            0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, // 24-31, these slots are used by BR internally
        },
        .pmpaddr = {
            // PMPADDR
            IOPMPADDR_LO_IMEM(IMEM_LIMIT - 1), // PMPADDR(0)
            IOPMPADDR_LO_DMEM(DMEM_LIMIT - 1), // PMPADDR(1)
            IOPMPADDR_LO_IMEM(IMEM_LIMIT - 1), // PMPADDR(2)
            0x000000000004FFFF, // IMEM (why are we not using IMEM START/END? Should probably write NAPOT macros, if thats a thing)
            0x000000000006FFFF, // DMEM (Need to double check the start/end, can someone who know NAPOT do this without looking at Lily's code?)
            ((LW_RISCV_AMAP_INTIO_START >> 2) | ((LW_RISCV_AMAP_INTIO_SIZE - 1) >> 3)), // LOCALIO
            (LW_RISCV_AMAP_PRIV_START >> 2),   // PRI start
            (LW_RISCV_AMAP_PRIV_END   >> 2),   // PRI end
            (LW_RISCV_AMAP_FBGPA_END  >> 2),   // FBGPA end, do we not want to mark the address hole (between PRIV End and GPA start as all denined)?
            (LW_RISCV_AMAP_GVA_END    >> 2),   // End of GVA (think we should have separate GVA and SYSGPA entries?)
            0x0, 0x0, 0x0, 0x0, 0x0, 0x0, // 10-15
            // NEXTPMPADDR
            0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, // 16-23
            0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, // 24-31
        },
    },

    // IO_PMP_MODE - NAPOT for all entries as that's the only mode we support
    .ioPmpMode = 0xffffffffffffffff,

    .ioPmp = {
        .iopmpcfg = {
            // IOPMPCFG(0) - block IMEM FMC access - All masters
            DRF_DEF(_PRGNLCL, _RISCV_IOPMP_CFG, _READ,   _DISABLE) |
            DRF_DEF(_PRGNLCL, _RISCV_IOPMP_CFG, _WRITE,  _DISABLE) |
            DRF_DEF(_PRGNLCL, _RISCV_IOPMP_CFG, _MASTER, _ALL_MASTERS_ENABLED) |
            DRF_DEF(_PRGNLCL, _RISCV_IOPMP_CFG, _LOCK,   _LOCKED),
            // IOPMPCFG(1) - block DMEM FMC access - All masters
            DRF_DEF(_PRGNLCL, _RISCV_IOPMP_CFG, _READ,   _DISABLE) |
            DRF_DEF(_PRGNLCL, _RISCV_IOPMP_CFG, _WRITE,  _DISABLE) |
            DRF_DEF(_PRGNLCL, _RISCV_IOPMP_CFG, _MASTER, _ALL_MASTERS_ENABLED) |
            DRF_DEF(_PRGNLCL, _RISCV_IOPMP_CFG, _LOCK,   _LOCKED),
            // IOPMPCFG(2) - block whole IMEM R/W - PMB
            IOPMP_CFG_ALL_PMB(_DISABLE, _DISABLE, _LOCKED),
            // IOPMPCFG(3) - permit PMB DMEM R - we can do it because FMC is locked already
            IOPMP_CFG_ALL_PMB(_ENABLE, _DISABLE, _LOCKED),
            0x0, 0x0 , 0x0, 0x0, // 4-7
            0x0, 0x0, 0x0 , 0x0, 0x0, 0x0, 0x0, 0x0, // 8-15
            0x0, 0x0, 0x0 , 0x0, 0x0, 0x0, 0x0, 0x0, // 16-23
            0x0, 0x0, 0x0 , 0x0, 0x0, 0x0, 0x0, 0x0,   // 24-31
        },
        .iopmpaddrlo = {
            IOPMPADDR_LO_IMEM(IMEM_LIMIT - 1), // IOPMPADDR(0) - FMC IMEM
            IOPMPADDR_LO_DMEM(DMEM_LIMIT - 1), // IOPMPADDR(1) - FMC DMEM
            IOPMPADDR_LO_ALL_IMEM,  // IOPMPADDR(2) - Map whole IMEM aperture
            IOPMPADDR_LO_ALL_DMEM,  // IOPMPADDR(3) - Map whole DMEM aperture
            0x0, 0x0, 0x0, 0x0, // 4-7
            0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, // 8-15
            0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, // 16-23
            0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, // 24-31
        },
        .iopmpaddrhi = { // Must be always 0 for IMEM and DMEM
            0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, // 0-7
            0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, // 8-15
            0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, // 16-23
            0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, // 24-31
        },
    },

    .numberOfValidPairs      = 5, // 5 registers
    .registerPair            = {
        .addr    = {
            // ICD config
            LW_PRGNLCL_RISCV_ICD_WDATA0,
            LW_PRGNLCL_RISCV_ICD_CMD,
            LW_PRGNLCL_RISCV_DBGCTL,
            LW_PRGNLCL_RISCV_DBGCTL_LOCK,

            // Non PLMs
            LW_PRGNLCL_FBIF_CTL2,
        },
        .andMask = {
            // ICD setup
            0x0, // LW_PRGNLCL_RISCV_ICD_WDATA0 - see orMask
            0x0, // LW_PRGNLCL_RISCV_ICD_CMD - see orMask
            ~DRF_DEF(_PRGNLCL, _RISCV_DBGCTL, _ICD_CMDWL_EMASK, _ENABLE), // LW_PRGNLCL_RISCV_DBGCTL - block emask
            0x0, // LW_PRGNLCL_RISCV_DBGCTL_LOCK - see orMask

            // Non PLMs
            0x0,
        },
        .orMask  = {
            // ICD setup
            0x2, // LW_PRGNLCL_RISCV_ICD_WDATA0 - bit 2 is for sw intrs
            DRF_DEF(_PRGNLCL, _RISCV_ICD_CMD, _OPC, _EMASK), // LW_PRGNLCL_RISCV_ICD_CMD - send emask cmd
            0x0, // LW_PRGNLCL_RISCV_DBGCTL - see andMask
            0xFFFFFFFF, // LW_PRGNLCL_RISCV_DBGCTL_LOCK - lock out dbgctl

            // Non PLMs
            DRF_DEF(_PRGNLCL, _FBIF_CTL2, _NACK_MODE, _NACK_AS_ACK),
        },
    },
};
