;redcode
;assert 1
	SPL 0, 90
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB #0, 0
	DJN -1, @-820
	DJN -1, @-820
	SUB @121, 103
	ADD 0, 21
	DJN -1, @-20
	SLT -100, 0
	SPL 0
	ADD 270, 60
	SUB 0, -102
	DJN -1, @-20
	SUB #0, 0
	SUB 0, 0
	SUB @0, 2
	SUB @121, 103
	ADD 0, 21
	SUB 0, 210
	SUB -7, <-420
	SUB 100, -100
	SPL 512, <10
	SLT @0, 2
	ADD -100, 0
	ADD -100, 0
	ADD -100, 0
	SUB 0, 210
	SUB #72, @-200
	ADD -100, 0
	ADD -100, 0
	SPL -700, -600
	SPL -700, -600
	ADD -100, 0
	ADD -100, 0
	SUB 0, -102
	SUB 0, 210
	SUB #0, 0
	SUB #0, 0
	SPL 0, 90
	MOV -7, <-20
	SPL 0, 90
	SLT @0, 0
	CMP -7, <-420
	DJN -1, @-820
	SPL 0, 90
	SPL 0, 90
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-820
