/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 16 16 224 208)
	(text "UC" (rect 5 0 22 19)(font "Intel Clear" (font_size 8)))
	(text "inst" (rect 8 171 24 188)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "ROM[15..0]" (rect 0 0 67 19)(font "Intel Clear" (font_size 8)))
		(text "ROM[15..0]" (rect 21 27 88 46)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 208 32)
		(output)
		(text "REGCLR" (rect 0 0 48 19)(font "Intel Clear" (font_size 8)))
		(text "REGCLR" (rect 139 27 187 46)(font "Intel Clear" (font_size 8)))
		(line (pt 208 32)(pt 192 32))
	)
	(port
		(pt 208 48)
		(output)
		(text "REGLOAD1" (rect 0 0 67 19)(font "Intel Clear" (font_size 8)))
		(text "REGLOAD1" (rect 120 43 187 62)(font "Intel Clear" (font_size 8)))
		(line (pt 208 48)(pt 192 48))
	)
	(port
		(pt 208 64)
		(output)
		(text "REGLOAD0" (rect 0 0 67 19)(font "Intel Clear" (font_size 8)))
		(text "REGLOAD0" (rect 120 59 187 78)(font "Intel Clear" (font_size 8)))
		(line (pt 208 64)(pt 192 64))
	)
	(port
		(pt 208 80)
		(output)
		(text "REGOUT" (rect 0 0 51 19)(font "Intel Clear" (font_size 8)))
		(text "REGOUT" (rect 136 75 187 94)(font "Intel Clear" (font_size 8)))
		(line (pt 208 80)(pt 192 80))
	)
	(port
		(pt 208 96)
		(output)
		(text "OPULA[1..0]" (rect 0 0 73 19)(font "Intel Clear" (font_size 8)))
		(text "OPULA[1..0]" (rect 114 91 187 110)(font "Intel Clear" (font_size 8)))
		(line (pt 208 96)(pt 192 96)(line_width 3))
	)
	(port
		(pt 208 112)
		(output)
		(text "JUMP" (rect 0 0 35 19)(font "Intel Clear" (font_size 8)))
		(text "JUMP" (rect 152 107 187 126)(font "Intel Clear" (font_size 8)))
		(line (pt 208 112)(pt 192 112))
	)
	(port
		(pt 208 128)
		(output)
		(text "OPJUMP[3..0]" (rect 0 0 83 19)(font "Intel Clear" (font_size 8)))
		(text "OPJUMP[3..0]" (rect 104 123 187 142)(font "Intel Clear" (font_size 8)))
		(line (pt 208 128)(pt 192 128)(line_width 3))
	)
	(port
		(pt 208 144)
		(output)
		(text "RESETCONT" (rect 0 0 74 19)(font "Intel Clear" (font_size 8)))
		(text "RESETCONT" (rect 113 139 187 158)(font "Intel Clear" (font_size 8)))
		(line (pt 208 144)(pt 192 144))
	)
	(drawing
		(rectangle (rect 16 16 192 176))
	)
)
