{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1631538193098 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1631538193098 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1631538193167 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1631538193199 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1631538193199 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "sys_pll:sys_pll_m0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"sys_pll:sys_pll_m0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sys_pll:sys_pll_m0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 12 25 0 0 " "Implementing clock multiplication of 12, clock division of 25, and phase shift of 0 degrees (0 ps) for sys_pll:sys_pll_m0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/sys_pll_altpll.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/sys_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/" { { 0 { 0 ""} 0 2338 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1631538193246 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sys_pll:sys_pll_m0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|wire_pll1_clk\[1\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for sys_pll:sys_pll_m0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/sys_pll_altpll.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/sys_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/" { { 0 { 0 ""} 0 2339 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1631538193246 ""}  } { { "db/sys_pll_altpll.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/sys_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/" { { 0 { 0 ""} 0 2338 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1631538193246 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "sys_pll_2:sys_pll_m1\|altpll:altpll_component\|sys_pll_2_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"sys_pll_2:sys_pll_m1\|altpll:altpll_component\|sys_pll_2_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sys_pll_2:sys_pll_m1\|altpll:altpll_component\|sys_pll_2_altpll:auto_generated\|wire_pll1_clk\[0\] 74 147 0 0 " "Implementing clock multiplication of 74, clock division of 147, and phase shift of 0 degrees (0 ps) for sys_pll_2:sys_pll_m1\|altpll:altpll_component\|sys_pll_2_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/sys_pll_2_altpll.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/sys_pll_2_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/" { { 0 { 0 ""} 0 2317 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1631538193246 ""}  } { { "db/sys_pll_2_altpll.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/sys_pll_2_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/" { { 0 { 0 ""} 0 2317 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1631538193246 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1631538193388 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1631538193605 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1631538193605 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1631538193605 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1631538193605 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1631538193625 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1631538193625 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1631538193625 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1631538193625 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1631538193625 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1631538193754 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "7 126 " "No exact pin location assignment(s) for 7 pins of 126 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1631538194150 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_WARNING" "sys_pll_2:sys_pll_m1\|altpll:altpll_component\|sys_pll_2_altpll:auto_generated\|pll1 sys_pll:sys_pll_m0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|pll1 " "The input ports of the PLL sys_pll_2:sys_pll_m1\|altpll:altpll_component\|sys_pll_2_altpll:auto_generated\|pll1 and the PLL sys_pll:sys_pll_m0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|pll1 are mismatched, preventing the PLLs to be merged" { { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "sys_pll_2:sys_pll_m1\|altpll:altpll_component\|sys_pll_2_altpll:auto_generated\|pll1 sys_pll:sys_pll_m0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|pll1 ARESET " "PLL sys_pll_2:sys_pll_m1\|altpll:altpll_component\|sys_pll_2_altpll:auto_generated\|pll1 and PLL sys_pll:sys_pll_m0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|pll1 have different input signals for input port ARESET" {  } { { "db/sys_pll_2_altpll.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/sys_pll_2_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/" { { 0 { 0 ""} 0 2317 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 2338 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/sys_pll_altpll.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/sys_pll_altpll.v" 77 -1 0 } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Design Software" 0 -1 1631538194170 ""}  } { { "db/sys_pll_2_altpll.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/sys_pll_2_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/" { { 0 { 0 ""} 0 2317 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 2338 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/sys_pll_altpll.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/sys_pll_altpll.v" 77 -1 0 } }  } 0 176125 "The input ports of the PLL %1!s! and the PLL %2!s! are mismatched, preventing the PLLs to be merged" 0 0 "Fitter" 0 -1 1631538194170 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "6 " "The Timing Analyzer is analyzing 6 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1631538194927 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_7ql1 " "Entity dcfifo_7ql1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1631538194937 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1631538194937 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1631538194937 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1631538194937 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1631538194937 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1631538194937 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1631538194937 ""}
{ "Info" "ISTA_SDC_FOUND" "top.sdc " "Reading SDC File: 'top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1631538194977 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sys_pll_m0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name \{sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{sys_pll_m0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name \{sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1631538194985 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sys_pll_m0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{sys_pll_m0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1631538194985 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sys_pll_m1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 147 -multiply_by 74 -duty_cycle 50.00 -name \{sys_pll_m1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{sys_pll_m1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{sys_pll_m1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 147 -multiply_by 74 -duty_cycle 50.00 -name \{sys_pll_m1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{sys_pll_m1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1631538194985 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1631538194985 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1631538194985 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 52 video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] clock " "Ignored filter at top.sdc(52): video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] could not be matched with a clock" {  } { { "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/top.sdc" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/top.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1631538194985 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups top.sdc 52 Argument -group with value \[get_clocks \{video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements " "Ignored set_clock_groups at top.sdc(52): Argument -group with value \[get_clocks \{video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous -group \[get_clocks \{video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " "set_clock_groups -asynchronous -group \[get_clocks \{video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]" {  } { { "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/top.sdc" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/top.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1631538194985 ""}  } { { "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/top.sdc" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/top.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1631538194985 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i2c_dri:u_i2c_dr_m1\|dri_clk " "Node: i2c_dri:u_i2c_dr_m1\|dri_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register i2c_dri:u_i2c_dr_m1\|cnt\[0\] i2c_dri:u_i2c_dr_m1\|dri_clk " "Register i2c_dri:u_i2c_dr_m1\|cnt\[0\] is being clocked by i2c_dri:u_i2c_dr_m1\|dri_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1631538195021 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1631538195021 "|top|i2c_dri:u_i2c_dr_m1|dri_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i2c_dri:u_i2c_dr_m2\|dri_clk " "Node: i2c_dri:u_i2c_dr_m2\|dri_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register i2c_dri:u_i2c_dr_m2\|cnt\[0\] i2c_dri:u_i2c_dr_m2\|dri_clk " "Register i2c_dri:u_i2c_dr_m2\|cnt\[0\] is being clocked by i2c_dri:u_i2c_dr_m2\|dri_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1631538195021 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1631538195021 "|top|i2c_dri:u_i2c_dr_m2|dri_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i2c_dri:u_i2c_dr_m3\|dri_clk " "Node: i2c_dri:u_i2c_dr_m3\|dri_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register i2c_dri:u_i2c_dr_m3\|cnt\[0\] i2c_dri:u_i2c_dr_m3\|dri_clk " "Register i2c_dri:u_i2c_dr_m3\|cnt\[0\] is being clocked by i2c_dri:u_i2c_dr_m3\|dri_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1631538195021 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1631538195021 "|top|i2c_dri:u_i2c_dr_m3|dri_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "rst_n " "Node: rst_n was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch mark:mark_scale\|vga_data\[1\]~5 rst_n " "Latch mark:mark_scale\|vga_data\[1\]~5 is being clocked by rst_n" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1631538195021 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1631538195021 "|top|rst_n"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1631538195079 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1631538195079 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 6 clocks " "Found 6 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1631538195079 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1631538195079 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1631538195079 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          clk " "  20.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1631538195079 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  11.904    cmos_pclk " "  11.904    cmos_pclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1631538195079 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  41.666 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  41.666 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1631538195079 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  10.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1631538195079 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  39.729 sys_pll_m1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  39.729 sys_pll_m1\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1631538195079 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1631538195079 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1631538195554 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_dri:u_i2c_dr_m1\|dri_clk " "Destination node i2c_dri:u_i2c_dr_m1\|dri_clk" {  } { { "src/mt9v034/i2c_dri.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/mt9v034/i2c_dri.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/" { { 0 { 0 ""} 0 2262 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1631538195554 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_dri:u_i2c_dr_m2\|dri_clk " "Destination node i2c_dri:u_i2c_dr_m2\|dri_clk" {  } { { "src/mt9v034/i2c_dri.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/mt9v034/i2c_dri.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/" { { 0 { 0 ""} 0 4097 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1631538195554 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_dri:u_i2c_dr_m3\|dri_clk " "Destination node i2c_dri:u_i2c_dr_m3\|dri_clk" {  } { { "src/mt9v034/i2c_dri.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/mt9v034/i2c_dri.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/" { { 0 { 0 ""} 0 4030 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1631538195554 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1631538195554 ""}  } { { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/" { { 0 { 0 ""} 0 24215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1631538195554 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_pll:sys_pll_m0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node sys_pll:sys_pll_m0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1631538195554 ""}  } { { "db/sys_pll_altpll.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/sys_pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/" { { 0 { 0 ""} 0 2338 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1631538195554 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_pll:sys_pll_m0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node sys_pll:sys_pll_m0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1631538195554 ""}  } { { "db/sys_pll_altpll.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/sys_pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/" { { 0 { 0 ""} 0 2338 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1631538195554 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_pll_2:sys_pll_m1\|altpll:altpll_component\|sys_pll_2_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node sys_pll_2:sys_pll_m1\|altpll:altpll_component\|sys_pll_2_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1631538195554 ""}  } { { "db/sys_pll_2_altpll.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/sys_pll_2_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/" { { 0 { 0 ""} 0 2317 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1631538195554 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1631538195554 ""}  } { { "temporary_test_loc" "" { Generic "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/" { { 0 { 0 ""} 0 21128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1631538195554 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i2c_dri:u_i2c_dr_m1\|dri_clk  " "Automatically promoted node i2c_dri:u_i2c_dr_m1\|dri_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1631538195554 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_dri:u_i2c_dr_m1\|dri_clk~0 " "Destination node i2c_dri:u_i2c_dr_m1\|dri_clk~0" {  } { { "src/mt9v034/i2c_dri.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/mt9v034/i2c_dri.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/" { { 0 { 0 ""} 0 16757 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1631538195554 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1631538195554 ""}  } { { "src/mt9v034/i2c_dri.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/mt9v034/i2c_dri.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/" { { 0 { 0 ""} 0 2262 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1631538195554 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i2c_dri:u_i2c_dr_m2\|dri_clk  " "Automatically promoted node i2c_dri:u_i2c_dr_m2\|dri_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1631538195554 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_dri:u_i2c_dr_m2\|dri_clk~0 " "Destination node i2c_dri:u_i2c_dr_m2\|dri_clk~0" {  } { { "src/mt9v034/i2c_dri.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/mt9v034/i2c_dri.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/" { { 0 { 0 ""} 0 16758 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1631538195554 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1631538195554 ""}  } { { "src/mt9v034/i2c_dri.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/mt9v034/i2c_dri.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/" { { 0 { 0 ""} 0 4097 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1631538195554 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i2c_dri:u_i2c_dr_m3\|dri_clk  " "Automatically promoted node i2c_dri:u_i2c_dr_m3\|dri_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1631538195554 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_dri:u_i2c_dr_m3\|dri_clk~0 " "Destination node i2c_dri:u_i2c_dr_m3\|dri_clk~0" {  } { { "src/mt9v034/i2c_dri.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/mt9v034/i2c_dri.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/" { { 0 { 0 ""} 0 16759 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1631538195554 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1631538195554 ""}  } { { "src/mt9v034/i2c_dri.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/mt9v034/i2c_dri.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/" { { 0 { 0 ""} 0 4030 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1631538195554 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "key3~input (placed in PIN E16 (CLK5, DIFFCLK_2n)) " "Automatically promoted node key3~input (placed in PIN E16 (CLK5, DIFFCLK_2n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1631538195554 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mark_2:mark_rightside\|comb~0 " "Destination node mark_2:mark_rightside\|comb~0" {  } { { "temporary_test_loc" "" { Generic "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/" { { 0 { 0 ""} 0 8299 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1631538195554 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1631538195554 ""}  } { { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/" { { 0 { 0 ""} 0 24214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1631538195554 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1631538195554 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/" { { 0 { 0 ""} 0 23101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1631538195554 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/" { { 0 { 0 ""} 0 23121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1631538195554 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/" { { 0 { 0 ""} 0 21701 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1631538195554 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1631538195554 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/" { { 0 { 0 ""} 0 22336 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1631538195554 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1631538196382 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1631538196392 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1631538196392 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1631538196410 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1631538196430 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1631538196450 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1631538196844 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1631538196859 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1631538196859 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "7 unused 3.3V 3 4 0 " "Number of I/O pins in group: 7 (unused VREF, 3.3V VCCIO, 3 input, 4 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1631538196891 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1631538196891 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1631538196891 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 14 6 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 14 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1631538196891 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 12 7 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 12 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1631538196891 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 8 18 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1631538196891 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 12 15 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 12 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1631538196891 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 24 1 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 24 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1631538196891 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 13 1 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 13 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1631538196891 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 17 9 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 17 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1631538196891 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 23 3 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 23 total pin(s) used --  3 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1631538196891 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1631538196891 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1631538196891 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "sys_pll:sys_pll_m0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|pll1 compensate_clock 0 " "PLL \"sys_pll:sys_pll_m0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|pll1\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "db/sys_pll_altpll.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/sys_pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "src/ip_core/sys_pll.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ip_core/sys_pll.v" 94 0 0 } } { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 361 0 0 } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "Fitter" 0 -1 1631538196995 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "sys_pll:sys_pll_m0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|pll1 clk\[0\] cmos_xclk_3~output " "PLL \"sys_pll:sys_pll_m0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"cmos_xclk_3~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/sys_pll_altpll.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/sys_pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "src/ip_core/sys_pll.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ip_core/sys_pll.v" 94 0 0 } } { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 361 0 0 } } { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 32 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1631538197003 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "sys_pll:sys_pll_m0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|pll1 clk\[0\] cmos_xclk_2~output " "PLL \"sys_pll:sys_pll_m0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"cmos_xclk_2~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/sys_pll_altpll.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/sys_pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "src/ip_core/sys_pll.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ip_core/sys_pll.v" 94 0 0 } } { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 361 0 0 } } { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 22 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1631538197003 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "sys_pll:sys_pll_m0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|pll1 clk\[0\] cmos_xclk_1~output " "PLL \"sys_pll:sys_pll_m0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"cmos_xclk_1~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/sys_pll_altpll.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/sys_pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "src/ip_core/sys_pll.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ip_core/sys_pll.v" 94 0 0 } } { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 361 0 0 } } { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 12 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1631538197003 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "sys_pll:sys_pll_m0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|pll1 clk\[1\] sdram_clk~output " "PLL \"sys_pll:sys_pll_m0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"sdram_clk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/sys_pll_altpll.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/sys_pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "src/ip_core/sys_pll.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ip_core/sys_pll.v" 94 0 0 } } { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 361 0 0 } } { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 42 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1631538197003 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "sys_pll_2:sys_pll_m1\|altpll:altpll_component\|sys_pll_2_altpll:auto_generated\|pll1 0 " "PLL \"sys_pll_2:sys_pll_m1\|altpll:altpll_component\|sys_pll_2_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] sys_pll_2:sys_pll_m1\|altpll:altpll_component\|sys_pll_2_altpll:auto_generated\|pll1 driven by clk~inputclkctrl which is OUTCLK output port of Clock control block type node clk~inputclkctrl " "Input port INCLK\[0\] of node \"sys_pll_2:sys_pll_m1\|altpll:altpll_component\|sys_pll_2_altpll:auto_generated\|pll1\" is driven by clk~inputclkctrl which is OUTCLK output port of Clock control block type node clk~inputclkctrl" {  } { { "db/sys_pll_2_altpll.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/sys_pll_2_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "src/sys_pll_2.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sys_pll_2.v" 103 0 0 } } { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 366 0 0 } } { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 2 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1631538197005 ""}  } { { "db/sys_pll_2_altpll.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/db/sys_pll_2_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "src/sys_pll_2.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sys_pll_2.v" 103 0 0 } } { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 366 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1631538197005 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cmos_db\[0\] " "Node \"cmos_db\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_db\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631538197144 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cmos_db\[1\] " "Node \"cmos_db\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_db\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631538197144 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cmos_db\[2\] " "Node \"cmos_db\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_db\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631538197144 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cmos_db\[3\] " "Node \"cmos_db\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_db\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631538197144 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cmos_db\[4\] " "Node \"cmos_db\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_db\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631538197144 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cmos_db\[5\] " "Node \"cmos_db\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_db\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631538197144 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cmos_db\[6\] " "Node \"cmos_db\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_db\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631538197144 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cmos_db\[7\] " "Node \"cmos_db\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_db\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631538197144 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cmos_href " "Node \"cmos_href\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_href" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631538197144 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cmos_pclk_1 " "Node \"cmos_pclk_1\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_pclk_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631538197144 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cmos_pclk_2 " "Node \"cmos_pclk_2\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_pclk_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631538197144 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cmos_pclk_3 " "Node \"cmos_pclk_3\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_pclk_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631538197144 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cmos_pwdn " "Node \"cmos_pwdn\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_pwdn" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631538197144 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cmos_scl " "Node \"cmos_scl\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_scl" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631538197144 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cmos_sda " "Node \"cmos_sda\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_sda" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631538197144 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cmos_vsync " "Node \"cmos_vsync\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_vsync" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631538197144 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cmos_xclk " "Node \"cmos_xclk\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_xclk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631538197144 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "echo " "Node \"echo\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "echo" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631538197144 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key1 " "Node \"key1\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631538197144 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "trig " "Node \"trig\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "trig" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631538197144 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "uart_rx " "Node \"uart_rx\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "uart_rx" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631538197144 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "uart_tx " "Node \"uart_tx\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "uart_tx" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1631538197144 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1631538197144 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1631538197144 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1631538197164 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1631538198068 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1631538200528 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1631538200590 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1631538214032 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:14 " "Fitter placement operations ending: elapsed time is 00:00:14" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1631538214032 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1631538215213 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "18 " "Router estimated average interconnect usage is 18% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "23 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/" { { 1 { 0 "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1631538220333 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1631538220333 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1631538226435 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1631538226435 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:11 " "Fitter routing operations ending: elapsed time is 00:00:11" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1631538226435 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 7.89 " "Total time spent on timing analysis during the Fitter is 7.89 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1631538226721 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1631538226790 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1631538227457 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1631538227465 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1631538228388 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1631538229808 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1631538230232 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "60 Cyclone IV E " "60 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_db_1\[0\] 3.3-V LVTTL B5 " "Pin cmos_db_1\[0\] uses I/O standard 3.3-V LVTTL at B5" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { cmos_db_1[0] } } } { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_db_1\[0\]" } } } } { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/" { { 0 { 0 ""} 0 215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1631538230283 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_db_1\[1\] 3.3-V LVTTL A5 " "Pin cmos_db_1\[1\] uses I/O standard 3.3-V LVTTL at A5" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { cmos_db_1[1] } } } { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_db_1\[1\]" } } } } { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/" { { 0 { 0 ""} 0 216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1631538230283 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_rst_n_1 3.3-V LVTTL M9 " "Pin cmos_rst_n_1 uses I/O standard 3.3-V LVTTL at M9" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { cmos_rst_n_1 } } } { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/" { { 0 { 0 ""} 0 320 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1631538230283 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_db_2\[0\] 3.3-V LVTTL B13 " "Pin cmos_db_2\[0\] uses I/O standard 3.3-V LVTTL at B13" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { cmos_db_2[0] } } } { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_db_2\[0\]" } } } } { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/" { { 0 { 0 ""} 0 223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1631538230283 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_db_2\[1\] 3.3-V LVTTL A13 " "Pin cmos_db_2\[1\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { cmos_db_2[1] } } } { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_db_2\[1\]" } } } } { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/" { { 0 { 0 ""} 0 224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1631538230283 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_rst_n_2 3.3-V LVTTL B9 " "Pin cmos_rst_n_2 uses I/O standard 3.3-V LVTTL at B9" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { cmos_rst_n_2 } } } { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/" { { 0 { 0 ""} 0 327 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1631538230283 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_db_3\[0\] 3.3-V LVTTL G2 " "Pin cmos_db_3\[0\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { cmos_db_3[0] } } } { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_db_3\[0\]" } } } } { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/" { { 0 { 0 ""} 0 231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1631538230283 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_db_3\[1\] 3.3-V LVTTL J2 " "Pin cmos_db_3\[1\] uses I/O standard 3.3-V LVTTL at J2" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { cmos_db_3[1] } } } { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_db_3\[1\]" } } } } { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/" { { 0 { 0 ""} 0 232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1631538230283 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_rst_n_3 3.3-V LVTTL T6 " "Pin cmos_rst_n_3 uses I/O standard 3.3-V LVTTL at T6" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { cmos_rst_n_3 } } } { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/" { { 0 { 0 ""} 0 334 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1631538230283 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_scl_1 3.3-V LVTTL B3 " "Pin cmos_scl_1 uses I/O standard 3.3-V LVTTL at B3" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { cmos_scl_1 } } } { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_scl_1" } } } } { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/" { { 0 { 0 ""} 0 314 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1631538230283 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_sda_1 3.3-V LVTTL B4 " "Pin cmos_sda_1 uses I/O standard 3.3-V LVTTL at B4" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { cmos_sda_1 } } } { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_sda_1" } } } } { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/" { { 0 { 0 ""} 0 315 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1631538230283 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_scl_2 3.3-V LVTTL B11 " "Pin cmos_scl_2 uses I/O standard 3.3-V LVTTL at B11" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { cmos_scl_2 } } } { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_scl_2" } } } } { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/" { { 0 { 0 ""} 0 322 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1631538230283 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_sda_2 3.3-V LVTTL B12 " "Pin cmos_sda_2 uses I/O standard 3.3-V LVTTL at B12" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { cmos_sda_2 } } } { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_sda_2" } } } } { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/" { { 0 { 0 ""} 0 323 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1631538230283 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_scl_3 3.3-V LVTTL F3 " "Pin cmos_scl_3 uses I/O standard 3.3-V LVTTL at F3" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { cmos_scl_3 } } } { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_scl_3" } } } } { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/" { { 0 { 0 ""} 0 329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1631538230283 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_sda_3 3.3-V LVTTL F2 " "Pin cmos_sda_3 uses I/O standard 3.3-V LVTTL at F2" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { cmos_sda_3 } } } { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_sda_3" } } } } { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/" { { 0 { 0 ""} 0 330 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1631538230283 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[0\] 3.3-V LVTTL P14 " "Pin sdram_dq\[0\] uses I/O standard 3.3-V LVTTL at P14" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[0] } } } { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[0\]" } } } } { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/" { { 0 { 0 ""} 0 272 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1631538230283 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[1\] 3.3-V LVTTL M12 " "Pin sdram_dq\[1\] uses I/O standard 3.3-V LVTTL at M12" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[1] } } } { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[1\]" } } } } { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/" { { 0 { 0 ""} 0 273 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1631538230283 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[2\] 3.3-V LVTTL N14 " "Pin sdram_dq\[2\] uses I/O standard 3.3-V LVTTL at N14" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[2] } } } { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[2\]" } } } } { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/" { { 0 { 0 ""} 0 274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1631538230283 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[3\] 3.3-V LVTTL L12 " "Pin sdram_dq\[3\] uses I/O standard 3.3-V LVTTL at L12" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[3] } } } { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[3\]" } } } } { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/" { { 0 { 0 ""} 0 275 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1631538230283 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[4\] 3.3-V LVTTL L13 " "Pin sdram_dq\[4\] uses I/O standard 3.3-V LVTTL at L13" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[4] } } } { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[4\]" } } } } { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/" { { 0 { 0 ""} 0 276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1631538230283 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[5\] 3.3-V LVTTL L14 " "Pin sdram_dq\[5\] uses I/O standard 3.3-V LVTTL at L14" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[5] } } } { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[5\]" } } } } { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/" { { 0 { 0 ""} 0 277 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1631538230283 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[6\] 3.3-V LVTTL L11 " "Pin sdram_dq\[6\] uses I/O standard 3.3-V LVTTL at L11" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[6] } } } { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[6\]" } } } } { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/" { { 0 { 0 ""} 0 278 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1631538230283 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[7\] 3.3-V LVTTL K12 " "Pin sdram_dq\[7\] uses I/O standard 3.3-V LVTTL at K12" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[7] } } } { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[7\]" } } } } { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/" { { 0 { 0 ""} 0 279 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1631538230283 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[8\] 3.3-V LVTTL G16 " "Pin sdram_dq\[8\] uses I/O standard 3.3-V LVTTL at G16" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[8] } } } { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[8\]" } } } } { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/" { { 0 { 0 ""} 0 280 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1631538230283 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[9\] 3.3-V LVTTL J11 " "Pin sdram_dq\[9\] uses I/O standard 3.3-V LVTTL at J11" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[9] } } } { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[9\]" } } } } { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/" { { 0 { 0 ""} 0 281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1631538230283 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[10\] 3.3-V LVTTL J16 " "Pin sdram_dq\[10\] uses I/O standard 3.3-V LVTTL at J16" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[10] } } } { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[10\]" } } } } { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/" { { 0 { 0 ""} 0 282 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1631538230283 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[11\] 3.3-V LVTTL J15 " "Pin sdram_dq\[11\] uses I/O standard 3.3-V LVTTL at J15" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[11] } } } { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[11\]" } } } } { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/" { { 0 { 0 ""} 0 283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1631538230283 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[12\] 3.3-V LVTTL K16 " "Pin sdram_dq\[12\] uses I/O standard 3.3-V LVTTL at K16" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[12] } } } { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[12\]" } } } } { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/" { { 0 { 0 ""} 0 284 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1631538230283 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[13\] 3.3-V LVTTL K15 " "Pin sdram_dq\[13\] uses I/O standard 3.3-V LVTTL at K15" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[13] } } } { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[13\]" } } } } { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/" { { 0 { 0 ""} 0 285 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1631538230283 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[14\] 3.3-V LVTTL L16 " "Pin sdram_dq\[14\] uses I/O standard 3.3-V LVTTL at L16" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[14] } } } { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[14\]" } } } } { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/" { { 0 { 0 ""} 0 286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1631538230283 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[15\] 3.3-V LVTTL L15 " "Pin sdram_dq\[15\] uses I/O standard 3.3-V LVTTL at L15" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[15] } } } { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[15\]" } } } } { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/" { { 0 { 0 ""} 0 287 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1631538230283 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key3 3.3-V LVTTL E16 " "Pin key3 uses I/O standard 3.3-V LVTTL at E16" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { key3 } } } { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key3" } } } } { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/" { { 0 { 0 ""} 0 313 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1631538230283 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL E1 " "Pin clk uses I/O standard 3.3-V LVTTL at E1" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { clk } } } { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/" { { 0 { 0 ""} 0 310 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1631538230283 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rst_n 3.3-V LVTTL N13 " "Pin rst_n uses I/O standard 3.3-V LVTTL at N13" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { rst_n } } } { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst_n" } } } } { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/" { { 0 { 0 ""} 0 311 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1631538230283 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switch 3.3-V LVTTL M15 " "Pin switch uses I/O standard 3.3-V LVTTL at M15" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { switch } } } { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "switch" } } } } { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/" { { 0 { 0 ""} 0 312 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1631538230283 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_pclk 3.3-V LVTTL M6 " "Pin cmos_pclk uses I/O standard 3.3-V LVTTL at M6" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { cmos_pclk } } } { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_pclk" } } } } { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/" { { 0 { 0 ""} 0 318 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1631538230283 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_href_3 3.3-V LVTTL G1 " "Pin cmos_href_3 uses I/O standard 3.3-V LVTTL at G1" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { cmos_href_3 } } } { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_href_3" } } } } { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/" { { 0 { 0 ""} 0 332 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1631538230283 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_href_2 3.3-V LVTTL A11 " "Pin cmos_href_2 uses I/O standard 3.3-V LVTTL at A11" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { cmos_href_2 } } } { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_href_2" } } } } { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/" { { 0 { 0 ""} 0 325 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1631538230283 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_href_1 3.3-V LVTTL A3 " "Pin cmos_href_1 uses I/O standard 3.3-V LVTTL at A3" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { cmos_href_1 } } } { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_href_1" } } } } { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/" { { 0 { 0 ""} 0 317 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1631538230283 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_vsync_3 3.3-V LVTTL F1 " "Pin cmos_vsync_3 uses I/O standard 3.3-V LVTTL at F1" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { cmos_vsync_3 } } } { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_vsync_3" } } } } { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/" { { 0 { 0 ""} 0 331 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1631538230283 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_vsync_2 3.3-V LVTTL A10 " "Pin cmos_vsync_2 uses I/O standard 3.3-V LVTTL at A10" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { cmos_vsync_2 } } } { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_vsync_2" } } } } { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/" { { 0 { 0 ""} 0 324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1631538230283 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_vsync_1 3.3-V LVTTL A2 " "Pin cmos_vsync_1 uses I/O standard 3.3-V LVTTL at A2" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { cmos_vsync_1 } } } { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_vsync_1" } } } } { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/" { { 0 { 0 ""} 0 316 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1631538230283 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_db_3\[3\] 3.3-V LVTTL K2 " "Pin cmos_db_3\[3\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { cmos_db_3[3] } } } { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_db_3\[3\]" } } } } { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/" { { 0 { 0 ""} 0 234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1631538230283 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_db_2\[3\] 3.3-V LVTTL D6 " "Pin cmos_db_2\[3\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { cmos_db_2[3] } } } { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_db_2\[3\]" } } } } { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/" { { 0 { 0 ""} 0 226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1631538230283 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_db_1\[3\] 3.3-V LVTTL A6 " "Pin cmos_db_1\[3\] uses I/O standard 3.3-V LVTTL at A6" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { cmos_db_1[3] } } } { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_db_1\[3\]" } } } } { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/" { { 0 { 0 ""} 0 218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1631538230283 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_db_3\[4\] 3.3-V LVTTL K1 " "Pin cmos_db_3\[4\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { cmos_db_3[4] } } } { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_db_3\[4\]" } } } } { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/" { { 0 { 0 ""} 0 235 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1631538230283 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_db_2\[4\] 3.3-V LVTTL C6 " "Pin cmos_db_2\[4\] uses I/O standard 3.3-V LVTTL at C6" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { cmos_db_2[4] } } } { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_db_2\[4\]" } } } } { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/" { { 0 { 0 ""} 0 227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1631538230283 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_db_1\[4\] 3.3-V LVTTL B7 " "Pin cmos_db_1\[4\] uses I/O standard 3.3-V LVTTL at B7" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { cmos_db_1[4] } } } { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_db_1\[4\]" } } } } { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/" { { 0 { 0 ""} 0 219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1631538230283 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_db_3\[5\] 3.3-V LVTTL L2 " "Pin cmos_db_3\[5\] uses I/O standard 3.3-V LVTTL at L2" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { cmos_db_3[5] } } } { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_db_3\[5\]" } } } } { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/" { { 0 { 0 ""} 0 236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1631538230283 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_db_2\[5\] 3.3-V LVTTL E7 " "Pin cmos_db_2\[5\] uses I/O standard 3.3-V LVTTL at E7" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { cmos_db_2[5] } } } { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_db_2\[5\]" } } } } { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/" { { 0 { 0 ""} 0 228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1631538230283 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_db_1\[5\] 3.3-V LVTTL A7 " "Pin cmos_db_1\[5\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { cmos_db_1[5] } } } { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_db_1\[5\]" } } } } { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/" { { 0 { 0 ""} 0 220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1631538230283 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_db_3\[6\] 3.3-V LVTTL L1 " "Pin cmos_db_3\[6\] uses I/O standard 3.3-V LVTTL at L1" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { cmos_db_3[6] } } } { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_db_3\[6\]" } } } } { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/" { { 0 { 0 ""} 0 237 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1631538230283 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_db_2\[6\] 3.3-V LVTTL F8 " "Pin cmos_db_2\[6\] uses I/O standard 3.3-V LVTTL at F8" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { cmos_db_2[6] } } } { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_db_2\[6\]" } } } } { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/" { { 0 { 0 ""} 0 229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1631538230283 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_db_1\[6\] 3.3-V LVTTL B8 " "Pin cmos_db_1\[6\] uses I/O standard 3.3-V LVTTL at B8" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { cmos_db_1[6] } } } { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_db_1\[6\]" } } } } { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/" { { 0 { 0 ""} 0 221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1631538230283 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_db_3\[7\] 3.3-V LVTTL N5 " "Pin cmos_db_3\[7\] uses I/O standard 3.3-V LVTTL at N5" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { cmos_db_3[7] } } } { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_db_3\[7\]" } } } } { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/" { { 0 { 0 ""} 0 238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1631538230283 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_db_2\[7\] 3.3-V LVTTL C8 " "Pin cmos_db_2\[7\] uses I/O standard 3.3-V LVTTL at C8" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { cmos_db_2[7] } } } { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_db_2\[7\]" } } } } { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/" { { 0 { 0 ""} 0 230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1631538230283 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_db_1\[7\] 3.3-V LVTTL A8 " "Pin cmos_db_1\[7\] uses I/O standard 3.3-V LVTTL at A8" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { cmos_db_1[7] } } } { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_db_1\[7\]" } } } } { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/" { { 0 { 0 ""} 0 222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1631538230283 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_db_3\[2\] 3.3-V LVTTL J1 " "Pin cmos_db_3\[2\] uses I/O standard 3.3-V LVTTL at J1" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { cmos_db_3[2] } } } { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_db_3\[2\]" } } } } { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/" { { 0 { 0 ""} 0 233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1631538230283 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_db_2\[2\] 3.3-V LVTTL D5 " "Pin cmos_db_2\[2\] uses I/O standard 3.3-V LVTTL at D5" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { cmos_db_2[2] } } } { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_db_2\[2\]" } } } } { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/" { { 0 { 0 ""} 0 225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1631538230283 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_db_1\[2\] 3.3-V LVTTL B6 " "Pin cmos_db_1\[2\] uses I/O standard 3.3-V LVTTL at B6" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { cmos_db_1[2] } } } { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_db_1\[2\]" } } } } { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/" { { 0 { 0 ""} 0 217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1631538230283 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1631538230283 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "3 " "Following 3 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "cmos_scl_1 a permanently enabled " "Pin cmos_scl_1 has a permanently enabled output enable" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { cmos_scl_1 } } } { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_scl_1" } } } } { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/" { { 0 { 0 ""} 0 314 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1631538230291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "cmos_scl_2 a permanently enabled " "Pin cmos_scl_2 has a permanently enabled output enable" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { cmos_scl_2 } } } { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_scl_2" } } } } { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/" { { 0 { 0 ""} 0 322 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1631538230291 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "cmos_scl_3 a permanently enabled " "Pin cmos_scl_3 has a permanently enabled output enable" {  } { { "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { cmos_scl_3 } } } { "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_scl_3" } } } } { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/" { { 0 { 0 ""} 0 329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1631538230291 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1631538230291 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/output_files/top.fit.smsg " "Generated suppressed messages file C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/output_files/top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1631538230737 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 44 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5700 " "Peak virtual memory: 5700 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1631538232668 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 13 21:03:52 2021 " "Processing ended: Mon Sep 13 21:03:52 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1631538232668 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1631538232668 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:12 " "Total CPU time (on all processors): 00:01:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1631538232668 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1631538232668 ""}
