<<<<<<< Updated upstream
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1736954329871 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1736954329871 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 15 16:18:49 2025 " "Processing started: Wed Jan 15 16:18:49 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1736954329871 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736954329871 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off eindopdracht -c eindopdracht " "Command: quartus_map --read_settings_files=on --write_settings_files=off eindopdracht -c eindopdracht" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736954329871 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1736954330177 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1736954330177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 opdracht_231-behaviour " "Found design unit 1: opdracht_231-behaviour" {  } { { "main.vhd" "" { Text "C:/Users/Rende/Documents/GitHub/HVA-DO/quartus docs/main.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736954339893 ""} { "Info" "ISGN_ENTITY_NAME" "1 opdracht_231 " "Found entity 1: opdracht_231" {  } { { "main.vhd" "" { Text "C:/Users/Rende/Documents/GitHub/HVA-DO/quartus docs/main.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736954339893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736954339893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbitreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NBitReg-behaviour " "Found design unit 1: NBitReg-behaviour" {  } { { "NBitReg.vhd" "" { Text "C:/Users/Rende/Documents/GitHub/HVA-DO/quartus docs/NBitReg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736954339895 ""} { "Info" "ISGN_ENTITY_NAME" "1 NBitReg " "Found entity 1: NBitReg" {  } { { "NBitReg.vhd" "" { Text "C:/Users/Rende/Documents/GitHub/HVA-DO/quartus docs/NBitReg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736954339895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736954339895 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "NBitReg " "Elaborating entity \"NBitReg\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1736954339925 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1736954340418 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1736954340859 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736954340859 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "25 " "Implemented 25 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1736954340928 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1736954340928 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1736954340928 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1736954340928 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4827 " "Peak virtual memory: 4827 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1736954340939 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 15 16:19:00 2025 " "Processing ended: Wed Jan 15 16:19:00 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1736954340939 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1736954340939 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1736954340939 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1736954340939 ""}
=======
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1737712494626 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1737712494642 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 24 10:54:54 2025 " "Processing started: Fri Jan 24 10:54:54 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1737712494642 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737712494642 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off eindopdracht -c eindopdracht " "Command: quartus_map --read_settings_files=on --write_settings_files=off eindopdracht -c eindopdracht" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737712494642 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1737712495206 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1737712495206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 opdracht_231-behaviour " "Found design unit 1: opdracht_231-behaviour" {  } { { "main.vhd" "" { Text "C:/Users/lucas/OneDrive/Documenten/GitHub/HVA-DO/quartus docs/main.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737712506684 ""} { "Info" "ISGN_ENTITY_NAME" "1 opdracht_231 " "Found entity 1: opdracht_231" {  } { { "main.vhd" "" { Text "C:/Users/lucas/OneDrive/Documenten/GitHub/HVA-DO/quartus docs/main.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737712506684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737712506684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_driver.vhd 4 2 " "Found 4 design units, including 2 entities, in source file display_driver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 encoder-behaviour " "Found design unit 1: encoder-behaviour" {  } { { "display_driver.vhd" "" { Text "C:/Users/lucas/OneDrive/Documenten/GitHub/HVA-DO/quartus docs/display_driver.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737712506684 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 display_driver-behaviour " "Found design unit 2: display_driver-behaviour" {  } { { "display_driver.vhd" "" { Text "C:/Users/lucas/OneDrive/Documenten/GitHub/HVA-DO/quartus docs/display_driver.vhd" 109 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737712506684 ""} { "Info" "ISGN_ENTITY_NAME" "1 encoder " "Found entity 1: encoder" {  } { { "display_driver.vhd" "" { Text "C:/Users/lucas/OneDrive/Documenten/GitHub/HVA-DO/quartus docs/display_driver.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737712506684 ""} { "Info" "ISGN_ENTITY_NAME" "2 display_driver " "Found entity 2: display_driver" {  } { { "display_driver.vhd" "" { Text "C:/Users/lucas/OneDrive/Documenten/GitHub/HVA-DO/quartus docs/display_driver.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737712506684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737712506684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulse_extender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pulse_extender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pulse_extender-behaviour " "Found design unit 1: pulse_extender-behaviour" {  } { { "pulse_extender.vhd" "" { Text "C:/Users/lucas/OneDrive/Documenten/GitHub/HVA-DO/quartus docs/pulse_extender.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737712506684 ""} { "Info" "ISGN_ENTITY_NAME" "1 pulse_extender " "Found entity 1: pulse_extender" {  } { { "pulse_extender.vhd" "" { Text "C:/Users/lucas/OneDrive/Documenten/GitHub/HVA-DO/quartus docs/pulse_extender.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737712506684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737712506684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_handler.vhd 6 3 " "Found 6 design units, including 3 entities, in source file input_handler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 button_debounce-behaviour " "Found design unit 1: button_debounce-behaviour" {  } { { "input_handler.vhd" "" { Text "C:/Users/lucas/OneDrive/Documenten/GitHub/HVA-DO/quartus docs/input_handler.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737712506684 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 switcher-behaviour " "Found design unit 2: switcher-behaviour" {  } { { "input_handler.vhd" "" { Text "C:/Users/lucas/OneDrive/Documenten/GitHub/HVA-DO/quartus docs/input_handler.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737712506684 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 input_handler-behaviour " "Found design unit 3: input_handler-behaviour" {  } { { "input_handler.vhd" "" { Text "C:/Users/lucas/OneDrive/Documenten/GitHub/HVA-DO/quartus docs/input_handler.vhd" 118 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737712506684 ""} { "Info" "ISGN_ENTITY_NAME" "1 button_debounce " "Found entity 1: button_debounce" {  } { { "input_handler.vhd" "" { Text "C:/Users/lucas/OneDrive/Documenten/GitHub/HVA-DO/quartus docs/input_handler.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737712506684 ""} { "Info" "ISGN_ENTITY_NAME" "2 switcher " "Found entity 2: switcher" {  } { { "input_handler.vhd" "" { Text "C:/Users/lucas/OneDrive/Documenten/GitHub/HVA-DO/quartus docs/input_handler.vhd" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737712506684 ""} { "Info" "ISGN_ENTITY_NAME" "3 input_handler " "Found entity 3: input_handler" {  } { { "input_handler.vhd" "" { Text "C:/Users/lucas/OneDrive/Documenten/GitHub/HVA-DO/quartus docs/input_handler.vhd" 101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737712506684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737712506684 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "input_handler " "Elaborating entity \"input_handler\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1737712506856 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "input_A input_handler.vhd(110) " "VHDL Signal Declaration warning at input_handler.vhd(110): used implicit default value for signal \"input_A\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "input_handler.vhd" "" { Text "C:/Users/lucas/OneDrive/Documenten/GitHub/HVA-DO/quartus docs/input_handler.vhd" 110 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1737712506872 "|input_handler"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "input_B input_handler.vhd(111) " "VHDL Signal Declaration warning at input_handler.vhd(111): used implicit default value for signal \"input_B\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "input_handler.vhd" "" { Text "C:/Users/lucas/OneDrive/Documenten/GitHub/HVA-DO/quartus docs/input_handler.vhd" 111 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1737712506872 "|input_handler"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "input_OP input_handler.vhd(112) " "VHDL Signal Declaration warning at input_handler.vhd(112): used implicit default value for signal \"input_OP\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "input_handler.vhd" "" { Text "C:/Users/lucas/OneDrive/Documenten/GitHub/HVA-DO/quartus docs/input_handler.vhd" 112 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1737712506872 "|input_handler"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "output_res input_handler.vhd(113) " "VHDL Signal Declaration warning at input_handler.vhd(113): used implicit default value for signal \"output_res\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "input_handler.vhd" "" { Text "C:/Users/lucas/OneDrive/Documenten/GitHub/HVA-DO/quartus docs/input_handler.vhd" 113 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1737712506872 "|input_handler"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "current_input input_handler.vhd(121) " "Verilog HDL or VHDL warning at input_handler.vhd(121): object \"current_input\" assigned a value but never read" {  } { { "input_handler.vhd" "" { Text "C:/Users/lucas/OneDrive/Documenten/GitHub/HVA-DO/quartus docs/input_handler.vhd" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1737712506872 "|input_handler"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_debounce button_debounce:debouncer " "Elaborating entity \"button_debounce\" for hierarchy \"button_debounce:debouncer\"" {  } { { "input_handler.vhd" "debouncer" { Text "C:/Users/lucas/OneDrive/Documenten/GitHub/HVA-DO/quartus docs/input_handler.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737712506903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switcher switcher:sw0 " "Elaborating entity \"switcher\" for hierarchy \"switcher:sw0\"" {  } { { "input_handler.vhd" "sw0" { Text "C:/Users/lucas/OneDrive/Documenten/GitHub/HVA-DO/quartus docs/input_handler.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737712506935 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state input_handler.vhd(86) " "VHDL Process Statement warning at input_handler.vhd(86): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "input_handler.vhd" "" { Text "C:/Users/lucas/OneDrive/Documenten/GitHub/HVA-DO/quartus docs/input_handler.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737712506935 "|input_handler|switcher:sw0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "state input_handler.vhd(81) " "VHDL Process Statement warning at input_handler.vhd(81): inferring latch(es) for signal or variable \"state\", which holds its previous value in one or more paths through the process" {  } { { "input_handler.vhd" "" { Text "C:/Users/lucas/OneDrive/Documenten/GitHub/HVA-DO/quartus docs/input_handler.vhd" 81 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1737712506935 "|input_handler|switcher:sw0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state input_handler.vhd(81) " "Inferred latch for \"state\" at input_handler.vhd(81)" {  } { { "input_handler.vhd" "" { Text "C:/Users/lucas/OneDrive/Documenten/GitHub/HVA-DO/quartus docs/input_handler.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737712506935 "|input_handler|switcher:sw0"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "input_A\[0\] GND " "Pin \"input_A\[0\]\" is stuck at GND" {  } { { "input_handler.vhd" "" { Text "C:/Users/lucas/OneDrive/Documenten/GitHub/HVA-DO/quartus docs/input_handler.vhd" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737712507950 "|input_handler|input_A[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "input_A\[1\] GND " "Pin \"input_A\[1\]\" is stuck at GND" {  } { { "input_handler.vhd" "" { Text "C:/Users/lucas/OneDrive/Documenten/GitHub/HVA-DO/quartus docs/input_handler.vhd" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737712507950 "|input_handler|input_A[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "input_A\[2\] GND " "Pin \"input_A\[2\]\" is stuck at GND" {  } { { "input_handler.vhd" "" { Text "C:/Users/lucas/OneDrive/Documenten/GitHub/HVA-DO/quartus docs/input_handler.vhd" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737712507950 "|input_handler|input_A[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "input_A\[3\] GND " "Pin \"input_A\[3\]\" is stuck at GND" {  } { { "input_handler.vhd" "" { Text "C:/Users/lucas/OneDrive/Documenten/GitHub/HVA-DO/quartus docs/input_handler.vhd" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737712507950 "|input_handler|input_A[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "input_B\[0\] GND " "Pin \"input_B\[0\]\" is stuck at GND" {  } { { "input_handler.vhd" "" { Text "C:/Users/lucas/OneDrive/Documenten/GitHub/HVA-DO/quartus docs/input_handler.vhd" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737712507950 "|input_handler|input_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "input_B\[1\] GND " "Pin \"input_B\[1\]\" is stuck at GND" {  } { { "input_handler.vhd" "" { Text "C:/Users/lucas/OneDrive/Documenten/GitHub/HVA-DO/quartus docs/input_handler.vhd" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737712507950 "|input_handler|input_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "input_B\[2\] GND " "Pin \"input_B\[2\]\" is stuck at GND" {  } { { "input_handler.vhd" "" { Text "C:/Users/lucas/OneDrive/Documenten/GitHub/HVA-DO/quartus docs/input_handler.vhd" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737712507950 "|input_handler|input_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "input_B\[3\] GND " "Pin \"input_B\[3\]\" is stuck at GND" {  } { { "input_handler.vhd" "" { Text "C:/Users/lucas/OneDrive/Documenten/GitHub/HVA-DO/quartus docs/input_handler.vhd" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737712507950 "|input_handler|input_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "input_OP\[0\] GND " "Pin \"input_OP\[0\]\" is stuck at GND" {  } { { "input_handler.vhd" "" { Text "C:/Users/lucas/OneDrive/Documenten/GitHub/HVA-DO/quartus docs/input_handler.vhd" 112 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737712507950 "|input_handler|input_OP[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "input_OP\[1\] GND " "Pin \"input_OP\[1\]\" is stuck at GND" {  } { { "input_handler.vhd" "" { Text "C:/Users/lucas/OneDrive/Documenten/GitHub/HVA-DO/quartus docs/input_handler.vhd" 112 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737712507950 "|input_handler|input_OP[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "input_OP\[2\] GND " "Pin \"input_OP\[2\]\" is stuck at GND" {  } { { "input_handler.vhd" "" { Text "C:/Users/lucas/OneDrive/Documenten/GitHub/HVA-DO/quartus docs/input_handler.vhd" 112 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737712507950 "|input_handler|input_OP[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "input_OP\[3\] GND " "Pin \"input_OP\[3\]\" is stuck at GND" {  } { { "input_handler.vhd" "" { Text "C:/Users/lucas/OneDrive/Documenten/GitHub/HVA-DO/quartus docs/input_handler.vhd" 112 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737712507950 "|input_handler|input_OP[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_res GND " "Pin \"output_res\" is stuck at GND" {  } { { "input_handler.vhd" "" { Text "C:/Users/lucas/OneDrive/Documenten/GitHub/HVA-DO/quartus docs/input_handler.vhd" 113 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737712507950 "|input_handler|output_res"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1737712507950 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1737712508075 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1737712509077 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737712509077 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "button\[0\] " "No output dependent on input pin \"button\[0\]\"" {  } { { "input_handler.vhd" "" { Text "C:/Users/lucas/OneDrive/Documenten/GitHub/HVA-DO/quartus docs/input_handler.vhd" 105 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737712509406 "|input_handler|button[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "button\[1\] " "No output dependent on input pin \"button\[1\]\"" {  } { { "input_handler.vhd" "" { Text "C:/Users/lucas/OneDrive/Documenten/GitHub/HVA-DO/quartus docs/input_handler.vhd" 105 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737712509406 "|input_handler|button[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "button\[2\] " "No output dependent on input pin \"button\[2\]\"" {  } { { "input_handler.vhd" "" { Text "C:/Users/lucas/OneDrive/Documenten/GitHub/HVA-DO/quartus docs/input_handler.vhd" 105 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737712509406 "|input_handler|button[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "button\[3\] " "No output dependent on input pin \"button\[3\]\"" {  } { { "input_handler.vhd" "" { Text "C:/Users/lucas/OneDrive/Documenten/GitHub/HVA-DO/quartus docs/input_handler.vhd" 105 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737712509406 "|input_handler|button[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "man_clk " "No output dependent on input pin \"man_clk\"" {  } { { "input_handler.vhd" "" { Text "C:/Users/lucas/OneDrive/Documenten/GitHub/HVA-DO/quartus docs/input_handler.vhd" 106 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737712509406 "|input_handler|man_clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALU_res\[0\] " "No output dependent on input pin \"ALU_res\[0\]\"" {  } { { "input_handler.vhd" "" { Text "C:/Users/lucas/OneDrive/Documenten/GitHub/HVA-DO/quartus docs/input_handler.vhd" 107 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737712509406 "|input_handler|ALU_res[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALU_res\[1\] " "No output dependent on input pin \"ALU_res\[1\]\"" {  } { { "input_handler.vhd" "" { Text "C:/Users/lucas/OneDrive/Documenten/GitHub/HVA-DO/quartus docs/input_handler.vhd" 107 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737712509406 "|input_handler|ALU_res[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALU_res\[2\] " "No output dependent on input pin \"ALU_res\[2\]\"" {  } { { "input_handler.vhd" "" { Text "C:/Users/lucas/OneDrive/Documenten/GitHub/HVA-DO/quartus docs/input_handler.vhd" 107 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737712509406 "|input_handler|ALU_res[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALU_res\[3\] " "No output dependent on input pin \"ALU_res\[3\]\"" {  } { { "input_handler.vhd" "" { Text "C:/Users/lucas/OneDrive/Documenten/GitHub/HVA-DO/quartus docs/input_handler.vhd" 107 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737712509406 "|input_handler|ALU_res[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALU_flags\[0\] " "No output dependent on input pin \"ALU_flags\[0\]\"" {  } { { "input_handler.vhd" "" { Text "C:/Users/lucas/OneDrive/Documenten/GitHub/HVA-DO/quartus docs/input_handler.vhd" 108 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737712509406 "|input_handler|ALU_flags[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALU_flags\[1\] " "No output dependent on input pin \"ALU_flags\[1\]\"" {  } { { "input_handler.vhd" "" { Text "C:/Users/lucas/OneDrive/Documenten/GitHub/HVA-DO/quartus docs/input_handler.vhd" 108 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737712509406 "|input_handler|ALU_flags[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALU_flags\[2\] " "No output dependent on input pin \"ALU_flags\[2\]\"" {  } { { "input_handler.vhd" "" { Text "C:/Users/lucas/OneDrive/Documenten/GitHub/HVA-DO/quartus docs/input_handler.vhd" 108 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737712509406 "|input_handler|ALU_flags[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1737712509406 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "58 " "Implemented 58 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1737712509406 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1737712509406 ""} { "Info" "ICUT_CUT_TM_LCELLS" "29 " "Implemented 29 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1737712509406 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1737712509406 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4857 " "Peak virtual memory: 4857 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1737712509468 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 24 10:55:09 2025 " "Processing ended: Fri Jan 24 10:55:09 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1737712509468 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1737712509468 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1737712509468 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1737712509468 ""}
>>>>>>> Stashed changes
