--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml Top_OExp03_IP2SOC.twx Top_OExp03_IP2SOC.ncd -o
Top_OExp03_IP2SOC.twr Top_OExp03_IP2SOC.pcf

Design file:              Top_OExp03_IP2SOC.ncd
Physical constraint file: Top_OExp03_IP2SOC.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10232 paths analyzed, 731 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.741ns.
--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_63 (SLICE_X63Y59.C2), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.259ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/rst (FF)
  Destination:          U6/M2/buffer_63 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.317ns (Levels of Logic = 2)
  Clock Path Skew:      -0.389ns (0.989 - 1.378)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/rst to U6/M2/buffer_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y21.BQ     Tcko                  0.259   U9/rst_counter<26>
                                                       U9/rst
    SLICE_X40Y71.D2      net (fanout=228)      3.354   rst
    SLICE_X40Y71.CMUX    Topdc                 0.237   U6/M2/_n0075_inv_bdd3
                                                       U6/M2/_n0103_inv12_F
                                                       U6/M2/_n0103_inv12
    SLICE_X63Y59.C2      net (fanout=64)       1.458   U6/M2/_n0103_inv
    SLICE_X63Y59.CLK     Tas                   0.009   U6/M2/buffer<63>
                                                       U6/M2/buffer_63_rstpot
                                                       U6/M2/buffer_63
    -------------------------------------------------  ---------------------------
    Total                                      5.317ns (0.505ns logic, 4.812ns route)
                                                       (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/rst (FF)
  Destination:          U6/M2/buffer_63 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.311ns (Levels of Logic = 2)
  Clock Path Skew:      -0.389ns (0.989 - 1.378)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/rst to U6/M2/buffer_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y21.BQ     Tcko                  0.259   U9/rst_counter<26>
                                                       U9/rst
    SLICE_X40Y71.C2      net (fanout=228)      3.346   rst
    SLICE_X40Y71.CMUX    Tilo                  0.239   U6/M2/_n0075_inv_bdd3
                                                       U6/M2/_n0103_inv12_G
                                                       U6/M2/_n0103_inv12
    SLICE_X63Y59.C2      net (fanout=64)       1.458   U6/M2/_n0103_inv
    SLICE_X63Y59.CLK     Tas                   0.009   U6/M2/buffer<63>
                                                       U6/M2/buffer_63_rstpot
                                                       U6/M2/buffer_63
    -------------------------------------------------  ---------------------------
    Total                                      5.311ns (0.507ns logic, 4.804ns route)
                                                       (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.275ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U6/M2/shift_count_2 (FF)
  Destination:          U6/M2/buffer_63 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.578ns (Levels of Logic = 3)
  Clock Path Skew:      -0.112ns (0.989 - 1.101)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U6/M2/shift_count_2 to U6/M2/buffer_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y72.AQ      Tcko                  0.259   U6/M2/shift_count<5>
                                                       U6/M2/shift_count_2
    SLICE_X40Y71.B1      net (fanout=4)        0.465   U6/M2/shift_count<2>
    SLICE_X40Y71.B       Tilo                  0.043   U6/M2/_n0075_inv_bdd3
                                                       U6/M2/_n0075_inv31
    SLICE_X40Y71.C6      net (fanout=1)        0.105   U6/M2/_n0075_inv_bdd3
    SLICE_X40Y71.CMUX    Tilo                  0.239   U6/M2/_n0075_inv_bdd3
                                                       U6/M2/_n0103_inv12_G
                                                       U6/M2/_n0103_inv12
    SLICE_X63Y59.C2      net (fanout=64)       1.458   U6/M2/_n0103_inv
    SLICE_X63Y59.CLK     Tas                   0.009   U6/M2/buffer<63>
                                                       U6/M2/buffer_63_rstpot
                                                       U6/M2/buffer_63
    -------------------------------------------------  ---------------------------
    Total                                      2.578ns (0.550ns logic, 2.028ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_58 (SLICE_X63Y62.C1), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.438ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/rst (FF)
  Destination:          U6/M2/buffer_58 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.136ns (Levels of Logic = 2)
  Clock Path Skew:      -0.391ns (0.987 - 1.378)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/rst to U6/M2/buffer_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y21.BQ     Tcko                  0.259   U9/rst_counter<26>
                                                       U9/rst
    SLICE_X40Y71.D2      net (fanout=228)      3.354   rst
    SLICE_X40Y71.CMUX    Topdc                 0.237   U6/M2/_n0075_inv_bdd3
                                                       U6/M2/_n0103_inv12_F
                                                       U6/M2/_n0103_inv12
    SLICE_X63Y62.C1      net (fanout=64)       1.277   U6/M2/_n0103_inv
    SLICE_X63Y62.CLK     Tas                   0.009   U6/M2/buffer<58>
                                                       U6/M2/buffer_58_rstpot
                                                       U6/M2/buffer_58
    -------------------------------------------------  ---------------------------
    Total                                      5.136ns (0.505ns logic, 4.631ns route)
                                                       (9.8% logic, 90.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.444ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/rst (FF)
  Destination:          U6/M2/buffer_58 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.130ns (Levels of Logic = 2)
  Clock Path Skew:      -0.391ns (0.987 - 1.378)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/rst to U6/M2/buffer_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y21.BQ     Tcko                  0.259   U9/rst_counter<26>
                                                       U9/rst
    SLICE_X40Y71.C2      net (fanout=228)      3.346   rst
    SLICE_X40Y71.CMUX    Tilo                  0.239   U6/M2/_n0075_inv_bdd3
                                                       U6/M2/_n0103_inv12_G
                                                       U6/M2/_n0103_inv12
    SLICE_X63Y62.C1      net (fanout=64)       1.277   U6/M2/_n0103_inv
    SLICE_X63Y62.CLK     Tas                   0.009   U6/M2/buffer<58>
                                                       U6/M2/buffer_58_rstpot
                                                       U6/M2/buffer_58
    -------------------------------------------------  ---------------------------
    Total                                      5.130ns (0.507ns logic, 4.623ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.454ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U6/M2/shift_count_2 (FF)
  Destination:          U6/M2/buffer_58 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.397ns (Levels of Logic = 3)
  Clock Path Skew:      -0.114ns (0.987 - 1.101)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U6/M2/shift_count_2 to U6/M2/buffer_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y72.AQ      Tcko                  0.259   U6/M2/shift_count<5>
                                                       U6/M2/shift_count_2
    SLICE_X40Y71.B1      net (fanout=4)        0.465   U6/M2/shift_count<2>
    SLICE_X40Y71.B       Tilo                  0.043   U6/M2/_n0075_inv_bdd3
                                                       U6/M2/_n0075_inv31
    SLICE_X40Y71.C6      net (fanout=1)        0.105   U6/M2/_n0075_inv_bdd3
    SLICE_X40Y71.CMUX    Tilo                  0.239   U6/M2/_n0075_inv_bdd3
                                                       U6/M2/_n0103_inv12_G
                                                       U6/M2/_n0103_inv12
    SLICE_X63Y62.C1      net (fanout=64)       1.277   U6/M2/_n0103_inv
    SLICE_X63Y62.CLK     Tas                   0.009   U6/M2/buffer<58>
                                                       U6/M2/buffer_58_rstpot
                                                       U6/M2/buffer_58
    -------------------------------------------------  ---------------------------
    Total                                      2.397ns (0.550ns logic, 1.847ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_49 (SLICE_X65Y64.A2), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.457ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/rst (FF)
  Destination:          U6/M2/buffer_49 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.116ns (Levels of Logic = 2)
  Clock Path Skew:      -0.392ns (0.986 - 1.378)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/rst to U6/M2/buffer_49
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y21.BQ     Tcko                  0.259   U9/rst_counter<26>
                                                       U9/rst
    SLICE_X40Y71.D2      net (fanout=228)      3.354   rst
    SLICE_X40Y71.CMUX    Topdc                 0.237   U6/M2/_n0075_inv_bdd3
                                                       U6/M2/_n0103_inv12_F
                                                       U6/M2/_n0103_inv12
    SLICE_X65Y64.A2      net (fanout=64)       1.257   U6/M2/_n0103_inv
    SLICE_X65Y64.CLK     Tas                   0.009   U6/M2/buffer<50>
                                                       U6/M2/buffer_49_rstpot
                                                       U6/M2/buffer_49
    -------------------------------------------------  ---------------------------
    Total                                      5.116ns (0.505ns logic, 4.611ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.463ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/rst (FF)
  Destination:          U6/M2/buffer_49 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.110ns (Levels of Logic = 2)
  Clock Path Skew:      -0.392ns (0.986 - 1.378)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/rst to U6/M2/buffer_49
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y21.BQ     Tcko                  0.259   U9/rst_counter<26>
                                                       U9/rst
    SLICE_X40Y71.C2      net (fanout=228)      3.346   rst
    SLICE_X40Y71.CMUX    Tilo                  0.239   U6/M2/_n0075_inv_bdd3
                                                       U6/M2/_n0103_inv12_G
                                                       U6/M2/_n0103_inv12
    SLICE_X65Y64.A2      net (fanout=64)       1.257   U6/M2/_n0103_inv
    SLICE_X65Y64.CLK     Tas                   0.009   U6/M2/buffer<50>
                                                       U6/M2/buffer_49_rstpot
                                                       U6/M2/buffer_49
    -------------------------------------------------  ---------------------------
    Total                                      5.110ns (0.507ns logic, 4.603ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U6/M2/shift_count_2 (FF)
  Destination:          U6/M2/buffer_49 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.377ns (Levels of Logic = 3)
  Clock Path Skew:      -0.115ns (0.986 - 1.101)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U6/M2/shift_count_2 to U6/M2/buffer_49
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y72.AQ      Tcko                  0.259   U6/M2/shift_count<5>
                                                       U6/M2/shift_count_2
    SLICE_X40Y71.B1      net (fanout=4)        0.465   U6/M2/shift_count<2>
    SLICE_X40Y71.B       Tilo                  0.043   U6/M2/_n0075_inv_bdd3
                                                       U6/M2/_n0075_inv31
    SLICE_X40Y71.C6      net (fanout=1)        0.105   U6/M2/_n0075_inv_bdd3
    SLICE_X40Y71.CMUX    Tilo                  0.239   U6/M2/_n0075_inv_bdd3
                                                       U6/M2/_n0103_inv12_G
                                                       U6/M2/_n0103_inv12
    SLICE_X65Y64.A2      net (fanout=64)       1.257   U6/M2/_n0103_inv
    SLICE_X65Y64.CLK     Tas                   0.009   U6/M2/buffer<50>
                                                       U6/M2/buffer_49_rstpot
                                                       U6/M2/buffer_49
    -------------------------------------------------  ---------------------------
    Total                                      2.377ns (0.550ns logic, 1.827ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U6/M2/shift_count_1 (SLICE_X38Y71.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.167ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/state_FSM_FFd2 (FF)
  Destination:          U6/M2/shift_count_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.179ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.067 - 0.055)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/state_FSM_FFd2 to U6/M2/shift_count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y71.CQ      Tcko                  0.100   U6/M2/state_FSM_FFd2
                                                       U6/M2/state_FSM_FFd2
    SLICE_X38Y71.D6      net (fanout=74)       0.138   U6/M2/state_FSM_FFd2
    SLICE_X38Y71.CLK     Tah         (-Th)     0.059   U6/M2/shift_count<1>
                                                       U6/M2/shift_count_1_rstpot
                                                       U6/M2/shift_count_1
    -------------------------------------------------  ---------------------------
    Total                                      0.179ns (0.041ns logic, 0.138ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/shift_count_5 (SLICE_X38Y72.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.184ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/state_FSM_FFd2 (FF)
  Destination:          U6/M2/shift_count_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.195ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.066 - 0.055)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/state_FSM_FFd2 to U6/M2/shift_count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y71.CQ      Tcko                  0.100   U6/M2/state_FSM_FFd2
                                                       U6/M2/state_FSM_FFd2
    SLICE_X38Y72.C6      net (fanout=74)       0.154   U6/M2/state_FSM_FFd2
    SLICE_X38Y72.CLK     Tah         (-Th)     0.059   U6/M2/shift_count<5>
                                                       U6/M2/shift_count_5_rstpot
                                                       U6/M2/shift_count_5
    -------------------------------------------------  ---------------------------
    Total                                      0.195ns (0.041ns logic, 0.154ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/shift_count_2 (SLICE_X38Y72.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.185ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/state_FSM_FFd2 (FF)
  Destination:          U6/M2/shift_count_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.196ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.066 - 0.055)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/state_FSM_FFd2 to U6/M2/shift_count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y71.CQ      Tcko                  0.100   U6/M2/state_FSM_FFd2
                                                       U6/M2/state_FSM_FFd2
    SLICE_X38Y72.A6      net (fanout=74)       0.155   U6/M2/state_FSM_FFd2
    SLICE_X38Y72.CLK     Tah         (-Th)     0.059   U6/M2/shift_count<5>
                                                       U6/M2/shift_count_2_rstpot
                                                       U6/M2/shift_count_2
    -------------------------------------------------  ---------------------------
    Total                                      0.196ns (0.041ns logic, 0.155ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X5Y11.CLKARDCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X5Y11.CLKARDCLKU
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X5Y11.CLKBWRCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    5.741|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 10232 paths, 0 nets, and 2125 connections

Design statistics:
   Minimum period:   5.741ns{1}   (Maximum frequency: 174.186MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Feb 06 21:47:51 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 717 MB



