<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="fifo_170/sim/write_dc_fifo_fifo_170_bhnb7cq.v"
   type="VERILOG"
   library="fifo_170" />
 <file
   path="fifo_170/sim/write_dc_fifo_fifo_170_bhnb7cq.sdc"
   type="SDC"
   library="fifo_170" />
 <file
   path="sim/write_dc_fifo.v"
   type="VERILOG"
   library="write_dc_fifo"
   hasInlineConfiguration="true" />
 <topLevel name="write_dc_fifo.write_dc_fifo" />
 <deviceFamily name="arria10" />
</simPackage>
