{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702003362174 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702003362190 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 07 21:42:42 2023 " "Processing started: Thu Dec 07 21:42:42 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702003362190 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702003362190 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off frogger -c frogger " "Command: quartus_map --read_settings_files=on --write_settings_files=off frogger -c frogger" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702003362190 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702003362663 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702003362663 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "frogger.v(196) " "Verilog HDL information at frogger.v(196): always construct contains both blocking and non-blocking assignments" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 196 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1702003371054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frogger.v 1 1 " "Found 1 design units, including 1 entities, in source file frogger.v" { { "Info" "ISGN_ENTITY_NAME" "1 frogger " "Found entity 1: frogger" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702003371056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702003371056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_driver " "Found entity 1: vga_driver" {  } { { "vga_driver.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/vga_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702003371058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702003371058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_divider " "Found entity 1: Clock_divider" {  } { { "Clock_divider.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/Clock_divider.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702003371061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702003371061 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 debounce.v(19) " "Verilog HDL Expression warning at debounce.v(19): truncated literal to match 3 bits" {  } { { "debounce.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/debounce.v" 19 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1702003371063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702003371064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702003371064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/clock_divider_e1.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/clock_divider_e1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_divider_E1 " "Found entity 1: Clock_divider_E1" {  } { { "output_files/Clock_divider_E1.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/output_files/Clock_divider_E1.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702003371066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702003371066 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "frogger " "Elaborating entity \"frogger\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702003371100 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "E1_x frogger.v(72) " "Verilog HDL or VHDL warning at frogger.v(72): object \"E1_x\" assigned a value but never read" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1702003371101 "|frogger"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "frogger.v(244) " "Verilog HDL Case Statement warning at frogger.v(244): case item expression never matches the case expression" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 244 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1702003371102 "|frogger"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "frogger.v(247) " "Verilog HDL Case Statement warning at frogger.v(247): case item expression never matches the case expression" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 247 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1702003371102 "|frogger"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "frogger.v(250) " "Verilog HDL Case Statement warning at frogger.v(250): case item expression never matches the case expression" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 250 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1702003371102 "|frogger"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "frogger.v(253) " "Verilog HDL Case Statement warning at frogger.v(253): case item expression never matches the case expression" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 253 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1702003371102 "|frogger"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "frogger.v(256) " "Verilog HDL Case Statement warning at frogger.v(256): case item expression never matches the case expression" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 256 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1702003371102 "|frogger"}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "E1s " "Can't recognize finite state machine \"E1s\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "Analysis & Synthesis" 0 -1 1702003371102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_divider Clock_divider:clk_25_MHz " "Elaborating entity \"Clock_divider\" for hierarchy \"Clock_divider:clk_25_MHz\"" {  } { { "frogger.v" "clk_25_MHz" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702003371103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_driver vga_driver:driver " "Elaborating entity \"vga_driver\" for hierarchy \"vga_driver:driver\"" {  } { { "frogger.v" "driver" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702003371104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_divider_E1 Clock_divider_E1:clk_E1 " "Elaborating entity \"Clock_divider_E1\" for hierarchy \"Clock_divider_E1:clk_E1\"" {  } { { "frogger.v" "clk_E1" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702003371106 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "color_in\[2\] color_in\[2\]~_emulated color_in\[2\]~1 " "Register \"color_in\[2\]\" is converted into an equivalent circuit using register \"color_in\[2\]~_emulated\" and latch \"color_in\[2\]~1\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 332 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702003371715 "|frogger|color_in[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "s\[3\] s\[3\]~_emulated s\[3\]~1 " "Register \"s\[3\]\" is converted into an equivalent circuit using register \"s\[3\]~_emulated\" and latch \"s\[3\]~1\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 341 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702003371715 "|frogger|s[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "s\[2\] s\[2\]~_emulated s\[2\]~5 " "Register \"s\[2\]\" is converted into an equivalent circuit using register \"s\[2\]~_emulated\" and latch \"s\[2\]~5\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 341 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702003371715 "|frogger|s[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "s\[0\] s\[0\]~_emulated s\[0\]~9 " "Register \"s\[0\]\" is converted into an equivalent circuit using register \"s\[0\]~_emulated\" and latch \"s\[0\]~9\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 341 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702003371715 "|frogger|s[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "s\[1\] s\[1\]~_emulated s\[1\]~13 " "Register \"s\[1\]\" is converted into an equivalent circuit using register \"s\[1\]~_emulated\" and latch \"s\[1\]~13\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 341 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702003371715 "|frogger|s[1]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1702003371715 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "red\[0\] GND " "Pin \"red\[0\]\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702003371770 "|frogger|red[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[1\] GND " "Pin \"red\[1\]\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702003371770 "|frogger|red[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[2\] GND " "Pin \"red\[2\]\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702003371770 "|frogger|red[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[3\] GND " "Pin \"red\[3\]\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702003371770 "|frogger|red[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[4\] GND " "Pin \"red\[4\]\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702003371770 "|frogger|red[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[5\] GND " "Pin \"red\[5\]\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702003371770 "|frogger|red[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[6\] GND " "Pin \"red\[6\]\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702003371770 "|frogger|red[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[7\] GND " "Pin \"red\[7\]\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702003371770 "|frogger|red[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[0\] GND " "Pin \"green\[0\]\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702003371770 "|frogger|green[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[1\] GND " "Pin \"green\[1\]\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702003371770 "|frogger|green[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[2\] GND " "Pin \"green\[2\]\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702003371770 "|frogger|green[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[3\] GND " "Pin \"green\[3\]\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702003371770 "|frogger|green[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[4\] GND " "Pin \"green\[4\]\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702003371770 "|frogger|green[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[0\] GND " "Pin \"blue\[0\]\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702003371770 "|frogger|blue[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[1\] GND " "Pin \"blue\[1\]\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702003371770 "|frogger|blue[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[2\] GND " "Pin \"blue\[2\]\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702003371770 "|frogger|blue[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[3\] GND " "Pin \"blue\[3\]\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702003371770 "|frogger|blue[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[4\] GND " "Pin \"blue\[4\]\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702003371770 "|frogger|blue[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[5\] GND " "Pin \"blue\[5\]\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702003371770 "|frogger|blue[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[6\] GND " "Pin \"blue\[6\]\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702003371770 "|frogger|blue[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[7\] GND " "Pin \"blue\[7\]\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702003371770 "|frogger|blue[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sync GND " "Pin \"sync\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702003371770 "|frogger|sync"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1702003371770 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1702003371844 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1702003372285 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/output_files/frogger.map.smsg " "Generated suppressed messages file C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/output_files/frogger.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702003372311 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702003372483 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702003372483 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003372648 "|frogger|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003372648 "|frogger|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003372648 "|frogger|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003372648 "|frogger|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003372648 "|frogger|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003372648 "|frogger|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003372648 "|frogger|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003372648 "|frogger|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003372648 "|frogger|SW[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1702003372648 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "230 " "Implemented 230 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702003372648 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702003372648 ""} { "Info" "ICUT_CUT_TM_LCELLS" "181 " "Implemented 181 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702003372648 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702003372648 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 47 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4779 " "Peak virtual memory: 4779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702003372730 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 07 21:42:52 2023 " "Processing ended: Thu Dec 07 21:42:52 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702003372730 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702003372730 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702003372730 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702003372730 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1702003374147 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702003374163 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 07 21:42:53 2023 " "Processing started: Thu Dec 07 21:42:53 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702003374163 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1702003374163 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off frogger -c frogger " "Command: quartus_fit --read_settings_files=off --write_settings_files=off frogger -c frogger" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1702003374163 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1702003374345 ""}
{ "Info" "0" "" "Project  = frogger" {  } {  } 0 0 "Project  = frogger" 0 0 "Fitter" 0 0 1702003374345 ""}
{ "Info" "0" "" "Revision = frogger" {  } {  } 0 0 "Revision = frogger" 0 0 "Fitter" 0 0 1702003374345 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1702003374407 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1702003374408 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "frogger EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"frogger\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1702003374416 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1702003374466 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1702003374466 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1702003374760 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1702003374765 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702003374881 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702003374881 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702003374881 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702003374881 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702003374881 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702003374881 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702003374881 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702003374881 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702003374881 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1702003374881 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/" { { 0 { 0 ""} 0 458 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702003374883 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/" { { 0 { 0 ""} 0 460 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702003374883 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/" { { 0 { 0 ""} 0 462 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702003374883 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/" { { 0 { 0 ""} 0 464 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702003374883 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/" { { 0 { 0 ""} 0 466 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702003374883 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1702003374883 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1702003374884 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "TimeQuest Timing Analyzer is analyzing 5 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1702003375662 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "frogger.sdc " "Synopsys Design Constraints File file not found: 'frogger.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1702003375662 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1702003375662 ""}
{ "Warning" "WSTA_SCC_LOOP" "78 " "Found combinational loop of 78 nodes" { { "Warning" "WSTA_SCC_NODE" "s\[0\]~10\|combout " "Node \"s\[0\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003375664 ""} { "Warning" "WSTA_SCC_NODE" "WideOr0~0\|dataa " "Node \"WideOr0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003375664 ""} { "Warning" "WSTA_SCC_NODE" "WideOr0~0\|combout " "Node \"WideOr0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003375664 ""} { "Warning" "WSTA_SCC_NODE" "WideOr0~1\|dataa " "Node \"WideOr0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003375664 ""} { "Warning" "WSTA_SCC_NODE" "WideOr0~1\|combout " "Node \"WideOr0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003375664 ""} { "Warning" "WSTA_SCC_NODE" "s\[2\]~6\|datad " "Node \"s\[2\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003375664 ""} { "Warning" "WSTA_SCC_NODE" "s\[2\]~6\|combout " "Node \"s\[2\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003375664 ""} { "Warning" "WSTA_SCC_NODE" "WideOr0~0\|datad " "Node \"WideOr0~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003375664 ""} { "Warning" "WSTA_SCC_NODE" "WideOr0~1\|datab " "Node \"WideOr0~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003375664 ""} { "Warning" "WSTA_SCC_NODE" "WideOr2~2\|dataa " "Node \"WideOr2~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003375664 ""} { "Warning" "WSTA_SCC_NODE" "WideOr2~2\|combout " "Node \"WideOr2~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003375664 ""} { "Warning" "WSTA_SCC_NODE" "WideOr2~3\|dataa " "Node \"WideOr2~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003375664 ""} { "Warning" "WSTA_SCC_NODE" "WideOr2~3\|combout " "Node \"WideOr2~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003375664 ""} { "Warning" "WSTA_SCC_NODE" "WideOr2~4\|datac " "Node \"WideOr2~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003375664 ""} { "Warning" "WSTA_SCC_NODE" "WideOr2~4\|combout " "Node \"WideOr2~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003375664 ""} { "Warning" "WSTA_SCC_NODE" "s\[0\]~10\|datad " "Node \"s\[0\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003375664 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~2\|datab " "Node \"Mux8~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003375664 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~2\|combout " "Node \"Mux8~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003375664 ""} { "Warning" "WSTA_SCC_NODE" "s~24\|dataa " "Node \"s~24\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003375664 ""} { "Warning" "WSTA_SCC_NODE" "s~24\|combout " "Node \"s~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003375664 ""} { "Warning" "WSTA_SCC_NODE" "s\[3\]~2\|datad " "Node \"s\[3\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003375664 ""} { "Warning" "WSTA_SCC_NODE" "s\[3\]~2\|combout " "Node \"s\[3\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003375664 ""} { "Warning" "WSTA_SCC_NODE" "s~24\|datab " "Node \"s~24\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003375664 ""} { "Warning" "WSTA_SCC_NODE" "WideOr2~1\|datac " "Node \"WideOr2~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003375664 ""} { "Warning" "WSTA_SCC_NODE" "WideOr2~1\|combout " "Node \"WideOr2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003375664 ""} { "Warning" "WSTA_SCC_NODE" "WideOr2~4\|datab " "Node \"WideOr2~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003375664 ""} { "Warning" "WSTA_SCC_NODE" "WideOr2~3\|datad " "Node \"WideOr2~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003375664 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~0\|dataa " "Node \"Mux8~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003375664 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~0\|combout " "Node \"Mux8~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003375664 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~2\|dataa " "Node \"Mux8~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003375664 ""} { "Warning" "WSTA_SCC_NODE" "WideOr1~3\|datab " "Node \"WideOr1~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003375664 ""} { "Warning" "WSTA_SCC_NODE" "WideOr1~3\|combout " "Node \"WideOr1~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003375664 ""} { "Warning" "WSTA_SCC_NODE" "s\[1\]~14\|datad " "Node \"s\[1\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003375664 ""} { "Warning" "WSTA_SCC_NODE" "s\[1\]~14\|combout " "Node \"s\[1\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003375664 ""} { "Warning" "WSTA_SCC_NODE" "WideOr2~0\|datac " "Node \"WideOr2~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003375664 ""} { "Warning" "WSTA_SCC_NODE" "WideOr2~0\|combout " "Node \"WideOr2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003375664 ""} { "Warning" "WSTA_SCC_NODE" "s~24\|datac " "Node \"s~24\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003375664 ""} { "Warning" "WSTA_SCC_NODE" "WideOr2~1\|dataa " "Node \"WideOr2~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003375664 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~0\|datab " "Node \"Mux8~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003375664 ""} { "Warning" "WSTA_SCC_NODE" "WideOr0~0\|datab " "Node \"WideOr0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003375664 ""} { "Warning" "WSTA_SCC_NODE" "WideOr2~3\|datab " "Node \"WideOr2~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003375664 ""} { "Warning" "WSTA_SCC_NODE" "WideOr1~3\|dataa " "Node \"WideOr1~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003375664 ""} { "Warning" "WSTA_SCC_NODE" "Mux2~0\|datad " "Node \"Mux2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003375664 ""} { "Warning" "WSTA_SCC_NODE" "Mux2~0\|combout " "Node \"Mux2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003375664 ""} { "Warning" "WSTA_SCC_NODE" "WideOr1~0\|datac " "Node \"WideOr1~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003375664 ""} { "Warning" "WSTA_SCC_NODE" "WideOr1~0\|combout " "Node \"WideOr1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003375664 ""} { "Warning" "WSTA_SCC_NODE" "WideOr2~4\|dataa " "Node \"WideOr2~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003375664 ""} { "Warning" "WSTA_SCC_NODE" "WideOr1~3\|datac " "Node \"WideOr1~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003375664 ""} { "Warning" "WSTA_SCC_NODE" "Mux6~0\|datad " "Node \"Mux6~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003375664 ""} { "Warning" "WSTA_SCC_NODE" "Mux6~0\|combout " "Node \"Mux6~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003375664 ""} { "Warning" "WSTA_SCC_NODE" "WideOr1~0\|datad " "Node \"WideOr1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003375664 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~1\|datab " "Node \"Mux8~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003375664 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~1\|combout " "Node \"Mux8~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003375664 ""} { "Warning" "WSTA_SCC_NODE" "WideOr0~1\|datac " "Node \"WideOr0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003375664 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~2\|datac " "Node \"Mux8~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003375664 ""} { "Warning" "WSTA_SCC_NODE" "WideOr1~0\|dataa " "Node \"WideOr1~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003375664 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~2\|datad " "Node \"Mux8~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003375664 ""} { "Warning" "WSTA_SCC_NODE" "WideOr0~1\|datad " "Node \"WideOr0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003375664 ""} { "Warning" "WSTA_SCC_NODE" "WideOr2~4\|datad " "Node \"WideOr2~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003375664 ""} { "Warning" "WSTA_SCC_NODE" "WideOr1~0\|datab " "Node \"WideOr1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003375664 ""} { "Warning" "WSTA_SCC_NODE" "WideOr1~2\|datac " "Node \"WideOr1~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003375664 ""} { "Warning" "WSTA_SCC_NODE" "WideOr1~2\|combout " "Node \"WideOr1~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003375664 ""} { "Warning" "WSTA_SCC_NODE" "WideOr1~3\|datad " "Node \"WideOr1~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003375664 ""} { "Warning" "WSTA_SCC_NODE" "WideOr1~1\|dataa " "Node \"WideOr1~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003375664 ""} { "Warning" "WSTA_SCC_NODE" "WideOr1~1\|combout " "Node \"WideOr1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003375664 ""} { "Warning" "WSTA_SCC_NODE" "WideOr1~2\|datad " "Node \"WideOr1~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003375664 ""} { "Warning" "WSTA_SCC_NODE" "WideOr2~0\|datad " "Node \"WideOr2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003375664 ""} { "Warning" "WSTA_SCC_NODE" "WideOr2~1\|datab " "Node \"WideOr2~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003375664 ""} { "Warning" "WSTA_SCC_NODE" "WideOr2~2\|datab " "Node \"WideOr2~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003375664 ""} { "Warning" "WSTA_SCC_NODE" "WideOr2~3\|datac " "Node \"WideOr2~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003375664 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~0\|datac " "Node \"Mux8~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003375664 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~1\|dataa " "Node \"Mux8~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003375664 ""} { "Warning" "WSTA_SCC_NODE" "Mux2~0\|datab " "Node \"Mux2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003375664 ""} { "Warning" "WSTA_SCC_NODE" "Mux6~0\|datab " "Node \"Mux6~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003375664 ""} { "Warning" "WSTA_SCC_NODE" "WideOr1~1\|datab " "Node \"WideOr1~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003375664 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~3\|datac " "Node \"Mux8~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003375664 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~3\|combout " "Node \"Mux8~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003375664 ""} { "Warning" "WSTA_SCC_NODE" "s~24\|datad " "Node \"s~24\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003375664 ""}  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 341 -1 0 } } { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 339 -1 0 } } { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 110 -1 0 } } { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 42 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1702003375664 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1702003375932 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1702003375932 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1702003375933 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1702003375947 ""}  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/" { { 0 { 0 ""} 0 444 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1702003375947 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock_divider:clk_25_MHz\|clock_out  " "Automatically promoted node Clock_divider:clk_25_MHz\|clock_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1702003375947 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk~output " "Destination node clk~output" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/" { { 0 { 0 ""} 0 439 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702003375947 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1702003375947 ""}  } { { "Clock_divider.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/Clock_divider.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/" { { 0 { 0 ""} 0 137 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1702003375947 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1702003376402 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1702003376402 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1702003376403 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1702003376403 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1702003376404 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1702003376404 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1702003376404 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1702003376405 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1702003376942 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1702003376943 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1702003376943 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702003377000 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1702003377004 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1702003379152 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702003379267 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1702003379299 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1702003383605 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702003383605 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1702003384055 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X104_Y24 X115_Y36 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X104_Y24 to location X115_Y36" {  } { { "loc" "" { Generic "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X104_Y24 to location X115_Y36"} { { 12 { 0 ""} 104 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1702003398376 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1702003398376 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1702003401747 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1702003401747 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:15 " "Fitter routing operations ending: elapsed time is 00:00:15" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702003401751 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 14.35 " "Total time spent on timing analysis during the Fitter is 14.35 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1702003401865 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1702003401874 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1702003402067 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1702003402067 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1702003402225 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702003402961 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/output_files/frogger.fit.smsg " "Generated suppressed messages file C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/output_files/frogger.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1702003403286 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 84 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 84 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5686 " "Peak virtual memory: 5686 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702003403589 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 07 21:43:23 2023 " "Processing ended: Thu Dec 07 21:43:23 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702003403589 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702003403589 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702003403589 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1702003403589 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1702003404752 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702003404769 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 07 21:43:24 2023 " "Processing started: Thu Dec 07 21:43:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702003404769 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1702003404769 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off frogger -c frogger " "Command: quartus_asm --read_settings_files=off --write_settings_files=off frogger -c frogger" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1702003404769 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1702003405148 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1702003407049 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1702003407135 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4675 " "Peak virtual memory: 4675 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702003407390 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 07 21:43:27 2023 " "Processing ended: Thu Dec 07 21:43:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702003407390 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702003407390 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702003407390 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1702003407390 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1702003407985 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1702003408690 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702003408707 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 07 21:43:28 2023 " "Processing started: Thu Dec 07 21:43:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702003408707 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702003408707 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta frogger -c frogger " "Command: quartus_sta frogger -c frogger" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702003408707 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1702003408902 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1702003409088 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702003409088 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702003409137 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702003409137 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "TimeQuest Timing Analyzer is analyzing 5 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1702003409479 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "frogger.sdc " "Synopsys Design Constraints File file not found: 'frogger.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1702003409502 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702003409502 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702003409503 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock_divider:clk_25_MHz\|clock_out Clock_divider:clk_25_MHz\|clock_out " "create_clock -period 1.000 -name Clock_divider:clk_25_MHz\|clock_out Clock_divider:clk_25_MHz\|clock_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702003409503 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reset reset " "create_clock -period 1.000 -name reset reset" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702003409503 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702003409503 ""}
{ "Warning" "WSTA_SCC_LOOP" "78 " "Found combinational loop of 78 nodes" { { "Warning" "WSTA_SCC_NODE" "s\[0\]~10\|combout " "Node \"s\[0\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003409504 ""} { "Warning" "WSTA_SCC_NODE" "WideOr1~1\|datac " "Node \"WideOr1~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003409504 ""} { "Warning" "WSTA_SCC_NODE" "WideOr1~1\|combout " "Node \"WideOr1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003409504 ""} { "Warning" "WSTA_SCC_NODE" "WideOr1~2\|datac " "Node \"WideOr1~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003409504 ""} { "Warning" "WSTA_SCC_NODE" "WideOr1~2\|combout " "Node \"WideOr1~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003409504 ""} { "Warning" "WSTA_SCC_NODE" "WideOr1~3\|dataa " "Node \"WideOr1~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003409504 ""} { "Warning" "WSTA_SCC_NODE" "WideOr1~3\|combout " "Node \"WideOr1~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003409504 ""} { "Warning" "WSTA_SCC_NODE" "s\[1\]~14\|datab " "Node \"s\[1\]~14\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003409504 ""} { "Warning" "WSTA_SCC_NODE" "s\[1\]~14\|combout " "Node \"s\[1\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003409504 ""} { "Warning" "WSTA_SCC_NODE" "WideOr1~3\|datac " "Node \"WideOr1~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003409504 ""} { "Warning" "WSTA_SCC_NODE" "WideOr2~3\|dataa " "Node \"WideOr2~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003409504 ""} { "Warning" "WSTA_SCC_NODE" "WideOr2~3\|combout " "Node \"WideOr2~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003409504 ""} { "Warning" "WSTA_SCC_NODE" "WideOr2~4\|dataa " "Node \"WideOr2~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003409504 ""} { "Warning" "WSTA_SCC_NODE" "WideOr2~4\|combout " "Node \"WideOr2~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003409504 ""} { "Warning" "WSTA_SCC_NODE" "s\[0\]~10\|datab " "Node \"s\[0\]~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003409504 ""} { "Warning" "WSTA_SCC_NODE" "Mux6~0\|datad " "Node \"Mux6~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003409504 ""} { "Warning" "WSTA_SCC_NODE" "Mux6~0\|combout " "Node \"Mux6~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003409504 ""} { "Warning" "WSTA_SCC_NODE" "WideOr1~0\|datab " "Node \"WideOr1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003409504 ""} { "Warning" "WSTA_SCC_NODE" "WideOr1~0\|combout " "Node \"WideOr1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003409504 ""} { "Warning" "WSTA_SCC_NODE" "WideOr1~3\|datab " "Node \"WideOr1~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003409504 ""} { "Warning" "WSTA_SCC_NODE" "WideOr2~4\|datab " "Node \"WideOr2~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003409504 ""} { "Warning" "WSTA_SCC_NODE" "Mux2~0\|datad " "Node \"Mux2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003409504 ""} { "Warning" "WSTA_SCC_NODE" "Mux2~0\|combout " "Node \"Mux2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003409504 ""} { "Warning" "WSTA_SCC_NODE" "WideOr1~0\|datac " "Node \"WideOr1~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003409504 ""} { "Warning" "WSTA_SCC_NODE" "WideOr0~0\|datad " "Node \"WideOr0~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003409504 ""} { "Warning" "WSTA_SCC_NODE" "WideOr0~0\|combout " "Node \"WideOr0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003409504 ""} { "Warning" "WSTA_SCC_NODE" "WideOr0~1\|dataa " "Node \"WideOr0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003409504 ""} { "Warning" "WSTA_SCC_NODE" "WideOr0~1\|combout " "Node \"WideOr0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003409504 ""} { "Warning" "WSTA_SCC_NODE" "s\[2\]~6\|datab " "Node \"s\[2\]~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003409504 ""} { "Warning" "WSTA_SCC_NODE" "s\[2\]~6\|combout " "Node \"s\[2\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003409504 ""} { "Warning" "WSTA_SCC_NODE" "WideOr1~1\|datad " "Node \"WideOr1~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003409504 ""} { "Warning" "WSTA_SCC_NODE" "WideOr1~2\|datad " "Node \"WideOr1~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003409504 ""} { "Warning" "WSTA_SCC_NODE" "WideOr2~2\|datac " "Node \"WideOr2~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003409504 ""} { "Warning" "WSTA_SCC_NODE" "WideOr2~2\|combout " "Node \"WideOr2~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003409504 ""} { "Warning" "WSTA_SCC_NODE" "WideOr2~3\|datac " "Node \"WideOr2~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003409504 ""} { "Warning" "WSTA_SCC_NODE" "WideOr1~0\|datad " "Node \"WideOr1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003409504 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~2\|datac " "Node \"Mux8~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003409504 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~2\|combout " "Node \"Mux8~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003409504 ""} { "Warning" "WSTA_SCC_NODE" "s~24\|datac " "Node \"s~24\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003409504 ""} { "Warning" "WSTA_SCC_NODE" "s~24\|combout " "Node \"s~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003409504 ""} { "Warning" "WSTA_SCC_NODE" "s\[3\]~2\|datab " "Node \"s\[3\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003409504 ""} { "Warning" "WSTA_SCC_NODE" "s\[3\]~2\|combout " "Node \"s\[3\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003409504 ""} { "Warning" "WSTA_SCC_NODE" "s~24\|datab " "Node \"s~24\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003409504 ""} { "Warning" "WSTA_SCC_NODE" "WideOr2~3\|datad " "Node \"WideOr2~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003409504 ""} { "Warning" "WSTA_SCC_NODE" "WideOr1~0\|dataa " "Node \"WideOr1~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003409504 ""} { "Warning" "WSTA_SCC_NODE" "WideOr2~1\|datac " "Node \"WideOr2~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003409504 ""} { "Warning" "WSTA_SCC_NODE" "WideOr2~1\|combout " "Node \"WideOr2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003409504 ""} { "Warning" "WSTA_SCC_NODE" "WideOr2~4\|datac " "Node \"WideOr2~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003409504 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~2\|dataa " "Node \"Mux8~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003409504 ""} { "Warning" "WSTA_SCC_NODE" "WideOr0~1\|datad " "Node \"WideOr0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003409504 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~0\|datac " "Node \"Mux8~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003409504 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~0\|combout " "Node \"Mux8~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003409504 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~2\|datad " "Node \"Mux8~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003409504 ""} { "Warning" "WSTA_SCC_NODE" "WideOr1~3\|datad " "Node \"WideOr1~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003409504 ""} { "Warning" "WSTA_SCC_NODE" "WideOr2~4\|datad " "Node \"WideOr2~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003409504 ""} { "Warning" "WSTA_SCC_NODE" "WideOr0~0\|datac " "Node \"WideOr0~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003409504 ""} { "Warning" "WSTA_SCC_NODE" "WideOr0~1\|datac " "Node \"WideOr0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003409504 ""} { "Warning" "WSTA_SCC_NODE" "WideOr2~0\|datac " "Node \"WideOr2~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003409504 ""} { "Warning" "WSTA_SCC_NODE" "WideOr2~0\|combout " "Node \"WideOr2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003409504 ""} { "Warning" "WSTA_SCC_NODE" "s~24\|dataa " "Node \"s~24\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003409504 ""} { "Warning" "WSTA_SCC_NODE" "WideOr2~1\|dataa " "Node \"WideOr2~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003409504 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~0\|dataa " "Node \"Mux8~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003409504 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~1\|datad " "Node \"Mux8~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003409504 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~1\|combout " "Node \"Mux8~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003409504 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~2\|datab " "Node \"Mux8~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003409504 ""} { "Warning" "WSTA_SCC_NODE" "WideOr0~1\|datab " "Node \"WideOr0~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003409504 ""} { "Warning" "WSTA_SCC_NODE" "WideOr2~0\|datad " "Node \"WideOr2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003409504 ""} { "Warning" "WSTA_SCC_NODE" "WideOr2~3\|datab " "Node \"WideOr2~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003409504 ""} { "Warning" "WSTA_SCC_NODE" "WideOr2~2\|datad " "Node \"WideOr2~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003409504 ""} { "Warning" "WSTA_SCC_NODE" "Mux6~0\|datac " "Node \"Mux6~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003409504 ""} { "Warning" "WSTA_SCC_NODE" "Mux2~0\|datac " "Node \"Mux2~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003409504 ""} { "Warning" "WSTA_SCC_NODE" "WideOr2~1\|datad " "Node \"WideOr2~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003409504 ""} { "Warning" "WSTA_SCC_NODE" "WideOr0~0\|datab " "Node \"WideOr0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003409504 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~1\|datac " "Node \"Mux8~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003409504 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~0\|datad " "Node \"Mux8~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003409504 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~3\|datad " "Node \"Mux8~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003409504 ""} { "Warning" "WSTA_SCC_NODE" "Mux8~3\|combout " "Node \"Mux8~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003409504 ""} { "Warning" "WSTA_SCC_NODE" "s~24\|datad " "Node \"s~24\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702003409504 ""}  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 341 -1 0 } } { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 339 -1 0 } } { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 110 -1 0 } } { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 42 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702003409504 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702003409770 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702003409770 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1702003409771 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1702003409784 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1702003409802 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702003409802 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.125 " "Worst-case setup slack is -16.125" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702003409806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702003409806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.125             -80.306 reset  " "  -16.125             -80.306 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702003409806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.141            -143.063 Clock_divider:clk_25_MHz\|clock_out  " "  -15.141            -143.063 Clock_divider:clk_25_MHz\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702003409806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.818             -75.500 clock  " "   -2.818             -75.500 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702003409806 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702003409806 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.098 " "Worst-case hold slack is 0.098" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702003409813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702003409813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.098               0.000 clock  " "    0.098               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702003409813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 Clock_divider:clk_25_MHz\|clock_out  " "    0.402               0.000 Clock_divider:clk_25_MHz\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702003409813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.315               0.000 reset  " "    1.315               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702003409813 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702003409813 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.161 " "Worst-case recovery slack is -1.161" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702003409817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702003409817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.161              -5.359 clock  " "   -1.161              -5.359 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702003409817 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702003409817 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.956 " "Worst-case removal slack is 0.956" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702003409821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702003409821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.956               0.000 clock  " "    0.956               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702003409821 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702003409821 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702003409824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702003409824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -46.690 clock  " "   -3.000             -46.690 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702003409824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 reset  " "   -3.000              -3.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702003409824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -43.690 Clock_divider:clk_25_MHz\|clock_out  " "   -1.285             -43.690 Clock_divider:clk_25_MHz\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702003409824 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702003409824 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1702003409901 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702003409917 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702003410117 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702003410415 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1702003410428 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702003410428 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.701 " "Worst-case setup slack is -14.701" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702003410433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702003410433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.701             -73.165 reset  " "  -14.701             -73.165 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702003410433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.731            -128.336 Clock_divider:clk_25_MHz\|clock_out  " "  -13.731            -128.336 Clock_divider:clk_25_MHz\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702003410433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.478             -65.746 clock  " "   -2.478             -65.746 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702003410433 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702003410433 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.128 " "Worst-case hold slack is 0.128" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702003410440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702003410440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.128               0.000 clock  " "    0.128               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702003410440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 Clock_divider:clk_25_MHz\|clock_out  " "    0.353               0.000 Clock_divider:clk_25_MHz\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702003410440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.197               0.000 reset  " "    1.197               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702003410440 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702003410440 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.987 " "Worst-case recovery slack is -0.987" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702003410446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702003410446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.987              -4.533 clock  " "   -0.987              -4.533 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702003410446 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702003410446 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.963 " "Worst-case removal slack is 0.963" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702003410452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702003410452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.963               0.000 clock  " "    0.963               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702003410452 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702003410452 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702003410457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702003410457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -46.690 clock  " "   -3.000             -46.690 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702003410457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 reset  " "   -3.000              -3.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702003410457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -43.690 Clock_divider:clk_25_MHz\|clock_out  " "   -1.285             -43.690 Clock_divider:clk_25_MHz\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702003410457 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702003410457 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1702003410549 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702003410866 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1702003410870 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702003410870 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.497 " "Worst-case setup slack is -7.497" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702003410878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702003410878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.497             -37.009 reset  " "   -7.497             -37.009 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702003410878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.006             -58.404 Clock_divider:clk_25_MHz\|clock_out  " "   -7.006             -58.404 Clock_divider:clk_25_MHz\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702003410878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.866             -21.168 clock  " "   -0.866             -21.168 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702003410878 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702003410878 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.181 " "Worst-case hold slack is 0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702003410887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702003410887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 Clock_divider:clk_25_MHz\|clock_out  " "    0.181               0.000 Clock_divider:clk_25_MHz\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702003410887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.245               0.000 clock  " "    0.245               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702003410887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.607               0.000 reset  " "    0.607               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702003410887 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702003410887 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.705 " "Worst-case recovery slack is -0.705" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702003410894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702003410894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.705              -3.219 clock  " "   -0.705              -3.219 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702003410894 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702003410894 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.256 " "Worst-case removal slack is 0.256" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702003410902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702003410902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.256               0.000 clock  " "    0.256               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702003410902 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702003410902 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702003410909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702003410909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -39.305 clock  " "   -3.000             -39.305 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702003410909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 reset  " "   -3.000              -3.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702003410909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -34.000 Clock_divider:clk_25_MHz\|clock_out  " "   -1.000             -34.000 Clock_divider:clk_25_MHz\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702003410909 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702003410909 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702003411384 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702003411384 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 85 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 85 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702003411472 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 07 21:43:31 2023 " "Processing ended: Thu Dec 07 21:43:31 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702003411472 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702003411472 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702003411472 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702003411472 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 217 s " "Quartus Prime Full Compilation was successful. 0 errors, 217 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702003412216 ""}
