** Name: SymmetricalOpAmp94

.MACRO SymmetricalOpAmp94 ibias in1 in2 out sourceNmos sourcePmos
mDiodeTransistorNmos1 out2FirstStage out2FirstStage sourceNmos sourceNmos nmos4 L=1e-6 W=13e-6
mDiodeTransistorPmos2 ibias ibias sourcePmos sourcePmos pmos4 L=4e-6 W=9e-6
mDiodeTransistorPmos3 inSourceStageBiasComplementarySecondStage inSourceStageBiasComplementarySecondStage sourcePmos sourcePmos pmos4 L=1e-6 W=281e-6
mDiodeTransistorPmos4 innerComplementarySecondStage innerComplementarySecondStage inSourceStageBiasComplementarySecondStage inSourceStageBiasComplementarySecondStage pmos4 L=1e-6 W=125e-6
mNormalTransistorNmos5 inSourceTransconductanceComplementarySecondStage out2FirstStage FirstStageYinnerTransistorStack2Load1 FirstStageYinnerTransistorStack2Load1 nmos4 L=1e-6 W=136e-6
mNormalTransistorNmos6 innerComplementarySecondStage out2FirstStage TransconductanceComplementarySecondStageYinner TransconductanceComplementarySecondStageYinner nmos4 L=1e-6 W=360e-6
mNormalTransistorNmos7 out out2FirstStage SecondStageYinnerTransconductance SecondStageYinnerTransconductance nmos4 L=1e-6 W=360e-6
mNormalTransistorNmos8 out1FirstStage out2FirstStage FirstStageYinnerTransistorStack1Load1 FirstStageYinnerTransistorStack1Load1 nmos4 L=1e-6 W=136e-6
mNormalTransistorNmos9 FirstStageYinnerTransistorStack1Load1 out1FirstStage sourceNmos sourceNmos nmos4 L=3e-6 W=37e-6
mNormalTransistorNmos10 FirstStageYinnerTransistorStack2Load1 inSourceTransconductanceComplementarySecondStage sourceNmos sourceNmos nmos4 L=3e-6 W=38e-6
mNormalTransistorNmos11 SecondStageYinnerTransconductance out1FirstStage sourceNmos sourceNmos nmos4 L=3e-6 W=101e-6
mNormalTransistorNmos12 TransconductanceComplementarySecondStageYinner inSourceTransconductanceComplementarySecondStage sourceNmos sourceNmos nmos4 L=3e-6 W=101e-6
mNormalTransistorPmos13 inSourceTransconductanceComplementarySecondStage in2 FirstStageYsourceTransconductance FirstStageYsourceTransconductance pmos4 L=6e-6 W=581e-6
mNormalTransistorPmos14 out innerComplementarySecondStage SecondStageYinnerStageBias SecondStageYinnerStageBias pmos4 L=1e-6 W=88e-6
mNormalTransistorPmos15 out1FirstStage in1 FirstStageYsourceTransconductance FirstStageYsourceTransconductance pmos4 L=6e-6 W=581e-6
mNormalTransistorPmos16 out2FirstStage ibias sourcePmos sourcePmos pmos4 L=4e-6 W=499e-6
mNormalTransistorPmos17 FirstStageYsourceTransconductance ibias sourcePmos sourcePmos pmos4 L=4e-6 W=548e-6
mNormalTransistorPmos18 SecondStageYinnerStageBias inSourceStageBiasComplementarySecondStage sourcePmos sourcePmos pmos4 L=1e-6 W=281e-6
Capacitor1 out sourceNmos 10e-12
.EOM SymmetricalOpAmp94

** Expected Performance Values: 
** Gain: 83 dB
** Power consumption: 14.2271 mW
** Area: 13807 (mu_m)^2
** Transit frequency: 63.0051 MHz
** Transit frequency with error factor: 63.0054 MHz
** Slew rate: 164.643 V/mu_s
** Phase margin: 74.4846Â°
** CMRR: 125 dB
** negPSRR: 56 dB
** posPSRR: 99 dB
** VoutMax: 3.31001 V
** VoutMin: 0.710001 V
** VcmMax: 3.51001 V
** VcmMin: -0.0299999 V


** Expected Currents: 
** NormalTransistorPmos: -557.187 muA
** NormalTransistorNmos: 310.353 muA
** NormalTransistorNmos: 310.352 muA
** NormalTransistorNmos: 310.353 muA
** NormalTransistorNmos: 310.352 muA
** NormalTransistorPmos: -620.704 muA
** NormalTransistorPmos: -310.352 muA
** NormalTransistorPmos: -310.352 muA
** NormalTransistorNmos: 831.966 muA
** NormalTransistorNmos: 831.967 muA
** NormalTransistorPmos: -831.965 muA
** NormalTransistorPmos: -831.965 muA
** DiodeTransistorPmos: -815.501 muA
** DiodeTransistorPmos: -815.502 muA
** NormalTransistorNmos: 815.502 muA
** NormalTransistorNmos: 815.501 muA
** DiodeTransistorNmos: 557.188 muA
** DiodeTransistorPmos: -9.99899 muA


** Expected Voltages: 
** ibias: 3.93501  V
** in1: 2.5  V
** in2: 2.5  V
** inSourceStageBiasComplementarySecondStage: 4.03101  V
** inSourceTransconductanceComplementarySecondStage: 0.941001  V
** innerComplementarySecondStage: 2.86001  V
** out: 2.5  V
** out1FirstStage: 0.948001  V
** out2FirstStage: 1.11301  V
** sourceNmos: 0  V
** sourcePmos: 5  V
** innerTransistorStack1Load1: 0.543001  V
** innerTransistorStack2Load1: 0.543001  V
** sourceTransconductance: 3.48601  V
** innerStageBias: 4.14801  V
** innerTransconductance: 0.543001  V
** inner: 0.544001  V


.END