Fitter Place Stage Report for quartus_compile
Wed Dec 13 00:32:11 2023
Quartus Prime Version 20.4.0 Build 72 12/14/2020 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Resource Usage Summary
  3. Fitter Resource Utilization by Entity
  4. Fitter Partition Statistics
  5. Non-Global High Fan-Out Signals
  6. Fitter RAM Summary
  7. Fitter Physical RAM Information
  8. Fitter DSP Block Usage Summary
  9. Place Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                              ;
+-------------------------------------------------------------+----------------------+-------+
; Resource                                                    ; Usage                ; %     ;
+-------------------------------------------------------------+----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 8,397 / 80,330       ; 10 %  ;
; ALMs needed [=A-B+C]                                        ; 8,397                ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 11,009 / 80,330      ; 14 %  ;
;         [a] ALMs used for LUT logic and registers           ; 2,499                ;       ;
;         [b] ALMs used for LUT logic                         ; 1,939                ;       ;
;         [c] ALMs used for registers                         ; 4,241                ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 2,330                ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 2,893 / 80,330       ; 4 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 281 / 80,330         ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                    ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 0                    ;       ;
;         [c] Due to LAB input limits                         ; 80                   ;       ;
;         [d] Due to virtual I/Os                             ; 201                  ;       ;
;                                                             ;                      ;       ;
; Difficulty packing design                                   ; Low                  ;       ;
;                                                             ;                      ;       ;
; Total LABs:  partially or completely used                   ; 1,550 / 8,033        ; 19 %  ;
;     -- Logic LABs                                           ; 1,317                ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 233                  ;       ;
;                                                             ;                      ;       ;
; Combinational ALUT usage for logic                          ; 7,699                ;       ;
;     -- 7 input functions                                    ; 28                   ;       ;
;     -- 6 input functions                                    ; 957                  ;       ;
;     -- 5 input functions                                    ; 1,120                ;       ;
;     -- 4 input functions                                    ; 1,321                ;       ;
;     -- <=3 input functions                                  ; 4,273                ;       ;
; Combinational ALUT usage for route-throughs                 ; 7,719                ;       ;
; Memory ALUT usage                                           ; 3,058                ;       ;
;     -- 64-address deep                                      ; 0                    ;       ;
;     -- 32-address deep                                      ; 3,058                ;       ;
;                                                             ;                      ;       ;
;                                                             ;                      ;       ;
; Dedicated logic registers                                   ; 15,098               ;       ;
;     -- By type:                                             ;                      ;       ;
;         -- Primary logic registers                          ; 13,478 / 160,660     ; 8 %   ;
;         -- Secondary logic registers                        ; 1,620 / 160,660      ; 1 %   ;
;     -- By function:                                         ;                      ;       ;
;         -- Design implementation registers                  ; 15,098               ;       ;
;         -- Routing optimization registers                   ; 0                    ;       ;
;                                                             ;                      ;       ;
; ALMs adjustment for power estimation                        ; 2,253                ;       ;
;                                                             ;                      ;       ;
; Virtual pins                                                ; 401                  ;       ;
; I/O pins                                                    ; 0 / 340              ; 0 %   ;
;     -- Clock pins                                           ; 0 / 16               ; 0 %   ;
;     -- Dedicated input pins                                 ; 0 / 35               ; 0 %   ;
;                                                             ;                      ;       ;
; M20K blocks                                                 ; 26 / 587             ; 4 %   ;
; Total MLAB memory bits                                      ; 93,261               ;       ;
; Total block memory bits                                     ; 191,040 / 12,021,760 ; 2 %   ;
; Total block memory implementation bits                      ; 532,480 / 12,021,760 ; 4 %   ;
;                                                             ;                      ;       ;
; DSP Blocks Needed [=A+B-C]                                  ; 9 / 192              ; 5 %   ;
;     [A] Total Fixed Point DSP Blocks                        ; 0                    ;       ;
;     [B] Total Floating Point DSP Blocks                     ; 9                    ;       ;
;     [C] Estimate of DSP Blocks recoverable by dense merging ; 0                    ;       ;
;                                                             ;                      ;       ;
; IOPLLs                                                      ; 0 / 6                ; 0 %   ;
; FPLLs                                                       ; 0 / 8                ; 0 %   ;
; Global signals                                              ; 3                    ;       ;
;     -- Global clocks                                        ; 3 / 32               ; 9 %   ;
;     -- Regional clocks                                      ; 0 / 8                ; 0 %   ;
;     -- Periphery clocks                                     ; 0 / 144              ; 0 %   ;
; JTAGs                                                       ; 0 / 1                ; 0 %   ;
; ASMI blocks                                                 ; 0 / 1                ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                ; 0 %   ;
; PCIe Hard IPs                                               ; 0 / 1                ; 0 %   ;
; HSSI RX PCSs                                                ; 0 / 12               ; 0 %   ;
; HSSI PMA RX DESERs                                          ; 0 / 12               ; 0 %   ;
; HSSI TX PCSs                                                ; 0 / 12               ; 0 %   ;
; HSSI PMA TX SERs                                            ; 0 / 12               ; 0 %   ;
; HSSI CDR PLL                                                ; 0 / 12               ; 0 %   ;
;     -- CDR PLLs for Unused RX Clock Workaround              ; 0 / 12               ; 0 %   ;
; HSSI ATX PLL                                                ; 0 / 4                ; 0 %   ;
; Impedance control blocks                                    ; 0 / 7                ; 0 %   ;
; Maximum fan-out                                             ; 20483                ;       ;
; Highest non-global fan-out                                  ; 5650                 ;       ;
; Total fan-out                                               ; 130446               ;       ;
; Average fan-out                                             ; 4.84                 ;       ;
+-------------------------------------------------------------+----------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                                                     ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M20Ks ; DSP Blocks ; Pins ; Virtual Pins ; IOPLLs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Entity Name                                                      ; Library Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+
; |                                                                                                                                                              ; 8394.5 (259.0)       ; 11008.0 (191.0)                  ; 2891.5 (134.0)                                    ; 278.0 (202.0)                    ; 2330.0 (0.0)         ; 7699 (0)            ; 15098 (401)               ; 0 (0)         ; 191040            ; 26    ; 9          ; 0    ; 401          ; 0 (0)  ; |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; quartus_compile                                                  ; altera_work  ;
;    |atax_inst|                                                                                                                                                 ; 8135.5 (0.5)         ; 10817.0 (0.5)                    ; 2757.5 (0.0)                                      ; 76.0 (0.0)                       ; 2330.0 (0.0)         ; 7699 (1)            ; 14697 (0)                 ; 0 (0)         ; 191040            ; 26    ; 9          ; 0    ; 0            ; 0 (0)  ; atax_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; atax                                                             ; atax         ;
;       |atax_internal_inst|                                                                                                                                     ; 8135.0 (0.0)         ; 10816.5 (0.0)                    ; 2757.5 (0.0)                                      ; 76.0 (0.0)                       ; 2330.0 (0.0)         ; 7698 (0)            ; 14697 (0)                 ; 0 (0)         ; 191040            ; 26    ; 9          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; atax_internal                                                    ; N/A          ;
;          |atax_internal|                                                                                                                                       ; 6812.9 (0.3)         ; 8514.0 (0.3)                     ; 1768.4 (0.0)                                      ; 67.3 (0.0)                       ; 2170.0 (0.0)         ; 6850 (1)            ; 9939 (0)                  ; 0 (0)         ; 55872             ; 17    ; 9          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; atax_function_wrapper                                            ; N/A          ;
;             |theatax_function|                                                                                                                                 ; 6812.4 (0.0)         ; 8513.6 (0.0)                     ; 1768.6 (0.0)                                      ; 67.3 (0.0)                       ; 2170.0 (0.0)         ; 6849 (0)            ; 9939 (0)                  ; 0 (0)         ; 55872             ; 17    ; 9          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; atax_function                                                    ; N/A          ;
;                |thebb_atax_B10|                                                                                                                                ; 6.7 (0.0)            ; 6.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; atax_bb_B10                                                      ; N/A          ;
;                   |theatax_B10_branch|                                                                                                                         ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|theatax_B10_branch                                                                                                                                                                                                                                                                                                                                                                                                                                     ; atax_B10_branch                                                  ; N/A          ;
;                   |thebb_atax_B10_stall_region|                                                                                                                ; 5.7 (1.5)            ; 5.7 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (3)              ; 6 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                            ; atax_bb_B10_stall_region                                         ; N/A          ;
;                      |thei_llvm_fpga_push_i1_memdep_phi_push20_atax0|                                                                                          ; 4.0 (0.0)            ; 4.2 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push20_atax0                                                                                                                                                                                                                                                                                                                                                                             ; atax_i_llvm_fpga_push_i1_memdep_phi_push20_0                     ; N/A          ;
;                         |thei_llvm_fpga_push_i1_memdep_phi_push20_atax1|                                                                                       ; 4.0 (0.5)            ; 4.2 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (1)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push20_atax0|thei_llvm_fpga_push_i1_memdep_phi_push20_atax1                                                                                                                                                                                                                                                                                                                              ; acl_push                                                         ; N/A          ;
;                            |fifo|                                                                                                                              ; 3.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push20_atax0|thei_llvm_fpga_push_i1_memdep_phi_push20_atax1|fifo                                                                                                                                                                                                                                                                                                                         ; acl_data_fifo                                                    ; N/A          ;
;                               |fifo|                                                                                                                           ; 3.0 (1.0)            ; 3.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (1)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push20_atax0|thei_llvm_fpga_push_i1_memdep_phi_push20_atax1|fifo|fifo                                                                                                                                                                                                                                                                                                                    ; acl_data_fifo                                                    ; N/A          ;
;                                  |fifo|                                                                                                                        ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push20_atax0|thei_llvm_fpga_push_i1_memdep_phi_push20_atax1|fifo|fifo|fifo                                                                                                                                                                                                                                                                                                               ; acl_ll_fifo                                                      ; N/A          ;
;                               |staging_reg|                                                                                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push20_atax0|thei_llvm_fpga_push_i1_memdep_phi_push20_atax1|fifo|staging_reg                                                                                                                                                                                                                                                                                                             ; acl_staging_reg                                                  ; N/A          ;
;                |thebb_atax_B10_sr_0_aunroll_x|                                                                                                                 ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10_sr_0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                         ; atax_bb_B10_sr_0                                                 ; N/A          ;
;                |thebb_atax_B11_sr_0_aunroll_x|                                                                                                                 ; 1.2 (1.2)            ; 1.5 (1.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11_sr_0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                         ; atax_bb_B11_sr_0                                                 ; N/A          ;
;                |thebb_atax_B12_aunroll_x|                                                                                                                      ; 3346.3 (0.0)         ; 4098.7 (0.0)                     ; 795.4 (0.0)                                       ; 43.0 (0.0)                       ; 1230.0 (0.0)         ; 3345 (0)            ; 4428 (0)                  ; 0 (0)         ; 51072             ; 11    ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                              ; atax_bb_B12                                                      ; N/A          ;
;                   |theatax_B12_branch|                                                                                                                         ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|theatax_B12_branch                                                                                                                                                                                                                                                                                                                                                                                                                           ; atax_B12_branch                                                  ; N/A          ;
;                   |theatax_B12_merge|                                                                                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|theatax_B12_merge                                                                                                                                                                                                                                                                                                                                                                                                                            ; atax_B12_merge                                                   ; N/A          ;
;                   |thebb_atax_B12_stall_region|                                                                                                                ; 3344.3 (412.1)       ; 4096.7 (416.2)                   ; 795.4 (6.7)                                       ; 43.0 (2.6)                       ; 1230.0 (0.0)         ; 3341 (834)          ; 4427 (146)                ; 0 (0)         ; 51072             ; 11    ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                  ; atax_bb_B12_stall_region                                         ; N/A          ;
;                      |i_masked_atax71_delay|                                                                                                                   ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|i_masked_atax71_delay                                                                                                                                                                                                                                                                                                                                                                                            ; dspba_delay_ver                                                  ; N/A          ;
;                      |theatax_B12_merge_reg_aunroll_x|                                                                                                         ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theatax_B12_merge_reg_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                  ; atax_B12_merge_reg                                               ; N/A          ;
;                      |thebubble_out_atax_B12_merge_reg_aunroll_x_1_reg|                                                                                        ; 6.5 (6.5)            ; 8.0 (8.0)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thebubble_out_atax_B12_merge_reg_aunroll_x_1_reg                                                                                                                                                                                                                                                                                                                                                                 ; acl_valid_fifo_counter                                           ; N/A          ;
;                      |thebubble_out_i_llvm_fpga_mem_memdep_16_atax77_1_reg|                                                                                    ; 7.0 (7.0)            ; 7.5 (7.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thebubble_out_i_llvm_fpga_mem_memdep_16_atax77_1_reg                                                                                                                                                                                                                                                                                                                                                             ; acl_valid_fifo_counter                                           ; N/A          ;
;                      |thebubble_out_i_llvm_fpga_mem_memdep_18_atax79_1_reg|                                                                                    ; 8.0 (8.0)            ; 8.5 (8.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thebubble_out_i_llvm_fpga_mem_memdep_18_atax79_1_reg                                                                                                                                                                                                                                                                                                                                                             ; acl_valid_fifo_counter                                           ; N/A          ;
;                      |thebubble_out_i_llvm_fpga_mem_memdep_20_atax72_1_reg|                                                                                    ; 8.0 (8.0)            ; 9.0 (9.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thebubble_out_i_llvm_fpga_mem_memdep_20_atax72_1_reg                                                                                                                                                                                                                                                                                                                                                             ; acl_valid_fifo_counter                                           ; N/A          ;
;                      |thebubble_out_i_llvm_fpga_mem_memdep_23_atax73_1_reg|                                                                                    ; 8.8 (8.8)            ; 9.0 (9.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thebubble_out_i_llvm_fpga_mem_memdep_23_atax73_1_reg                                                                                                                                                                                                                                                                                                                                                             ; acl_valid_fifo_counter                                           ; N/A          ;
;                      |thebubble_out_i_llvm_fpga_mem_memdep_27_atax74_1_reg|                                                                                    ; 8.7 (8.7)            ; 10.0 (10.0)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thebubble_out_i_llvm_fpga_mem_memdep_27_atax74_1_reg                                                                                                                                                                                                                                                                                                                                                             ; acl_valid_fifo_counter                                           ; N/A          ;
;                      |thebubble_out_i_llvm_fpga_mem_memdep_32_atax75_1_reg|                                                                                    ; 8.8 (8.8)            ; 9.8 (9.8)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thebubble_out_i_llvm_fpga_mem_memdep_32_atax75_1_reg                                                                                                                                                                                                                                                                                                                                                             ; acl_valid_fifo_counter                                           ; N/A          ;
;                      |thebubble_out_i_llvm_fpga_mem_memdep_39_atax76_1_reg|                                                                                    ; 8.7 (8.7)            ; 9.5 (9.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thebubble_out_i_llvm_fpga_mem_memdep_39_atax76_1_reg                                                                                                                                                                                                                                                                                                                                                             ; acl_valid_fifo_counter                                           ; N/A          ;
;                      |thebubble_out_i_llvm_fpga_pipeline_keep_going_atax2_1_reg|                                                                               ; 9.8 (9.8)            ; 9.8 (9.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thebubble_out_i_llvm_fpga_pipeline_keep_going_atax2_1_reg                                                                                                                                                                                                                                                                                                                                                        ; acl_valid_fifo_counter                                           ; N/A          ;
;                      |thebubble_out_i_llvm_fpga_pop_i4_fpga_indvars_iv58_pop21_atax12_1_reg|                                                                   ; 9.7 (9.7)            ; 9.7 (9.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thebubble_out_i_llvm_fpga_pop_i4_fpga_indvars_iv58_pop21_atax12_1_reg                                                                                                                                                                                                                                                                                                                                            ; acl_valid_fifo_counter                                           ; N/A          ;
;                      |thebubble_out_i_llvm_fpga_pop_i4_initerations_pop30_atax3_1_reg|                                                                         ; 10.3 (10.3)          ; 10.5 (10.5)                      ; 0.8 (0.8)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 18 (18)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thebubble_out_i_llvm_fpga_pop_i4_initerations_pop30_atax3_1_reg                                                                                                                                                                                                                                                                                                                                                  ; acl_valid_fifo_counter                                           ; N/A          ;
;                      |thecoalesced_delay_0_fifo|                                                                                                               ; 23.0 (0.0)           ; 32.0 (0.0)                       ; 10.0 (0.0)                                        ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 40 (0)              ; 55 (0)                    ; 0 (0)         ; 24064             ; 3     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thecoalesced_delay_0_fifo                                                                                                                                                                                                                                                                                                                                                                                        ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                                                 ; 23.0 (0.0)           ; 32.0 (0.0)                       ; 10.0 (0.0)                                        ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 40 (0)              ; 55 (0)                    ; 0 (0)         ; 24064             ; 3     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thecoalesced_delay_0_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                                   ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                                                     ; 23.0 (0.0)           ; 32.0 (0.0)                       ; 10.0 (0.0)                                        ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 40 (0)              ; 55 (0)                    ; 0 (0)         ; 24064             ; 3     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                                                                     ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                     ; 23.0 (2.0)           ; 32.0 (3.0)                       ; 10.0 (1.0)                                        ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 40 (3)              ; 55 (3)                    ; 0 (0)         ; 24064             ; 3     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                                          ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                      ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                                                             ; 7.5 (7.5)            ; 9.2 (7.7)                        ; 1.7 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 16 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                                          ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_m20k.altera_syncram|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 24064             ; 3     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram                                                                                                                                                                                                                                                                                                          ; altera_syncram                                                   ; N/A          ;
;                                     |auto_generated|                                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 24064             ; 3     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                                                                                                                                                                                                           ; altera_syncram_g482                                              ; N/A          ;
;                                        |altsyncram1|                                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 24064             ; 3     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                                                                                                                                                                                                                               ; altsyncram_r9c4                                                  ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                                                           ; 8.0 (7.7)            ; 9.0 (7.5)                        ; 1.5 (0.0)                                         ; 0.5 (0.2)                        ; 0.0 (0.0)            ; 14 (14)             ; 17 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                                        ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.2 (0.2)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                                                            ; 3.5 (0.0)            ; 5.3 (0.0)                        ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                                                         ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                                ; 3.5 (3.5)            ; 5.3 (5.3)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                               ; galois_lfsr                                                      ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                                                            ; 2.0 (0.0)            ; 4.0 (0.0)                        ; 2.5 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                                                         ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                                ; 2.0 (2.0)            ; 4.0 (4.0)                        ; 2.5 (2.5)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 3 (3)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                               ; galois_lfsr                                                      ; N/A          ;
;                      |thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x|                                               ; 12.7 (0.0)           ; 23.0 (0.0)                       ; 10.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 65 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x                                                                                                                                                                                                                                                                                                                        ; atax_i_llvm_fpga_ffwd_dest_s_struct_z4pa0000unnamed_atax20_atax0 ; N/A          ;
;                         |thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax1|                                                      ; 12.7 (12.7)          ; 23.0 (23.0)                      ; 10.3 (10.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 65 (65)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax1                                                                                                                                                                                                                                        ; acl_ffwddst                                                      ; N/A          ;
;                      |thei_llvm_fpga_mem_memdep_15_atax78|                                                                                                     ; 101.1 (0.0)          ; 115.6 (0.0)                      ; 14.5 (0.0)                                        ; 0.0 (0.0)                        ; 60.0 (0.0)           ; 67 (0)              ; 92 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_15_atax78                                                                                                                                                                                                                                                                                                                                                                              ; atax_i_llvm_fpga_mem_memdep_15_0                                 ; N/A          ;
;                         |thei_llvm_fpga_mem_memdep_15_atax1|                                                                                                   ; 101.1 (0.0)          ; 115.6 (0.0)                      ; 14.5 (0.0)                                        ; 0.0 (0.0)                        ; 60.0 (0.0)           ; 67 (0)              ; 92 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_15_atax78|thei_llvm_fpga_mem_memdep_15_atax1                                                                                                                                                                                                                                                                                                                                           ; lsu_top                                                          ; N/A          ;
;                            |pipelined_write|                                                                                                                   ; 101.1 (8.9)          ; 115.6 (9.5)                      ; 14.5 (0.6)                                        ; 0.0 (0.0)                        ; 60.0 (0.0)           ; 67 (16)             ; 92 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_15_atax78|thei_llvm_fpga_mem_memdep_15_atax1|pipelined_write                                                                                                                                                                                                                                                                                                                           ; lsu_pipelined_write                                              ; N/A          ;
;                               |data_fifo|                                                                                                                      ; 66.5 (0.0)           ; 74.6 (0.0)                       ; 8.1 (0.0)                                         ; 0.0 (0.0)                        ; 50.0 (0.0)           ; 25 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_15_atax78|thei_llvm_fpga_mem_memdep_15_atax1|pipelined_write|data_fifo                                                                                                                                                                                                                                                                                                                 ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                  ; 66.5 (3.7)           ; 74.6 (4.5)                       ; 8.1 (0.8)                                         ; 0.0 (0.0)                        ; 50.0 (0.0)           ; 25 (6)              ; 39 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_15_atax78|thei_llvm_fpga_mem_memdep_15_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                      ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_15_atax78|thei_llvm_fpga_mem_memdep_15_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                                                          ; 5.0 (4.6)            ; 6.1 (4.6)                        ; 1.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_15_atax78|thei_llvm_fpga_mem_memdep_15_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                      ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_15_atax78|thei_llvm_fpga_mem_memdep_15_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                                                      ; 50.0 (0.0)           ; 50.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 50.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_15_atax78|thei_llvm_fpga_mem_memdep_15_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                  ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                        ; 50.0 (50.0)          ; 50.0 (50.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 50.0 (50.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_15_atax78|thei_llvm_fpga_mem_memdep_15_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                   ; dpram_up42                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                                        ; 4.8 (5.0)            ; 7.5 (6.0)                        ; 2.7 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_15_atax78|thei_llvm_fpga_mem_memdep_15_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                    ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                                ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_15_atax78|thei_llvm_fpga_mem_memdep_15_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                             ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                                         ; 1.5 (0.0)            ; 2.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_15_atax78|thei_llvm_fpga_mem_memdep_15_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                     ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 1.5 (1.5)            ; 2.5 (2.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_15_atax78|thei_llvm_fpga_mem_memdep_15_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                           ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                                         ; 1.5 (0.0)            ; 2.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_15_atax78|thei_llvm_fpga_mem_memdep_15_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                     ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 1.5 (1.5)            ; 2.5 (2.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_15_atax78|thei_llvm_fpga_mem_memdep_15_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                           ; fibonacci_lfsr                                                   ; N/A          ;
;                               |nop_fifo|                                                                                                                       ; 25.7 (0.0)           ; 31.5 (0.0)                       ; 5.8 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 26 (0)              ; 41 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_15_atax78|thei_llvm_fpga_mem_memdep_15_atax1|pipelined_write|nop_fifo                                                                                                                                                                                                                                                                                                                  ; hld_fifo                                                         ; N/A          ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                                                                         ; 25.7 (4.0)           ; 31.5 (4.0)                       ; 5.8 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 26 (7)              ; 41 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_15_atax78|thei_llvm_fpga_mem_memdep_15_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                                                              ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_15_atax78|thei_llvm_fpga_mem_memdep_15_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                       ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                                                                 ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_15_atax78|thei_llvm_fpga_mem_memdep_15_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                                                                                     ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                        ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_15_atax78|thei_llvm_fpga_mem_memdep_15_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                                                                      ; dpram_m242                                                       ; N/A          ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                                                                   ; 4.8 (5.0)            ; 6.5 (5.0)                        ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_15_atax78|thei_llvm_fpga_mem_memdep_15_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                                                                       ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                                ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_15_atax78|thei_llvm_fpga_mem_memdep_15_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                                                                ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                                        ; 4.2 (4.2)            ; 6.5 (5.0)                        ; 2.3 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_15_atax78|thei_llvm_fpga_mem_memdep_15_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                            ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_15_atax78|thei_llvm_fpga_mem_memdep_15_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                                     |m20k_rdaddr_inst|                                                                                                         ; 1.2 (0.0)            ; 1.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_15_atax78|thei_llvm_fpga_mem_memdep_15_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                                                             ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 1.2 (1.2)            ; 1.5 (1.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_15_atax78|thei_llvm_fpga_mem_memdep_15_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                                                                   ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |m20k_wraddr_inst|                                                                                                         ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_15_atax78|thei_llvm_fpga_mem_memdep_15_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                                                             ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_15_atax78|thei_llvm_fpga_mem_memdep_15_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                                                                   ; fibonacci_lfsr                                                   ; N/A          ;
;                      |thei_llvm_fpga_mem_memdep_16_atax77|                                                                                                     ; 102.3 (0.0)          ; 121.0 (0.0)                      ; 19.1 (0.0)                                        ; 0.5 (0.0)                        ; 60.0 (0.0)           ; 75 (0)              ; 92 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_16_atax77                                                                                                                                                                                                                                                                                                                                                                              ; atax_i_llvm_fpga_mem_memdep_16_0                                 ; N/A          ;
;                         |thei_llvm_fpga_mem_memdep_16_atax1|                                                                                                   ; 102.3 (0.0)          ; 121.0 (0.0)                      ; 19.1 (0.0)                                        ; 0.5 (0.0)                        ; 60.0 (0.0)           ; 75 (0)              ; 92 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_16_atax77|thei_llvm_fpga_mem_memdep_16_atax1                                                                                                                                                                                                                                                                                                                                           ; lsu_top                                                          ; N/A          ;
;                            |pipelined_write|                                                                                                                   ; 102.3 (12.0)         ; 121.0 (12.0)                     ; 19.1 (0.0)                                        ; 0.5 (0.0)                        ; 60.0 (0.0)           ; 75 (22)             ; 92 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_16_atax77|thei_llvm_fpga_mem_memdep_16_atax1|pipelined_write                                                                                                                                                                                                                                                                                                                           ; lsu_pipelined_write                                              ; N/A          ;
;                               |data_fifo|                                                                                                                      ; 65.7 (0.0)           ; 76.0 (0.0)                       ; 10.8 (0.0)                                        ; 0.5 (0.0)                        ; 50.0 (0.0)           ; 26 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_16_atax77|thei_llvm_fpga_mem_memdep_16_atax1|pipelined_write|data_fifo                                                                                                                                                                                                                                                                                                                 ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                  ; 65.7 (3.7)           ; 76.0 (5.0)                       ; 10.8 (1.3)                                        ; 0.5 (0.0)                        ; 50.0 (0.0)           ; 26 (7)              ; 39 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_16_atax77|thei_llvm_fpga_mem_memdep_16_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                      ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.1 (0.1)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_16_atax77|thei_llvm_fpga_mem_memdep_16_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                                                          ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_16_atax77|thei_llvm_fpga_mem_memdep_16_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                      ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_16_atax77|thei_llvm_fpga_mem_memdep_16_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                                                      ; 50.0 (0.0)           ; 50.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 50.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_16_atax77|thei_llvm_fpga_mem_memdep_16_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                  ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                        ; 50.0 (50.0)          ; 50.0 (50.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 50.0 (50.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_16_atax77|thei_llvm_fpga_mem_memdep_16_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                   ; dpram_up42                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                                        ; 5.5 (5.5)            ; 8.5 (7.0)                        ; 3.0 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_16_atax77|thei_llvm_fpga_mem_memdep_16_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                    ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_16_atax77|thei_llvm_fpga_mem_memdep_16_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                             ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                                         ; 0.7 (0.0)            ; 2.0 (0.0)                        ; 1.5 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_16_atax77|thei_llvm_fpga_mem_memdep_16_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                     ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 0.7 (0.7)            ; 2.0 (2.0)                        ; 1.5 (1.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_16_atax77|thei_llvm_fpga_mem_memdep_16_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                           ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                                         ; 0.7 (0.0)            ; 2.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_16_atax77|thei_llvm_fpga_mem_memdep_16_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                     ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 0.7 (0.7)            ; 2.5 (2.5)                        ; 2.0 (2.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_16_atax77|thei_llvm_fpga_mem_memdep_16_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                           ; fibonacci_lfsr                                                   ; N/A          ;
;                               |nop_fifo|                                                                                                                       ; 24.7 (0.0)           ; 33.0 (0.0)                       ; 8.3 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 27 (0)              ; 41 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_16_atax77|thei_llvm_fpga_mem_memdep_16_atax1|pipelined_write|nop_fifo                                                                                                                                                                                                                                                                                                                  ; hld_fifo                                                         ; N/A          ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                                                                         ; 24.7 (3.8)           ; 33.0 (5.3)                       ; 8.3 (1.5)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 27 (8)              ; 41 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_16_atax77|thei_llvm_fpga_mem_memdep_16_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                                                              ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_16_atax77|thei_llvm_fpga_mem_memdep_16_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                       ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                                                                 ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_16_atax77|thei_llvm_fpga_mem_memdep_16_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                                                                                     ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                        ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_16_atax77|thei_llvm_fpga_mem_memdep_16_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                                                                      ; dpram_m242                                                       ; N/A          ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                                                                   ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_16_atax77|thei_llvm_fpga_mem_memdep_16_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                                                                       ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_16_atax77|thei_llvm_fpga_mem_memdep_16_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                                                                ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                                        ; 4.7 (4.7)            ; 6.5 (5.0)                        ; 1.8 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_16_atax77|thei_llvm_fpga_mem_memdep_16_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                            ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_16_atax77|thei_llvm_fpga_mem_memdep_16_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                                     |m20k_rdaddr_inst|                                                                                                         ; 0.7 (0.0)            ; 1.7 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_16_atax77|thei_llvm_fpga_mem_memdep_16_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                                                             ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 0.7 (0.7)            ; 1.7 (1.7)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_16_atax77|thei_llvm_fpga_mem_memdep_16_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                                                                   ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |m20k_wraddr_inst|                                                                                                         ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_16_atax77|thei_llvm_fpga_mem_memdep_16_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                                                             ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_16_atax77|thei_llvm_fpga_mem_memdep_16_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                                                                   ; fibonacci_lfsr                                                   ; N/A          ;
;                      |thei_llvm_fpga_mem_memdep_18_atax79|                                                                                                     ; 106.1 (0.0)          ; 119.5 (0.0)                      ; 13.9 (0.0)                                        ; 0.5 (0.0)                        ; 60.0 (0.0)           ; 75 (0)              ; 92 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax79                                                                                                                                                                                                                                                                                                                                                                              ; atax_i_llvm_fpga_mem_memdep_18_0                                 ; N/A          ;
;                         |thei_llvm_fpga_mem_memdep_18_atax1|                                                                                                   ; 106.1 (0.0)          ; 119.5 (0.0)                      ; 13.9 (0.0)                                        ; 0.5 (0.0)                        ; 60.0 (0.0)           ; 75 (0)              ; 92 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax79|thei_llvm_fpga_mem_memdep_18_atax1                                                                                                                                                                                                                                                                                                                                           ; lsu_top                                                          ; N/A          ;
;                            |pipelined_write|                                                                                                                   ; 106.1 (12.1)         ; 119.5 (12.5)                     ; 13.9 (0.4)                                        ; 0.5 (0.0)                        ; 60.0 (0.0)           ; 75 (22)             ; 92 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax79|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write                                                                                                                                                                                                                                                                                                                           ; lsu_pipelined_write                                              ; N/A          ;
;                               |data_fifo|                                                                                                                      ; 68.0 (0.0)           ; 75.0 (0.0)                       ; 7.5 (0.0)                                         ; 0.5 (0.0)                        ; 50.0 (0.0)           ; 26 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax79|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo                                                                                                                                                                                                                                                                                                                 ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                  ; 68.0 (4.5)           ; 75.0 (4.8)                       ; 7.5 (0.3)                                         ; 0.5 (0.0)                        ; 50.0 (0.0)           ; 26 (7)              ; 39 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax79|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                      ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax79|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                                                          ; 5.8 (5.5)            ; 6.5 (5.0)                        ; 1.2 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax79|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                      ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                                ; 0.3 (0.3)            ; 1.5 (1.5)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax79|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                                                      ; 50.0 (0.0)           ; 50.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 50.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax79|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                  ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                        ; 50.0 (50.0)          ; 50.0 (50.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 50.0 (50.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax79|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                   ; dpram_up42                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                                        ; 5.5 (5.5)            ; 8.0 (6.5)                        ; 2.5 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax79|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                    ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax79|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                             ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                                         ; 0.7 (0.0)            ; 1.7 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax79|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                     ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 0.7 (0.7)            ; 1.7 (1.7)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax79|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                           ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                                         ; 1.5 (0.0)            ; 2.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax79|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                     ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 1.5 (1.5)            ; 2.5 (2.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax79|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                           ; fibonacci_lfsr                                                   ; N/A          ;
;                               |nop_fifo|                                                                                                                       ; 26.0 (0.0)           ; 32.0 (0.0)                       ; 6.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 27 (0)              ; 41 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax79|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|nop_fifo                                                                                                                                                                                                                                                                                                                  ; hld_fifo                                                         ; N/A          ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                                                                         ; 26.0 (4.0)           ; 32.0 (4.7)                       ; 6.0 (0.7)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 27 (8)              ; 41 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax79|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                                                              ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; -0.2 (-0.2)          ; 1.3 (1.3)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax79|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                       ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                                                                 ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax79|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                                                                                     ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                        ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax79|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                                                                      ; dpram_m242                                                       ; N/A          ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                                                                   ; 4.7 (4.7)            ; 6.5 (5.0)                        ; 1.8 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax79|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                                                                       ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax79|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                                                                ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                                        ; 4.5 (4.5)            ; 6.5 (5.0)                        ; 2.0 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax79|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                            ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax79|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                                     |m20k_rdaddr_inst|                                                                                                         ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax79|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                                                             ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax79|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                                                                   ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |m20k_wraddr_inst|                                                                                                         ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax79|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                                                             ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax79|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                                                                   ; fibonacci_lfsr                                                   ; N/A          ;
;                      |thei_llvm_fpga_mem_memdep_20_atax72|                                                                                                     ; 104.9 (0.0)          ; 119.2 (0.0)                      ; 15.2 (0.0)                                        ; 1.0 (0.0)                        ; 60.0 (0.0)           ; 75 (0)              ; 92 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax72                                                                                                                                                                                                                                                                                                                                                                              ; atax_i_llvm_fpga_mem_memdep_20_0                                 ; N/A          ;
;                         |thei_llvm_fpga_mem_memdep_20_atax1|                                                                                                   ; 104.9 (0.0)          ; 119.2 (0.0)                      ; 15.2 (0.0)                                        ; 1.0 (0.0)                        ; 60.0 (0.0)           ; 75 (0)              ; 92 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax72|thei_llvm_fpga_mem_memdep_20_atax1                                                                                                                                                                                                                                                                                                                                           ; lsu_top                                                          ; N/A          ;
;                            |pipelined_write|                                                                                                                   ; 104.9 (12.0)         ; 119.2 (12.0)                     ; 15.2 (0.0)                                        ; 1.0 (0.0)                        ; 60.0 (0.0)           ; 75 (22)             ; 92 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax72|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write                                                                                                                                                                                                                                                                                                                           ; lsu_pipelined_write                                              ; N/A          ;
;                               |data_fifo|                                                                                                                      ; 67.7 (0.0)           ; 75.2 (0.0)                       ; 8.0 (0.0)                                         ; 0.5 (0.0)                        ; 50.0 (0.0)           ; 26 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax72|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo                                                                                                                                                                                                                                                                                                                 ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                  ; 67.7 (4.3)           ; 75.2 (5.0)                       ; 8.0 (0.8)                                         ; 0.5 (0.1)                        ; 50.0 (0.0)           ; 26 (7)              ; 39 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax72|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                      ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax72|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                                                          ; 5.3 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax72|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                      ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                                ; 0.3 (0.3)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax72|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                                                      ; 50.0 (0.0)           ; 50.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 50.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax72|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                  ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                        ; 50.0 (50.0)          ; 50.0 (50.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 50.0 (50.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax72|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                   ; dpram_up42                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                                        ; 5.5 (5.5)            ; 8.0 (6.7)                        ; 2.5 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax72|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                    ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                                ; 0.0 (0.0)            ; 1.3 (1.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax72|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                             ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                                         ; 1.5 (0.0)            ; 2.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax72|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                     ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 1.5 (1.5)            ; 2.0 (2.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax72|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                           ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                                         ; 1.1 (0.0)            ; 2.2 (0.0)                        ; 1.2 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax72|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                     ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 1.1 (1.1)            ; 2.2 (2.2)                        ; 1.2 (1.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax72|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                           ; fibonacci_lfsr                                                   ; N/A          ;
;                               |nop_fifo|                                                                                                                       ; 25.1 (0.0)           ; 32.0 (0.0)                       ; 7.3 (0.0)                                         ; 0.4 (0.0)                        ; 10.0 (0.0)           ; 27 (0)              ; 41 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax72|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|nop_fifo                                                                                                                                                                                                                                                                                                                  ; hld_fifo                                                         ; N/A          ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                                                                         ; 25.1 (3.7)           ; 32.0 (4.7)                       ; 7.3 (1.0)                                         ; 0.4 (0.0)                        ; 10.0 (0.0)           ; 27 (8)              ; 41 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax72|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                                                              ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax72|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                       ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                                                                 ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax72|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                                                                                     ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                        ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax72|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                                                                      ; dpram_m242                                                       ; N/A          ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                                                                   ; 5.3 (5.3)            ; 6.3 (5.0)                        ; 1.5 (0.2)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax72|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                                                                       ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                                ; 0.0 (0.0)            ; 1.3 (1.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax72|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                                                                ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                                        ; 5.0 (5.0)            ; 6.3 (5.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax72|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                            ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                                ; 0.0 (0.0)            ; 1.3 (1.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax72|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                                     |m20k_rdaddr_inst|                                                                                                         ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax72|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                                                             ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax72|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                                                                   ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |m20k_wraddr_inst|                                                                                                         ; 0.7 (0.0)            ; 1.7 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax72|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                                                             ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 0.7 (0.7)            ; 1.7 (1.7)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax72|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                                                                   ; fibonacci_lfsr                                                   ; N/A          ;
;                      |thei_llvm_fpga_mem_memdep_23_atax73|                                                                                                     ; 105.2 (0.0)          ; 119.3 (0.0)                      ; 14.2 (0.0)                                        ; 0.0 (0.0)                        ; 60.0 (0.0)           ; 74 (0)              ; 92 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_23_atax73                                                                                                                                                                                                                                                                                                                                                                              ; atax_i_llvm_fpga_mem_memdep_23_0                                 ; N/A          ;
;                         |thei_llvm_fpga_mem_memdep_23_atax1|                                                                                                   ; 105.2 (0.0)          ; 119.3 (0.0)                      ; 14.2 (0.0)                                        ; 0.0 (0.0)                        ; 60.0 (0.0)           ; 74 (0)              ; 92 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_23_atax73|thei_llvm_fpga_mem_memdep_23_atax1                                                                                                                                                                                                                                                                                                                                           ; lsu_top                                                          ; N/A          ;
;                            |pipelined_write|                                                                                                                   ; 105.2 (12.0)         ; 119.3 (12.0)                     ; 14.2 (0.0)                                        ; 0.0 (0.0)                        ; 60.0 (0.0)           ; 74 (21)             ; 92 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_23_atax73|thei_llvm_fpga_mem_memdep_23_atax1|pipelined_write                                                                                                                                                                                                                                                                                                                           ; lsu_pipelined_write                                              ; N/A          ;
;                               |data_fifo|                                                                                                                      ; 66.5 (0.0)           ; 75.3 (0.0)                       ; 8.8 (0.0)                                         ; 0.0 (0.0)                        ; 50.0 (0.0)           ; 26 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_23_atax73|thei_llvm_fpga_mem_memdep_23_atax1|pipelined_write|data_fifo                                                                                                                                                                                                                                                                                                                 ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                  ; 66.5 (3.5)           ; 75.3 (4.8)                       ; 8.8 (1.3)                                         ; 0.0 (0.0)                        ; 50.0 (0.0)           ; 26 (7)              ; 39 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_23_atax73|thei_llvm_fpga_mem_memdep_23_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                      ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_23_atax73|thei_llvm_fpga_mem_memdep_23_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                                                          ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_23_atax73|thei_llvm_fpga_mem_memdep_23_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                      ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_23_atax73|thei_llvm_fpga_mem_memdep_23_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                                                      ; 50.0 (0.0)           ; 50.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 50.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_23_atax73|thei_llvm_fpga_mem_memdep_23_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                  ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                        ; 50.0 (50.0)          ; 50.0 (50.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 50.0 (50.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_23_atax73|thei_llvm_fpga_mem_memdep_23_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                   ; dpram_up42                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                                        ; 5.3 (5.3)            ; 7.5 (6.0)                        ; 2.2 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_23_atax73|thei_llvm_fpga_mem_memdep_23_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                    ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_23_atax73|thei_llvm_fpga_mem_memdep_23_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                             ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                                         ; 1.2 (0.0)            ; 2.5 (0.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_23_atax73|thei_llvm_fpga_mem_memdep_23_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                     ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 1.2 (1.2)            ; 2.5 (2.5)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_23_atax73|thei_llvm_fpga_mem_memdep_23_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                           ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                                         ; 1.5 (0.0)            ; 2.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_23_atax73|thei_llvm_fpga_mem_memdep_23_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                     ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 1.5 (1.5)            ; 2.5 (2.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_23_atax73|thei_llvm_fpga_mem_memdep_23_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                           ; fibonacci_lfsr                                                   ; N/A          ;
;                               |nop_fifo|                                                                                                                       ; 26.3 (0.0)           ; 32.0 (0.0)                       ; 5.7 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 27 (0)              ; 41 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_23_atax73|thei_llvm_fpga_mem_memdep_23_atax1|pipelined_write|nop_fifo                                                                                                                                                                                                                                                                                                                  ; hld_fifo                                                         ; N/A          ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                                                                         ; 26.3 (4.0)           ; 32.0 (4.7)                       ; 5.7 (0.7)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 27 (8)              ; 41 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_23_atax73|thei_llvm_fpga_mem_memdep_23_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                                                              ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_23_atax73|thei_llvm_fpga_mem_memdep_23_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                       ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                                                                 ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_23_atax73|thei_llvm_fpga_mem_memdep_23_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                                                                                     ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                        ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_23_atax73|thei_llvm_fpga_mem_memdep_23_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                                                                      ; dpram_m242                                                       ; N/A          ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                                                                   ; 4.8 (5.0)            ; 6.3 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_23_atax73|thei_llvm_fpga_mem_memdep_23_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                                                                       ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                                ; -0.2 (-0.2)          ; 1.3 (1.3)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_23_atax73|thei_llvm_fpga_mem_memdep_23_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                                                                ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                                        ; 4.5 (4.5)            ; 6.5 (5.0)                        ; 2.0 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_23_atax73|thei_llvm_fpga_mem_memdep_23_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                            ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_23_atax73|thei_llvm_fpga_mem_memdep_23_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                                     |m20k_rdaddr_inst|                                                                                                         ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_23_atax73|thei_llvm_fpga_mem_memdep_23_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                                                             ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_23_atax73|thei_llvm_fpga_mem_memdep_23_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                                                                   ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |m20k_wraddr_inst|                                                                                                         ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_23_atax73|thei_llvm_fpga_mem_memdep_23_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                                                             ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_23_atax73|thei_llvm_fpga_mem_memdep_23_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                                                                   ; fibonacci_lfsr                                                   ; N/A          ;
;                      |thei_llvm_fpga_mem_memdep_27_atax74|                                                                                                     ; 104.4 (0.0)          ; 118.5 (0.0)                      ; 15.6 (0.0)                                        ; 1.5 (0.0)                        ; 60.0 (0.0)           ; 75 (0)              ; 92 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_27_atax74                                                                                                                                                                                                                                                                                                                                                                              ; atax_i_llvm_fpga_mem_memdep_27_0                                 ; N/A          ;
;                         |thei_llvm_fpga_mem_memdep_27_atax1|                                                                                                   ; 104.4 (0.0)          ; 118.5 (0.0)                      ; 15.6 (0.0)                                        ; 1.5 (0.0)                        ; 60.0 (0.0)           ; 75 (0)              ; 92 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_27_atax74|thei_llvm_fpga_mem_memdep_27_atax1                                                                                                                                                                                                                                                                                                                                           ; lsu_top                                                          ; N/A          ;
;                            |pipelined_write|                                                                                                                   ; 104.4 (11.7)         ; 118.5 (12.5)                     ; 15.6 (0.8)                                        ; 1.5 (0.0)                        ; 60.0 (0.0)           ; 75 (22)             ; 92 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_27_atax74|thei_llvm_fpga_mem_memdep_27_atax1|pipelined_write                                                                                                                                                                                                                                                                                                                           ; lsu_pipelined_write                                              ; N/A          ;
;                               |data_fifo|                                                                                                                      ; 67.2 (0.0)           ; 73.7 (0.0)                       ; 7.0 (0.0)                                         ; 0.5 (0.0)                        ; 50.0 (0.0)           ; 26 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_27_atax74|thei_llvm_fpga_mem_memdep_27_atax1|pipelined_write|data_fifo                                                                                                                                                                                                                                                                                                                 ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                  ; 67.2 (3.8)           ; 73.7 (4.0)                       ; 7.0 (0.2)                                         ; 0.5 (0.0)                        ; 50.0 (0.0)           ; 26 (7)              ; 39 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_27_atax74|thei_llvm_fpga_mem_memdep_27_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                      ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_27_atax74|thei_llvm_fpga_mem_memdep_27_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                                                          ; 5.5 (5.5)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_27_atax74|thei_llvm_fpga_mem_memdep_27_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                      ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_27_atax74|thei_llvm_fpga_mem_memdep_27_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                                                      ; 50.0 (0.0)           ; 50.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 50.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_27_atax74|thei_llvm_fpga_mem_memdep_27_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                  ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                        ; 50.0 (50.0)          ; 50.0 (50.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 50.0 (50.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_27_atax74|thei_llvm_fpga_mem_memdep_27_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                   ; dpram_up42                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                                        ; 5.3 (5.5)            ; 7.5 (6.0)                        ; 2.2 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_27_atax74|thei_llvm_fpga_mem_memdep_27_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                    ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                                ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_27_atax74|thei_llvm_fpga_mem_memdep_27_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                             ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                                         ; 1.5 (0.0)            ; 1.7 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_27_atax74|thei_llvm_fpga_mem_memdep_27_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                     ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 1.5 (1.5)            ; 1.7 (1.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_27_atax74|thei_llvm_fpga_mem_memdep_27_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                           ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                                         ; 1.0 (0.0)            ; 2.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_27_atax74|thei_llvm_fpga_mem_memdep_27_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                     ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 1.0 (1.0)            ; 2.5 (2.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_27_atax74|thei_llvm_fpga_mem_memdep_27_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                           ; fibonacci_lfsr                                                   ; N/A          ;
;                               |nop_fifo|                                                                                                                       ; 25.5 (0.0)           ; 32.3 (0.0)                       ; 7.8 (0.0)                                         ; 1.0 (0.0)                        ; 10.0 (0.0)           ; 27 (0)              ; 41 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_27_atax74|thei_llvm_fpga_mem_memdep_27_atax1|pipelined_write|nop_fifo                                                                                                                                                                                                                                                                                                                  ; hld_fifo                                                         ; N/A          ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                                                                         ; 25.5 (4.2)           ; 32.3 (5.0)                       ; 7.8 (0.8)                                         ; 1.0 (0.0)                        ; 10.0 (0.0)           ; 27 (8)              ; 41 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_27_atax74|thei_llvm_fpga_mem_memdep_27_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                                                              ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_27_atax74|thei_llvm_fpga_mem_memdep_27_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                       ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                                                                 ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_27_atax74|thei_llvm_fpga_mem_memdep_27_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                                                                                     ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                        ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_27_atax74|thei_llvm_fpga_mem_memdep_27_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                                                                      ; dpram_m242                                                       ; N/A          ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                                                                   ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_27_atax74|thei_llvm_fpga_mem_memdep_27_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                                                                       ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_27_atax74|thei_llvm_fpga_mem_memdep_27_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                                                                ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                                        ; 4.8 (5.0)            ; 6.3 (5.0)                        ; 2.0 (0.5)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_27_atax74|thei_llvm_fpga_mem_memdep_27_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                            ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                                ; -0.2 (-0.2)          ; 1.3 (1.3)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_27_atax74|thei_llvm_fpga_mem_memdep_27_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                                     |m20k_rdaddr_inst|                                                                                                         ; 0.8 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_27_atax74|thei_llvm_fpga_mem_memdep_27_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                                                             ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_27_atax74|thei_llvm_fpga_mem_memdep_27_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                                                                   ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |m20k_wraddr_inst|                                                                                                         ; 0.8 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_27_atax74|thei_llvm_fpga_mem_memdep_27_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                                                             ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_27_atax74|thei_llvm_fpga_mem_memdep_27_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                                                                   ; fibonacci_lfsr                                                   ; N/A          ;
;                      |thei_llvm_fpga_mem_memdep_32_atax75|                                                                                                     ; 106.1 (0.0)          ; 119.2 (0.0)                      ; 14.6 (0.0)                                        ; 1.5 (0.0)                        ; 60.0 (0.0)           ; 75 (0)              ; 92 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_32_atax75                                                                                                                                                                                                                                                                                                                                                                              ; atax_i_llvm_fpga_mem_memdep_32_0                                 ; N/A          ;
;                         |thei_llvm_fpga_mem_memdep_32_atax1|                                                                                                   ; 106.1 (0.0)          ; 119.2 (0.0)                      ; 14.6 (0.0)                                        ; 1.5 (0.0)                        ; 60.0 (0.0)           ; 75 (0)              ; 92 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_32_atax75|thei_llvm_fpga_mem_memdep_32_atax1                                                                                                                                                                                                                                                                                                                                           ; lsu_top                                                          ; N/A          ;
;                            |pipelined_write|                                                                                                                   ; 106.1 (11.2)         ; 119.2 (11.7)                     ; 14.6 (0.4)                                        ; 1.5 (0.0)                        ; 60.0 (0.0)           ; 75 (22)             ; 92 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_32_atax75|thei_llvm_fpga_mem_memdep_32_atax1|pipelined_write                                                                                                                                                                                                                                                                                                                           ; lsu_pipelined_write                                              ; N/A          ;
;                               |data_fifo|                                                                                                                      ; 69.5 (0.0)           ; 75.2 (0.0)                       ; 7.2 (0.0)                                         ; 1.5 (0.0)                        ; 50.0 (0.0)           ; 26 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_32_atax75|thei_llvm_fpga_mem_memdep_32_atax1|pipelined_write|data_fifo                                                                                                                                                                                                                                                                                                                 ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                  ; 69.5 (4.1)           ; 75.2 (4.8)                       ; 7.2 (0.8)                                         ; 1.5 (0.1)                        ; 50.0 (0.0)           ; 26 (7)              ; 39 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_32_atax75|thei_llvm_fpga_mem_memdep_32_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                      ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_32_atax75|thei_llvm_fpga_mem_memdep_32_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                                                          ; 5.7 (5.5)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.7 (0.5)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_32_atax75|thei_llvm_fpga_mem_memdep_32_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                      ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                                ; 0.2 (0.2)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_32_atax75|thei_llvm_fpga_mem_memdep_32_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                                                      ; 50.0 (0.0)           ; 50.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 50.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_32_atax75|thei_llvm_fpga_mem_memdep_32_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                  ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                        ; 50.0 (50.0)          ; 50.0 (50.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 50.0 (50.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_32_atax75|thei_llvm_fpga_mem_memdep_32_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                   ; dpram_up42                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                                        ; 6.7 (6.5)            ; 7.8 (6.5)                        ; 1.8 (0.5)                                         ; 0.7 (0.5)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_32_atax75|thei_llvm_fpga_mem_memdep_32_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                    ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                                ; 0.2 (0.2)            ; 1.3 (1.3)                        ; 1.3 (1.3)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_32_atax75|thei_llvm_fpga_mem_memdep_32_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                             ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                                         ; 1.5 (0.0)            ; 2.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_32_atax75|thei_llvm_fpga_mem_memdep_32_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                     ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 1.5 (1.5)            ; 2.5 (2.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_32_atax75|thei_llvm_fpga_mem_memdep_32_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                           ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                                         ; 1.5 (0.0)            ; 2.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_32_atax75|thei_llvm_fpga_mem_memdep_32_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                     ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 1.5 (1.5)            ; 2.0 (2.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_32_atax75|thei_llvm_fpga_mem_memdep_32_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                           ; fibonacci_lfsr                                                   ; N/A          ;
;                               |nop_fifo|                                                                                                                       ; 25.3 (0.0)           ; 32.3 (0.0)                       ; 7.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 27 (0)              ; 41 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_32_atax75|thei_llvm_fpga_mem_memdep_32_atax1|pipelined_write|nop_fifo                                                                                                                                                                                                                                                                                                                  ; hld_fifo                                                         ; N/A          ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                                                                         ; 25.3 (3.7)           ; 32.3 (4.8)                       ; 7.0 (1.2)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 27 (8)              ; 41 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_32_atax75|thei_llvm_fpga_mem_memdep_32_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                                                              ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_32_atax75|thei_llvm_fpga_mem_memdep_32_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                       ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                                                                 ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_32_atax75|thei_llvm_fpga_mem_memdep_32_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                                                                                     ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                        ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_32_atax75|thei_llvm_fpga_mem_memdep_32_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                                                                      ; dpram_m242                                                       ; N/A          ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                                                                   ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_32_atax75|thei_llvm_fpga_mem_memdep_32_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                                                                       ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_32_atax75|thei_llvm_fpga_mem_memdep_32_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                                                                ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                                        ; 4.5 (4.5)            ; 6.5 (5.0)                        ; 2.0 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_32_atax75|thei_llvm_fpga_mem_memdep_32_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                            ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_32_atax75|thei_llvm_fpga_mem_memdep_32_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                                     |m20k_rdaddr_inst|                                                                                                         ; 1.0 (0.0)            ; 1.5 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_32_atax75|thei_llvm_fpga_mem_memdep_32_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                                                             ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_32_atax75|thei_llvm_fpga_mem_memdep_32_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                                                                   ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |m20k_wraddr_inst|                                                                                                         ; 1.2 (0.0)            ; 1.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_32_atax75|thei_llvm_fpga_mem_memdep_32_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                                                             ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 1.2 (1.2)            ; 1.5 (1.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_32_atax75|thei_llvm_fpga_mem_memdep_32_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                                                                   ; fibonacci_lfsr                                                   ; N/A          ;
;                      |thei_llvm_fpga_mem_memdep_39_atax76|                                                                                                     ; 103.2 (0.0)          ; 120.7 (0.0)                      ; 17.5 (0.0)                                        ; 0.0 (0.0)                        ; 60.0 (0.0)           ; 74 (0)              ; 92 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_39_atax76                                                                                                                                                                                                                                                                                                                                                                              ; atax_i_llvm_fpga_mem_memdep_39_0                                 ; N/A          ;
;                         |thei_llvm_fpga_mem_memdep_39_atax1|                                                                                                   ; 103.2 (0.0)          ; 120.7 (0.0)                      ; 17.5 (0.0)                                        ; 0.0 (0.0)                        ; 60.0 (0.0)           ; 74 (0)              ; 92 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_39_atax76|thei_llvm_fpga_mem_memdep_39_atax1                                                                                                                                                                                                                                                                                                                                           ; lsu_top                                                          ; N/A          ;
;                            |pipelined_write|                                                                                                                   ; 103.2 (11.5)         ; 120.7 (11.5)                     ; 17.5 (0.0)                                        ; 0.0 (0.0)                        ; 60.0 (0.0)           ; 74 (22)             ; 92 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_39_atax76|thei_llvm_fpga_mem_memdep_39_atax1|pipelined_write                                                                                                                                                                                                                                                                                                                           ; lsu_pipelined_write                                              ; N/A          ;
;                               |data_fifo|                                                                                                                      ; 65.3 (0.0)           ; 76.0 (0.0)                       ; 10.7 (0.0)                                        ; 0.0 (0.0)                        ; 50.0 (0.0)           ; 25 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_39_atax76|thei_llvm_fpga_mem_memdep_39_atax1|pipelined_write|data_fifo                                                                                                                                                                                                                                                                                                                 ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                  ; 65.3 (3.3)           ; 76.0 (4.5)                       ; 10.7 (1.2)                                        ; 0.0 (0.0)                        ; 50.0 (0.0)           ; 25 (6)              ; 39 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_39_atax76|thei_llvm_fpga_mem_memdep_39_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                      ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_39_atax76|thei_llvm_fpga_mem_memdep_39_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                                                          ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_39_atax76|thei_llvm_fpga_mem_memdep_39_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                      ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_39_atax76|thei_llvm_fpga_mem_memdep_39_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                                                      ; 50.0 (0.0)           ; 50.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 50.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_39_atax76|thei_llvm_fpga_mem_memdep_39_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                  ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                        ; 50.0 (50.0)          ; 50.0 (50.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 50.0 (50.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_39_atax76|thei_llvm_fpga_mem_memdep_39_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                   ; dpram_up42                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                                        ; 6.0 (5.7)            ; 8.5 (7.0)                        ; 2.5 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_39_atax76|thei_llvm_fpga_mem_memdep_39_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                    ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                                ; 0.3 (0.3)            ; 1.5 (1.5)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_39_atax76|thei_llvm_fpga_mem_memdep_39_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                             ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                                         ; 0.5 (0.0)            ; 2.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_39_atax76|thei_llvm_fpga_mem_memdep_39_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                     ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 0.5 (0.5)            ; 2.5 (2.5)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_39_atax76|thei_llvm_fpga_mem_memdep_39_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                           ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                                         ; 0.5 (0.0)            ; 2.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_39_atax76|thei_llvm_fpga_mem_memdep_39_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                     ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 0.5 (0.5)            ; 2.5 (2.5)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_39_atax76|thei_llvm_fpga_mem_memdep_39_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                           ; fibonacci_lfsr                                                   ; N/A          ;
;                               |nop_fifo|                                                                                                                       ; 25.7 (0.0)           ; 33.2 (0.0)                       ; 7.5 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 27 (0)              ; 41 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_39_atax76|thei_llvm_fpga_mem_memdep_39_atax1|pipelined_write|nop_fifo                                                                                                                                                                                                                                                                                                                  ; hld_fifo                                                         ; N/A          ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                                                                         ; 25.7 (3.8)           ; 33.2 (4.8)                       ; 7.5 (1.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 27 (8)              ; 41 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_39_atax76|thei_llvm_fpga_mem_memdep_39_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                                                              ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_39_atax76|thei_llvm_fpga_mem_memdep_39_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                       ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                                                                 ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_39_atax76|thei_llvm_fpga_mem_memdep_39_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                                                                                     ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                        ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_39_atax76|thei_llvm_fpga_mem_memdep_39_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                                                                      ; dpram_m242                                                       ; N/A          ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                                                                   ; 4.5 (4.5)            ; 6.5 (5.0)                        ; 2.0 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_39_atax76|thei_llvm_fpga_mem_memdep_39_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                                                                       ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_39_atax76|thei_llvm_fpga_mem_memdep_39_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                                                                ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                                        ; 5.0 (5.0)            ; 7.0 (5.5)                        ; 2.0 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_39_atax76|thei_llvm_fpga_mem_memdep_39_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                            ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_39_atax76|thei_llvm_fpga_mem_memdep_39_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                                     |m20k_rdaddr_inst|                                                                                                         ; 1.2 (0.0)            ; 1.7 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_39_atax76|thei_llvm_fpga_mem_memdep_39_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                                                             ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 1.2 (1.2)            ; 1.7 (1.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_39_atax76|thei_llvm_fpga_mem_memdep_39_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                                                                   ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |m20k_wraddr_inst|                                                                                                         ; 1.2 (0.0)            ; 1.7 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_39_atax76|thei_llvm_fpga_mem_memdep_39_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                                                             ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 1.2 (1.2)            ; 1.7 (1.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_39_atax76|thei_llvm_fpga_mem_memdep_39_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                                                                   ; fibonacci_lfsr                                                   ; N/A          ;
;                      |thei_llvm_fpga_pipeline_keep_going_atax2|                                                                                                ; 16.7 (0.0)           ; 17.0 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_pipeline_keep_going_atax2                                                                                                                                                                                                                                                                                                                                                                         ; atax_i_llvm_fpga_pipeline_keep_going_0                           ; N/A          ;
;                         |thei_llvm_fpga_pipeline_keep_going_atax1|                                                                                             ; 16.0 (0.0)           ; 16.2 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_pipeline_keep_going_atax2|thei_llvm_fpga_pipeline_keep_going_atax1                                                                                                                                                                                                                                                                                                                                ; acl_pipeline                                                     ; N/A          ;
;                            |pop1|                                                                                                                              ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_pipeline_keep_going_atax2|thei_llvm_fpga_pipeline_keep_going_atax1|pop1                                                                                                                                                                                                                                                                                                                           ; acl_pop                                                          ; N/A          ;
;                            |pop2|                                                                                                                              ; 2.7 (2.7)            ; 2.8 (2.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_pipeline_keep_going_atax2|thei_llvm_fpga_pipeline_keep_going_atax1|pop2                                                                                                                                                                                                                                                                                                                           ; acl_pop                                                          ; N/A          ;
;                            |push|                                                                                                                              ; 11.9 (1.2)           ; 11.9 (1.2)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (3)              ; 12 (2)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_pipeline_keep_going_atax2|thei_llvm_fpga_pipeline_keep_going_atax1|push                                                                                                                                                                                                                                                                                                                           ; acl_push                                                         ; N/A          ;
;                               |fifo|                                                                                                                           ; 10.7 (0.0)           ; 10.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_pipeline_keep_going_atax2|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo                                                                                                                                                                                                                                                                                                                      ; acl_data_fifo                                                    ; N/A          ;
;                                  |fifo|                                                                                                                        ; 8.0 (1.7)            ; 8.5 (2.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (5)              ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_pipeline_keep_going_atax2|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo|fifo                                                                                                                                                                                                                                                                                                                 ; acl_data_fifo                                                    ; N/A          ;
;                                     |fifo|                                                                                                                     ; 6.3 (6.3)            ; 6.3 (6.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_pipeline_keep_going_atax2|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo|fifo|fifo                                                                                                                                                                                                                                                                                                            ; acl_ll_fifo                                                      ; N/A          ;
;                                  |staging_reg|                                                                                                                 ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_pipeline_keep_going_atax2|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo|staging_reg                                                                                                                                                                                                                                                                                                          ; acl_staging_reg                                                  ; N/A          ;
;                         |thei_llvm_fpga_pipeline_keep_going_atax2_reg|                                                                                         ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_pipeline_keep_going_atax2|thei_llvm_fpga_pipeline_keep_going_atax2_reg                                                                                                                                                                                                                                                                                                                            ; atax_i_llvm_fpga_pipeline_keep_going_2_reg                       ; N/A          ;
;                      |thei_llvm_fpga_pop_i1_memdep_phi17_pop23_atax5|                                                                                          ; 1.5 (0.0)            ; 1.8 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_pop_i1_memdep_phi17_pop23_atax5                                                                                                                                                                                                                                                                                                                                                                   ; atax_i_llvm_fpga_pop_i1_memdep_phi17_pop23_0                     ; N/A          ;
;                         |thei_llvm_fpga_pop_i1_memdep_phi17_pop23_atax1|                                                                                       ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_pop_i1_memdep_phi17_pop23_atax5|thei_llvm_fpga_pop_i1_memdep_phi17_pop23_atax1                                                                                                                                                                                                                                                                                                                    ; acl_pop                                                          ; N/A          ;
;                         |thei_llvm_fpga_pop_i1_memdep_phi17_pop23_atax5_reg|                                                                                   ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_pop_i1_memdep_phi17_pop23_atax5|thei_llvm_fpga_pop_i1_memdep_phi17_pop23_atax5_reg                                                                                                                                                                                                                                                                                                                ; atax_i_llvm_fpga_pop_i1_memdep_phi17_pop23_5_reg                 ; N/A          ;
;                      |thei_llvm_fpga_pop_i1_memdep_phi19_pop24_atax6|                                                                                          ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_pop_i1_memdep_phi19_pop24_atax6                                                                                                                                                                                                                                                                                                                                                                   ; atax_i_llvm_fpga_pop_i1_memdep_phi19_pop24_0                     ; N/A          ;
;                         |thei_llvm_fpga_pop_i1_memdep_phi19_pop24_atax6_reg|                                                                                   ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_pop_i1_memdep_phi19_pop24_atax6|thei_llvm_fpga_pop_i1_memdep_phi19_pop24_atax6_reg                                                                                                                                                                                                                                                                                                                ; atax_i_llvm_fpga_pop_i1_memdep_phi19_pop24_6_reg                 ; N/A          ;
;                      |thei_llvm_fpga_pop_i1_memdep_phi21_pop25_atax7|                                                                                          ; 1.3 (0.0)            ; 1.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_pop_i1_memdep_phi21_pop25_atax7                                                                                                                                                                                                                                                                                                                                                                   ; atax_i_llvm_fpga_pop_i1_memdep_phi21_pop25_0                     ; N/A          ;
;                         |thei_llvm_fpga_pop_i1_memdep_phi21_pop25_atax1|                                                                                       ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_pop_i1_memdep_phi21_pop25_atax7|thei_llvm_fpga_pop_i1_memdep_phi21_pop25_atax1                                                                                                                                                                                                                                                                                                                    ; acl_pop                                                          ; N/A          ;
;                         |thei_llvm_fpga_pop_i1_memdep_phi21_pop25_atax7_reg|                                                                                   ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_pop_i1_memdep_phi21_pop25_atax7|thei_llvm_fpga_pop_i1_memdep_phi21_pop25_atax7_reg                                                                                                                                                                                                                                                                                                                ; atax_i_llvm_fpga_pop_i1_memdep_phi21_pop25_7_reg                 ; N/A          ;
;                      |thei_llvm_fpga_pop_i1_memdep_phi24_pop26_atax8|                                                                                          ; 1.3 (0.0)            ; 1.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_pop_i1_memdep_phi24_pop26_atax8                                                                                                                                                                                                                                                                                                                                                                   ; atax_i_llvm_fpga_pop_i1_memdep_phi24_pop26_0                     ; N/A          ;
;                         |thei_llvm_fpga_pop_i1_memdep_phi24_pop26_atax1|                                                                                       ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_pop_i1_memdep_phi24_pop26_atax8|thei_llvm_fpga_pop_i1_memdep_phi24_pop26_atax1                                                                                                                                                                                                                                                                                                                    ; acl_pop                                                          ; N/A          ;
;                         |thei_llvm_fpga_pop_i1_memdep_phi24_pop26_atax8_reg|                                                                                   ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_pop_i1_memdep_phi24_pop26_atax8|thei_llvm_fpga_pop_i1_memdep_phi24_pop26_atax8_reg                                                                                                                                                                                                                                                                                                                ; atax_i_llvm_fpga_pop_i1_memdep_phi24_pop26_8_reg                 ; N/A          ;
;                      |thei_llvm_fpga_pop_i1_memdep_phi28_pop27_atax9|                                                                                          ; 2.0 (0.0)            ; 2.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_pop_i1_memdep_phi28_pop27_atax9                                                                                                                                                                                                                                                                                                                                                                   ; atax_i_llvm_fpga_pop_i1_memdep_phi28_pop27_0                     ; N/A          ;
;                         |thei_llvm_fpga_pop_i1_memdep_phi28_pop27_atax1|                                                                                       ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_pop_i1_memdep_phi28_pop27_atax9|thei_llvm_fpga_pop_i1_memdep_phi28_pop27_atax1                                                                                                                                                                                                                                                                                                                    ; acl_pop                                                          ; N/A          ;
;                         |thei_llvm_fpga_pop_i1_memdep_phi28_pop27_atax9_reg|                                                                                   ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_pop_i1_memdep_phi28_pop27_atax9|thei_llvm_fpga_pop_i1_memdep_phi28_pop27_atax9_reg                                                                                                                                                                                                                                                                                                                ; atax_i_llvm_fpga_pop_i1_memdep_phi28_pop27_9_reg                 ; N/A          ;
;                      |thei_llvm_fpga_pop_i1_memdep_phi33_pop28_atax10|                                                                                         ; 1.5 (0.0)            ; 1.7 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_pop_i1_memdep_phi33_pop28_atax10                                                                                                                                                                                                                                                                                                                                                                  ; atax_i_llvm_fpga_pop_i1_memdep_phi33_pop28_0                     ; N/A          ;
;                         |thei_llvm_fpga_pop_i1_memdep_phi33_pop28_atax1|                                                                                       ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_pop_i1_memdep_phi33_pop28_atax10|thei_llvm_fpga_pop_i1_memdep_phi33_pop28_atax1                                                                                                                                                                                                                                                                                                                   ; acl_pop                                                          ; N/A          ;
;                         |thei_llvm_fpga_pop_i1_memdep_phi33_pop28_atax10_reg|                                                                                  ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_pop_i1_memdep_phi33_pop28_atax10|thei_llvm_fpga_pop_i1_memdep_phi33_pop28_atax10_reg                                                                                                                                                                                                                                                                                                              ; atax_i_llvm_fpga_pop_i1_memdep_phi33_pop28_10_reg                ; N/A          ;
;                      |thei_llvm_fpga_pop_i1_memdep_phi40_pop29_atax11|                                                                                         ; 1.7 (0.0)            ; 1.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_pop_i1_memdep_phi40_pop29_atax11                                                                                                                                                                                                                                                                                                                                                                  ; atax_i_llvm_fpga_pop_i1_memdep_phi40_pop29_0                     ; N/A          ;
;                         |thei_llvm_fpga_pop_i1_memdep_phi40_pop29_atax1|                                                                                       ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_pop_i1_memdep_phi40_pop29_atax11|thei_llvm_fpga_pop_i1_memdep_phi40_pop29_atax1                                                                                                                                                                                                                                                                                                                   ; acl_pop                                                          ; N/A          ;
;                         |thei_llvm_fpga_pop_i1_memdep_phi40_pop29_atax11_reg|                                                                                  ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_pop_i1_memdep_phi40_pop29_atax11|thei_llvm_fpga_pop_i1_memdep_phi40_pop29_atax11_reg                                                                                                                                                                                                                                                                                                              ; atax_i_llvm_fpga_pop_i1_memdep_phi40_pop29_11_reg                ; N/A          ;
;                      |thei_llvm_fpga_pop_i32_i_334_pop22_atax4|                                                                                                ; 16.1 (0.0)           ; 15.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 31 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_pop_i32_i_334_pop22_atax4                                                                                                                                                                                                                                                                                                                                                                         ; atax_i_llvm_fpga_pop_i32_i_334_pop22_0                           ; N/A          ;
;                         |thei_llvm_fpga_pop_i32_i_334_pop22_atax4_reg|                                                                                         ; 16.1 (16.1)          ; 15.7 (15.7)                      ; 0.0 (0.0)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 1 (1)               ; 31 (31)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_pop_i32_i_334_pop22_atax4|thei_llvm_fpga_pop_i32_i_334_pop22_atax4_reg                                                                                                                                                                                                                                                                                                                            ; atax_i_llvm_fpga_pop_i32_i_334_pop22_4_reg                       ; N/A          ;
;                      |thei_llvm_fpga_pop_i4_cleanups_pop31_atax1|                                                                                              ; 2.0 (0.0)            ; 2.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_pop_i4_cleanups_pop31_atax1                                                                                                                                                                                                                                                                                                                                                                       ; atax_i_llvm_fpga_pop_i4_cleanups_pop31_0                         ; N/A          ;
;                         |thei_llvm_fpga_pop_i4_cleanups_pop31_atax1_reg|                                                                                       ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_pop_i4_cleanups_pop31_atax1|thei_llvm_fpga_pop_i4_cleanups_pop31_atax1_reg                                                                                                                                                                                                                                                                                                                        ; atax_i_llvm_fpga_pop_i4_cleanups_pop31_1_reg                     ; N/A          ;
;                      |thei_llvm_fpga_pop_i4_fpga_indvars_iv58_pop21_atax12|                                                                                    ; 2.5 (0.0)            ; 2.8 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_pop_i4_fpga_indvars_iv58_pop21_atax12                                                                                                                                                                                                                                                                                                                                                             ; atax_i_llvm_fpga_pop_i4_fpga_indvars_iv58_pop21_0                ; N/A          ;
;                         |thei_llvm_fpga_pop_i4_fpga_indvars_iv58_pop21_atax1|                                                                                  ; 1.0 (1.0)            ; 1.1 (1.1)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_pop_i4_fpga_indvars_iv58_pop21_atax12|thei_llvm_fpga_pop_i4_fpga_indvars_iv58_pop21_atax1                                                                                                                                                                                                                                                                                                         ; acl_pop                                                          ; N/A          ;
;                         |thei_llvm_fpga_pop_i4_fpga_indvars_iv58_pop21_atax12_reg|                                                                             ; 1.5 (1.5)            ; 1.8 (1.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_pop_i4_fpga_indvars_iv58_pop21_atax12|thei_llvm_fpga_pop_i4_fpga_indvars_iv58_pop21_atax12_reg                                                                                                                                                                                                                                                                                                    ; atax_i_llvm_fpga_pop_i4_fpga_indvars_iv58_pop21_12_reg           ; N/A          ;
;                      |thei_llvm_fpga_pop_i4_initerations_pop30_atax3|                                                                                          ; 1.2 (0.0)            ; 1.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_pop_i4_initerations_pop30_atax3                                                                                                                                                                                                                                                                                                                                                                   ; atax_i_llvm_fpga_pop_i4_initerations_pop30_0                     ; N/A          ;
;                         |thei_llvm_fpga_pop_i4_initerations_pop30_atax1|                                                                                       ; 0.4 (0.4)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_pop_i4_initerations_pop30_atax3|thei_llvm_fpga_pop_i4_initerations_pop30_atax1                                                                                                                                                                                                                                                                                                                    ; acl_pop                                                          ; N/A          ;
;                         |thei_llvm_fpga_pop_i4_initerations_pop30_atax3_reg|                                                                                   ; 0.9 (0.9)            ; 1.2 (1.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_pop_i4_initerations_pop30_atax3|thei_llvm_fpga_pop_i4_initerations_pop30_atax3_reg                                                                                                                                                                                                                                                                                                                ; atax_i_llvm_fpga_pop_i4_initerations_pop30_3_reg                 ; N/A          ;
;                      |thei_llvm_fpga_push_i1_lastiniteration_atax56|                                                                                           ; 8.7 (0.0)            ; 9.0 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_lastiniteration_atax56                                                                                                                                                                                                                                                                                                                                                                    ; atax_i_llvm_fpga_push_i1_lastiniteration_0                       ; N/A          ;
;                         |thei_llvm_fpga_push_i1_lastiniteration_atax1|                                                                                         ; 8.7 (1.5)            ; 9.0 (1.5)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (2)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_lastiniteration_atax56|thei_llvm_fpga_push_i1_lastiniteration_atax1                                                                                                                                                                                                                                                                                                                       ; acl_push                                                         ; N/A          ;
;                            |fifo|                                                                                                                              ; 7.2 (0.0)            ; 7.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_lastiniteration_atax56|thei_llvm_fpga_push_i1_lastiniteration_atax1|fifo                                                                                                                                                                                                                                                                                                                  ; acl_data_fifo                                                    ; N/A          ;
;                               |fifo|                                                                                                                           ; 5.8 (0.8)            ; 5.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (2)              ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_lastiniteration_atax56|thei_llvm_fpga_push_i1_lastiniteration_atax1|fifo|fifo                                                                                                                                                                                                                                                                                                             ; acl_data_fifo                                                    ; N/A          ;
;                                  |fifo|                                                                                                                        ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_lastiniteration_atax56|thei_llvm_fpga_push_i1_lastiniteration_atax1|fifo|fifo|fifo                                                                                                                                                                                                                                                                                                        ; acl_ll_fifo                                                      ; N/A          ;
;                               |staging_reg|                                                                                                                    ; 1.3 (1.3)            ; 1.7 (1.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_lastiniteration_atax56|thei_llvm_fpga_push_i1_lastiniteration_atax1|fifo|staging_reg                                                                                                                                                                                                                                                                                                      ; acl_staging_reg                                                  ; N/A          ;
;                      |thei_llvm_fpga_push_i1_memdep_phi17_push23_atax86|                                                                                       ; 4.3 (0.0)            ; 4.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_memdep_phi17_push23_atax86                                                                                                                                                                                                                                                                                                                                                                ; atax_i_llvm_fpga_push_i1_memdep_phi17_push23_0                   ; N/A          ;
;                         |thei_llvm_fpga_push_i1_memdep_phi17_push23_atax1|                                                                                     ; 4.3 (1.3)            ; 4.5 (1.3)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (2)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_memdep_phi17_push23_atax86|thei_llvm_fpga_push_i1_memdep_phi17_push23_atax1                                                                                                                                                                                                                                                                                                               ; acl_push                                                         ; N/A          ;
;                            |fifo|                                                                                                                              ; 3.0 (0.0)            ; 3.2 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_memdep_phi17_push23_atax86|thei_llvm_fpga_push_i1_memdep_phi17_push23_atax1|fifo                                                                                                                                                                                                                                                                                                          ; acl_data_fifo                                                    ; N/A          ;
;                               |fifo|                                                                                                                           ; 2.0 (0.0)            ; 2.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_memdep_phi17_push23_atax86|thei_llvm_fpga_push_i1_memdep_phi17_push23_atax1|fifo|fifo                                                                                                                                                                                                                                                                                                     ; acl_data_fifo                                                    ; N/A          ;
;                                  |fifo|                                                                                                                        ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_memdep_phi17_push23_atax86|thei_llvm_fpga_push_i1_memdep_phi17_push23_atax1|fifo|fifo|fifo                                                                                                                                                                                                                                                                                                ; acl_ll_fifo                                                      ; N/A          ;
;                               |staging_reg|                                                                                                                    ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_memdep_phi17_push23_atax86|thei_llvm_fpga_push_i1_memdep_phi17_push23_atax1|fifo|staging_reg                                                                                                                                                                                                                                                                                              ; acl_staging_reg                                                  ; N/A          ;
;                      |thei_llvm_fpga_push_i1_memdep_phi19_push24_atax87|                                                                                       ; 4.8 (0.0)            ; 4.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_memdep_phi19_push24_atax87                                                                                                                                                                                                                                                                                                                                                                ; atax_i_llvm_fpga_push_i1_memdep_phi19_push24_0                   ; N/A          ;
;                         |thei_llvm_fpga_push_i1_memdep_phi19_push24_atax1|                                                                                     ; 4.8 (0.5)            ; 4.8 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (1)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_memdep_phi19_push24_atax87|thei_llvm_fpga_push_i1_memdep_phi19_push24_atax1                                                                                                                                                                                                                                                                                                               ; acl_push                                                         ; N/A          ;
;                            |fifo|                                                                                                                              ; 4.3 (0.0)            ; 4.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_memdep_phi19_push24_atax87|thei_llvm_fpga_push_i1_memdep_phi19_push24_atax1|fifo                                                                                                                                                                                                                                                                                                          ; acl_data_fifo                                                    ; N/A          ;
;                               |fifo|                                                                                                                           ; 2.7 (0.3)            ; 2.7 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (1)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_memdep_phi19_push24_atax87|thei_llvm_fpga_push_i1_memdep_phi19_push24_atax1|fifo|fifo                                                                                                                                                                                                                                                                                                     ; acl_data_fifo                                                    ; N/A          ;
;                                  |fifo|                                                                                                                        ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_memdep_phi19_push24_atax87|thei_llvm_fpga_push_i1_memdep_phi19_push24_atax1|fifo|fifo|fifo                                                                                                                                                                                                                                                                                                ; acl_ll_fifo                                                      ; N/A          ;
;                               |staging_reg|                                                                                                                    ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_memdep_phi19_push24_atax87|thei_llvm_fpga_push_i1_memdep_phi19_push24_atax1|fifo|staging_reg                                                                                                                                                                                                                                                                                              ; acl_staging_reg                                                  ; N/A          ;
;                      |thei_llvm_fpga_push_i1_memdep_phi21_push25_atax81|                                                                                       ; 3.0 (0.0)            ; 3.3 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_memdep_phi21_push25_atax81                                                                                                                                                                                                                                                                                                                                                                ; atax_i_llvm_fpga_push_i1_memdep_phi21_push25_0                   ; N/A          ;
;                         |thei_llvm_fpga_push_i1_memdep_phi21_push25_atax1|                                                                                     ; 3.0 (0.3)            ; 3.3 (0.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (1)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_memdep_phi21_push25_atax81|thei_llvm_fpga_push_i1_memdep_phi21_push25_atax1                                                                                                                                                                                                                                                                                                               ; acl_push                                                         ; N/A          ;
;                            |fifo|                                                                                                                              ; 2.7 (0.0)            ; 2.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_memdep_phi21_push25_atax81|thei_llvm_fpga_push_i1_memdep_phi21_push25_atax1|fifo                                                                                                                                                                                                                                                                                                          ; acl_data_fifo                                                    ; N/A          ;
;                               |fifo|                                                                                                                           ; 2.0 (0.0)            ; 2.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_memdep_phi21_push25_atax81|thei_llvm_fpga_push_i1_memdep_phi21_push25_atax1|fifo|fifo                                                                                                                                                                                                                                                                                                     ; acl_data_fifo                                                    ; N/A          ;
;                                  |fifo|                                                                                                                        ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_memdep_phi21_push25_atax81|thei_llvm_fpga_push_i1_memdep_phi21_push25_atax1|fifo|fifo|fifo                                                                                                                                                                                                                                                                                                ; acl_ll_fifo                                                      ; N/A          ;
;                               |staging_reg|                                                                                                                    ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_memdep_phi21_push25_atax81|thei_llvm_fpga_push_i1_memdep_phi21_push25_atax1|fifo|staging_reg                                                                                                                                                                                                                                                                                              ; acl_staging_reg                                                  ; N/A          ;
;                      |thei_llvm_fpga_push_i1_memdep_phi24_push26_atax82|                                                                                       ; 3.2 (0.0)            ; 3.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_memdep_phi24_push26_atax82                                                                                                                                                                                                                                                                                                                                                                ; atax_i_llvm_fpga_push_i1_memdep_phi24_push26_0                   ; N/A          ;
;                         |thei_llvm_fpga_push_i1_memdep_phi24_push26_atax1|                                                                                     ; 3.2 (0.5)            ; 3.2 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (1)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_memdep_phi24_push26_atax82|thei_llvm_fpga_push_i1_memdep_phi24_push26_atax1                                                                                                                                                                                                                                                                                                               ; acl_push                                                         ; N/A          ;
;                            |fifo|                                                                                                                              ; 2.7 (0.0)            ; 2.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_memdep_phi24_push26_atax82|thei_llvm_fpga_push_i1_memdep_phi24_push26_atax1|fifo                                                                                                                                                                                                                                                                                                          ; acl_data_fifo                                                    ; N/A          ;
;                               |fifo|                                                                                                                           ; 2.0 (0.0)            ; 2.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_memdep_phi24_push26_atax82|thei_llvm_fpga_push_i1_memdep_phi24_push26_atax1|fifo|fifo                                                                                                                                                                                                                                                                                                     ; acl_data_fifo                                                    ; N/A          ;
;                                  |fifo|                                                                                                                        ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_memdep_phi24_push26_atax82|thei_llvm_fpga_push_i1_memdep_phi24_push26_atax1|fifo|fifo|fifo                                                                                                                                                                                                                                                                                                ; acl_ll_fifo                                                      ; N/A          ;
;                               |staging_reg|                                                                                                                    ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_memdep_phi24_push26_atax82|thei_llvm_fpga_push_i1_memdep_phi24_push26_atax1|fifo|staging_reg                                                                                                                                                                                                                                                                                              ; acl_staging_reg                                                  ; N/A          ;
;                      |thei_llvm_fpga_push_i1_memdep_phi28_push27_atax83|                                                                                       ; 4.8 (0.0)            ; 5.0 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_memdep_phi28_push27_atax83                                                                                                                                                                                                                                                                                                                                                                ; atax_i_llvm_fpga_push_i1_memdep_phi28_push27_0                   ; N/A          ;
;                         |thei_llvm_fpga_push_i1_memdep_phi28_push27_atax1|                                                                                     ; 4.8 (1.0)            ; 5.0 (1.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (1)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_memdep_phi28_push27_atax83|thei_llvm_fpga_push_i1_memdep_phi28_push27_atax1                                                                                                                                                                                                                                                                                                               ; acl_push                                                         ; N/A          ;
;                            |fifo|                                                                                                                              ; 3.8 (0.0)            ; 4.0 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_memdep_phi28_push27_atax83|thei_llvm_fpga_push_i1_memdep_phi28_push27_atax1|fifo                                                                                                                                                                                                                                                                                                          ; acl_data_fifo                                                    ; N/A          ;
;                               |fifo|                                                                                                                           ; 2.8 (0.5)            ; 3.0 (0.5)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (1)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_memdep_phi28_push27_atax83|thei_llvm_fpga_push_i1_memdep_phi28_push27_atax1|fifo|fifo                                                                                                                                                                                                                                                                                                     ; acl_data_fifo                                                    ; N/A          ;
;                                  |fifo|                                                                                                                        ; 2.2 (2.2)            ; 2.5 (2.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_memdep_phi28_push27_atax83|thei_llvm_fpga_push_i1_memdep_phi28_push27_atax1|fifo|fifo|fifo                                                                                                                                                                                                                                                                                                ; acl_ll_fifo                                                      ; N/A          ;
;                               |staging_reg|                                                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_memdep_phi28_push27_atax83|thei_llvm_fpga_push_i1_memdep_phi28_push27_atax1|fifo|staging_reg                                                                                                                                                                                                                                                                                              ; acl_staging_reg                                                  ; N/A          ;
;                      |thei_llvm_fpga_push_i1_memdep_phi33_push28_atax84|                                                                                       ; 3.0 (0.0)            ; 3.5 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_memdep_phi33_push28_atax84                                                                                                                                                                                                                                                                                                                                                                ; atax_i_llvm_fpga_push_i1_memdep_phi33_push28_0                   ; N/A          ;
;                         |thei_llvm_fpga_push_i1_memdep_phi33_push28_atax1|                                                                                     ; 3.0 (0.5)            ; 3.5 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (1)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_memdep_phi33_push28_atax84|thei_llvm_fpga_push_i1_memdep_phi33_push28_atax1                                                                                                                                                                                                                                                                                                               ; acl_push                                                         ; N/A          ;
;                            |fifo|                                                                                                                              ; 2.5 (0.0)            ; 2.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_memdep_phi33_push28_atax84|thei_llvm_fpga_push_i1_memdep_phi33_push28_atax1|fifo                                                                                                                                                                                                                                                                                                          ; acl_data_fifo                                                    ; N/A          ;
;                               |fifo|                                                                                                                           ; 2.0 (0.0)            ; 2.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_memdep_phi33_push28_atax84|thei_llvm_fpga_push_i1_memdep_phi33_push28_atax1|fifo|fifo                                                                                                                                                                                                                                                                                                     ; acl_data_fifo                                                    ; N/A          ;
;                                  |fifo|                                                                                                                        ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_memdep_phi33_push28_atax84|thei_llvm_fpga_push_i1_memdep_phi33_push28_atax1|fifo|fifo|fifo                                                                                                                                                                                                                                                                                                ; acl_ll_fifo                                                      ; N/A          ;
;                               |staging_reg|                                                                                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_memdep_phi33_push28_atax84|thei_llvm_fpga_push_i1_memdep_phi33_push28_atax1|fifo|staging_reg                                                                                                                                                                                                                                                                                              ; acl_staging_reg                                                  ; N/A          ;
;                      |thei_llvm_fpga_push_i1_memdep_phi40_push29_atax85|                                                                                       ; 4.8 (0.0)            ; 5.7 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_memdep_phi40_push29_atax85                                                                                                                                                                                                                                                                                                                                                                ; atax_i_llvm_fpga_push_i1_memdep_phi40_push29_0                   ; N/A          ;
;                         |thei_llvm_fpga_push_i1_memdep_phi40_push29_atax1|                                                                                     ; 4.8 (0.5)            ; 5.7 (0.5)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (1)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_memdep_phi40_push29_atax85|thei_llvm_fpga_push_i1_memdep_phi40_push29_atax1                                                                                                                                                                                                                                                                                                               ; acl_push                                                         ; N/A          ;
;                            |fifo|                                                                                                                              ; 4.3 (0.0)            ; 5.2 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_memdep_phi40_push29_atax85|thei_llvm_fpga_push_i1_memdep_phi40_push29_atax1|fifo                                                                                                                                                                                                                                                                                                          ; acl_data_fifo                                                    ; N/A          ;
;                               |fifo|                                                                                                                           ; 2.8 (0.8)            ; 3.2 (0.8)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (2)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_memdep_phi40_push29_atax85|thei_llvm_fpga_push_i1_memdep_phi40_push29_atax1|fifo|fifo                                                                                                                                                                                                                                                                                                     ; acl_data_fifo                                                    ; N/A          ;
;                                  |fifo|                                                                                                                        ; 2.0 (2.0)            ; 2.3 (2.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_memdep_phi40_push29_atax85|thei_llvm_fpga_push_i1_memdep_phi40_push29_atax1|fifo|fifo|fifo                                                                                                                                                                                                                                                                                                ; acl_ll_fifo                                                      ; N/A          ;
;                               |staging_reg|                                                                                                                    ; 1.5 (1.5)            ; 2.0 (2.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_memdep_phi40_push29_atax85|thei_llvm_fpga_push_i1_memdep_phi40_push29_atax1|fifo|staging_reg                                                                                                                                                                                                                                                                                              ; acl_staging_reg                                                  ; N/A          ;
;                      |thei_llvm_fpga_push_i1_notexitcond_atax54|                                                                                               ; 12.0 (0.0)           ; 12.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_notexitcond_atax54                                                                                                                                                                                                                                                                                                                                                                        ; atax_i_llvm_fpga_push_i1_notexitcond_0                           ; N/A          ;
;                         |thei_llvm_fpga_push_i1_notexitcond_atax1|                                                                                             ; 12.0 (0.0)           ; 12.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_notexitcond_atax54|thei_llvm_fpga_push_i1_notexitcond_atax1                                                                                                                                                                                                                                                                                                                               ; acl_push                                                         ; N/A          ;
;                            |fifo|                                                                                                                              ; 12.0 (0.0)           ; 12.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_notexitcond_atax54|thei_llvm_fpga_push_i1_notexitcond_atax1|fifo                                                                                                                                                                                                                                                                                                                          ; acl_data_fifo                                                    ; N/A          ;
;                               |fifo|                                                                                                                           ; 10.3 (1.2)           ; 10.3 (1.2)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (3)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_notexitcond_atax54|thei_llvm_fpga_push_i1_notexitcond_atax1|fifo|fifo                                                                                                                                                                                                                                                                                                                     ; acl_data_fifo                                                    ; N/A          ;
;                                  |fifo|                                                                                                                        ; 9.2 (9.2)            ; 9.2 (9.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_notexitcond_atax54|thei_llvm_fpga_push_i1_notexitcond_atax1|fifo|fifo|fifo                                                                                                                                                                                                                                                                                                                ; acl_ll_fifo                                                      ; N/A          ;
;                               |staging_reg|                                                                                                                    ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_notexitcond_atax54|thei_llvm_fpga_push_i1_notexitcond_atax1|fifo|staging_reg                                                                                                                                                                                                                                                                                                              ; acl_staging_reg                                                  ; N/A          ;
;                      |thei_llvm_fpga_push_i32_i_334_push22_atax47|                                                                                             ; 59.9 (0.0)           ; 60.0 (0.0)                       ; 0.2 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 43 (0)              ; 97 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i32_i_334_push22_atax47                                                                                                                                                                                                                                                                                                                                                                      ; atax_i_llvm_fpga_push_i32_i_334_push22_0                         ; N/A          ;
;                         |thei_llvm_fpga_push_i32_i_334_push22_atax1|                                                                                           ; 59.9 (0.0)           ; 60.0 (0.0)                       ; 0.2 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 43 (0)              ; 97 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i32_i_334_push22_atax47|thei_llvm_fpga_push_i32_i_334_push22_atax1                                                                                                                                                                                                                                                                                                                           ; acl_push                                                         ; N/A          ;
;                            |fifo|                                                                                                                              ; 59.9 (14.6)          ; 60.0 (14.5)                      ; 0.2 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 43 (30)             ; 97 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i32_i_334_push22_atax47|thei_llvm_fpga_push_i32_i_334_push22_atax1|fifo                                                                                                                                                                                                                                                                                                                      ; acl_data_fifo                                                    ; N/A          ;
;                               |fifo|                                                                                                                           ; 28.3 (0.5)           ; 29.2 (0.7)                       ; 0.8 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (1)              ; 66 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i32_i_334_push22_atax47|thei_llvm_fpga_push_i32_i_334_push22_atax1|fifo|fifo                                                                                                                                                                                                                                                                                                                 ; acl_data_fifo                                                    ; N/A          ;
;                                  |fifo|                                                                                                                        ; 27.8 (27.8)          ; 28.5 (28.5)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 66 (66)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i32_i_334_push22_atax47|thei_llvm_fpga_push_i32_i_334_push22_atax1|fifo|fifo|fifo                                                                                                                                                                                                                                                                                                            ; acl_ll_fifo                                                      ; N/A          ;
;                               |staging_reg|                                                                                                                    ; 16.3 (16.3)          ; 16.3 (16.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 31 (31)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i32_i_334_push22_atax47|thei_llvm_fpga_push_i32_i_334_push22_atax1|fifo|staging_reg                                                                                                                                                                                                                                                                                                          ; acl_staging_reg                                                  ; N/A          ;
;                      |thei_llvm_fpga_push_i4_cleanups_push31_atax88|                                                                                           ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i4_cleanups_push31_atax88                                                                                                                                                                                                                                                                                                                                                                    ; atax_i_llvm_fpga_push_i4_cleanups_push31_0                       ; N/A          ;
;                         |thei_llvm_fpga_push_i4_cleanups_push31_atax1|                                                                                         ; 10.0 (0.5)           ; 10.0 (0.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (1)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i4_cleanups_push31_atax88|thei_llvm_fpga_push_i4_cleanups_push31_atax1                                                                                                                                                                                                                                                                                                                       ; acl_push                                                         ; N/A          ;
;                            |fifo|                                                                                                                              ; 9.5 (0.0)            ; 9.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i4_cleanups_push31_atax88|thei_llvm_fpga_push_i4_cleanups_push31_atax1|fifo                                                                                                                                                                                                                                                                                                                  ; acl_data_fifo                                                    ; N/A          ;
;                               |fifo|                                                                                                                           ; 7.5 (1.0)            ; 7.5 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (1)              ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i4_cleanups_push31_atax88|thei_llvm_fpga_push_i4_cleanups_push31_atax1|fifo|fifo                                                                                                                                                                                                                                                                                                             ; acl_data_fifo                                                    ; N/A          ;
;                                  |fifo|                                                                                                                        ; 6.5 (6.5)            ; 6.5 (6.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i4_cleanups_push31_atax88|thei_llvm_fpga_push_i4_cleanups_push31_atax1|fifo|fifo|fifo                                                                                                                                                                                                                                                                                                        ; acl_ll_fifo                                                      ; N/A          ;
;                               |staging_reg|                                                                                                                    ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i4_cleanups_push31_atax88|thei_llvm_fpga_push_i4_cleanups_push31_atax1|fifo|staging_reg                                                                                                                                                                                                                                                                                                      ; acl_staging_reg                                                  ; N/A          ;
;                      |thei_llvm_fpga_push_i4_fpga_indvars_iv58_push21_atax55|                                                                                  ; 11.8 (0.0)           ; 12.2 (0.0)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 19 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i4_fpga_indvars_iv58_push21_atax55                                                                                                                                                                                                                                                                                                                                                           ; atax_i_llvm_fpga_push_i4_fpga_indvars_iv58_push21_0              ; N/A          ;
;                         |thei_llvm_fpga_push_i4_fpga_indvars_iv58_push21_atax1|                                                                                ; 11.8 (0.0)           ; 12.2 (0.0)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 19 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i4_fpga_indvars_iv58_push21_atax55|thei_llvm_fpga_push_i4_fpga_indvars_iv58_push21_atax1                                                                                                                                                                                                                                                                                                     ; acl_push                                                         ; N/A          ;
;                            |fifo|                                                                                                                              ; 11.8 (1.0)           ; 12.2 (1.1)                       ; 0.4 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (4)              ; 19 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i4_fpga_indvars_iv58_push21_atax55|thei_llvm_fpga_push_i4_fpga_indvars_iv58_push21_atax1|fifo                                                                                                                                                                                                                                                                                                ; acl_data_fifo                                                    ; N/A          ;
;                               |fifo|                                                                                                                           ; 8.8 (1.0)            ; 9.5 (1.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (1)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i4_fpga_indvars_iv58_push21_atax55|thei_llvm_fpga_push_i4_fpga_indvars_iv58_push21_atax1|fifo|fifo                                                                                                                                                                                                                                                                                           ; acl_data_fifo                                                    ; N/A          ;
;                                  |fifo|                                                                                                                        ; 7.8 (7.8)            ; 8.5 (8.5)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i4_fpga_indvars_iv58_push21_atax55|thei_llvm_fpga_push_i4_fpga_indvars_iv58_push21_atax1|fifo|fifo|fifo                                                                                                                                                                                                                                                                                      ; acl_ll_fifo                                                      ; N/A          ;
;                               |staging_reg|                                                                                                                    ; 1.6 (1.6)            ; 1.6 (1.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i4_fpga_indvars_iv58_push21_atax55|thei_llvm_fpga_push_i4_fpga_indvars_iv58_push21_atax1|fifo|staging_reg                                                                                                                                                                                                                                                                                    ; acl_staging_reg                                                  ; N/A          ;
;                      |thei_llvm_fpga_push_i4_initerations_push30_atax36|                                                                                       ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i4_initerations_push30_atax36                                                                                                                                                                                                                                                                                                                                                                ; atax_i_llvm_fpga_push_i4_initerations_push30_0                   ; N/A          ;
;                         |thei_llvm_fpga_push_i4_initerations_push30_atax1|                                                                                     ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i4_initerations_push30_atax36|thei_llvm_fpga_push_i4_initerations_push30_atax1                                                                                                                                                                                                                                                                                                               ; acl_push                                                         ; N/A          ;
;                            |fifo|                                                                                                                              ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i4_initerations_push30_atax36|thei_llvm_fpga_push_i4_initerations_push30_atax1|fifo                                                                                                                                                                                                                                                                                                          ; acl_data_fifo                                                    ; N/A          ;
;                               |fifo|                                                                                                                           ; 6.0 (1.0)            ; 6.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (2)              ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i4_initerations_push30_atax36|thei_llvm_fpga_push_i4_initerations_push30_atax1|fifo|fifo                                                                                                                                                                                                                                                                                                     ; acl_data_fifo                                                    ; N/A          ;
;                                  |fifo|                                                                                                                        ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i4_initerations_push30_atax36|thei_llvm_fpga_push_i4_initerations_push30_atax1|fifo|fifo|fifo                                                                                                                                                                                                                                                                                                ; acl_ll_fifo                                                      ; N/A          ;
;                               |staging_reg|                                                                                                                    ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i4_initerations_push30_atax36|thei_llvm_fpga_push_i4_initerations_push30_atax1|fifo|staging_reg                                                                                                                                                                                                                                                                                              ; acl_staging_reg                                                  ; N/A          ;
;                      |thei_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x|                                                                        ; 226.8 (0.0)          ; 397.1 (0.0)                      ; 174.2 (0.0)                                       ; 3.9 (0.0)                        ; 130.0 (0.0)          ; 26 (0)              ; 558 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x                                                                                                                                                                                                                                                                                                                                                 ; atax_i_sfc_s_c0_in_for_body69_s_c0_enter24413_atax58             ; N/A          ;
;                         |thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit255_atax1_aunroll_x|                                                         ; 179.0 (0.5)          ; 274.8 (0.5)                      ; 99.7 (0.0)                                        ; 3.9 (0.0)                        ; 130.0 (0.0)          ; 20 (1)              ; 289 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit255_atax1_aunroll_x                                                                                                                                                                                                                                                                    ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_body69_s_c0_exit255_atax0 ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit255_atax1_data_fifo_aunroll_x|                                            ; 175.5 (0.0)          ; 271.3 (0.0)                      ; 99.7 (0.0)                                        ; 3.9 (0.0)                        ; 130.0 (0.0)          ; 13 (0)              ; 283 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit255_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit255_atax1_data_fifo_aunroll_x                                                                                                                                                                             ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_b0000t255_atax1_data_fifo ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit255_atax0|                                                             ; 175.5 (0.0)          ; 271.3 (0.0)                      ; 99.7 (0.0)                                        ; 3.9 (0.0)                        ; 130.0 (0.0)          ; 13 (0)              ; 283 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit255_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit255_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit255_atax0                                                                                                          ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                  ; 175.5 (2.2)          ; 271.3 (2.7)                      ; 99.7 (0.7)                                        ; 3.9 (0.2)                        ; 130.0 (0.0)          ; 13 (3)              ; 283 (3)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit255_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit255_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit255_atax0|ms.acl_mid_speed_fifo_inst                                                                               ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.4 (0.4)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit255_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit255_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit255_atax0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                        ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                                                          ; 5.1 (5.0)            ; 6.7 (5.2)                        ; 1.7 (0.2)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit255_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit255_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit255_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                               ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                                ; 0.1 (0.1)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit255_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit255_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit255_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                        ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                                                      ; 166.5 (0.0)          ; 256.8 (0.0)                      ; 93.2 (0.0)                                        ; 2.9 (0.0)                        ; 130.0 (0.0)          ; 0 (0)               ; 256 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit255_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit255_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit255_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                           ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                        ; 166.5 (166.5)        ; 256.8 (256.8)                    ; 93.2 (93.2)                                       ; 2.9 (2.9)                        ; 130.0 (130.0)        ; 0 (0)               ; 256 (256)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit255_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit255_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit255_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                            ; dpram_hr42                                                       ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                                         ; 0.7 (0.0)            ; 1.7 (0.0)                        ; 1.2 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit255_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit255_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit255_atax0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                              ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 0.7 (0.7)            ; 1.7 (1.7)                        ; 1.2 (1.2)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit255_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit255_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit255_atax0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                    ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                                         ; 0.7 (0.0)            ; 2.0 (0.0)                        ; 1.5 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit255_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit255_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit255_atax0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                              ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 0.7 (0.7)            ; 2.0 (2.0)                        ; 1.5 (1.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit255_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit255_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit255_atax0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                    ; fibonacci_lfsr                                                   ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit255_atax1_full_detector|                                                  ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit255_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit255_atax1_full_detector                                                                                                                                                                                   ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_b0002_atax1_full_detector ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit255_atax1_full_detector|                                               ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit255_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit255_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit255_atax1_full_detector                                                                                                  ; acl_full_detector                                                ; N/A          ;
;                         |thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter24413_atax0_aunroll_x|                                                                ; 47.7 (2.1)           ; 122.2 (4.0)                      ; 74.6 (2.0)                                        ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 6 (1)               ; 269 (10)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter24413_atax0_aunroll_x                                                                                                                                                                                                                                                                           ; atax_i_sfc_logic_s_c0_in_for_body69_s_c0_enter24413_atax0        ; N/A          ;
;                            |thei_llvm_fpga_mem_memcoalesce_load_atax_fpgaunique_2610_atax3_aunroll_x|                                                          ; 45.7 (43.2)          ; 118.2 (114.7)                    ; 72.6 (71.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 259 (256)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter24413_atax0_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_atax_fpgaunique_2610_atax3_aunroll_x                                                                                                                                                                                                  ; atax_i_llvm_fpga_mem_memcoalesce_load_fpgaunique_2610_atax0      ; N/A          ;
;                               |thei_llvm_fpga_mem_memcoalesce_load_atax_fpgaunique_2610_atax1|                                                                 ; 2.4 (0.0)            ; 3.5 (0.0)                        ; 1.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter24413_atax0_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_atax_fpgaunique_2610_atax3_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_atax_fpgaunique_2610_atax1                                                                                                                                   ; lsu_top                                                          ; N/A          ;
;                                  |pipelined_read|                                                                                                              ; 2.4 (2.4)            ; 3.5 (3.5)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter24413_atax0_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_atax_fpgaunique_2610_atax3_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_atax_fpgaunique_2610_atax1|pipelined_read                                                                                                                    ; lsu_pipelined_read                                               ; N/A          ;
;                      |theredist10_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_124_fifo| ; 59.2 (0.0)           ; 65.7 (0.0)                       ; 8.0 (0.0)                                         ; 1.5 (0.0)                        ; 40.0 (0.0)           ; 26 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_124_fifo                                                                                                                                                                                                                                                                          ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                                                 ; 59.2 (0.0)           ; 65.7 (0.0)                       ; 8.0 (0.0)                                         ; 1.5 (0.0)                        ; 40.0 (0.0)           ; 26 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_124_fifo|fifo                                                                                                                                                                                                                                                                     ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                                                     ; 59.2 (0.0)           ; 65.7 (0.0)                       ; 8.0 (0.0)                                         ; 1.5 (0.0)                        ; 40.0 (0.0)           ; 26 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_124_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                       ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                     ; 59.2 (3.9)           ; 65.7 (5.2)                       ; 8.0 (1.5)                                         ; 1.5 (0.2)                        ; 40.0 (0.0)           ; 26 (5)              ; 39 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_124_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                            ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                      ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_124_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                                                             ; 5.5 (5.5)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_124_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                            ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_124_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_mlab.altdpram_component|                                                                                         ; 40.3 (0.0)           ; 40.5 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_124_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                        ; altdpram                                                         ; N/A          ;
;                                     |auto_generated|                                                                                                           ; 40.3 (40.3)          ; 40.5 (40.5)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 40.0 (40.0)          ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_124_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                         ; dpram_pp42                                                       ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                                                           ; 6.5 (6.5)            ; 7.5 (6.0)                        ; 1.8 (0.3)                                         ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 10 (10)             ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_124_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                          ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_124_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                                                            ; 1.5 (0.0)            ; 2.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_124_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                           ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                                ; 1.5 (1.5)            ; 2.0 (2.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_124_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                 ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                                                            ; 1.5 (0.0)            ; 2.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_124_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                           ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                                ; 1.5 (1.5)            ; 2.5 (2.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_124_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                 ; fibonacci_lfsr                                                   ; N/A          ;
;                      |theredist11_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_155_fifo| ; 55.8 (0.0)           ; 65.5 (0.0)                       ; 10.7 (0.0)                                        ; 1.0 (0.0)                        ; 40.0 (0.0)           ; 25 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist11_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_155_fifo                                                                                                                                                                                                                                                                          ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                                                 ; 55.8 (0.0)           ; 65.5 (0.0)                       ; 10.7 (0.0)                                        ; 1.0 (0.0)                        ; 40.0 (0.0)           ; 25 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist11_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_155_fifo|fifo                                                                                                                                                                                                                                                                     ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                                                     ; 55.8 (0.0)           ; 65.5 (0.0)                       ; 10.7 (0.0)                                        ; 1.0 (0.0)                        ; 40.0 (0.0)           ; 25 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist11_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_155_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                       ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                     ; 55.8 (3.1)           ; 65.5 (4.5)                       ; 10.7 (1.5)                                        ; 1.0 (0.1)                        ; 40.0 (0.0)           ; 25 (4)              ; 39 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist11_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_155_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                            ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                      ; 0.1 (0.1)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist11_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_155_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                                                             ; 5.2 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist11_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_155_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                            ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.2 (0.2)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist11_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_155_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_mlab.altdpram_component|                                                                                         ; 40.3 (0.0)           ; 40.5 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist11_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_155_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                        ; altdpram                                                         ; N/A          ;
;                                     |auto_generated|                                                                                                           ; 40.3 (40.3)          ; 40.5 (40.5)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 40.0 (40.0)          ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist11_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_155_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                         ; dpram_pp42                                                       ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                                                           ; 5.7 (5.5)            ; 7.5 (6.0)                        ; 2.0 (0.5)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist11_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_155_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                          ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.2 (0.2)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist11_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_155_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                                                            ; 0.7 (0.0)            ; 2.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist11_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_155_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                           ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                                ; 0.7 (0.7)            ; 2.5 (2.5)                        ; 2.0 (2.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist11_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_155_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                 ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                                                            ; 0.7 (0.0)            ; 2.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist11_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_155_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                           ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                                ; 0.7 (0.7)            ; 2.5 (2.5)                        ; 2.0 (2.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist11_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_155_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                 ; fibonacci_lfsr                                                   ; N/A          ;
;                      |theredist13_i_arrayidx73_1_atax0_dupName_0_trunc_sel_x_b_31_fifo|                                                                        ; 65.7 (0.0)           ; 82.2 (0.0)                       ; 17.0 (0.0)                                        ; 0.5 (0.0)                        ; 40.0 (0.0)           ; 22 (0)              ; 101 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist13_i_arrayidx73_1_atax0_dupName_0_trunc_sel_x_b_31_fifo                                                                                                                                                                                                                                                                                                                                                 ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                                                 ; 65.7 (0.0)           ; 82.2 (0.0)                       ; 17.0 (0.0)                                        ; 0.5 (0.0)                        ; 40.0 (0.0)           ; 22 (0)              ; 101 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist13_i_arrayidx73_1_atax0_dupName_0_trunc_sel_x_b_31_fifo|fifo                                                                                                                                                                                                                                                                                                                                            ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                                                     ; 65.7 (0.0)           ; 82.2 (0.0)                       ; 17.0 (0.0)                                        ; 0.5 (0.0)                        ; 40.0 (0.0)           ; 22 (0)              ; 101 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist13_i_arrayidx73_1_atax0_dupName_0_trunc_sel_x_b_31_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                              ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                     ; 65.7 (1.8)           ; 82.2 (2.5)                       ; 17.0 (0.7)                                        ; 0.5 (0.0)                        ; 40.0 (0.0)           ; 22 (3)              ; 101 (3)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist13_i_arrayidx73_1_atax0_dupName_0_trunc_sel_x_b_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                   ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                      ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist13_i_arrayidx73_1_atax0_dupName_0_trunc_sel_x_b_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                            ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                                                             ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist13_i_arrayidx73_1_atax0_dupName_0_trunc_sel_x_b_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                   ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist13_i_arrayidx73_1_atax0_dupName_0_trunc_sel_x_b_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                            ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_mlab.altdpram_component|                                                                                         ; 51.0 (0.0)           ; 60.0 (0.0)                       ; 9.5 (0.0)                                         ; 0.5 (0.0)                        ; 40.0 (0.0)           ; 0 (0)               ; 62 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist13_i_arrayidx73_1_atax0_dupName_0_trunc_sel_x_b_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                               ; altdpram                                                         ; N/A          ;
;                                     |auto_generated|                                                                                                           ; 51.0 (51.0)          ; 60.0 (60.0)                      ; 9.5 (9.5)                                         ; 0.5 (0.5)                        ; 40.0 (40.0)          ; 0 (0)               ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist13_i_arrayidx73_1_atax0_dupName_0_trunc_sel_x_b_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                                ; dpram_pp42                                                       ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                                                           ; 4.8 (4.8)            ; 6.7 (5.2)                        ; 1.8 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist13_i_arrayidx73_1_atax0_dupName_0_trunc_sel_x_b_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                 ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist13_i_arrayidx73_1_atax0_dupName_0_trunc_sel_x_b_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                                                            ; 1.5 (0.0)            ; 2.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist13_i_arrayidx73_1_atax0_dupName_0_trunc_sel_x_b_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                  ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                                ; 1.5 (1.5)            ; 2.5 (2.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist13_i_arrayidx73_1_atax0_dupName_0_trunc_sel_x_b_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                        ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                                                            ; 1.5 (0.0)            ; 2.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist13_i_arrayidx73_1_atax0_dupName_0_trunc_sel_x_b_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                  ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                                ; 1.5 (1.5)            ; 2.5 (2.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist13_i_arrayidx73_1_atax0_dupName_0_trunc_sel_x_b_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                        ; fibonacci_lfsr                                                   ; N/A          ;
;                      |theredist14_i_arrayidx7132_atax0_shift_join_x_q_8_fifo|                                                                                  ; 52.0 (0.0)           ; 60.0 (0.0)                       ; 8.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 21 (0)              ; 35 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist14_i_arrayidx7132_atax0_shift_join_x_q_8_fifo                                                                                                                                                                                                                                                                                                                                                           ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                                                 ; 52.0 (0.0)           ; 60.0 (0.0)                       ; 8.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 21 (0)              ; 35 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist14_i_arrayidx7132_atax0_shift_join_x_q_8_fifo|fifo                                                                                                                                                                                                                                                                                                                                                      ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                                                     ; 52.0 (0.0)           ; 60.0 (0.0)                       ; 8.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 21 (0)              ; 35 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist14_i_arrayidx7132_atax0_shift_join_x_q_8_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                                        ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                     ; 52.0 (2.0)           ; 60.0 (3.0)                       ; 8.0 (1.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 21 (4)              ; 35 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist14_i_arrayidx7132_atax0_shift_join_x_q_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                             ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                      ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist14_i_arrayidx7132_atax0_shift_join_x_q_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                      ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                                                             ; 4.2 (4.0)            ; 5.5 (4.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 10 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist14_i_arrayidx7132_atax0_shift_join_x_q_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                             ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist14_i_arrayidx7132_atax0_shift_join_x_q_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                      ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_mlab.altdpram_component|                                                                                         ; 40.0 (0.0)           ; 40.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist14_i_arrayidx7132_atax0_shift_join_x_q_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                                         ; altdpram                                                         ; N/A          ;
;                                     |auto_generated|                                                                                                           ; 40.0 (40.0)          ; 40.0 (40.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (40.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist14_i_arrayidx7132_atax0_shift_join_x_q_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                                          ; dpram_op42                                                       ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                                                           ; 3.8 (4.0)            ; 6.0 (4.5)                        ; 2.2 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist14_i_arrayidx7132_atax0_shift_join_x_q_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                           ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist14_i_arrayidx7132_atax0_shift_join_x_q_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                    ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                                                            ; 1.0 (0.0)            ; 2.0 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist14_i_arrayidx7132_atax0_shift_join_x_q_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                            ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                                ; 1.0 (1.0)            ; 2.0 (2.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist14_i_arrayidx7132_atax0_shift_join_x_q_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                  ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                                                            ; 1.0 (0.0)            ; 2.0 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist14_i_arrayidx7132_atax0_shift_join_x_q_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                            ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                                ; 1.0 (1.0)            ; 2.0 (2.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist14_i_arrayidx7132_atax0_shift_join_x_q_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                  ; fibonacci_lfsr                                                   ; N/A          ;
;                      |theredist15_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_39_fifo|                                                                     ; 18.5 (0.0)           ; 25.7 (0.0)                       ; 7.7 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 47 (0)                    ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist15_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_39_fifo                                                                                                                                                                                                                                                                                                                                              ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                                                 ; 18.5 (0.0)           ; 25.7 (0.0)                       ; 7.7 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 47 (0)                    ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist15_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_39_fifo|fifo                                                                                                                                                                                                                                                                                                                                         ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                                                     ; 18.5 (0.0)           ; 25.7 (0.0)                       ; 7.7 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 47 (0)                    ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist15_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_39_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                           ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                     ; 18.5 (3.7)           ; 25.7 (4.0)                       ; 7.7 (0.3)                                         ; 0.5 (0.1)                        ; 0.0 (0.0)            ; 31 (4)              ; 47 (3)                    ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist15_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                      ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist15_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                         ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                                                             ; 6.7 (6.0)            ; 7.5 (6.0)                        ; 1.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 14 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist15_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.2 (0.2)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist15_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                         ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_m20k.altera_syncram|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist15_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram                                                                                                                                                                                                                                                                ; altera_syncram                                                   ; N/A          ;
;                                     |auto_generated|                                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist15_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                                                                                                                                                                 ; altera_syncram_at72                                              ; N/A          ;
;                                        |altsyncram1|                                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist15_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                                                                                                                                                                                     ; altsyncram_l2c4                                                  ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                                                           ; 6.0 (5.8)            ; 8.2 (7.0)                        ; 2.3 (1.2)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 15 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist15_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                              ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.2 (0.2)            ; 1.2 (1.2)                        ; 1.2 (1.2)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist15_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                       ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                                                            ; 1.5 (0.0)            ; 2.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist15_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                               ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                                ; 1.5 (1.5)            ; 2.5 (2.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist15_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                     ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                                                            ; 0.5 (0.0)            ; 2.0 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist15_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                               ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                                ; 0.5 (0.5)            ; 2.0 (2.0)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist15_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                     ; fibonacci_lfsr                                                   ; N/A          ;
;                      |theredist16_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_70_fifo|                                                                     ; 23.5 (0.0)           ; 32.0 (0.0)                       ; 8.5 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 23 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist16_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_70_fifo                                                                                                                                                                                                                                                                                                                                              ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                                                 ; 23.5 (0.0)           ; 32.0 (0.0)                       ; 8.5 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 23 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist16_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_70_fifo|fifo                                                                                                                                                                                                                                                                                                                                         ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                                                     ; 23.5 (0.0)           ; 32.0 (0.0)                       ; 8.5 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 23 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist16_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_70_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                           ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                     ; 23.5 (2.7)           ; 32.0 (4.2)                       ; 8.5 (1.5)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 23 (4)              ; 39 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist16_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                      ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist16_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                         ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                                                             ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist16_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist16_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                         ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_mlab.altdpram_component|                                                                                         ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist16_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                            ; altdpram                                                         ; N/A          ;
;                                     |auto_generated|                                                                                                           ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist16_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                             ; dpram_0o42                                                       ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                                                           ; 4.7 (5.0)            ; 6.8 (5.5)                        ; 2.0 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist16_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                              ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; -0.2 (-0.2)          ; 1.2 (1.2)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist16_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                       ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                                                            ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist16_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                               ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                                ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist16_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                     ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                                                            ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist16_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                               ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                                ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist16_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                     ; fibonacci_lfsr                                                   ; N/A          ;
;                      |theredist17_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_101_fifo|                                                                    ; 26.2 (0.0)           ; 34.7 (0.0)                       ; 8.5 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 24 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist17_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_101_fifo                                                                                                                                                                                                                                                                                                                                             ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                                                 ; 26.2 (0.0)           ; 34.7 (0.0)                       ; 8.5 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 24 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist17_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_101_fifo|fifo                                                                                                                                                                                                                                                                                                                                        ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                                                     ; 26.2 (0.0)           ; 34.7 (0.0)                       ; 8.5 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 24 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist17_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_101_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                          ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                     ; 26.2 (3.3)           ; 34.7 (4.2)                       ; 8.5 (0.8)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 24 (4)              ; 39 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist17_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                               ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                      ; 0.3 (0.3)            ; 1.5 (1.5)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist17_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                                                             ; 5.5 (5.5)            ; 7.0 (5.5)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist17_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                               ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist17_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_mlab.altdpram_component|                                                                                         ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist17_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                           ; altdpram                                                         ; N/A          ;
;                                     |auto_generated|                                                                                                           ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist17_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                            ; dpram_0o42                                                       ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                                                           ; 6.0 (6.2)            ; 9.0 (7.5)                        ; 3.0 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist17_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                             ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist17_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                      ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                                                            ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist17_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                              ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                                ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist17_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                    ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                                                            ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist17_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                              ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                                ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist17_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                    ; fibonacci_lfsr                                                   ; N/A          ;
;                      |theredist18_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_132_fifo|                                                                    ; 25.8 (0.0)           ; 31.3 (0.0)                       ; 5.5 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 23 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist18_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_132_fifo                                                                                                                                                                                                                                                                                                                                             ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                                                 ; 25.8 (0.0)           ; 31.3 (0.0)                       ; 5.5 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 23 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist18_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_132_fifo|fifo                                                                                                                                                                                                                                                                                                                                        ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                                                     ; 25.8 (0.0)           ; 31.3 (0.0)                       ; 5.5 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 23 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist18_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_132_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                          ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                     ; 25.8 (3.2)           ; 31.3 (3.2)                       ; 5.5 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 23 (4)              ; 39 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist18_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                               ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                      ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist18_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                                                             ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist18_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                               ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist18_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_mlab.altdpram_component|                                                                                         ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist18_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                           ; altdpram                                                         ; N/A          ;
;                                     |auto_generated|                                                                                                           ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist18_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                            ; dpram_0o42                                                       ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                                                           ; 5.5 (5.5)            ; 7.0 (5.5)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist18_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                             ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist18_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                      ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                                                            ; 1.2 (0.0)            ; 1.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist18_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                              ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                                ; 1.2 (1.2)            ; 1.5 (1.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist18_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                    ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                                                            ; 1.2 (0.0)            ; 1.7 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist18_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                              ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                                ; 1.2 (1.2)            ; 1.7 (1.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist18_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                    ; fibonacci_lfsr                                                   ; N/A          ;
;                      |theredist19_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_163_fifo|                                                                    ; 26.0 (0.0)           ; 30.8 (0.0)                       ; 5.3 (0.0)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 23 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist19_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_163_fifo                                                                                                                                                                                                                                                                                                                                             ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                                                 ; 26.0 (0.0)           ; 30.8 (0.0)                       ; 5.3 (0.0)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 23 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist19_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_163_fifo|fifo                                                                                                                                                                                                                                                                                                                                        ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                                                     ; 26.0 (0.0)           ; 30.8 (0.0)                       ; 5.3 (0.0)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 23 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist19_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_163_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                          ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                     ; 26.0 (2.7)           ; 30.8 (3.1)                       ; 5.3 (0.3)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 23 (4)              ; 39 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist19_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_163_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                               ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                      ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist19_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_163_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                                                             ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist19_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_163_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                               ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist19_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_163_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_mlab.altdpram_component|                                                                                         ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist19_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_163_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                           ; altdpram                                                         ; N/A          ;
;                                     |auto_generated|                                                                                                           ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist19_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_163_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                            ; dpram_0o42                                                       ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                                                           ; 5.2 (5.5)            ; 6.8 (5.5)                        ; 2.0 (0.5)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist19_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_163_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                             ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; -0.2 (-0.2)          ; 1.2 (1.2)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist19_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_163_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                      ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                                                            ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist19_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_163_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                              ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                                ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist19_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_163_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                    ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                                                            ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist19_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_163_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                              ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                                ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist19_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_163_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                    ; fibonacci_lfsr                                                   ; N/A          ;
;                      |theredist1_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_2_tpl_186_fifo|                                  ; 23.4 (0.0)           ; 30.3 (0.0)                       ; 8.0 (0.0)                                         ; 1.1 (0.0)                        ; 0.0 (0.0)            ; 41 (0)              ; 55 (0)                    ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist1_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_2_tpl_186_fifo                                                                                                                                                                                                                                                                                                           ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                                                 ; 23.4 (0.0)           ; 30.3 (0.0)                       ; 8.0 (0.0)                                         ; 1.1 (0.0)                        ; 0.0 (0.0)            ; 41 (0)              ; 55 (0)                    ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist1_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_2_tpl_186_fifo|fifo                                                                                                                                                                                                                                                                                                      ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                                                     ; 23.4 (0.0)           ; 30.3 (0.0)                       ; 8.0 (0.0)                                         ; 1.1 (0.0)                        ; 0.0 (0.0)            ; 41 (0)              ; 55 (0)                    ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist1_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_2_tpl_186_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                        ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                     ; 23.4 (2.2)           ; 30.3 (2.7)                       ; 8.0 (0.8)                                         ; 1.1 (0.3)                        ; 0.0 (0.0)            ; 41 (4)              ; 55 (3)                    ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist1_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_2_tpl_186_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                             ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                      ; 0.1 (0.1)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist1_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_2_tpl_186_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                      ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                                                             ; 7.8 (7.7)            ; 10.0 (8.5)                       ; 2.3 (0.8)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 16 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist1_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_2_tpl_186_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                             ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.2 (0.2)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist1_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_2_tpl_186_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                      ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_m20k.altera_syncram|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist1_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_2_tpl_186_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram                                                                                                                                                                                                                             ; altera_syncram                                                   ; N/A          ;
;                                     |auto_generated|                                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist1_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_2_tpl_186_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                                                                                                                              ; altera_syncram_s382                                              ; N/A          ;
;                                        |altsyncram1|                                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist1_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_2_tpl_186_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                                                                                                                                                  ; altsyncram_79c4                                                  ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                                                           ; 7.8 (7.7)            ; 10.0 (8.5)                       ; 2.7 (1.2)                                         ; 0.5 (0.3)                        ; 0.0 (0.0)            ; 14 (14)             ; 17 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist1_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_2_tpl_186_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                           ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.2 (0.2)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist1_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_2_tpl_186_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                    ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                                                            ; 3.5 (0.0)            ; 3.7 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist1_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_2_tpl_186_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                            ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                                ; 3.5 (3.5)            ; 3.7 (3.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist1_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_2_tpl_186_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                  ; galois_lfsr                                                      ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                                                            ; 2.0 (0.0)            ; 2.5 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist1_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_2_tpl_186_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                            ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                                ; 2.0 (2.0)            ; 2.5 (2.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist1_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_2_tpl_186_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                  ; galois_lfsr                                                      ; N/A          ;
;                      |theredist20_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_194_fifo|                                                                    ; 27.0 (0.0)           ; 32.3 (0.0)                       ; 5.8 (0.0)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 24 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist20_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_194_fifo                                                                                                                                                                                                                                                                                                                                             ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                                                 ; 27.0 (0.0)           ; 32.3 (0.0)                       ; 5.8 (0.0)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 24 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist20_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_194_fifo|fifo                                                                                                                                                                                                                                                                                                                                        ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                                                     ; 27.0 (0.0)           ; 32.3 (0.0)                       ; 5.8 (0.0)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 24 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist20_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_194_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                          ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                     ; 27.0 (3.8)           ; 32.3 (4.6)                       ; 5.8 (0.8)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 24 (5)              ; 39 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist20_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_194_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                               ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                      ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist20_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_194_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                                                             ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist20_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_194_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                               ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist20_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_194_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_mlab.altdpram_component|                                                                                         ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist20_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_194_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                           ; altdpram                                                         ; N/A          ;
;                                     |auto_generated|                                                                                                           ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist20_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_194_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                            ; dpram_0o42                                                       ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                                                           ; 5.2 (5.5)            ; 6.7 (5.5)                        ; 2.0 (0.5)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist20_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_194_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                             ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; -0.2 (-0.2)          ; 1.2 (1.2)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist20_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_194_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                      ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                                                            ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist20_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_194_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                              ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                                ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist20_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_194_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                    ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                                                            ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist20_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_194_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                              ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                                ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist20_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_194_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                    ; fibonacci_lfsr                                                   ; N/A          ;
;                      |theredist21_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_225_fifo|                                                                    ; 25.5 (0.0)           ; 32.2 (0.0)                       ; 7.2 (0.0)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 23 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist21_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_225_fifo                                                                                                                                                                                                                                                                                                                                             ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                                                 ; 25.5 (0.0)           ; 32.2 (0.0)                       ; 7.2 (0.0)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 23 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist21_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_225_fifo|fifo                                                                                                                                                                                                                                                                                                                                        ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                                                     ; 25.5 (0.0)           ; 32.2 (0.0)                       ; 7.2 (0.0)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 23 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist21_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_225_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                          ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                     ; 25.5 (2.7)           ; 32.2 (4.2)                       ; 7.2 (1.5)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 23 (4)              ; 39 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist21_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_225_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                               ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                      ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist21_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_225_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                                                             ; 5.5 (5.5)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist21_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_225_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                               ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist21_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_225_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_mlab.altdpram_component|                                                                                         ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist21_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_225_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                           ; altdpram                                                         ; N/A          ;
;                                     |auto_generated|                                                                                                           ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist21_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_225_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                            ; dpram_0o42                                                       ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                                                           ; 4.8 (5.0)            ; 7.0 (5.5)                        ; 2.2 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist21_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_225_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                             ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist21_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_225_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                      ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                                                            ; 1.0 (0.0)            ; 1.5 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist21_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_225_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                              ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                                ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist21_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_225_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                    ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                                                            ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist21_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_225_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                              ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                                ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist21_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_225_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                    ; fibonacci_lfsr                                                   ; N/A          ;
;                      |theredist22_i_reduction_atax_8_atax31_q_62_fifo|                                                                                         ; 14.8 (0.0)           ; 22.0 (0.0)                       ; 7.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (0)              ; 35 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist22_i_reduction_atax_8_atax31_q_62_fifo                                                                                                                                                                                                                                                                                                                                                                  ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                                                 ; 14.8 (0.0)           ; 22.0 (0.0)                       ; 7.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (0)              ; 35 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist22_i_reduction_atax_8_atax31_q_62_fifo|fifo                                                                                                                                                                                                                                                                                                                                                             ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                                                     ; 14.8 (0.0)           ; 22.0 (0.0)                       ; 7.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (0)              ; 35 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist22_i_reduction_atax_8_atax31_q_62_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                                               ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                     ; 14.8 (2.0)           ; 22.0 (3.8)                       ; 7.2 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (4)              ; 35 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist22_i_reduction_atax_8_atax31_q_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                    ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                      ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist22_i_reduction_atax_8_atax31_q_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                             ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                                                             ; 6.5 (6.5)            ; 8.5 (7.0)                        ; 2.0 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 14 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist22_i_reduction_atax_8_atax31_q_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                    ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist22_i_reduction_atax_8_atax31_q_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                             ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                                                           ; 6.3 (6.5)            ; 8.2 (6.7)                        ; 1.8 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 15 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist22_i_reduction_atax_8_atax31_q_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                  ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist22_i_reduction_atax_8_atax31_q_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                           ; acl_reset_handler                                                ; N/A          ;
;                      |theredist23_i_reduction_atax_8_atax31_q_124_fifo|                                                                                        ; 14.0 (0.0)           ; 19.5 (0.0)                       ; 5.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (0)              ; 35 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist23_i_reduction_atax_8_atax31_q_124_fifo                                                                                                                                                                                                                                                                                                                                                                 ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                                                 ; 14.0 (0.0)           ; 19.5 (0.0)                       ; 5.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (0)              ; 35 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist23_i_reduction_atax_8_atax31_q_124_fifo|fifo                                                                                                                                                                                                                                                                                                                                                            ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                                                     ; 14.0 (0.0)           ; 19.5 (0.0)                       ; 5.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (0)              ; 35 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist23_i_reduction_atax_8_atax31_q_124_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                                              ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                     ; 14.0 (1.2)           ; 19.5 (2.3)                       ; 5.5 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (3)              ; 35 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist23_i_reduction_atax_8_atax31_q_124_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                   ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                      ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist23_i_reduction_atax_8_atax31_q_124_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                            ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                                                             ; 7.0 (6.0)            ; 7.5 (6.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 14 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist23_i_reduction_atax_8_atax31_q_124_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                   ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist23_i_reduction_atax_8_atax31_q_124_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                            ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                                                           ; 5.8 (6.0)            ; 8.2 (6.7)                        ; 2.3 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 15 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist23_i_reduction_atax_8_atax31_q_124_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                 ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist23_i_reduction_atax_8_atax31_q_124_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                      |theredist24_i_reduction_atax_7_atax29_q_62_fifo|                                                                                         ; 14.0 (0.0)           ; 19.5 (0.0)                       ; 6.0 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 35 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist24_i_reduction_atax_7_atax29_q_62_fifo                                                                                                                                                                                                                                                                                                                                                                  ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                                                 ; 14.0 (0.0)           ; 19.5 (0.0)                       ; 6.0 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 35 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist24_i_reduction_atax_7_atax29_q_62_fifo|fifo                                                                                                                                                                                                                                                                                                                                                             ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                                                     ; 14.0 (0.0)           ; 19.5 (0.0)                       ; 6.0 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 35 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist24_i_reduction_atax_7_atax29_q_62_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                                               ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                     ; 14.0 (1.7)           ; 19.5 (2.5)                       ; 6.0 (0.8)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 28 (3)              ; 35 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist24_i_reduction_atax_7_atax29_q_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                    ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                      ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist24_i_reduction_atax_7_atax29_q_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                             ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                                                             ; 6.0 (6.0)            ; 7.5 (6.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 14 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist24_i_reduction_atax_7_atax29_q_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                    ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist24_i_reduction_atax_7_atax29_q_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                             ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                                                           ; 6.3 (6.5)            ; 8.0 (6.5)                        ; 2.2 (0.5)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 13 (13)             ; 15 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist24_i_reduction_atax_7_atax29_q_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                  ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist24_i_reduction_atax_7_atax29_q_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                           ; acl_reset_handler                                                ; N/A          ;
;                      |theredist25_i_reduction_atax_4_atax50_q_124_fifo|                                                                                        ; 16.0 (0.0)           ; 21.5 (0.0)                       ; 6.0 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 37 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist25_i_reduction_atax_4_atax50_q_124_fifo                                                                                                                                                                                                                                                                                                                                                                 ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                                                 ; 16.0 (0.0)           ; 21.5 (0.0)                       ; 6.0 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 37 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist25_i_reduction_atax_4_atax50_q_124_fifo|fifo                                                                                                                                                                                                                                                                                                                                                            ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                                                     ; 16.0 (0.0)           ; 21.5 (0.0)                       ; 6.0 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 37 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist25_i_reduction_atax_4_atax50_q_124_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                                              ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                     ; 16.0 (1.5)           ; 21.5 (2.5)                       ; 6.0 (1.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 29 (3)              ; 37 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist25_i_reduction_atax_4_atax50_q_124_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                   ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                      ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist25_i_reduction_atax_4_atax50_q_124_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                            ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                                                             ; 7.5 (7.5)            ; 8.5 (7.0)                        ; 1.5 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 13 (13)             ; 15 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist25_i_reduction_atax_4_atax50_q_124_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                   ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist25_i_reduction_atax_4_atax50_q_124_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                            ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                                                           ; 7.0 (7.0)            ; 9.0 (7.5)                        ; 2.0 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 16 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist25_i_reduction_atax_4_atax50_q_124_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                 ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist25_i_reduction_atax_4_atax50_q_124_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                      |theredist26_i_reduction_atax_2_atax30_q_62_fifo|                                                                                         ; 14.0 (0.0)           ; 21.0 (0.0)                       ; 7.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (0)              ; 35 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist26_i_reduction_atax_2_atax30_q_62_fifo                                                                                                                                                                                                                                                                                                                                                                  ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                                                 ; 14.0 (0.0)           ; 21.0 (0.0)                       ; 7.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (0)              ; 35 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist26_i_reduction_atax_2_atax30_q_62_fifo|fifo                                                                                                                                                                                                                                                                                                                                                             ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                                                     ; 14.0 (0.0)           ; 21.0 (0.0)                       ; 7.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (0)              ; 35 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist26_i_reduction_atax_2_atax30_q_62_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                                               ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                     ; 14.0 (1.2)           ; 21.0 (1.8)                       ; 7.0 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (2)              ; 35 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist26_i_reduction_atax_2_atax30_q_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                    ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                      ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist26_i_reduction_atax_2_atax30_q_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                             ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                                                             ; 7.0 (7.0)            ; 9.0 (7.5)                        ; 2.0 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 14 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist26_i_reduction_atax_2_atax30_q_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                    ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist26_i_reduction_atax_2_atax30_q_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                             ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                                                           ; 5.8 (6.0)            ; 8.7 (7.2)                        ; 2.8 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 15 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist26_i_reduction_atax_2_atax30_q_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                  ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist26_i_reduction_atax_2_atax30_q_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                           ; acl_reset_handler                                                ; N/A          ;
;                      |theredist27_i_reduction_atax_1_atax28_q_62_fifo|                                                                                         ; 14.0 (0.0)           ; 20.0 (0.0)                       ; 6.5 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 35 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist27_i_reduction_atax_1_atax28_q_62_fifo                                                                                                                                                                                                                                                                                                                                                                  ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                                                 ; 14.0 (0.0)           ; 20.0 (0.0)                       ; 6.5 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 35 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist27_i_reduction_atax_1_atax28_q_62_fifo|fifo                                                                                                                                                                                                                                                                                                                                                             ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                                                     ; 14.0 (0.0)           ; 20.0 (0.0)                       ; 6.5 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 35 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist27_i_reduction_atax_1_atax28_q_62_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                                               ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                     ; 14.0 (1.5)           ; 20.0 (2.5)                       ; 6.5 (1.3)                                         ; 0.5 (0.3)                        ; 0.0 (0.0)            ; 28 (3)              ; 35 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist27_i_reduction_atax_1_atax28_q_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                    ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                      ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist27_i_reduction_atax_1_atax28_q_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                             ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                                                             ; 6.7 (6.7)            ; 8.0 (6.5)                        ; 1.5 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 12 (12)             ; 14 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist27_i_reduction_atax_1_atax28_q_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                    ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist27_i_reduction_atax_1_atax28_q_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                             ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                                                           ; 5.8 (5.8)            ; 8.0 (6.5)                        ; 2.2 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 15 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist27_i_reduction_atax_1_atax28_q_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                  ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist27_i_reduction_atax_1_atax28_q_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                           ; acl_reset_handler                                                ; N/A          ;
;                      |theredist28_i_masked_atax71_q_256_fifo|                                                                                                  ; 22.5 (0.0)           ; 29.8 (0.0)                       ; 7.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (0)              ; 55 (0)                    ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist28_i_masked_atax71_q_256_fifo                                                                                                                                                                                                                                                                                                                                                                           ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                                                 ; 22.5 (0.0)           ; 29.8 (0.0)                       ; 7.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (0)              ; 55 (0)                    ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist28_i_masked_atax71_q_256_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                      ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                                                     ; 22.5 (0.0)           ; 29.8 (0.0)                       ; 7.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (0)              ; 55 (0)                    ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist28_i_masked_atax71_q_256_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                                                        ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                     ; 22.5 (2.5)           ; 29.8 (2.7)                       ; 7.3 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (4)              ; 55 (3)                    ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist28_i_masked_atax71_q_256_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                             ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                      ; 0.0 (0.0)            ; 1.2 (1.2)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist28_i_masked_atax71_q_256_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                      ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                                                             ; 7.7 (7.5)            ; 9.0 (7.5)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 16 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist28_i_masked_atax71_q_256_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                             ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist28_i_masked_atax71_q_256_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                      ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_m20k.altera_syncram|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist28_i_masked_atax71_q_256_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram                                                                                                                                                                                                                                                                                             ; altera_syncram                                                   ; N/A          ;
;                                     |auto_generated|                                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist28_i_masked_atax71_q_256_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                                                                                                                                                                                              ; altera_syncram_k082                                              ; N/A          ;
;                                        |altsyncram1|                                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist28_i_masked_atax71_q_256_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                                                                                                                                                                                                                  ; altsyncram_v5c4                                                  ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                                                           ; 7.3 (7.5)            ; 9.5 (8.0)                        ; 2.2 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 17 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist28_i_masked_atax71_q_256_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                           ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist28_i_masked_atax71_q_256_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                    ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                                                            ; 3.3 (0.0)            ; 4.5 (0.0)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist28_i_masked_atax71_q_256_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                                            ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                                ; 3.3 (3.3)            ; 4.5 (4.5)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist28_i_masked_atax71_q_256_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                  ; galois_lfsr                                                      ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                                                            ; 1.7 (0.0)            ; 3.0 (0.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist28_i_masked_atax71_q_256_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                                            ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                                ; 1.7 (1.7)            ; 3.0 (3.0)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist28_i_masked_atax71_q_256_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                  ; galois_lfsr                                                      ; N/A          ;
;                      |theredist29_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_8_fifo|                                                                   ; 38.3 (0.0)           ; 54.8 (0.0)                       ; 17.5 (0.0)                                        ; 1.0 (0.0)                        ; 20.0 (0.0)           ; 21 (0)              ; 67 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist29_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_8_fifo                                                                                                                                                                                                                                                                                                                                            ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                                                 ; 38.3 (0.0)           ; 54.8 (0.0)                       ; 17.5 (0.0)                                        ; 1.0 (0.0)                        ; 20.0 (0.0)           ; 21 (0)              ; 67 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist29_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_8_fifo|fifo                                                                                                                                                                                                                                                                                                                                       ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                                                     ; 38.3 (0.0)           ; 54.8 (0.0)                       ; 17.5 (0.0)                                        ; 1.0 (0.0)                        ; 20.0 (0.0)           ; 21 (0)              ; 67 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist29_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_8_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                         ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                     ; 38.3 (2.5)           ; 54.8 (3.5)                       ; 17.5 (1.0)                                        ; 1.0 (0.0)                        ; 20.0 (0.0)           ; 21 (4)              ; 67 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist29_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                              ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                      ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist29_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                       ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                                                             ; 4.2 (4.0)            ; 5.5 (4.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 10 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist29_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                              ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist29_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                       ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_mlab.altdpram_component|                                                                                         ; 25.8 (0.0)           ; 33.8 (0.0)                       ; 8.5 (0.0)                                         ; 0.5 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist29_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                          ; altdpram                                                         ; N/A          ;
;                                     |auto_generated|                                                                                                           ; 25.8 (25.8)          ; 33.8 (33.8)                      ; 8.5 (8.5)                                         ; 0.5 (0.5)                        ; 20.0 (20.0)          ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist29_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                           ; dpram_jp42                                                       ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                                                           ; 4.8 (4.8)            ; 6.5 (5.0)                        ; 2.2 (0.7)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist29_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                            ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist29_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                                                            ; 0.5 (0.0)            ; 2.0 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist29_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                             ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                                ; 0.5 (0.5)            ; 2.0 (2.0)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist29_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                   ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                                                            ; 0.5 (0.0)            ; 2.0 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist29_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                             ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                                ; 0.5 (0.5)            ; 2.0 (2.0)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist29_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                   ; fibonacci_lfsr                                                   ; N/A          ;
;                      |theredist2_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_3_tpl_155_fifo|                                  ; 22.0 (0.0)           ; 30.5 (0.0)                       ; 8.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (0)              ; 55 (0)                    ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist2_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_3_tpl_155_fifo                                                                                                                                                                                                                                                                                                           ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                                                 ; 22.0 (0.0)           ; 30.5 (0.0)                       ; 8.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (0)              ; 55 (0)                    ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist2_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_3_tpl_155_fifo|fifo                                                                                                                                                                                                                                                                                                      ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                                                     ; 22.0 (0.0)           ; 30.5 (0.0)                       ; 8.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (0)              ; 55 (0)                    ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist2_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_3_tpl_155_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                        ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                     ; 22.0 (2.2)           ; 30.5 (3.2)                       ; 8.5 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (4)              ; 55 (3)                    ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist2_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_3_tpl_155_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                             ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                      ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist2_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_3_tpl_155_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                      ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                                                             ; 7.7 (7.7)            ; 9.2 (7.7)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 16 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist2_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_3_tpl_155_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                             ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist2_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_3_tpl_155_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                      ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_m20k.altera_syncram|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist2_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_3_tpl_155_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram                                                                                                                                                                                                                             ; altera_syncram                                                   ; N/A          ;
;                                     |auto_generated|                                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist2_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_3_tpl_155_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                                                                                                                              ; altera_syncram_s382                                              ; N/A          ;
;                                        |altsyncram1|                                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist2_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_3_tpl_155_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                                                                                                                                                  ; altsyncram_79c4                                                  ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                                                           ; 7.2 (7.3)            ; 9.2 (7.7)                        ; 2.0 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 17 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist2_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_3_tpl_155_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                           ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist2_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_3_tpl_155_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                    ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                                                            ; 3.5 (0.0)            ; 4.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist2_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_3_tpl_155_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                            ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                                ; 3.5 (3.5)            ; 4.5 (4.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist2_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_3_tpl_155_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                  ; galois_lfsr                                                      ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                                                            ; 1.5 (0.0)            ; 3.0 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist2_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_3_tpl_155_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                            ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                                ; 1.5 (1.5)            ; 3.0 (3.0)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist2_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_3_tpl_155_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                  ; galois_lfsr                                                      ; N/A          ;
;                      |theredist30_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_39_fifo|                                                                  ; 43.2 (0.0)           ; 56.2 (0.0)                       ; 14.5 (0.0)                                        ; 1.5 (0.0)                        ; 20.0 (0.0)           ; 24 (0)              ; 71 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist30_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_39_fifo                                                                                                                                                                                                                                                                                                                                           ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                                                 ; 43.2 (0.0)           ; 56.2 (0.0)                       ; 14.5 (0.0)                                        ; 1.5 (0.0)                        ; 20.0 (0.0)           ; 24 (0)              ; 71 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist30_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_39_fifo|fifo                                                                                                                                                                                                                                                                                                                                      ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                                                     ; 43.2 (0.0)           ; 56.2 (0.0)                       ; 14.5 (0.0)                                        ; 1.5 (0.0)                        ; 20.0 (0.0)           ; 24 (0)              ; 71 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist30_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_39_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                        ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                     ; 43.2 (2.4)           ; 56.2 (3.5)                       ; 14.5 (1.2)                                        ; 1.5 (0.1)                        ; 20.0 (0.0)           ; 24 (4)              ; 71 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist30_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                             ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                      ; 0.1 (0.1)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist30_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                      ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                                                             ; 5.4 (5.0)            ; 6.5 (5.0)                        ; 1.3 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist30_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                             ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.2 (0.2)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist30_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                      ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_mlab.altdpram_component|                                                                                         ; 27.7 (0.0)           ; 32.7 (0.0)                       ; 5.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist30_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                         ; altdpram                                                         ; N/A          ;
;                                     |auto_generated|                                                                                                           ; 27.7 (27.7)          ; 32.7 (32.7)                      ; 5.0 (5.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist30_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                          ; dpram_kp42                                                       ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                                                           ; 6.2 (6.0)            ; 7.0 (5.5)                        ; 1.5 (0.0)                                         ; 0.7 (0.5)                        ; 0.0 (0.0)            ; 10 (10)             ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist30_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                           ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.2 (0.2)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist30_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                    ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                                                            ; 0.7 (0.0)            ; 2.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist30_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                            ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                                ; 0.7 (0.7)            ; 2.5 (2.5)                        ; 2.0 (2.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist30_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                  ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                                                            ; 0.7 (0.0)            ; 2.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist30_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                            ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                                ; 0.7 (0.7)            ; 2.5 (2.5)                        ; 2.0 (2.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist30_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                  ; fibonacci_lfsr                                                   ; N/A          ;
;                      |theredist31_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_70_fifo|                                                                  ; 40.8 (0.0)           ; 56.5 (0.0)                       ; 16.2 (0.0)                                        ; 0.5 (0.0)                        ; 20.0 (0.0)           ; 24 (0)              ; 71 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist31_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_70_fifo                                                                                                                                                                                                                                                                                                                                           ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                                                 ; 40.8 (0.0)           ; 56.5 (0.0)                       ; 16.2 (0.0)                                        ; 0.5 (0.0)                        ; 20.0 (0.0)           ; 24 (0)              ; 71 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist31_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_70_fifo|fifo                                                                                                                                                                                                                                                                                                                                      ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                                                     ; 40.8 (0.0)           ; 56.5 (0.0)                       ; 16.2 (0.0)                                        ; 0.5 (0.0)                        ; 20.0 (0.0)           ; 24 (0)              ; 71 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist31_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_70_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                        ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                     ; 40.8 (3.7)           ; 56.5 (4.5)                       ; 16.2 (0.8)                                        ; 0.5 (0.0)                        ; 20.0 (0.0)           ; 24 (4)              ; 71 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist31_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                             ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                      ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist31_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                      ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                                                             ; 5.1 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist31_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                             ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.1 (0.1)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist31_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                      ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_mlab.altdpram_component|                                                                                         ; 25.2 (0.0)           ; 31.5 (0.0)                       ; 6.3 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist31_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                         ; altdpram                                                         ; N/A          ;
;                                     |auto_generated|                                                                                                           ; 25.2 (25.2)          ; 31.5 (31.5)                      ; 6.3 (6.3)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist31_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                          ; dpram_kp42                                                       ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                                                           ; 5.5 (5.5)            ; 7.5 (6.0)                        ; 2.0 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist31_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                           ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist31_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                    ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                                                            ; 0.7 (0.0)            ; 2.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist31_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                            ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                                ; 0.7 (0.7)            ; 2.5 (2.5)                        ; 2.0 (2.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist31_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                  ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                                                            ; 0.7 (0.0)            ; 2.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist31_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                            ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                                ; 0.7 (0.7)            ; 2.5 (2.5)                        ; 2.0 (2.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist31_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                  ; fibonacci_lfsr                                                   ; N/A          ;
;                      |theredist32_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_101_fifo|                                                                 ; 45.3 (0.0)           ; 57.8 (0.0)                       ; 13.0 (0.0)                                        ; 0.5 (0.0)                        ; 20.0 (0.0)           ; 24 (0)              ; 71 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist32_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_101_fifo                                                                                                                                                                                                                                                                                                                                          ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                                                 ; 45.3 (0.0)           ; 57.8 (0.0)                       ; 13.0 (0.0)                                        ; 0.5 (0.0)                        ; 20.0 (0.0)           ; 24 (0)              ; 71 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist32_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_101_fifo|fifo                                                                                                                                                                                                                                                                                                                                     ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                                                     ; 45.3 (0.0)           ; 57.8 (0.0)                       ; 13.0 (0.0)                                        ; 0.5 (0.0)                        ; 20.0 (0.0)           ; 24 (0)              ; 71 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist32_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_101_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                       ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                     ; 45.3 (3.3)           ; 57.8 (4.5)                       ; 13.0 (1.2)                                        ; 0.5 (0.0)                        ; 20.0 (0.0)           ; 24 (4)              ; 71 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist32_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                            ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                      ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist32_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                                                             ; 5.5 (5.5)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist32_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                            ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist32_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_mlab.altdpram_component|                                                                                         ; 27.8 (0.0)           ; 32.8 (0.0)                       ; 5.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist32_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                        ; altdpram                                                         ; N/A          ;
;                                     |auto_generated|                                                                                                           ; 27.8 (27.8)          ; 32.8 (32.8)                      ; 5.0 (5.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist32_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                         ; dpram_kp42                                                       ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                                                           ; 5.7 (5.7)            ; 7.5 (6.0)                        ; 1.8 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist32_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                          ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist32_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                                                            ; 1.5 (0.0)            ; 2.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist32_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                           ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                                ; 1.5 (1.5)            ; 2.5 (2.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist32_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                 ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                                                            ; 1.5 (0.0)            ; 2.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist32_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                           ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                                ; 1.5 (1.5)            ; 2.5 (2.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist32_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                 ; fibonacci_lfsr                                                   ; N/A          ;
;                      |theredist33_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_132_fifo|                                                                 ; 43.8 (0.0)           ; 56.0 (0.0)                       ; 12.7 (0.0)                                        ; 0.5 (0.0)                        ; 20.0 (0.0)           ; 24 (0)              ; 71 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist33_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_132_fifo                                                                                                                                                                                                                                                                                                                                          ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                                                 ; 43.8 (0.0)           ; 56.0 (0.0)                       ; 12.7 (0.0)                                        ; 0.5 (0.0)                        ; 20.0 (0.0)           ; 24 (0)              ; 71 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist33_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_132_fifo|fifo                                                                                                                                                                                                                                                                                                                                     ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                                                     ; 43.8 (0.0)           ; 56.0 (0.0)                       ; 12.7 (0.0)                                        ; 0.5 (0.0)                        ; 20.0 (0.0)           ; 24 (0)              ; 71 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist33_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_132_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                       ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                     ; 43.8 (3.7)           ; 56.0 (3.8)                       ; 12.7 (0.2)                                        ; 0.5 (0.0)                        ; 20.0 (0.0)           ; 24 (4)              ; 71 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist33_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                            ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                      ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist33_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                                                             ; 5.5 (5.5)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist33_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                            ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist33_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_mlab.altdpram_component|                                                                                         ; 26.2 (0.0)           ; 31.2 (0.0)                       ; 5.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist33_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                        ; altdpram                                                         ; N/A          ;
;                                     |auto_generated|                                                                                                           ; 26.2 (26.2)          ; 31.2 (31.2)                      ; 5.0 (5.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist33_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                         ; dpram_kp42                                                       ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                                                           ; 5.8 (6.0)            ; 8.2 (6.7)                        ; 2.3 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist33_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                          ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist33_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                                                            ; 1.2 (0.0)            ; 2.3 (0.0)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist33_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                           ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                                ; 1.2 (1.2)            ; 2.3 (2.3)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist33_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                 ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                                                            ; 1.5 (0.0)            ; 2.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist33_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                           ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                                ; 1.5 (1.5)            ; 2.5 (2.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist33_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                 ; fibonacci_lfsr                                                   ; N/A          ;
;                      |theredist34_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_163_fifo|                                                                 ; 36.3 (0.0)           ; 44.5 (0.0)                       ; 9.3 (0.0)                                         ; 1.1 (0.0)                        ; 20.0 (0.0)           ; 24 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist34_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_163_fifo                                                                                                                                                                                                                                                                                                                                          ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                                                 ; 36.3 (0.0)           ; 44.5 (0.0)                       ; 9.3 (0.0)                                         ; 1.1 (0.0)                        ; 20.0 (0.0)           ; 24 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist34_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_163_fifo|fifo                                                                                                                                                                                                                                                                                                                                     ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                                                     ; 36.3 (0.0)           ; 44.5 (0.0)                       ; 9.3 (0.0)                                         ; 1.1 (0.0)                        ; 20.0 (0.0)           ; 24 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist34_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_163_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                       ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                     ; 36.3 (3.3)           ; 44.5 (4.5)                       ; 9.3 (1.3)                                         ; 1.1 (0.1)                        ; 20.0 (0.0)           ; 24 (4)              ; 39 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist34_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_163_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                            ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                      ; 0.1 (0.1)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist34_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_163_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                                                             ; 5.5 (5.5)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist34_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_163_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                            ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist34_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_163_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_mlab.altdpram_component|                                                                                         ; 20.0 (0.0)           ; 20.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist34_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_163_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                        ; altdpram                                                         ; N/A          ;
;                                     |auto_generated|                                                                                                           ; 20.0 (20.0)          ; 20.0 (20.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist34_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_163_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                         ; dpram_kp42                                                       ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                                                           ; 6.0 (5.5)            ; 7.0 (5.5)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist34_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_163_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                          ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist34_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_163_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                                                            ; 0.7 (0.0)            ; 2.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist34_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_163_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                           ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                                ; 0.7 (0.7)            ; 2.5 (2.5)                        ; 2.0 (2.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist34_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_163_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                 ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                                                            ; 0.7 (0.0)            ; 2.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist34_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_163_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                           ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                                ; 0.7 (0.7)            ; 2.5 (2.5)                        ; 2.0 (2.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist34_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_163_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                 ; fibonacci_lfsr                                                   ; N/A          ;
;                      |theredist35_i_llvm_fpga_pop_i1_memdep_phi40_pop29_atax11_out_data_out_31_fifo|                                                           ; 13.2 (0.0)           ; 19.0 (0.0)                       ; 6.3 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 20 (0)              ; 29 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist35_i_llvm_fpga_pop_i1_memdep_phi40_pop29_atax11_out_data_out_31_fifo                                                                                                                                                                                                                                                                                                                                    ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                                                 ; 13.2 (0.0)           ; 19.0 (0.0)                       ; 6.3 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 20 (0)              ; 29 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist35_i_llvm_fpga_pop_i1_memdep_phi40_pop29_atax11_out_data_out_31_fifo|fifo                                                                                                                                                                                                                                                                                                                               ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                                                     ; 13.2 (0.0)           ; 19.0 (0.0)                       ; 6.3 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 20 (0)              ; 29 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist35_i_llvm_fpga_pop_i1_memdep_phi40_pop29_atax11_out_data_out_31_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                 ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                     ; 13.2 (2.2)           ; 19.0 (3.5)                       ; 6.3 (1.3)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 20 (3)              ; 29 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist35_i_llvm_fpga_pop_i1_memdep_phi40_pop29_atax11_out_data_out_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                      ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                      ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist35_i_llvm_fpga_pop_i1_memdep_phi40_pop29_atax11_out_data_out_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                                                             ; 6.0 (6.0)            ; 7.5 (6.0)                        ; 2.0 (0.5)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist35_i_llvm_fpga_pop_i1_memdep_phi40_pop29_atax11_out_data_out_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                      ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist35_i_llvm_fpga_pop_i1_memdep_phi40_pop29_atax11_out_data_out_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                                                           ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist35_i_llvm_fpga_pop_i1_memdep_phi40_pop29_atax11_out_data_out_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                    ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist35_i_llvm_fpga_pop_i1_memdep_phi40_pop29_atax11_out_data_out_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                             ; acl_reset_handler                                                ; N/A          ;
;                      |theredist36_i_llvm_fpga_pop_i1_memdep_phi40_pop29_atax11_out_data_out_62_fifo|                                                           ; 15.5 (0.0)           ; 20.0 (0.0)                       ; 6.0 (0.0)                                         ; 1.5 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 29 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist36_i_llvm_fpga_pop_i1_memdep_phi40_pop29_atax11_out_data_out_62_fifo                                                                                                                                                                                                                                                                                                                                    ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                                                 ; 15.5 (0.0)           ; 20.0 (0.0)                       ; 6.0 (0.0)                                         ; 1.5 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 29 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist36_i_llvm_fpga_pop_i1_memdep_phi40_pop29_atax11_out_data_out_62_fifo|fifo                                                                                                                                                                                                                                                                                                                               ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                                                     ; 15.5 (0.0)           ; 20.0 (0.0)                       ; 6.0 (0.0)                                         ; 1.5 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 29 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist36_i_llvm_fpga_pop_i1_memdep_phi40_pop29_atax11_out_data_out_62_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                 ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                     ; 15.5 (2.9)           ; 20.0 (3.5)                       ; 6.0 (0.8)                                         ; 1.5 (0.3)                        ; 0.0 (0.0)            ; 21 (3)              ; 29 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist36_i_llvm_fpga_pop_i1_memdep_phi40_pop29_atax11_out_data_out_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                      ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                      ; 0.2 (0.2)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist36_i_llvm_fpga_pop_i1_memdep_phi40_pop29_atax11_out_data_out_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                                                             ; 5.5 (5.5)            ; 7.5 (6.0)                        ; 2.0 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist36_i_llvm_fpga_pop_i1_memdep_phi40_pop29_atax11_out_data_out_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                      ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist36_i_llvm_fpga_pop_i1_memdep_phi40_pop29_atax11_out_data_out_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                                                           ; 6.9 (6.9)            ; 7.5 (6.0)                        ; 1.7 (0.0)                                         ; 1.1 (0.9)                        ; 0.0 (0.0)            ; 10 (10)             ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist36_i_llvm_fpga_pop_i1_memdep_phi40_pop29_atax11_out_data_out_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                    ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist36_i_llvm_fpga_pop_i1_memdep_phi40_pop29_atax11_out_data_out_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                             ; acl_reset_handler                                                ; N/A          ;
;                      |theredist37_i_llvm_fpga_pop_i1_memdep_phi40_pop29_atax11_out_data_out_124_fifo|                                                          ; 14.5 (0.0)           ; 21.0 (0.0)                       ; 7.0 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 26 (0)              ; 35 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist37_i_llvm_fpga_pop_i1_memdep_phi40_pop29_atax11_out_data_out_124_fifo                                                                                                                                                                                                                                                                                                                                   ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                                                 ; 14.5 (0.0)           ; 21.0 (0.0)                       ; 7.0 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 26 (0)              ; 35 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist37_i_llvm_fpga_pop_i1_memdep_phi40_pop29_atax11_out_data_out_124_fifo|fifo                                                                                                                                                                                                                                                                                                                              ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                                                     ; 14.5 (0.0)           ; 21.0 (0.0)                       ; 7.0 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 26 (0)              ; 35 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist37_i_llvm_fpga_pop_i1_memdep_phi40_pop29_atax11_out_data_out_124_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                     ; 14.5 (1.0)           ; 21.0 (2.0)                       ; 7.0 (1.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 26 (2)              ; 35 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist37_i_llvm_fpga_pop_i1_memdep_phi40_pop29_atax11_out_data_out_124_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                     ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                      ; 0.2 (0.2)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist37_i_llvm_fpga_pop_i1_memdep_phi40_pop29_atax11_out_data_out_124_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                              ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                                                             ; 7.0 (7.0)            ; 9.0 (7.5)                        ; 2.0 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 14 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist37_i_llvm_fpga_pop_i1_memdep_phi40_pop29_atax11_out_data_out_124_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                     ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist37_i_llvm_fpga_pop_i1_memdep_phi40_pop29_atax11_out_data_out_124_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                              ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                                                           ; 6.2 (6.0)            ; 8.5 (7.0)                        ; 2.5 (1.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 15 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist37_i_llvm_fpga_pop_i1_memdep_phi40_pop29_atax11_out_data_out_124_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                   ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.2 (0.2)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist37_i_llvm_fpga_pop_i1_memdep_phi40_pop29_atax11_out_data_out_124_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                            ; acl_reset_handler                                                ; N/A          ;
;                      |theredist38_i_llvm_fpga_pop_i1_memdep_phi33_pop28_atax10_out_data_out_31_fifo|                                                           ; 12.2 (0.0)           ; 19.0 (0.0)                       ; 7.2 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 20 (0)              ; 29 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist38_i_llvm_fpga_pop_i1_memdep_phi33_pop28_atax10_out_data_out_31_fifo                                                                                                                                                                                                                                                                                                                                    ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                                                 ; 12.2 (0.0)           ; 19.0 (0.0)                       ; 7.2 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 20 (0)              ; 29 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist38_i_llvm_fpga_pop_i1_memdep_phi33_pop28_atax10_out_data_out_31_fifo|fifo                                                                                                                                                                                                                                                                                                                               ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                                                     ; 12.2 (0.0)           ; 19.0 (0.0)                       ; 7.2 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 20 (0)              ; 29 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist38_i_llvm_fpga_pop_i1_memdep_phi33_pop28_atax10_out_data_out_31_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                 ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                     ; 12.2 (1.2)           ; 19.0 (2.0)                       ; 7.2 (0.8)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 20 (2)              ; 29 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist38_i_llvm_fpga_pop_i1_memdep_phi33_pop28_atax10_out_data_out_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                      ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                      ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist38_i_llvm_fpga_pop_i1_memdep_phi33_pop28_atax10_out_data_out_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                                                             ; 5.5 (5.5)            ; 8.0 (6.5)                        ; 2.5 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist38_i_llvm_fpga_pop_i1_memdep_phi33_pop28_atax10_out_data_out_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                      ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist38_i_llvm_fpga_pop_i1_memdep_phi33_pop28_atax10_out_data_out_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                                                           ; 5.8 (6.0)            ; 7.5 (6.0)                        ; 2.2 (0.5)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist38_i_llvm_fpga_pop_i1_memdep_phi33_pop28_atax10_out_data_out_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                    ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist38_i_llvm_fpga_pop_i1_memdep_phi33_pop28_atax10_out_data_out_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                             ; acl_reset_handler                                                ; N/A          ;
;                      |theredist39_i_llvm_fpga_pop_i1_memdep_phi28_pop27_atax9_out_data_out_31_fifo|                                                            ; 12.5 (0.0)           ; 18.8 (0.0)                       ; 6.8 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 20 (0)              ; 29 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist39_i_llvm_fpga_pop_i1_memdep_phi28_pop27_atax9_out_data_out_31_fifo                                                                                                                                                                                                                                                                                                                                     ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                                                 ; 12.5 (0.0)           ; 18.8 (0.0)                       ; 6.8 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 20 (0)              ; 29 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist39_i_llvm_fpga_pop_i1_memdep_phi28_pop27_atax9_out_data_out_31_fifo|fifo                                                                                                                                                                                                                                                                                                                                ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                                                     ; 12.5 (0.0)           ; 18.8 (0.0)                       ; 6.8 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 20 (0)              ; 29 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist39_i_llvm_fpga_pop_i1_memdep_phi28_pop27_atax9_out_data_out_31_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                  ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                     ; 12.5 (1.7)           ; 18.8 (2.5)                       ; 6.8 (0.8)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 20 (3)              ; 29 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist39_i_llvm_fpga_pop_i1_memdep_phi28_pop27_atax9_out_data_out_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                       ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                      ; 0.0 (0.0)            ; 1.3 (1.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist39_i_llvm_fpga_pop_i1_memdep_phi28_pop27_atax9_out_data_out_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                                                             ; 6.0 (6.0)            ; 7.5 (6.0)                        ; 2.0 (0.5)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist39_i_llvm_fpga_pop_i1_memdep_phi28_pop27_atax9_out_data_out_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                       ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist39_i_llvm_fpga_pop_i1_memdep_phi28_pop27_atax9_out_data_out_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                                                           ; 4.8 (5.0)            ; 7.5 (6.0)                        ; 2.7 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist39_i_llvm_fpga_pop_i1_memdep_phi28_pop27_atax9_out_data_out_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                     ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist39_i_llvm_fpga_pop_i1_memdep_phi28_pop27_atax9_out_data_out_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                              ; acl_reset_handler                                                ; N/A          ;
;                      |theredist3_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_4_tpl_124_fifo|                                  ; 20.2 (0.0)           ; 26.5 (0.0)                       ; 7.3 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 51 (0)                    ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist3_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_4_tpl_124_fifo                                                                                                                                                                                                                                                                                                           ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                                                 ; 20.2 (0.0)           ; 26.5 (0.0)                       ; 7.3 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 51 (0)                    ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist3_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_4_tpl_124_fifo|fifo                                                                                                                                                                                                                                                                                                      ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                                                     ; 20.2 (0.0)           ; 26.5 (0.0)                       ; 7.3 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 51 (0)                    ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist3_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_4_tpl_124_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                        ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                     ; 20.2 (2.9)           ; 26.5 (3.5)                       ; 7.3 (1.0)                                         ; 1.0 (0.4)                        ; 0.0 (0.0)            ; 33 (4)              ; 51 (3)                    ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist3_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_4_tpl_124_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                             ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                      ; 0.2 (0.2)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist3_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_4_tpl_124_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                      ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                                                             ; 6.5 (6.5)            ; 8.5 (7.0)                        ; 2.0 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 15 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist3_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_4_tpl_124_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                             ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist3_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_4_tpl_124_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                      ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_m20k.altera_syncram|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist3_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_4_tpl_124_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram                                                                                                                                                                                                                             ; altera_syncram                                                   ; N/A          ;
;                                     |auto_generated|                                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist3_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_4_tpl_124_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                                                                                                                              ; altera_syncram_m382                                              ; N/A          ;
;                                        |altsyncram1|                                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist3_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_4_tpl_124_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                                                                                                                                                  ; altsyncram_19c4                                                  ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                                                           ; 6.7 (6.7)            ; 8.3 (7.0)                        ; 2.2 (0.7)                                         ; 0.5 (0.3)                        ; 0.0 (0.0)            ; 13 (13)             ; 16 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist3_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_4_tpl_124_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                           ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.3 (1.3)                        ; 1.5 (1.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist3_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_4_tpl_124_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                    ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                                                            ; 2.0 (0.0)            ; 2.7 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist3_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_4_tpl_124_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                            ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                                ; 2.0 (2.0)            ; 2.7 (2.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist3_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_4_tpl_124_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                  ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                                                            ; 2.0 (0.0)            ; 2.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist3_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_4_tpl_124_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                            ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                                ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist3_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_4_tpl_124_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                  ; fibonacci_lfsr                                                   ; N/A          ;
;                      |theredist40_i_llvm_fpga_pop_i1_memdep_phi24_pop26_atax8_out_data_out_31_fifo|                                                            ; 12.5 (0.0)           ; 19.0 (0.0)                       ; 6.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (0)              ; 29 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist40_i_llvm_fpga_pop_i1_memdep_phi24_pop26_atax8_out_data_out_31_fifo                                                                                                                                                                                                                                                                                                                                     ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                                                 ; 12.5 (0.0)           ; 19.0 (0.0)                       ; 6.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (0)              ; 29 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist40_i_llvm_fpga_pop_i1_memdep_phi24_pop26_atax8_out_data_out_31_fifo|fifo                                                                                                                                                                                                                                                                                                                                ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                                                     ; 12.5 (0.0)           ; 19.0 (0.0)                       ; 6.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (0)              ; 29 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist40_i_llvm_fpga_pop_i1_memdep_phi24_pop26_atax8_out_data_out_31_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                  ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                     ; 12.5 (1.7)           ; 19.0 (2.5)                       ; 6.5 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (3)              ; 29 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist40_i_llvm_fpga_pop_i1_memdep_phi24_pop26_atax8_out_data_out_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                       ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                      ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist40_i_llvm_fpga_pop_i1_memdep_phi24_pop26_atax8_out_data_out_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                                                             ; 5.5 (5.5)            ; 7.5 (6.0)                        ; 2.0 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist40_i_llvm_fpga_pop_i1_memdep_phi24_pop26_atax8_out_data_out_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                       ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist40_i_llvm_fpga_pop_i1_memdep_phi24_pop26_atax8_out_data_out_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                                                           ; 5.3 (5.5)            ; 7.5 (6.0)                        ; 2.2 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist40_i_llvm_fpga_pop_i1_memdep_phi24_pop26_atax8_out_data_out_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                     ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist40_i_llvm_fpga_pop_i1_memdep_phi24_pop26_atax8_out_data_out_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                              ; acl_reset_handler                                                ; N/A          ;
;                      |theredist41_i_llvm_fpga_pop_i1_memdep_phi21_pop25_atax7_out_data_out_31_fifo|                                                            ; 11.5 (0.0)           ; 17.0 (0.0)                       ; 6.0 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 29 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist41_i_llvm_fpga_pop_i1_memdep_phi21_pop25_atax7_out_data_out_31_fifo                                                                                                                                                                                                                                                                                                                                     ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                                                 ; 11.5 (0.0)           ; 17.0 (0.0)                       ; 6.0 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 29 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist41_i_llvm_fpga_pop_i1_memdep_phi21_pop25_atax7_out_data_out_31_fifo|fifo                                                                                                                                                                                                                                                                                                                                ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                                                     ; 11.5 (0.0)           ; 17.0 (0.0)                       ; 6.0 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 29 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist41_i_llvm_fpga_pop_i1_memdep_phi21_pop25_atax7_out_data_out_31_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                  ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                     ; 11.5 (1.3)           ; 17.0 (2.5)                       ; 6.0 (1.3)                                         ; 0.5 (0.1)                        ; 0.0 (0.0)            ; 21 (3)              ; 29 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist41_i_llvm_fpga_pop_i1_memdep_phi21_pop25_atax7_out_data_out_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                       ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                      ; 0.2 (0.2)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist41_i_llvm_fpga_pop_i1_memdep_phi21_pop25_atax7_out_data_out_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                                                             ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist41_i_llvm_fpga_pop_i1_memdep_phi21_pop25_atax7_out_data_out_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                       ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist41_i_llvm_fpga_pop_i1_memdep_phi21_pop25_atax7_out_data_out_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                                                           ; 5.1 (5.1)            ; 6.5 (5.0)                        ; 1.7 (0.0)                                         ; 0.2 (0.1)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist41_i_llvm_fpga_pop_i1_memdep_phi21_pop25_atax7_out_data_out_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                     ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist41_i_llvm_fpga_pop_i1_memdep_phi21_pop25_atax7_out_data_out_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                              ; acl_reset_handler                                                ; N/A          ;
;                      |theredist42_i_llvm_fpga_pop_i1_memdep_phi19_pop24_atax6_out_data_out_31_fifo|                                                            ; 12.3 (0.0)           ; 18.0 (0.0)                       ; 6.7 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 29 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist42_i_llvm_fpga_pop_i1_memdep_phi19_pop24_atax6_out_data_out_31_fifo                                                                                                                                                                                                                                                                                                                                     ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                                                 ; 12.3 (0.0)           ; 18.0 (0.0)                       ; 6.7 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 29 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist42_i_llvm_fpga_pop_i1_memdep_phi19_pop24_atax6_out_data_out_31_fifo|fifo                                                                                                                                                                                                                                                                                                                                ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                                                     ; 12.3 (0.0)           ; 18.0 (0.0)                       ; 6.7 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 29 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist42_i_llvm_fpga_pop_i1_memdep_phi19_pop24_atax6_out_data_out_31_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                  ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                     ; 12.3 (1.5)           ; 18.0 (2.5)                       ; 6.7 (1.3)                                         ; 1.0 (0.3)                        ; 0.0 (0.0)            ; 21 (3)              ; 29 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist42_i_llvm_fpga_pop_i1_memdep_phi19_pop24_atax6_out_data_out_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                       ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                      ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist42_i_llvm_fpga_pop_i1_memdep_phi19_pop24_atax6_out_data_out_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                                                             ; 6.2 (5.7)            ; 6.5 (5.0)                        ; 1.0 (0.0)                                         ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 9 (9)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist42_i_llvm_fpga_pop_i1_memdep_phi19_pop24_atax6_out_data_out_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                       ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist42_i_llvm_fpga_pop_i1_memdep_phi19_pop24_atax6_out_data_out_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                                                           ; 4.8 (5.0)            ; 7.5 (6.0)                        ; 2.7 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist42_i_llvm_fpga_pop_i1_memdep_phi19_pop24_atax6_out_data_out_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                     ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist42_i_llvm_fpga_pop_i1_memdep_phi19_pop24_atax6_out_data_out_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                              ; acl_reset_handler                                                ; N/A          ;
;                      |theredist43_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_39_fifo|                                                                  ; 19.5 (0.0)           ; 25.8 (0.0)                       ; 6.8 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 47 (0)                    ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist43_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_39_fifo                                                                                                                                                                                                                                                                                                                                           ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                                                 ; 19.5 (0.0)           ; 25.8 (0.0)                       ; 6.8 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 47 (0)                    ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist43_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_39_fifo|fifo                                                                                                                                                                                                                                                                                                                                      ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                                                     ; 19.5 (0.0)           ; 25.8 (0.0)                       ; 6.8 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 47 (0)                    ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist43_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_39_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                        ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                     ; 19.5 (2.4)           ; 25.8 (4.0)                       ; 6.8 (1.8)                                         ; 0.5 (0.2)                        ; 0.0 (0.0)            ; 31 (4)              ; 47 (3)                    ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist43_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                             ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                      ; 0.3 (0.3)            ; 1.5 (1.5)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist43_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                      ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                                                             ; 6.8 (6.0)            ; 7.5 (6.0)                        ; 1.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 14 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist43_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                             ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.2 (0.2)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist43_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                      ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_m20k.altera_syncram|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist43_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram                                                                                                                                                                                                                                                             ; altera_syncram                                                   ; N/A          ;
;                                     |auto_generated|                                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist43_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                                                                                                                                                              ; altera_syncram_at72                                              ; N/A          ;
;                                        |altsyncram1|                                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist43_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                                                                                                                                                                                  ; altsyncram_l2c4                                                  ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                                                           ; 6.5 (6.7)            ; 8.8 (7.5)                        ; 2.3 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 15 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist43_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                           ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; -0.2 (-0.2)          ; 1.3 (1.3)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist43_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                    ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                                                            ; 1.8 (0.0)            ; 2.5 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist43_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                            ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                                ; 1.8 (1.8)            ; 2.5 (2.5)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist43_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                  ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                                                            ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist43_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                            ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                                ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist43_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                  ; fibonacci_lfsr                                                   ; N/A          ;
;                      |theredist44_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_70_fifo|                                                                  ; 25.5 (0.0)           ; 31.8 (0.0)                       ; 6.8 (0.0)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 24 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist44_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_70_fifo                                                                                                                                                                                                                                                                                                                                           ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                                                 ; 25.5 (0.0)           ; 31.8 (0.0)                       ; 6.8 (0.0)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 24 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist44_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_70_fifo|fifo                                                                                                                                                                                                                                                                                                                                      ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                                                     ; 25.5 (0.0)           ; 31.8 (0.0)                       ; 6.8 (0.0)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 24 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist44_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_70_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                        ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                     ; 25.5 (3.4)           ; 31.8 (4.0)                       ; 6.8 (0.7)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 24 (5)              ; 39 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist44_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                             ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                      ; -0.2 (-0.2)          ; 1.3 (1.3)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist44_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                      ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                                                             ; 5.5 (5.5)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist44_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                             ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist44_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                      ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_mlab.altdpram_component|                                                                                         ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist44_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                         ; altdpram                                                         ; N/A          ;
;                                     |auto_generated|                                                                                                           ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist44_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                          ; dpram_0o42                                                       ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                                                           ; 4.8 (5.0)            ; 7.0 (5.5)                        ; 2.2 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist44_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                           ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist44_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                    ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                                                            ; 1.0 (0.0)            ; 1.5 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist44_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                            ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                                ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist44_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                  ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                                                            ; 1.0 (0.0)            ; 1.5 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist44_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                            ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                                ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist44_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                  ; fibonacci_lfsr                                                   ; N/A          ;
;                      |theredist45_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_101_fifo|                                                                 ; 25.5 (0.0)           ; 32.5 (0.0)                       ; 8.0 (0.0)                                         ; 1.0 (0.0)                        ; 10.0 (0.0)           ; 24 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist45_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_101_fifo                                                                                                                                                                                                                                                                                                                                          ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                                                 ; 25.5 (0.0)           ; 32.5 (0.0)                       ; 8.0 (0.0)                                         ; 1.0 (0.0)                        ; 10.0 (0.0)           ; 24 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist45_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_101_fifo|fifo                                                                                                                                                                                                                                                                                                                                     ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                                                     ; 25.5 (0.0)           ; 32.5 (0.0)                       ; 8.0 (0.0)                                         ; 1.0 (0.0)                        ; 10.0 (0.0)           ; 24 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist45_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_101_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                       ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                     ; 25.5 (3.3)           ; 32.5 (5.0)                       ; 8.0 (1.8)                                         ; 1.0 (0.1)                        ; 10.0 (0.0)           ; 24 (5)              ; 39 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist45_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                            ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                      ; 0.2 (0.2)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist45_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                                                             ; 5.5 (5.5)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist45_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                            ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist45_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_mlab.altdpram_component|                                                                                         ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist45_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                        ; altdpram                                                         ; N/A          ;
;                                     |auto_generated|                                                                                                           ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist45_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                         ; dpram_0o42                                                       ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                                                           ; 4.5 (4.5)            ; 6.5 (5.0)                        ; 2.2 (0.5)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist45_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                          ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist45_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                                                            ; 1.0 (0.0)            ; 1.5 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist45_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                           ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                                ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist45_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                 ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                                                            ; 1.0 (0.0)            ; 1.5 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist45_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                           ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                                ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist45_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                 ; fibonacci_lfsr                                                   ; N/A          ;
;                      |theredist46_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_132_fifo|                                                                 ; 24.3 (0.0)           ; 31.5 (0.0)                       ; 7.2 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 24 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist46_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_132_fifo                                                                                                                                                                                                                                                                                                                                          ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                                                 ; 24.3 (0.0)           ; 31.5 (0.0)                       ; 7.2 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 24 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist46_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_132_fifo|fifo                                                                                                                                                                                                                                                                                                                                     ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                                                     ; 24.3 (0.0)           ; 31.5 (0.0)                       ; 7.2 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 24 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist46_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_132_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                       ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                     ; 24.3 (3.2)           ; 31.5 (4.0)                       ; 7.2 (0.8)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 24 (5)              ; 39 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist46_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                            ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                      ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist46_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                                                             ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist46_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                            ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist46_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_mlab.altdpram_component|                                                                                         ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist46_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                        ; altdpram                                                         ; N/A          ;
;                                     |auto_generated|                                                                                                           ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist46_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                         ; dpram_0o42                                                       ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                                                           ; 4.8 (4.8)            ; 6.5 (5.0)                        ; 1.7 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist46_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                          ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist46_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                                                            ; 0.7 (0.0)            ; 1.5 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist46_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                           ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                                ; 0.7 (0.7)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist46_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                 ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                                                            ; 0.7 (0.0)            ; 1.5 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist46_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                           ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                                ; 0.7 (0.7)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist46_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                 ; fibonacci_lfsr                                                   ; N/A          ;
;                      |theredist47_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_163_fifo|                                                                 ; 25.7 (0.0)           ; 30.7 (0.0)                       ; 5.5 (0.0)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 24 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist47_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_163_fifo                                                                                                                                                                                                                                                                                                                                          ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                                                 ; 25.7 (0.0)           ; 30.7 (0.0)                       ; 5.5 (0.0)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 24 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist47_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_163_fifo|fifo                                                                                                                                                                                                                                                                                                                                     ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                                                     ; 25.7 (0.0)           ; 30.7 (0.0)                       ; 5.5 (0.0)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 24 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist47_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_163_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                       ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                     ; 25.7 (3.3)           ; 30.7 (3.3)                       ; 5.5 (0.0)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 24 (5)              ; 39 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist47_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_163_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                            ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                      ; 0.0 (0.0)            ; 1.3 (1.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist47_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_163_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                                                             ; 5.5 (5.5)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist47_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_163_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                            ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist47_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_163_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_mlab.altdpram_component|                                                                                         ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist47_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_163_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                        ; altdpram                                                         ; N/A          ;
;                                     |auto_generated|                                                                                                           ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist47_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_163_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                         ; dpram_0o42                                                       ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                                                           ; 4.8 (5.0)            ; 6.5 (5.2)                        ; 1.7 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist47_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_163_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                          ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; -0.2 (-0.2)          ; 1.2 (1.2)                        ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist47_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_163_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                                                            ; 1.0 (0.0)            ; 1.5 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist47_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_163_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                           ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                                ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist47_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_163_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                 ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                                                            ; 1.0 (0.0)            ; 1.5 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist47_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_163_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                           ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                                ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist47_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_163_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                 ; fibonacci_lfsr                                                   ; N/A          ;
;                      |theredist48_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_194_fifo|                                                                 ; 25.8 (0.0)           ; 32.2 (0.0)                       ; 6.3 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 24 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist48_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_194_fifo                                                                                                                                                                                                                                                                                                                                          ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                                                 ; 25.8 (0.0)           ; 32.2 (0.0)                       ; 6.3 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 24 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist48_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_194_fifo|fifo                                                                                                                                                                                                                                                                                                                                     ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                                                     ; 25.8 (0.0)           ; 32.2 (0.0)                       ; 6.3 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 24 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist48_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_194_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                       ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                     ; 25.8 (3.2)           ; 32.2 (4.7)                       ; 6.3 (1.5)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 24 (5)              ; 39 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist48_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_194_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                            ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                      ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist48_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_194_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                                                             ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist48_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_194_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                            ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist48_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_194_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_mlab.altdpram_component|                                                                                         ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist48_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_194_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                        ; altdpram                                                         ; N/A          ;
;                                     |auto_generated|                                                                                                           ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist48_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_194_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                         ; dpram_0o42                                                       ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                                                           ; 4.7 (4.7)            ; 6.5 (5.0)                        ; 1.8 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist48_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_194_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                          ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist48_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_194_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                                                            ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist48_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_194_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                           ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                                ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist48_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_194_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                 ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                                                            ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist48_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_194_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                           ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                                ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist48_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_194_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                 ; fibonacci_lfsr                                                   ; N/A          ;
;                      |theredist49_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_225_fifo|                                                                 ; 23.7 (0.0)           ; 31.2 (0.0)                       ; 8.0 (0.0)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 23 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist49_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_225_fifo                                                                                                                                                                                                                                                                                                                                          ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                                                 ; 23.7 (0.0)           ; 31.2 (0.0)                       ; 8.0 (0.0)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 23 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist49_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_225_fifo|fifo                                                                                                                                                                                                                                                                                                                                     ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                                                     ; 23.7 (0.0)           ; 31.2 (0.0)                       ; 8.0 (0.0)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 23 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist49_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_225_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                       ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                     ; 23.7 (2.4)           ; 31.2 (3.7)                       ; 8.0 (1.3)                                         ; 0.5 (0.1)                        ; 10.0 (0.0)           ; 23 (4)              ; 39 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist49_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_225_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                            ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                      ; 0.2 (0.2)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist49_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_225_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                                                             ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist49_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_225_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                            ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist49_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_225_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_mlab.altdpram_component|                                                                                         ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist49_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_225_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                        ; altdpram                                                         ; N/A          ;
;                                     |auto_generated|                                                                                                           ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist49_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_225_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                         ; dpram_0o42                                                       ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                                                           ; 5.1 (5.1)            ; 6.5 (5.0)                        ; 1.7 (0.0)                                         ; 0.2 (0.1)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist49_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_225_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                          ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist49_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_225_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                                                            ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist49_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_225_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                           ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                                ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist49_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_225_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                 ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                                                            ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist49_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_225_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                           ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                                ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist49_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_225_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                 ; fibonacci_lfsr                                                   ; N/A          ;
;                      |theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|                                   ; 17.5 (0.0)           ; 26.5 (0.0)                       ; 9.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 51 (0)                    ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo                                                                                                                                                                                                                                                                                                            ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                                                 ; 17.5 (0.0)           ; 26.5 (0.0)                       ; 9.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 51 (0)                    ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo                                                                                                                                                                                                                                                                                                       ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                                                     ; 17.5 (0.0)           ; 26.5 (0.0)                       ; 9.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 51 (0)                    ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                         ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                     ; 17.5 (2.5)           ; 26.5 (3.3)                       ; 9.0 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (4)              ; 51 (3)                    ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                              ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                      ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                       ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                                                             ; 6.5 (6.5)            ; 8.5 (7.0)                        ; 2.0 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 15 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                              ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                       ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_m20k.altera_syncram|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram                                                                                                                                                                                                                              ; altera_syncram                                                   ; N/A          ;
;                                     |auto_generated|                                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                                                                                                                               ; altera_syncram_m382                                              ; N/A          ;
;                                        |altsyncram1|                                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                                                                                                                                                   ; altsyncram_19c4                                                  ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                                                           ; 6.5 (6.5)            ; 8.7 (7.2)                        ; 2.2 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 16 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                            ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                                                            ; 1.5 (0.0)            ; 2.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                             ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                                ; 1.5 (1.5)            ; 2.5 (2.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                   ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                                                            ; 0.5 (0.0)            ; 2.0 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                             ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                                ; 0.5 (0.5)            ; 2.0 (2.0)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                   ; fibonacci_lfsr                                                   ; N/A          ;
;                      |theredist50_i_first_cleanup_xor_atax35_q_8_fifo|                                                                                         ; 23.6 (0.0)           ; 29.5 (0.0)                       ; 6.0 (0.0)                                         ; 0.1 (0.0)                        ; 10.0 (0.0)           ; 23 (0)              ; 35 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist50_i_first_cleanup_xor_atax35_q_8_fifo                                                                                                                                                                                                                                                                                                                                                                  ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                                                 ; 23.6 (0.0)           ; 29.5 (0.0)                       ; 6.0 (0.0)                                         ; 0.1 (0.0)                        ; 10.0 (0.0)           ; 23 (0)              ; 35 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist50_i_first_cleanup_xor_atax35_q_8_fifo|fifo                                                                                                                                                                                                                                                                                                                                                             ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                                                     ; 23.6 (0.0)           ; 29.5 (0.0)                       ; 6.0 (0.0)                                         ; 0.1 (0.0)                        ; 10.0 (0.0)           ; 23 (0)              ; 35 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist50_i_first_cleanup_xor_atax35_q_8_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                                               ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                     ; 23.6 (3.0)           ; 29.5 (4.0)                       ; 6.0 (1.0)                                         ; 0.1 (0.0)                        ; 10.0 (0.0)           ; 23 (5)              ; 35 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist50_i_first_cleanup_xor_atax35_q_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                    ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                      ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist50_i_first_cleanup_xor_atax35_q_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                             ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                                                             ; 4.2 (4.0)            ; 5.5 (4.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 10 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist50_i_first_cleanup_xor_atax35_q_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                    ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist50_i_first_cleanup_xor_atax35_q_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                             ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_mlab.altdpram_component|                                                                                         ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist50_i_first_cleanup_xor_atax35_q_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                                                ; altdpram                                                         ; N/A          ;
;                                     |auto_generated|                                                                                                           ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist50_i_first_cleanup_xor_atax35_q_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                                                 ; dpram_vn42                                                       ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                                                           ; 4.6 (4.8)            ; 6.5 (5.0)                        ; 2.0 (0.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 9 (9)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist50_i_first_cleanup_xor_atax35_q_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                  ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist50_i_first_cleanup_xor_atax35_q_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                           ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                                                            ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist50_i_first_cleanup_xor_atax35_q_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                                   ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist50_i_first_cleanup_xor_atax35_q_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                         ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                                                            ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist50_i_first_cleanup_xor_atax35_q_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                                   ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist50_i_first_cleanup_xor_atax35_q_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                         ; fibonacci_lfsr                                                   ; N/A          ;
;                      |theredist51_i_first_cleanup_xor_atax35_q_39_fifo|                                                                                        ; 26.5 (0.0)           ; 32.0 (0.0)                       ; 5.5 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 25 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist51_i_first_cleanup_xor_atax35_q_39_fifo                                                                                                                                                                                                                                                                                                                                                                 ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                                                 ; 26.5 (0.0)           ; 32.0 (0.0)                       ; 5.5 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 25 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist51_i_first_cleanup_xor_atax35_q_39_fifo|fifo                                                                                                                                                                                                                                                                                                                                                            ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                                                     ; 26.5 (0.0)           ; 32.0 (0.0)                       ; 5.5 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 25 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist51_i_first_cleanup_xor_atax35_q_39_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                                              ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                     ; 26.5 (2.8)           ; 32.0 (4.0)                       ; 5.5 (1.2)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 25 (5)              ; 39 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist51_i_first_cleanup_xor_atax35_q_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                   ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                      ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist51_i_first_cleanup_xor_atax35_q_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                            ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                                                             ; 5.2 (5.0)            ; 6.5 (5.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist51_i_first_cleanup_xor_atax35_q_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                   ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist51_i_first_cleanup_xor_atax35_q_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                            ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_mlab.altdpram_component|                                                                                         ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist51_i_first_cleanup_xor_atax35_q_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                                               ; altdpram                                                         ; N/A          ;
;                                     |auto_generated|                                                                                                           ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist51_i_first_cleanup_xor_atax35_q_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                                                ; dpram_0o42                                                       ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                                                           ; 5.5 (5.5)            ; 7.0 (5.5)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist51_i_first_cleanup_xor_atax35_q_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                 ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist51_i_first_cleanup_xor_atax35_q_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                                                            ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist51_i_first_cleanup_xor_atax35_q_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                                  ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                                ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist51_i_first_cleanup_xor_atax35_q_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                        ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                                                            ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist51_i_first_cleanup_xor_atax35_q_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                                  ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                                ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist51_i_first_cleanup_xor_atax35_q_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                        ; fibonacci_lfsr                                                   ; N/A          ;
;                      |theredist52_i_first_cleanup_xor_atax35_q_70_fifo|                                                                                        ; 27.8 (0.0)           ; 33.0 (0.0)                       ; 5.7 (0.0)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 25 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist52_i_first_cleanup_xor_atax35_q_70_fifo                                                                                                                                                                                                                                                                                                                                                                 ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                                                 ; 27.8 (0.0)           ; 33.0 (0.0)                       ; 5.7 (0.0)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 25 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist52_i_first_cleanup_xor_atax35_q_70_fifo|fifo                                                                                                                                                                                                                                                                                                                                                            ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                                                     ; 27.8 (0.0)           ; 33.0 (0.0)                       ; 5.7 (0.0)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 25 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist52_i_first_cleanup_xor_atax35_q_70_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                                              ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                     ; 27.8 (3.7)           ; 33.0 (4.5)                       ; 5.7 (0.8)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 25 (5)              ; 39 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist52_i_first_cleanup_xor_atax35_q_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                   ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                      ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist52_i_first_cleanup_xor_atax35_q_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                            ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                                                             ; 5.5 (5.5)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist52_i_first_cleanup_xor_atax35_q_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                   ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist52_i_first_cleanup_xor_atax35_q_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                            ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_mlab.altdpram_component|                                                                                         ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist52_i_first_cleanup_xor_atax35_q_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                                               ; altdpram                                                         ; N/A          ;
;                                     |auto_generated|                                                                                                           ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist52_i_first_cleanup_xor_atax35_q_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                                                ; dpram_0o42                                                       ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                                                           ; 5.7 (5.8)            ; 7.5 (6.0)                        ; 1.8 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist52_i_first_cleanup_xor_atax35_q_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                 ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist52_i_first_cleanup_xor_atax35_q_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                                                            ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist52_i_first_cleanup_xor_atax35_q_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                                  ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                                ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist52_i_first_cleanup_xor_atax35_q_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                        ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                                                            ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist52_i_first_cleanup_xor_atax35_q_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                                  ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                                ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist52_i_first_cleanup_xor_atax35_q_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                        ; fibonacci_lfsr                                                   ; N/A          ;
;                      |theredist53_i_first_cleanup_xor_atax35_q_101_fifo|                                                                                       ; 25.5 (0.0)           ; 33.5 (0.0)                       ; 9.0 (0.0)                                         ; 1.0 (0.0)                        ; 10.0 (0.0)           ; 25 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist53_i_first_cleanup_xor_atax35_q_101_fifo                                                                                                                                                                                                                                                                                                                                                                ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                                                 ; 25.5 (0.0)           ; 33.5 (0.0)                       ; 9.0 (0.0)                                         ; 1.0 (0.0)                        ; 10.0 (0.0)           ; 25 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist53_i_first_cleanup_xor_atax35_q_101_fifo|fifo                                                                                                                                                                                                                                                                                                                                                           ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                                                     ; 25.5 (0.0)           ; 33.5 (0.0)                       ; 9.0 (0.0)                                         ; 1.0 (0.0)                        ; 10.0 (0.0)           ; 25 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist53_i_first_cleanup_xor_atax35_q_101_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                                             ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                     ; 25.5 (3.2)           ; 33.5 (5.0)                       ; 9.0 (1.8)                                         ; 1.0 (0.0)                        ; 10.0 (0.0)           ; 25 (5)              ; 39 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist53_i_first_cleanup_xor_atax35_q_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                  ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                      ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist53_i_first_cleanup_xor_atax35_q_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                           ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                                                             ; 5.5 (5.5)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist53_i_first_cleanup_xor_atax35_q_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                  ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist53_i_first_cleanup_xor_atax35_q_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                           ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_mlab.altdpram_component|                                                                                         ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist53_i_first_cleanup_xor_atax35_q_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                                              ; altdpram                                                         ; N/A          ;
;                                     |auto_generated|                                                                                                           ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist53_i_first_cleanup_xor_atax35_q_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                                               ; dpram_0o42                                                       ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                                                           ; 5.8 (6.0)            ; 7.5 (6.0)                        ; 2.2 (0.5)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 10 (10)             ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist53_i_first_cleanup_xor_atax35_q_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist53_i_first_cleanup_xor_atax35_q_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                         ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                                                            ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist53_i_first_cleanup_xor_atax35_q_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                                 ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                                ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist53_i_first_cleanup_xor_atax35_q_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                       ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                                                            ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist53_i_first_cleanup_xor_atax35_q_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                                 ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                                ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist53_i_first_cleanup_xor_atax35_q_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                       ; fibonacci_lfsr                                                   ; N/A          ;
;                      |theredist54_i_first_cleanup_xor_atax35_q_132_fifo|                                                                                       ; 26.5 (0.0)           ; 33.0 (0.0)                       ; 7.0 (0.0)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 25 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist54_i_first_cleanup_xor_atax35_q_132_fifo                                                                                                                                                                                                                                                                                                                                                                ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                                                 ; 26.5 (0.0)           ; 33.0 (0.0)                       ; 7.0 (0.0)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 25 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist54_i_first_cleanup_xor_atax35_q_132_fifo|fifo                                                                                                                                                                                                                                                                                                                                                           ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                                                     ; 26.5 (0.0)           ; 33.0 (0.0)                       ; 7.0 (0.0)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 25 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist54_i_first_cleanup_xor_atax35_q_132_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                                             ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                     ; 26.5 (3.2)           ; 33.0 (4.0)                       ; 7.0 (0.8)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 25 (5)              ; 39 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist54_i_first_cleanup_xor_atax35_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                  ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                      ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist54_i_first_cleanup_xor_atax35_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                           ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                                                             ; 5.5 (5.5)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist54_i_first_cleanup_xor_atax35_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                  ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist54_i_first_cleanup_xor_atax35_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                           ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_mlab.altdpram_component|                                                                                         ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist54_i_first_cleanup_xor_atax35_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                                              ; altdpram                                                         ; N/A          ;
;                                     |auto_generated|                                                                                                           ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist54_i_first_cleanup_xor_atax35_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                                               ; dpram_0o42                                                       ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                                                           ; 5.8 (5.8)            ; 7.8 (6.5)                        ; 2.0 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist54_i_first_cleanup_xor_atax35_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.3 (1.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist54_i_first_cleanup_xor_atax35_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                         ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                                                            ; 1.0 (0.0)            ; 1.5 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist54_i_first_cleanup_xor_atax35_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                                 ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                                ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist54_i_first_cleanup_xor_atax35_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                       ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                                                            ; 1.2 (0.0)            ; 1.7 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist54_i_first_cleanup_xor_atax35_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                                 ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                                ; 1.2 (1.2)            ; 1.7 (1.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist54_i_first_cleanup_xor_atax35_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                       ; fibonacci_lfsr                                                   ; N/A          ;
;                      |theredist55_i_first_cleanup_xor_atax35_q_163_fifo|                                                                                       ; 27.5 (0.0)           ; 33.2 (0.0)                       ; 6.2 (0.0)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 25 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist55_i_first_cleanup_xor_atax35_q_163_fifo                                                                                                                                                                                                                                                                                                                                                                ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                                                 ; 27.5 (0.0)           ; 33.2 (0.0)                       ; 6.2 (0.0)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 25 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist55_i_first_cleanup_xor_atax35_q_163_fifo|fifo                                                                                                                                                                                                                                                                                                                                                           ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                                                     ; 27.5 (0.0)           ; 33.2 (0.0)                       ; 6.2 (0.0)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 25 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist55_i_first_cleanup_xor_atax35_q_163_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                                             ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                     ; 27.5 (3.2)           ; 33.2 (5.0)                       ; 6.2 (1.8)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 25 (5)              ; 39 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist55_i_first_cleanup_xor_atax35_q_163_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                  ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                      ; 0.0 (0.0)            ; 1.2 (1.2)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist55_i_first_cleanup_xor_atax35_q_163_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                           ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                                                             ; 5.5 (5.5)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist55_i_first_cleanup_xor_atax35_q_163_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                  ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist55_i_first_cleanup_xor_atax35_q_163_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                           ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_mlab.altdpram_component|                                                                                         ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist55_i_first_cleanup_xor_atax35_q_163_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                                              ; altdpram                                                         ; N/A          ;
;                                     |auto_generated|                                                                                                           ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist55_i_first_cleanup_xor_atax35_q_163_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                                               ; dpram_0o42                                                       ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                                                           ; 5.8 (6.0)            ; 7.5 (6.0)                        ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist55_i_first_cleanup_xor_atax35_q_163_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist55_i_first_cleanup_xor_atax35_q_163_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                         ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                                                            ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist55_i_first_cleanup_xor_atax35_q_163_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                                 ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                                ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist55_i_first_cleanup_xor_atax35_q_163_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                       ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                                                            ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist55_i_first_cleanup_xor_atax35_q_163_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                                 ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                                ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist55_i_first_cleanup_xor_atax35_q_163_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                       ; fibonacci_lfsr                                                   ; N/A          ;
;                      |theredist56_i_first_cleanup_xor_atax35_q_194_fifo|                                                                                       ; 24.2 (0.0)           ; 32.0 (0.0)                       ; 7.8 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 25 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist56_i_first_cleanup_xor_atax35_q_194_fifo                                                                                                                                                                                                                                                                                                                                                                ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                                                 ; 24.2 (0.0)           ; 32.0 (0.0)                       ; 7.8 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 25 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist56_i_first_cleanup_xor_atax35_q_194_fifo|fifo                                                                                                                                                                                                                                                                                                                                                           ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                                                     ; 24.2 (0.0)           ; 32.0 (0.0)                       ; 7.8 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 25 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist56_i_first_cleanup_xor_atax35_q_194_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                                             ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                     ; 24.2 (3.0)           ; 32.0 (4.0)                       ; 7.8 (1.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 25 (5)              ; 39 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist56_i_first_cleanup_xor_atax35_q_194_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                  ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                      ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist56_i_first_cleanup_xor_atax35_q_194_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                           ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                                                             ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist56_i_first_cleanup_xor_atax35_q_194_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                  ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist56_i_first_cleanup_xor_atax35_q_194_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                           ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_mlab.altdpram_component|                                                                                         ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist56_i_first_cleanup_xor_atax35_q_194_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                                              ; altdpram                                                         ; N/A          ;
;                                     |auto_generated|                                                                                                           ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist56_i_first_cleanup_xor_atax35_q_194_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                                               ; dpram_0o42                                                       ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                                                           ; 5.2 (5.2)            ; 7.0 (5.5)                        ; 1.8 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist56_i_first_cleanup_xor_atax35_q_194_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist56_i_first_cleanup_xor_atax35_q_194_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                         ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                                                            ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist56_i_first_cleanup_xor_atax35_q_194_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                                 ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                                ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist56_i_first_cleanup_xor_atax35_q_194_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                       ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                                                            ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist56_i_first_cleanup_xor_atax35_q_194_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                                 ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                                ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist56_i_first_cleanup_xor_atax35_q_194_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                       ; fibonacci_lfsr                                                   ; N/A          ;
;                      |theredist57_i_first_cleanup_xor_atax35_q_225_fifo|                                                                                       ; 25.5 (0.0)           ; 30.5 (0.0)                       ; 6.0 (0.0)                                         ; 1.0 (0.0)                        ; 10.0 (0.0)           ; 23 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist57_i_first_cleanup_xor_atax35_q_225_fifo                                                                                                                                                                                                                                                                                                                                                                ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                                                 ; 25.5 (0.0)           ; 30.5 (0.0)                       ; 6.0 (0.0)                                         ; 1.0 (0.0)                        ; 10.0 (0.0)           ; 23 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist57_i_first_cleanup_xor_atax35_q_225_fifo|fifo                                                                                                                                                                                                                                                                                                                                                           ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                                                     ; 25.5 (0.0)           ; 30.5 (0.0)                       ; 6.0 (0.0)                                         ; 1.0 (0.0)                        ; 10.0 (0.0)           ; 23 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist57_i_first_cleanup_xor_atax35_q_225_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                                             ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                     ; 25.5 (2.5)           ; 30.5 (3.0)                       ; 6.0 (0.8)                                         ; 1.0 (0.3)                        ; 10.0 (0.0)           ; 23 (4)              ; 39 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist57_i_first_cleanup_xor_atax35_q_225_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                  ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                      ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist57_i_first_cleanup_xor_atax35_q_225_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                           ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                                                             ; 5.2 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist57_i_first_cleanup_xor_atax35_q_225_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                  ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.2 (0.2)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist57_i_first_cleanup_xor_atax35_q_225_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                           ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_mlab.altdpram_component|                                                                                         ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist57_i_first_cleanup_xor_atax35_q_225_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                                              ; altdpram                                                         ; N/A          ;
;                                     |auto_generated|                                                                                                           ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist57_i_first_cleanup_xor_atax35_q_225_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                                               ; dpram_0o42                                                       ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                                                           ; 5.2 (5.3)            ; 6.5 (5.0)                        ; 1.8 (0.2)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist57_i_first_cleanup_xor_atax35_q_225_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist57_i_first_cleanup_xor_atax35_q_225_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                         ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                                                            ; 1.2 (0.0)            ; 1.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist57_i_first_cleanup_xor_atax35_q_225_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                                 ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                                ; 1.2 (1.2)            ; 1.5 (1.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist57_i_first_cleanup_xor_atax35_q_225_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                       ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                                                            ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist57_i_first_cleanup_xor_atax35_q_225_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                                 ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                                ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist57_i_first_cleanup_xor_atax35_q_225_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                       ; fibonacci_lfsr                                                   ; N/A          ;
;                      |theredist5_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_6_tpl_62_fifo|                                   ; 16.8 (0.0)           ; 25.0 (0.0)                       ; 9.2 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 47 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist5_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_6_tpl_62_fifo                                                                                                                                                                                                                                                                                                            ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                                                 ; 16.8 (0.0)           ; 25.0 (0.0)                       ; 9.2 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 47 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist5_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_6_tpl_62_fifo|fifo                                                                                                                                                                                                                                                                                                       ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                                                     ; 16.8 (0.0)           ; 25.0 (0.0)                       ; 9.2 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 47 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist5_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_6_tpl_62_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                         ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                     ; 16.8 (2.2)           ; 25.0 (3.5)                       ; 9.2 (1.5)                                         ; 1.0 (0.2)                        ; 0.0 (0.0)            ; 31 (4)              ; 47 (3)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist5_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_6_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                              ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                      ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist5_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_6_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                       ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                                                             ; 6.2 (6.0)            ; 7.5 (6.0)                        ; 1.5 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 14 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist5_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_6_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                              ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.2 (0.2)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist5_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_6_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                       ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_m20k.altera_syncram|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist5_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_6_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram                                                                                                                                                                                                                              ; altera_syncram                                                   ; N/A          ;
;                                     |auto_generated|                                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist5_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_6_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                                                                                                                               ; altera_syncram_i082                                              ; N/A          ;
;                                        |altsyncram1|                                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist5_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_6_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                                                                                                                                                   ; altsyncram_t5c4                                                  ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                                                           ; 6.4 (6.6)            ; 8.0 (6.5)                        ; 2.2 (0.5)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 12 (12)             ; 15 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist5_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_6_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                            ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist5_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_6_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                                                            ; 1.5 (0.0)            ; 2.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist5_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_6_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                             ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                                ; 1.5 (1.5)            ; 2.5 (2.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist5_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_6_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                   ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                                                            ; 0.5 (0.0)            ; 2.0 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist5_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_6_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                             ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                                ; 0.5 (0.5)            ; 2.0 (2.0)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist5_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_6_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                   ; fibonacci_lfsr                                                   ; N/A          ;
;                      |theredist6_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_7_tpl_31_fifo|                                   ; 38.0 (0.0)           ; 52.5 (0.0)                       ; 15.5 (0.0)                                        ; 1.0 (0.0)                        ; 20.0 (0.0)           ; 23 (0)              ; 71 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist6_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_7_tpl_31_fifo                                                                                                                                                                                                                                                                                                            ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                                                 ; 38.0 (0.0)           ; 52.5 (0.0)                       ; 15.5 (0.0)                                        ; 1.0 (0.0)                        ; 20.0 (0.0)           ; 23 (0)              ; 71 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist6_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_7_tpl_31_fifo|fifo                                                                                                                                                                                                                                                                                                       ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                                                     ; 38.0 (0.0)           ; 52.5 (0.0)                       ; 15.5 (0.0)                                        ; 1.0 (0.0)                        ; 20.0 (0.0)           ; 23 (0)              ; 71 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist6_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_7_tpl_31_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                         ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                     ; 38.0 (2.1)           ; 52.5 (3.0)                       ; 15.5 (1.0)                                        ; 1.0 (0.1)                        ; 20.0 (0.0)           ; 23 (4)              ; 71 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist6_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_7_tpl_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                              ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                      ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist6_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_7_tpl_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                       ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                                                             ; 5.1 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist6_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_7_tpl_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                              ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.1 (0.1)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist6_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_7_tpl_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                       ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_mlab.altdpram_component|                                                                                         ; 25.1 (0.0)           ; 30.0 (0.0)                       ; 5.3 (0.0)                                         ; 0.5 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist6_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_7_tpl_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                          ; altdpram                                                         ; N/A          ;
;                                     |auto_generated|                                                                                                           ; 25.1 (25.1)          ; 30.0 (30.0)                      ; 5.3 (5.3)                                         ; 0.5 (0.5)                        ; 20.0 (20.0)          ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist6_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_7_tpl_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                           ; dpram_kp42                                                       ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                                                           ; 4.3 (4.5)            ; 6.5 (5.0)                        ; 2.2 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist6_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_7_tpl_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                            ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist6_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_7_tpl_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                                                            ; 0.7 (0.0)            ; 2.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist6_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_7_tpl_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                             ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                                ; 0.7 (0.7)            ; 2.5 (2.5)                        ; 2.0 (2.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist6_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_7_tpl_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                   ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                                                            ; 0.7 (0.0)            ; 2.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist6_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_7_tpl_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                             ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                                ; 0.7 (0.7)            ; 2.5 (2.5)                        ; 2.0 (2.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist6_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_7_tpl_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                   ; fibonacci_lfsr                                                   ; N/A          ;
;                      |theredist7_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo|   ; 55.3 (0.0)           ; 64.5 (0.0)                       ; 9.2 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 25 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist7_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo                                                                                                                                                                                                                                                                            ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                                                 ; 55.3 (0.0)           ; 64.5 (0.0)                       ; 9.2 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 25 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist7_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo|fifo                                                                                                                                                                                                                                                                       ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                                                     ; 55.3 (0.0)           ; 64.5 (0.0)                       ; 9.2 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 25 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist7_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                         ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                     ; 55.3 (2.7)           ; 64.5 (3.8)                       ; 9.2 (1.2)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 25 (5)              ; 39 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist7_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                              ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                      ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist7_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                       ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                                                             ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist7_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                              ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist7_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                       ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_mlab.altdpram_component|                                                                                         ; 40.0 (0.0)           ; 40.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist7_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                          ; altdpram                                                         ; N/A          ;
;                                     |auto_generated|                                                                                                           ; 40.0 (40.0)          ; 40.0 (40.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (40.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist7_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                           ; dpram_pp42                                                       ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                                                           ; 5.2 (5.3)            ; 7.7 (6.2)                        ; 2.5 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist7_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                            ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist7_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                                                            ; 1.0 (0.0)            ; 2.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist7_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                             ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                                ; 1.0 (1.0)            ; 2.5 (2.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist7_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                   ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                                                            ; 1.5 (0.0)            ; 2.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist7_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                             ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                                ; 1.5 (1.5)            ; 2.5 (2.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist7_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                   ; fibonacci_lfsr                                                   ; N/A          ;
;                      |theredist8_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_62_fifo|   ; 57.4 (0.0)           ; 65.2 (0.0)                       ; 9.2 (0.0)                                         ; 1.4 (0.0)                        ; 40.0 (0.0)           ; 26 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist8_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_62_fifo                                                                                                                                                                                                                                                                            ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                                                 ; 57.4 (0.0)           ; 65.2 (0.0)                       ; 9.2 (0.0)                                         ; 1.4 (0.0)                        ; 40.0 (0.0)           ; 26 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist8_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_62_fifo|fifo                                                                                                                                                                                                                                                                       ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                                                     ; 57.4 (0.0)           ; 65.2 (0.0)                       ; 9.2 (0.0)                                         ; 1.4 (0.0)                        ; 40.0 (0.0)           ; 26 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist8_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_62_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                         ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                     ; 57.4 (4.2)           ; 65.2 (4.8)                       ; 9.2 (0.8)                                         ; 1.4 (0.2)                        ; 40.0 (0.0)           ; 26 (5)              ; 39 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist8_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                              ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                      ; -0.1 (-0.1)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist8_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                       ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                                                             ; 5.6 (5.5)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.6 (0.5)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist8_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                              ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.1 (0.1)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist8_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                       ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_mlab.altdpram_component|                                                                                         ; 40.3 (0.0)           ; 40.5 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist8_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                          ; altdpram                                                         ; N/A          ;
;                                     |auto_generated|                                                                                                           ; 40.3 (40.3)          ; 40.5 (40.5)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 40.0 (40.0)          ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist8_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                           ; dpram_pp42                                                       ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                                                           ; 5.9 (6.0)            ; 7.8 (6.5)                        ; 2.0 (0.5)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist8_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                            ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; -0.1 (-0.1)          ; 1.3 (1.3)                        ; 1.5 (1.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist8_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                                                            ; 0.7 (0.0)            ; 2.0 (0.0)                        ; 1.5 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist8_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                             ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                                ; 0.7 (0.7)            ; 2.0 (2.0)                        ; 1.5 (1.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist8_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                   ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                                                            ; 0.7 (0.0)            ; 2.0 (0.0)                        ; 1.5 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist8_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                             ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                                ; 0.7 (0.7)            ; 2.0 (2.0)                        ; 1.5 (1.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist8_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                   ; fibonacci_lfsr                                                   ; N/A          ;
;                      |theredist9_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo|   ; 58.2 (0.0)           ; 64.8 (0.0)                       ; 7.2 (0.0)                                         ; 0.5 (0.0)                        ; 40.0 (0.0)           ; 25 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist9_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo                                                                                                                                                                                                                                                                            ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                                                 ; 58.2 (0.0)           ; 64.8 (0.0)                       ; 7.2 (0.0)                                         ; 0.5 (0.0)                        ; 40.0 (0.0)           ; 25 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist9_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo|fifo                                                                                                                                                                                                                                                                       ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                                                     ; 58.2 (0.0)           ; 64.8 (0.0)                       ; 7.2 (0.0)                                         ; 0.5 (0.0)                        ; 40.0 (0.0)           ; 25 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist9_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                         ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                     ; 58.2 (4.0)           ; 64.8 (5.0)                       ; 7.2 (1.2)                                         ; 0.5 (0.2)                        ; 40.0 (0.0)           ; 25 (5)              ; 39 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist9_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                              ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                      ; 0.1 (0.1)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist9_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                       ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                                                             ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist9_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                              ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist9_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                       ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_mlab.altdpram_component|                                                                                         ; 40.0 (0.0)           ; 40.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist9_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                          ; altdpram                                                         ; N/A          ;
;                                     |auto_generated|                                                                                                           ; 40.0 (40.0)          ; 40.0 (40.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (40.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist9_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                           ; dpram_pp42                                                       ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                                                           ; 6.0 (6.0)            ; 7.8 (6.3)                        ; 2.0 (0.3)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist9_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                            ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; -0.0 (-0.0)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist9_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                                                            ; 1.5 (0.0)            ; 2.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist9_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                             ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                                ; 1.5 (1.5)            ; 2.0 (2.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist9_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                   ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                                                            ; 1.5 (0.0)            ; 2.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist9_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                             ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                                ; 1.5 (1.5)            ; 2.0 (2.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist9_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                   ; fibonacci_lfsr                                                   ; N/A          ;
;                |thebb_atax_B12_sr_1_aunroll_x|                                                                                                                 ; 1.8 (1.8)            ; 2.5 (2.5)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_sr_1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                         ; atax_bb_B12_sr_1                                                 ; N/A          ;
;                |thebb_atax_B13|                                                                                                                                ; 4.2 (0.0)            ; 5.3 (0.0)                        ; 1.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; atax_bb_B13                                                      ; N/A          ;
;                   |thebb_atax_B13_stall_region|                                                                                                                ; 4.2 (0.0)            ; 5.3 (0.0)                        ; 1.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                            ; atax_bb_B13_stall_region                                         ; N/A          ;
;                      |thei_iowr_bl_return_atax_unnamed_atax21_atax0|                                                                                           ; 1.7 (0.0)            ; 2.2 (0.0)                        ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_iowr_bl_return_atax_unnamed_atax21_atax0                                                                                                                                                                                                                                                                                                                                                                              ; atax_i_iowr_bl_return_unnamed_atax21_atax0                       ; N/A          ;
;                         |theiowr|                                                                                                                              ; 1.7 (0.0)            ; 2.2 (0.0)                        ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_iowr_bl_return_atax_unnamed_atax21_atax0|theiowr                                                                                                                                                                                                                                                                                                                                                                      ; hld_iowr                                                         ; N/A          ;
;                            |GEN_STALL_VALID.hld_iowr_stall_valid_inst|                                                                                         ; 1.7 (1.7)            ; 2.2 (2.2)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_iowr_bl_return_atax_unnamed_atax21_atax0|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst                                                                                                                                                                                                                                                                                                                            ; hld_iowr_stall_valid                                             ; N/A          ;
;                      |thei_llvm_fpga_push_token_i1_throttle_push_atax1|                                                                                        ; 2.5 (0.0)            ; 3.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_atax1                                                                                                                                                                                                                                                                                                                                                                           ; atax_i_llvm_fpga_push_token_i1_throttle_push_0                   ; N/A          ;
;                         |thei_llvm_fpga_push_token_i1_throttle_push_atax1|                                                                                     ; 2.5 (0.0)            ; 3.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_atax1|thei_llvm_fpga_push_token_i1_throttle_push_atax1                                                                                                                                                                                                                                                                                                                          ; acl_push                                                         ; N/A          ;
;                            |fifo|                                                                                                                              ; 2.5 (2.5)            ; 3.0 (3.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_atax1|thei_llvm_fpga_push_token_i1_throttle_push_atax1|fifo                                                                                                                                                                                                                                                                                                                     ; acl_token_fifo_counter                                           ; N/A          ;
;                |thebb_atax_B13_sr_0_aunroll_x|                                                                                                                 ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13_sr_0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                         ; atax_bb_B13_sr_0                                                 ; N/A          ;
;                |thebb_atax_B1_start_aunroll_x|                                                                                                                 ; 221.3 (0.0)          ; 261.6 (0.0)                      ; 40.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 191 (0)             ; 379 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                         ; atax_bb_B1_start                                                 ; N/A          ;
;                   |thebb_atax_B1_start_stall_region|                                                                                                           ; 221.3 (0.7)          ; 261.6 (0.7)                      ; 40.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 191 (1)             ; 379 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region                                                                                                                                                                                                                                                                                                                                                                                                        ; atax_bb_B1_start_stall_region                                    ; N/A          ;
;                      |theatax_B1_start_merge_reg|                                                                                                              ; -0.3 (-0.3)          ; 0.2 (0.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|theatax_B1_start_merge_reg                                                                                                                                                                                                                                                                                                                                                                             ; atax_B1_start_merge_reg                                          ; N/A          ;
;                      |thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|                                                                                    ; 32.7 (0.0)           ; 68.0 (0.0)                       ; 35.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 189 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x                                                                                                                                                                                                                                                                                                                                                   ; atax_i_iord_bl_call_unnamed_atax2_atax0                          ; N/A          ;
;                         |theiord|                                                                                                                              ; 32.7 (0.0)           ; 68.0 (0.0)                       ; 35.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 189 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord                                                                                                                                                                                                                                                                                                                                           ; hld_iord                                                         ; N/A          ;
;                            |GEN_STALL_VALID.hld_iord_stall_valid_inst|                                                                                         ; 32.7 (0.0)           ; 68.0 (0.0)                       ; 35.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 189 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst                                                                                                                                                                                                                                                                                                 ; hld_iord_stall_valid                                             ; N/A          ;
;                               |GEN_DOWN_STAGING_REG.downstream_staging_reg|                                                                                    ; 32.7 (32.7)          ; 68.0 (68.0)                      ; 35.3 (35.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 189 (189)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg                                                                                                                                                                                                                                                     ; acl_staging_reg                                                  ; N/A          ;
;                      |thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax3_aunroll_x|                                              ; 187.7 (0.0)          ; 192.2 (0.0)                      ; 4.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 188 (0)             ; 188 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax3_aunroll_x                                                                                                                                                                                                                                                                                                             ; atax_i_llvm_fpga_ffwd_source_s_struct_z40000_unnamed_atax3_atax0 ; N/A          ;
;                         |thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|                                                     ; 187.7 (187.7)        ; 192.2 (192.2)                    ; 4.5 (4.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 188 (188)           ; 188 (188)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax3_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1                                                                                                                                                                                                                            ; acl_ffwdsrc                                                      ; N/A          ;
;                      |thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|                                                                                       ; 0.6 (0.0)            ; 0.6 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1                                                                                                                                                                                                                                                                                                                                                      ; atax_i_llvm_fpga_pop_throttle_i1_throttle_pop_0                  ; N/A          ;
;                         |thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg|                                                                                ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg                                                                                                                                                                                                                                                                                                ; atax_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg              ; N/A          ;
;                |thebb_atax_B2_sr_0_aunroll_x|                                                                                                                  ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2_sr_0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                          ; atax_bb_B2_sr_0                                                  ; N/A          ;
;                |thebb_atax_B3_aunroll_x|                                                                                                                       ; 413.7 (0.0)          ; 497.6 (0.0)                      ; 86.1 (0.0)                                        ; 2.2 (0.0)                        ; 80.0 (0.0)           ; 502 (0)             ; 655 (0)                   ; 0 (0)         ; 4032              ; 4     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                               ; atax_bb_B3                                                       ; N/A          ;
;                   |theatax_B3_merge|                                                                                                                           ; 0.9 (0.9)            ; 0.9 (0.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|theatax_B3_merge                                                                                                                                                                                                                                                                                                                                                                                                                              ; atax_B3_merge                                                    ; N/A          ;
;                   |thebb_atax_B3_stall_region|                                                                                                                 ; 412.7 (57.2)         ; 496.7 (57.2)                     ; 86.1 (0.0)                                        ; 2.2 (0.1)                        ; 80.0 (0.0)           ; 500 (148)           ; 655 (18)                  ; 0 (0)         ; 4032              ; 4     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                    ; atax_bb_B3_stall_region                                          ; N/A          ;
;                      |i_notcmp114_atax16_delay|                                                                                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|i_notcmp114_atax16_delay                                                                                                                                                                                                                                                                                                                                                                                           ; dspba_delay_ver                                                  ; N/A          ;
;                      |theatax_B3_merge_reg_aunroll_x|                                                                                                          ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theatax_B3_merge_reg_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                     ; atax_B3_merge_reg                                                ; N/A          ;
;                      |thebubble_out_i_llvm_fpga_pipeline_keep_going116_atax0_1_reg|                                                                            ; 8.3 (8.3)            ; 8.3 (8.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thebubble_out_i_llvm_fpga_pipeline_keep_going116_atax0_1_reg                                                                                                                                                                                                                                                                                                                                                       ; acl_valid_fifo_counter                                           ; N/A          ;
;                      |thebubble_out_i_llvm_fpga_pop_i7_fpga_indvars_iv46_pop16_atax13_1_reg|                                                                   ; 9.0 (9.0)            ; 9.0 (9.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thebubble_out_i_llvm_fpga_pop_i7_fpga_indvars_iv46_pop16_atax13_1_reg                                                                                                                                                                                                                                                                                                                                              ; acl_valid_fifo_counter                                           ; N/A          ;
;                      |thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax4_atax1_aunroll_x|                                                ; 16.8 (0.0)           ; 20.3 (0.0)                       ; 3.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 63 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax4_atax1_aunroll_x                                                                                                                                                                                                                                                                                                                           ; atax_i_llvm_fpga_ffwd_dest_s_struct_z4pa0000_unnamed_atax4_atax0 ; N/A          ;
;                         |thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax4_atax1|                                                       ; 16.8 (16.8)          ; 20.3 (20.3)                      ; 3.5 (3.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 63 (63)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax4_atax1_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax4_atax1                                                                                                                                                                                                                                            ; acl_ffwddst                                                      ; N/A          ;
;                      |thei_llvm_fpga_mem_memdep_12_atax10|                                                                                                     ; 11.1 (0.0)           ; 12.4 (0.0)                       ; 1.6 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_memdep_12_atax10                                                                                                                                                                                                                                                                                                                                                                                ; atax_i_llvm_fpga_mem_memdep_12_0                                 ; N/A          ;
;                         |thei_llvm_fpga_mem_memdep_12_atax1|                                                                                                   ; 11.1 (0.0)           ; 12.4 (0.0)                       ; 1.6 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_memdep_12_atax10|thei_llvm_fpga_mem_memdep_12_atax1                                                                                                                                                                                                                                                                                                                                             ; lsu_top                                                          ; N/A          ;
;                            |pipelined_write|                                                                                                                   ; 11.1 (8.7)           ; 12.4 (8.4)                       ; 1.6 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 21 (18)             ; 13 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_memdep_12_atax10|thei_llvm_fpga_mem_memdep_12_atax1|pipelined_write                                                                                                                                                                                                                                                                                                                             ; lsu_pipelined_write                                              ; N/A          ;
;                               |nop_fifo|                                                                                                                       ; 2.3 (0.0)            ; 4.0 (0.0)                        ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_memdep_12_atax10|thei_llvm_fpga_mem_memdep_12_atax1|pipelined_write|nop_fifo                                                                                                                                                                                                                                                                                                                    ; hld_fifo                                                         ; N/A          ;
;                                  |llreg.acl_low_latency_fifo_inst|                                                                                             ; 2.3 (2.0)            ; 4.0 (2.5)                        ; 1.7 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 7 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_memdep_12_atax10|thei_llvm_fpga_mem_memdep_12_atax1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst                                                                                                                                                                                                                                                                                    ; acl_low_latency_fifo                                             ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.3 (0.3)            ; 1.5 (1.5)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_memdep_12_atax10|thei_llvm_fpga_mem_memdep_12_atax1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                             ; acl_reset_handler                                                ; N/A          ;
;                      |thei_llvm_fpga_mem_memdep_13_atax12|                                                                                                     ; 8.3 (0.0)            ; 10.3 (0.0)                       ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_memdep_13_atax12                                                                                                                                                                                                                                                                                                                                                                                ; atax_i_llvm_fpga_mem_memdep_13_0                                 ; N/A          ;
;                         |thei_llvm_fpga_mem_memdep_13_atax1|                                                                                                   ; 8.3 (0.0)            ; 10.3 (0.0)                       ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_memdep_13_atax12|thei_llvm_fpga_mem_memdep_13_atax1                                                                                                                                                                                                                                                                                                                                             ; lsu_top                                                          ; N/A          ;
;                            |pipelined_write|                                                                                                                   ; 8.3 (6.3)            ; 10.3 (6.3)                       ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (10)             ; 13 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_memdep_13_atax12|thei_llvm_fpga_mem_memdep_13_atax1|pipelined_write                                                                                                                                                                                                                                                                                                                             ; lsu_pipelined_write                                              ; N/A          ;
;                               |nop_fifo|                                                                                                                       ; 2.0 (0.0)            ; 4.0 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_memdep_13_atax12|thei_llvm_fpga_mem_memdep_13_atax1|pipelined_write|nop_fifo                                                                                                                                                                                                                                                                                                                    ; hld_fifo                                                         ; N/A          ;
;                                  |llreg.acl_low_latency_fifo_inst|                                                                                             ; 2.0 (2.0)            ; 4.0 (2.5)                        ; 2.0 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 7 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_memdep_13_atax12|thei_llvm_fpga_mem_memdep_13_atax1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst                                                                                                                                                                                                                                                                                    ; acl_low_latency_fifo                                             ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_memdep_13_atax12|thei_llvm_fpga_mem_memdep_13_atax1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                             ; acl_reset_handler                                                ; N/A          ;
;                      |thei_llvm_fpga_mem_memdep_atax8|                                                                                                         ; 7.0 (0.0)            ; 8.7 (0.0)                        ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_memdep_atax8                                                                                                                                                                                                                                                                                                                                                                                    ; atax_i_llvm_fpga_mem_memdep_0                                    ; N/A          ;
;                         |thei_llvm_fpga_mem_memdep_atax1|                                                                                                      ; 7.0 (0.0)            ; 8.7 (0.0)                        ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_memdep_atax8|thei_llvm_fpga_mem_memdep_atax1                                                                                                                                                                                                                                                                                                                                                    ; lsu_top                                                          ; N/A          ;
;                            |pipelined_write|                                                                                                                   ; 7.0 (5.0)            ; 8.7 (5.0)                        ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (8)              ; 13 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_memdep_atax8|thei_llvm_fpga_mem_memdep_atax1|pipelined_write                                                                                                                                                                                                                                                                                                                                    ; lsu_pipelined_write                                              ; N/A          ;
;                               |nop_fifo|                                                                                                                       ; 2.0 (0.0)            ; 3.7 (0.0)                        ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_memdep_atax8|thei_llvm_fpga_mem_memdep_atax1|pipelined_write|nop_fifo                                                                                                                                                                                                                                                                                                                           ; hld_fifo                                                         ; N/A          ;
;                                  |llreg.acl_low_latency_fifo_inst|                                                                                             ; 2.0 (2.0)            ; 3.7 (2.3)                        ; 1.7 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 7 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_memdep_atax8|thei_llvm_fpga_mem_memdep_atax1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst                                                                                                                                                                                                                                                                                           ; acl_low_latency_fifo                                             ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.3 (1.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_memdep_atax8|thei_llvm_fpga_mem_memdep_atax1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                    ; acl_reset_handler                                                ; N/A          ;
;                      |thei_llvm_fpga_mem_unnamed_atax5_atax6|                                                                                                  ; 160.3 (0.0)          ; 200.8 (0.0)                      ; 41.0 (0.0)                                        ; 0.4 (0.0)                        ; 80.0 (0.0)           ; 137 (0)             ; 187 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6                                                                                                                                                                                                                                                                                                                                                                             ; atax_i_llvm_fpga_mem_unnamed_5_atax0                             ; N/A          ;
;                         |thei_llvm_fpga_mem_unnamed_atax5_atax1|                                                                                               ; 156.2 (0.0)          ; 190.0 (0.0)                      ; 34.0 (0.0)                                        ; 0.2 (0.0)                        ; 80.0 (0.0)           ; 136 (0)             ; 154 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1                                                                                                                                                                                                                                                                                                                                      ; lsu_top                                                          ; N/A          ;
;                            |pipelined_read|                                                                                                                    ; 156.2 (14.3)         ; 190.0 (19.5)                     ; 34.0 (5.3)                                        ; 0.2 (0.2)                        ; 80.0 (0.0)           ; 136 (42)            ; 154 (6)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read                                                                                                                                                                                                                                                                                                                       ; lsu_pipelined_read                                               ; N/A          ;
;                               |data_fifo|                                                                                                                      ; 35.5 (0.0)           ; 43.5 (0.0)                       ; 8.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 23 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|data_fifo                                                                                                                                                                                                                                                                                                             ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                  ; 35.5 (2.7)           ; 43.5 (3.3)                       ; 8.0 (0.7)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 23 (4)              ; 39 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                  ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                           ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                                                          ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                  ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                           ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                                                      ; 20.0 (0.0)           ; 20.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                              ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                        ; 20.0 (20.0)          ; 20.0 (20.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                               ; dpram_kp42                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                                        ; 4.8 (5.0)            ; 7.7 (6.2)                        ; 2.8 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                                ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                         ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                                         ; 1.5 (0.0)            ; 2.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                 ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 1.5 (1.5)            ; 2.0 (2.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                       ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                                         ; 1.5 (0.0)            ; 2.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                 ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 1.5 (1.5)            ; 2.5 (2.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                       ; fibonacci_lfsr                                                   ; N/A          ;
;                               |input_fifo|                                                                                                                     ; 55.3 (0.0)           ; 65.7 (0.0)                       ; 10.3 (0.0)                                        ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 24 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|input_fifo                                                                                                                                                                                                                                                                                                            ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                  ; 55.3 (1.7)           ; 65.7 (3.0)                       ; 10.3 (1.3)                                        ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 24 (3)              ; 39 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                 ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                                                          ; 6.0 (6.0)            ; 8.0 (6.5)                        ; 2.0 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                 ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                                                      ; 40.0 (0.0)           ; 40.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                             ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                        ; 40.0 (40.0)          ; 40.0 (40.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (40.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                              ; dpram_pp42                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                                        ; 5.5 (5.7)            ; 8.5 (7.0)                        ; 3.0 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                               ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                                ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                                         ; 1.0 (0.0)            ; 2.2 (0.0)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 1.0 (1.0)            ; 2.2 (2.2)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                      ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                                         ; 1.2 (0.0)            ; 2.5 (0.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 1.2 (1.2)            ; 2.5 (2.5)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                      ; fibonacci_lfsr                                                   ; N/A          ;
;                               |nop_fifo|                                                                                                                       ; 27.0 (0.0)           ; 31.3 (0.0)                       ; 4.3 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 26 (0)              ; 40 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|nop_fifo                                                                                                                                                                                                                                                                                                              ; hld_fifo                                                         ; N/A          ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                                                                         ; 27.0 (3.6)           ; 31.3 (4.4)                       ; 4.3 (0.8)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 26 (7)              ; 40 (4)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                                                          ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.3 (1.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                                                                 ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                                                                                 ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                        ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                                                                  ; dpram_m242                                                       ; N/A          ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                                                                   ; 5.2 (5.0)            ; 6.3 (5.0)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                                                                   ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                                ; -0.2 (-0.2)          ; 1.3 (1.3)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                                                            ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                                        ; 5.2 (5.0)            ; 6.2 (5.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                        ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                                ; 0.2 (0.2)            ; 1.2 (1.2)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                                     |m20k_rdaddr_inst|                                                                                                         ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                                                         ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                                                               ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |m20k_wraddr_inst|                                                                                                         ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                                                         ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                                                               ; fibonacci_lfsr                                                   ; N/A          ;
;                               |req_fifo|                                                                                                                       ; 24.0 (0.0)           ; 30.0 (0.0)                       ; 6.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 21 (0)              ; 30 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|req_fifo                                                                                                                                                                                                                                                                                                              ; hld_fifo                                                         ; N/A          ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                                                                         ; 24.0 (5.8)           ; 30.0 (7.2)                       ; 6.0 (1.3)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 21 (9)              ; 30 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                                                          ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                                                                 ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                                                                                 ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                        ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                                                                  ; dpram_m242                                                       ; N/A          ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                                                                   ; 6.8 (6.5)            ; 8.3 (7.0)                        ; 1.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                                                                   ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                                ; 0.3 (0.3)            ; 1.3 (1.3)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                                                            ; acl_reset_handler                                                ; N/A          ;
;                                     |m20k_rdaddr_inst|                                                                                                         ; 0.7 (0.0)            ; 1.5 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                                                         ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 0.7 (0.7)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                                                               ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |m20k_wraddr_inst|                                                                                                         ; 0.7 (0.0)            ; 1.5 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                                                         ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 0.7 (0.7)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                                                               ; fibonacci_lfsr                                                   ; N/A          ;
;                         |thereaddata_reg_unnamed_atax5_atax0|                                                                                                  ; 4.1 (4.1)            ; 10.8 (10.8)                      ; 7.0 (7.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thereaddata_reg_unnamed_atax5_atax0                                                                                                                                                                                                                                                                                                                                         ; atax_readdata_reg_unnamed_5_atax0                                ; N/A          ;
;                      |thei_llvm_fpga_pipeline_keep_going116_atax0|                                                                                             ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_pipeline_keep_going116_atax0                                                                                                                                                                                                                                                                                                                                                                        ; atax_i_llvm_fpga_pipeline_keep_going116_0                        ; N/A          ;
;                         |thei_llvm_fpga_pipeline_keep_going116_atax0_reg|                                                                                      ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_pipeline_keep_going116_atax0|thei_llvm_fpga_pipeline_keep_going116_atax0_reg                                                                                                                                                                                                                                                                                                                        ; atax_i_llvm_fpga_pipeline_keep_going116_0_reg                    ; N/A          ;
;                         |thei_llvm_fpga_pipeline_keep_going116_atax1|                                                                                          ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_pipeline_keep_going116_atax0|thei_llvm_fpga_pipeline_keep_going116_atax1                                                                                                                                                                                                                                                                                                                            ; acl_pipeline                                                     ; N/A          ;
;                            |asr|                                                                                                                               ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_pipeline_keep_going116_atax0|thei_llvm_fpga_pipeline_keep_going116_atax1|asr                                                                                                                                                                                                                                                                                                                        ; acl_staging_reg                                                  ; N/A          ;
;                      |thei_llvm_fpga_pop_i32_i_040_pop17_atax3|                                                                                                ; 16.5 (0.0)           ; 16.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_pop_i32_i_040_pop17_atax3                                                                                                                                                                                                                                                                                                                                                                           ; atax_i_llvm_fpga_pop_i32_i_040_pop17_0                           ; N/A          ;
;                         |thei_llvm_fpga_pop_i32_i_040_pop17_atax3_reg|                                                                                         ; 16.5 (16.5)          ; 16.5 (16.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_pop_i32_i_040_pop17_atax3|thei_llvm_fpga_pop_i32_i_040_pop17_atax3_reg                                                                                                                                                                                                                                                                                                                              ; atax_i_llvm_fpga_pop_i32_i_040_pop17_3_reg                       ; N/A          ;
;                      |thei_llvm_fpga_pop_i7_fpga_indvars_iv46_pop16_atax13|                                                                                    ; 4.5 (0.0)            ; 5.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_pop_i7_fpga_indvars_iv46_pop16_atax13                                                                                                                                                                                                                                                                                                                                                               ; atax_i_llvm_fpga_pop_i7_fpga_indvars_iv46_pop16_0                ; N/A          ;
;                         |thei_llvm_fpga_pop_i7_fpga_indvars_iv46_pop16_atax1|                                                                                  ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_pop_i7_fpga_indvars_iv46_pop16_atax13|thei_llvm_fpga_pop_i7_fpga_indvars_iv46_pop16_atax1                                                                                                                                                                                                                                                                                                           ; acl_pop                                                          ; N/A          ;
;                         |thei_llvm_fpga_pop_i7_fpga_indvars_iv46_pop16_atax13_reg|                                                                             ; 2.3 (2.3)            ; 2.7 (2.7)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_pop_i7_fpga_indvars_iv46_pop16_atax13|thei_llvm_fpga_pop_i7_fpga_indvars_iv46_pop16_atax13_reg                                                                                                                                                                                                                                                                                                      ; atax_i_llvm_fpga_pop_i7_fpga_indvars_iv46_pop16_13_reg           ; N/A          ;
;                      |thei_llvm_fpga_push_i1_notexitcond117_atax17|                                                                                            ; 1.2 (0.0)            ; 1.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_push_i1_notexitcond117_atax17                                                                                                                                                                                                                                                                                                                                                                       ; atax_i_llvm_fpga_push_i1_notexitcond117_0                        ; N/A          ;
;                         |thei_llvm_fpga_push_i1_notexitcond117_atax1|                                                                                          ; 1.2 (0.0)            ; 1.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_push_i1_notexitcond117_atax17|thei_llvm_fpga_push_i1_notexitcond117_atax1                                                                                                                                                                                                                                                                                                                           ; acl_push                                                         ; N/A          ;
;                            |staging_reg|                                                                                                                       ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_push_i1_notexitcond117_atax17|thei_llvm_fpga_push_i1_notexitcond117_atax1|staging_reg                                                                                                                                                                                                                                                                                                               ; acl_staging_reg                                                  ; N/A          ;
;                      |thei_llvm_fpga_push_i32_i_040_push17_atax21|                                                                                             ; 33.3 (0.0)           ; 44.8 (0.0)                       ; 11.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 103 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_push_i32_i_040_push17_atax21                                                                                                                                                                                                                                                                                                                                                                        ; atax_i_llvm_fpga_push_i32_i_040_push17_0                         ; N/A          ;
;                         |thei_llvm_fpga_push_i32_i_040_push17_atax1|                                                                                           ; 33.3 (0.0)           ; 44.8 (0.0)                       ; 11.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 103 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_push_i32_i_040_push17_atax21|thei_llvm_fpga_push_i32_i_040_push17_atax1                                                                                                                                                                                                                                                                                                                             ; acl_push                                                         ; N/A          ;
;                            |fifo|                                                                                                                              ; 33.3 (0.0)           ; 44.8 (0.0)                       ; 11.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 103 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_push_i32_i_040_push17_atax21|thei_llvm_fpga_push_i32_i_040_push17_atax1|fifo                                                                                                                                                                                                                                                                                                                        ; acl_data_fifo                                                    ; N/A          ;
;                               |fifo|                                                                                                                           ; 29.8 (0.8)           ; 29.8 (0.8)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (2)              ; 70 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_push_i32_i_040_push17_atax21|thei_llvm_fpga_push_i32_i_040_push17_atax1|fifo|fifo                                                                                                                                                                                                                                                                                                                   ; acl_data_fifo                                                    ; N/A          ;
;                                  |fifo|                                                                                                                        ; 29.0 (29.0)          ; 29.0 (29.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 70 (70)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_push_i32_i_040_push17_atax21|thei_llvm_fpga_push_i32_i_040_push17_atax1|fifo|fifo|fifo                                                                                                                                                                                                                                                                                                              ; acl_ll_fifo                                                      ; N/A          ;
;                               |staging_reg|                                                                                                                    ; 3.5 (3.5)            ; 15.0 (15.0)                      ; 11.5 (11.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_push_i32_i_040_push17_atax21|thei_llvm_fpga_push_i32_i_040_push17_atax1|fifo|staging_reg                                                                                                                                                                                                                                                                                                            ; acl_staging_reg                                                  ; N/A          ;
;                      |thei_llvm_fpga_push_i7_fpga_indvars_iv46_push16_atax19|                                                                                  ; 14.0 (0.0)           ; 15.0 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 28 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_push_i7_fpga_indvars_iv46_push16_atax19                                                                                                                                                                                                                                                                                                                                                             ; atax_i_llvm_fpga_push_i7_fpga_indvars_iv46_push16_0              ; N/A          ;
;                         |thei_llvm_fpga_push_i7_fpga_indvars_iv46_push16_atax1|                                                                                ; 14.0 (0.0)           ; 15.0 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 28 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_push_i7_fpga_indvars_iv46_push16_atax19|thei_llvm_fpga_push_i7_fpga_indvars_iv46_push16_atax1                                                                                                                                                                                                                                                                                                       ; acl_push                                                         ; N/A          ;
;                            |fifo|                                                                                                                              ; 14.0 (0.0)           ; 15.0 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 28 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_push_i7_fpga_indvars_iv46_push16_atax19|thei_llvm_fpga_push_i7_fpga_indvars_iv46_push16_atax1|fifo                                                                                                                                                                                                                                                                                                  ; acl_data_fifo                                                    ; N/A          ;
;                               |fifo|                                                                                                                           ; 10.8 (0.5)           ; 10.8 (0.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (1)              ; 20 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_push_i7_fpga_indvars_iv46_push16_atax19|thei_llvm_fpga_push_i7_fpga_indvars_iv46_push16_atax1|fifo|fifo                                                                                                                                                                                                                                                                                             ; acl_data_fifo                                                    ; N/A          ;
;                                  |fifo|                                                                                                                        ; 10.3 (10.3)          ; 10.3 (10.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_push_i7_fpga_indvars_iv46_push16_atax19|thei_llvm_fpga_push_i7_fpga_indvars_iv46_push16_atax1|fifo|fifo|fifo                                                                                                                                                                                                                                                                                        ; acl_ll_fifo                                                      ; N/A          ;
;                               |staging_reg|                                                                                                                    ; 2.7 (2.7)            ; 4.2 (4.2)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_push_i7_fpga_indvars_iv46_push16_atax19|thei_llvm_fpga_push_i7_fpga_indvars_iv46_push16_atax1|fifo|staging_reg                                                                                                                                                                                                                                                                                      ; acl_staging_reg                                                  ; N/A          ;
;                      |theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|                                                                                    ; 19.6 (0.0)           ; 26.3 (0.0)                       ; 7.2 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 47 (0)                    ; 0 (0)         ; 384               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo                                                                                                                                                                                                                                                                                                                                                               ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                                                 ; 19.6 (0.0)           ; 26.3 (0.0)                       ; 7.2 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 47 (0)                    ; 0 (0)         ; 384               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo                                                                                                                                                                                                                                                                                                                                                          ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                                                     ; 19.6 (0.0)           ; 26.3 (0.0)                       ; 7.2 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 47 (0)                    ; 0 (0)         ; 384               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                                            ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                     ; 19.6 (3.7)           ; 26.3 (5.0)                       ; 7.2 (1.5)                                         ; 0.4 (0.2)                        ; 0.0 (0.0)            ; 32 (5)              ; 47 (3)                    ; 0 (0)         ; 384               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                 ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                      ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                                                             ; 6.0 (6.0)            ; 7.5 (6.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 14 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                 ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_m20k.altera_syncram|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 384               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram                                                                                                                                                                                                                                                                                 ; altera_syncram                                                   ; N/A          ;
;                                     |auto_generated|                                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 384               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                                                                                                                                                                                  ; altera_syncram_s082                                              ; N/A          ;
;                                        |altsyncram1|                                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 384               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                                                                                                                                                                                                      ; altsyncram_76c4                                                  ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                                                           ; 6.4 (6.4)            ; 8.3 (6.8)                        ; 2.2 (0.7)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 12 (12)             ; 15 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                               ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                                                            ; 2.0 (0.0)            ; 2.5 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                                ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                                ; 2.0 (2.0)            ; 2.5 (2.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                      ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                                                            ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                                ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                                ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                      ; fibonacci_lfsr                                                   ; N/A          ;
;                      |theredist1_i_notcmp114_atax16_q_33_fifo|                                                                                                 ; 20.5 (0.0)           ; 28.0 (0.0)                       ; 7.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (0)              ; 47 (0)                    ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp114_atax16_q_33_fifo                                                                                                                                                                                                                                                                                                                                                                            ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                                                 ; 20.5 (0.0)           ; 28.0 (0.0)                       ; 7.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (0)              ; 47 (0)                    ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp114_atax16_q_33_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                       ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                                                     ; 20.5 (0.0)           ; 28.0 (0.0)                       ; 7.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (0)              ; 47 (0)                    ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp114_atax16_q_33_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                                                         ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                     ; 20.5 (2.0)           ; 28.0 (3.2)                       ; 7.5 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (4)              ; 47 (3)                    ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp114_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                              ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                      ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp114_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                       ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                                                             ; 7.8 (7.8)            ; 9.5 (8.0)                        ; 1.7 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 14 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp114_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                              ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp114_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                       ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_m20k.altera_syncram|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp114_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram                                                                                                                                                                                                                                                                                              ; altera_syncram                                                   ; N/A          ;
;                                     |auto_generated|                                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp114_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                                                                                                                                                                                               ; altera_syncram_at72                                              ; N/A          ;
;                                        |altsyncram1|                                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp114_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                                                                                                                                                                                                                   ; altsyncram_l2c4                                                  ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                                                           ; 7.2 (7.2)            ; 10.0 (8.5)                       ; 2.8 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 15 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp114_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                            ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp114_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                                                            ; 2.0 (0.0)            ; 2.3 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp114_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                                             ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                                ; 2.0 (2.0)            ; 2.3 (2.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp114_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                   ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                                                            ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp114_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                                             ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                                ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp114_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                   ; fibonacci_lfsr                                                   ; N/A          ;
;                      |theredist2_i_idxprom_atax4_vt_join_q_33_fifo|                                                                                            ; 22.7 (0.0)           ; 30.7 (0.0)                       ; 9.0 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 34 (0)              ; 47 (0)                    ; 0 (0)         ; 3584              ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist2_i_idxprom_atax4_vt_join_q_33_fifo                                                                                                                                                                                                                                                                                                                                                                       ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                                                 ; 22.7 (0.0)           ; 30.7 (0.0)                       ; 9.0 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 34 (0)              ; 47 (0)                    ; 0 (0)         ; 3584              ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist2_i_idxprom_atax4_vt_join_q_33_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                  ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                                                     ; 22.7 (0.0)           ; 30.7 (0.0)                       ; 9.0 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 34 (0)              ; 47 (0)                    ; 0 (0)         ; 3584              ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist2_i_idxprom_atax4_vt_join_q_33_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                                                    ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                     ; 22.7 (4.0)           ; 30.7 (4.8)                       ; 9.0 (1.0)                                         ; 1.0 (0.2)                        ; 0.0 (0.0)            ; 34 (6)              ; 47 (3)                    ; 0 (0)         ; 3584              ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist2_i_idxprom_atax4_vt_join_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                         ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                      ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist2_i_idxprom_atax4_vt_join_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                  ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                                                             ; 7.1 (7.3)            ; 8.5 (7.0)                        ; 2.2 (0.5)                                         ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 12 (12)             ; 14 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist2_i_idxprom_atax4_vt_join_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                         ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist2_i_idxprom_atax4_vt_join_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                  ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_m20k.altera_syncram|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3584              ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist2_i_idxprom_atax4_vt_join_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram                                                                                                                                                                                                                                                                                         ; altera_syncram                                                   ; N/A          ;
;                                     |auto_generated|                                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3584              ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist2_i_idxprom_atax4_vt_join_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                                                                                                                                                                                          ; altera_syncram_s082                                              ; N/A          ;
;                                        |altsyncram1|                                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3584              ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist2_i_idxprom_atax4_vt_join_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                                                                                                                                                                                                              ; altsyncram_76c4                                                  ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                                                           ; 8.0 (8.0)            ; 9.8 (8.3)                        ; 1.8 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 15 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist2_i_idxprom_atax4_vt_join_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                       ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist2_i_idxprom_atax4_vt_join_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                                                            ; 2.0 (0.0)            ; 3.0 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist2_i_idxprom_atax4_vt_join_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                                        ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                                ; 2.0 (2.0)            ; 3.0 (3.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist2_i_idxprom_atax4_vt_join_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                              ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                                                            ; 1.5 (0.0)            ; 3.0 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist2_i_idxprom_atax4_vt_join_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                                        ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                                ; 1.5 (1.5)            ; 3.0 (3.0)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist2_i_idxprom_atax4_vt_join_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                              ; fibonacci_lfsr                                                   ; N/A          ;
;                |thebb_atax_B3_sr_1_aunroll_x|                                                                                                                  ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_sr_1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                          ; atax_bb_B3_sr_1                                                  ; N/A          ;
;                |thebb_atax_B4_aunroll_x|                                                                                                                       ; 1824.1 (0.0)         ; 2238.7 (0.0)                     ; 429.6 (0.0)                                       ; 15.0 (0.0)                       ; 640.0 (0.0)          ; 1914 (0)            ; 2194 (0)                  ; 0 (0)         ; 768               ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                               ; atax_bb_B4                                                       ; N/A          ;
;                   |theatax_B4_branch|                                                                                                                          ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|theatax_B4_branch                                                                                                                                                                                                                                                                                                                                                                                                                             ; atax_B4_branch                                                   ; N/A          ;
;                   |theatax_B4_merge|                                                                                                                           ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|theatax_B4_merge                                                                                                                                                                                                                                                                                                                                                                                                                              ; atax_B4_merge                                                    ; N/A          ;
;                   |thebb_atax_B4_stall_region|                                                                                                                 ; 1822.1 (18.4)        ; 2236.0 (18.3)                    ; 428.9 (0.0)                                       ; 15.0 (0.0)                       ; 640.0 (0.0)          ; 1910 (26)           ; 2192 (10)                 ; 0 (0)         ; 768               ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                    ; atax_bb_B4_stall_region                                          ; N/A          ;
;                      |theatax_B4_merge_reg_aunroll_x|                                                                                                          ; 29.2 (29.2)          ; 29.3 (29.3)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 59 (59)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|theatax_B4_merge_reg_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                     ; atax_B4_merge_reg                                                ; N/A          ;
;                      |thecoalesced_delay_0_fifo|                                                                                                               ; 16.5 (0.0)           ; 24.0 (0.0)                       ; 7.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 47 (0)                    ; 0 (0)         ; 640               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo                                                                                                                                                                                                                                                                                                                                                                                          ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                                                 ; 16.5 (0.0)           ; 24.0 (0.0)                       ; 7.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 47 (0)                    ; 0 (0)         ; 640               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                                     ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                                                     ; 16.5 (0.0)           ; 24.0 (0.0)                       ; 7.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 47 (0)                    ; 0 (0)         ; 640               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                                                                       ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                     ; 16.5 (2.0)           ; 24.0 (2.5)                       ; 7.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (4)              ; 47 (3)                    ; 0 (0)         ; 640               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                                            ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                      ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                                                             ; 6.7 (6.0)            ; 7.5 (6.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 14 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                                            ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_m20k.altera_syncram|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 640               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram                                                                                                                                                                                                                                                                                                            ; altera_syncram                                                   ; N/A          ;
;                                     |auto_generated|                                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 640               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                                                                                                                                                                                                             ; altera_syncram_u082                                              ; N/A          ;
;                                        |altsyncram1|                                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 640               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                                                                                                                                                                                                                                 ; altsyncram_96c4                                                  ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                                                           ; 5.8 (6.0)            ; 8.0 (6.5)                        ; 2.2 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 15 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                                          ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                                                            ; 1.5 (0.0)            ; 2.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                                                           ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                                ; 1.5 (1.5)            ; 2.5 (2.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                                 ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                                                            ; 0.5 (0.0)            ; 2.0 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                                                           ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                                ; 0.5 (0.5)            ; 2.0 (2.0)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                                 ; fibonacci_lfsr                                                   ; N/A          ;
;                      |thecoalesced_delay_1_fifo|                                                                                                               ; 16.3 (0.0)           ; 25.5 (0.0)                       ; 9.7 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 47 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo                                                                                                                                                                                                                                                                                                                                                                                          ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                                                 ; 16.3 (0.0)           ; 25.5 (0.0)                       ; 9.7 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 47 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                                     ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                                                     ; 16.3 (0.0)           ; 25.5 (0.0)                       ; 9.7 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 47 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                                                                       ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                     ; 16.3 (1.8)           ; 25.5 (2.8)                       ; 9.7 (1.2)                                         ; 0.5 (0.2)                        ; 0.0 (0.0)            ; 31 (4)              ; 47 (3)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                                            ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                      ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                                                             ; 6.5 (6.3)            ; 7.5 (6.0)                        ; 1.3 (0.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 11 (11)             ; 14 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                                            ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_m20k.altera_syncram|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram                                                                                                                                                                                                                                                                                                            ; altera_syncram                                                   ; N/A          ;
;                                     |auto_generated|                                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                                                                                                                                                                                                             ; altera_syncram_ct72                                              ; N/A          ;
;                                        |altsyncram1|                                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                                                                                                                                                                                                                                 ; altsyncram_n2c4                                                  ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                                                           ; 6.0 (6.0)            ; 9.7 (8.2)                        ; 3.7 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 15 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                                          ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                                                            ; 1.5 (0.0)            ; 2.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                                                           ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                                ; 1.5 (1.5)            ; 2.5 (2.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                                 ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                                                            ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                                                           ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                                ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                                 ; fibonacci_lfsr                                                   ; N/A          ;
;                      |thei_llvm_fpga_mem_unnamed_atax10_atax6|                                                                                                 ; 174.8 (0.0)          ; 203.2 (0.0)                      ; 29.4 (0.0)                                        ; 1.0 (0.0)                        ; 80.0 (0.0)           ; 141 (0)             ; 188 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6                                                                                                                                                                                                                                                                                                                                                                            ; atax_i_llvm_fpga_mem_unnamed_10_atax0                            ; N/A          ;
;                         |thei_llvm_fpga_mem_unnamed_atax10_atax1|                                                                                              ; 168.4 (0.0)          ; 192.3 (0.0)                      ; 24.9 (0.0)                                        ; 1.0 (0.0)                        ; 80.0 (0.0)           ; 140 (0)             ; 155 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1                                                                                                                                                                                                                                                                                                                                    ; lsu_top                                                          ; N/A          ;
;                            |pipelined_read|                                                                                                                    ; 168.4 (22.3)         ; 192.3 (22.3)                     ; 24.9 (0.0)                                        ; 1.0 (0.0)                        ; 80.0 (0.0)           ; 140 (44)            ; 155 (6)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read                                                                                                                                                                                                                                                                                                                     ; lsu_pipelined_read                                               ; N/A          ;
;                               |data_fifo|                                                                                                                      ; 35.0 (0.0)           ; 43.0 (0.0)                       ; 8.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 23 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo                                                                                                                                                                                                                                                                                                           ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                  ; 35.0 (2.2)           ; 43.0 (2.8)                       ; 8.0 (0.7)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 23 (4)              ; 39 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                         ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                                                          ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                         ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                                                      ; 20.0 (0.0)           ; 20.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                            ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                        ; 20.0 (20.0)          ; 20.0 (20.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                             ; dpram_kp42                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                                        ; 4.8 (4.8)            ; 8.2 (6.7)                        ; 3.3 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                              ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                       ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                                         ; 1.5 (0.0)            ; 2.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                               ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 1.5 (1.5)            ; 2.0 (2.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                     ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                                         ; 1.5 (0.0)            ; 2.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                               ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 1.5 (1.5)            ; 2.0 (2.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                     ; fibonacci_lfsr                                                   ; N/A          ;
;                               |input_fifo|                                                                                                                     ; 56.5 (0.0)           ; 65.5 (0.0)                       ; 9.5 (0.0)                                         ; 0.5 (0.0)                        ; 40.0 (0.0)           ; 25 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo                                                                                                                                                                                                                                                                                                          ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                  ; 56.5 (2.7)           ; 65.5 (3.7)                       ; 9.5 (1.0)                                         ; 0.5 (0.0)                        ; 40.0 (0.0)           ; 25 (5)              ; 39 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                               ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                                                          ; 6.0 (6.0)            ; 8.0 (6.5)                        ; 2.5 (1.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 9 (9)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                               ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                                                      ; 40.0 (0.0)           ; 40.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                           ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                        ; 40.0 (40.0)          ; 40.0 (40.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (40.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                            ; dpram_pp42                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                                        ; 4.8 (5.0)            ; 7.5 (6.0)                        ; 2.7 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                             ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                                ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                      ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                                         ; 1.5 (0.0)            ; 2.3 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                              ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 1.5 (1.5)            ; 2.3 (2.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                    ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                                         ; 1.5 (0.0)            ; 2.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                              ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 1.5 (1.5)            ; 2.5 (2.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                    ; fibonacci_lfsr                                                   ; N/A          ;
;                               |nop_fifo|                                                                                                                       ; 27.5 (0.0)           ; 32.0 (0.0)                       ; 5.0 (0.0)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 27 (0)              ; 41 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|nop_fifo                                                                                                                                                                                                                                                                                                            ; hld_fifo                                                         ; N/A          ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                                                                         ; 27.5 (3.7)           ; 32.0 (4.3)                       ; 5.0 (0.7)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 27 (8)              ; 41 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                                                        ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                                                                 ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                                                                               ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                        ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                                                                ; dpram_m242                                                       ; N/A          ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                                                                   ; 5.3 (5.0)            ; 6.5 (5.0)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                                                                 ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                                        ; 5.5 (5.5)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                      ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                                     |m20k_rdaddr_inst|                                                                                                         ; 1.5 (0.0)            ; 1.7 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                                                       ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 1.5 (1.5)            ; 1.7 (1.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                                                             ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |m20k_wraddr_inst|                                                                                                         ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                                                       ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                                                             ; fibonacci_lfsr                                                   ; N/A          ;
;                               |req_fifo|                                                                                                                       ; 26.5 (0.0)           ; 29.5 (0.0)                       ; 3.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 21 (0)              ; 30 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|req_fifo                                                                                                                                                                                                                                                                                                            ; hld_fifo                                                         ; N/A          ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                                                                         ; 26.5 (6.3)           ; 29.5 (6.7)                       ; 3.0 (0.3)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 21 (9)              ; 30 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                                                        ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.3 (1.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                                                                 ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                                                                               ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                        ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                                                                ; dpram_m242                                                       ; N/A          ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                                                                   ; 7.2 (7.0)            ; 8.5 (7.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                                                                 ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                                ; 0.2 (0.2)            ; 1.5 (1.5)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                                     |m20k_rdaddr_inst|                                                                                                         ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                                                       ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                                                             ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |m20k_wraddr_inst|                                                                                                         ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                                                       ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                                                             ; fibonacci_lfsr                                                   ; N/A          ;
;                         |thereaddata_reg_unnamed_atax10_atax4|                                                                                                 ; 6.3 (6.3)            ; 10.8 (10.8)                      ; 4.5 (4.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thereaddata_reg_unnamed_atax10_atax4                                                                                                                                                                                                                                                                                                                                       ; atax_readdata_reg_unnamed_10_atax4                               ; N/A          ;
;                      |thei_llvm_fpga_mem_unnamed_atax11_atax7|                                                                                                 ; 171.8 (0.0)          ; 204.8 (0.0)                      ; 34.5 (0.0)                                        ; 1.5 (0.0)                        ; 80.0 (0.0)           ; 141 (0)             ; 188 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7                                                                                                                                                                                                                                                                                                                                                                            ; atax_i_llvm_fpga_mem_unnamed_11_atax0                            ; N/A          ;
;                         |thei_llvm_fpga_mem_unnamed_atax11_atax1|                                                                                              ; 167.4 (0.0)          ; 191.9 (0.0)                      ; 26.0 (0.0)                                        ; 1.5 (0.0)                        ; 80.0 (0.0)           ; 140 (0)             ; 155 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1                                                                                                                                                                                                                                                                                                                                    ; lsu_top                                                          ; N/A          ;
;                            |pipelined_read|                                                                                                                    ; 167.4 (21.6)         ; 191.9 (21.6)                     ; 26.0 (0.0)                                        ; 1.5 (0.0)                        ; 80.0 (0.0)           ; 140 (44)            ; 155 (6)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read                                                                                                                                                                                                                                                                                                                     ; lsu_pipelined_read                                               ; N/A          ;
;                               |data_fifo|                                                                                                                      ; 35.0 (0.0)           ; 42.5 (0.0)                       ; 7.5 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 23 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo                                                                                                                                                                                                                                                                                                           ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                  ; 35.0 (2.2)           ; 42.5 (3.0)                       ; 7.5 (0.8)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 23 (4)              ; 39 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                         ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                                                          ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                         ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                                                      ; 20.0 (0.0)           ; 20.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                            ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                        ; 20.0 (20.0)          ; 20.0 (20.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                             ; dpram_kp42                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                                        ; 4.8 (5.0)            ; 7.5 (6.0)                        ; 2.7 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                              ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                                ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                       ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                                         ; 1.5 (0.0)            ; 2.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                               ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 1.5 (1.5)            ; 2.0 (2.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                     ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                                         ; 1.5 (0.0)            ; 2.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                               ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 1.5 (1.5)            ; 2.0 (2.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                     ; fibonacci_lfsr                                                   ; N/A          ;
;                               |input_fifo|                                                                                                                     ; 57.7 (0.0)           ; 64.8 (0.0)                       ; 8.2 (0.0)                                         ; 1.0 (0.0)                        ; 40.0 (0.0)           ; 25 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo                                                                                                                                                                                                                                                                                                          ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                  ; 57.7 (3.0)           ; 64.8 (3.8)                       ; 8.2 (1.0)                                         ; 1.0 (0.1)                        ; 40.0 (0.0)           ; 25 (5)              ; 39 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                               ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.2 (0.2)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                                                          ; 6.5 (6.5)            ; 8.0 (6.5)                        ; 2.0 (0.5)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 9 (9)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                               ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                                                      ; 40.0 (0.0)           ; 40.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                           ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                        ; 40.0 (40.0)          ; 40.0 (40.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (40.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                            ; dpram_pp42                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                                        ; 5.0 (5.0)            ; 7.5 (6.0)                        ; 2.7 (1.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                             ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                      ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                                         ; 1.5 (0.0)            ; 2.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                              ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 1.5 (1.5)            ; 2.0 (2.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                    ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                                         ; 1.5 (0.0)            ; 2.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                              ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 1.5 (1.5)            ; 2.0 (2.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                    ; fibonacci_lfsr                                                   ; N/A          ;
;                               |nop_fifo|                                                                                                                       ; 27.5 (0.0)           ; 32.5 (0.0)                       ; 5.5 (0.0)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 27 (0)              ; 41 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|nop_fifo                                                                                                                                                                                                                                                                                                            ; hld_fifo                                                         ; N/A          ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                                                                         ; 27.5 (3.7)           ; 32.5 (5.0)                       ; 5.5 (1.3)                                         ; 0.5 (0.1)                        ; 10.0 (0.0)           ; 27 (8)              ; 41 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                                                        ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                                                                 ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                                                                               ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                        ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                                                                ; dpram_m242                                                       ; N/A          ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                                                                   ; 5.8 (5.4)            ; 6.5 (5.0)                        ; 1.2 (0.0)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                                                                 ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                                        ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                      ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                                     |m20k_rdaddr_inst|                                                                                                         ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                                                       ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                                                             ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |m20k_wraddr_inst|                                                                                                         ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                                                       ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                                                             ; fibonacci_lfsr                                                   ; N/A          ;
;                               |req_fifo|                                                                                                                       ; 24.5 (0.0)           ; 30.5 (0.0)                       ; 6.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 21 (0)              ; 30 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|req_fifo                                                                                                                                                                                                                                                                                                            ; hld_fifo                                                         ; N/A          ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                                                                         ; 24.5 (6.3)           ; 30.5 (7.5)                       ; 6.0 (1.2)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 21 (9)              ; 30 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                                                        ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                                                                 ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                                                                               ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                        ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                                                                ; dpram_m242                                                       ; N/A          ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                                                                   ; 6.7 (6.7)            ; 8.5 (7.0)                        ; 1.8 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                                                                 ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                                     |m20k_rdaddr_inst|                                                                                                         ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                                                       ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                                                             ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |m20k_wraddr_inst|                                                                                                         ; 1.0 (0.0)            ; 1.5 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                                                       ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                                                             ; fibonacci_lfsr                                                   ; N/A          ;
;                         |thereaddata_reg_unnamed_atax11_atax5|                                                                                                 ; 4.3 (4.3)            ; 12.8 (12.8)                      ; 8.5 (8.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thereaddata_reg_unnamed_atax11_atax5                                                                                                                                                                                                                                                                                                                                       ; atax_readdata_reg_unnamed_11_atax5                               ; N/A          ;
;                      |thei_llvm_fpga_mem_unnamed_atax12_atax8|                                                                                                 ; 174.3 (0.0)          ; 204.1 (0.0)                      ; 31.3 (0.0)                                        ; 1.5 (0.0)                        ; 80.0 (0.0)           ; 141 (0)             ; 188 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8                                                                                                                                                                                                                                                                                                                                                                            ; atax_i_llvm_fpga_mem_unnamed_12_atax0                            ; N/A          ;
;                         |thei_llvm_fpga_mem_unnamed_atax12_atax1|                                                                                              ; 166.2 (0.0)          ; 193.2 (0.0)                      ; 28.6 (0.0)                                        ; 1.5 (0.0)                        ; 80.0 (0.0)           ; 140 (0)             ; 155 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1                                                                                                                                                                                                                                                                                                                                    ; lsu_top                                                          ; N/A          ;
;                            |pipelined_read|                                                                                                                    ; 166.2 (22.2)         ; 193.2 (21.8)                     ; 28.6 (0.0)                                        ; 1.5 (0.5)                        ; 80.0 (0.0)           ; 140 (44)            ; 155 (6)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read                                                                                                                                                                                                                                                                                                                     ; lsu_pipelined_read                                               ; N/A          ;
;                               |data_fifo|                                                                                                                      ; 35.5 (0.0)           ; 43.0 (0.0)                       ; 8.0 (0.0)                                         ; 0.5 (0.0)                        ; 20.0 (0.0)           ; 23 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|data_fifo                                                                                                                                                                                                                                                                                                           ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                  ; 35.5 (2.4)           ; 43.0 (2.8)                       ; 8.0 (0.7)                                         ; 0.5 (0.2)                        ; 20.0 (0.0)           ; 23 (4)              ; 39 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.1 (0.1)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                         ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                                                          ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                         ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                                                      ; 20.0 (0.0)           ; 20.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                            ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                        ; 20.0 (20.0)          ; 20.0 (20.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                             ; dpram_kp42                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                                        ; 5.0 (5.0)            ; 7.7 (6.2)                        ; 2.8 (1.2)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                              ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                                ; -0.1 (-0.1)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                       ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                                         ; 1.5 (0.0)            ; 2.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                               ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 1.5 (1.5)            ; 2.0 (2.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                     ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                                         ; 1.5 (0.0)            ; 2.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                               ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 1.5 (1.5)            ; 2.5 (2.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                     ; fibonacci_lfsr                                                   ; N/A          ;
;                               |input_fifo|                                                                                                                     ; 56.8 (0.0)           ; 66.0 (0.0)                       ; 9.2 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 25 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|input_fifo                                                                                                                                                                                                                                                                                                          ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                  ; 56.8 (2.5)           ; 66.0 (4.0)                       ; 9.2 (1.5)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 25 (5)              ; 39 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                               ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                                                          ; 5.8 (5.8)            ; 8.0 (6.5)                        ; 2.2 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                               ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                                                      ; 40.0 (0.0)           ; 40.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                           ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                        ; 40.0 (40.0)          ; 40.0 (40.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (40.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                            ; dpram_pp42                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                                        ; 5.5 (5.5)            ; 7.5 (6.0)                        ; 2.0 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                             ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                      ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                                         ; 1.5 (0.0)            ; 2.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                              ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 1.5 (1.5)            ; 2.5 (2.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                    ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                                         ; 1.5 (0.0)            ; 2.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                              ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 1.5 (1.5)            ; 2.5 (2.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                    ; fibonacci_lfsr                                                   ; N/A          ;
;                               |nop_fifo|                                                                                                                       ; 26.0 (0.0)           ; 32.5 (0.0)                       ; 6.5 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 27 (0)              ; 41 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|nop_fifo                                                                                                                                                                                                                                                                                                            ; hld_fifo                                                         ; N/A          ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                                                                         ; 26.0 (3.7)           ; 32.5 (5.0)                       ; 6.5 (1.3)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 27 (8)              ; 41 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                                                        ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                                                                 ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                                                                               ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                        ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                                                                ; dpram_m242                                                       ; N/A          ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                                                                   ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                                                                 ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                                        ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                      ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                                     |m20k_rdaddr_inst|                                                                                                         ; 1.2 (0.0)            ; 1.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                                                       ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 1.2 (1.2)            ; 1.5 (1.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                                                             ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |m20k_wraddr_inst|                                                                                                         ; 1.2 (0.0)            ; 1.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                                                       ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 1.2 (1.2)            ; 1.5 (1.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                                                             ; fibonacci_lfsr                                                   ; N/A          ;
;                               |req_fifo|                                                                                                                       ; 25.0 (0.0)           ; 30.0 (0.0)                       ; 5.5 (0.0)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 21 (0)              ; 30 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|req_fifo                                                                                                                                                                                                                                                                                                            ; hld_fifo                                                         ; N/A          ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                                                                         ; 25.0 (6.2)           ; 30.0 (6.8)                       ; 5.5 (0.7)                                         ; 0.5 (0.1)                        ; 10.0 (0.0)           ; 21 (9)              ; 30 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                                                        ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                                                                 ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                                                                               ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                        ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                                                                ; dpram_m242                                                       ; N/A          ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                                                                   ; 7.0 (7.0)            ; 8.5 (7.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                                                                 ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                                     |m20k_rdaddr_inst|                                                                                                         ; 0.9 (0.0)            ; 1.7 (0.0)                        ; 1.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                                                       ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 0.9 (0.9)            ; 1.7 (1.7)                        ; 1.0 (1.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                                                             ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |m20k_wraddr_inst|                                                                                                         ; 0.9 (0.0)            ; 1.5 (0.0)                        ; 0.8 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                                                       ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 0.9 (0.9)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                                                             ; fibonacci_lfsr                                                   ; N/A          ;
;                         |thereaddata_reg_unnamed_atax12_atax6|                                                                                                 ; 8.2 (8.2)            ; 10.8 (10.8)                      ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thereaddata_reg_unnamed_atax12_atax6                                                                                                                                                                                                                                                                                                                                       ; atax_readdata_reg_unnamed_12_atax6                               ; N/A          ;
;                      |thei_llvm_fpga_mem_unnamed_atax13_atax9|                                                                                                 ; 165.2 (0.0)          ; 206.8 (0.0)                      ; 44.3 (0.0)                                        ; 2.7 (0.0)                        ; 80.0 (0.0)           ; 141 (0)             ; 188 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9                                                                                                                                                                                                                                                                                                                                                                            ; atax_i_llvm_fpga_mem_unnamed_13_atax0                            ; N/A          ;
;                         |thei_llvm_fpga_mem_unnamed_atax13_atax1|                                                                                              ; 163.7 (0.0)          ; 194.4 (0.0)                      ; 33.3 (0.0)                                        ; 2.6 (0.0)                        ; 80.0 (0.0)           ; 140 (0)             ; 155 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1                                                                                                                                                                                                                                                                                                                                    ; lsu_top                                                          ; N/A          ;
;                            |pipelined_read|                                                                                                                    ; 163.7 (21.0)         ; 194.4 (22.1)                     ; 33.3 (1.7)                                        ; 2.6 (0.5)                        ; 80.0 (0.0)           ; 140 (44)            ; 155 (6)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read                                                                                                                                                                                                                                                                                                                     ; lsu_pipelined_read                                               ; N/A          ;
;                               |data_fifo|                                                                                                                      ; 34.8 (0.0)           ; 43.5 (0.0)                       ; 9.7 (0.0)                                         ; 1.0 (0.0)                        ; 20.0 (0.0)           ; 23 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|data_fifo                                                                                                                                                                                                                                                                                                           ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                  ; 34.8 (2.3)           ; 43.5 (2.8)                       ; 9.7 (0.7)                                         ; 1.0 (0.2)                        ; 20.0 (0.0)           ; 23 (4)              ; 39 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.2 (0.2)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                         ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                                                          ; 5.5 (5.5)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                         ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                                                      ; 20.0 (0.0)           ; 20.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                            ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                        ; 20.0 (20.0)          ; 20.0 (20.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                             ; dpram_kp42                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                                        ; 5.4 (5.4)            ; 7.7 (6.2)                        ; 2.3 (0.8)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                              ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                       ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                                         ; 0.7 (0.0)            ; 2.5 (0.0)                        ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                               ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 0.7 (0.7)            ; 2.5 (2.5)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                     ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                                         ; 0.7 (0.0)            ; 2.5 (0.0)                        ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                               ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 0.7 (0.7)            ; 2.5 (2.5)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                     ; fibonacci_lfsr                                                   ; N/A          ;
;                               |input_fifo|                                                                                                                     ; 56.5 (0.0)           ; 66.0 (0.0)                       ; 9.5 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 25 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|input_fifo                                                                                                                                                                                                                                                                                                          ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                  ; 56.5 (2.5)           ; 66.0 (4.0)                       ; 9.5 (1.5)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 25 (5)              ; 39 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                               ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                                                          ; 6.0 (6.0)            ; 8.0 (6.5)                        ; 2.0 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                               ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                                                      ; 40.0 (0.0)           ; 40.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                           ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                        ; 40.0 (40.0)          ; 40.0 (40.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (40.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                            ; dpram_pp42                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                                        ; 5.0 (5.2)            ; 7.5 (6.0)                        ; 2.5 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                             ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                                ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                      ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                                         ; 1.5 (0.0)            ; 2.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                              ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 1.5 (1.5)            ; 2.5 (2.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                    ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                                         ; 1.5 (0.0)            ; 2.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                              ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 1.5 (1.5)            ; 2.5 (2.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                    ; fibonacci_lfsr                                                   ; N/A          ;
;                               |nop_fifo|                                                                                                                       ; 27.3 (0.0)           ; 32.8 (0.0)                       ; 6.5 (0.0)                                         ; 1.0 (0.0)                        ; 10.0 (0.0)           ; 27 (0)              ; 41 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|nop_fifo                                                                                                                                                                                                                                                                                                            ; hld_fifo                                                         ; N/A          ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                                                                         ; 27.3 (3.6)           ; 32.8 (4.8)                       ; 6.5 (1.3)                                         ; 1.0 (0.1)                        ; 10.0 (0.0)           ; 27 (8)              ; 41 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                                                        ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                                                                 ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                                                                               ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                        ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                                                                ; dpram_m242                                                       ; N/A          ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                                                                   ; 5.3 (5.3)            ; 6.5 (5.0)                        ; 1.7 (0.2)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                                                                 ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                                        ; 5.5 (5.5)            ; 7.0 (5.5)                        ; 2.0 (0.5)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                      ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                                     |m20k_rdaddr_inst|                                                                                                         ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                                                       ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                                                             ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |m20k_wraddr_inst|                                                                                                         ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                                                       ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                                                             ; fibonacci_lfsr                                                   ; N/A          ;
;                               |req_fifo|                                                                                                                       ; 24.0 (0.0)           ; 30.0 (0.0)                       ; 6.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 21 (0)              ; 30 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|req_fifo                                                                                                                                                                                                                                                                                                            ; hld_fifo                                                         ; N/A          ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                                                                         ; 24.0 (6.4)           ; 30.0 (6.8)                       ; 6.0 (0.5)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 21 (9)              ; 30 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                                                        ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                                                                 ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                                                                               ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                        ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                                                                ; dpram_m242                                                       ; N/A          ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                                                                   ; 6.7 (6.7)            ; 8.5 (7.0)                        ; 1.8 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                                                                 ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                                     |m20k_rdaddr_inst|                                                                                                         ; 0.5 (0.0)            ; 1.7 (0.0)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                                                       ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 0.5 (0.5)            ; 1.7 (1.7)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                                                             ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |m20k_wraddr_inst|                                                                                                         ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                                                       ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                                                             ; fibonacci_lfsr                                                   ; N/A          ;
;                         |thereaddata_reg_unnamed_atax13_atax7|                                                                                                 ; 1.5 (1.5)            ; 12.3 (12.3)                      ; 11.0 (11.0)                                       ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thereaddata_reg_unnamed_atax13_atax7                                                                                                                                                                                                                                                                                                                                       ; atax_readdata_reg_unnamed_13_atax7                               ; N/A          ;
;                      |thei_llvm_fpga_mem_unnamed_atax14_atax10|                                                                                                ; 160.1 (0.0)          ; 201.6 (0.0)                      ; 42.5 (0.0)                                        ; 1.0 (0.0)                        ; 80.0 (0.0)           ; 141 (0)             ; 188 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10                                                                                                                                                                                                                                                                                                                                                                           ; atax_i_llvm_fpga_mem_unnamed_14_atax0                            ; N/A          ;
;                         |thei_llvm_fpga_mem_unnamed_atax14_atax1|                                                                                              ; 157.2 (0.0)          ; 190.2 (0.0)                      ; 34.0 (0.0)                                        ; 1.0 (0.0)                        ; 80.0 (0.0)           ; 140 (0)             ; 155 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1                                                                                                                                                                                                                                                                                                                                   ; lsu_top                                                          ; N/A          ;
;                            |pipelined_read|                                                                                                                    ; 157.2 (15.2)         ; 190.2 (19.2)                     ; 34.0 (4.1)                                        ; 1.0 (0.0)                        ; 80.0 (0.0)           ; 140 (43)            ; 155 (6)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read                                                                                                                                                                                                                                                                                                                    ; lsu_pipelined_read                                               ; N/A          ;
;                               |data_fifo|                                                                                                                      ; 34.0 (0.0)           ; 42.5 (0.0)                       ; 9.5 (0.0)                                         ; 1.0 (0.0)                        ; 20.0 (0.0)           ; 23 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|data_fifo                                                                                                                                                                                                                                                                                                          ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                  ; 34.0 (2.2)           ; 42.5 (2.8)                       ; 9.5 (0.7)                                         ; 1.0 (0.0)                        ; 20.0 (0.0)           ; 23 (4)              ; 39 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                               ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                                                          ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                               ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                                                      ; 20.0 (0.0)           ; 20.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                           ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                        ; 20.0 (20.0)          ; 20.0 (20.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                            ; dpram_kp42                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                                        ; 5.3 (5.5)            ; 7.7 (6.2)                        ; 2.8 (1.2)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                             ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                                ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                      ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                                         ; 0.8 (0.0)            ; 2.0 (0.0)                        ; 1.5 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                              ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 0.8 (0.8)            ; 2.0 (2.0)                        ; 1.5 (1.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                    ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                                         ; 0.8 (0.0)            ; 2.0 (0.0)                        ; 1.5 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                              ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 0.8 (0.8)            ; 2.0 (2.0)                        ; 1.5 (1.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                    ; fibonacci_lfsr                                                   ; N/A          ;
;                               |input_fifo|                                                                                                                     ; 57.3 (0.0)           ; 67.0 (0.0)                       ; 9.7 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 26 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|input_fifo                                                                                                                                                                                                                                                                                                         ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                  ; 57.3 (2.5)           ; 67.0 (4.0)                       ; 9.7 (1.5)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 26 (5)              ; 39 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                              ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                       ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                                                          ; 6.0 (6.0)            ; 8.0 (6.5)                        ; 2.0 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                              ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                       ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                                                      ; 40.0 (0.0)           ; 40.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                          ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                        ; 40.0 (40.0)          ; 40.0 (40.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (40.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                           ; dpram_pp42                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                                        ; 5.8 (6.0)            ; 8.5 (7.0)                        ; 2.7 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                            ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                                ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                                         ; 1.5 (0.0)            ; 2.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                             ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 1.5 (1.5)            ; 2.5 (2.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                   ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                                         ; 1.5 (0.0)            ; 2.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                             ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 1.5 (1.5)            ; 2.5 (2.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                   ; fibonacci_lfsr                                                   ; N/A          ;
;                               |nop_fifo|                                                                                                                       ; 26.7 (0.0)           ; 32.5 (0.0)                       ; 5.8 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 27 (0)              ; 41 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|nop_fifo                                                                                                                                                                                                                                                                                                           ; hld_fifo                                                         ; N/A          ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                                                                         ; 26.7 (4.4)           ; 32.5 (5.0)                       ; 5.8 (0.6)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 27 (8)              ; 41 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                                                       ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                                                                 ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                                                                              ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                        ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                                                               ; dpram_m242                                                       ; N/A          ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                                                                   ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                                                                ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                                                         ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                                        ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                     ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                              ; acl_reset_handler                                                ; N/A          ;
;                                     |m20k_rdaddr_inst|                                                                                                         ; 1.2 (0.0)            ; 1.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                                                      ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 1.2 (1.2)            ; 1.5 (1.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                                                            ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |m20k_wraddr_inst|                                                                                                         ; 1.2 (0.0)            ; 1.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                                                      ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 1.2 (1.2)            ; 1.5 (1.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                                                            ; fibonacci_lfsr                                                   ; N/A          ;
;                               |req_fifo|                                                                                                                       ; 24.0 (0.0)           ; 29.0 (0.0)                       ; 5.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 21 (0)              ; 30 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|req_fifo                                                                                                                                                                                                                                                                                                           ; hld_fifo                                                         ; N/A          ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                                                                         ; 24.0 (5.7)           ; 29.0 (6.5)                       ; 5.0 (0.8)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 21 (9)              ; 30 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                                                       ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                                                                 ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                                                                              ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                        ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                                                               ; dpram_m242                                                       ; N/A          ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                                                                   ; 6.7 (6.7)            ; 8.5 (7.0)                        ; 1.8 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                                                                ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                                                         ; acl_reset_handler                                                ; N/A          ;
;                                     |m20k_rdaddr_inst|                                                                                                         ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                                                      ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                                                            ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |m20k_wraddr_inst|                                                                                                         ; 1.2 (0.0)            ; 1.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                                                      ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 1.2 (1.2)            ; 1.5 (1.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                                                            ; fibonacci_lfsr                                                   ; N/A          ;
;                         |thereaddata_reg_unnamed_atax14_atax8|                                                                                                 ; 2.8 (2.8)            ; 11.3 (11.3)                      ; 8.5 (8.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thereaddata_reg_unnamed_atax14_atax8                                                                                                                                                                                                                                                                                                                                      ; atax_readdata_reg_unnamed_14_atax8                               ; N/A          ;
;                      |thei_llvm_fpga_mem_unnamed_atax7_atax3|                                                                                                  ; 169.3 (0.0)          ; 203.7 (0.0)                      ; 35.8 (0.0)                                        ; 1.5 (0.0)                        ; 80.0 (0.0)           ; 141 (0)             ; 188 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3                                                                                                                                                                                                                                                                                                                                                                             ; atax_i_llvm_fpga_mem_unnamed_7_atax0                             ; N/A          ;
;                         |thei_llvm_fpga_mem_unnamed_atax7_atax1|                                                                                               ; 163.0 (0.0)          ; 191.8 (0.0)                      ; 30.3 (0.0)                                        ; 1.5 (0.0)                        ; 80.0 (0.0)           ; 140 (0)             ; 155 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1                                                                                                                                                                                                                                                                                                                                      ; lsu_top                                                          ; N/A          ;
;                            |pipelined_read|                                                                                                                    ; 163.0 (20.7)         ; 191.8 (20.7)                     ; 30.3 (0.0)                                        ; 1.5 (0.0)                        ; 80.0 (0.0)           ; 140 (44)            ; 155 (6)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read                                                                                                                                                                                                                                                                                                                       ; lsu_pipelined_read                                               ; N/A          ;
;                               |data_fifo|                                                                                                                      ; 33.5 (0.0)           ; 43.5 (0.0)                       ; 10.5 (0.0)                                        ; 0.5 (0.0)                        ; 20.0 (0.0)           ; 23 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo                                                                                                                                                                                                                                                                                                             ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                  ; 33.5 (2.0)           ; 43.5 (2.8)                       ; 10.5 (0.8)                                        ; 0.5 (0.0)                        ; 20.0 (0.0)           ; 23 (4)              ; 39 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                  ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                           ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                                                          ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                  ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                           ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                                                      ; 20.0 (0.0)           ; 20.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                              ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                        ; 20.0 (20.0)          ; 20.0 (20.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                               ; dpram_kp42                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                                        ; 5.0 (5.0)            ; 7.7 (6.2)                        ; 2.7 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                         ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                                         ; 0.8 (0.0)            ; 2.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                 ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 0.8 (0.8)            ; 2.5 (2.5)                        ; 2.0 (2.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                       ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                                         ; 0.8 (0.0)            ; 2.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                 ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 0.8 (0.8)            ; 2.5 (2.5)                        ; 2.0 (2.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                       ; fibonacci_lfsr                                                   ; N/A          ;
;                               |input_fifo|                                                                                                                     ; 55.7 (0.0)           ; 66.0 (0.0)                       ; 11.3 (0.0)                                        ; 1.0 (0.0)                        ; 40.0 (0.0)           ; 25 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo                                                                                                                                                                                                                                                                                                            ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                  ; 55.7 (2.8)           ; 66.0 (4.0)                       ; 11.3 (1.2)                                        ; 1.0 (0.0)                        ; 40.0 (0.0)           ; 25 (5)              ; 39 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                 ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                                                          ; 6.5 (6.5)            ; 8.0 (6.5)                        ; 2.0 (0.5)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 9 (9)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                 ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                                                      ; 40.0 (0.0)           ; 40.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                             ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                        ; 40.0 (40.0)          ; 40.0 (40.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (40.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                              ; dpram_pp42                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                                        ; 4.8 (5.0)            ; 7.5 (6.0)                        ; 2.7 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                               ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                                ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                                         ; 0.8 (0.0)            ; 2.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 0.8 (0.8)            ; 2.5 (2.5)                        ; 2.0 (2.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                      ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                                         ; 0.8 (0.0)            ; 2.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 0.8 (0.8)            ; 2.5 (2.5)                        ; 2.0 (2.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                      ; fibonacci_lfsr                                                   ; N/A          ;
;                               |nop_fifo|                                                                                                                       ; 26.3 (0.0)           ; 32.0 (0.0)                       ; 5.7 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 27 (0)              ; 41 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo                                                                                                                                                                                                                                                                                                              ; hld_fifo                                                         ; N/A          ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                                                                         ; 26.3 (3.8)           ; 32.0 (4.5)                       ; 5.7 (0.7)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 27 (8)              ; 41 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                                                          ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                                                                 ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                                                                                 ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                        ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                                                                  ; dpram_m242                                                       ; N/A          ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                                                                   ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                                                                   ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                                                            ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                                        ; 4.5 (4.5)            ; 6.5 (5.0)                        ; 2.0 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                        ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                                     |m20k_rdaddr_inst|                                                                                                         ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                                                         ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                                                               ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |m20k_wraddr_inst|                                                                                                         ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                                                         ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                                                               ; fibonacci_lfsr                                                   ; N/A          ;
;                               |req_fifo|                                                                                                                       ; 24.5 (0.0)           ; 29.7 (0.0)                       ; 5.2 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 21 (0)              ; 30 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo                                                                                                                                                                                                                                                                                                              ; hld_fifo                                                         ; N/A          ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                                                                         ; 24.5 (6.0)           ; 29.7 (6.7)                       ; 5.2 (0.7)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 21 (9)              ; 30 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                                                          ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                                                                 ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                                                                                 ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                        ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                                                                  ; dpram_m242                                                       ; N/A          ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                                                                   ; 7.2 (7.0)            ; 8.5 (7.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                                                                   ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                                ; 0.2 (0.2)            ; 1.5 (1.5)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                                                            ; acl_reset_handler                                                ; N/A          ;
;                                     |m20k_rdaddr_inst|                                                                                                         ; 0.7 (0.0)            ; 1.5 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                                                         ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 0.7 (0.7)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                                                               ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |m20k_wraddr_inst|                                                                                                         ; 0.7 (0.0)            ; 1.5 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                                                         ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 0.7 (0.7)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                                                               ; fibonacci_lfsr                                                   ; N/A          ;
;                         |thereaddata_reg_unnamed_atax7_atax1|                                                                                                  ; 6.3 (6.3)            ; 11.8 (11.8)                      ; 5.5 (5.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thereaddata_reg_unnamed_atax7_atax1                                                                                                                                                                                                                                                                                                                                         ; atax_readdata_reg_unnamed_7_atax1                                ; N/A          ;
;                      |thei_llvm_fpga_mem_unnamed_atax8_atax4|                                                                                                  ; 171.2 (0.0)          ; 205.0 (0.0)                      ; 35.8 (0.0)                                        ; 2.0 (0.0)                        ; 80.0 (0.0)           ; 141 (0)             ; 188 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4                                                                                                                                                                                                                                                                                                                                                                             ; atax_i_llvm_fpga_mem_unnamed_8_atax0                             ; N/A          ;
;                         |thei_llvm_fpga_mem_unnamed_atax8_atax1|                                                                                               ; 163.3 (0.0)          ; 192.0 (0.0)                      ; 30.7 (0.0)                                        ; 2.0 (0.0)                        ; 80.0 (0.0)           ; 140 (0)             ; 155 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1                                                                                                                                                                                                                                                                                                                                      ; lsu_top                                                          ; N/A          ;
;                            |pipelined_read|                                                                                                                    ; 163.3 (20.5)         ; 192.0 (21.7)                     ; 30.7 (1.2)                                        ; 2.0 (0.0)                        ; 80.0 (0.0)           ; 140 (44)            ; 155 (6)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read                                                                                                                                                                                                                                                                                                                       ; lsu_pipelined_read                                               ; N/A          ;
;                               |data_fifo|                                                                                                                      ; 34.0 (0.0)           ; 43.0 (0.0)                       ; 10.0 (0.0)                                        ; 1.0 (0.0)                        ; 20.0 (0.0)           ; 23 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo                                                                                                                                                                                                                                                                                                             ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                  ; 34.0 (2.2)           ; 43.0 (2.8)                       ; 10.0 (0.7)                                        ; 1.0 (0.0)                        ; 20.0 (0.0)           ; 23 (4)              ; 39 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                  ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                           ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                                                          ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                  ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                           ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                                                      ; 20.0 (0.0)           ; 20.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                              ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                        ; 20.0 (20.0)          ; 20.0 (20.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                               ; dpram_kp42                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                                        ; 5.3 (5.5)            ; 7.7 (6.2)                        ; 2.8 (1.2)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                                ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                         ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                                         ; 0.8 (0.0)            ; 2.0 (0.0)                        ; 1.5 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                 ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 0.8 (0.8)            ; 2.0 (2.0)                        ; 1.5 (1.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                       ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                                         ; 0.8 (0.0)            ; 2.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                 ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 0.8 (0.8)            ; 2.5 (2.5)                        ; 2.0 (2.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                       ; fibonacci_lfsr                                                   ; N/A          ;
;                               |input_fifo|                                                                                                                     ; 57.0 (0.0)           ; 64.8 (0.0)                       ; 7.8 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 25 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|input_fifo                                                                                                                                                                                                                                                                                                            ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                  ; 57.0 (3.0)           ; 64.8 (3.8)                       ; 7.8 (0.8)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 25 (5)              ; 39 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                 ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                                                          ; 6.0 (6.0)            ; 8.0 (6.5)                        ; 2.0 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                 ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                                                      ; 40.0 (0.0)           ; 40.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                             ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                        ; 40.0 (40.0)          ; 40.0 (40.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (40.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                              ; dpram_pp42                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                                        ; 5.0 (5.2)            ; 7.5 (6.0)                        ; 2.5 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                               ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                                ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                                         ; 1.5 (0.0)            ; 2.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 1.5 (1.5)            ; 2.0 (2.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                      ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                                         ; 1.5 (0.0)            ; 2.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 1.5 (1.5)            ; 2.0 (2.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                      ; fibonacci_lfsr                                                   ; N/A          ;
;                               |nop_fifo|                                                                                                                       ; 25.8 (0.0)           ; 32.5 (0.0)                       ; 7.7 (0.0)                                         ; 1.0 (0.0)                        ; 10.0 (0.0)           ; 27 (0)              ; 41 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|nop_fifo                                                                                                                                                                                                                                                                                                              ; hld_fifo                                                         ; N/A          ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                                                                         ; 25.8 (3.6)           ; 32.5 (5.0)                       ; 7.7 (1.5)                                         ; 1.0 (0.1)                        ; 10.0 (0.0)           ; 27 (8)              ; 41 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                                                          ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                                                                 ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                                                                                 ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                        ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                                                                  ; dpram_m242                                                       ; N/A          ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                                                                   ; 5.8 (5.4)            ; 6.5 (5.0)                        ; 1.2 (0.0)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                                                                   ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                                                            ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                                        ; 5.5 (5.5)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                        ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                                     |m20k_rdaddr_inst|                                                                                                         ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                                                         ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                                                               ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |m20k_wraddr_inst|                                                                                                         ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                                                         ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                                                               ; fibonacci_lfsr                                                   ; N/A          ;
;                               |req_fifo|                                                                                                                       ; 26.0 (0.0)           ; 30.0 (0.0)                       ; 4.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 21 (0)              ; 30 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|req_fifo                                                                                                                                                                                                                                                                                                              ; hld_fifo                                                         ; N/A          ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                                                                         ; 26.0 (6.3)           ; 30.0 (7.0)                       ; 4.0 (0.7)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 21 (9)              ; 30 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                                                          ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                                                                 ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                                                                                 ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                        ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                                                                  ; dpram_m242                                                       ; N/A          ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                                                                   ; 6.7 (6.7)            ; 8.5 (7.0)                        ; 1.8 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                                                                   ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                                                            ; acl_reset_handler                                                ; N/A          ;
;                                     |m20k_rdaddr_inst|                                                                                                         ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                                                         ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                                                               ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |m20k_wraddr_inst|                                                                                                         ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                                                         ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                                                               ; fibonacci_lfsr                                                   ; N/A          ;
;                         |thereaddata_reg_unnamed_atax8_atax2|                                                                                                  ; 7.8 (7.8)            ; 13.0 (13.0)                      ; 5.2 (5.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thereaddata_reg_unnamed_atax8_atax2                                                                                                                                                                                                                                                                                                                                         ; atax_readdata_reg_unnamed_8_atax2                                ; N/A          ;
;                      |thei_llvm_fpga_mem_unnamed_atax9_atax5|                                                                                                  ; 157.3 (0.0)          ; 202.9 (0.0)                      ; 47.1 (0.0)                                        ; 1.5 (0.0)                        ; 80.0 (0.0)           ; 137 (0)             ; 188 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5                                                                                                                                                                                                                                                                                                                                                                             ; atax_i_llvm_fpga_mem_unnamed_9_atax0                             ; N/A          ;
;                         |thei_llvm_fpga_mem_unnamed_atax9_atax1|                                                                                               ; 154.7 (0.0)          ; 189.1 (0.0)                      ; 35.9 (0.0)                                        ; 1.5 (0.0)                        ; 80.0 (0.0)           ; 136 (0)             ; 155 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1                                                                                                                                                                                                                                                                                                                                      ; lsu_top                                                          ; N/A          ;
;                            |pipelined_read|                                                                                                                    ; 154.7 (21.7)         ; 189.1 (22.1)                     ; 35.9 (0.4)                                        ; 1.5 (0.0)                        ; 80.0 (0.0)           ; 136 (44)            ; 155 (6)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read                                                                                                                                                                                                                                                                                                                       ; lsu_pipelined_read                                               ; N/A          ;
;                               |data_fifo|                                                                                                                      ; 33.0 (0.0)           ; 43.5 (0.0)                       ; 11.0 (0.0)                                        ; 0.5 (0.0)                        ; 20.0 (0.0)           ; 23 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo                                                                                                                                                                                                                                                                                                             ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                  ; 33.0 (2.0)           ; 43.5 (3.0)                       ; 11.0 (1.0)                                        ; 0.5 (0.0)                        ; 20.0 (0.0)           ; 23 (4)              ; 39 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                  ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                           ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                                                          ; 4.7 (4.7)            ; 6.5 (5.0)                        ; 1.8 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                  ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                           ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                                                      ; 20.0 (0.0)           ; 20.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                              ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                        ; 20.0 (20.0)          ; 20.0 (20.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                               ; dpram_kp42                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                                        ; 4.8 (5.0)            ; 7.5 (6.0)                        ; 2.7 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                                ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                         ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                                         ; 0.8 (0.0)            ; 2.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                 ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 0.8 (0.8)            ; 2.5 (2.5)                        ; 2.0 (2.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                       ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                                         ; 0.8 (0.0)            ; 2.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                 ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 0.8 (0.8)            ; 2.5 (2.5)                        ; 2.0 (2.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                       ; fibonacci_lfsr                                                   ; N/A          ;
;                               |input_fifo|                                                                                                                     ; 53.8 (0.0)           ; 64.8 (0.0)                       ; 11.0 (0.0)                                        ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 24 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo                                                                                                                                                                                                                                                                                                            ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                  ; 53.8 (2.5)           ; 64.8 (3.3)                       ; 11.0 (0.8)                                        ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 24 (5)              ; 39 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                 ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                                                          ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                 ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                                                      ; 40.0 (0.0)           ; 40.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                             ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                        ; 40.0 (40.0)          ; 40.0 (40.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (40.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                              ; dpram_pp42                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                                        ; 5.3 (5.5)            ; 8.5 (7.0)                        ; 3.2 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                               ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                                ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                                         ; 0.5 (0.0)            ; 2.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 0.5 (0.5)            ; 2.5 (2.5)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                      ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                                         ; 0.5 (0.0)            ; 2.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 0.5 (0.5)            ; 2.5 (2.5)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                      ; fibonacci_lfsr                                                   ; N/A          ;
;                               |nop_fifo|                                                                                                                       ; 24.7 (0.0)           ; 32.7 (0.0)                       ; 8.5 (0.0)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 27 (0)              ; 41 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo                                                                                                                                                                                                                                                                                                              ; hld_fifo                                                         ; N/A          ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                                                                         ; 24.7 (3.7)           ; 32.7 (5.0)                       ; 8.5 (1.3)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 27 (8)              ; 41 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                                                          ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                                                                 ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                                                                                 ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                        ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                                                                  ; dpram_m242                                                       ; N/A          ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                                                                   ; 4.8 (4.8)            ; 6.5 (5.0)                        ; 1.7 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                                                                   ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                                                            ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                                        ; 4.7 (4.7)            ; 6.7 (5.2)                        ; 2.0 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                        ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                                     |m20k_rdaddr_inst|                                                                                                         ; 0.8 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                                                         ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                                                               ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |m20k_wraddr_inst|                                                                                                         ; 0.8 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                                                         ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                                                               ; fibonacci_lfsr                                                   ; N/A          ;
;                               |req_fifo|                                                                                                                       ; 21.5 (0.0)           ; 26.0 (0.0)                       ; 5.0 (0.0)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 18 (0)              ; 30 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo                                                                                                                                                                                                                                                                                                              ; hld_fifo                                                         ; N/A          ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                                                                         ; 21.5 (4.0)           ; 26.0 (4.7)                       ; 5.0 (1.0)                                         ; 0.5 (0.3)                        ; 10.0 (0.0)           ; 18 (8)              ; 30 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                                                          ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                                                                 ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                                                                                 ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                        ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                                                                  ; dpram_m242                                                       ; N/A          ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                                                                   ; 5.2 (5.2)            ; 6.7 (5.2)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                                                                   ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                                                            ; acl_reset_handler                                                ; N/A          ;
;                                     |m20k_rdaddr_inst|                                                                                                         ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                                                         ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                                                               ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |m20k_wraddr_inst|                                                                                                         ; 0.8 (0.0)            ; 1.7 (0.0)                        ; 1.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                                                         ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 0.8 (0.8)            ; 1.7 (1.7)                        ; 1.0 (1.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                                                               ; fibonacci_lfsr                                                   ; N/A          ;
;                         |thereaddata_reg_unnamed_atax9_atax3|                                                                                                  ; 2.7 (2.7)            ; 13.8 (13.8)                      ; 11.2 (11.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thereaddata_reg_unnamed_atax9_atax3                                                                                                                                                                                                                                                                                                                                         ; atax_readdata_reg_unnamed_9_atax3                                ; N/A          ;
;                      |thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|                                                                          ; 364.7 (0.3)          ; 387.1 (0.5)                      ; 23.8 (0.2)                                        ; 1.5 (0.0)                        ; 0.0 (0.0)            ; 677 (1)             ; 233 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x                                                                                                                                                                                                                                                                                                                                                     ; atax_i_sfc_s_c0_in_for_body9_s_c0_enter16614_atax1               ; N/A          ;
;                         |thei_llvm_fpga_sfc_exit_s_c0_out_for_body9_ataxs_c0_exit168_atax1_aunroll_x|                                                          ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body9_ataxs_c0_exit168_atax1_aunroll_x                                                                                                                                                                                                                                                                         ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_body9_s_c0_exit168_atax0  ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_body9_ataxs_c0_exit168_atax1|                                                                 ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body9_ataxs_c0_exit168_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body9_ataxs_c0_exit168_atax1                                                                                                                                                                                                       ; acl_enable_sink                                                  ; N/A          ;
;                         |thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|                                                                 ; 364.1 (298.7)        ; 386.2 (297.7)                    ; 23.7 (0.0)                                        ; 1.5 (0.9)                        ; 0.0 (0.0)            ; 675 (585)           ; 233 (69)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x                                                                                                                                                                                                                                                                                ; atax_i_sfc_logic_s_c0_in_for_body9_s_c0_enter16614_atax0         ; N/A          ;
;                            |thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax8_aunroll_x|                                          ; 25.9 (0.0)           ; 36.0 (0.0)                       ; 10.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (0)              ; 63 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax8_aunroll_x                                                                                                                                                                                       ; atax_i_llvm_fpga_ffwd_dest_s_struct_z4pa0000_unnamed_atax6_atax0 ; N/A          ;
;                               |thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax1|                                                 ; 25.9 (25.9)          ; 36.0 (36.0)                      ; 10.2 (10.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 63 (63)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax8_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax6_atax1                                                                                                        ; acl_ffwddst                                                      ; N/A          ;
;                            |thei_llvm_fpga_pipeline_keep_going102_atax6|                                                                                       ; 2.3 (0.0)            ; 2.7 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going102_atax6                                                                                                                                                                                                                                    ; atax_i_llvm_fpga_pipeline_keep_going102_0                        ; N/A          ;
;                               |thei_llvm_fpga_pipeline_keep_going102_atax1|                                                                                    ; 2.3 (0.0)            ; 2.7 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going102_atax6|thei_llvm_fpga_pipeline_keep_going102_atax1                                                                                                                                                                                        ; acl_pipeline                                                     ; N/A          ;
;                                  |pop2|                                                                                                                        ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going102_atax6|thei_llvm_fpga_pipeline_keep_going102_atax1|pop2                                                                                                                                                                                   ; acl_pop                                                          ; N/A          ;
;                                  |push|                                                                                                                        ; 1.7 (0.0)            ; 2.0 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going102_atax6|thei_llvm_fpga_pipeline_keep_going102_atax1|push                                                                                                                                                                                   ; acl_push                                                         ; N/A          ;
;                                     |staging_reg|                                                                                                              ; 1.7 (1.7)            ; 2.0 (2.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going102_atax6|thei_llvm_fpga_pipeline_keep_going102_atax1|push|staging_reg                                                                                                                                                                       ; acl_staging_reg                                                  ; N/A          ;
;                            |thei_llvm_fpga_pop_i1_notcmp114126_pop36_atax51|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp114126_pop36_atax51                                                                                                                                                                                                                                ; atax_i_llvm_fpga_pop_i1_notcmp114126_pop36_0                     ; N/A          ;
;                               |thei_llvm_fpga_pop_i1_notcmp114126_pop36_atax1|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp114126_pop36_atax51|thei_llvm_fpga_pop_i1_notcmp114126_pop36_atax1                                                                                                                                                                                 ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i2_cleanups105_pop34_atax2|                                                                                     ; 0.2 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|thei_llvm_fpga_pop_i2_cleanups105_pop34_atax2                                                                                                                                                                                                                                  ; atax_i_llvm_fpga_pop_i2_cleanups105_pop34_0                      ; N/A          ;
;                               |thei_llvm_fpga_pop_i2_cleanups105_pop34_atax1|                                                                                  ; 0.2 (0.2)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|thei_llvm_fpga_pop_i2_cleanups105_pop34_atax2|thei_llvm_fpga_pop_i2_cleanups105_pop34_atax1                                                                                                                                                                                    ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i32_j_039_pop33_atax10|                                                                                         ; 1.2 (0.0)            ; 1.3 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|thei_llvm_fpga_pop_i32_j_039_pop33_atax10                                                                                                                                                                                                                                      ; atax_i_llvm_fpga_pop_i32_j_039_pop33_0                           ; N/A          ;
;                               |thei_llvm_fpga_pop_i32_j_039_pop33_atax1|                                                                                       ; 1.2 (1.2)            ; 1.3 (1.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|thei_llvm_fpga_pop_i32_j_039_pop33_atax10|thei_llvm_fpga_pop_i32_j_039_pop33_atax1                                                                                                                                                                                             ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i4_fpga_indvars_iv_pop32_atax40|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|thei_llvm_fpga_pop_i4_fpga_indvars_iv_pop32_atax40                                                                                                                                                                                                                             ; atax_i_llvm_fpga_pop_i4_fpga_indvars_iv_pop32_0                  ; N/A          ;
;                               |thei_llvm_fpga_pop_i4_fpga_indvars_iv_pop32_atax1|                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|thei_llvm_fpga_pop_i4_fpga_indvars_iv_pop32_atax40|thei_llvm_fpga_pop_i4_fpga_indvars_iv_pop32_atax1                                                                                                                                                                           ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i64_idxprom125_pop35_atax12|                                                                                    ; 7.5 (0.0)            ; 11.1 (0.0)                       ; 3.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|thei_llvm_fpga_pop_i64_idxprom125_pop35_atax12                                                                                                                                                                                                                                 ; atax_i_llvm_fpga_pop_i64_idxprom125_pop35_0                      ; N/A          ;
;                               |thei_llvm_fpga_pop_i64_idxprom125_pop35_atax1|                                                                                  ; 7.5 (7.5)            ; 11.1 (11.1)                      ; 3.6 (3.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (30)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|thei_llvm_fpga_pop_i64_idxprom125_pop35_atax12|thei_llvm_fpga_pop_i64_idxprom125_pop35_atax1                                                                                                                                                                                   ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_push_i1_lastiniteration104_atax7|                                                                                   ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration104_atax7                                                                                                                                                                                                                                ; atax_i_llvm_fpga_push_i1_lastiniteration104_0                    ; N/A          ;
;                               |thei_llvm_fpga_push_i1_lastiniteration104_atax1|                                                                                ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration104_atax7|thei_llvm_fpga_push_i1_lastiniteration104_atax1                                                                                                                                                                                ; acl_push                                                         ; N/A          ;
;                                  |staging_reg|                                                                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration104_atax7|thei_llvm_fpga_push_i1_lastiniteration104_atax1|staging_reg                                                                                                                                                                    ; acl_staging_reg                                                  ; N/A          ;
;                            |thei_llvm_fpga_push_i1_notcmp114126_push36_atax52|                                                                                 ; 1.4 (0.0)            ; 1.3 (0.0)                        ; 0.1 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|thei_llvm_fpga_push_i1_notcmp114126_push36_atax52                                                                                                                                                                                                                              ; atax_i_llvm_fpga_push_i1_notcmp114126_push36_0                   ; N/A          ;
;                               |thei_llvm_fpga_push_i1_notcmp114126_push36_atax1|                                                                               ; 1.4 (0.3)            ; 1.3 (0.2)                        ; 0.1 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|thei_llvm_fpga_push_i1_notcmp114126_push36_atax52|thei_llvm_fpga_push_i1_notcmp114126_push36_atax1                                                                                                                                                                             ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                                        ; 1.0 (1.0)            ; 1.1 (1.1)                        ; 0.2 (0.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|thei_llvm_fpga_push_i1_notcmp114126_push36_atax52|thei_llvm_fpga_push_i1_notcmp114126_push36_atax1|fifo                                                                                                                                                                        ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i1_notexitcond112_atax44|                                                                                      ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond112_atax44                                                                                                                                                                                                                                   ; atax_i_llvm_fpga_push_i1_notexitcond112_0                        ; N/A          ;
;                               |thei_llvm_fpga_push_i1_notexitcond112_atax1|                                                                                    ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond112_atax44|thei_llvm_fpga_push_i1_notexitcond112_atax1                                                                                                                                                                                       ; acl_push                                                         ; N/A          ;
;                                  |staging_reg|                                                                                                                 ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond112_atax44|thei_llvm_fpga_push_i1_notexitcond112_atax1|staging_reg                                                                                                                                                                           ; acl_staging_reg                                                  ; N/A          ;
;                            |thei_llvm_fpga_push_i2_cleanups105_push34_atax47|                                                                                  ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|thei_llvm_fpga_push_i2_cleanups105_push34_atax47                                                                                                                                                                                                                               ; atax_i_llvm_fpga_push_i2_cleanups105_push34_0                    ; N/A          ;
;                               |thei_llvm_fpga_push_i2_cleanups105_push34_atax1|                                                                                ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|thei_llvm_fpga_push_i2_cleanups105_push34_atax47|thei_llvm_fpga_push_i2_cleanups105_push34_atax1                                                                                                                                                                               ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                                        ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|thei_llvm_fpga_push_i2_cleanups105_push34_atax47|thei_llvm_fpga_push_i2_cleanups105_push34_atax1|fifo                                                                                                                                                                          ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i32_j_039_push33_atax39|                                                                                       ; 8.5 (0.0)            ; 9.0 (0.0)                        ; 0.6 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 30 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push33_atax39                                                                                                                                                                                                                                    ; atax_i_llvm_fpga_push_i32_j_039_push33_0                         ; N/A          ;
;                               |thei_llvm_fpga_push_i32_j_039_push33_atax1|                                                                                     ; 8.5 (0.4)            ; 9.0 (0.3)                        ; 0.6 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 3 (1)               ; 30 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push33_atax39|thei_llvm_fpga_push_i32_j_039_push33_atax1                                                                                                                                                                                         ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                                        ; 8.2 (8.2)            ; 8.7 (8.7)                        ; 0.6 (0.6)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 2 (2)               ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push33_atax39|thei_llvm_fpga_push_i32_j_039_push33_atax1|fifo                                                                                                                                                                                    ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i4_fpga_indvars_iv_push32_atax49|                                                                              ; 2.0 (0.0)            ; 2.1 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|thei_llvm_fpga_push_i4_fpga_indvars_iv_push32_atax49                                                                                                                                                                                                                           ; atax_i_llvm_fpga_push_i4_fpga_indvars_iv_push32_0                ; N/A          ;
;                               |thei_llvm_fpga_push_i4_fpga_indvars_iv_push32_atax1|                                                                            ; 2.0 (0.3)            ; 2.1 (0.3)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|thei_llvm_fpga_push_i4_fpga_indvars_iv_push32_atax49|thei_llvm_fpga_push_i4_fpga_indvars_iv_push32_atax1                                                                                                                                                                       ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                                        ; 1.7 (1.7)            ; 1.8 (1.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|thei_llvm_fpga_push_i4_fpga_indvars_iv_push32_atax49|thei_llvm_fpga_push_i4_fpga_indvars_iv_push32_atax1|fifo                                                                                                                                                                  ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i64_idxprom125_push35_atax13|                                                                                  ; 11.4 (0.0)           ; 21.0 (0.0)                       ; 9.8 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 57 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom125_push35_atax13                                                                                                                                                                                                                               ; atax_i_llvm_fpga_push_i64_idxprom125_push35_0                    ; N/A          ;
;                               |thei_llvm_fpga_push_i64_idxprom125_push35_atax1|                                                                                ; 11.4 (0.2)           ; 21.0 (0.2)                       ; 9.8 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 3 (1)               ; 57 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom125_push35_atax13|thei_llvm_fpga_push_i64_idxprom125_push35_atax1                                                                                                                                                                               ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                                        ; 11.0 (11.0)          ; 20.8 (20.8)                      ; 9.9 (9.9)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 2 (2)               ; 57 (57)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter16614_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter16614_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom125_push35_atax13|thei_llvm_fpga_push_i64_idxprom125_push35_atax1|fifo                                                                                                                                                                          ; acl_data_fifo                                                    ; N/A          ;
;                      |thei_sfc_s_c1_in_for_body9_ataxs_c1_enter_atax12_aunroll_x|                                                                              ; 32.8 (0.0)           ; 119.8 (0.0)                      ; 87.3 (0.0)                                        ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 20 (0)              ; 292 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body9_ataxs_c1_enter_atax12_aunroll_x                                                                                                                                                                                                                                                                                                                                                         ; atax_i_sfc_s_c1_in_for_body9_s_c1_enter_atax12                   ; N/A          ;
;                         |thei_llvm_fpga_sfc_exit_s_c1_out_for_body9_ataxs_c1_exit_atax1_aunroll_x|                                                             ; 10.3 (0.3)           ; 14.0 (0.5)                       ; 3.7 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (1)              ; 23 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body9_ataxs_c1_enter_atax12_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body9_ataxs_c1_exit_atax1_aunroll_x                                                                                                                                                                                                                                                                                ; atax_i_llvm_fpga_sfc_exit_s_c1_out_for_body9_s_c1_exit_atax0     ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c1_out_for_body9_ataxs_c1_exit_atax1_data_fifo_aunroll_x|                                                ; 7.0 (0.0)            ; 10.5 (0.0)                       ; 3.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 17 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body9_ataxs_c1_enter_atax12_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body9_ataxs_c1_exit_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body9_ataxs_c1_exit_atax1_data_fifo_aunroll_x                                                                                                                                                                                             ; atax_i_llvm_fpga_sfc_exit_s_c1_out_for_b0000exit_atax1_data_fifo ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c1_out_for_body9_ataxs_c1_exit_atax0|                                                                 ; 7.0 (0.0)            ; 10.5 (0.0)                       ; 3.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 17 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body9_ataxs_c1_enter_atax12_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body9_ataxs_c1_exit_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body9_ataxs_c1_exit_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body9_ataxs_c1_exit_atax0                                                                                                                              ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                  ; 7.0 (2.0)            ; 10.5 (2.5)                       ; 3.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (4)              ; 17 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body9_ataxs_c1_enter_atax12_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body9_ataxs_c1_exit_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body9_ataxs_c1_exit_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body9_ataxs_c1_exit_atax0|ms.acl_mid_speed_fifo_inst                                                                                                   ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body9_ataxs_c1_enter_atax12_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body9_ataxs_c1_exit_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body9_ataxs_c1_exit_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body9_ataxs_c1_exit_atax0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                            ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                                                          ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body9_ataxs_c1_enter_atax12_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body9_ataxs_c1_exit_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body9_ataxs_c1_exit_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body9_ataxs_c1_exit_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                   ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body9_ataxs_c1_enter_atax12_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body9_ataxs_c1_exit_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body9_ataxs_c1_exit_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body9_ataxs_c1_exit_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                            ; acl_reset_handler                                                ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c1_out_for_body9_ataxs_c1_exit_atax1_full_detector|                                                      ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body9_ataxs_c1_enter_atax12_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body9_ataxs_c1_exit_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body9_ataxs_c1_exit_atax1_full_detector                                                                                                                                                                                                   ; atax_i_llvm_fpga_sfc_exit_s_c1_out_for_b0000_atax1_full_detector ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c1_out_for_body9_ataxs_c1_exit_atax1_full_detector|                                                   ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body9_ataxs_c1_enter_atax12_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body9_ataxs_c1_exit_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body9_ataxs_c1_exit_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c1_out_for_body9_ataxs_c1_exit_atax1_full_detector                                                                                                                      ; acl_full_detector                                                ; N/A          ;
;                         |thei_sfc_logic_s_c1_in_for_body9_ataxs_c1_enter_atax0_aunroll_x|                                                                      ; 22.5 (22.1)          ; 105.8 (105.5)                    ; 83.7 (83.7)                                       ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 1 (0)               ; 269 (269)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body9_ataxs_c1_enter_atax12_aunroll_x|thei_sfc_logic_s_c1_in_for_body9_ataxs_c1_enter_atax0_aunroll_x                                                                                                                                                                                                                                                                                         ; atax_i_sfc_logic_s_c1_in_for_body9_s_c1_enter_atax0              ; N/A          ;
;                            |thei_llvm_fpga_mem_memdep_6_atax3_aunroll_x|                                                                                       ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body9_ataxs_c1_enter_atax12_aunroll_x|thei_sfc_logic_s_c1_in_for_body9_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_mem_memdep_6_atax3_aunroll_x                                                                                                                                                                                                                                             ; atax_i_llvm_fpga_mem_memdep_6_0                                  ; N/A          ;
;                               |thei_llvm_fpga_mem_memdep_6_atax1|                                                                                              ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body9_ataxs_c1_enter_atax12_aunroll_x|thei_sfc_logic_s_c1_in_for_body9_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_mem_memdep_6_atax3_aunroll_x|thei_llvm_fpga_mem_memdep_6_atax1                                                                                                                                                                                                           ; lsu_top                                                          ; N/A          ;
;                                  |pipelined_write|                                                                                                             ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body9_ataxs_c1_enter_atax12_aunroll_x|thei_sfc_logic_s_c1_in_for_body9_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_mem_memdep_6_atax3_aunroll_x|thei_llvm_fpga_mem_memdep_6_atax1|pipelined_write                                                                                                                                                                                           ; lsu_pipelined_write                                              ; N/A          ;
;                |thebb_atax_B4_sr_1_aunroll_x|                                                                                                                  ; 15.0 (15.0)          ; 27.2 (27.2)                      ; 12.2 (12.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 59 (59)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_sr_1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                          ; atax_bb_B4_sr_1                                                  ; N/A          ;
;                |thebb_atax_B5|                                                                                                                                 ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; atax_bb_B5                                                       ; N/A          ;
;                   |theatax_B5_branch|                                                                                                                          ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|theatax_B5_branch                                                                                                                                                                                                                                                                                                                                                                                                                                       ; atax_B5_branch                                                   ; N/A          ;
;                |thebb_atax_B5_sr_0_aunroll_x|                                                                                                                  ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5_sr_0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                          ; atax_bb_B5_sr_0                                                  ; N/A          ;
;                |thebb_atax_B6|                                                                                                                                 ; 91.6 (0.0)           ; 120.4 (0.0)                      ; 29.8 (0.0)                                        ; 1.0 (0.0)                        ; 50.0 (0.0)           ; 63 (0)              ; 138 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; atax_bb_B6                                                       ; N/A          ;
;                   |thebb_atax_B6_stall_region|                                                                                                                 ; 91.6 (1.0)           ; 120.4 (1.0)                      ; 29.8 (0.0)                                        ; 1.0 (0.0)                        ; 50.0 (0.0)           ; 63 (1)              ; 138 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                              ; atax_bb_B6_stall_region                                          ; N/A          ;
;                      |theatax_B6_merge_reg_aunroll_x|                                                                                                          ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|theatax_B6_merge_reg_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                               ; atax_B6_merge_reg                                                ; N/A          ;
;                      |thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter17112_atax1_aunroll_x|                                                               ; 89.1 (0.3)           ; 118.2 (0.3)                      ; 30.1 (0.1)                                        ; 1.0 (0.0)                        ; 50.0 (0.0)           ; 59 (1)              ; 136 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter17112_atax1_aunroll_x                                                                                                                                                                                                                                                                                                                                                    ; atax_i_sfc_s_c0_in_for_cond24_preheader_s_c0_enter17112_atax1    ; N/A          ;
;                         |thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit179_atax1_aunroll_x|                                               ; 42.4 (0.0)           ; 48.3 (0.0)                       ; 6.0 (0.0)                                         ; 0.1 (0.0)                        ; 30.0 (0.0)           ; 20 (0)              ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter17112_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit179_atax1_aunroll_x                                                                                                                                                                                                                                                             ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_c0000r_s_c0_exit179_atax0 ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit179_atax1_data_fifo_aunroll_x|                                  ; 39.4 (0.0)           ; 45.3 (0.0)                       ; 6.0 (0.0)                                         ; 0.1 (0.0)                        ; 30.0 (0.0)           ; 14 (0)              ; 27 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter17112_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit179_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit179_atax1_data_fifo_aunroll_x                                                                                                                                                            ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_c0000t179_atax1_data_fifo ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit179_atax0|                                                   ; 39.4 (0.0)           ; 45.3 (0.0)                       ; 6.0 (0.0)                                         ; 0.1 (0.0)                        ; 30.0 (0.0)           ; 14 (0)              ; 27 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter17112_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit179_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit179_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit179_atax0                                                                               ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                  ; 39.4 (1.3)           ; 45.3 (2.8)                       ; 6.0 (1.5)                                         ; 0.1 (0.0)                        ; 30.0 (0.0)           ; 14 (4)              ; 27 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter17112_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit179_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit179_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit179_atax0|ms.acl_mid_speed_fifo_inst                                                    ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter17112_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit179_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit179_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit179_atax0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                             ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                                                          ; 5.1 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter17112_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit179_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit179_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit179_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst                                    ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                                ; 0.1 (0.1)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter17112_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit179_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit179_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit179_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst             ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                                                      ; 30.0 (0.0)           ; 30.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 30.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter17112_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit179_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit179_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit179_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                        ; 30.0 (30.0)          ; 30.0 (30.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 30.0 (30.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter17112_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit179_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit179_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit179_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated ; dpram_cr42                                                       ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                                         ; 1.5 (0.0)            ; 2.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter17112_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit179_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit179_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit179_atax0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                   ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 1.5 (1.5)            ; 2.0 (2.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter17112_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit179_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit179_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit179_atax0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                         ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                                         ; 1.5 (0.0)            ; 2.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter17112_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit179_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit179_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit179_atax0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                   ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 1.5 (1.5)            ; 2.5 (2.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter17112_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit179_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit179_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit179_atax0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                         ; fibonacci_lfsr                                                   ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit179_atax1_full_detector|                                        ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter17112_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit179_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit179_atax1_full_detector                                                                                                                                                                  ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_c0000_atax1_full_detector ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit179_atax1_full_detector|                                     ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter17112_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit179_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit179_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit179_atax1_full_detector                                                                       ; acl_full_detector                                                ; N/A          ;
;                         |thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter17112_atax0_aunroll_x|                                                      ; 46.4 (14.4)          ; 69.5 (18.9)                      ; 24.0 (5.1)                                        ; 0.9 (0.6)                        ; 20.0 (0.0)           ; 38 (25)             ; 103 (40)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter17112_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter17112_atax0_aunroll_x                                                                                                                                                                                                                                                                    ; atax_i_sfc_logic_s_c0_in_for_cond24_preh0000_c0_enter17112_atax0 ; N/A          ;
;                            |redist5_i_idxprom27_atax4_vt_join_q_5_mem_dmem|                                                                                    ; 12.2 (0.0)           ; 14.0 (0.0)                       ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter17112_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter17112_atax0_aunroll_x|redist5_i_idxprom27_atax4_vt_join_q_5_mem_dmem                                                                                                                                                                                                                     ; altera_syncram                                                   ; N/A          ;
;                               |auto_generated|                                                                                                                 ; 12.2 (0.0)           ; 14.0 (0.0)                       ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter17112_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter17112_atax0_aunroll_x|redist5_i_idxprom27_atax4_vt_join_q_5_mem_dmem|auto_generated                                                                                                                                                                                                      ; altera_syncram_2272                                              ; N/A          ;
;                                  |altsyncram1|                                                                                                                 ; 12.2 (12.2)          ; 14.0 (14.0)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter17112_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter17112_atax0_aunroll_x|redist5_i_idxprom27_atax4_vt_join_q_5_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                          ; altsyncram_lla4                                                  ; N/A          ;
;                            |redist6_i_arrayidx2812_atax5_vt_join_q_5_mem_dmem|                                                                                 ; 10.2 (0.0)           ; 13.7 (0.0)                       ; 3.5 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter17112_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter17112_atax0_aunroll_x|redist6_i_arrayidx2812_atax5_vt_join_q_5_mem_dmem                                                                                                                                                                                                                  ; altera_syncram                                                   ; N/A          ;
;                               |auto_generated|                                                                                                                 ; 10.2 (0.0)           ; 13.7 (0.0)                       ; 3.5 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter17112_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter17112_atax0_aunroll_x|redist6_i_arrayidx2812_atax5_vt_join_q_5_mem_dmem|auto_generated                                                                                                                                                                                                   ; altera_syncram_2272                                              ; N/A          ;
;                                  |altsyncram1|                                                                                                                 ; 10.2 (10.2)          ; 13.7 (13.7)                      ; 3.5 (3.5)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter17112_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter17112_atax0_aunroll_x|redist6_i_arrayidx2812_atax5_vt_join_q_5_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                       ; altsyncram_lla4                                                  ; N/A          ;
;                            |thei_llvm_fpga_mem_arrayidx28_promoted11_atax6|                                                                                    ; 1.8 (1.8)            ; 14.2 (14.2)                      ; 12.5 (12.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter17112_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter17112_atax0_aunroll_x|thei_llvm_fpga_mem_arrayidx28_promoted11_atax6                                                                                                                                                                                                                     ; atax_i_llvm_fpga_mem_arrayidx28_promoted11_0                     ; N/A          ;
;                            |thei_llvm_fpga_pipeline_keep_going95_atax2|                                                                                        ; 0.3 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter17112_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter17112_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going95_atax2                                                                                                                                                                                                                         ; atax_i_llvm_fpga_pipeline_keep_going95_0                         ; N/A          ;
;                               |thei_llvm_fpga_pipeline_keep_going95_atax1|                                                                                     ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter17112_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter17112_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going95_atax2|thei_llvm_fpga_pipeline_keep_going95_atax1                                                                                                                                                                              ; acl_pipeline                                                     ; N/A          ;
;                            |thei_llvm_fpga_pop_i32_i_138_pop19_atax3|                                                                                          ; 1.5 (0.0)            ; 1.6 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter17112_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter17112_atax0_aunroll_x|thei_llvm_fpga_pop_i32_i_138_pop19_atax3                                                                                                                                                                                                                           ; atax_i_llvm_fpga_pop_i32_i_138_pop19_0                           ; N/A          ;
;                               |thei_llvm_fpga_pop_i32_i_138_pop19_atax1|                                                                                       ; 1.5 (1.5)            ; 1.6 (1.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter17112_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter17112_atax0_aunroll_x|thei_llvm_fpga_pop_i32_i_138_pop19_atax3|thei_llvm_fpga_pop_i32_i_138_pop19_atax1                                                                                                                                                                                  ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i7_fpga_indvars_iv55_pop18_atax7|                                                                               ; 0.6 (0.0)            ; 0.7 (0.0)                        ; 0.1 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter17112_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter17112_atax0_aunroll_x|thei_llvm_fpga_pop_i7_fpga_indvars_iv55_pop18_atax7                                                                                                                                                                                                                ; atax_i_llvm_fpga_pop_i7_fpga_indvars_iv55_pop18_0                ; N/A          ;
;                               |thei_llvm_fpga_pop_i7_fpga_indvars_iv55_pop18_atax1|                                                                            ; 0.6 (0.6)            ; 0.7 (0.7)                        ; 0.1 (0.1)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter17112_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter17112_atax0_aunroll_x|thei_llvm_fpga_pop_i7_fpga_indvars_iv55_pop18_atax7|thei_llvm_fpga_pop_i7_fpga_indvars_iv55_pop18_atax1                                                                                                                                                            ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_push_i32_i_138_push19_atax15|                                                                                       ; 2.7 (0.0)            ; 2.9 (0.0)                        ; 0.3 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter17112_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter17112_atax0_aunroll_x|thei_llvm_fpga_push_i32_i_138_push19_atax15                                                                                                                                                                                                                        ; atax_i_llvm_fpga_push_i32_i_138_push19_0                         ; N/A          ;
;                               |thei_llvm_fpga_push_i32_i_138_push19_atax1|                                                                                     ; 2.7 (0.3)            ; 2.9 (0.3)                        ; 0.3 (0.1)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 3 (1)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter17112_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter17112_atax0_aunroll_x|thei_llvm_fpga_push_i32_i_138_push19_atax15|thei_llvm_fpga_push_i32_i_138_push19_atax1                                                                                                                                                                             ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                                        ; 2.4 (2.4)            ; 2.6 (2.6)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter17112_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter17112_atax0_aunroll_x|thei_llvm_fpga_push_i32_i_138_push19_atax15|thei_llvm_fpga_push_i32_i_138_push19_atax1|fifo                                                                                                                                                                        ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i7_fpga_indvars_iv55_push18_atax13|                                                                            ; 2.8 (0.0)            ; 3.0 (0.0)                        ; 0.4 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter17112_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter17112_atax0_aunroll_x|thei_llvm_fpga_push_i7_fpga_indvars_iv55_push18_atax13                                                                                                                                                                                                             ; atax_i_llvm_fpga_push_i7_fpga_indvars_iv55_push18_0              ; N/A          ;
;                               |thei_llvm_fpga_push_i7_fpga_indvars_iv55_push18_atax1|                                                                          ; 2.8 (0.0)            ; 3.0 (0.0)                        ; 0.4 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter17112_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter17112_atax0_aunroll_x|thei_llvm_fpga_push_i7_fpga_indvars_iv55_push18_atax13|thei_llvm_fpga_push_i7_fpga_indvars_iv55_push18_atax1                                                                                                                                                       ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                                        ; 2.8 (2.8)            ; 3.0 (3.0)                        ; 0.4 (0.4)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter17112_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter17112_atax0_aunroll_x|thei_llvm_fpga_push_i7_fpga_indvars_iv55_push18_atax13|thei_llvm_fpga_push_i7_fpga_indvars_iv55_push18_atax1|fifo                                                                                                                                                  ; acl_data_fifo                                                    ; N/A          ;
;                |thebb_atax_B6_sr_1_aunroll_x|                                                                                                                  ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6_sr_1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                          ; atax_bb_B6_sr_1                                                  ; N/A          ;
;                |thebb_atax_B7|                                                                                                                                 ; 517.6 (0.0)          ; 597.2 (0.0)                      ; 82.9 (0.0)                                        ; 3.4 (0.0)                        ; 90.0 (0.0)           ; 567 (0)             ; 874 (0)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; atax_bb_B7                                                       ; N/A          ;
;                   |theatax_B7_branch|                                                                                                                          ; 7.0 (7.0)            ; 17.3 (17.3)                      ; 10.3 (10.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 48 (48)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_branch                                                                                                                                                                                                                                                                                                                                                                                                                                       ; atax_B7_branch                                                   ; N/A          ;
;                   |theatax_B7_merge|                                                                                                                           ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge                                                                                                                                                                                                                                                                                                                                                                                                                                        ; atax_B7_merge                                                    ; N/A          ;
;                   |thebb_atax_B7_stall_region|                                                                                                                 ; 509.9 (0.0)          ; 579.3 (0.0)                      ; 72.7 (0.0)                                        ; 3.3 (0.0)                        ; 90.0 (0.0)           ; 563 (0)             ; 826 (0)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                              ; atax_bb_B7_stall_region                                          ; N/A          ;
;                      |theatax_B7_merge_reg_aunroll_x|                                                                                                          ; 24.6 (24.6)          ; 24.8 (24.8)                      ; 0.2 (0.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 49 (49)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|theatax_B7_merge_reg_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                               ; atax_B7_merge_reg                                                ; N/A          ;
;                      |thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|                                                                         ; 485.3 (0.2)          ; 554.5 (0.5)                      ; 72.4 (0.2)                                        ; 3.2 (0.0)                        ; 90.0 (0.0)           ; 562 (1)             ; 777 (0)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x                                                                                                                                                                                                                                                                                                                                                              ; atax_i_sfc_s_c0_in_for_body26_s_c0_enter18915_atax1              ; N/A          ;
;                         |thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit201_atax1_aunroll_x|                                                         ; 43.0 (0.3)           ; 49.5 (0.5)                       ; 7.0 (0.2)                                         ; 0.5 (0.0)                        ; 30.0 (0.0)           ; 21 (1)              ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit201_atax1_aunroll_x                                                                                                                                                                                                                                                                                 ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_body26_s_c0_exit201_atax0 ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit201_atax1_data_fifo_aunroll_x|                                            ; 39.7 (0.0)           ; 46.0 (0.0)                       ; 6.8 (0.0)                                         ; 0.5 (0.0)                        ; 30.0 (0.0)           ; 14 (0)              ; 27 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit201_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit201_atax1_data_fifo_aunroll_x                                                                                                                                                                                          ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_b0000t201_atax1_data_fifo ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit201_atax0|                                                             ; 39.7 (0.0)           ; 46.0 (0.0)                       ; 6.8 (0.0)                                         ; 0.5 (0.0)                        ; 30.0 (0.0)           ; 14 (0)              ; 27 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit201_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit201_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit201_atax0                                                                                                                       ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                  ; 39.7 (2.2)           ; 46.0 (3.0)                       ; 6.8 (0.8)                                         ; 0.5 (0.0)                        ; 30.0 (0.0)           ; 14 (4)              ; 27 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit201_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit201_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit201_atax0|ms.acl_mid_speed_fifo_inst                                                                                            ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit201_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit201_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit201_atax0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                     ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                                                          ; 5.5 (5.4)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.5 (0.4)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit201_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit201_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit201_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                            ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                                ; 0.1 (0.1)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit201_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit201_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit201_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                     ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                                                      ; 30.0 (0.0)           ; 30.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 30.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit201_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit201_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit201_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                        ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                        ; 30.0 (30.0)          ; 30.0 (30.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 30.0 (30.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit201_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit201_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit201_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                         ; dpram_4r42                                                       ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                                         ; 0.5 (0.0)            ; 2.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit201_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit201_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit201_atax0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                           ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 0.5 (0.5)            ; 2.5 (2.5)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit201_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit201_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit201_atax0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                 ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                                         ; 1.5 (0.0)            ; 2.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit201_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit201_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit201_atax0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                           ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 1.5 (1.5)            ; 2.5 (2.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit201_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit201_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit201_atax0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                 ; fibonacci_lfsr                                                   ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit201_atax1_full_detector|                                                  ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit201_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit201_atax1_full_detector                                                                                                                                                                                                ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_b0000_atax1_full_detector ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit201_atax1_full_detector|                                               ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit201_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit201_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit201_atax1_full_detector                                                                                                               ; acl_full_detector                                                ; N/A          ;
;                         |thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|                                                                ; 442.1 (49.3)         ; 504.5 (62.4)                     ; 65.2 (14.1)                                       ; 2.7 (1.0)                        ; 60.0 (0.0)           ; 540 (63)            ; 744 (156)                 ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x                                                                                                                                                                                                                                                                                        ; atax_i_sfc_logic_s_c0_in_for_body26_s_c0_enter18915_atax0        ; N/A          ;
;                            |i_masked90_atax31_delay|                                                                                                           ; 0.2 (0.2)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|i_masked90_atax31_delay                                                                                                                                                                                                                                                                ; dspba_delay_ver                                                  ; N/A          ;
;                            |redist17_i_masked90_atax31_q_7|                                                                                                    ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|redist17_i_masked90_atax31_q_7                                                                                                                                                                                                                                                         ; dspba_delay_ver                                                  ; N/A          ;
;                            |redist18_i_llvm_fpga_pop_p67f32_arrayidx2812130_pop43_atax34_out_data_out_4_mem_dmem|                                              ; 10.7 (0.0)           ; 11.0 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|redist18_i_llvm_fpga_pop_p67f32_arrayidx2812130_pop43_atax34_out_data_out_4_mem_dmem                                                                                                                                                                                                   ; altera_syncram                                                   ; N/A          ;
;                               |auto_generated|                                                                                                                 ; 10.7 (0.0)           ; 11.0 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|redist18_i_llvm_fpga_pop_p67f32_arrayidx2812130_pop43_atax34_out_data_out_4_mem_dmem|auto_generated                                                                                                                                                                                    ; altera_syncram_2272                                              ; N/A          ;
;                                  |altsyncram1|                                                                                                                 ; 10.7 (10.7)          ; 11.0 (11.0)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|redist18_i_llvm_fpga_pop_p67f32_arrayidx2812130_pop43_atax34_out_data_out_4_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                        ; altsyncram_lla4                                                  ; N/A          ;
;                            |redist19_i_llvm_fpga_pop_p67f32_arrayidx2812130_pop43_atax34_out_data_out_9_mem_dmem|                                              ; 12.2 (0.0)           ; 14.0 (0.0)                       ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|redist19_i_llvm_fpga_pop_p67f32_arrayidx2812130_pop43_atax34_out_data_out_9_mem_dmem                                                                                                                                                                                                   ; altera_syncram                                                   ; N/A          ;
;                               |auto_generated|                                                                                                                 ; 12.2 (0.0)           ; 14.0 (0.0)                       ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|redist19_i_llvm_fpga_pop_p67f32_arrayidx2812130_pop43_atax34_out_data_out_9_mem_dmem|auto_generated                                                                                                                                                                                    ; altera_syncram_4272                                              ; N/A          ;
;                                  |altsyncram1|                                                                                                                 ; 12.2 (12.2)          ; 14.0 (14.0)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|redist19_i_llvm_fpga_pop_p67f32_arrayidx2812130_pop43_atax34_out_data_out_9_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                        ; altsyncram_nla4                                                  ; N/A          ;
;                            |redist20_i_llvm_fpga_pop_i64_idxprom27128_pop42_atax10_out_data_out_4_mem_dmem|                                                    ; 10.2 (0.0)           ; 11.0 (0.0)                       ; 0.8 (0.0)                                         ; 0.1 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|redist20_i_llvm_fpga_pop_i64_idxprom27128_pop42_atax10_out_data_out_4_mem_dmem                                                                                                                                                                                                         ; altera_syncram                                                   ; N/A          ;
;                               |auto_generated|                                                                                                                 ; 10.2 (0.0)           ; 11.0 (0.0)                       ; 0.8 (0.0)                                         ; 0.1 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|redist20_i_llvm_fpga_pop_i64_idxprom27128_pop42_atax10_out_data_out_4_mem_dmem|auto_generated                                                                                                                                                                                          ; altera_syncram_2272                                              ; N/A          ;
;                                  |altsyncram1|                                                                                                                 ; 10.2 (10.2)          ; 11.0 (11.0)                      ; 0.8 (0.8)                                         ; 0.1 (0.1)                        ; 10.0 (10.0)          ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|redist20_i_llvm_fpga_pop_i64_idxprom27128_pop42_atax10_out_data_out_4_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                              ; altsyncram_lla4                                                  ; N/A          ;
;                            |redist21_i_llvm_fpga_pop_i64_idxprom27128_pop42_atax10_out_data_out_9_mem_dmem|                                                    ; 10.2 (0.0)           ; 14.0 (0.0)                       ; 3.8 (0.0)                                         ; 0.1 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|redist21_i_llvm_fpga_pop_i64_idxprom27128_pop42_atax10_out_data_out_9_mem_dmem                                                                                                                                                                                                         ; altera_syncram                                                   ; N/A          ;
;                               |auto_generated|                                                                                                                 ; 10.2 (0.0)           ; 14.0 (0.0)                       ; 3.8 (0.0)                                         ; 0.1 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|redist21_i_llvm_fpga_pop_i64_idxprom27128_pop42_atax10_out_data_out_9_mem_dmem|auto_generated                                                                                                                                                                                          ; altera_syncram_4272                                              ; N/A          ;
;                                  |altsyncram1|                                                                                                                 ; 10.2 (10.2)          ; 14.0 (14.0)                      ; 3.8 (3.8)                                         ; 0.1 (0.1)                        ; 10.0 (10.0)          ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|redist21_i_llvm_fpga_pop_i64_idxprom27128_pop42_atax10_out_data_out_9_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                              ; altsyncram_nla4                                                  ; N/A          ;
;                            |redist24_i_llvm_fpga_pop_i1_forked124127_pop41_atax32_out_data_out_7|                                                              ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|redist24_i_llvm_fpga_pop_i1_forked124127_pop41_atax32_out_data_out_7                                                                                                                                                                                                                   ; dspba_delay_ver                                                  ; N/A          ;
;                            |redist25_i_llvm_fpga_pop_i1_exitcond57131_pop44_atax36_out_data_out_7|                                                             ; 0.2 (0.2)            ; 2.0 (2.0)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|redist25_i_llvm_fpga_pop_i1_exitcond57131_pop44_atax36_out_data_out_7                                                                                                                                                                                                                  ; dspba_delay_ver                                                  ; N/A          ;
;                            |redist4_sync_together97_aunroll_x_in_c0_eni7_3_tpl_6_mem_dmem|                                                                     ; 20.5 (0.0)           ; 21.5 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|redist4_sync_together97_aunroll_x_in_c0_eni7_3_tpl_6_mem_dmem                                                                                                                                                                                                                          ; altera_syncram                                                   ; N/A          ;
;                               |auto_generated|                                                                                                                 ; 20.5 (0.0)           ; 21.5 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|redist4_sync_together97_aunroll_x_in_c0_eni7_3_tpl_6_mem_dmem|auto_generated                                                                                                                                                                                                           ; altera_syncram_u172                                              ; N/A          ;
;                                  |altsyncram1|                                                                                                                 ; 20.5 (20.5)          ; 21.5 (21.5)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|redist4_sync_together97_aunroll_x_in_c0_eni7_3_tpl_6_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                               ; altsyncram_hla4                                                  ; N/A          ;
;                            |redist8_sync_together97_aunroll_x_in_c0_eni7_7_tpl_6|                                                                              ; 0.0 (0.0)            ; 1.4 (1.4)                        ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|redist8_sync_together97_aunroll_x_in_c0_eni7_7_tpl_6                                                                                                                                                                                                                                   ; dspba_delay_ver                                                  ; N/A          ;
;                            |thei_llvm_fpga_fp_multadd_mult_add_atax17|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_atax17                                                                                                                                                                                                                                              ; atax_flt_i_sfc_logic_s_c0_in_for_body26_0000xk5id06uq0cp0jv34qcz ; N/A          ;
;                            |thei_llvm_fpga_mem_unnamed_atax16_atax13|                                                                                          ; 63.1 (8.2)           ; 70.5 (8.4)                       ; 7.4 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 124 (0)             ; 64 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax16_atax13                                                                                                                                                                                                                                               ; atax_i_llvm_fpga_mem_unnamed_16_atax0                            ; N/A          ;
;                               |thei_llvm_fpga_mem_unnamed_atax16_atax1|                                                                                        ; 54.9 (0.0)           ; 62.1 (0.0)                       ; 7.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 124 (0)             ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax16_atax13|thei_llvm_fpga_mem_unnamed_atax16_atax1                                                                                                                                                                                                       ; lsu_top                                                          ; N/A          ;
;                                  |pipelined_read|                                                                                                              ; 54.9 (41.9)          ; 62.1 (44.9)                      ; 7.1 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 124 (100)           ; 32 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax16_atax13|thei_llvm_fpga_mem_unnamed_atax16_atax1|pipelined_read                                                                                                                                                                                        ; lsu_pipelined_read                                               ; N/A          ;
;                                     |req_fifo|                                                                                                                 ; 13.0 (0.0)           ; 17.2 (0.0)                       ; 4.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 29 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax16_atax13|thei_llvm_fpga_mem_unnamed_atax16_atax1|pipelined_read|req_fifo                                                                                                                                                                               ; hld_fifo                                                         ; N/A          ;
;                                        |llreg.acl_low_latency_fifo_inst|                                                                                       ; 13.0 (13.0)          ; 17.2 (15.8)                      ; 4.2 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 29 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax16_atax13|thei_llvm_fpga_mem_unnamed_atax16_atax1|pipelined_read|req_fifo|llreg.acl_low_latency_fifo_inst                                                                                                                                               ; acl_low_latency_fifo                                             ; N/A          ;
;                                           |acl_reset_handler_inst|                                                                                             ; 0.0 (0.0)            ; 1.3 (1.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax16_atax13|thei_llvm_fpga_mem_unnamed_atax16_atax1|pipelined_read|req_fifo|llreg.acl_low_latency_fifo_inst|acl_reset_handler_inst                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                            |thei_llvm_fpga_mem_unnamed_atax17_atax15|                                                                                          ; 0.0 (0.0)            ; 9.8 (9.8)                        ; 9.8 (9.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax17_atax15                                                                                                                                                                                                                                               ; atax_i_llvm_fpga_mem_unnamed_17_atax0                            ; N/A          ;
;                            |thei_llvm_fpga_pipeline_keep_going81_atax6|                                                                                        ; 13.9 (0.0)           ; 14.2 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going81_atax6                                                                                                                                                                                                                                             ; atax_i_llvm_fpga_pipeline_keep_going81_0                         ; N/A          ;
;                               |thei_llvm_fpga_pipeline_keep_going81_atax1|                                                                                     ; 13.9 (0.0)           ; 14.2 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going81_atax6|thei_llvm_fpga_pipeline_keep_going81_atax1                                                                                                                                                                                                  ; acl_pipeline                                                     ; N/A          ;
;                                  |pop1|                                                                                                                        ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going81_atax6|thei_llvm_fpga_pipeline_keep_going81_atax1|pop1                                                                                                                                                                                             ; acl_pop                                                          ; N/A          ;
;                                  |pop2|                                                                                                                        ; 1.2 (1.2)            ; 1.5 (1.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going81_atax6|thei_llvm_fpga_pipeline_keep_going81_atax1|pop2                                                                                                                                                                                             ; acl_pop                                                          ; N/A          ;
;                                  |push|                                                                                                                        ; 11.8 (0.0)           ; 12.2 (0.0)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going81_atax6|thei_llvm_fpga_pipeline_keep_going81_atax1|push                                                                                                                                                                                             ; acl_push                                                         ; N/A          ;
;                                     |fifo|                                                                                                                     ; 11.8 (0.0)           ; 12.2 (0.0)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going81_atax6|thei_llvm_fpga_pipeline_keep_going81_atax1|push|fifo                                                                                                                                                                                        ; acl_data_fifo                                                    ; N/A          ;
;                                        |fifo|                                                                                                                  ; 10.0 (0.8)           ; 10.0 (0.8)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (2)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going81_atax6|thei_llvm_fpga_pipeline_keep_going81_atax1|push|fifo|fifo                                                                                                                                                                                   ; acl_data_fifo                                                    ; N/A          ;
;                                           |fifo|                                                                                                               ; 9.2 (9.2)            ; 9.2 (9.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going81_atax6|thei_llvm_fpga_pipeline_keep_going81_atax1|push|fifo|fifo|fifo                                                                                                                                                                              ; acl_ll_fifo                                                      ; N/A          ;
;                                        |staging_reg|                                                                                                           ; 1.8 (1.8)            ; 2.2 (2.2)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going81_atax6|thei_llvm_fpga_pipeline_keep_going81_atax1|push|fifo|staging_reg                                                                                                                                                                            ; acl_staging_reg                                                  ; N/A          ;
;                            |thei_llvm_fpga_pop_f32_add41_pop38_atax16|                                                                                         ; 15.9 (0.0)           ; 15.8 (0.0)                       ; 0.0 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|thei_llvm_fpga_pop_f32_add41_pop38_atax16                                                                                                                                                                                                                                              ; atax_i_llvm_fpga_pop_f32_add41_pop38_0                           ; N/A          ;
;                               |thei_llvm_fpga_pop_f32_add41_pop38_atax1|                                                                                       ; 15.9 (15.9)          ; 15.8 (15.8)                      ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|thei_llvm_fpga_pop_f32_add41_pop38_atax16|thei_llvm_fpga_pop_f32_add41_pop38_atax1                                                                                                                                                                                                     ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i1_exitcond57131_pop44_atax36|                                                                                  ; 0.2 (0.0)            ; 0.3 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|thei_llvm_fpga_pop_i1_exitcond57131_pop44_atax36                                                                                                                                                                                                                                       ; atax_i_llvm_fpga_pop_i1_exitcond57131_pop44_0                    ; N/A          ;
;                               |thei_llvm_fpga_pop_i1_exitcond57131_pop44_atax1|                                                                                ; 0.2 (0.2)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|thei_llvm_fpga_pop_i1_exitcond57131_pop44_atax36|thei_llvm_fpga_pop_i1_exitcond57131_pop44_atax1                                                                                                                                                                                       ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i1_forked124127_pop41_atax32|                                                                                   ; 0.2 (0.0)            ; 0.3 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|thei_llvm_fpga_pop_i1_forked124127_pop41_atax32                                                                                                                                                                                                                                        ; atax_i_llvm_fpga_pop_i1_forked124127_pop41_0                     ; N/A          ;
;                               |thei_llvm_fpga_pop_i1_forked124127_pop41_atax1|                                                                                 ; 0.2 (0.2)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|thei_llvm_fpga_pop_i1_forked124127_pop41_atax32|thei_llvm_fpga_pop_i1_forked124127_pop41_atax1                                                                                                                                                                                         ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i1_notcmp93133_pop45_atax38|                                                                                    ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp93133_pop45_atax38                                                                                                                                                                                                                                         ; atax_i_llvm_fpga_pop_i1_notcmp93133_pop45_0                      ; N/A          ;
;                               |thei_llvm_fpga_pop_i1_notcmp93133_pop45_atax1|                                                                                  ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp93133_pop45_atax38|thei_llvm_fpga_pop_i1_notcmp93133_pop45_atax1                                                                                                                                                                                           ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i2_cleanups84_pop40_atax2|                                                                                      ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|thei_llvm_fpga_pop_i2_cleanups84_pop40_atax2                                                                                                                                                                                                                                           ; atax_i_llvm_fpga_pop_i2_cleanups84_pop40_0                       ; N/A          ;
;                               |thei_llvm_fpga_pop_i2_cleanups84_pop40_atax1|                                                                                   ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|thei_llvm_fpga_pop_i2_cleanups84_pop40_atax2|thei_llvm_fpga_pop_i2_cleanups84_pop40_atax1                                                                                                                                                                                              ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i32_j_137_pop39_atax8|                                                                                          ; 1.5 (0.0)            ; 1.8 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|thei_llvm_fpga_pop_i32_j_137_pop39_atax8                                                                                                                                                                                                                                               ; atax_i_llvm_fpga_pop_i32_j_137_pop39_0                           ; N/A          ;
;                               |thei_llvm_fpga_pop_i32_j_137_pop39_atax1|                                                                                       ; 1.5 (1.5)            ; 1.8 (1.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|thei_llvm_fpga_pop_i32_j_137_pop39_atax8|thei_llvm_fpga_pop_i32_j_137_pop39_atax1                                                                                                                                                                                                      ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i64_idxprom27128_pop42_atax10|                                                                                  ; 2.9 (0.0)            ; 2.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|thei_llvm_fpga_pop_i64_idxprom27128_pop42_atax10                                                                                                                                                                                                                                       ; atax_i_llvm_fpga_pop_i64_idxprom27128_pop42_0                    ; N/A          ;
;                               |thei_llvm_fpga_pop_i64_idxprom27128_pop42_atax1|                                                                                ; 2.9 (2.9)            ; 2.8 (2.8)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|thei_llvm_fpga_pop_i64_idxprom27128_pop42_atax10|thei_llvm_fpga_pop_i64_idxprom27128_pop42_atax1                                                                                                                                                                                       ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i7_fpga_indvars_iv49_pop37_atax21|                                                                              ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|thei_llvm_fpga_pop_i7_fpga_indvars_iv49_pop37_atax21                                                                                                                                                                                                                                   ; atax_i_llvm_fpga_pop_i7_fpga_indvars_iv49_pop37_0                ; N/A          ;
;                               |thei_llvm_fpga_pop_i7_fpga_indvars_iv49_pop37_atax1|                                                                            ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|thei_llvm_fpga_pop_i7_fpga_indvars_iv49_pop37_atax21|thei_llvm_fpga_pop_i7_fpga_indvars_iv49_pop37_atax1                                                                                                                                                                               ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_p67f32_arrayidx2812130_pop43_atax34|                                                                            ; 1.5 (0.0)            ; 2.3 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|thei_llvm_fpga_pop_p67f32_arrayidx2812130_pop43_atax34                                                                                                                                                                                                                                 ; atax_i_llvm_fpga_pop_p67f32_arrayidx2812130_pop43_0              ; N/A          ;
;                               |thei_llvm_fpga_pop_p67f32_arrayidx2812130_pop43_atax1|                                                                          ; 1.5 (1.5)            ; 2.3 (2.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|thei_llvm_fpga_pop_p67f32_arrayidx2812130_pop43_atax34|thei_llvm_fpga_pop_p67f32_arrayidx2812130_pop43_atax1                                                                                                                                                                           ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_push_f32_add41_push38_atax18|                                                                                       ; 74.8 (0.0)           ; 88.3 (0.0)                       ; 14.5 (0.0)                                        ; 0.9 (0.0)                        ; 0.0 (0.0)            ; 52 (0)              ; 171 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push38_atax18                                                                                                                                                                                                                                            ; atax_i_llvm_fpga_push_f32_add41_push38_0                         ; N/A          ;
;                               |thei_llvm_fpga_push_f32_add41_push38_atax1|                                                                                     ; 74.8 (0.0)           ; 88.3 (0.0)                       ; 14.5 (0.0)                                        ; 0.9 (0.0)                        ; 0.0 (0.0)            ; 52 (0)              ; 171 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push38_atax18|thei_llvm_fpga_push_f32_add41_push38_atax1                                                                                                                                                                                                 ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                                        ; 74.8 (8.7)           ; 88.3 (9.3)                       ; 14.5 (0.7)                                        ; 0.9 (0.1)                        ; 0.0 (0.0)            ; 52 (32)             ; 171 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push38_atax18|thei_llvm_fpga_push_f32_add41_push38_atax1|fifo                                                                                                                                                                                            ; acl_data_fifo                                                    ; N/A          ;
;                                     |fifo|                                                                                                                     ; 56.0 (0.5)           ; 68.7 (0.7)                       ; 13.5 (0.2)                                        ; 0.8 (0.0)                        ; 0.0 (0.0)            ; 19 (1)              ; 138 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push38_atax18|thei_llvm_fpga_push_f32_add41_push38_atax1|fifo|fifo                                                                                                                                                                                       ; acl_data_fifo                                                    ; N/A          ;
;                                        |fifo|                                                                                                                  ; 55.5 (55.5)          ; 68.0 (68.0)                      ; 13.3 (13.3)                                       ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 18 (18)             ; 138 (138)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push38_atax18|thei_llvm_fpga_push_f32_add41_push38_atax1|fifo|fifo|fifo                                                                                                                                                                                  ; acl_ll_fifo                                                      ; N/A          ;
;                                     |staging_reg|                                                                                                              ; 10.1 (10.1)          ; 10.3 (10.3)                      ; 0.3 (0.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push38_atax18|thei_llvm_fpga_push_f32_add41_push38_atax1|fifo|staging_reg                                                                                                                                                                                ; acl_staging_reg                                                  ; N/A          ;
;                            |thei_llvm_fpga_push_i1_exitcond57131_push44_atax37|                                                                                ; 9.5 (0.0)            ; 9.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|thei_llvm_fpga_push_i1_exitcond57131_push44_atax37                                                                                                                                                                                                                                     ; atax_i_llvm_fpga_push_i1_exitcond57131_push44_0                  ; N/A          ;
;                               |thei_llvm_fpga_push_i1_exitcond57131_push44_atax1|                                                                              ; 9.5 (0.0)            ; 9.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|thei_llvm_fpga_push_i1_exitcond57131_push44_atax37|thei_llvm_fpga_push_i1_exitcond57131_push44_atax1                                                                                                                                                                                   ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                                        ; 9.5 (0.9)            ; 9.5 (0.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (2)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|thei_llvm_fpga_push_i1_exitcond57131_push44_atax37|thei_llvm_fpga_push_i1_exitcond57131_push44_atax1|fifo                                                                                                                                                                              ; acl_data_fifo                                                    ; N/A          ;
;                                     |fifo|                                                                                                                     ; 8.6 (8.6)            ; 8.6 (8.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|thei_llvm_fpga_push_i1_exitcond57131_push44_atax37|thei_llvm_fpga_push_i1_exitcond57131_push44_atax1|fifo|fifo                                                                                                                                                                         ; acl_ll_fifo                                                      ; N/A          ;
;                            |thei_llvm_fpga_push_i1_forked124127_push41_atax33|                                                                                 ; 9.4 (0.0)            ; 9.4 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|thei_llvm_fpga_push_i1_forked124127_push41_atax33                                                                                                                                                                                                                                      ; atax_i_llvm_fpga_push_i1_forked124127_push41_0                   ; N/A          ;
;                               |thei_llvm_fpga_push_i1_forked124127_push41_atax1|                                                                               ; 9.4 (0.0)            ; 9.4 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|thei_llvm_fpga_push_i1_forked124127_push41_atax33|thei_llvm_fpga_push_i1_forked124127_push41_atax1                                                                                                                                                                                     ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                                        ; 9.4 (0.9)            ; 9.4 (0.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (2)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|thei_llvm_fpga_push_i1_forked124127_push41_atax33|thei_llvm_fpga_push_i1_forked124127_push41_atax1|fifo                                                                                                                                                                                ; acl_data_fifo                                                    ; N/A          ;
;                                     |fifo|                                                                                                                     ; 8.5 (8.5)            ; 8.5 (8.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|thei_llvm_fpga_push_i1_forked124127_push41_atax33|thei_llvm_fpga_push_i1_forked124127_push41_atax1|fifo|fifo                                                                                                                                                                           ; acl_ll_fifo                                                      ; N/A          ;
;                            |thei_llvm_fpga_push_i1_lastiniteration83_atax7|                                                                                    ; 3.4 (0.0)            ; 3.4 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration83_atax7                                                                                                                                                                                                                                         ; atax_i_llvm_fpga_push_i1_lastiniteration83_0                     ; N/A          ;
;                               |thei_llvm_fpga_push_i1_lastiniteration83_atax1|                                                                                 ; 3.4 (0.0)            ; 3.4 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration83_atax7|thei_llvm_fpga_push_i1_lastiniteration83_atax1                                                                                                                                                                                          ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                                        ; 3.4 (0.3)            ; 3.4 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (1)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration83_atax7|thei_llvm_fpga_push_i1_lastiniteration83_atax1|fifo                                                                                                                                                                                     ; acl_data_fifo                                                    ; N/A          ;
;                                     |fifo|                                                                                                                     ; 3.1 (3.1)            ; 3.1 (3.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration83_atax7|thei_llvm_fpga_push_i1_lastiniteration83_atax1|fifo|fifo                                                                                                                                                                                ; acl_ll_fifo                                                      ; N/A          ;
;                            |thei_llvm_fpga_push_i1_notcmp93133_push45_atax39|                                                                                  ; 11.6 (0.0)           ; 11.9 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|thei_llvm_fpga_push_i1_notcmp93133_push45_atax39                                                                                                                                                                                                                                       ; atax_i_llvm_fpga_push_i1_notcmp93133_push45_0                    ; N/A          ;
;                               |thei_llvm_fpga_push_i1_notcmp93133_push45_atax1|                                                                                ; 11.6 (0.0)           ; 11.9 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|thei_llvm_fpga_push_i1_notcmp93133_push45_atax39|thei_llvm_fpga_push_i1_notcmp93133_push45_atax1                                                                                                                                                                                       ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                                        ; 11.6 (0.0)           ; 11.9 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|thei_llvm_fpga_push_i1_notcmp93133_push45_atax39|thei_llvm_fpga_push_i1_notcmp93133_push45_atax1|fifo                                                                                                                                                                                  ; acl_data_fifo                                                    ; N/A          ;
;                                     |fifo|                                                                                                                     ; 9.8 (0.8)            ; 10.2 (1.0)                       ; 0.3 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (2)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|thei_llvm_fpga_push_i1_notcmp93133_push45_atax39|thei_llvm_fpga_push_i1_notcmp93133_push45_atax1|fifo|fifo                                                                                                                                                                             ; acl_data_fifo                                                    ; N/A          ;
;                                        |fifo|                                                                                                                  ; 9.0 (9.0)            ; 9.2 (9.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|thei_llvm_fpga_push_i1_notcmp93133_push45_atax39|thei_llvm_fpga_push_i1_notcmp93133_push45_atax1|fifo|fifo|fifo                                                                                                                                                                        ; acl_ll_fifo                                                      ; N/A          ;
;                                     |staging_reg|                                                                                                              ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|thei_llvm_fpga_push_i1_notcmp93133_push45_atax39|thei_llvm_fpga_push_i1_notcmp93133_push45_atax1|fifo|staging_reg                                                                                                                                                                      ; acl_staging_reg                                                  ; N/A          ;
;                            |thei_llvm_fpga_push_i1_notexitcond91_atax25|                                                                                       ; 9.8 (0.0)            ; 9.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond91_atax25                                                                                                                                                                                                                                            ; atax_i_llvm_fpga_push_i1_notexitcond91_0                         ; N/A          ;
;                               |thei_llvm_fpga_push_i1_notexitcond91_atax1|                                                                                     ; 9.8 (0.0)            ; 9.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond91_atax25|thei_llvm_fpga_push_i1_notexitcond91_atax1                                                                                                                                                                                                 ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                                        ; 9.8 (0.6)            ; 9.8 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (2)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond91_atax25|thei_llvm_fpga_push_i1_notexitcond91_atax1|fifo                                                                                                                                                                                            ; acl_data_fifo                                                    ; N/A          ;
;                                     |fifo|                                                                                                                     ; 9.2 (9.2)            ; 9.2 (9.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond91_atax25|thei_llvm_fpga_push_i1_notexitcond91_atax1|fifo|fifo                                                                                                                                                                                       ; acl_ll_fifo                                                      ; N/A          ;
;                            |thei_llvm_fpga_push_i2_cleanups84_push40_atax28|                                                                                   ; 10.4 (0.0)           ; 10.7 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|thei_llvm_fpga_push_i2_cleanups84_push40_atax28                                                                                                                                                                                                                                        ; atax_i_llvm_fpga_push_i2_cleanups84_push40_0                     ; N/A          ;
;                               |thei_llvm_fpga_push_i2_cleanups84_push40_atax1|                                                                                 ; 10.4 (0.0)           ; 10.7 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|thei_llvm_fpga_push_i2_cleanups84_push40_atax28|thei_llvm_fpga_push_i2_cleanups84_push40_atax1                                                                                                                                                                                         ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                                        ; 10.4 (0.7)           ; 10.7 (1.0)                       ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (2)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|thei_llvm_fpga_push_i2_cleanups84_push40_atax28|thei_llvm_fpga_push_i2_cleanups84_push40_atax1|fifo                                                                                                                                                                                    ; acl_data_fifo                                                    ; N/A          ;
;                                     |fifo|                                                                                                                     ; 9.7 (9.7)            ; 9.7 (9.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|thei_llvm_fpga_push_i2_cleanups84_push40_atax28|thei_llvm_fpga_push_i2_cleanups84_push40_atax1|fifo|fifo                                                                                                                                                                               ; acl_ll_fifo                                                      ; N/A          ;
;                            |thei_llvm_fpga_push_i32_j_137_push39_atax20|                                                                                       ; 29.4 (0.0)           ; 33.3 (0.0)                       ; 3.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (0)              ; 58 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_137_push39_atax20                                                                                                                                                                                                                                            ; atax_i_llvm_fpga_push_i32_j_137_push39_0                         ; N/A          ;
;                               |thei_llvm_fpga_push_i32_j_137_push39_atax1|                                                                                     ; 29.4 (0.0)           ; 33.3 (0.0)                       ; 3.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (0)              ; 58 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_137_push39_atax20|thei_llvm_fpga_push_i32_j_137_push39_atax1                                                                                                                                                                                                 ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                                        ; 29.4 (0.8)           ; 33.3 (0.8)                       ; 3.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (2)              ; 58 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_137_push39_atax20|thei_llvm_fpga_push_i32_j_137_push39_atax1|fifo                                                                                                                                                                                            ; acl_data_fifo                                                    ; N/A          ;
;                                     |fifo|                                                                                                                     ; 28.5 (28.5)          ; 32.5 (32.5)                      ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 58 (58)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_137_push39_atax20|thei_llvm_fpga_push_i32_j_137_push39_atax1|fifo|fifo                                                                                                                                                                                       ; acl_ll_fifo                                                      ; N/A          ;
;                            |thei_llvm_fpga_push_i64_idxprom27128_push42_atax11|                                                                                ; 22.8 (0.0)           ; 23.5 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 42 (0)              ; 41 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom27128_push42_atax11                                                                                                                                                                                                                                     ; atax_i_llvm_fpga_push_i64_idxprom27128_push42_0                  ; N/A          ;
;                               |thei_llvm_fpga_push_i64_idxprom27128_push42_atax1|                                                                              ; 22.8 (0.0)           ; 23.5 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 42 (0)              ; 41 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom27128_push42_atax11|thei_llvm_fpga_push_i64_idxprom27128_push42_atax1                                                                                                                                                                                   ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                                        ; 22.8 (1.7)           ; 23.5 (1.8)                       ; 0.7 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 42 (6)              ; 41 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom27128_push42_atax11|thei_llvm_fpga_push_i64_idxprom27128_push42_atax1|fifo                                                                                                                                                                              ; acl_data_fifo                                                    ; N/A          ;
;                                     |fifo|                                                                                                                     ; 18.7 (0.7)           ; 19.0 (1.2)                       ; 0.3 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (2)              ; 34 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom27128_push42_atax11|thei_llvm_fpga_push_i64_idxprom27128_push42_atax1|fifo|fifo                                                                                                                                                                         ; acl_data_fifo                                                    ; N/A          ;
;                                        |fifo|                                                                                                                  ; 17.8 (17.8)          ; 17.8 (17.8)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom27128_push42_atax11|thei_llvm_fpga_push_i64_idxprom27128_push42_atax1|fifo|fifo|fifo                                                                                                                                                                    ; acl_ll_fifo                                                      ; N/A          ;
;                                     |staging_reg|                                                                                                              ; 2.4 (2.4)            ; 2.8 (2.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom27128_push42_atax11|thei_llvm_fpga_push_i64_idxprom27128_push42_atax1|fifo|staging_reg                                                                                                                                                                  ; acl_staging_reg                                                  ; N/A          ;
;                            |thei_llvm_fpga_push_i7_fpga_indvars_iv49_push37_atax30|                                                                            ; 21.3 (0.0)           ; 21.0 (0.0)                       ; 0.2 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 20 (0)              ; 38 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|thei_llvm_fpga_push_i7_fpga_indvars_iv49_push37_atax30                                                                                                                                                                                                                                 ; atax_i_llvm_fpga_push_i7_fpga_indvars_iv49_push37_0              ; N/A          ;
;                               |thei_llvm_fpga_push_i7_fpga_indvars_iv49_push37_atax1|                                                                          ; 21.3 (0.0)           ; 21.0 (0.0)                       ; 0.2 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 20 (0)              ; 38 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|thei_llvm_fpga_push_i7_fpga_indvars_iv49_push37_atax30|thei_llvm_fpga_push_i7_fpga_indvars_iv49_push37_atax1                                                                                                                                                                           ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                                        ; 21.3 (0.7)           ; 21.0 (0.7)                       ; 0.2 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 20 (2)              ; 38 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|thei_llvm_fpga_push_i7_fpga_indvars_iv49_push37_atax30|thei_llvm_fpga_push_i7_fpga_indvars_iv49_push37_atax1|fifo                                                                                                                                                                      ; acl_data_fifo                                                    ; N/A          ;
;                                     |fifo|                                                                                                                     ; 20.7 (20.7)          ; 20.3 (20.3)                      ; 0.2 (0.2)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 18 (18)             ; 38 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|thei_llvm_fpga_push_i7_fpga_indvars_iv49_push37_atax30|thei_llvm_fpga_push_i7_fpga_indvars_iv49_push37_atax1|fifo|fifo                                                                                                                                                                 ; acl_ll_fifo                                                      ; N/A          ;
;                            |thei_llvm_fpga_push_p67f32_arrayidx2812130_push43_atax35|                                                                          ; 21.0 (0.0)           ; 24.0 (0.0)                       ; 3.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 42 (0)              ; 41 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|thei_llvm_fpga_push_p67f32_arrayidx2812130_push43_atax35                                                                                                                                                                                                                               ; atax_i_llvm_fpga_push_p67f32_arrayidx2812130_push43_0            ; N/A          ;
;                               |thei_llvm_fpga_push_p67f32_arrayidx2812130_push43_atax1|                                                                        ; 21.0 (0.0)           ; 24.0 (0.0)                       ; 3.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 42 (0)              ; 41 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|thei_llvm_fpga_push_p67f32_arrayidx2812130_push43_atax35|thei_llvm_fpga_push_p67f32_arrayidx2812130_push43_atax1                                                                                                                                                                       ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                                        ; 21.0 (1.5)           ; 24.0 (1.5)                       ; 3.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 42 (6)              ; 41 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|thei_llvm_fpga_push_p67f32_arrayidx2812130_push43_atax35|thei_llvm_fpga_push_p67f32_arrayidx2812130_push43_atax1|fifo                                                                                                                                                                  ; acl_data_fifo                                                    ; N/A          ;
;                                     |fifo|                                                                                                                     ; 17.3 (0.6)           ; 20.2 (0.8)                       ; 3.0 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (2)              ; 34 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|thei_llvm_fpga_push_p67f32_arrayidx2812130_push43_atax35|thei_llvm_fpga_push_p67f32_arrayidx2812130_push43_atax1|fifo|fifo                                                                                                                                                             ; acl_data_fifo                                                    ; N/A          ;
;                                        |fifo|                                                                                                                  ; 16.7 (16.7)          ; 19.4 (19.4)                      ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|thei_llvm_fpga_push_p67f32_arrayidx2812130_push43_atax35|thei_llvm_fpga_push_p67f32_arrayidx2812130_push43_atax1|fifo|fifo|fifo                                                                                                                                                        ; acl_ll_fifo                                                      ; N/A          ;
;                                     |staging_reg|                                                                                                              ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|thei_llvm_fpga_push_p67f32_arrayidx2812130_push43_atax35|thei_llvm_fpga_push_p67f32_arrayidx2812130_push43_atax1|fifo|staging_reg                                                                                                                                                      ; acl_staging_reg                                                  ; N/A          ;
;                |thebb_atax_B7_sr_1_aunroll_x|                                                                                                                  ; 5.1 (5.1)            ; 23.7 (23.7)                      ; 18.7 (18.7)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 49 (49)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7_sr_1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                          ; atax_bb_B7_sr_1                                                  ; N/A          ;
;                |thebb_atax_B8|                                                                                                                                 ; 120.7 (0.0)          ; 149.8 (0.0)                      ; 30.7 (0.0)                                        ; 1.6 (0.0)                        ; 40.0 (0.0)           ; 87 (0)              ; 205 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; atax_bb_B8                                                       ; N/A          ;
;                   |thebb_atax_B8_stall_region|                                                                                                                 ; 120.7 (4.1)          ; 149.8 (5.2)                      ; 30.7 (1.1)                                        ; 1.6 (0.0)                        ; 40.0 (0.0)           ; 87 (9)              ; 205 (4)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                              ; atax_bb_B8_stall_region                                          ; N/A          ;
;                      |thebubble_out_stall_entry_1_reg|                                                                                                         ; 7.3 (7.3)            ; 7.8 (7.8)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thebubble_out_stall_entry_1_reg                                                                                                                                                                                                                                                                                                                                                                                              ; acl_valid_fifo_counter                                           ; N/A          ;
;                      |thecoalesced_delay_0_fifo|                                                                                                               ; 22.6 (0.0)           ; 29.8 (0.0)                       ; 8.2 (0.0)                                         ; 1.0 (0.0)                        ; 10.0 (0.0)           ; 21 (0)              ; 35 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo                                                                                                                                                                                                                                                                                                                                                                                                    ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                                                 ; 22.6 (0.0)           ; 29.8 (0.0)                       ; 8.2 (0.0)                                         ; 1.0 (0.0)                        ; 10.0 (0.0)           ; 21 (0)              ; 35 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                                               ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                                                     ; 22.6 (0.0)           ; 29.8 (0.0)                       ; 8.2 (0.0)                                         ; 1.0 (0.0)                        ; 10.0 (0.0)           ; 21 (0)              ; 35 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                                                                                 ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                     ; 22.6 (2.2)           ; 29.8 (3.0)                       ; 8.2 (1.0)                                         ; 1.0 (0.2)                        ; 10.0 (0.0)           ; 21 (4)              ; 35 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                                                      ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                      ; -0.2 (-0.2)          ; 1.2 (1.2)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                                                             ; 4.7 (4.5)            ; 5.5 (4.0)                        ; 1.5 (0.0)                                         ; 0.7 (0.5)                        ; 0.0 (0.0)            ; 7 (7)               ; 10 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                                                      ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.2 (0.2)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_mlab.altdpram_component|                                                                                         ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                                                                                  ; altdpram                                                         ; N/A          ;
;                                     |auto_generated|                                                                                                           ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                                                                                   ; dpram_qp42                                                       ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                                                           ; 4.3 (4.2)            ; 6.5 (5.0)                        ; 2.3 (0.8)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                                                    ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.2 (0.2)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                             ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                                                            ; 0.8 (0.0)            ; 1.7 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                                                                     ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                                ; 0.8 (0.8)            ; 1.7 (1.7)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                                           ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                                                            ; 0.8 (0.0)            ; 1.8 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                                                                     ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                                ; 0.8 (0.8)            ; 1.8 (1.8)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                                           ; fibonacci_lfsr                                                   ; N/A          ;
;                      |thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax0|                                                                                            ; 1.2 (0.0)            ; 1.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax0                                                                                                                                                                                                                                                                                                                                                                                 ; atax_i_llvm_fpga_pop_i1_memdep_phi_pop20_0                       ; N/A          ;
;                         |thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax0_reg|                                                                                     ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax0|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax0_reg                                                                                                                                                                                                                                                                                                                                ; atax_i_llvm_fpga_pop_i1_memdep_phi_pop20_0_reg                   ; N/A          ;
;                         |thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax1|                                                                                         ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax0|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax1                                                                                                                                                                                                                                                                                                                                    ; acl_pop                                                          ; N/A          ;
;                      |thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter212_atax3_aunroll_x|                                                                            ; 62.2 (0.3)           ; 77.3 (0.5)                       ; 15.2 (0.2)                                        ; 0.1 (0.0)                        ; 20.0 (0.0)           ; 21 (1)              ; 117 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter212_atax3_aunroll_x                                                                                                                                                                                                                                                                                                                                                                 ; atax_i_sfc_s_c0_in_for_inc40_s_c0_enter212_atax3                 ; N/A          ;
;                         |thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit216_atax1_aunroll_x|                                                          ; 33.3 (0.0)           ; 39.3 (0.0)                       ; 6.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 20 (0)              ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter212_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit216_atax1_aunroll_x                                                                                                                                                                                                                                                                                     ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_inc40_s_c0_exit216_atax0  ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit216_atax1_data_fifo_aunroll_x|                                             ; 30.3 (0.0)           ; 36.3 (0.0)                       ; 6.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 14 (0)              ; 27 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter212_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit216_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit216_atax1_data_fifo_aunroll_x                                                                                                                                                                                               ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_i0000t216_atax1_data_fifo ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit216_atax0|                                                              ; 30.3 (0.0)           ; 36.3 (0.0)                       ; 6.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 14 (0)              ; 27 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter212_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit216_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit216_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit216_atax0                                                                                                                             ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                  ; 30.3 (2.3)           ; 36.3 (3.3)                       ; 6.0 (1.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 14 (4)              ; 27 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter212_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit216_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit216_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit216_atax0|ms.acl_mid_speed_fifo_inst                                                                                                  ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter212_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit216_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit216_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit216_atax0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                           ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                                                          ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter212_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit216_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit216_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit216_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                  ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter212_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit216_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit216_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit216_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                           ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                                                      ; 20.0 (0.0)           ; 20.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter212_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit216_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit216_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit216_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                              ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                        ; 20.0 (20.0)          ; 20.0 (20.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter212_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit216_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit216_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit216_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                               ; dpram_pp42                                                       ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                                         ; 1.5 (0.0)            ; 2.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter212_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit216_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit216_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit216_atax0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                 ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 1.5 (1.5)            ; 2.5 (2.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter212_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit216_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit216_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit216_atax0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                       ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                                         ; 1.5 (0.0)            ; 2.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter212_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit216_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit216_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit216_atax0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                 ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 1.5 (1.5)            ; 2.5 (2.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter212_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit216_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit216_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit216_atax0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                       ; fibonacci_lfsr                                                   ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit216_atax1_full_detector|                                                   ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter212_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit216_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit216_atax1_full_detector                                                                                                                                                                                                     ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_i0000_atax1_full_detector ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit216_atax1_full_detector|                                                ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter212_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit216_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit216_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit216_atax1_full_detector                                                                                                                     ; acl_full_detector                                                ; N/A          ;
;                         |thei_sfc_logic_s_c0_in_for_inc40_ataxs_c0_enter212_atax0_aunroll_x|                                                                   ; 28.6 (22.2)          ; 37.5 (23.8)                      ; 9.1 (1.6)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 84 (52)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter212_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_inc40_ataxs_c0_enter212_atax0_aunroll_x                                                                                                                                                                                                                                                                                              ; atax_i_sfc_logic_s_c0_in_for_inc40_s_c0_enter212_atax0           ; N/A          ;
;                            |thei_llvm_fpga_mem_unnamed_atax18_atax3|                                                                                           ; 6.4 (6.4)            ; 13.8 (13.8)                      ; 7.5 (7.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter212_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_inc40_ataxs_c0_enter212_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax18_atax3                                                                                                                                                                                                                                                      ; atax_i_llvm_fpga_mem_unnamed_18_atax0                            ; N/A          ;
;                      |theredist1_stall_entry_o6_9_fifo|                                                                                                        ; 23.3 (0.0)           ; 28.6 (0.0)                       ; 5.7 (0.0)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 21 (0)              ; 35 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist1_stall_entry_o6_9_fifo                                                                                                                                                                                                                                                                                                                                                                                             ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                                                 ; 23.3 (0.0)           ; 28.6 (0.0)                       ; 5.7 (0.0)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 21 (0)              ; 35 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist1_stall_entry_o6_9_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                                        ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                                                     ; 23.3 (0.0)           ; 28.6 (0.0)                       ; 5.7 (0.0)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 21 (0)              ; 35 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist1_stall_entry_o6_9_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                                                                          ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                     ; 23.3 (3.0)           ; 28.6 (3.8)                       ; 5.7 (0.8)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 21 (4)              ; 35 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist1_stall_entry_o6_9_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                                               ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                      ; 0.0 (0.0)            ; 1.2 (1.2)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist1_stall_entry_o6_9_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                                                             ; 4.5 (4.5)            ; 5.5 (4.0)                        ; 1.5 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 7 (7)               ; 10 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist1_stall_entry_o6_9_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                                               ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist1_stall_entry_o6_9_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_mlab.altdpram_component|                                                                                         ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist1_stall_entry_o6_9_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                                                                           ; altdpram                                                         ; N/A          ;
;                                     |auto_generated|                                                                                                           ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist1_stall_entry_o6_9_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                                                                            ; dpram_vn42                                                       ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                                                           ; 3.8 (3.8)            ; 6.0 (4.5)                        ; 2.2 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist1_stall_entry_o6_9_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                                             ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist1_stall_entry_o6_9_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                      ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                                                            ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist1_stall_entry_o6_9_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                                                              ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist1_stall_entry_o6_9_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                                    ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                                                            ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist1_stall_entry_o6_9_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                                                              ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist1_stall_entry_o6_9_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                                    ; fibonacci_lfsr                                                   ; N/A          ;
;                |thebb_atax_B8_sr_0_aunroll_x|                                                                                                                  ; 6.8 (6.8)            ; 22.0 (22.0)                      ; 15.3 (15.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 48 (48)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8_sr_0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                          ; atax_bb_B8_sr_0                                                  ; N/A          ;
;                |thebb_atax_B9|                                                                                                                                 ; 200.8 (0.0)          ; 417.5 (0.0)                      ; 217.7 (0.0)                                       ; 1.0 (0.0)                        ; 40.0 (0.0)           ; 99 (0)              ; 821 (0)                   ; 0 (0)         ; 0                 ; 0     ; 8          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; atax_bb_B9                                                       ; N/A          ;
;                   |theatax_B9_branch|                                                                                                                          ; 1.0 (1.0)            ; 1.8 (1.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_branch                                                                                                                                                                                                                                                                                                                                                                                                                                       ; atax_B9_branch                                                   ; N/A          ;
;                   |theatax_B9_merge|                                                                                                                           ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge                                                                                                                                                                                                                                                                                                                                                                                                                                        ; atax_B9_merge                                                    ; N/A          ;
;                   |thebb_atax_B9_stall_region|                                                                                                                 ; 199.3 (0.0)          ; 415.1 (0.0)                      ; 216.8 (0.0)                                       ; 1.0 (0.0)                        ; 40.0 (0.0)           ; 95 (0)              ; 818 (0)                   ; 0 (0)         ; 0                 ; 0     ; 8          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                              ; atax_bb_B9_stall_region                                          ; N/A          ;
;                      |theatax_B9_merge_reg_aunroll_x|                                                                                                          ; 20.8 (20.8)          ; 21.1 (21.1)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|theatax_B9_merge_reg_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                               ; atax_B9_merge_reg                                                ; N/A          ;
;                      |thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|                                                                         ; 178.5 (0.3)          ; 394.0 (0.3)                      ; 216.5 (0.0)                                       ; 1.0 (0.0)                        ; 40.0 (0.0)           ; 94 (1)              ; 776 (0)                   ; 0 (0)         ; 0                 ; 0     ; 8          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x                                                                                                                                                                                                                                                                                                                                                              ; atax_i_sfc_s_c0_in_for_body48_s_c0_enter22416_atax1              ; N/A          ;
;                         |thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit236_atax1_aunroll_x|                                                         ; 23.8 (0.3)           ; 29.0 (0.5)                       ; 5.7 (0.2)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 21 (1)              ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit236_atax1_aunroll_x                                                                                                                                                                                                                                                                                 ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_body48_s_c0_exit236_atax0 ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit236_atax1_data_fifo_aunroll_x|                                            ; 20.5 (0.0)           ; 25.5 (0.0)                       ; 5.5 (0.0)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 14 (0)              ; 27 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit236_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit236_atax1_data_fifo_aunroll_x                                                                                                                                                                                          ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_b0000t236_atax1_data_fifo ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit236_atax0|                                                             ; 20.5 (0.0)           ; 25.5 (0.0)                       ; 5.5 (0.0)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 14 (0)              ; 27 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit236_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit236_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit236_atax0                                                                                                                       ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                  ; 20.5 (2.0)           ; 25.5 (3.0)                       ; 5.5 (1.0)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 14 (4)              ; 27 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit236_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit236_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit236_atax0|ms.acl_mid_speed_fifo_inst                                                                                            ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit236_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit236_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit236_atax0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                     ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                                                          ; 5.5 (5.5)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit236_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit236_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit236_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                            ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit236_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit236_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit236_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                     ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                                                      ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit236_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit236_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit236_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                        ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                        ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit236_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit236_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit236_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                         ; dpram_rp42                                                       ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                                         ; 1.5 (0.0)            ; 2.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit236_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit236_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit236_atax0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                           ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 1.5 (1.5)            ; 2.0 (2.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit236_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit236_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit236_atax0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                 ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                                         ; 1.5 (0.0)            ; 2.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit236_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit236_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit236_atax0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                           ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                             ; 1.5 (1.5)            ; 2.5 (2.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit236_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit236_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit236_atax0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                 ; fibonacci_lfsr                                                   ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit236_atax1_full_detector|                                                  ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit236_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit236_atax1_full_detector                                                                                                                                                                                                ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_b0001_atax1_full_detector ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit236_atax1_full_detector|                                               ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit236_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit236_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit236_atax1_full_detector                                                                                                               ; acl_full_detector                                                ; N/A          ;
;                         |thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|                                                                ; 154.3 (41.2)         ; 364.7 (55.5)                     ; 210.9 (14.4)                                      ; 0.5 (0.1)                        ; 30.0 (0.0)           ; 72 (34)             ; 743 (113)                 ; 0 (0)         ; 0                 ; 0     ; 8          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x                                                                                                                                                                                                                                                                                        ; atax_i_sfc_logic_s_c0_in_for_body48_s_c0_enter22416_atax0        ; N/A          ;
;                            |i_masked74_atax47_delay|                                                                                                           ; 0.3 (0.3)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|i_masked74_atax47_delay                                                                                                                                                                                                                                                                ; dspba_delay_ver                                                  ; N/A          ;
;                            |redist10_i_masked74_atax47_q_10|                                                                                                   ; 0.3 (0.3)            ; 2.5 (2.5)                        ; 2.5 (2.5)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|redist10_i_masked74_atax47_q_10                                                                                                                                                                                                                                                        ; dspba_delay_ver                                                  ; N/A          ;
;                            |redist12_i_llvm_fpga_pop_i1_notcmp93134_pop51_atax50_out_data_out_10|                                                              ; 1.8 (1.8)            ; 2.2 (2.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|redist12_i_llvm_fpga_pop_i1_notcmp93134_pop51_atax50_out_data_out_10                                                                                                                                                                                                                   ; dspba_delay_ver                                                  ; N/A          ;
;                            |redist15_i_llvm_fpga_pop_i1_exitcond57132_pop50_atax48_out_data_out_10|                                                            ; 2.0 (2.0)            ; 2.5 (2.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|redist15_i_llvm_fpga_pop_i1_exitcond57132_pop50_atax48_out_data_out_10                                                                                                                                                                                                                 ; dspba_delay_ver                                                  ; N/A          ;
;                            |redist17_i_llvm_fpga_pop_f32_pop52_atax22_out_data_out_5_mem_dmem|                                                                 ; 20.2 (0.0)           ; 21.0 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|redist17_i_llvm_fpga_pop_f32_pop52_atax22_out_data_out_5_mem_dmem                                                                                                                                                                                                                      ; altera_syncram                                                   ; N/A          ;
;                               |auto_generated|                                                                                                                 ; 20.2 (0.0)           ; 21.0 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|redist17_i_llvm_fpga_pop_f32_pop52_atax22_out_data_out_5_mem_dmem|auto_generated                                                                                                                                                                                                       ; altera_syncram_o172                                              ; N/A          ;
;                                  |altsyncram1|                                                                                                                 ; 20.2 (20.2)          ; 21.0 (21.0)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|redist17_i_llvm_fpga_pop_f32_pop52_atax22_out_data_out_5_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                           ; altsyncram_bla4                                                  ; N/A          ;
;                            |redist22_i_first_cleanup_xor71_atax4_q_9|                                                                                          ; 2.0 (2.0)            ; 2.2 (2.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|redist22_i_first_cleanup_xor71_atax4_q_9                                                                                                                                                                                                                                               ; dspba_delay_ver                                                  ; N/A          ;
;                            |redist7_sync_together106_aunroll_x_in_i_valid_9|                                                                                   ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|redist7_sync_together106_aunroll_x_in_i_valid_9                                                                                                                                                                                                                                        ; dspba_delay_ver                                                  ; N/A          ;
;                            |redist9_i_memcoalesce_bitcast_atax_fpgaunique_42_atax11_vt_join_q_8_mem_dmem|                                                      ; 10.7 (0.0)           ; 11.5 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|redist9_i_memcoalesce_bitcast_atax_fpgaunique_42_atax11_vt_join_q_8_mem_dmem                                                                                                                                                                                                           ; altera_syncram                                                   ; N/A          ;
;                               |auto_generated|                                                                                                                 ; 10.7 (0.0)           ; 11.5 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|redist9_i_memcoalesce_bitcast_atax_fpgaunique_42_atax11_vt_join_q_8_mem_dmem|auto_generated                                                                                                                                                                                            ; altera_syncram_c272                                              ; N/A          ;
;                                  |altsyncram1|                                                                                                                 ; 10.7 (10.7)          ; 11.5 (11.5)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|redist9_i_memcoalesce_bitcast_atax_fpgaunique_42_atax11_vt_join_q_8_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                ; altsyncram_vla4                                                  ; N/A          ;
;                            |thei_llvm_fpga_fp_multadd_mult_add136_atax24|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add136_atax24                                                                                                                                                                                                                                           ; atax_flt_i_sfc_logic_s_c0_in_for_body48_0000xk5id06uq0cp0jv34qcz ; N/A          ;
;                            |thei_llvm_fpga_fp_multadd_mult_add137_atax27|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add137_atax27                                                                                                                                                                                                                                           ; atax_flt_i_sfc_logic_s_c0_in_for_body48_0000xk5id06uq0cp0jv34qcz ; N/A          ;
;                            |thei_llvm_fpga_fp_multadd_mult_add138_atax28|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add138_atax28                                                                                                                                                                                                                                           ; atax_flt_i_sfc_logic_s_c0_in_for_body48_0000xk5id06uq0cp0jv34qcz ; N/A          ;
;                            |thei_llvm_fpga_fp_multadd_mult_add139_atax29|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add139_atax29                                                                                                                                                                                                                                           ; atax_flt_i_sfc_logic_s_c0_in_for_body48_0000xk5id06uq0cp0jv34qcz ; N/A          ;
;                            |thei_llvm_fpga_fp_multadd_mult_add140_atax30|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add140_atax30                                                                                                                                                                                                                                           ; atax_flt_i_sfc_logic_s_c0_in_for_body48_0000xk5id06uq0cp0jv34qcz ; N/A          ;
;                            |thei_llvm_fpga_fp_multadd_mult_add141_atax31|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add141_atax31                                                                                                                                                                                                                                           ; atax_flt_i_sfc_logic_s_c0_in_for_body48_0000xk5id06uq0cp0jv34qcz ; N/A          ;
;                            |thei_llvm_fpga_fp_multadd_mult_add142_atax32|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add142_atax32                                                                                                                                                                                                                                           ; atax_flt_i_sfc_logic_s_c0_in_for_body48_0000xk5id06uq0cp0jv34qcz ; N/A          ;
;                            |thei_llvm_fpga_fp_multadd_mult_add143_atax33|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add143_atax33                                                                                                                                                                                                                                           ; atax_flt_i_sfc_logic_s_c0_in_for_body48_0000xk5id06uq0cp0jv34qcz ; N/A          ;
;                            |thei_llvm_fpga_mem_memcoalesce_load_atax_fpgaunique_247_atax20_aunroll_x|                                                          ; 21.7 (21.7)          ; 118.2 (118.2)                    ; 96.5 (96.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 256 (256)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_atax_fpgaunique_247_atax20_aunroll_x                                                                                                                                                                                                               ; atax_i_llvm_fpga_mem_memcoalesce_load_fpgaunique_247_atax0       ; N/A          ;
;                            |thei_llvm_fpga_mem_memcoalesce_load_atax_fpgaunique_259_atax14_aunroll_x|                                                          ; 27.7 (25.0)          ; 114.3 (111.1)                    ; 86.6 (86.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 259 (256)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_atax_fpgaunique_259_atax14_aunroll_x                                                                                                                                                                                                               ; atax_i_llvm_fpga_mem_memcoalesce_load_fpgaunique_259_atax0       ; N/A          ;
;                               |thei_llvm_fpga_mem_memcoalesce_load_atax_fpgaunique_259_atax1|                                                                  ; 2.7 (0.0)            ; 3.2 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_atax_fpgaunique_259_atax14_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_atax_fpgaunique_259_atax1                                                                                                                                                 ; lsu_top                                                          ; N/A          ;
;                                  |pipelined_read|                                                                                                              ; 2.7 (2.7)            ; 3.2 (3.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_atax_fpgaunique_259_atax14_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_atax_fpgaunique_259_atax1|pipelined_read                                                                                                                                  ; lsu_pipelined_read                                               ; N/A          ;
;                            |thei_llvm_fpga_mem_memdep_38_atax34_aunroll_x|                                                                                     ; 0.2 (0.0)            ; 0.3 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_mem_memdep_38_atax34_aunroll_x                                                                                                                                                                                                                                          ; atax_i_llvm_fpga_mem_memdep_38_0                                 ; N/A          ;
;                               |thei_llvm_fpga_mem_memdep_38_atax1|                                                                                             ; 0.2 (0.0)            ; 0.3 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_mem_memdep_38_atax34_aunroll_x|thei_llvm_fpga_mem_memdep_38_atax1                                                                                                                                                                                                       ; lsu_top                                                          ; N/A          ;
;                                  |pipelined_write|                                                                                                             ; 0.2 (0.2)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_mem_memdep_38_atax34_aunroll_x|thei_llvm_fpga_mem_memdep_38_atax1|pipelined_write                                                                                                                                                                                       ; lsu_pipelined_write                                              ; N/A          ;
;                            |thei_llvm_fpga_pipeline_keep_going65_atax6|                                                                                        ; 1.9 (0.0)            ; 2.5 (0.0)                        ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going65_atax6                                                                                                                                                                                                                                             ; atax_i_llvm_fpga_pipeline_keep_going65_0                         ; N/A          ;
;                               |thei_llvm_fpga_pipeline_keep_going65_atax1|                                                                                     ; 1.9 (0.0)            ; 2.5 (0.0)                        ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going65_atax6|thei_llvm_fpga_pipeline_keep_going65_atax1                                                                                                                                                                                                  ; acl_pipeline                                                     ; N/A          ;
;                                  |pop2|                                                                                                                        ; 0.2 (0.2)            ; 0.7 (0.7)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going65_atax6|thei_llvm_fpga_pipeline_keep_going65_atax1|pop2                                                                                                                                                                                             ; acl_pop                                                          ; N/A          ;
;                                  |push|                                                                                                                        ; 1.7 (0.0)            ; 1.8 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going65_atax6|thei_llvm_fpga_pipeline_keep_going65_atax1|push                                                                                                                                                                                             ; acl_push                                                         ; N/A          ;
;                                     |staging_reg|                                                                                                              ; 1.7 (1.7)            ; 1.8 (1.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going65_atax6|thei_llvm_fpga_pipeline_keep_going65_atax1|push|staging_reg                                                                                                                                                                                 ; acl_staging_reg                                                  ; N/A          ;
;                            |thei_llvm_fpga_pop_f32_pop52_atax22|                                                                                               ; 0.3 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_pop_f32_pop52_atax22                                                                                                                                                                                                                                                    ; atax_i_llvm_fpga_pop_f32_pop52_0                                 ; N/A          ;
;                               |thei_llvm_fpga_pop_f32_pop52_atax1|                                                                                             ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_pop_f32_pop52_atax22|thei_llvm_fpga_pop_f32_pop52_atax1                                                                                                                                                                                                                 ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i1_exitcond57132_pop50_atax48|                                                                                  ; 0.2 (0.0)            ; 0.3 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_pop_i1_exitcond57132_pop50_atax48                                                                                                                                                                                                                                       ; atax_i_llvm_fpga_pop_i1_exitcond57132_pop50_0                    ; N/A          ;
;                               |thei_llvm_fpga_pop_i1_exitcond57132_pop50_atax1|                                                                                ; 0.2 (0.2)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_pop_i1_exitcond57132_pop50_atax48|thei_llvm_fpga_pop_i1_exitcond57132_pop50_atax1                                                                                                                                                                                       ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i1_notcmp93134_pop51_atax50|                                                                                    ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp93134_pop51_atax50                                                                                                                                                                                                                                         ; atax_i_llvm_fpga_pop_i1_notcmp93134_pop51_0                      ; N/A          ;
;                               |thei_llvm_fpga_pop_i1_notcmp93134_pop51_atax1|                                                                                  ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp93134_pop51_atax50|thei_llvm_fpga_pop_i1_notcmp93134_pop51_atax1                                                                                                                                                                                           ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i2_cleanups68_pop48_atax2|                                                                                      ; 0.3 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_pop_i2_cleanups68_pop48_atax2                                                                                                                                                                                                                                           ; atax_i_llvm_fpga_pop_i2_cleanups68_pop48_0                       ; N/A          ;
;                               |thei_llvm_fpga_pop_i2_cleanups68_pop48_atax1|                                                                                   ; 0.3 (0.3)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_pop_i2_cleanups68_pop48_atax2|thei_llvm_fpga_pop_i2_cleanups68_pop48_atax1                                                                                                                                                                                              ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i32_j_235_pop47_atax8|                                                                                          ; 0.8 (0.0)            ; 1.2 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_pop_i32_j_235_pop47_atax8                                                                                                                                                                                                                                               ; atax_i_llvm_fpga_pop_i32_j_235_pop47_0                           ; N/A          ;
;                               |thei_llvm_fpga_pop_i32_j_235_pop47_atax1|                                                                                       ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_pop_i32_j_235_pop47_atax8|thei_llvm_fpga_pop_i32_j_235_pop47_atax1                                                                                                                                                                                                      ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i4_fpga_indvars_iv52_pop46_atax37|                                                                              ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_pop_i4_fpga_indvars_iv52_pop46_atax37                                                                                                                                                                                                                                   ; atax_i_llvm_fpga_pop_i4_fpga_indvars_iv52_pop46_0                ; N/A          ;
;                               |thei_llvm_fpga_pop_i4_fpga_indvars_iv52_pop46_atax1|                                                                            ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_pop_i4_fpga_indvars_iv52_pop46_atax37|thei_llvm_fpga_pop_i4_fpga_indvars_iv52_pop46_atax1                                                                                                                                                                               ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i64_idxprom27129_pop49_atax16|                                                                                  ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_pop_i64_idxprom27129_pop49_atax16                                                                                                                                                                                                                                       ; atax_i_llvm_fpga_pop_i64_idxprom27129_pop49_0                    ; N/A          ;
;                               |thei_llvm_fpga_pop_i64_idxprom27129_pop49_atax1|                                                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_pop_i64_idxprom27129_pop49_atax16|thei_llvm_fpga_pop_i64_idxprom27129_pop49_atax1                                                                                                                                                                                       ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_push_f32_push52_atax23|                                                                                             ; 7.3 (0.0)            ; 13.1 (0.0)                       ; 5.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_push_f32_push52_atax23                                                                                                                                                                                                                                                  ; atax_i_llvm_fpga_push_f32_push52_0                               ; N/A          ;
;                               |thei_llvm_fpga_push_f32_push52_atax1|                                                                                           ; 7.3 (0.0)            ; 13.1 (0.0)                       ; 5.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_push_f32_push52_atax23|thei_llvm_fpga_push_f32_push52_atax1                                                                                                                                                                                                             ; acl_push                                                         ; N/A          ;
;                                  |staging_reg|                                                                                                                 ; 7.3 (7.3)            ; 13.1 (13.1)                      ; 5.8 (5.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_push_f32_push52_atax23|thei_llvm_fpga_push_f32_push52_atax1|staging_reg                                                                                                                                                                                                 ; acl_staging_reg                                                  ; N/A          ;
;                            |thei_llvm_fpga_push_i1_exitcond57132_push50_atax49|                                                                                ; 1.1 (0.0)            ; 1.1 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_push_i1_exitcond57132_push50_atax49                                                                                                                                                                                                                                     ; atax_i_llvm_fpga_push_i1_exitcond57132_push50_0                  ; N/A          ;
;                               |thei_llvm_fpga_push_i1_exitcond57132_push50_atax1|                                                                              ; 1.1 (0.0)            ; 1.1 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_push_i1_exitcond57132_push50_atax49|thei_llvm_fpga_push_i1_exitcond57132_push50_atax1                                                                                                                                                                                   ; acl_push                                                         ; N/A          ;
;                                  |staging_reg|                                                                                                                 ; 1.1 (1.1)            ; 1.1 (1.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_push_i1_exitcond57132_push50_atax49|thei_llvm_fpga_push_i1_exitcond57132_push50_atax1|staging_reg                                                                                                                                                                       ; acl_staging_reg                                                  ; N/A          ;
;                            |thei_llvm_fpga_push_i1_lastiniteration67_atax7|                                                                                    ; 1.0 (0.0)            ; 1.1 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration67_atax7                                                                                                                                                                                                                                         ; atax_i_llvm_fpga_push_i1_lastiniteration67_0                     ; N/A          ;
;                               |thei_llvm_fpga_push_i1_lastiniteration67_atax1|                                                                                 ; 1.0 (0.0)            ; 1.1 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration67_atax7|thei_llvm_fpga_push_i1_lastiniteration67_atax1                                                                                                                                                                                          ; acl_push                                                         ; N/A          ;
;                                  |staging_reg|                                                                                                                 ; 1.0 (1.0)            ; 1.1 (1.1)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration67_atax7|thei_llvm_fpga_push_i1_lastiniteration67_atax1|staging_reg                                                                                                                                                                              ; acl_staging_reg                                                  ; N/A          ;
;                            |thei_llvm_fpga_push_i1_notcmp93134_push51_atax51|                                                                                  ; 0.8 (0.0)            ; 0.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_push_i1_notcmp93134_push51_atax51                                                                                                                                                                                                                                       ; atax_i_llvm_fpga_push_i1_notcmp93134_push51_0                    ; N/A          ;
;                               |thei_llvm_fpga_push_i1_notcmp93134_push51_atax1|                                                                                ; 0.8 (0.0)            ; 0.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_push_i1_notcmp93134_push51_atax51|thei_llvm_fpga_push_i1_notcmp93134_push51_atax1                                                                                                                                                                                       ; acl_push                                                         ; N/A          ;
;                                  |staging_reg|                                                                                                                 ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_push_i1_notcmp93134_push51_atax51|thei_llvm_fpga_push_i1_notcmp93134_push51_atax1|staging_reg                                                                                                                                                                           ; acl_staging_reg                                                  ; N/A          ;
;                            |thei_llvm_fpga_push_i1_notexitcond75_atax41|                                                                                       ; 1.0 (0.0)            ; 1.5 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond75_atax41                                                                                                                                                                                                                                            ; atax_i_llvm_fpga_push_i1_notexitcond75_0                         ; N/A          ;
;                               |thei_llvm_fpga_push_i1_notexitcond75_atax1|                                                                                     ; 1.0 (0.0)            ; 1.5 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond75_atax41|thei_llvm_fpga_push_i1_notexitcond75_atax1                                                                                                                                                                                                 ; acl_push                                                         ; N/A          ;
;                                  |staging_reg|                                                                                                                 ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond75_atax41|thei_llvm_fpga_push_i1_notexitcond75_atax1|staging_reg                                                                                                                                                                                     ; acl_staging_reg                                                  ; N/A          ;
;                            |thei_llvm_fpga_push_i2_cleanups68_push48_atax44|                                                                                   ; 1.0 (0.0)            ; 1.2 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_push_i2_cleanups68_push48_atax44                                                                                                                                                                                                                                        ; atax_i_llvm_fpga_push_i2_cleanups68_push48_0                     ; N/A          ;
;                               |thei_llvm_fpga_push_i2_cleanups68_push48_atax1|                                                                                 ; 1.0 (0.2)            ; 1.2 (0.2)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_push_i2_cleanups68_push48_atax44|thei_llvm_fpga_push_i2_cleanups68_push48_atax1                                                                                                                                                                                         ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                                        ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_push_i2_cleanups68_push48_atax44|thei_llvm_fpga_push_i2_cleanups68_push48_atax1|fifo                                                                                                                                                                                    ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i32_j_235_push47_atax36|                                                                                       ; 3.1 (0.0)            ; 3.5 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_235_push47_atax36                                                                                                                                                                                                                                            ; atax_i_llvm_fpga_push_i32_j_235_push47_0                         ; N/A          ;
;                               |thei_llvm_fpga_push_i32_j_235_push47_atax1|                                                                                     ; 3.1 (0.0)            ; 3.5 (0.2)                        ; 0.4 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (1)               ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_235_push47_atax36|thei_llvm_fpga_push_i32_j_235_push47_atax1                                                                                                                                                                                                 ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                                        ; 3.1 (3.1)            ; 3.2 (3.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_235_push47_atax36|thei_llvm_fpga_push_i32_j_235_push47_atax1|fifo                                                                                                                                                                                            ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i4_fpga_indvars_iv52_push46_atax46|                                                                            ; 1.5 (0.0)            ; 1.6 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_push_i4_fpga_indvars_iv52_push46_atax46                                                                                                                                                                                                                                 ; atax_i_llvm_fpga_push_i4_fpga_indvars_iv52_push46_0              ; N/A          ;
;                               |thei_llvm_fpga_push_i4_fpga_indvars_iv52_push46_atax1|                                                                          ; 1.5 (0.0)            ; 1.6 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_push_i4_fpga_indvars_iv52_push46_atax46|thei_llvm_fpga_push_i4_fpga_indvars_iv52_push46_atax1                                                                                                                                                                           ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                                        ; 1.5 (1.5)            ; 1.6 (1.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_push_i4_fpga_indvars_iv52_push46_atax46|thei_llvm_fpga_push_i4_fpga_indvars_iv52_push46_atax1|fifo                                                                                                                                                                      ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i64_idxprom27129_push49_atax17|                                                                                ; 2.6 (0.0)            ; 2.6 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom27129_push49_atax17                                                                                                                                                                                                                                     ; atax_i_llvm_fpga_push_i64_idxprom27129_push49_0                  ; N/A          ;
;                               |thei_llvm_fpga_push_i64_idxprom27129_push49_atax1|                                                                              ; 2.6 (0.2)            ; 2.6 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (1)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom27129_push49_atax17|thei_llvm_fpga_push_i64_idxprom27129_push49_atax1                                                                                                                                                                                   ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                                        ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom27129_push49_atax17|thei_llvm_fpga_push_i64_idxprom27129_push49_atax1|fifo                                                                                                                                                                              ; acl_data_fifo                                                    ; N/A          ;
;                |thebb_atax_B9_sr_1_aunroll_x|                                                                                                                  ; 7.5 (7.5)            ; 16.5 (16.5)                      ; 9.0 (9.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9_sr_1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                          ; atax_bb_B9_sr_1                                                  ; N/A          ;
;                |thei_llvm_fpga_pipeline_keep_going102_atax6_sr|                                                                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thei_llvm_fpga_pipeline_keep_going102_atax6_sr                                                                                                                                                                                                                                                                                                                                                                                                                        ; atax_i_llvm_fpga_pipeline_keep_going102_6_sr                     ; N/A          ;
;                |thei_llvm_fpga_pipeline_keep_going116_atax0_sr|                                                                                                ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thei_llvm_fpga_pipeline_keep_going116_atax0_sr                                                                                                                                                                                                                                                                                                                                                                                                                        ; atax_i_llvm_fpga_pipeline_keep_going116_0_sr                     ; N/A          ;
;                |thei_llvm_fpga_pipeline_keep_going65_atax6_sr|                                                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thei_llvm_fpga_pipeline_keep_going65_atax6_sr                                                                                                                                                                                                                                                                                                                                                                                                                         ; atax_i_llvm_fpga_pipeline_keep_going65_6_sr                      ; N/A          ;
;                |thei_llvm_fpga_pipeline_keep_going81_atax6_sr|                                                                                                 ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thei_llvm_fpga_pipeline_keep_going81_atax6_sr                                                                                                                                                                                                                                                                                                                                                                                                                         ; atax_i_llvm_fpga_pipeline_keep_going81_6_sr                      ; N/A          ;
;                |thei_llvm_fpga_pipeline_keep_going81_atax6_valid_fifo|                                                                                         ; 2.5 (0.0)            ; 2.7 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thei_llvm_fpga_pipeline_keep_going81_atax6_valid_fifo                                                                                                                                                                                                                                                                                                                                                                                                                 ; atax_i_llvm_fpga_pipeline_keep_going81_6_valid_fifo              ; N/A          ;
;                   |thei_llvm_fpga_pipeline_keep_going81_atax6_valid_fifo|                                                                                      ; 2.5 (0.3)            ; 2.7 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (1)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thei_llvm_fpga_pipeline_keep_going81_atax6_valid_fifo|thei_llvm_fpga_pipeline_keep_going81_atax6_valid_fifo                                                                                                                                                                                                                                                                                                                                                           ; acl_data_fifo                                                    ; N/A          ;
;                      |fifo|                                                                                                                                    ; 2.2 (0.0)            ; 2.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thei_llvm_fpga_pipeline_keep_going81_atax6_valid_fifo|thei_llvm_fpga_pipeline_keep_going81_atax6_valid_fifo|fifo                                                                                                                                                                                                                                                                                                                                                      ; acl_data_fifo                                                    ; N/A          ;
;                         |counter|                                                                                                                              ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thei_llvm_fpga_pipeline_keep_going81_atax6_valid_fifo|thei_llvm_fpga_pipeline_keep_going81_atax6_valid_fifo|fifo|counter                                                                                                                                                                                                                                                                                                                                              ; acl_valid_fifo_counter                                           ; N/A          ;
;                |thei_llvm_fpga_pipeline_keep_going95_atax2_sr|                                                                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thei_llvm_fpga_pipeline_keep_going95_atax2_sr                                                                                                                                                                                                                                                                                                                                                                                                                         ; atax_i_llvm_fpga_pipeline_keep_going95_2_sr                      ; N/A          ;
;                |thei_llvm_fpga_pipeline_keep_going_atax2_sr|                                                                                                   ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thei_llvm_fpga_pipeline_keep_going_atax2_sr                                                                                                                                                                                                                                                                                                                                                                                                                           ; atax_i_llvm_fpga_pipeline_keep_going_2_sr                        ; N/A          ;
;                |theloop_limiter_atax0|                                                                                                                         ; 1.3 (0.0)            ; 1.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|theloop_limiter_atax0                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; atax_loop_limiter_0                                              ; N/A          ;
;                   |thelimiter|                                                                                                                                 ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|theloop_limiter_atax0|thelimiter                                                                                                                                                                                                                                                                                                                                                                                                                                      ; acl_loop_limiter                                                 ; N/A          ;
;                |theloop_limiter_atax1|                                                                                                                         ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|theloop_limiter_atax1                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; atax_loop_limiter_1                                              ; N/A          ;
;                   |thelimiter|                                                                                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|theloop_limiter_atax1|thelimiter                                                                                                                                                                                                                                                                                                                                                                                                                                      ; acl_loop_limiter                                                 ; N/A          ;
;                |theloop_limiter_atax2|                                                                                                                         ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|theloop_limiter_atax2                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; atax_loop_limiter_2                                              ; N/A          ;
;                   |thelimiter|                                                                                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|theloop_limiter_atax2|thelimiter                                                                                                                                                                                                                                                                                                                                                                                                                                      ; acl_loop_limiter                                                 ; N/A          ;
;                |theloop_limiter_atax3|                                                                                                                         ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|theloop_limiter_atax3                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; atax_loop_limiter_3                                              ; N/A          ;
;                   |thelimiter|                                                                                                                                 ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|theloop_limiter_atax3|thelimiter                                                                                                                                                                                                                                                                                                                                                                                                                                      ; acl_loop_limiter                                                 ; N/A          ;
;                |theloop_limiter_atax4|                                                                                                                         ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|theloop_limiter_atax4                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; atax_loop_limiter_4                                              ; N/A          ;
;                   |thelimiter|                                                                                                                                 ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|theloop_limiter_atax4|thelimiter                                                                                                                                                                                                                                                                                                                                                                                                                                      ; acl_loop_limiter                                                 ; N/A          ;
;                |theloop_limiter_atax5|                                                                                                                         ; 1.9 (0.0)            ; 1.9 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|theloop_limiter_atax5                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; atax_loop_limiter_5                                              ; N/A          ;
;                   |thelimiter|                                                                                                                                 ; 1.9 (1.9)            ; 1.9 (1.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|theloop_limiter_atax5|thelimiter                                                                                                                                                                                                                                                                                                                                                                                                                                      ; acl_loop_limiter                                                 ; N/A          ;
;          |avmm_0_.global_icavmm_0_rw|                                                                                                                          ; 914.9 (0.0)          ; 1294.2 (0.0)                     ; 385.0 (0.0)                                       ; 5.7 (0.0)                        ; 0.0 (0.0)            ; 804 (0)             ; 2594 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; atax_internal_ic_7108913752672236679                             ; N/A          ;
;             |a[0].a|                                                                                                                                           ; 25.5 (25.5)          ; 25.4 (25.4)                      ; 0.1 (0.1)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 98 (98)             ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[0].a                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; acl_arb2                                                         ; N/A          ;
;             |a[10].a|                                                                                                                                          ; 1.5 (1.5)            ; 1.8 (1.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[10].a                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; acl_arb2                                                         ; N/A          ;
;             |a[11].a|                                                                                                                                          ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[11].a                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; acl_arb2                                                         ; N/A          ;
;             |a[12].a|                                                                                                                                          ; 65.7 (65.7)          ; 66.7 (66.7)                      ; 1.3 (1.3)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 98 (98)             ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[12].a                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; acl_arb2                                                         ; N/A          ;
;             |a[13].a|                                                                                                                                          ; 42.4 (42.4)          ; 42.8 (42.8)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (64)             ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[13].a                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; acl_arb2                                                         ; N/A          ;
;             |a[14].a|                                                                                                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[14].a                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; acl_arb2                                                         ; N/A          ;
;             |a[15].a|                                                                                                                                          ; 81.6 (81.6)          ; 81.6 (81.6)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 134 (134)           ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[15].a                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; acl_arb2                                                         ; N/A          ;
;             |a[1].a|                                                                                                                                           ; 25.4 (25.4)          ; 26.3 (26.3)                      ; 1.1 (1.1)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 98 (98)             ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[1].a                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; acl_arb2                                                         ; N/A          ;
;             |a[2].a|                                                                                                                                           ; 26.5 (26.5)          ; 26.3 (26.3)                      ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 100 (100)           ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[2].a                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; acl_arb2                                                         ; N/A          ;
;             |a[3].a|                                                                                                                                           ; 26.1 (26.1)          ; 26.8 (26.8)                      ; 0.9 (0.9)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 98 (98)             ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[3].a                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; acl_arb2                                                         ; N/A          ;
;             |a[4].a|                                                                                                                                           ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[4].a                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; acl_arb2                                                         ; N/A          ;
;             |a[5].a|                                                                                                                                           ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[5].a                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; acl_arb2                                                         ; N/A          ;
;             |a[6].a|                                                                                                                                           ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[6].a                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; acl_arb2                                                         ; N/A          ;
;             |a[7].a|                                                                                                                                           ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[7].a                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; acl_arb2                                                         ; N/A          ;
;             |a[8].a|                                                                                                                                           ; 1.0 (1.0)            ; 1.1 (1.1)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[8].a                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; acl_arb2                                                         ; N/A          ;
;             |a[9].a|                                                                                                                                           ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[9].a                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; acl_arb2                                                         ; N/A          ;
;             |dp[0].dp|                                                                                                                                         ; 17.5 (17.5)          ; 47.1 (47.1)                      ; 29.6 (29.6)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 135 (135)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; acl_arb_pipeline_reg                                             ; N/A          ;
;             |dp[10].dp|                                                                                                                                        ; 33.7 (33.7)          ; 33.7 (33.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 63 (63)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[10].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; acl_arb_pipeline_reg                                             ; N/A          ;
;             |dp[11].dp|                                                                                                                                        ; 32.5 (32.5)          ; 32.5 (32.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 63 (63)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[11].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; acl_arb_pipeline_reg                                             ; N/A          ;
;             |dp[12].dp|                                                                                                                                        ; 16.9 (16.9)          ; 37.0 (37.0)                      ; 20.2 (20.2)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 2 (2)               ; 95 (95)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[12].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; acl_arb_pipeline_reg                                             ; N/A          ;
;             |dp[13].dp|                                                                                                                                        ; 16.8 (16.8)          ; 36.0 (36.0)                      ; 19.3 (19.3)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 2 (2)               ; 95 (95)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[13].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; acl_arb_pipeline_reg                                             ; N/A          ;
;             |dp[14].dp|                                                                                                                                        ; 17.2 (17.2)          ; 30.2 (30.2)                      ; 13.1 (13.1)                                       ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 2 (2)               ; 95 (95)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[14].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; acl_arb_pipeline_reg                                             ; N/A          ;
;             |dp[15].dp|                                                                                                                                        ; 16.0 (16.0)          ; 34.7 (34.7)                      ; 19.7 (19.7)                                       ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 95 (95)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[15].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; acl_arb_pipeline_reg                                             ; N/A          ;
;             |dp[16].dp|                                                                                                                                        ; 21.5 (21.5)          ; 37.3 (37.3)                      ; 16.0 (16.0)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 2 (2)               ; 95 (95)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[16].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; acl_arb_pipeline_reg                                             ; N/A          ;
;             |dp[17].dp|                                                                                                                                        ; 17.0 (17.0)          ; 38.5 (38.5)                      ; 21.6 (21.6)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 2 (2)               ; 95 (95)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[17].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; acl_arb_pipeline_reg                                             ; N/A          ;
;             |dp[18].dp|                                                                                                                                        ; 14.5 (14.5)          ; 34.5 (34.5)                      ; 20.4 (20.4)                                       ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 2 (2)               ; 95 (95)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[18].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; acl_arb_pipeline_reg                                             ; N/A          ;
;             |dp[19].dp|                                                                                                                                        ; 16.1 (16.1)          ; 35.5 (35.5)                      ; 19.5 (19.5)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 2 (2)               ; 95 (95)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[19].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; acl_arb_pipeline_reg                                             ; N/A          ;
;             |dp[1].dp|                                                                                                                                         ; 32.9 (32.9)          ; 33.1 (33.1)                      ; 0.3 (0.3)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 102 (102)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; acl_arb_pipeline_reg                                             ; N/A          ;
;             |dp[20].dp|                                                                                                                                        ; 11.8 (11.8)          ; 25.3 (25.3)                      ; 13.6 (13.6)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 2 (2)               ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[20].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; acl_arb_pipeline_reg                                             ; N/A          ;
;             |dp[21].dp|                                                                                                                                        ; 9.4 (9.4)            ; 26.3 (26.3)                      ; 17.2 (17.2)                                       ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 2 (2)               ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[21].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; acl_arb_pipeline_reg                                             ; N/A          ;
;             |dp[22].dp|                                                                                                                                        ; 9.0 (9.0)            ; 24.5 (24.5)                      ; 15.7 (15.7)                                       ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 2 (2)               ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[22].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; acl_arb_pipeline_reg                                             ; N/A          ;
;             |dp[23].dp|                                                                                                                                        ; 9.5 (9.5)            ; 23.8 (23.8)                      ; 14.6 (14.6)                                       ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 2 (2)               ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[23].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; acl_arb_pipeline_reg                                             ; N/A          ;
;             |dp[24].dp|                                                                                                                                        ; 8.8 (8.8)            ; 27.0 (27.0)                      ; 18.2 (18.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[24].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; acl_arb_pipeline_reg                                             ; N/A          ;
;             |dp[25].dp|                                                                                                                                        ; 7.5 (7.5)            ; 26.7 (26.7)                      ; 19.2 (19.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[25].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; acl_arb_pipeline_reg                                             ; N/A          ;
;             |dp[26].dp|                                                                                                                                        ; 3.2 (3.2)            ; 24.0 (24.0)                      ; 20.8 (20.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[26].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; acl_arb_pipeline_reg                                             ; N/A          ;
;             |dp[27].dp|                                                                                                                                        ; 1.8 (1.8)            ; 26.3 (26.3)                      ; 24.5 (24.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[27].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; acl_arb_pipeline_reg                                             ; N/A          ;
;             |dp[2].dp|                                                                                                                                         ; 11.2 (11.2)          ; 26.5 (26.5)                      ; 15.3 (15.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; acl_arb_pipeline_reg                                             ; N/A          ;
;             |dp[3].dp|                                                                                                                                         ; 10.7 (10.7)          ; 19.5 (19.5)                      ; 8.8 (8.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; acl_arb_pipeline_reg                                             ; N/A          ;
;             |dp[4].dp|                                                                                                                                         ; 25.0 (25.0)          ; 25.3 (25.3)                      ; 0.5 (0.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 2 (2)               ; 96 (96)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[4].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; acl_arb_pipeline_reg                                             ; N/A          ;
;             |dp[5].dp|                                                                                                                                         ; 25.4 (25.4)          ; 25.5 (25.5)                      ; 0.2 (0.2)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 2 (2)               ; 96 (96)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[5].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; acl_arb_pipeline_reg                                             ; N/A          ;
;             |dp[6].dp|                                                                                                                                         ; 24.5 (24.5)          ; 24.8 (24.8)                      ; 0.5 (0.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 96 (96)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[6].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; acl_arb_pipeline_reg                                             ; N/A          ;
;             |dp[7].dp|                                                                                                                                         ; 25.1 (25.1)          ; 25.6 (25.6)                      ; 0.7 (0.7)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 2 (2)               ; 96 (96)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[7].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; acl_arb_pipeline_reg                                             ; N/A          ;
;             |dp[8].dp|                                                                                                                                         ; 34.1 (34.1)          ; 34.0 (34.0)                      ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 5 (5)               ; 63 (63)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[8].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; acl_arb_pipeline_reg                                             ; N/A          ;
;             |dp[9].dp|                                                                                                                                         ; 32.7 (32.7)          ; 32.5 (32.5)                      ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 2 (2)               ; 63 (63)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[9].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; acl_arb_pipeline_reg                                             ; N/A          ;
;             |m[0].m_endp|                                                                                                                                      ; 4.0 (4.0)            ; 4.5 (4.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|m[0].m_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; acl_ic_master_endpoint                                           ; N/A          ;
;             |m[10].m_endp|                                                                                                                                     ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|m[10].m_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; acl_ic_master_endpoint                                           ; N/A          ;
;             |m[11].m_endp|                                                                                                                                     ; 0.2 (0.2)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|m[11].m_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; acl_ic_master_endpoint                                           ; N/A          ;
;             |m[12].m_endp|                                                                                                                                     ; 0.2 (0.2)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|m[12].m_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; acl_ic_master_endpoint                                           ; N/A          ;
;             |m[13].m_endp|                                                                                                                                     ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|m[13].m_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; acl_ic_master_endpoint                                           ; N/A          ;
;             |m[14].m_endp|                                                                                                                                     ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|m[14].m_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; acl_ic_master_endpoint                                           ; N/A          ;
;             |m[15].m_endp|                                                                                                                                     ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|m[15].m_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; acl_ic_master_endpoint                                           ; N/A          ;
;             |m[16].m_endp|                                                                                                                                     ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|m[16].m_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; acl_ic_master_endpoint                                           ; N/A          ;
;             |m[8].m_endp|                                                                                                                                      ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|m[8].m_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; acl_ic_master_endpoint                                           ; N/A          ;
;             |m[9].m_endp|                                                                                                                                      ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|m[9].m_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; acl_ic_master_endpoint                                           ; N/A          ;
;             |s.s_endp|                                                                                                                                         ; 30.3 (0.0)           ; 45.8 (0.0)                       ; 15.7 (0.0)                                        ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 96 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; acl_ic_slave_endpoint                                            ; N/A          ;
;                |rrp|                                                                                                                                           ; 29.3 (21.8)          ; 43.3 (30.3)                      ; 14.2 (8.7)                                        ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 17 (2)              ; 90 (72)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; acl_ic_slave_rrp                                                 ; N/A          ;
;                   |read_fifo|                                                                                                                                  ; 7.5 (7.5)            ; 13.0 (13.0)                      ; 5.5 (5.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|read_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; acl_ll_fifo                                                      ; N/A          ;
;                |wrp|                                                                                                                                           ; 1.0 (1.0)            ; 2.5 (2.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|wrp                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; acl_ic_slave_wrp                                                 ; N/A          ;
;             |sp[2].sp|                                                                                                                                         ; 9.2 (9.2)            ; 25.5 (25.5)                      ; 16.3 (16.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 63 (63)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|sp[2].sp                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; acl_arb_staging_reg                                              ; N/A          ;
;             |sp[3].sp|                                                                                                                                         ; 34.5 (34.5)          ; 36.0 (36.0)                      ; 1.8 (1.8)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 3 (3)               ; 100 (100)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|sp[3].sp                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; acl_arb_staging_reg                                              ; N/A          ;
;             |sp[4].sp|                                                                                                                                         ; 23.5 (23.5)          ; 24.0 (24.0)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 66 (66)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|sp[4].sp                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; acl_arb_staging_reg                                              ; N/A          ;
;          |avmm_0_.global_out_ic_to_avmavmm_0_rw|                                                                                                               ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_out_ic_to_avmavmm_0_rw                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; acl_ic_to_avm                                                    ; N/A          ;
;          |local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|                                                                                           ; 161.3 (161.3)        ; 601.4 (599.9)                    ; 440.6 (439.1)                                     ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 2 (2)               ; 1594 (1591)               ; 0 (0)         ; 131072            ; 7     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0                                                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_mem2x                                                        ; N/A          ;
;             |acl_mem1x_inst|                                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 131072            ; 7     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|acl_mem1x_inst                                                                                                                                                                                                                                                                                                                                                                                                                             ; acl_mem1x                                                        ; N/A          ;
;                |hld_ram_inst|                                                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 131072            ; 7     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst                                                                                                                                                                                                                                                                                                                                                                                                                ; hld_ram                                                          ; N/A          ;
;                   |GEN_LOWER.hld_ram_lower_inst|                                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 131072            ; 7     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst                                                                                                                                                                                                                                                                                                                                                                                   ; hld_ram_lower                                                    ; N/A          ;
;                      |M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 131072            ; 7     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst                                                                                                                                                                                                                                                                                                                                 ; hld_ram_lower_m20k_simple_dual_port                              ; N/A          ;
;                         |altera_syncram_inst|                                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 131072            ; 7     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst                                                                                                                                                                                                                                                                                                             ; altera_syncram                                                   ; N/A          ;
;                            |auto_generated|                                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 131072            ; 7     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated                                                                                                                                                                                                                                                                                              ; altera_syncram_8s82                                              ; N/A          ;
;                               |altsyncram1|                                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 131072            ; 7     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1                                                                                                                                                                                                                                                                                  ; altsyncram_gea4                                                  ; N/A          ;
;             |acl_reset_handler_clk2x_inst|                                                                                                                     ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst                                                                                                                                                                                                                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;          |local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|                                                                                           ; 5.2 (5.2)            ; 21.5 (21.5)                      ; 16.6 (16.6)                                       ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 1 (1)               ; 45 (45)                   ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0                                                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_mem1x                                                        ; N/A          ;
;             |hld_ram_inst|                                                                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst                                                                                                                                                                                                                                                                                                                                                                                                                               ; hld_ram                                                          ; N/A          ;
;                |GEN_LOWER.hld_ram_lower_inst|                                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst                                                                                                                                                                                                                                                                                                                                                                                                  ; hld_ram_lower                                                    ; N/A          ;
;                   |M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst                                                                                                                                                                                                                                                                                                                                                ; hld_ram_lower_m20k_simple_dual_port                              ; N/A          ;
;                      |altera_syncram_inst|                                                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst                                                                                                                                                                                                                                                                                                                            ; altera_syncram                                                   ; N/A          ;
;                         |auto_generated|                                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated                                                                                                                                                                                                                                                                                                             ; altera_syncram_oo82                                              ; N/A          ;
;                            |altsyncram1|                                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1                                                                                                                                                                                                                                                                                                 ; altsyncram_0ba4                                                  ; N/A          ;
;          |local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|                                                                                           ; 201.5 (40.8)         ; 286.9 (125.9)                    ; 87.2 (86.9)                                       ; 1.7 (1.7)                        ; 160.0 (0.0)          ; 0 (0)               ; 277 (274)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0                                                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_mem1x                                                        ; N/A          ;
;             |hld_ram_inst|                                                                                                                                     ; 160.8 (0.0)          ; 161.0 (0.0)                      ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 160.0 (0.0)          ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst                                                                                                                                                                                                                                                                                                                                                                                                                               ; hld_ram                                                          ; N/A          ;
;                |GEN_ECC.hld_ram_ecc_inst|                                                                                                                      ; 160.8 (0.0)          ; 161.0 (0.0)                      ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 160.0 (0.0)          ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_ECC.hld_ram_ecc_inst                                                                                                                                                                                                                                                                                                                                                                                                      ; hld_ram_ecc                                                      ; N/A          ;
;                   |hld_ram_tall_depth_stitch_inst|                                                                                                             ; 160.8 (0.0)          ; 161.0 (0.0)                      ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 160.0 (0.0)          ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_ECC.hld_ram_ecc_inst|hld_ram_tall_depth_stitch_inst                                                                                                                                                                                                                                                                                                                                                                       ; hld_ram_tall_depth_stitch                                        ; N/A          ;
;                      |GEN_BOT.hld_ram_remaining_width_inst|                                                                                                    ; 160.8 (0.0)          ; 161.0 (0.0)                      ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 160.0 (0.0)          ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_ECC.hld_ram_ecc_inst|hld_ram_tall_depth_stitch_inst|GEN_BOT.hld_ram_remaining_width_inst                                                                                                                                                                                                                                                                                                                                  ; hld_ram_remaining_width                                          ; N/A          ;
;                         |GEN_LEFT.hld_ram_bits_per_enable_inst|                                                                                                ; 160.8 (0.0)          ; 161.0 (0.0)                      ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 160.0 (0.0)          ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_ECC.hld_ram_ecc_inst|hld_ram_tall_depth_stitch_inst|GEN_BOT.hld_ram_remaining_width_inst|GEN_LEFT.hld_ram_bits_per_enable_inst                                                                                                                                                                                                                                                                                            ; hld_ram_bits_per_enable                                          ; N/A          ;
;                            |GEN_LOWER.hld_ram_lower_inst|                                                                                                      ; 160.8 (0.0)          ; 161.0 (0.0)                      ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 160.0 (0.0)          ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_ECC.hld_ram_ecc_inst|hld_ram_tall_depth_stitch_inst|GEN_BOT.hld_ram_remaining_width_inst|GEN_LEFT.hld_ram_bits_per_enable_inst|GEN_LOWER.hld_ram_lower_inst                                                                                                                                                                                                                                                               ; hld_ram_lower                                                    ; N/A          ;
;                               |MLAB.hld_ram_lower_mlab_simple_dual_port_inst|                                                                                  ; 160.8 (0.8)          ; 161.0 (1.0)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 160.0 (0.0)          ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_ECC.hld_ram_ecc_inst|hld_ram_tall_depth_stitch_inst|GEN_BOT.hld_ram_remaining_width_inst|GEN_LEFT.hld_ram_bits_per_enable_inst|GEN_LOWER.hld_ram_lower_inst|MLAB.hld_ram_lower_mlab_simple_dual_port_inst                                                                                                                                                                                                                 ; hld_ram_lower_mlab_simple_dual_port                              ; N/A          ;
;                                  |altdpram_inst|                                                                                                               ; 160.0 (0.0)          ; 160.0 (0.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 160.0 (0.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_ECC.hld_ram_ecc_inst|hld_ram_tall_depth_stitch_inst|GEN_BOT.hld_ram_remaining_width_inst|GEN_LEFT.hld_ram_bits_per_enable_inst|GEN_LOWER.hld_ram_lower_inst|MLAB.hld_ram_lower_mlab_simple_dual_port_inst|altdpram_inst                                                                                                                                                                                                   ; altdpram                                                         ; N/A          ;
;                                     |auto_generated|                                                                                                           ; 160.0 (160.0)        ; 160.0 (160.0)                    ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 160.0 (160.0)        ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_ECC.hld_ram_ecc_inst|hld_ram_tall_depth_stitch_inst|GEN_BOT.hld_ram_remaining_width_inst|GEN_LEFT.hld_ram_bits_per_enable_inst|GEN_LOWER.hld_ram_lower_inst|MLAB.hld_ram_lower_mlab_simple_dual_port_inst|altdpram_inst|auto_generated                                                                                                                                                                                    ; dpram_a282                                                       ; N/A          ;
;          |local_mem_system_aspace66.local_mem_group[0].port1bank0[0].data_ic|                                                                                  ; 3.0 (0.0)            ; 3.1 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].port1bank0[0].data_ic                                                                                                                                                                                                                                                                                                                                                                                                                                   ; atax_internal_ic_17324109639876001677                            ; N/A          ;
;             |a[0].a|                                                                                                                                           ; 3.0 (3.0)            ; 3.1 (3.1)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].port1bank0[0].data_ic|a[0].a                                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_arb2                                                         ; N/A          ;
;          |local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|                                                                                  ; 8.7 (0.0)            ; 10.1 (0.0)                       ; 1.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic                                                                                                                                                                                                                                                                                                                                                                                                                                   ; atax_internal_ic_17068878444380547566                            ; N/A          ;
;             |a[0].a|                                                                                                                                           ; 1.7 (1.7)            ; 2.1 (2.1)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|a[0].a                                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_arb2                                                         ; N/A          ;
;             |s.s_endp|                                                                                                                                         ; 7.0 (0.0)            ; 8.0 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|s.s_endp                                                                                                                                                                                                                                                                                                                                                                                                                          ; acl_ic_slave_endpoint                                            ; N/A          ;
;                |rrp|                                                                                                                                           ; 7.0 (1.3)            ; 8.0 (1.7)                        ; 1.0 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (2)              ; 13 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|s.s_endp|rrp                                                                                                                                                                                                                                                                                                                                                                                                                      ; acl_ic_slave_rrp                                                 ; N/A          ;
;                   |read_fifo|                                                                                                                                  ; 5.7 (5.7)            ; 6.3 (6.3)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|s.s_endp|rrp|read_fifo                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_ll_fifo                                                      ; N/A          ;
;          |local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|                                                                                           ; 23.7 (23.7)          ; 81.3 (79.8)                      ; 58.0 (56.5)                                       ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 8 (8)               ; 231 (228)                 ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0                                                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_mem2x                                                        ; N/A          ;
;             |acl_mem1x_inst|                                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst                                                                                                                                                                                                                                                                                                                                                                                                                             ; acl_mem1x                                                        ; N/A          ;
;                |hld_ram_inst|                                                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst                                                                                                                                                                                                                                                                                                                                                                                                                ; hld_ram                                                          ; N/A          ;
;                   |GEN_LOWER.hld_ram_lower_inst|                                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst                                                                                                                                                                                                                                                                                                                                                                                   ; hld_ram_lower                                                    ; N/A          ;
;                      |M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst                                                                                                                                                                                                                                                                                                                                 ; hld_ram_lower_m20k_simple_dual_port                              ; N/A          ;
;                         |altera_syncram_inst|                                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst                                                                                                                                                                                                                                                                                                             ; altera_syncram                                                   ; N/A          ;
;                            |auto_generated|                                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated                                                                                                                                                                                                                                                                                              ; altera_syncram_1l82                                              ; N/A          ;
;                               |altsyncram1|                                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1                                                                                                                                                                                                                                                                                  ; altsyncram_97a4                                                  ; N/A          ;
;             |acl_reset_handler_clk2x_inst|                                                                                                                     ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst                                                                                                                                                                                                                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;          |local_mem_system_aspace67.local_mem_group[0].port1bank0[0].data_ic|                                                                                  ; 3.6 (0.0)            ; 3.6 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].port1bank0[0].data_ic                                                                                                                                                                                                                                                                                                                                                                                                                                   ; atax_internal_ic_11364079139611906517                            ; N/A          ;
;             |a[0].a|                                                                                                                                           ; 3.6 (3.6)            ; 3.6 (3.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].port1bank0[0].data_ic|a[0].a                                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_arb2                                                         ; N/A          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                 ;
+-------------------------------------------------------+--------------------------+--------------------------+
; Statistic                                             ; |                        ; atax_inst                ;
+-------------------------------------------------------+--------------------------+--------------------------+
; ALMs needed [=A-B+C]                                  ; 8394.5 / 80330 ( 10 % )  ; 8135.5 / 80330 ( 10 % )  ;
;     [A] ALMs used in final placement                  ; 11008.0 / 80330 ( 13 % ) ; 10817.0 / 80330 ( 13 % ) ;
;     [B] Estimate of ALMs recoverable by dense packing ; 2891.5 / 80330 ( 3 % )   ; 2757.5 / 80330 ( 3 % )   ;
;     [C] Estimate of ALMs unavailable                  ; 278.0 / 80330 ( < 1 % )  ; 76.0 / 80330 ( < 1 % )   ;
; ALMs used for memory                                  ; 2330.0                   ; 2330.0                   ;
; Combinational ALUTs                                   ; 7699                     ; 7699                     ;
; Dedicated Logic Registers                             ; 15098 / 321320 ( 4 % )   ; 14697 / 321320 ( 4 % )   ;
; I/O Registers                                         ; 0                        ; 0                        ;
; Block Memory Bits                                     ; 191040                   ; 191040                   ;
; M20Ks                                                 ; 26 / 587 ( 4 % )         ; 26 / 587 ( 4 % )         ;
; DSP Blocks                                            ; 9 / 192 ( 4 % )          ; 9 / 192 ( 4 % )          ;
; Pins                                                  ; 0                        ; 0                        ;
; Virtual Pins                                          ; 401                      ; 0                        ;
; IOPLLs                                                ; 0                        ; 0                        ;
;                                                       ;                          ;                          ;
; Region Placement                                      ; -                        ; -                        ;
;                                                       ;                          ;                          ;
; Partition Ports                                       ;                          ;                          ;
;     -- Input Ports                                    ; 0                        ; 261                      ;
;     -- Output Ports                                   ; 0                        ; 140                      ;
;                                                       ;                          ;                          ;
; Connections                                           ;                          ;                          ;
;     -- Input Connections                              ; 22179                    ; 140                      ;
;     -- Registered Input Connections                   ; 645                      ; 135                      ;
;     -- Output Connections                             ; 140                      ; 22179                    ;
;     -- Registered Output Connections                  ; 140                      ; 16221                    ;
;                                                       ;                          ;                          ;
; Internal Connections                                  ;                          ;                          ;
;     -- Total Connections                              ; 23126                    ; 138403                   ;
;     -- Registered Connections                         ; 927                      ; 89646                    ;
;                                                       ;                          ;                          ;
; External Connections                                  ;                          ;                          ;
;     -- |                                              ; 0                        ; 22319                    ;
;     -- atax_inst                                      ; 22319                    ; 0                        ;
+-------------------------------------------------------+--------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                 ;
+----------------------------------------------------------------------------------------------------+---------+------------------+
; Name                                                                                               ; Fan-Out ; Physical Fan-Out ;
+----------------------------------------------------------------------------------------------------+---------+------------------+
; atax_inst|~GND                                                                                     ; 5650    ; 468              ;
; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|write_2x[1] ; 512     ; 14               ;
+----------------------------------------------------------------------------------------------------+---------+------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+-----------------+-----------------+----------+------------------------+----------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Type       ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M20K blocks ; MLABs ; MIF  ; Location                                                                                                                                                                                                                                                       ; Mixed Port RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+-----------------+-----------------+----------+------------------------+----------------------------------+
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                                                      ; M20K block ; Simple Dual Port ; Single Clock ; 256          ; 96           ; 256          ; 96           ; yes                    ; no                      ; yes                    ; yes                     ; 24576  ; 256                         ; 93                          ; 256                         ; 94                          ; 24064               ; 3           ; 0     ; None ; M20K_X30_Y33_N0, M20K_X30_Y34_N0, M20K_X30_Y35_N0                                                                                                                                                                                                              ; Don't care          ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_15_atax78|thei_llvm_fpga_mem_memdep_15_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                   ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 96           ; 32           ; 96           ; yes                    ; no                      ; no                     ; yes                     ; 3072   ; 32                          ; 94                          ; 32                          ; 94                          ; 3008                ; 0           ; 5     ; None ; LAB_X28_Y33_N0, LAB_X25_Y33_N0, LAB_X23_Y34_N0, LAB_X25_Y30_N0, LAB_X25_Y31_N0                                                                                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_15_atax78|thei_llvm_fpga_mem_memdep_15_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                      ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X28_Y49_N0                                                                                                                                                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_16_atax77|thei_llvm_fpga_mem_memdep_16_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                   ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 96           ; 32           ; 96           ; yes                    ; no                      ; no                     ; yes                     ; 3072   ; 32                          ; 94                          ; 32                          ; 94                          ; 3008                ; 0           ; 5     ; None ; LAB_X17_Y33_N0, LAB_X15_Y33_N0, LAB_X15_Y32_N0, LAB_X23_Y32_N0, LAB_X23_Y33_N0                                                                                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_16_atax77|thei_llvm_fpga_mem_memdep_16_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                      ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X19_Y56_N0                                                                                                                                                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax79|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                   ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 96           ; 32           ; 96           ; yes                    ; no                      ; no                     ; yes                     ; 3072   ; 32                          ; 94                          ; 32                          ; 94                          ; 3008                ; 0           ; 5     ; None ; LAB_X15_Y37_N0, LAB_X15_Y36_N0, LAB_X17_Y38_N0, LAB_X23_Y36_N0, LAB_X19_Y36_N0                                                                                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_18_atax79|thei_llvm_fpga_mem_memdep_18_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                      ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X17_Y53_N0                                                                                                                                                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax72|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                   ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 96           ; 32           ; 96           ; yes                    ; no                      ; no                     ; yes                     ; 3072   ; 32                          ; 94                          ; 32                          ; 94                          ; 3008                ; 0           ; 5     ; None ; LAB_X15_Y38_N0, LAB_X15_Y40_N0, LAB_X15_Y39_N0, LAB_X23_Y37_N0, LAB_X19_Y37_N0                                                                                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_20_atax72|thei_llvm_fpga_mem_memdep_20_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                      ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X25_Y52_N0                                                                                                                                                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_23_atax73|thei_llvm_fpga_mem_memdep_23_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                   ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 96           ; 32           ; 96           ; yes                    ; no                      ; no                     ; yes                     ; 3072   ; 32                          ; 94                          ; 32                          ; 94                          ; 3008                ; 0           ; 5     ; None ; LAB_X17_Y43_N0, LAB_X17_Y44_N0, LAB_X17_Y42_N0, LAB_X19_Y39_N0, LAB_X19_Y40_N0                                                                                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_23_atax73|thei_llvm_fpga_mem_memdep_23_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                      ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X25_Y57_N0                                                                                                                                                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_27_atax74|thei_llvm_fpga_mem_memdep_27_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                   ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 96           ; 32           ; 96           ; yes                    ; no                      ; no                     ; yes                     ; 3072   ; 32                          ; 94                          ; 32                          ; 94                          ; 3008                ; 0           ; 5     ; None ; LAB_X17_Y41_N0, LAB_X17_Y40_N0, LAB_X19_Y42_N0, LAB_X23_Y39_N0, LAB_X23_Y40_N0                                                                                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_27_atax74|thei_llvm_fpga_mem_memdep_27_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                      ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X28_Y54_N0                                                                                                                                                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_32_atax75|thei_llvm_fpga_mem_memdep_32_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                   ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 96           ; 32           ; 96           ; yes                    ; no                      ; no                     ; yes                     ; 3072   ; 32                          ; 94                          ; 32                          ; 94                          ; 3008                ; 0           ; 5     ; None ; LAB_X25_Y37_N0, LAB_X25_Y36_N0, LAB_X23_Y35_N0, LAB_X28_Y35_N0, LAB_X28_Y36_N0                                                                                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_32_atax75|thei_llvm_fpga_mem_memdep_32_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                      ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X28_Y47_N0                                                                                                                                                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_39_atax76|thei_llvm_fpga_mem_memdep_39_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                   ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 96           ; 32           ; 96           ; yes                    ; no                      ; no                     ; yes                     ; 3072   ; 32                          ; 94                          ; 32                          ; 94                          ; 3008                ; 0           ; 5     ; None ; LAB_X25_Y35_N0, LAB_X25_Y32_N0, LAB_X25_Y34_N0, LAB_X28_Y31_N0, LAB_X28_Y32_N0                                                                                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_39_atax76|thei_llvm_fpga_mem_memdep_39_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                      ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X28_Y50_N0                                                                                                                                                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit255_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit255_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit255_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                            ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 288          ; 32           ; 288          ; yes                    ; no                      ; no                     ; no                      ; 9216   ; 32                          ; 256                         ; 32                          ; 256                         ; 8192                ; 0           ; 13    ; None ; LAB_X42_Y31_N0, LAB_X44_Y32_N0, LAB_X44_Y35_N0, LAB_X42_Y32_N0, LAB_X44_Y34_N0, LAB_X42_Y35_N0, LAB_X42_Y34_N0, LAB_X42_Y36_N0, LAB_X44_Y36_N0, LAB_X42_Y38_N0, LAB_X42_Y33_N0, LAB_X42_Y37_N0, LAB_X44_Y37_N0                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist10_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_124_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                         ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 64           ; 32           ; 64           ; yes                    ; no                      ; no                     ; yes                     ; 2048   ; 32                          ; 62                          ; 32                          ; 62                          ; 1984                ; 0           ; 4     ; None ; LAB_X15_Y47_N0, LAB_X15_Y46_N0, LAB_X15_Y45_N0, LAB_X19_Y46_N0                                                                                                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist11_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_155_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                         ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 64           ; 32           ; 64           ; yes                    ; no                      ; no                     ; yes                     ; 2048   ; 32                          ; 62                          ; 32                          ; 62                          ; 1984                ; 0           ; 4     ; None ; LAB_X15_Y41_N0, LAB_X15_Y43_N0, LAB_X15_Y42_N0, LAB_X13_Y42_N0                                                                                                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist13_i_arrayidx73_1_atax0_dupName_0_trunc_sel_x_b_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 64           ; 32           ; 64           ; yes                    ; no                      ; no                     ; no                      ; 2048   ; 32                          ; 62                          ; 32                          ; 62                          ; 1984                ; 0           ; 4     ; None ; LAB_X13_Y40_N0, LAB_X13_Y37_N0, LAB_X13_Y38_N0, LAB_X13_Y39_N0                                                                                                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist14_i_arrayidx7132_atax0_shift_join_x_q_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                          ; MLAB       ; Simple Dual Port ; Single Clock ; 16           ; 64           ; 16           ; 64           ; yes                    ; no                      ; no                     ; yes                     ; 1024   ; 16                          ; 64                          ; 16                          ; 64                          ; 1024                ; 0           ; 4     ; None ; LAB_X28_Y39_N0, LAB_X28_Y38_N0, LAB_X28_Y34_N0, LAB_X28_Y37_N0                                                                                                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist15_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                            ; M20K block ; Simple Dual Port ; Single Clock ; --           ; --           ; 64           ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 64     ; --                          ; --                          ; 64                          ; 1                           ; 64                  ; 1           ; 0     ; None ; M20K_X30_Y43_N0                                                                                                                                                                                                                                                ; Don't care          ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist16_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                             ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; yes                     ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X25_Y49_N0                                                                                                                                                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist17_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                            ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; yes                     ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X28_Y53_N0                                                                                                                                                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist18_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                            ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; yes                     ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X25_Y59_N0                                                                                                                                                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist19_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_163_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                            ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; yes                     ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X23_Y60_N0                                                                                                                                                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist1_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_2_tpl_186_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM                                                                                                                                                                                                         ; M20K block ; Simple Dual Port ; Single Clock ; 256          ; 32           ; 256          ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 8192   ; 256                         ; 31                          ; 256                         ; 32                          ; 8192                ; 1           ; 0     ; None ; M20K_X30_Y32_N0                                                                                                                                                                                                                                                ; Don't care          ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist20_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_194_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                            ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; yes                     ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X23_Y62_N0                                                                                                                                                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist21_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_225_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                            ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; yes                     ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X28_Y60_N0                                                                                                                                                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist28_i_masked_atax71_q_256_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                                         ; M20K block ; Simple Dual Port ; Single Clock ; --           ; --           ; 256          ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 256    ; --                          ; --                          ; 256                         ; 1                           ; 256                 ; 1           ; 0     ; None ; M20K_X40_Y43_N0                                                                                                                                                                                                                                                ; Don't care          ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist29_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                           ; MLAB       ; Simple Dual Port ; Single Clock ; 16           ; 32           ; 16           ; 32           ; yes                    ; no                      ; no                     ; no                      ; 512    ; 16                          ; 32                          ; 16                          ; 32                          ; 512                 ; 0           ; 2     ; None ; LAB_X28_Y40_N0, LAB_X28_Y42_N0                                                                                                                                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist2_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_3_tpl_155_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM                                                                                                                                                                                                         ; M20K block ; Simple Dual Port ; Single Clock ; 256          ; 32           ; 256          ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 8192   ; 256                         ; 31                          ; 256                         ; 32                          ; 8192                ; 1           ; 0     ; None ; M20K_X30_Y36_N0                                                                                                                                                                                                                                                ; Don't care          ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist30_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                          ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; no                     ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 0           ; 2     ; None ; LAB_X25_Y43_N0, LAB_X23_Y43_N0                                                                                                                                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist31_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                          ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; no                     ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 0           ; 2     ; None ; LAB_X23_Y44_N0, LAB_X25_Y44_N0                                                                                                                                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist32_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                         ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; no                     ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 0           ; 2     ; None ; LAB_X17_Y49_N0, LAB_X19_Y49_N0                                                                                                                                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist33_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                         ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; no                     ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 0           ; 2     ; None ; LAB_X15_Y48_N0, LAB_X13_Y48_N0                                                                                                                                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist34_i_llvm_fpga_pop_i32_i_334_pop22_atax4_out_data_out_163_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                         ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 0           ; 2     ; None ; LAB_X15_Y44_N0, LAB_X13_Y43_N0                                                                                                                                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist3_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_4_tpl_124_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM                                                                                                                                                                                                         ; M20K block ; Simple Dual Port ; Single Clock ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 4096   ; 128                         ; 31                          ; 128                         ; 32                          ; 4096                ; 1           ; 0     ; None ; M20K_X30_Y37_N0                                                                                                                                                                                                                                                ; Don't care          ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist43_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                         ; M20K block ; Simple Dual Port ; Single Clock ; --           ; --           ; 64           ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 64     ; --                          ; --                          ; 64                          ; 1                           ; 64                  ; 1           ; 0     ; None ; M20K_X30_Y48_N0                                                                                                                                                                                                                                                ; Don't care          ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist44_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                          ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; yes                     ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X28_Y52_N0                                                                                                                                                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist45_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                         ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; yes                     ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X28_Y55_N0                                                                                                                                                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist46_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                         ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; yes                     ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X28_Y57_N0                                                                                                                                                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist47_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_163_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                         ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; yes                     ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X28_Y56_N0                                                                                                                                                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist48_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_194_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                         ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; yes                     ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X23_Y59_N0                                                                                                                                                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist49_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_225_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                         ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; yes                     ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X17_Y59_N0                                                                                                                                                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM                                                                                                                                                                                                          ; M20K block ; Simple Dual Port ; Single Clock ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 4096   ; 128                         ; 31                          ; 128                         ; 32                          ; 4096                ; 1           ; 0     ; None ; M20K_X30_Y39_N0                                                                                                                                                                                                                                                ; Don't care          ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist50_i_first_cleanup_xor_atax35_q_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                 ; MLAB       ; Simple Dual Port ; Single Clock ; 16           ; 1            ; 16           ; 1            ; yes                    ; no                      ; no                     ; yes                     ; 16     ; 16                          ; 1                           ; 16                          ; 1                           ; 16                  ; 0           ; 1     ; None ; LAB_X28_Y41_N0                                                                                                                                                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist51_i_first_cleanup_xor_atax35_q_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; yes                     ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X28_Y45_N0                                                                                                                                                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist52_i_first_cleanup_xor_atax35_q_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; yes                     ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X28_Y48_N0                                                                                                                                                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist53_i_first_cleanup_xor_atax35_q_101_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                               ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; yes                     ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X25_Y50_N0                                                                                                                                                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist54_i_first_cleanup_xor_atax35_q_132_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                               ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; yes                     ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X23_Y51_N0                                                                                                                                                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist55_i_first_cleanup_xor_atax35_q_163_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                               ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; yes                     ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X19_Y52_N0                                                                                                                                                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist56_i_first_cleanup_xor_atax35_q_194_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                               ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; yes                     ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X25_Y54_N0                                                                                                                                                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist57_i_first_cleanup_xor_atax35_q_225_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                               ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; yes                     ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X25_Y55_N0                                                                                                                                                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist5_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_6_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM                                                                                                                                                                                                          ; M20K block ; Simple Dual Port ; Single Clock ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048   ; 64                          ; 31                          ; 64                          ; 32                          ; 2048                ; 1           ; 0     ; None ; M20K_X30_Y38_N0                                                                                                                                                                                                                                                ; Don't care          ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist6_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_7_tpl_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                           ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; no                     ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 0           ; 2     ; None ; LAB_X42_Y39_N0, LAB_X44_Y39_N0                                                                                                                                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist7_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_31_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                           ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 64           ; 32           ; 64           ; yes                    ; no                      ; no                     ; yes                     ; 2048   ; 32                          ; 62                          ; 32                          ; 62                          ; 1984                ; 0           ; 4     ; None ; LAB_X25_Y40_N0, LAB_X25_Y39_N0, LAB_X25_Y38_N0, LAB_X25_Y42_N0                                                                                                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist8_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                           ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 64           ; 32           ; 64           ; yes                    ; no                      ; no                     ; yes                     ; 2048   ; 32                          ; 62                          ; 32                          ; 62                          ; 1984                ; 0           ; 4     ; None ; LAB_X19_Y44_N0, LAB_X19_Y43_N0, LAB_X23_Y42_N0, LAB_X19_Y41_N0                                                                                                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist9_i_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax20_atax0_aunroll_x_out_dest_data_out_0_0_2_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                           ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 64           ; 32           ; 64           ; yes                    ; no                      ; no                     ; yes                     ; 2048   ; 32                          ; 62                          ; 32                          ; 62                          ; 1984                ; 0           ; 4     ; None ; LAB_X17_Y47_N0, LAB_X17_Y46_N0, LAB_X17_Y45_N0, LAB_X17_Y48_N0                                                                                                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                               ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 0           ; 2     ; None ; LAB_X28_Y8_N0, LAB_X28_Y9_N0                                                                                                                                                                                                                                   ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                              ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 64           ; 32           ; 64           ; yes                    ; no                      ; no                     ; yes                     ; 2048   ; 32                          ; 62                          ; 32                          ; 62                          ; 1984                ; 0           ; 4     ; None ; LAB_X6_Y13_N0, LAB_X6_Y12_N0, LAB_X6_Y11_N0, LAB_X9_Y11_N0                                                                                                                                                                                                     ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                  ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X6_Y7_N0                                                                                                                                                                                                                                                   ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax5_atax6|thei_llvm_fpga_mem_unnamed_atax5_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                  ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X19_Y5_N0                                                                                                                                                                                                                                                  ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                             ; M20K block ; Simple Dual Port ; Single Clock ; 64           ; 64           ; 64           ; 64           ; yes                    ; no                      ; yes                    ; yes                     ; 4096   ; 64                          ; 5                           ; 64                          ; 6                           ; 384                 ; 1           ; 0     ; None ; M20K_X20_Y13_N0                                                                                                                                                                                                                                                ; Don't care          ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp114_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                                          ; M20K block ; Simple Dual Port ; Single Clock ; --           ; --           ; 64           ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 64     ; --                          ; --                          ; 64                          ; 1                           ; 64                  ; 1           ; 0     ; None ; M20K_X8_Y9_N0                                                                                                                                                                                                                                                  ; Don't care          ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist2_i_idxprom_atax4_vt_join_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                                     ; M20K block ; Simple Dual Port ; Single Clock ; 64           ; 64           ; 64           ; 64           ; yes                    ; no                      ; yes                    ; yes                     ; 4096   ; 64                          ; 55                          ; 64                          ; 56                          ; 3584                ; 2           ; 0     ; None ; M20K_X8_Y12_N0, M20K_X8_Y11_N0                                                                                                                                                                                                                                 ; Don't care          ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                                                        ; M20K block ; Simple Dual Port ; Single Clock ; 64           ; 65           ; 64           ; 65           ; yes                    ; no                      ; yes                    ; yes                     ; 4160   ; 64                          ; 9                           ; 64                          ; 10                          ; 640                 ; 1           ; 0     ; None ; M20K_X20_Y17_N0                                                                                                                                                                                                                                                ; Don't care          ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                                                        ; M20K block ; Simple Dual Port ; Single Clock ; 64           ; 2            ; 64           ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 128    ; 64                          ; 1                           ; 64                          ; 2                           ; 128                 ; 1           ; 0     ; None ; M20K_X20_Y8_N0                                                                                                                                                                                                                                                 ; Don't care          ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                             ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 0           ; 2     ; None ; LAB_X25_Y8_N0, LAB_X25_Y9_N0                                                                                                                                                                                                                                   ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                            ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 64           ; 32           ; 64           ; yes                    ; no                      ; no                     ; yes                     ; 2048   ; 32                          ; 62                          ; 32                          ; 62                          ; 1984                ; 0           ; 4     ; None ; LAB_X19_Y19_N0, LAB_X13_Y18_N0, LAB_X13_Y17_N0, LAB_X13_Y16_N0                                                                                                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X19_Y7_N0                                                                                                                                                                                                                                                  ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X28_Y22_N0                                                                                                                                                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                             ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 0           ; 2     ; None ; LAB_X25_Y12_N0, LAB_X25_Y13_N0                                                                                                                                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                            ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 64           ; 32           ; 64           ; yes                    ; no                      ; no                     ; yes                     ; 2048   ; 32                          ; 62                          ; 32                          ; 62                          ; 1984                ; 0           ; 4     ; None ; LAB_X17_Y20_N0, LAB_X17_Y19_N0, LAB_X17_Y18_N0, LAB_X19_Y18_N0                                                                                                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X15_Y8_N0                                                                                                                                                                                                                                                  ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X25_Y22_N0                                                                                                                                                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                             ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 0           ; 2     ; None ; LAB_X25_Y14_N0, LAB_X23_Y14_N0                                                                                                                                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                            ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 64           ; 32           ; 64           ; yes                    ; no                      ; no                     ; yes                     ; 2048   ; 32                          ; 62                          ; 32                          ; 62                          ; 1984                ; 0           ; 4     ; None ; LAB_X13_Y21_N0, LAB_X13_Y19_N0, LAB_X11_Y16_N0, LAB_X11_Y15_N0                                                                                                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X23_Y8_N0                                                                                                                                                                                                                                                  ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax12_atax8|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X25_Y21_N0                                                                                                                                                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                             ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 0           ; 2     ; None ; LAB_X28_Y12_N0, LAB_X28_Y15_N0                                                                                                                                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                            ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 64           ; 32           ; 64           ; yes                    ; no                      ; no                     ; yes                     ; 2048   ; 32                          ; 62                          ; 32                          ; 62                          ; 1984                ; 0           ; 4     ; None ; LAB_X15_Y22_N0, LAB_X15_Y21_N0, LAB_X15_Y20_N0, LAB_X13_Y20_N0                                                                                                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X15_Y5_N0                                                                                                                                                                                                                                                  ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax13_atax9|thei_llvm_fpga_mem_unnamed_atax13_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X25_Y20_N0                                                                                                                                                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                            ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 0           ; 2     ; None ; LAB_X28_Y14_N0, LAB_X28_Y13_N0                                                                                                                                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                           ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 64           ; 32           ; 64           ; yes                    ; no                      ; no                     ; yes                     ; 2048   ; 32                          ; 62                          ; 32                          ; 62                          ; 1984                ; 0           ; 4     ; None ; LAB_X4_Y16_N0, LAB_X4_Y19_N0, LAB_X4_Y17_N0, LAB_X2_Y17_N0                                                                                                                                                                                                     ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                               ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X15_Y10_N0                                                                                                                                                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax14_atax10|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                               ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X11_Y8_N0                                                                                                                                                                                                                                                  ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                               ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 0           ; 2     ; None ; LAB_X28_Y10_N0, LAB_X25_Y10_N0                                                                                                                                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                              ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 64           ; 32           ; 64           ; yes                    ; no                      ; no                     ; yes                     ; 2048   ; 32                          ; 62                          ; 32                          ; 62                          ; 1984                ; 0           ; 4     ; None ; LAB_X15_Y19_N0, LAB_X15_Y18_N0, LAB_X15_Y17_N0, LAB_X17_Y17_N0                                                                                                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                  ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X19_Y9_N0                                                                                                                                                                                                                                                  ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                  ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X23_Y17_N0                                                                                                                                                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                               ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 0           ; 2     ; None ; LAB_X25_Y15_N0, LAB_X25_Y17_N0                                                                                                                                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                              ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 64           ; 32           ; 64           ; yes                    ; no                      ; no                     ; yes                     ; 2048   ; 32                          ; 62                          ; 32                          ; 62                          ; 1984                ; 0           ; 4     ; None ; LAB_X2_Y19_N0, LAB_X9_Y15_N0, LAB_X9_Y16_N0, LAB_X9_Y14_N0                                                                                                                                                                                                     ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                  ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X19_Y10_N0                                                                                                                                                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax4|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                  ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X17_Y14_N0                                                                                                                                                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                               ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 0           ; 2     ; None ; LAB_X28_Y11_N0, LAB_X25_Y11_N0                                                                                                                                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                              ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 64           ; 32           ; 64           ; yes                    ; no                      ; no                     ; yes                     ; 2048   ; 32                          ; 62                          ; 32                          ; 62                          ; 1984                ; 0           ; 4     ; None ; LAB_X4_Y22_N0, LAB_X4_Y18_N0, LAB_X6_Y16_N0, LAB_X6_Y15_N0                                                                                                                                                                                                     ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                  ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X15_Y6_N0                                                                                                                                                                                                                                                  ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                  ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X25_Y6_N0                                                                                                                                                                                                                                                  ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter17112_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit179_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit179_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit179_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 256          ; 32           ; 256          ; yes                    ; no                      ; no                     ; yes                     ; 8192   ; 32                          ; 47                          ; 32                          ; 47                          ; 1504                ; 0           ; 3     ; None ; LAB_X44_Y11_N0, LAB_X44_Y9_N0, LAB_X44_Y7_N0                                                                                                                                                                                                                   ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter17112_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter17112_atax0_aunroll_x|redist5_i_idxprom27_atax4_vt_join_q_5_mem_dmem|auto_generated|altsyncram1|ALTDPRAM_INSTANCE                                                                                                                                                                                          ; MLAB       ; Simple Dual Port ; Single Clock ; 3            ; 64           ; 3            ; 64           ; yes                    ; no                      ; no                     ; no                      ; 192    ; 3                           ; 6                           ; 3                           ; 6                           ; 18                  ; 0           ; 1     ; None ; LAB_X44_Y12_N0                                                                                                                                                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter17112_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter17112_atax0_aunroll_x|redist6_i_arrayidx2812_atax5_vt_join_q_5_mem_dmem|auto_generated|altsyncram1|ALTDPRAM_INSTANCE                                                                                                                                                                                       ; MLAB       ; Simple Dual Port ; Single Clock ; 3            ; 64           ; 3            ; 64           ; yes                    ; no                      ; no                     ; no                      ; 192    ; 3                           ; 6                           ; 3                           ; 6                           ; 18                  ; 0           ; 1     ; None ; LAB_X44_Y10_N0                                                                                                                                                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit201_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit201_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit201_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                         ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 320          ; 32           ; 320          ; yes                    ; no                      ; no                     ; yes                     ; 10240  ; 32                          ; 48                          ; 32                          ; 48                          ; 1536                ; 0           ; 3     ; None ; LAB_X50_Y12_N0, LAB_X48_Y12_N0, LAB_X47_Y12_N0                                                                                                                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|redist18_i_llvm_fpga_pop_p67f32_arrayidx2812130_pop43_atax34_out_data_out_4_mem_dmem|auto_generated|altsyncram1|ALTDPRAM_INSTANCE                                                                                                                                                                        ; MLAB       ; Simple Dual Port ; Single Clock ; 3            ; 64           ; 3            ; 64           ; yes                    ; no                      ; no                     ; yes                     ; 192    ; 3                           ; 6                           ; 3                           ; 6                           ; 18                  ; 0           ; 1     ; None ; LAB_X50_Y10_N0                                                                                                                                                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|redist19_i_llvm_fpga_pop_p67f32_arrayidx2812130_pop43_atax34_out_data_out_9_mem_dmem|auto_generated|altsyncram1|ALTDPRAM_INSTANCE                                                                                                                                                                        ; MLAB       ; Simple Dual Port ; Single Clock ; 4            ; 64           ; 4            ; 64           ; yes                    ; no                      ; no                     ; no                      ; 256    ; 4                           ; 6                           ; 4                           ; 6                           ; 24                  ; 0           ; 1     ; None ; LAB_X53_Y10_N0                                                                                                                                                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|redist20_i_llvm_fpga_pop_i64_idxprom27128_pop42_atax10_out_data_out_4_mem_dmem|auto_generated|altsyncram1|ALTDPRAM_INSTANCE                                                                                                                                                                              ; MLAB       ; Simple Dual Port ; Single Clock ; 3            ; 64           ; 3            ; 64           ; yes                    ; no                      ; no                     ; yes                     ; 192    ; 3                           ; 6                           ; 3                           ; 6                           ; 18                  ; 0           ; 1     ; None ; LAB_X42_Y10_N0                                                                                                                                                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|redist21_i_llvm_fpga_pop_i64_idxprom27128_pop42_atax10_out_data_out_9_mem_dmem|auto_generated|altsyncram1|ALTDPRAM_INSTANCE                                                                                                                                                                              ; MLAB       ; Simple Dual Port ; Single Clock ; 4            ; 64           ; 4            ; 64           ; yes                    ; no                      ; no                     ; no                      ; 256    ; 4                           ; 6                           ; 4                           ; 6                           ; 24                  ; 0           ; 1     ; None ; LAB_X50_Y13_N0                                                                                                                                                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter18915_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter18915_atax0_aunroll_x|redist4_sync_together97_aunroll_x_in_c0_eni7_3_tpl_6_mem_dmem|auto_generated|altsyncram1|ALTDPRAM_INSTANCE                                                                                                                                                                                               ; MLAB       ; Simple Dual Port ; Single Clock ; 5            ; 32           ; 5            ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 160    ; 5                           ; 32                          ; 5                           ; 32                          ; 160                 ; 0           ; 2     ; None ; LAB_X48_Y8_N0, LAB_X48_Y9_N0                                                                                                                                                                                                                                   ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                   ; MLAB       ; Simple Dual Port ; Single Clock ; 16           ; 66           ; 16           ; 66           ; yes                    ; no                      ; no                     ; yes                     ; 1056   ; 16                          ; 8                           ; 16                          ; 8                           ; 128                 ; 0           ; 1     ; None ; LAB_X48_Y18_N0                                                                                                                                                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter212_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit216_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit216_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit216_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                               ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 64           ; 32           ; 64           ; yes                    ; no                      ; no                     ; yes                     ; 2048   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 0           ; 2     ; None ; LAB_X44_Y16_N0, LAB_X42_Y16_N0                                                                                                                                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist1_stall_entry_o6_9_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                            ; MLAB       ; Simple Dual Port ; Single Clock ; 16           ; 1            ; 16           ; 1            ; yes                    ; no                      ; no                     ; yes                     ; 16     ; 16                          ; 1                           ; 16                          ; 1                           ; 16                  ; 0           ; 1     ; None ; LAB_X47_Y17_N0                                                                                                                                                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit236_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit236_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit236_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                         ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 48           ; 32           ; 48           ; yes                    ; no                      ; no                     ; yes                     ; 1536   ; 32                          ; 3                           ; 32                          ; 3                           ; 96                  ; 0           ; 1     ; None ; LAB_X50_Y26_N0                                                                                                                                                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|redist17_i_llvm_fpga_pop_f32_pop52_atax22_out_data_out_5_mem_dmem|auto_generated|altsyncram1|ALTDPRAM_INSTANCE                                                                                                                                                                                           ; MLAB       ; Simple Dual Port ; Single Clock ; 3            ; 32           ; 3            ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 96     ; 3                           ; 32                          ; 3                           ; 32                          ; 96                  ; 0           ; 2     ; None ; LAB_X47_Y20_N0, LAB_X47_Y19_N0                                                                                                                                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter22416_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter22416_atax0_aunroll_x|redist9_i_memcoalesce_bitcast_atax_fpgaunique_42_atax11_vt_join_q_8_mem_dmem|auto_generated|altsyncram1|ALTDPRAM_INSTANCE                                                                                                                                                                                ; MLAB       ; Simple Dual Port ; Single Clock ; 7            ; 64           ; 7            ; 64           ; yes                    ; no                      ; no                     ; yes                     ; 448    ; 7                           ; 3                           ; 7                           ; 3                           ; 21                  ; 0           ; 1     ; None ; LAB_X42_Y19_N0                                                                                                                                                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                                                         ; M20K block ; Simple Dual Port ; Single Clock ; 512          ; 256          ; 512          ; 256          ; yes                    ; no                      ; yes                    ; yes                     ; 131072 ; 512                         ; 255                         ; 512                         ; 256                         ; 131072              ; 7           ; 0     ; None ; M20K_X30_Y21_N0, M20K_X30_Y17_N0, M20K_X30_Y18_N0, M20K_X30_Y16_N0, M20K_X30_Y22_N0, M20K_X30_Y20_N0, M20K_X30_Y19_N0                                                                                                                                          ; Don't care          ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide            ;
; atax_inst|atax_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                                                                        ; M20K block ; Simple Dual Port ; Single Clock ; 512          ; 32           ; 512          ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 16384  ; 64                          ; 31                          ; 64                          ; 32                          ; 2048                ; 1           ; 0     ; None ; M20K_X40_Y11_N0                                                                                                                                                                                                                                                ; Don't care          ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM ;
; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_ECC.hld_ram_ecc_inst|hld_ram_tall_depth_stitch_inst|GEN_BOT.hld_ram_remaining_width_inst|GEN_LEFT.hld_ram_bits_per_enable_inst|GEN_LOWER.hld_ram_lower_inst|MLAB.hld_ram_lower_mlab_simple_dual_port_inst|altdpram_inst|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                    ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 320          ; 32           ; 320          ; yes                    ; no                      ; no                     ; yes                     ; 10240  ; 32                          ; 256                         ; 32                          ; 256                         ; 8192                ; 0           ; 16    ; None ; LAB_X44_Y31_N0, LAB_X44_Y30_N0, LAB_X44_Y22_N0, LAB_X44_Y24_N0, LAB_X44_Y26_N0, LAB_X42_Y24_N0, LAB_X42_Y25_N0, LAB_X48_Y23_N0, LAB_X44_Y21_N0, LAB_X48_Y24_N0, LAB_X44_Y25_N0, LAB_X42_Y20_N0, LAB_X44_Y23_N0, LAB_X42_Y22_N0, LAB_X42_Y30_N0, LAB_X48_Y27_N0 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                                                         ; M20K block ; Simple Dual Port ; Single Clock ; 512          ; 32           ; 512          ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 16384  ; 64                          ; 31                          ; 64                          ; 32                          ; 2048                ; 1           ; 0     ; None ; M20K_X40_Y14_N0                                                                                                                                                                                                                                                ; Old data            ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+-----------------+-----------------+----------+------------------------+----------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Physical RAM Information                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------+-------------------------+-------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Physical RAM Location ; Physical RAM Usage Bits ; Physical RAM Usage Percentage ; Logical RAM Name                                                                                                                                                                                                                                                                                                                            ;
+-----------------------+-------------------------+-------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; M20K_X30_Y43_N0       ; 64                      ; 0.3                           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist15_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM                                    ;
; M20K_X30_Y48_N0       ; 64                      ; 0.3                           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist43_i_llvm_fpga_pipeline_keep_going_atax2_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM                                 ;
; M20K_X8_Y9_N0         ; 64                      ; 0.3                           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp114_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM                                                                  ;
; M20K_X20_Y8_N0        ; 128                     ; 0.6                           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM                                                                                ;
; M20K_X40_Y43_N0       ; 256                     ; 1.2                           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist28_i_masked_atax71_q_256_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM                                                                 ;
; M20K_X20_Y13_N0       ; 384                     ; 1.9                           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM                                                     ;
; M20K_X20_Y17_N0       ; 640                     ; 3.1                           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM                                                                                ;
; M20K_X8_Y11_N0        ; 1024                    ; 5.0                           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist2_i_idxprom_atax4_vt_join_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM                                                             ;
; M20K_X30_Y38_N0       ; 2048                    ; 10.0                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist5_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_6_tpl_62_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM  ;
; M20K_X40_Y11_N0       ; 2048                    ; 10.0                          ; atax_inst|atax_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                                                                ;
; M20K_X40_Y14_N0       ; 2048                    ; 10.0                          ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                                                 ;
; M20K_X8_Y12_N0        ; 2560                    ; 12.5                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist2_i_idxprom_atax4_vt_join_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM                                                             ;
; M20K_X30_Y35_N0       ; 3584                    ; 17.5                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM                                                                              ;
; M20K_X30_Y37_N0       ; 4096                    ; 20.0                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist3_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_4_tpl_124_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM ;
; M20K_X30_Y39_N0       ; 4096                    ; 20.0                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist4_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_5_tpl_93_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM  ;
; M20K_X30_Y19_N0       ; 8192                    ; 40.0                          ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                                                 ;
; M20K_X30_Y32_N0       ; 8192                    ; 40.0                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist1_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_2_tpl_186_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM ;
; M20K_X30_Y36_N0       ; 8192                    ; 40.0                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|theredist2_i_sfc_s_c0_in_for_body69_ataxs_c0_enter24413_atax58_aunroll_x_out_c0_exit255_3_tpl_155_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM ;
; M20K_X30_Y33_N0       ; 10240                   ; 50.0                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM                                                                              ;
; M20K_X30_Y34_N0       ; 10240                   ; 50.0                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_aunroll_x|thebb_atax_B12_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM                                                                              ;
; M20K_X30_Y16_N0       ; 20480                   ; 100.0                         ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                                                 ;
; M20K_X30_Y17_N0       ; 20480                   ; 100.0                         ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                                                 ;
; M20K_X30_Y18_N0       ; 20480                   ; 100.0                         ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                                                 ;
; M20K_X30_Y20_N0       ; 20480                   ; 100.0                         ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                                                 ;
; M20K_X30_Y21_N0       ; 20480                   ; 100.0                         ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                                                 ;
; M20K_X30_Y22_N0       ; 20480                   ; 100.0                         ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                                                 ;
+-----------------------+-------------------------+-------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: This table shows up to 500 physical rams that are least utilized. You can change this number by setting PHYSICAL_RAM_RPT_MAX_ROW in qsf file.


+----------------------------------------------+
; Fitter DSP Block Usage Summary               ;
+--------------------------------+-------------+
; Statistic                      ; Number Used ;
+--------------------------------+-------------+
; Floating Point Sum of Products ; 9           ;
; Total number of DSP blocks     ; 9           ;
;                                ;             ;
+--------------------------------+-------------+


+----------------+
; Place Messages ;
+----------------+
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 20.4.0 Build 72 12/14/2020 SC Pro Edition
    Info: Processing started: Wed Dec 13 00:30:30 2023
    Info: System process ID: 464973
Info: Command: quartus_fit --read_settings_files=on --write_settings_files=off quartus_compile -c quartus_compile
Info: Using INI file /home/slowe8/HLSDataset/polybench/atax/src/atax_15.prj/quartus/quartus.ini
Info: qfit2_default_script.tcl version: #1
Info: Project  = quartus_compile
Info: Revision = quartus_compile
Info (11165): Fitter preparation operations ending: elapsed time is 00:00:27
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:25
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:15
Info (11888): Total time spent on timing analysis during Placement is 3.05 seconds.


