// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition"

// DATE "08/16/2024 20:36:04"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Arquitetura (
	InputA,
	InputB,
	clock50Mhz,
	reset,
	PrStateLed,
	NxStateLed,
	InputASsdU,
	InputASsdD,
	InputBSsdU,
	InputBSsdD,
	AluOutSsdU,
	AluOutSsdD);
input 	[3:0] InputA;
input 	[3:0] InputB;
input 	clock50Mhz;
input 	reset;
output 	[2:0] PrStateLed;
output 	[2:0] NxStateLed;
output 	[6:0] InputASsdU;
output 	[6:0] InputASsdD;
output 	[6:0] InputBSsdU;
output 	[6:0] InputBSsdD;
output 	[6:0] AluOutSsdU;
output 	[6:0] AluOutSsdD;

// Design Ports Information
// PrStateLed[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PrStateLed[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PrStateLed[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// NxStateLed[0]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// NxStateLed[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// NxStateLed[2]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InputASsdU[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InputASsdU[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InputASsdU[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InputASsdU[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InputASsdU[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InputASsdU[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InputASsdU[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InputASsdD[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InputASsdD[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InputASsdD[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InputASsdD[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InputASsdD[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InputASsdD[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InputASsdD[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InputBSsdU[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InputBSsdU[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InputBSsdU[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InputBSsdU[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InputBSsdU[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InputBSsdU[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InputBSsdU[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InputBSsdD[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InputBSsdD[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InputBSsdD[2]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InputBSsdD[3]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InputBSsdD[4]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InputBSsdD[5]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InputBSsdD[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AluOutSsdU[0]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AluOutSsdU[1]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AluOutSsdU[2]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AluOutSsdU[3]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AluOutSsdU[4]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AluOutSsdU[5]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AluOutSsdU[6]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AluOutSsdD[0]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AluOutSsdD[1]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AluOutSsdD[2]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AluOutSsdD[3]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AluOutSsdD[4]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AluOutSsdD[5]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AluOutSsdD[6]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InputA[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InputA[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InputA[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InputA[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InputB[0]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InputB[1]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InputB[3]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InputB[2]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock50Mhz	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("atv04_min_1200mv_0c_v_fast.sdo");
// synopsys translate_on

wire \PrStateLed[0]~output_o ;
wire \PrStateLed[1]~output_o ;
wire \PrStateLed[2]~output_o ;
wire \NxStateLed[0]~output_o ;
wire \NxStateLed[1]~output_o ;
wire \NxStateLed[2]~output_o ;
wire \InputASsdU[0]~output_o ;
wire \InputASsdU[1]~output_o ;
wire \InputASsdU[2]~output_o ;
wire \InputASsdU[3]~output_o ;
wire \InputASsdU[4]~output_o ;
wire \InputASsdU[5]~output_o ;
wire \InputASsdU[6]~output_o ;
wire \InputASsdD[0]~output_o ;
wire \InputASsdD[1]~output_o ;
wire \InputASsdD[2]~output_o ;
wire \InputASsdD[3]~output_o ;
wire \InputASsdD[4]~output_o ;
wire \InputASsdD[5]~output_o ;
wire \InputASsdD[6]~output_o ;
wire \InputBSsdU[0]~output_o ;
wire \InputBSsdU[1]~output_o ;
wire \InputBSsdU[2]~output_o ;
wire \InputBSsdU[3]~output_o ;
wire \InputBSsdU[4]~output_o ;
wire \InputBSsdU[5]~output_o ;
wire \InputBSsdU[6]~output_o ;
wire \InputBSsdD[0]~output_o ;
wire \InputBSsdD[1]~output_o ;
wire \InputBSsdD[2]~output_o ;
wire \InputBSsdD[3]~output_o ;
wire \InputBSsdD[4]~output_o ;
wire \InputBSsdD[5]~output_o ;
wire \InputBSsdD[6]~output_o ;
wire \AluOutSsdU[0]~output_o ;
wire \AluOutSsdU[1]~output_o ;
wire \AluOutSsdU[2]~output_o ;
wire \AluOutSsdU[3]~output_o ;
wire \AluOutSsdU[4]~output_o ;
wire \AluOutSsdU[5]~output_o ;
wire \AluOutSsdU[6]~output_o ;
wire \AluOutSsdD[0]~output_o ;
wire \AluOutSsdD[1]~output_o ;
wire \AluOutSsdD[2]~output_o ;
wire \AluOutSsdD[3]~output_o ;
wire \AluOutSsdD[4]~output_o ;
wire \AluOutSsdD[5]~output_o ;
wire \AluOutSsdD[6]~output_o ;
wire \clock50Mhz~input_o ;
wire \clock50Mhz~inputclkctrl_outclk ;
wire \entrada01|clk1Hz|counter[0]~32_combout ;
wire \reset~input_o ;
wire \entrada01|clk1Hz|counter[0]~33 ;
wire \entrada01|clk1Hz|counter[1]~34_combout ;
wire \entrada01|clk1Hz|counter[1]~35 ;
wire \entrada01|clk1Hz|counter[2]~36_combout ;
wire \entrada01|clk1Hz|counter[2]~37 ;
wire \entrada01|clk1Hz|counter[3]~38_combout ;
wire \entrada01|clk1Hz|counter[3]~39 ;
wire \entrada01|clk1Hz|counter[4]~40_combout ;
wire \entrada01|clk1Hz|counter[4]~41 ;
wire \entrada01|clk1Hz|counter[5]~42_combout ;
wire \entrada01|clk1Hz|counter[5]~43 ;
wire \entrada01|clk1Hz|counter[6]~44_combout ;
wire \entrada01|clk1Hz|counter[6]~45 ;
wire \entrada01|clk1Hz|counter[7]~46_combout ;
wire \entrada01|clk1Hz|counter[7]~47 ;
wire \entrada01|clk1Hz|counter[8]~48_combout ;
wire \entrada01|clk1Hz|counter[8]~49 ;
wire \entrada01|clk1Hz|counter[9]~50_combout ;
wire \entrada01|clk1Hz|counter[9]~51 ;
wire \entrada01|clk1Hz|counter[10]~52_combout ;
wire \entrada01|clk1Hz|counter[10]~53 ;
wire \entrada01|clk1Hz|counter[11]~54_combout ;
wire \entrada01|clk1Hz|counter[11]~55 ;
wire \entrada01|clk1Hz|counter[12]~56_combout ;
wire \entrada01|clk1Hz|counter[12]~57 ;
wire \entrada01|clk1Hz|counter[13]~58_combout ;
wire \entrada01|clk1Hz|counter[13]~59 ;
wire \entrada01|clk1Hz|counter[14]~60_combout ;
wire \entrada01|clk1Hz|counter[14]~61 ;
wire \entrada01|clk1Hz|counter[15]~62_combout ;
wire \entrada01|clk1Hz|counter[15]~63 ;
wire \entrada01|clk1Hz|counter[16]~64_combout ;
wire \entrada01|clk1Hz|counter[16]~65 ;
wire \entrada01|clk1Hz|counter[17]~66_combout ;
wire \entrada01|clk1Hz|counter[17]~67 ;
wire \entrada01|clk1Hz|counter[18]~68_combout ;
wire \entrada01|clk1Hz|counter[18]~69 ;
wire \entrada01|clk1Hz|counter[19]~70_combout ;
wire \entrada01|clk1Hz|counter[19]~71 ;
wire \entrada01|clk1Hz|counter[20]~72_combout ;
wire \entrada01|clk1Hz|counter[20]~73 ;
wire \entrada01|clk1Hz|counter[21]~74_combout ;
wire \entrada01|clk1Hz|counter[21]~75 ;
wire \entrada01|clk1Hz|counter[22]~76_combout ;
wire \entrada01|clk1Hz|counter[22]~77 ;
wire \entrada01|clk1Hz|counter[23]~78_combout ;
wire \entrada01|clk1Hz|counter[23]~79 ;
wire \entrada01|clk1Hz|counter[24]~80_combout ;
wire \entrada01|clk1Hz|counter[24]~81 ;
wire \entrada01|clk1Hz|counter[25]~82_combout ;
wire \entrada01|clk1Hz|counter[25]~83 ;
wire \entrada01|clk1Hz|counter[26]~84_combout ;
wire \entrada01|clk1Hz|counter[26]~85 ;
wire \entrada01|clk1Hz|counter[27]~86_combout ;
wire \entrada01|clk1Hz|counter[27]~87 ;
wire \entrada01|clk1Hz|counter[28]~88_combout ;
wire \entrada01|clk1Hz|counter[28]~89 ;
wire \entrada01|clk1Hz|counter[29]~90_combout ;
wire \entrada01|clk1Hz|counter[29]~91 ;
wire \entrada01|clk1Hz|counter[30]~92_combout ;
wire \entrada01|clk1Hz|counter[30]~93 ;
wire \entrada01|clk1Hz|counter[31]~94_combout ;
wire \entrada01|clk1Hz|LessThan0~0_combout ;
wire \entrada01|clk1Hz|LessThan0~1_combout ;
wire \entrada01|clk1Hz|LessThan0~6_combout ;
wire \entrada01|clk1Hz|LessThan0~2_combout ;
wire \entrada01|clk1Hz|LessThan0~3_combout ;
wire \entrada01|clk1Hz|LessThan0~4_combout ;
wire \entrada01|clk1Hz|LessThan0~5_combout ;
wire \entrada01|clk1Hz|LessThan0~7_combout ;
wire \entrada01|clk1Hz|LessThan0~8_combout ;
wire \entrada01|clk1Hz|clk_out~0_combout ;
wire \entrada01|clk1Hz|clk_out~feeder_combout ;
wire \entrada01|clk1Hz|clk_out~q ;
wire \entrada01|clk1Hz|clk_out~clkctrl_outclk ;
wire \sistema01|mod01|counter[0]~2_combout ;
wire \sistema01|mod01|counter[1]~1_combout ;
wire \sistema01|mod01|counter[2]~0_combout ;
wire \sistema01|mod01|WideNor0~0_combout ;
wire \sistema01|mod01|dv~q ;
wire \sistema01|controle01|Selector2~0_combout ;
wire \sistema01|controle01|PrState.displayB~q ;
wire \sistema01|controle01|Selector3~0_combout ;
wire \sistema01|controle01|PrState.storeQ~feeder_combout ;
wire \sistema01|controle01|PrState.storeQ~q ;
wire \sistema01|controle01|Selector4~0_combout ;
wire \sistema01|controle01|PrState.storeR~q ;
wire \sistema01|controle01|PrState.idle~0_combout ;
wire \sistema01|controle01|PrState.idle~q ;
wire \sistema01|controle01|Selector1~0_combout ;
wire \sistema01|controle01|PrState.load~q ;
wire \InputA[2]~input_o ;
wire \InputA[1]~input_o ;
wire \saida01|SsdInpA|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ;
wire \saida01|SsdInpA|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ;
wire \InputA[3]~input_o ;
wire \saida01|SsdInpA|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ;
wire \saida01|SsdInpA|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ;
wire \saida01|SsdInpA|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ;
wire \saida01|SsdInpA|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout ;
wire \saida01|SsdInpA|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ;
wire \saida01|SsdInpA|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout ;
wire \saida01|SsdInpA|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ;
wire \saida01|SsdInpA|Mod0|auto_generated|divider|divider|StageOut[15]~2_combout ;
wire \InputA[0]~input_o ;
wire \saida01|SsdInpA|seven_seg~70_combout ;
wire \saida01|SsdInpA|seven_seg~71_combout ;
wire \saida01|SsdInpA|seven_seg~72_combout ;
wire \saida01|SsdInpA|seven_seg~73_combout ;
wire \saida01|SsdInpA|seven_seg~74_combout ;
wire \saida01|SsdInpA|seven_seg~75_combout ;
wire \saida01|SsdInpA|seven_seg~76_combout ;
wire \saida01|SsdInpA|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1_cout ;
wire \saida01|SsdInpA|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3_cout ;
wire \saida01|SsdInpA|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5_cout ;
wire \saida01|SsdInpA|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ;
wire \InputB[0]~input_o ;
wire \InputB[3]~input_o ;
wire \InputB[2]~input_o ;
wire \InputB[1]~input_o ;
wire \saida01|SsdInpB|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ;
wire \saida01|SsdInpB|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ;
wire \saida01|SsdInpB|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ;
wire \saida01|SsdInpB|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ;
wire \saida01|SsdInpB|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ;
wire \saida01|SsdInpB|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout ;
wire \saida01|SsdInpB|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ;
wire \saida01|SsdInpB|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout ;
wire \saida01|SsdInpB|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ;
wire \saida01|SsdInpB|Mod0|auto_generated|divider|divider|StageOut[15]~2_combout ;
wire \saida01|SsdInpB|seven_seg~70_combout ;
wire \saida01|SsdInpB|seven_seg~71_combout ;
wire \saida01|SsdInpB|seven_seg~72_combout ;
wire \saida01|SsdInpB|seven_seg~73_combout ;
wire \saida01|SsdInpB|seven_seg~74_combout ;
wire \saida01|SsdInpB|seven_seg~75_combout ;
wire \saida01|SsdInpB|seven_seg~76_combout ;
wire \saida01|SsdInpB|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1_cout ;
wire \saida01|SsdInpB|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3_cout ;
wire \saida01|SsdInpB|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5_cout ;
wire \saida01|SsdInpB|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ;
wire \sistema01|controle01|aluOp[1]~2_combout ;
wire \sistema01|op01|alu01|Divisor01|s1|Add0~1 ;
wire \sistema01|op01|alu01|Divisor01|s1|Add0~3 ;
wire \sistema01|op01|alu01|Divisor01|s1|Add0~5 ;
wire \sistema01|op01|alu01|Divisor01|s1|Add0~7_cout ;
wire \sistema01|op01|alu01|Divisor01|s1|Add0~8_combout ;
wire \sistema01|op01|alu01|Divisor01|s1|Add0~0_combout ;
wire \sistema01|op01|alu01|Divisor01|m1|out[0]~0_combout ;
wire \sistema01|op01|alu01|Divisor01|s2|Add0~1 ;
wire \sistema01|op01|alu01|Divisor01|s2|Add0~2_combout ;
wire \sistema01|op01|alu01|Divisor01|s1|Add0~4_combout ;
wire \sistema01|op01|alu01|Divisor01|m1|out[2]~1_combout ;
wire \sistema01|op01|alu01|Divisor01|s1|Add0~2_combout ;
wire \sistema01|op01|alu01|Divisor01|m1|out[1]~2_combout ;
wire \sistema01|op01|alu01|Divisor01|s2|Add0~3 ;
wire \sistema01|op01|alu01|Divisor01|s2|Add0~5 ;
wire \sistema01|op01|alu01|Divisor01|s2|Add0~7_cout ;
wire \sistema01|op01|alu01|Divisor01|s2|Add0~8_combout ;
wire \sistema01|op01|alu01|Divisor01|m2|out[1]~2_combout ;
wire \sistema01|op01|alu01|Divisor01|s2|Add0~4_combout ;
wire \sistema01|op01|alu01|Divisor01|m2|out[2]~4_combout ;
wire \sistema01|op01|alu01|Divisor01|s2|Add0~0_combout ;
wire \sistema01|op01|alu01|Divisor01|m2|out[0]~3_combout ;
wire \sistema01|op01|alu01|Divisor01|s3|Add0~1 ;
wire \sistema01|op01|alu01|Divisor01|s3|Add0~3 ;
wire \sistema01|op01|alu01|Divisor01|s3|Add0~5 ;
wire \sistema01|op01|alu01|Divisor01|s3|Add0~7_cout ;
wire \sistema01|op01|alu01|Divisor01|s3|Add0~8_combout ;
wire \sistema01|op01|alu01|Divisor01|s3|Add0~4_combout ;
wire \sistema01|op01|alu01|Divisor01|m3|out[2]~0_combout ;
wire \sistema01|op01|alu01|Divisor01|s3|Add0~2_combout ;
wire \sistema01|op01|alu01|Divisor01|m3|out[1]~1_combout ;
wire \sistema01|op01|alu01|Divisor01|s3|Add0~0_combout ;
wire \sistema01|op01|alu01|Divisor01|m3|out[0]~2_combout ;
wire \sistema01|op01|alu01|Divisor01|s4|Add0~1 ;
wire \sistema01|op01|alu01|Divisor01|s4|Add0~3 ;
wire \sistema01|op01|alu01|Divisor01|s4|Add0~5 ;
wire \sistema01|op01|alu01|Divisor01|s4|Add0~7 ;
wire \sistema01|op01|alu01|Divisor01|s4|Add0~8_combout ;
wire \sistema01|op01|alu01|Mux3~0_combout ;
wire \sistema01|op01|alu01|Divisor01|s4|Add0~0_combout ;
wire \sistema01|op01|alu01|Divisor01|m4|out[0]~0_combout ;
wire \sistema01|op01|alu01|Mux3~1_combout ;
wire \sistema01|op01|alu01|Mux0~0_combout ;
wire \sistema01|op01|alu01|Mux0~1_combout ;
wire \sistema01|op01|alu01|Mux1~0_combout ;
wire \sistema01|op01|alu01|Divisor01|s4|Add0~4_combout ;
wire \sistema01|op01|alu01|Mux1~1_combout ;
wire \sistema01|op01|alu01|Mux1~2_combout ;
wire \sistema01|op01|alu01|Divisor01|s4|Add0~2_combout ;
wire \sistema01|op01|alu01|Mux2~0_combout ;
wire \sistema01|op01|alu01|Mux2~1_combout ;
wire \sistema01|op01|alu01|Mux2~2_combout ;
wire \saida01|SsdAluOut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ;
wire \saida01|SsdAluOut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ;
wire \sistema01|op01|alu01|Divisor01|s4|Add0~6_combout ;
wire \sistema01|op01|alu01|Mux0~2_combout ;
wire \sistema01|op01|alu01|Mux0~3_combout ;
wire \sistema01|op01|alu01|Mux0~4_combout ;
wire \saida01|SsdAluOut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ;
wire \saida01|SsdAluOut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ;
wire \saida01|SsdAluOut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ;
wire \saida01|SsdAluOut|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout ;
wire \saida01|SsdAluOut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ;
wire \saida01|SsdAluOut|Mod0|auto_generated|divider|divider|StageOut[15]~2_combout ;
wire \saida01|SsdAluOut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ;
wire \saida01|SsdAluOut|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout ;
wire \saida01|SsdAluOut|seven_seg~70_combout ;
wire \saida01|SsdAluOut|seven_seg~71_combout ;
wire \saida01|SsdAluOut|seven_seg~72_combout ;
wire \saida01|SsdAluOut|seven_seg~73_combout ;
wire \saida01|SsdAluOut|seven_seg~74_combout ;
wire \saida01|SsdAluOut|seven_seg~75_combout ;
wire \saida01|SsdAluOut|seven_seg~76_combout ;
wire \saida01|SsdAluOut|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1_cout ;
wire \saida01|SsdAluOut|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3_cout ;
wire \saida01|SsdAluOut|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5_cout ;
wire \saida01|SsdAluOut|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ;
wire [3:0] \sistema01|op01|reg01|dout ;
wire [3:0] \sistema01|op01|reg02|dout ;
wire [31:0] \entrada01|clk1Hz|counter ;
wire [2:0] \sistema01|mod01|counter ;
wire [2:0] \sistema01|controle01|prStateLed ;
wire [2:0] \sistema01|controle01|nxStateLed ;
wire [1:0] \sistema01|controle01|aluOp ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \PrStateLed[0]~output (
	.i(\sistema01|controle01|prStateLed [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PrStateLed[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \PrStateLed[0]~output .bus_hold = "false";
defparam \PrStateLed[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \PrStateLed[1]~output (
	.i(\sistema01|controle01|prStateLed [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PrStateLed[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \PrStateLed[1]~output .bus_hold = "false";
defparam \PrStateLed[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \PrStateLed[2]~output (
	.i(\sistema01|controle01|PrState.storeR~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PrStateLed[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \PrStateLed[2]~output .bus_hold = "false";
defparam \PrStateLed[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N9
cycloneive_io_obuf \NxStateLed[0]~output (
	.i(\sistema01|controle01|nxStateLed [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\NxStateLed[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \NxStateLed[0]~output .bus_hold = "false";
defparam \NxStateLed[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N9
cycloneive_io_obuf \NxStateLed[1]~output (
	.i(\sistema01|controle01|nxStateLed [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\NxStateLed[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \NxStateLed[1]~output .bus_hold = "false";
defparam \NxStateLed[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \NxStateLed[2]~output (
	.i(\sistema01|controle01|Selector4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\NxStateLed[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \NxStateLed[2]~output .bus_hold = "false";
defparam \NxStateLed[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \InputASsdU[0]~output (
	.i(\saida01|SsdInpA|seven_seg~70_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InputASsdU[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \InputASsdU[0]~output .bus_hold = "false";
defparam \InputASsdU[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \InputASsdU[1]~output (
	.i(\saida01|SsdInpA|seven_seg~71_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InputASsdU[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \InputASsdU[1]~output .bus_hold = "false";
defparam \InputASsdU[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \InputASsdU[2]~output (
	.i(\saida01|SsdInpA|seven_seg~72_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InputASsdU[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \InputASsdU[2]~output .bus_hold = "false";
defparam \InputASsdU[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \InputASsdU[3]~output (
	.i(\saida01|SsdInpA|seven_seg~73_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InputASsdU[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \InputASsdU[3]~output .bus_hold = "false";
defparam \InputASsdU[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \InputASsdU[4]~output (
	.i(\saida01|SsdInpA|seven_seg~74_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InputASsdU[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \InputASsdU[4]~output .bus_hold = "false";
defparam \InputASsdU[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \InputASsdU[5]~output (
	.i(\saida01|SsdInpA|seven_seg~75_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InputASsdU[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \InputASsdU[5]~output .bus_hold = "false";
defparam \InputASsdU[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \InputASsdU[6]~output (
	.i(!\saida01|SsdInpA|seven_seg~76_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InputASsdU[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \InputASsdU[6]~output .bus_hold = "false";
defparam \InputASsdU[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \InputASsdD[0]~output (
	.i(!\saida01|SsdInpA|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InputASsdD[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \InputASsdD[0]~output .bus_hold = "false";
defparam \InputASsdD[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \InputASsdD[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InputASsdD[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \InputASsdD[1]~output .bus_hold = "false";
defparam \InputASsdD[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \InputASsdD[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InputASsdD[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \InputASsdD[2]~output .bus_hold = "false";
defparam \InputASsdD[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \InputASsdD[3]~output (
	.i(!\saida01|SsdInpA|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InputASsdD[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \InputASsdD[3]~output .bus_hold = "false";
defparam \InputASsdD[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \InputASsdD[4]~output (
	.i(!\saida01|SsdInpA|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InputASsdD[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \InputASsdD[4]~output .bus_hold = "false";
defparam \InputASsdD[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \InputASsdD[5]~output (
	.i(!\saida01|SsdInpA|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InputASsdD[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \InputASsdD[5]~output .bus_hold = "false";
defparam \InputASsdD[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \InputASsdD[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InputASsdD[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \InputASsdD[6]~output .bus_hold = "false";
defparam \InputASsdD[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \InputBSsdU[0]~output (
	.i(\saida01|SsdInpB|seven_seg~70_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InputBSsdU[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \InputBSsdU[0]~output .bus_hold = "false";
defparam \InputBSsdU[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \InputBSsdU[1]~output (
	.i(\saida01|SsdInpB|seven_seg~71_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InputBSsdU[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \InputBSsdU[1]~output .bus_hold = "false";
defparam \InputBSsdU[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \InputBSsdU[2]~output (
	.i(\saida01|SsdInpB|seven_seg~72_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InputBSsdU[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \InputBSsdU[2]~output .bus_hold = "false";
defparam \InputBSsdU[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \InputBSsdU[3]~output (
	.i(\saida01|SsdInpB|seven_seg~73_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InputBSsdU[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \InputBSsdU[3]~output .bus_hold = "false";
defparam \InputBSsdU[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \InputBSsdU[4]~output (
	.i(\saida01|SsdInpB|seven_seg~74_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InputBSsdU[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \InputBSsdU[4]~output .bus_hold = "false";
defparam \InputBSsdU[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \InputBSsdU[5]~output (
	.i(\saida01|SsdInpB|seven_seg~75_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InputBSsdU[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \InputBSsdU[5]~output .bus_hold = "false";
defparam \InputBSsdU[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \InputBSsdU[6]~output (
	.i(!\saida01|SsdInpB|seven_seg~76_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InputBSsdU[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \InputBSsdU[6]~output .bus_hold = "false";
defparam \InputBSsdU[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \InputBSsdD[0]~output (
	.i(!\saida01|SsdInpB|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InputBSsdD[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \InputBSsdD[0]~output .bus_hold = "false";
defparam \InputBSsdD[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \InputBSsdD[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InputBSsdD[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \InputBSsdD[1]~output .bus_hold = "false";
defparam \InputBSsdD[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \InputBSsdD[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InputBSsdD[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \InputBSsdD[2]~output .bus_hold = "false";
defparam \InputBSsdD[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \InputBSsdD[3]~output (
	.i(!\saida01|SsdInpB|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InputBSsdD[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \InputBSsdD[3]~output .bus_hold = "false";
defparam \InputBSsdD[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \InputBSsdD[4]~output (
	.i(!\saida01|SsdInpB|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InputBSsdD[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \InputBSsdD[4]~output .bus_hold = "false";
defparam \InputBSsdD[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \InputBSsdD[5]~output (
	.i(!\saida01|SsdInpB|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InputBSsdD[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \InputBSsdD[5]~output .bus_hold = "false";
defparam \InputBSsdD[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \InputBSsdD[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InputBSsdD[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \InputBSsdD[6]~output .bus_hold = "false";
defparam \InputBSsdD[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N23
cycloneive_io_obuf \AluOutSsdU[0]~output (
	.i(\saida01|SsdAluOut|seven_seg~70_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AluOutSsdU[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \AluOutSsdU[0]~output .bus_hold = "false";
defparam \AluOutSsdU[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N9
cycloneive_io_obuf \AluOutSsdU[1]~output (
	.i(\saida01|SsdAluOut|seven_seg~71_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AluOutSsdU[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \AluOutSsdU[1]~output .bus_hold = "false";
defparam \AluOutSsdU[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \AluOutSsdU[2]~output (
	.i(\saida01|SsdAluOut|seven_seg~72_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AluOutSsdU[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \AluOutSsdU[2]~output .bus_hold = "false";
defparam \AluOutSsdU[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \AluOutSsdU[3]~output (
	.i(\saida01|SsdAluOut|seven_seg~73_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AluOutSsdU[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \AluOutSsdU[3]~output .bus_hold = "false";
defparam \AluOutSsdU[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \AluOutSsdU[4]~output (
	.i(\saida01|SsdAluOut|seven_seg~74_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AluOutSsdU[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \AluOutSsdU[4]~output .bus_hold = "false";
defparam \AluOutSsdU[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \AluOutSsdU[5]~output (
	.i(\saida01|SsdAluOut|seven_seg~75_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AluOutSsdU[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \AluOutSsdU[5]~output .bus_hold = "false";
defparam \AluOutSsdU[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \AluOutSsdU[6]~output (
	.i(!\saida01|SsdAluOut|seven_seg~76_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AluOutSsdU[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \AluOutSsdU[6]~output .bus_hold = "false";
defparam \AluOutSsdU[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \AluOutSsdD[0]~output (
	.i(!\saida01|SsdAluOut|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AluOutSsdD[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \AluOutSsdD[0]~output .bus_hold = "false";
defparam \AluOutSsdD[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \AluOutSsdD[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AluOutSsdD[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \AluOutSsdD[1]~output .bus_hold = "false";
defparam \AluOutSsdD[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N16
cycloneive_io_obuf \AluOutSsdD[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AluOutSsdD[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \AluOutSsdD[2]~output .bus_hold = "false";
defparam \AluOutSsdD[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \AluOutSsdD[3]~output (
	.i(!\saida01|SsdAluOut|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AluOutSsdD[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \AluOutSsdD[3]~output .bus_hold = "false";
defparam \AluOutSsdD[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \AluOutSsdD[4]~output (
	.i(!\saida01|SsdAluOut|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AluOutSsdD[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \AluOutSsdD[4]~output .bus_hold = "false";
defparam \AluOutSsdD[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \AluOutSsdD[5]~output (
	.i(!\saida01|SsdAluOut|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AluOutSsdD[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \AluOutSsdD[5]~output .bus_hold = "false";
defparam \AluOutSsdD[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \AluOutSsdD[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AluOutSsdD[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \AluOutSsdD[6]~output .bus_hold = "false";
defparam \AluOutSsdD[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \clock50Mhz~input (
	.i(clock50Mhz),
	.ibar(gnd),
	.o(\clock50Mhz~input_o ));
// synopsys translate_off
defparam \clock50Mhz~input .bus_hold = "false";
defparam \clock50Mhz~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \clock50Mhz~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clock50Mhz~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock50Mhz~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clock50Mhz~inputclkctrl .clock_type = "global clock";
defparam \clock50Mhz~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X113_Y36_N0
cycloneive_lcell_comb \entrada01|clk1Hz|counter[0]~32 (
// Equation(s):
// \entrada01|clk1Hz|counter[0]~32_combout  = \entrada01|clk1Hz|counter [0] $ (VCC)
// \entrada01|clk1Hz|counter[0]~33  = CARRY(\entrada01|clk1Hz|counter [0])

	.dataa(gnd),
	.datab(\entrada01|clk1Hz|counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\entrada01|clk1Hz|counter[0]~32_combout ),
	.cout(\entrada01|clk1Hz|counter[0]~33 ));
// synopsys translate_off
defparam \entrada01|clk1Hz|counter[0]~32 .lut_mask = 16'h33CC;
defparam \entrada01|clk1Hz|counter[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N8
cycloneive_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X113_Y36_N1
dffeas \entrada01|clk1Hz|counter[0] (
	.clk(\clock50Mhz~inputclkctrl_outclk ),
	.d(\entrada01|clk1Hz|counter[0]~32_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\entrada01|clk1Hz|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\entrada01|clk1Hz|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \entrada01|clk1Hz|counter[0] .is_wysiwyg = "true";
defparam \entrada01|clk1Hz|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y36_N2
cycloneive_lcell_comb \entrada01|clk1Hz|counter[1]~34 (
// Equation(s):
// \entrada01|clk1Hz|counter[1]~34_combout  = (\entrada01|clk1Hz|counter [1] & (!\entrada01|clk1Hz|counter[0]~33 )) # (!\entrada01|clk1Hz|counter [1] & ((\entrada01|clk1Hz|counter[0]~33 ) # (GND)))
// \entrada01|clk1Hz|counter[1]~35  = CARRY((!\entrada01|clk1Hz|counter[0]~33 ) # (!\entrada01|clk1Hz|counter [1]))

	.dataa(gnd),
	.datab(\entrada01|clk1Hz|counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\entrada01|clk1Hz|counter[0]~33 ),
	.combout(\entrada01|clk1Hz|counter[1]~34_combout ),
	.cout(\entrada01|clk1Hz|counter[1]~35 ));
// synopsys translate_off
defparam \entrada01|clk1Hz|counter[1]~34 .lut_mask = 16'h3C3F;
defparam \entrada01|clk1Hz|counter[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y36_N3
dffeas \entrada01|clk1Hz|counter[1] (
	.clk(\clock50Mhz~inputclkctrl_outclk ),
	.d(\entrada01|clk1Hz|counter[1]~34_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\entrada01|clk1Hz|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\entrada01|clk1Hz|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \entrada01|clk1Hz|counter[1] .is_wysiwyg = "true";
defparam \entrada01|clk1Hz|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y36_N4
cycloneive_lcell_comb \entrada01|clk1Hz|counter[2]~36 (
// Equation(s):
// \entrada01|clk1Hz|counter[2]~36_combout  = (\entrada01|clk1Hz|counter [2] & (\entrada01|clk1Hz|counter[1]~35  $ (GND))) # (!\entrada01|clk1Hz|counter [2] & (!\entrada01|clk1Hz|counter[1]~35  & VCC))
// \entrada01|clk1Hz|counter[2]~37  = CARRY((\entrada01|clk1Hz|counter [2] & !\entrada01|clk1Hz|counter[1]~35 ))

	.dataa(gnd),
	.datab(\entrada01|clk1Hz|counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\entrada01|clk1Hz|counter[1]~35 ),
	.combout(\entrada01|clk1Hz|counter[2]~36_combout ),
	.cout(\entrada01|clk1Hz|counter[2]~37 ));
// synopsys translate_off
defparam \entrada01|clk1Hz|counter[2]~36 .lut_mask = 16'hC30C;
defparam \entrada01|clk1Hz|counter[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y36_N5
dffeas \entrada01|clk1Hz|counter[2] (
	.clk(\clock50Mhz~inputclkctrl_outclk ),
	.d(\entrada01|clk1Hz|counter[2]~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\entrada01|clk1Hz|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\entrada01|clk1Hz|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \entrada01|clk1Hz|counter[2] .is_wysiwyg = "true";
defparam \entrada01|clk1Hz|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y36_N6
cycloneive_lcell_comb \entrada01|clk1Hz|counter[3]~38 (
// Equation(s):
// \entrada01|clk1Hz|counter[3]~38_combout  = (\entrada01|clk1Hz|counter [3] & (!\entrada01|clk1Hz|counter[2]~37 )) # (!\entrada01|clk1Hz|counter [3] & ((\entrada01|clk1Hz|counter[2]~37 ) # (GND)))
// \entrada01|clk1Hz|counter[3]~39  = CARRY((!\entrada01|clk1Hz|counter[2]~37 ) # (!\entrada01|clk1Hz|counter [3]))

	.dataa(\entrada01|clk1Hz|counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\entrada01|clk1Hz|counter[2]~37 ),
	.combout(\entrada01|clk1Hz|counter[3]~38_combout ),
	.cout(\entrada01|clk1Hz|counter[3]~39 ));
// synopsys translate_off
defparam \entrada01|clk1Hz|counter[3]~38 .lut_mask = 16'h5A5F;
defparam \entrada01|clk1Hz|counter[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y36_N7
dffeas \entrada01|clk1Hz|counter[3] (
	.clk(\clock50Mhz~inputclkctrl_outclk ),
	.d(\entrada01|clk1Hz|counter[3]~38_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\entrada01|clk1Hz|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\entrada01|clk1Hz|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \entrada01|clk1Hz|counter[3] .is_wysiwyg = "true";
defparam \entrada01|clk1Hz|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y36_N8
cycloneive_lcell_comb \entrada01|clk1Hz|counter[4]~40 (
// Equation(s):
// \entrada01|clk1Hz|counter[4]~40_combout  = (\entrada01|clk1Hz|counter [4] & (\entrada01|clk1Hz|counter[3]~39  $ (GND))) # (!\entrada01|clk1Hz|counter [4] & (!\entrada01|clk1Hz|counter[3]~39  & VCC))
// \entrada01|clk1Hz|counter[4]~41  = CARRY((\entrada01|clk1Hz|counter [4] & !\entrada01|clk1Hz|counter[3]~39 ))

	.dataa(gnd),
	.datab(\entrada01|clk1Hz|counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\entrada01|clk1Hz|counter[3]~39 ),
	.combout(\entrada01|clk1Hz|counter[4]~40_combout ),
	.cout(\entrada01|clk1Hz|counter[4]~41 ));
// synopsys translate_off
defparam \entrada01|clk1Hz|counter[4]~40 .lut_mask = 16'hC30C;
defparam \entrada01|clk1Hz|counter[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y36_N9
dffeas \entrada01|clk1Hz|counter[4] (
	.clk(\clock50Mhz~inputclkctrl_outclk ),
	.d(\entrada01|clk1Hz|counter[4]~40_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\entrada01|clk1Hz|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\entrada01|clk1Hz|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \entrada01|clk1Hz|counter[4] .is_wysiwyg = "true";
defparam \entrada01|clk1Hz|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y36_N10
cycloneive_lcell_comb \entrada01|clk1Hz|counter[5]~42 (
// Equation(s):
// \entrada01|clk1Hz|counter[5]~42_combout  = (\entrada01|clk1Hz|counter [5] & (!\entrada01|clk1Hz|counter[4]~41 )) # (!\entrada01|clk1Hz|counter [5] & ((\entrada01|clk1Hz|counter[4]~41 ) # (GND)))
// \entrada01|clk1Hz|counter[5]~43  = CARRY((!\entrada01|clk1Hz|counter[4]~41 ) # (!\entrada01|clk1Hz|counter [5]))

	.dataa(\entrada01|clk1Hz|counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\entrada01|clk1Hz|counter[4]~41 ),
	.combout(\entrada01|clk1Hz|counter[5]~42_combout ),
	.cout(\entrada01|clk1Hz|counter[5]~43 ));
// synopsys translate_off
defparam \entrada01|clk1Hz|counter[5]~42 .lut_mask = 16'h5A5F;
defparam \entrada01|clk1Hz|counter[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y36_N11
dffeas \entrada01|clk1Hz|counter[5] (
	.clk(\clock50Mhz~inputclkctrl_outclk ),
	.d(\entrada01|clk1Hz|counter[5]~42_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\entrada01|clk1Hz|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\entrada01|clk1Hz|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \entrada01|clk1Hz|counter[5] .is_wysiwyg = "true";
defparam \entrada01|clk1Hz|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y36_N12
cycloneive_lcell_comb \entrada01|clk1Hz|counter[6]~44 (
// Equation(s):
// \entrada01|clk1Hz|counter[6]~44_combout  = (\entrada01|clk1Hz|counter [6] & (\entrada01|clk1Hz|counter[5]~43  $ (GND))) # (!\entrada01|clk1Hz|counter [6] & (!\entrada01|clk1Hz|counter[5]~43  & VCC))
// \entrada01|clk1Hz|counter[6]~45  = CARRY((\entrada01|clk1Hz|counter [6] & !\entrada01|clk1Hz|counter[5]~43 ))

	.dataa(\entrada01|clk1Hz|counter [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\entrada01|clk1Hz|counter[5]~43 ),
	.combout(\entrada01|clk1Hz|counter[6]~44_combout ),
	.cout(\entrada01|clk1Hz|counter[6]~45 ));
// synopsys translate_off
defparam \entrada01|clk1Hz|counter[6]~44 .lut_mask = 16'hA50A;
defparam \entrada01|clk1Hz|counter[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y36_N13
dffeas \entrada01|clk1Hz|counter[6] (
	.clk(\clock50Mhz~inputclkctrl_outclk ),
	.d(\entrada01|clk1Hz|counter[6]~44_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\entrada01|clk1Hz|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\entrada01|clk1Hz|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \entrada01|clk1Hz|counter[6] .is_wysiwyg = "true";
defparam \entrada01|clk1Hz|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y36_N14
cycloneive_lcell_comb \entrada01|clk1Hz|counter[7]~46 (
// Equation(s):
// \entrada01|clk1Hz|counter[7]~46_combout  = (\entrada01|clk1Hz|counter [7] & (!\entrada01|clk1Hz|counter[6]~45 )) # (!\entrada01|clk1Hz|counter [7] & ((\entrada01|clk1Hz|counter[6]~45 ) # (GND)))
// \entrada01|clk1Hz|counter[7]~47  = CARRY((!\entrada01|clk1Hz|counter[6]~45 ) # (!\entrada01|clk1Hz|counter [7]))

	.dataa(gnd),
	.datab(\entrada01|clk1Hz|counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\entrada01|clk1Hz|counter[6]~45 ),
	.combout(\entrada01|clk1Hz|counter[7]~46_combout ),
	.cout(\entrada01|clk1Hz|counter[7]~47 ));
// synopsys translate_off
defparam \entrada01|clk1Hz|counter[7]~46 .lut_mask = 16'h3C3F;
defparam \entrada01|clk1Hz|counter[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y36_N15
dffeas \entrada01|clk1Hz|counter[7] (
	.clk(\clock50Mhz~inputclkctrl_outclk ),
	.d(\entrada01|clk1Hz|counter[7]~46_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\entrada01|clk1Hz|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\entrada01|clk1Hz|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \entrada01|clk1Hz|counter[7] .is_wysiwyg = "true";
defparam \entrada01|clk1Hz|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y36_N16
cycloneive_lcell_comb \entrada01|clk1Hz|counter[8]~48 (
// Equation(s):
// \entrada01|clk1Hz|counter[8]~48_combout  = (\entrada01|clk1Hz|counter [8] & (\entrada01|clk1Hz|counter[7]~47  $ (GND))) # (!\entrada01|clk1Hz|counter [8] & (!\entrada01|clk1Hz|counter[7]~47  & VCC))
// \entrada01|clk1Hz|counter[8]~49  = CARRY((\entrada01|clk1Hz|counter [8] & !\entrada01|clk1Hz|counter[7]~47 ))

	.dataa(gnd),
	.datab(\entrada01|clk1Hz|counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\entrada01|clk1Hz|counter[7]~47 ),
	.combout(\entrada01|clk1Hz|counter[8]~48_combout ),
	.cout(\entrada01|clk1Hz|counter[8]~49 ));
// synopsys translate_off
defparam \entrada01|clk1Hz|counter[8]~48 .lut_mask = 16'hC30C;
defparam \entrada01|clk1Hz|counter[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y36_N17
dffeas \entrada01|clk1Hz|counter[8] (
	.clk(\clock50Mhz~inputclkctrl_outclk ),
	.d(\entrada01|clk1Hz|counter[8]~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\entrada01|clk1Hz|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\entrada01|clk1Hz|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \entrada01|clk1Hz|counter[8] .is_wysiwyg = "true";
defparam \entrada01|clk1Hz|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y36_N18
cycloneive_lcell_comb \entrada01|clk1Hz|counter[9]~50 (
// Equation(s):
// \entrada01|clk1Hz|counter[9]~50_combout  = (\entrada01|clk1Hz|counter [9] & (!\entrada01|clk1Hz|counter[8]~49 )) # (!\entrada01|clk1Hz|counter [9] & ((\entrada01|clk1Hz|counter[8]~49 ) # (GND)))
// \entrada01|clk1Hz|counter[9]~51  = CARRY((!\entrada01|clk1Hz|counter[8]~49 ) # (!\entrada01|clk1Hz|counter [9]))

	.dataa(gnd),
	.datab(\entrada01|clk1Hz|counter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\entrada01|clk1Hz|counter[8]~49 ),
	.combout(\entrada01|clk1Hz|counter[9]~50_combout ),
	.cout(\entrada01|clk1Hz|counter[9]~51 ));
// synopsys translate_off
defparam \entrada01|clk1Hz|counter[9]~50 .lut_mask = 16'h3C3F;
defparam \entrada01|clk1Hz|counter[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y36_N19
dffeas \entrada01|clk1Hz|counter[9] (
	.clk(\clock50Mhz~inputclkctrl_outclk ),
	.d(\entrada01|clk1Hz|counter[9]~50_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\entrada01|clk1Hz|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\entrada01|clk1Hz|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \entrada01|clk1Hz|counter[9] .is_wysiwyg = "true";
defparam \entrada01|clk1Hz|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y36_N20
cycloneive_lcell_comb \entrada01|clk1Hz|counter[10]~52 (
// Equation(s):
// \entrada01|clk1Hz|counter[10]~52_combout  = (\entrada01|clk1Hz|counter [10] & (\entrada01|clk1Hz|counter[9]~51  $ (GND))) # (!\entrada01|clk1Hz|counter [10] & (!\entrada01|clk1Hz|counter[9]~51  & VCC))
// \entrada01|clk1Hz|counter[10]~53  = CARRY((\entrada01|clk1Hz|counter [10] & !\entrada01|clk1Hz|counter[9]~51 ))

	.dataa(gnd),
	.datab(\entrada01|clk1Hz|counter [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\entrada01|clk1Hz|counter[9]~51 ),
	.combout(\entrada01|clk1Hz|counter[10]~52_combout ),
	.cout(\entrada01|clk1Hz|counter[10]~53 ));
// synopsys translate_off
defparam \entrada01|clk1Hz|counter[10]~52 .lut_mask = 16'hC30C;
defparam \entrada01|clk1Hz|counter[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y36_N21
dffeas \entrada01|clk1Hz|counter[10] (
	.clk(\clock50Mhz~inputclkctrl_outclk ),
	.d(\entrada01|clk1Hz|counter[10]~52_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\entrada01|clk1Hz|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\entrada01|clk1Hz|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \entrada01|clk1Hz|counter[10] .is_wysiwyg = "true";
defparam \entrada01|clk1Hz|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y36_N22
cycloneive_lcell_comb \entrada01|clk1Hz|counter[11]~54 (
// Equation(s):
// \entrada01|clk1Hz|counter[11]~54_combout  = (\entrada01|clk1Hz|counter [11] & (!\entrada01|clk1Hz|counter[10]~53 )) # (!\entrada01|clk1Hz|counter [11] & ((\entrada01|clk1Hz|counter[10]~53 ) # (GND)))
// \entrada01|clk1Hz|counter[11]~55  = CARRY((!\entrada01|clk1Hz|counter[10]~53 ) # (!\entrada01|clk1Hz|counter [11]))

	.dataa(\entrada01|clk1Hz|counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\entrada01|clk1Hz|counter[10]~53 ),
	.combout(\entrada01|clk1Hz|counter[11]~54_combout ),
	.cout(\entrada01|clk1Hz|counter[11]~55 ));
// synopsys translate_off
defparam \entrada01|clk1Hz|counter[11]~54 .lut_mask = 16'h5A5F;
defparam \entrada01|clk1Hz|counter[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y36_N23
dffeas \entrada01|clk1Hz|counter[11] (
	.clk(\clock50Mhz~inputclkctrl_outclk ),
	.d(\entrada01|clk1Hz|counter[11]~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\entrada01|clk1Hz|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\entrada01|clk1Hz|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \entrada01|clk1Hz|counter[11] .is_wysiwyg = "true";
defparam \entrada01|clk1Hz|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y36_N24
cycloneive_lcell_comb \entrada01|clk1Hz|counter[12]~56 (
// Equation(s):
// \entrada01|clk1Hz|counter[12]~56_combout  = (\entrada01|clk1Hz|counter [12] & (\entrada01|clk1Hz|counter[11]~55  $ (GND))) # (!\entrada01|clk1Hz|counter [12] & (!\entrada01|clk1Hz|counter[11]~55  & VCC))
// \entrada01|clk1Hz|counter[12]~57  = CARRY((\entrada01|clk1Hz|counter [12] & !\entrada01|clk1Hz|counter[11]~55 ))

	.dataa(gnd),
	.datab(\entrada01|clk1Hz|counter [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\entrada01|clk1Hz|counter[11]~55 ),
	.combout(\entrada01|clk1Hz|counter[12]~56_combout ),
	.cout(\entrada01|clk1Hz|counter[12]~57 ));
// synopsys translate_off
defparam \entrada01|clk1Hz|counter[12]~56 .lut_mask = 16'hC30C;
defparam \entrada01|clk1Hz|counter[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y36_N25
dffeas \entrada01|clk1Hz|counter[12] (
	.clk(\clock50Mhz~inputclkctrl_outclk ),
	.d(\entrada01|clk1Hz|counter[12]~56_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\entrada01|clk1Hz|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\entrada01|clk1Hz|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \entrada01|clk1Hz|counter[12] .is_wysiwyg = "true";
defparam \entrada01|clk1Hz|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y36_N26
cycloneive_lcell_comb \entrada01|clk1Hz|counter[13]~58 (
// Equation(s):
// \entrada01|clk1Hz|counter[13]~58_combout  = (\entrada01|clk1Hz|counter [13] & (!\entrada01|clk1Hz|counter[12]~57 )) # (!\entrada01|clk1Hz|counter [13] & ((\entrada01|clk1Hz|counter[12]~57 ) # (GND)))
// \entrada01|clk1Hz|counter[13]~59  = CARRY((!\entrada01|clk1Hz|counter[12]~57 ) # (!\entrada01|clk1Hz|counter [13]))

	.dataa(\entrada01|clk1Hz|counter [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\entrada01|clk1Hz|counter[12]~57 ),
	.combout(\entrada01|clk1Hz|counter[13]~58_combout ),
	.cout(\entrada01|clk1Hz|counter[13]~59 ));
// synopsys translate_off
defparam \entrada01|clk1Hz|counter[13]~58 .lut_mask = 16'h5A5F;
defparam \entrada01|clk1Hz|counter[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y36_N27
dffeas \entrada01|clk1Hz|counter[13] (
	.clk(\clock50Mhz~inputclkctrl_outclk ),
	.d(\entrada01|clk1Hz|counter[13]~58_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\entrada01|clk1Hz|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\entrada01|clk1Hz|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \entrada01|clk1Hz|counter[13] .is_wysiwyg = "true";
defparam \entrada01|clk1Hz|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y36_N28
cycloneive_lcell_comb \entrada01|clk1Hz|counter[14]~60 (
// Equation(s):
// \entrada01|clk1Hz|counter[14]~60_combout  = (\entrada01|clk1Hz|counter [14] & (\entrada01|clk1Hz|counter[13]~59  $ (GND))) # (!\entrada01|clk1Hz|counter [14] & (!\entrada01|clk1Hz|counter[13]~59  & VCC))
// \entrada01|clk1Hz|counter[14]~61  = CARRY((\entrada01|clk1Hz|counter [14] & !\entrada01|clk1Hz|counter[13]~59 ))

	.dataa(gnd),
	.datab(\entrada01|clk1Hz|counter [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\entrada01|clk1Hz|counter[13]~59 ),
	.combout(\entrada01|clk1Hz|counter[14]~60_combout ),
	.cout(\entrada01|clk1Hz|counter[14]~61 ));
// synopsys translate_off
defparam \entrada01|clk1Hz|counter[14]~60 .lut_mask = 16'hC30C;
defparam \entrada01|clk1Hz|counter[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y36_N1
dffeas \entrada01|clk1Hz|counter[14] (
	.clk(\clock50Mhz~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\entrada01|clk1Hz|counter[14]~60_combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\entrada01|clk1Hz|LessThan0~8_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\entrada01|clk1Hz|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \entrada01|clk1Hz|counter[14] .is_wysiwyg = "true";
defparam \entrada01|clk1Hz|counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y36_N30
cycloneive_lcell_comb \entrada01|clk1Hz|counter[15]~62 (
// Equation(s):
// \entrada01|clk1Hz|counter[15]~62_combout  = (\entrada01|clk1Hz|counter [15] & (!\entrada01|clk1Hz|counter[14]~61 )) # (!\entrada01|clk1Hz|counter [15] & ((\entrada01|clk1Hz|counter[14]~61 ) # (GND)))
// \entrada01|clk1Hz|counter[15]~63  = CARRY((!\entrada01|clk1Hz|counter[14]~61 ) # (!\entrada01|clk1Hz|counter [15]))

	.dataa(gnd),
	.datab(\entrada01|clk1Hz|counter [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\entrada01|clk1Hz|counter[14]~61 ),
	.combout(\entrada01|clk1Hz|counter[15]~62_combout ),
	.cout(\entrada01|clk1Hz|counter[15]~63 ));
// synopsys translate_off
defparam \entrada01|clk1Hz|counter[15]~62 .lut_mask = 16'h3C3F;
defparam \entrada01|clk1Hz|counter[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y36_N15
dffeas \entrada01|clk1Hz|counter[15] (
	.clk(\clock50Mhz~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\entrada01|clk1Hz|counter[15]~62_combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\entrada01|clk1Hz|LessThan0~8_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\entrada01|clk1Hz|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \entrada01|clk1Hz|counter[15] .is_wysiwyg = "true";
defparam \entrada01|clk1Hz|counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y35_N0
cycloneive_lcell_comb \entrada01|clk1Hz|counter[16]~64 (
// Equation(s):
// \entrada01|clk1Hz|counter[16]~64_combout  = (\entrada01|clk1Hz|counter [16] & (\entrada01|clk1Hz|counter[15]~63  $ (GND))) # (!\entrada01|clk1Hz|counter [16] & (!\entrada01|clk1Hz|counter[15]~63  & VCC))
// \entrada01|clk1Hz|counter[16]~65  = CARRY((\entrada01|clk1Hz|counter [16] & !\entrada01|clk1Hz|counter[15]~63 ))

	.dataa(gnd),
	.datab(\entrada01|clk1Hz|counter [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\entrada01|clk1Hz|counter[15]~63 ),
	.combout(\entrada01|clk1Hz|counter[16]~64_combout ),
	.cout(\entrada01|clk1Hz|counter[16]~65 ));
// synopsys translate_off
defparam \entrada01|clk1Hz|counter[16]~64 .lut_mask = 16'hC30C;
defparam \entrada01|clk1Hz|counter[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y36_N27
dffeas \entrada01|clk1Hz|counter[16] (
	.clk(\clock50Mhz~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\entrada01|clk1Hz|counter[16]~64_combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\entrada01|clk1Hz|LessThan0~8_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\entrada01|clk1Hz|counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \entrada01|clk1Hz|counter[16] .is_wysiwyg = "true";
defparam \entrada01|clk1Hz|counter[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y35_N2
cycloneive_lcell_comb \entrada01|clk1Hz|counter[17]~66 (
// Equation(s):
// \entrada01|clk1Hz|counter[17]~66_combout  = (\entrada01|clk1Hz|counter [17] & (!\entrada01|clk1Hz|counter[16]~65 )) # (!\entrada01|clk1Hz|counter [17] & ((\entrada01|clk1Hz|counter[16]~65 ) # (GND)))
// \entrada01|clk1Hz|counter[17]~67  = CARRY((!\entrada01|clk1Hz|counter[16]~65 ) # (!\entrada01|clk1Hz|counter [17]))

	.dataa(\entrada01|clk1Hz|counter [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\entrada01|clk1Hz|counter[16]~65 ),
	.combout(\entrada01|clk1Hz|counter[17]~66_combout ),
	.cout(\entrada01|clk1Hz|counter[17]~67 ));
// synopsys translate_off
defparam \entrada01|clk1Hz|counter[17]~66 .lut_mask = 16'h5A5F;
defparam \entrada01|clk1Hz|counter[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y36_N17
dffeas \entrada01|clk1Hz|counter[17] (
	.clk(\clock50Mhz~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\entrada01|clk1Hz|counter[17]~66_combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\entrada01|clk1Hz|LessThan0~8_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\entrada01|clk1Hz|counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \entrada01|clk1Hz|counter[17] .is_wysiwyg = "true";
defparam \entrada01|clk1Hz|counter[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y35_N4
cycloneive_lcell_comb \entrada01|clk1Hz|counter[18]~68 (
// Equation(s):
// \entrada01|clk1Hz|counter[18]~68_combout  = (\entrada01|clk1Hz|counter [18] & (\entrada01|clk1Hz|counter[17]~67  $ (GND))) # (!\entrada01|clk1Hz|counter [18] & (!\entrada01|clk1Hz|counter[17]~67  & VCC))
// \entrada01|clk1Hz|counter[18]~69  = CARRY((\entrada01|clk1Hz|counter [18] & !\entrada01|clk1Hz|counter[17]~67 ))

	.dataa(gnd),
	.datab(\entrada01|clk1Hz|counter [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\entrada01|clk1Hz|counter[17]~67 ),
	.combout(\entrada01|clk1Hz|counter[18]~68_combout ),
	.cout(\entrada01|clk1Hz|counter[18]~69 ));
// synopsys translate_off
defparam \entrada01|clk1Hz|counter[18]~68 .lut_mask = 16'hC30C;
defparam \entrada01|clk1Hz|counter[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y35_N5
dffeas \entrada01|clk1Hz|counter[18] (
	.clk(\clock50Mhz~inputclkctrl_outclk ),
	.d(\entrada01|clk1Hz|counter[18]~68_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\entrada01|clk1Hz|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\entrada01|clk1Hz|counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \entrada01|clk1Hz|counter[18] .is_wysiwyg = "true";
defparam \entrada01|clk1Hz|counter[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y35_N6
cycloneive_lcell_comb \entrada01|clk1Hz|counter[19]~70 (
// Equation(s):
// \entrada01|clk1Hz|counter[19]~70_combout  = (\entrada01|clk1Hz|counter [19] & (!\entrada01|clk1Hz|counter[18]~69 )) # (!\entrada01|clk1Hz|counter [19] & ((\entrada01|clk1Hz|counter[18]~69 ) # (GND)))
// \entrada01|clk1Hz|counter[19]~71  = CARRY((!\entrada01|clk1Hz|counter[18]~69 ) # (!\entrada01|clk1Hz|counter [19]))

	.dataa(\entrada01|clk1Hz|counter [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\entrada01|clk1Hz|counter[18]~69 ),
	.combout(\entrada01|clk1Hz|counter[19]~70_combout ),
	.cout(\entrada01|clk1Hz|counter[19]~71 ));
// synopsys translate_off
defparam \entrada01|clk1Hz|counter[19]~70 .lut_mask = 16'h5A5F;
defparam \entrada01|clk1Hz|counter[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y35_N7
dffeas \entrada01|clk1Hz|counter[19] (
	.clk(\clock50Mhz~inputclkctrl_outclk ),
	.d(\entrada01|clk1Hz|counter[19]~70_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\entrada01|clk1Hz|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\entrada01|clk1Hz|counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \entrada01|clk1Hz|counter[19] .is_wysiwyg = "true";
defparam \entrada01|clk1Hz|counter[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y35_N8
cycloneive_lcell_comb \entrada01|clk1Hz|counter[20]~72 (
// Equation(s):
// \entrada01|clk1Hz|counter[20]~72_combout  = (\entrada01|clk1Hz|counter [20] & (\entrada01|clk1Hz|counter[19]~71  $ (GND))) # (!\entrada01|clk1Hz|counter [20] & (!\entrada01|clk1Hz|counter[19]~71  & VCC))
// \entrada01|clk1Hz|counter[20]~73  = CARRY((\entrada01|clk1Hz|counter [20] & !\entrada01|clk1Hz|counter[19]~71 ))

	.dataa(gnd),
	.datab(\entrada01|clk1Hz|counter [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\entrada01|clk1Hz|counter[19]~71 ),
	.combout(\entrada01|clk1Hz|counter[20]~72_combout ),
	.cout(\entrada01|clk1Hz|counter[20]~73 ));
// synopsys translate_off
defparam \entrada01|clk1Hz|counter[20]~72 .lut_mask = 16'hC30C;
defparam \entrada01|clk1Hz|counter[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y35_N9
dffeas \entrada01|clk1Hz|counter[20] (
	.clk(\clock50Mhz~inputclkctrl_outclk ),
	.d(\entrada01|clk1Hz|counter[20]~72_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\entrada01|clk1Hz|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\entrada01|clk1Hz|counter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \entrada01|clk1Hz|counter[20] .is_wysiwyg = "true";
defparam \entrada01|clk1Hz|counter[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y35_N10
cycloneive_lcell_comb \entrada01|clk1Hz|counter[21]~74 (
// Equation(s):
// \entrada01|clk1Hz|counter[21]~74_combout  = (\entrada01|clk1Hz|counter [21] & (!\entrada01|clk1Hz|counter[20]~73 )) # (!\entrada01|clk1Hz|counter [21] & ((\entrada01|clk1Hz|counter[20]~73 ) # (GND)))
// \entrada01|clk1Hz|counter[21]~75  = CARRY((!\entrada01|clk1Hz|counter[20]~73 ) # (!\entrada01|clk1Hz|counter [21]))

	.dataa(\entrada01|clk1Hz|counter [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\entrada01|clk1Hz|counter[20]~73 ),
	.combout(\entrada01|clk1Hz|counter[21]~74_combout ),
	.cout(\entrada01|clk1Hz|counter[21]~75 ));
// synopsys translate_off
defparam \entrada01|clk1Hz|counter[21]~74 .lut_mask = 16'h5A5F;
defparam \entrada01|clk1Hz|counter[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y35_N11
dffeas \entrada01|clk1Hz|counter[21] (
	.clk(\clock50Mhz~inputclkctrl_outclk ),
	.d(\entrada01|clk1Hz|counter[21]~74_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\entrada01|clk1Hz|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\entrada01|clk1Hz|counter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \entrada01|clk1Hz|counter[21] .is_wysiwyg = "true";
defparam \entrada01|clk1Hz|counter[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y35_N12
cycloneive_lcell_comb \entrada01|clk1Hz|counter[22]~76 (
// Equation(s):
// \entrada01|clk1Hz|counter[22]~76_combout  = (\entrada01|clk1Hz|counter [22] & (\entrada01|clk1Hz|counter[21]~75  $ (GND))) # (!\entrada01|clk1Hz|counter [22] & (!\entrada01|clk1Hz|counter[21]~75  & VCC))
// \entrada01|clk1Hz|counter[22]~77  = CARRY((\entrada01|clk1Hz|counter [22] & !\entrada01|clk1Hz|counter[21]~75 ))

	.dataa(\entrada01|clk1Hz|counter [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\entrada01|clk1Hz|counter[21]~75 ),
	.combout(\entrada01|clk1Hz|counter[22]~76_combout ),
	.cout(\entrada01|clk1Hz|counter[22]~77 ));
// synopsys translate_off
defparam \entrada01|clk1Hz|counter[22]~76 .lut_mask = 16'hA50A;
defparam \entrada01|clk1Hz|counter[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y35_N13
dffeas \entrada01|clk1Hz|counter[22] (
	.clk(\clock50Mhz~inputclkctrl_outclk ),
	.d(\entrada01|clk1Hz|counter[22]~76_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\entrada01|clk1Hz|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\entrada01|clk1Hz|counter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \entrada01|clk1Hz|counter[22] .is_wysiwyg = "true";
defparam \entrada01|clk1Hz|counter[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y35_N14
cycloneive_lcell_comb \entrada01|clk1Hz|counter[23]~78 (
// Equation(s):
// \entrada01|clk1Hz|counter[23]~78_combout  = (\entrada01|clk1Hz|counter [23] & (!\entrada01|clk1Hz|counter[22]~77 )) # (!\entrada01|clk1Hz|counter [23] & ((\entrada01|clk1Hz|counter[22]~77 ) # (GND)))
// \entrada01|clk1Hz|counter[23]~79  = CARRY((!\entrada01|clk1Hz|counter[22]~77 ) # (!\entrada01|clk1Hz|counter [23]))

	.dataa(gnd),
	.datab(\entrada01|clk1Hz|counter [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\entrada01|clk1Hz|counter[22]~77 ),
	.combout(\entrada01|clk1Hz|counter[23]~78_combout ),
	.cout(\entrada01|clk1Hz|counter[23]~79 ));
// synopsys translate_off
defparam \entrada01|clk1Hz|counter[23]~78 .lut_mask = 16'h3C3F;
defparam \entrada01|clk1Hz|counter[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y35_N15
dffeas \entrada01|clk1Hz|counter[23] (
	.clk(\clock50Mhz~inputclkctrl_outclk ),
	.d(\entrada01|clk1Hz|counter[23]~78_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\entrada01|clk1Hz|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\entrada01|clk1Hz|counter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \entrada01|clk1Hz|counter[23] .is_wysiwyg = "true";
defparam \entrada01|clk1Hz|counter[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y35_N16
cycloneive_lcell_comb \entrada01|clk1Hz|counter[24]~80 (
// Equation(s):
// \entrada01|clk1Hz|counter[24]~80_combout  = (\entrada01|clk1Hz|counter [24] & (\entrada01|clk1Hz|counter[23]~79  $ (GND))) # (!\entrada01|clk1Hz|counter [24] & (!\entrada01|clk1Hz|counter[23]~79  & VCC))
// \entrada01|clk1Hz|counter[24]~81  = CARRY((\entrada01|clk1Hz|counter [24] & !\entrada01|clk1Hz|counter[23]~79 ))

	.dataa(gnd),
	.datab(\entrada01|clk1Hz|counter [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\entrada01|clk1Hz|counter[23]~79 ),
	.combout(\entrada01|clk1Hz|counter[24]~80_combout ),
	.cout(\entrada01|clk1Hz|counter[24]~81 ));
// synopsys translate_off
defparam \entrada01|clk1Hz|counter[24]~80 .lut_mask = 16'hC30C;
defparam \entrada01|clk1Hz|counter[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y35_N17
dffeas \entrada01|clk1Hz|counter[24] (
	.clk(\clock50Mhz~inputclkctrl_outclk ),
	.d(\entrada01|clk1Hz|counter[24]~80_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\entrada01|clk1Hz|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\entrada01|clk1Hz|counter [24]),
	.prn(vcc));
// synopsys translate_off
defparam \entrada01|clk1Hz|counter[24] .is_wysiwyg = "true";
defparam \entrada01|clk1Hz|counter[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y35_N18
cycloneive_lcell_comb \entrada01|clk1Hz|counter[25]~82 (
// Equation(s):
// \entrada01|clk1Hz|counter[25]~82_combout  = (\entrada01|clk1Hz|counter [25] & (!\entrada01|clk1Hz|counter[24]~81 )) # (!\entrada01|clk1Hz|counter [25] & ((\entrada01|clk1Hz|counter[24]~81 ) # (GND)))
// \entrada01|clk1Hz|counter[25]~83  = CARRY((!\entrada01|clk1Hz|counter[24]~81 ) # (!\entrada01|clk1Hz|counter [25]))

	.dataa(gnd),
	.datab(\entrada01|clk1Hz|counter [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\entrada01|clk1Hz|counter[24]~81 ),
	.combout(\entrada01|clk1Hz|counter[25]~82_combout ),
	.cout(\entrada01|clk1Hz|counter[25]~83 ));
// synopsys translate_off
defparam \entrada01|clk1Hz|counter[25]~82 .lut_mask = 16'h3C3F;
defparam \entrada01|clk1Hz|counter[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y35_N19
dffeas \entrada01|clk1Hz|counter[25] (
	.clk(\clock50Mhz~inputclkctrl_outclk ),
	.d(\entrada01|clk1Hz|counter[25]~82_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\entrada01|clk1Hz|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\entrada01|clk1Hz|counter [25]),
	.prn(vcc));
// synopsys translate_off
defparam \entrada01|clk1Hz|counter[25] .is_wysiwyg = "true";
defparam \entrada01|clk1Hz|counter[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y35_N20
cycloneive_lcell_comb \entrada01|clk1Hz|counter[26]~84 (
// Equation(s):
// \entrada01|clk1Hz|counter[26]~84_combout  = (\entrada01|clk1Hz|counter [26] & (\entrada01|clk1Hz|counter[25]~83  $ (GND))) # (!\entrada01|clk1Hz|counter [26] & (!\entrada01|clk1Hz|counter[25]~83  & VCC))
// \entrada01|clk1Hz|counter[26]~85  = CARRY((\entrada01|clk1Hz|counter [26] & !\entrada01|clk1Hz|counter[25]~83 ))

	.dataa(gnd),
	.datab(\entrada01|clk1Hz|counter [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\entrada01|clk1Hz|counter[25]~83 ),
	.combout(\entrada01|clk1Hz|counter[26]~84_combout ),
	.cout(\entrada01|clk1Hz|counter[26]~85 ));
// synopsys translate_off
defparam \entrada01|clk1Hz|counter[26]~84 .lut_mask = 16'hC30C;
defparam \entrada01|clk1Hz|counter[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y35_N21
dffeas \entrada01|clk1Hz|counter[26] (
	.clk(\clock50Mhz~inputclkctrl_outclk ),
	.d(\entrada01|clk1Hz|counter[26]~84_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\entrada01|clk1Hz|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\entrada01|clk1Hz|counter [26]),
	.prn(vcc));
// synopsys translate_off
defparam \entrada01|clk1Hz|counter[26] .is_wysiwyg = "true";
defparam \entrada01|clk1Hz|counter[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y35_N22
cycloneive_lcell_comb \entrada01|clk1Hz|counter[27]~86 (
// Equation(s):
// \entrada01|clk1Hz|counter[27]~86_combout  = (\entrada01|clk1Hz|counter [27] & (!\entrada01|clk1Hz|counter[26]~85 )) # (!\entrada01|clk1Hz|counter [27] & ((\entrada01|clk1Hz|counter[26]~85 ) # (GND)))
// \entrada01|clk1Hz|counter[27]~87  = CARRY((!\entrada01|clk1Hz|counter[26]~85 ) # (!\entrada01|clk1Hz|counter [27]))

	.dataa(\entrada01|clk1Hz|counter [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\entrada01|clk1Hz|counter[26]~85 ),
	.combout(\entrada01|clk1Hz|counter[27]~86_combout ),
	.cout(\entrada01|clk1Hz|counter[27]~87 ));
// synopsys translate_off
defparam \entrada01|clk1Hz|counter[27]~86 .lut_mask = 16'h5A5F;
defparam \entrada01|clk1Hz|counter[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y35_N23
dffeas \entrada01|clk1Hz|counter[27] (
	.clk(\clock50Mhz~inputclkctrl_outclk ),
	.d(\entrada01|clk1Hz|counter[27]~86_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\entrada01|clk1Hz|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\entrada01|clk1Hz|counter [27]),
	.prn(vcc));
// synopsys translate_off
defparam \entrada01|clk1Hz|counter[27] .is_wysiwyg = "true";
defparam \entrada01|clk1Hz|counter[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y35_N24
cycloneive_lcell_comb \entrada01|clk1Hz|counter[28]~88 (
// Equation(s):
// \entrada01|clk1Hz|counter[28]~88_combout  = (\entrada01|clk1Hz|counter [28] & (\entrada01|clk1Hz|counter[27]~87  $ (GND))) # (!\entrada01|clk1Hz|counter [28] & (!\entrada01|clk1Hz|counter[27]~87  & VCC))
// \entrada01|clk1Hz|counter[28]~89  = CARRY((\entrada01|clk1Hz|counter [28] & !\entrada01|clk1Hz|counter[27]~87 ))

	.dataa(gnd),
	.datab(\entrada01|clk1Hz|counter [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\entrada01|clk1Hz|counter[27]~87 ),
	.combout(\entrada01|clk1Hz|counter[28]~88_combout ),
	.cout(\entrada01|clk1Hz|counter[28]~89 ));
// synopsys translate_off
defparam \entrada01|clk1Hz|counter[28]~88 .lut_mask = 16'hC30C;
defparam \entrada01|clk1Hz|counter[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y35_N25
dffeas \entrada01|clk1Hz|counter[28] (
	.clk(\clock50Mhz~inputclkctrl_outclk ),
	.d(\entrada01|clk1Hz|counter[28]~88_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\entrada01|clk1Hz|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\entrada01|clk1Hz|counter [28]),
	.prn(vcc));
// synopsys translate_off
defparam \entrada01|clk1Hz|counter[28] .is_wysiwyg = "true";
defparam \entrada01|clk1Hz|counter[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y35_N26
cycloneive_lcell_comb \entrada01|clk1Hz|counter[29]~90 (
// Equation(s):
// \entrada01|clk1Hz|counter[29]~90_combout  = (\entrada01|clk1Hz|counter [29] & (!\entrada01|clk1Hz|counter[28]~89 )) # (!\entrada01|clk1Hz|counter [29] & ((\entrada01|clk1Hz|counter[28]~89 ) # (GND)))
// \entrada01|clk1Hz|counter[29]~91  = CARRY((!\entrada01|clk1Hz|counter[28]~89 ) # (!\entrada01|clk1Hz|counter [29]))

	.dataa(\entrada01|clk1Hz|counter [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\entrada01|clk1Hz|counter[28]~89 ),
	.combout(\entrada01|clk1Hz|counter[29]~90_combout ),
	.cout(\entrada01|clk1Hz|counter[29]~91 ));
// synopsys translate_off
defparam \entrada01|clk1Hz|counter[29]~90 .lut_mask = 16'h5A5F;
defparam \entrada01|clk1Hz|counter[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y35_N27
dffeas \entrada01|clk1Hz|counter[29] (
	.clk(\clock50Mhz~inputclkctrl_outclk ),
	.d(\entrada01|clk1Hz|counter[29]~90_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\entrada01|clk1Hz|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\entrada01|clk1Hz|counter [29]),
	.prn(vcc));
// synopsys translate_off
defparam \entrada01|clk1Hz|counter[29] .is_wysiwyg = "true";
defparam \entrada01|clk1Hz|counter[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y35_N28
cycloneive_lcell_comb \entrada01|clk1Hz|counter[30]~92 (
// Equation(s):
// \entrada01|clk1Hz|counter[30]~92_combout  = (\entrada01|clk1Hz|counter [30] & (\entrada01|clk1Hz|counter[29]~91  $ (GND))) # (!\entrada01|clk1Hz|counter [30] & (!\entrada01|clk1Hz|counter[29]~91  & VCC))
// \entrada01|clk1Hz|counter[30]~93  = CARRY((\entrada01|clk1Hz|counter [30] & !\entrada01|clk1Hz|counter[29]~91 ))

	.dataa(gnd),
	.datab(\entrada01|clk1Hz|counter [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\entrada01|clk1Hz|counter[29]~91 ),
	.combout(\entrada01|clk1Hz|counter[30]~92_combout ),
	.cout(\entrada01|clk1Hz|counter[30]~93 ));
// synopsys translate_off
defparam \entrada01|clk1Hz|counter[30]~92 .lut_mask = 16'hC30C;
defparam \entrada01|clk1Hz|counter[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y35_N29
dffeas \entrada01|clk1Hz|counter[30] (
	.clk(\clock50Mhz~inputclkctrl_outclk ),
	.d(\entrada01|clk1Hz|counter[30]~92_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\entrada01|clk1Hz|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\entrada01|clk1Hz|counter [30]),
	.prn(vcc));
// synopsys translate_off
defparam \entrada01|clk1Hz|counter[30] .is_wysiwyg = "true";
defparam \entrada01|clk1Hz|counter[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y35_N30
cycloneive_lcell_comb \entrada01|clk1Hz|counter[31]~94 (
// Equation(s):
// \entrada01|clk1Hz|counter[31]~94_combout  = \entrada01|clk1Hz|counter [31] $ (\entrada01|clk1Hz|counter[30]~93 )

	.dataa(\entrada01|clk1Hz|counter [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\entrada01|clk1Hz|counter[30]~93 ),
	.combout(\entrada01|clk1Hz|counter[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \entrada01|clk1Hz|counter[31]~94 .lut_mask = 16'h5A5A;
defparam \entrada01|clk1Hz|counter[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y35_N31
dffeas \entrada01|clk1Hz|counter[31] (
	.clk(\clock50Mhz~inputclkctrl_outclk ),
	.d(\entrada01|clk1Hz|counter[31]~94_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\entrada01|clk1Hz|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\entrada01|clk1Hz|counter [31]),
	.prn(vcc));
// synopsys translate_off
defparam \entrada01|clk1Hz|counter[31] .is_wysiwyg = "true";
defparam \entrada01|clk1Hz|counter[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y36_N4
cycloneive_lcell_comb \entrada01|clk1Hz|LessThan0~0 (
// Equation(s):
// \entrada01|clk1Hz|LessThan0~0_combout  = (!\entrada01|clk1Hz|counter [26] & (!\entrada01|clk1Hz|counter [27] & (!\entrada01|clk1Hz|counter [28] & !\entrada01|clk1Hz|counter [25])))

	.dataa(\entrada01|clk1Hz|counter [26]),
	.datab(\entrada01|clk1Hz|counter [27]),
	.datac(\entrada01|clk1Hz|counter [28]),
	.datad(\entrada01|clk1Hz|counter [25]),
	.cin(gnd),
	.combout(\entrada01|clk1Hz|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \entrada01|clk1Hz|LessThan0~0 .lut_mask = 16'h0001;
defparam \entrada01|clk1Hz|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y36_N8
cycloneive_lcell_comb \entrada01|clk1Hz|LessThan0~1 (
// Equation(s):
// \entrada01|clk1Hz|LessThan0~1_combout  = (!\entrada01|clk1Hz|counter [29] & (\entrada01|clk1Hz|LessThan0~0_combout  & !\entrada01|clk1Hz|counter [30]))

	.dataa(\entrada01|clk1Hz|counter [29]),
	.datab(gnd),
	.datac(\entrada01|clk1Hz|LessThan0~0_combout ),
	.datad(\entrada01|clk1Hz|counter [30]),
	.cin(gnd),
	.combout(\entrada01|clk1Hz|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \entrada01|clk1Hz|LessThan0~1 .lut_mask = 16'h0050;
defparam \entrada01|clk1Hz|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y36_N22
cycloneive_lcell_comb \entrada01|clk1Hz|LessThan0~6 (
// Equation(s):
// \entrada01|clk1Hz|LessThan0~6_combout  = (((!\entrada01|clk1Hz|counter [20]) # (!\entrada01|clk1Hz|counter [21])) # (!\entrada01|clk1Hz|counter [19])) # (!\entrada01|clk1Hz|counter [18])

	.dataa(\entrada01|clk1Hz|counter [18]),
	.datab(\entrada01|clk1Hz|counter [19]),
	.datac(\entrada01|clk1Hz|counter [21]),
	.datad(\entrada01|clk1Hz|counter [20]),
	.cin(gnd),
	.combout(\entrada01|clk1Hz|LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \entrada01|clk1Hz|LessThan0~6 .lut_mask = 16'h7FFF;
defparam \entrada01|clk1Hz|LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y36_N30
cycloneive_lcell_comb \entrada01|clk1Hz|LessThan0~2 (
// Equation(s):
// \entrada01|clk1Hz|LessThan0~2_combout  = (((!\entrada01|clk1Hz|counter [12]) # (!\entrada01|clk1Hz|counter [11])) # (!\entrada01|clk1Hz|counter [14])) # (!\entrada01|clk1Hz|counter [13])

	.dataa(\entrada01|clk1Hz|counter [13]),
	.datab(\entrada01|clk1Hz|counter [14]),
	.datac(\entrada01|clk1Hz|counter [11]),
	.datad(\entrada01|clk1Hz|counter [12]),
	.cin(gnd),
	.combout(\entrada01|clk1Hz|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \entrada01|clk1Hz|LessThan0~2 .lut_mask = 16'h7FFF;
defparam \entrada01|clk1Hz|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y36_N20
cycloneive_lcell_comb \entrada01|clk1Hz|LessThan0~3 (
// Equation(s):
// \entrada01|clk1Hz|LessThan0~3_combout  = (!\entrada01|clk1Hz|counter [6] & (!\entrada01|clk1Hz|counter [9] & (!\entrada01|clk1Hz|counter [8] & !\entrada01|clk1Hz|counter [7])))

	.dataa(\entrada01|clk1Hz|counter [6]),
	.datab(\entrada01|clk1Hz|counter [9]),
	.datac(\entrada01|clk1Hz|counter [8]),
	.datad(\entrada01|clk1Hz|counter [7]),
	.cin(gnd),
	.combout(\entrada01|clk1Hz|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \entrada01|clk1Hz|LessThan0~3 .lut_mask = 16'h0001;
defparam \entrada01|clk1Hz|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y36_N2
cycloneive_lcell_comb \entrada01|clk1Hz|LessThan0~4 (
// Equation(s):
// \entrada01|clk1Hz|LessThan0~4_combout  = (!\entrada01|clk1Hz|counter [15] & ((\entrada01|clk1Hz|LessThan0~2_combout ) # ((!\entrada01|clk1Hz|counter [10] & \entrada01|clk1Hz|LessThan0~3_combout ))))

	.dataa(\entrada01|clk1Hz|counter [15]),
	.datab(\entrada01|clk1Hz|counter [10]),
	.datac(\entrada01|clk1Hz|LessThan0~2_combout ),
	.datad(\entrada01|clk1Hz|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\entrada01|clk1Hz|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \entrada01|clk1Hz|LessThan0~4 .lut_mask = 16'h5150;
defparam \entrada01|clk1Hz|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y36_N10
cycloneive_lcell_comb \entrada01|clk1Hz|LessThan0~5 (
// Equation(s):
// \entrada01|clk1Hz|LessThan0~5_combout  = (!\entrada01|clk1Hz|counter [17] & ((\entrada01|clk1Hz|LessThan0~4_combout ) # (!\entrada01|clk1Hz|counter [16])))

	.dataa(gnd),
	.datab(\entrada01|clk1Hz|counter [17]),
	.datac(\entrada01|clk1Hz|counter [16]),
	.datad(\entrada01|clk1Hz|LessThan0~4_combout ),
	.cin(gnd),
	.combout(\entrada01|clk1Hz|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \entrada01|clk1Hz|LessThan0~5 .lut_mask = 16'h3303;
defparam \entrada01|clk1Hz|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y36_N28
cycloneive_lcell_comb \entrada01|clk1Hz|LessThan0~7 (
// Equation(s):
// \entrada01|clk1Hz|LessThan0~7_combout  = (!\entrada01|clk1Hz|counter [23] & (((\entrada01|clk1Hz|LessThan0~6_combout ) # (\entrada01|clk1Hz|LessThan0~5_combout )) # (!\entrada01|clk1Hz|counter [22])))

	.dataa(\entrada01|clk1Hz|counter [23]),
	.datab(\entrada01|clk1Hz|counter [22]),
	.datac(\entrada01|clk1Hz|LessThan0~6_combout ),
	.datad(\entrada01|clk1Hz|LessThan0~5_combout ),
	.cin(gnd),
	.combout(\entrada01|clk1Hz|LessThan0~7_combout ),
	.cout());
// synopsys translate_off
defparam \entrada01|clk1Hz|LessThan0~7 .lut_mask = 16'h5551;
defparam \entrada01|clk1Hz|LessThan0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y36_N6
cycloneive_lcell_comb \entrada01|clk1Hz|LessThan0~8 (
// Equation(s):
// \entrada01|clk1Hz|LessThan0~8_combout  = (!\entrada01|clk1Hz|counter [31] & (((\entrada01|clk1Hz|counter [24] & !\entrada01|clk1Hz|LessThan0~7_combout )) # (!\entrada01|clk1Hz|LessThan0~1_combout )))

	.dataa(\entrada01|clk1Hz|counter [31]),
	.datab(\entrada01|clk1Hz|counter [24]),
	.datac(\entrada01|clk1Hz|LessThan0~1_combout ),
	.datad(\entrada01|clk1Hz|LessThan0~7_combout ),
	.cin(gnd),
	.combout(\entrada01|clk1Hz|LessThan0~8_combout ),
	.cout());
// synopsys translate_off
defparam \entrada01|clk1Hz|LessThan0~8 .lut_mask = 16'h0545;
defparam \entrada01|clk1Hz|LessThan0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y36_N18
cycloneive_lcell_comb \entrada01|clk1Hz|clk_out~0 (
// Equation(s):
// \entrada01|clk1Hz|clk_out~0_combout  = \entrada01|clk1Hz|clk_out~q  $ (\entrada01|clk1Hz|LessThan0~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\entrada01|clk1Hz|clk_out~q ),
	.datad(\entrada01|clk1Hz|LessThan0~8_combout ),
	.cin(gnd),
	.combout(\entrada01|clk1Hz|clk_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \entrada01|clk1Hz|clk_out~0 .lut_mask = 16'h0FF0;
defparam \entrada01|clk1Hz|clk_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y36_N24
cycloneive_lcell_comb \entrada01|clk1Hz|clk_out~feeder (
// Equation(s):
// \entrada01|clk1Hz|clk_out~feeder_combout  = \entrada01|clk1Hz|clk_out~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\entrada01|clk1Hz|clk_out~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\entrada01|clk1Hz|clk_out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \entrada01|clk1Hz|clk_out~feeder .lut_mask = 16'hF0F0;
defparam \entrada01|clk1Hz|clk_out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y36_N25
dffeas \entrada01|clk1Hz|clk_out (
	.clk(\clock50Mhz~inputclkctrl_outclk ),
	.d(\entrada01|clk1Hz|clk_out~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\entrada01|clk1Hz|clk_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \entrada01|clk1Hz|clk_out .is_wysiwyg = "true";
defparam \entrada01|clk1Hz|clk_out .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G8
cycloneive_clkctrl \entrada01|clk1Hz|clk_out~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\entrada01|clk1Hz|clk_out~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\entrada01|clk1Hz|clk_out~clkctrl_outclk ));
// synopsys translate_off
defparam \entrada01|clk1Hz|clk_out~clkctrl .clock_type = "global clock";
defparam \entrada01|clk1Hz|clk_out~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X109_Y22_N12
cycloneive_lcell_comb \sistema01|mod01|counter[0]~2 (
// Equation(s):
// \sistema01|mod01|counter[0]~2_combout  = \sistema01|mod01|counter [0] $ (!\reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sistema01|mod01|counter [0]),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\sistema01|mod01|counter[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \sistema01|mod01|counter[0]~2 .lut_mask = 16'hF00F;
defparam \sistema01|mod01|counter[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y22_N13
dffeas \sistema01|mod01|counter[0] (
	.clk(\entrada01|clk1Hz|clk_out~clkctrl_outclk ),
	.d(\sistema01|mod01|counter[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sistema01|mod01|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sistema01|mod01|counter[0] .is_wysiwyg = "true";
defparam \sistema01|mod01|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y22_N18
cycloneive_lcell_comb \sistema01|mod01|counter[1]~1 (
// Equation(s):
// \sistema01|mod01|counter[1]~1_combout  = \sistema01|mod01|counter [1] $ (((!\reset~input_o  & !\sistema01|mod01|counter [0])))

	.dataa(\reset~input_o ),
	.datab(gnd),
	.datac(\sistema01|mod01|counter [1]),
	.datad(\sistema01|mod01|counter [0]),
	.cin(gnd),
	.combout(\sistema01|mod01|counter[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \sistema01|mod01|counter[1]~1 .lut_mask = 16'hF0A5;
defparam \sistema01|mod01|counter[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y22_N19
dffeas \sistema01|mod01|counter[1] (
	.clk(\entrada01|clk1Hz|clk_out~clkctrl_outclk ),
	.d(\sistema01|mod01|counter[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sistema01|mod01|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sistema01|mod01|counter[1] .is_wysiwyg = "true";
defparam \sistema01|mod01|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y22_N24
cycloneive_lcell_comb \sistema01|mod01|counter[2]~0 (
// Equation(s):
// \sistema01|mod01|counter[2]~0_combout  = \sistema01|mod01|counter [2] $ (((!\sistema01|mod01|counter [0] & (!\reset~input_o  & \sistema01|mod01|counter [1]))))

	.dataa(\sistema01|mod01|counter [0]),
	.datab(\reset~input_o ),
	.datac(\sistema01|mod01|counter [2]),
	.datad(\sistema01|mod01|counter [1]),
	.cin(gnd),
	.combout(\sistema01|mod01|counter[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \sistema01|mod01|counter[2]~0 .lut_mask = 16'hE1F0;
defparam \sistema01|mod01|counter[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y22_N25
dffeas \sistema01|mod01|counter[2] (
	.clk(\entrada01|clk1Hz|clk_out~clkctrl_outclk ),
	.d(\sistema01|mod01|counter[2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sistema01|mod01|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sistema01|mod01|counter[2] .is_wysiwyg = "true";
defparam \sistema01|mod01|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y22_N4
cycloneive_lcell_comb \sistema01|mod01|WideNor0~0 (
// Equation(s):
// \sistema01|mod01|WideNor0~0_combout  = (!\sistema01|mod01|counter [1] & (!\sistema01|mod01|counter [2] & \sistema01|mod01|counter [0]))

	.dataa(gnd),
	.datab(\sistema01|mod01|counter [1]),
	.datac(\sistema01|mod01|counter [2]),
	.datad(\sistema01|mod01|counter [0]),
	.cin(gnd),
	.combout(\sistema01|mod01|WideNor0~0_combout ),
	.cout());
// synopsys translate_off
defparam \sistema01|mod01|WideNor0~0 .lut_mask = 16'h0300;
defparam \sistema01|mod01|WideNor0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y22_N5
dffeas \sistema01|mod01|dv (
	.clk(\entrada01|clk1Hz|clk_out~clkctrl_outclk ),
	.d(\sistema01|mod01|WideNor0~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sistema01|mod01|dv~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sistema01|mod01|dv .is_wysiwyg = "true";
defparam \sistema01|mod01|dv .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y22_N28
cycloneive_lcell_comb \sistema01|controle01|Selector2~0 (
// Equation(s):
// \sistema01|controle01|Selector2~0_combout  = (\sistema01|mod01|dv~q  & (\sistema01|controle01|PrState.load~q )) # (!\sistema01|mod01|dv~q  & ((\sistema01|controle01|PrState.displayB~q )))

	.dataa(\sistema01|controle01|PrState.load~q ),
	.datab(gnd),
	.datac(\sistema01|controle01|PrState.displayB~q ),
	.datad(\sistema01|mod01|dv~q ),
	.cin(gnd),
	.combout(\sistema01|controle01|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \sistema01|controle01|Selector2~0 .lut_mask = 16'hAAF0;
defparam \sistema01|controle01|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y22_N29
dffeas \sistema01|controle01|PrState.displayB (
	.clk(\entrada01|clk1Hz|clk_out~clkctrl_outclk ),
	.d(\sistema01|controle01|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sistema01|controle01|PrState.displayB~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sistema01|controle01|PrState.displayB .is_wysiwyg = "true";
defparam \sistema01|controle01|PrState.displayB .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y22_N10
cycloneive_lcell_comb \sistema01|controle01|Selector3~0 (
// Equation(s):
// \sistema01|controle01|Selector3~0_combout  = (\sistema01|mod01|dv~q  & ((\sistema01|controle01|PrState.displayB~q ))) # (!\sistema01|mod01|dv~q  & (\sistema01|controle01|PrState.storeQ~q ))

	.dataa(gnd),
	.datab(\sistema01|controle01|PrState.storeQ~q ),
	.datac(\sistema01|mod01|dv~q ),
	.datad(\sistema01|controle01|PrState.displayB~q ),
	.cin(gnd),
	.combout(\sistema01|controle01|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \sistema01|controle01|Selector3~0 .lut_mask = 16'hFC0C;
defparam \sistema01|controle01|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y22_N0
cycloneive_lcell_comb \sistema01|controle01|PrState.storeQ~feeder (
// Equation(s):
// \sistema01|controle01|PrState.storeQ~feeder_combout  = \sistema01|controle01|Selector3~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sistema01|controle01|Selector3~0_combout ),
	.cin(gnd),
	.combout(\sistema01|controle01|PrState.storeQ~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sistema01|controle01|PrState.storeQ~feeder .lut_mask = 16'hFF00;
defparam \sistema01|controle01|PrState.storeQ~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y22_N1
dffeas \sistema01|controle01|PrState.storeQ (
	.clk(\entrada01|clk1Hz|clk_out~clkctrl_outclk ),
	.d(\sistema01|controle01|PrState.storeQ~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sistema01|controle01|PrState.storeQ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sistema01|controle01|PrState.storeQ .is_wysiwyg = "true";
defparam \sistema01|controle01|PrState.storeQ .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y22_N14
cycloneive_lcell_comb \sistema01|controle01|Selector4~0 (
// Equation(s):
// \sistema01|controle01|Selector4~0_combout  = (\sistema01|mod01|dv~q  & ((\sistema01|controle01|PrState.storeQ~q ))) # (!\sistema01|mod01|dv~q  & (\sistema01|controle01|PrState.storeR~q ))

	.dataa(\sistema01|controle01|PrState.storeR~q ),
	.datab(gnd),
	.datac(\sistema01|mod01|dv~q ),
	.datad(\sistema01|controle01|PrState.storeQ~q ),
	.cin(gnd),
	.combout(\sistema01|controle01|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \sistema01|controle01|Selector4~0 .lut_mask = 16'hFA0A;
defparam \sistema01|controle01|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y22_N23
dffeas \sistema01|controle01|PrState.storeR (
	.clk(\entrada01|clk1Hz|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sistema01|controle01|Selector4~0_combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sistema01|controle01|PrState.storeR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sistema01|controle01|PrState.storeR .is_wysiwyg = "true";
defparam \sistema01|controle01|PrState.storeR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y22_N20
cycloneive_lcell_comb \sistema01|controle01|PrState.idle~0 (
// Equation(s):
// \sistema01|controle01|PrState.idle~0_combout  = (\sistema01|mod01|dv~q  & ((!\sistema01|controle01|PrState.storeR~q ))) # (!\sistema01|mod01|dv~q  & (\sistema01|controle01|PrState.idle~q ))

	.dataa(\sistema01|mod01|dv~q ),
	.datab(gnd),
	.datac(\sistema01|controle01|PrState.idle~q ),
	.datad(\sistema01|controle01|PrState.storeR~q ),
	.cin(gnd),
	.combout(\sistema01|controle01|PrState.idle~0_combout ),
	.cout());
// synopsys translate_off
defparam \sistema01|controle01|PrState.idle~0 .lut_mask = 16'h50FA;
defparam \sistema01|controle01|PrState.idle~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y22_N21
dffeas \sistema01|controle01|PrState.idle (
	.clk(\entrada01|clk1Hz|clk_out~clkctrl_outclk ),
	.d(\sistema01|controle01|PrState.idle~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sistema01|controle01|PrState.idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sistema01|controle01|PrState.idle .is_wysiwyg = "true";
defparam \sistema01|controle01|PrState.idle .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y22_N16
cycloneive_lcell_comb \sistema01|controle01|Selector1~0 (
// Equation(s):
// \sistema01|controle01|Selector1~0_combout  = (\sistema01|mod01|dv~q  & (!\sistema01|controle01|PrState.idle~q )) # (!\sistema01|mod01|dv~q  & ((\sistema01|controle01|PrState.load~q )))

	.dataa(\sistema01|controle01|PrState.idle~q ),
	.datab(gnd),
	.datac(\sistema01|controle01|PrState.load~q ),
	.datad(\sistema01|mod01|dv~q ),
	.cin(gnd),
	.combout(\sistema01|controle01|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \sistema01|controle01|Selector1~0 .lut_mask = 16'h55F0;
defparam \sistema01|controle01|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y22_N17
dffeas \sistema01|controle01|PrState.load (
	.clk(\entrada01|clk1Hz|clk_out~clkctrl_outclk ),
	.d(\sistema01|controle01|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sistema01|controle01|PrState.load~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sistema01|controle01|PrState.load .is_wysiwyg = "true";
defparam \sistema01|controle01|PrState.load .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y22_N26
cycloneive_lcell_comb \sistema01|controle01|prStateLed[0] (
// Equation(s):
// \sistema01|controle01|prStateLed [0] = (\sistema01|controle01|PrState.load~q ) # (\sistema01|controle01|PrState.storeQ~q )

	.dataa(\sistema01|controle01|PrState.load~q ),
	.datab(gnd),
	.datac(\sistema01|controle01|PrState.storeQ~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sistema01|controle01|prStateLed [0]),
	.cout());
// synopsys translate_off
defparam \sistema01|controle01|prStateLed[0] .lut_mask = 16'hFAFA;
defparam \sistema01|controle01|prStateLed[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y22_N22
cycloneive_lcell_comb \sistema01|controle01|prStateLed[1] (
// Equation(s):
// \sistema01|controle01|prStateLed [1] = (\sistema01|controle01|PrState.displayB~q ) # (\sistema01|controle01|PrState.storeQ~q )

	.dataa(gnd),
	.datab(\sistema01|controle01|PrState.displayB~q ),
	.datac(gnd),
	.datad(\sistema01|controle01|PrState.storeQ~q ),
	.cin(gnd),
	.combout(\sistema01|controle01|prStateLed [1]),
	.cout());
// synopsys translate_off
defparam \sistema01|controle01|prStateLed[1] .lut_mask = 16'hFFCC;
defparam \sistema01|controle01|prStateLed[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y22_N30
cycloneive_lcell_comb \sistema01|controle01|nxStateLed[0] (
// Equation(s):
// \sistema01|controle01|nxStateLed [0] = (\sistema01|controle01|Selector3~0_combout ) # ((\sistema01|mod01|dv~q  & ((!\sistema01|controle01|PrState.idle~q ))) # (!\sistema01|mod01|dv~q  & (\sistema01|controle01|PrState.load~q )))

	.dataa(\sistema01|controle01|PrState.load~q ),
	.datab(\sistema01|controle01|PrState.idle~q ),
	.datac(\sistema01|mod01|dv~q ),
	.datad(\sistema01|controle01|Selector3~0_combout ),
	.cin(gnd),
	.combout(\sistema01|controle01|nxStateLed [0]),
	.cout());
// synopsys translate_off
defparam \sistema01|controle01|nxStateLed[0] .lut_mask = 16'hFF3A;
defparam \sistema01|controle01|nxStateLed[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y22_N16
cycloneive_lcell_comb \sistema01|controle01|nxStateLed[1] (
// Equation(s):
// \sistema01|controle01|nxStateLed [1] = (\sistema01|controle01|PrState.displayB~q ) # ((\sistema01|mod01|dv~q  & (\sistema01|controle01|PrState.load~q )) # (!\sistema01|mod01|dv~q  & ((\sistema01|controle01|PrState.storeQ~q ))))

	.dataa(\sistema01|controle01|PrState.load~q ),
	.datab(\sistema01|controle01|PrState.displayB~q ),
	.datac(\sistema01|mod01|dv~q ),
	.datad(\sistema01|controle01|PrState.storeQ~q ),
	.cin(gnd),
	.combout(\sistema01|controle01|nxStateLed [1]),
	.cout());
// synopsys translate_off
defparam \sistema01|controle01|nxStateLed[1] .lut_mask = 16'hEFEC;
defparam \sistema01|controle01|nxStateLed[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \InputA[2]~input (
	.i(InputA[2]),
	.ibar(gnd),
	.o(\InputA[2]~input_o ));
// synopsys translate_off
defparam \InputA[2]~input .bus_hold = "false";
defparam \InputA[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \InputA[1]~input (
	.i(InputA[1]),
	.ibar(gnd),
	.o(\InputA[1]~input_o ));
// synopsys translate_off
defparam \InputA[1]~input .bus_hold = "false";
defparam \InputA[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X108_Y22_N18
cycloneive_lcell_comb \saida01|SsdInpA|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 (
// Equation(s):
// \saida01|SsdInpA|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  = \InputA[1]~input_o  $ (VCC)
// \saida01|SsdInpA|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1  = CARRY(\InputA[1]~input_o )

	.dataa(gnd),
	.datab(\InputA[1]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\saida01|SsdInpA|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cout(\saida01|SsdInpA|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ));
// synopsys translate_off
defparam \saida01|SsdInpA|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .lut_mask = 16'h33CC;
defparam \saida01|SsdInpA|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y22_N20
cycloneive_lcell_comb \saida01|SsdInpA|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 (
// Equation(s):
// \saida01|SsdInpA|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  = (\InputA[2]~input_o  & (\saida01|SsdInpA|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1  & VCC)) # (!\InputA[2]~input_o  & 
// (!\saida01|SsdInpA|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))
// \saida01|SsdInpA|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  = CARRY((!\InputA[2]~input_o  & !\saida01|SsdInpA|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))

	.dataa(gnd),
	.datab(\InputA[2]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\saida01|SsdInpA|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ),
	.combout(\saida01|SsdInpA|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cout(\saida01|SsdInpA|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ));
// synopsys translate_off
defparam \saida01|SsdInpA|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .lut_mask = 16'hC303;
defparam \saida01|SsdInpA|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N8
cycloneive_io_ibuf \InputA[3]~input (
	.i(InputA[3]),
	.ibar(gnd),
	.o(\InputA[3]~input_o ));
// synopsys translate_off
defparam \InputA[3]~input .bus_hold = "false";
defparam \InputA[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X108_Y22_N22
cycloneive_lcell_comb \saida01|SsdInpA|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 (
// Equation(s):
// \saida01|SsdInpA|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  = (\InputA[3]~input_o  & (\saida01|SsdInpA|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  $ (GND))) # (!\InputA[3]~input_o  & 
// (!\saida01|SsdInpA|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  & VCC))
// \saida01|SsdInpA|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5  = CARRY((\InputA[3]~input_o  & !\saida01|SsdInpA|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ))

	.dataa(gnd),
	.datab(\InputA[3]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\saida01|SsdInpA|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ),
	.combout(\saida01|SsdInpA|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.cout(\saida01|SsdInpA|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ));
// synopsys translate_off
defparam \saida01|SsdInpA|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .lut_mask = 16'hC30C;
defparam \saida01|SsdInpA|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X108_Y22_N24
cycloneive_lcell_comb \saida01|SsdInpA|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 (
// Equation(s):
// \saida01|SsdInpA|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  = !\saida01|SsdInpA|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\saida01|SsdInpA|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ),
	.combout(\saida01|SsdInpA|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \saida01|SsdInpA|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .lut_mask = 16'h0F0F;
defparam \saida01|SsdInpA|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X108_Y22_N4
cycloneive_lcell_comb \saida01|SsdInpA|Mod0|auto_generated|divider|divider|StageOut[14]~1 (
// Equation(s):
// \saida01|SsdInpA|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout  = (\saida01|SsdInpA|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\InputA[2]~input_o ))) # 
// (!\saida01|SsdInpA|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\saida01|SsdInpA|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ))

	.dataa(\saida01|SsdInpA|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datab(\InputA[2]~input_o ),
	.datac(gnd),
	.datad(\saida01|SsdInpA|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\saida01|SsdInpA|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout ),
	.cout());
// synopsys translate_off
defparam \saida01|SsdInpA|Mod0|auto_generated|divider|divider|StageOut[14]~1 .lut_mask = 16'hCCAA;
defparam \saida01|SsdInpA|Mod0|auto_generated|divider|divider|StageOut[14]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y22_N6
cycloneive_lcell_comb \saida01|SsdInpA|Mod0|auto_generated|divider|divider|StageOut[13]~0 (
// Equation(s):
// \saida01|SsdInpA|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout  = (\saida01|SsdInpA|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\InputA[1]~input_o ))) # 
// (!\saida01|SsdInpA|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\saida01|SsdInpA|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ))

	.dataa(gnd),
	.datab(\saida01|SsdInpA|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datac(\InputA[1]~input_o ),
	.datad(\saida01|SsdInpA|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\saida01|SsdInpA|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout ),
	.cout());
// synopsys translate_off
defparam \saida01|SsdInpA|Mod0|auto_generated|divider|divider|StageOut[13]~0 .lut_mask = 16'hF0CC;
defparam \saida01|SsdInpA|Mod0|auto_generated|divider|divider|StageOut[13]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y22_N26
cycloneive_lcell_comb \saida01|SsdInpA|Mod0|auto_generated|divider|divider|StageOut[15]~2 (
// Equation(s):
// \saida01|SsdInpA|Mod0|auto_generated|divider|divider|StageOut[15]~2_combout  = (\saida01|SsdInpA|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\InputA[3]~input_o ))) # 
// (!\saida01|SsdInpA|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\saida01|SsdInpA|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ))

	.dataa(\saida01|SsdInpA|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.datab(gnd),
	.datac(\InputA[3]~input_o ),
	.datad(\saida01|SsdInpA|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\saida01|SsdInpA|Mod0|auto_generated|divider|divider|StageOut[15]~2_combout ),
	.cout());
// synopsys translate_off
defparam \saida01|SsdInpA|Mod0|auto_generated|divider|divider|StageOut[15]~2 .lut_mask = 16'hF0AA;
defparam \saida01|SsdInpA|Mod0|auto_generated|divider|divider|StageOut[15]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \InputA[0]~input (
	.i(InputA[0]),
	.ibar(gnd),
	.o(\InputA[0]~input_o ));
// synopsys translate_off
defparam \InputA[0]~input .bus_hold = "false";
defparam \InputA[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X109_Y54_N28
cycloneive_lcell_comb \saida01|SsdInpA|seven_seg~70 (
// Equation(s):
// \saida01|SsdInpA|seven_seg~70_combout  = (!\saida01|SsdInpA|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout  & (!\saida01|SsdInpA|Mod0|auto_generated|divider|divider|StageOut[15]~2_combout  & 
// (\saida01|SsdInpA|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout  $ (\InputA[0]~input_o ))))

	.dataa(\saida01|SsdInpA|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout ),
	.datab(\saida01|SsdInpA|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout ),
	.datac(\saida01|SsdInpA|Mod0|auto_generated|divider|divider|StageOut[15]~2_combout ),
	.datad(\InputA[0]~input_o ),
	.cin(gnd),
	.combout(\saida01|SsdInpA|seven_seg~70_combout ),
	.cout());
// synopsys translate_off
defparam \saida01|SsdInpA|seven_seg~70 .lut_mask = 16'h0102;
defparam \saida01|SsdInpA|seven_seg~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y54_N2
cycloneive_lcell_comb \saida01|SsdInpA|seven_seg~71 (
// Equation(s):
// \saida01|SsdInpA|seven_seg~71_combout  = (\saida01|SsdInpA|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout  & (!\saida01|SsdInpA|Mod0|auto_generated|divider|divider|StageOut[15]~2_combout  & 
// (\saida01|SsdInpA|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout  $ (\InputA[0]~input_o ))))

	.dataa(\saida01|SsdInpA|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout ),
	.datab(\saida01|SsdInpA|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout ),
	.datac(\saida01|SsdInpA|Mod0|auto_generated|divider|divider|StageOut[15]~2_combout ),
	.datad(\InputA[0]~input_o ),
	.cin(gnd),
	.combout(\saida01|SsdInpA|seven_seg~71_combout ),
	.cout());
// synopsys translate_off
defparam \saida01|SsdInpA|seven_seg~71 .lut_mask = 16'h0208;
defparam \saida01|SsdInpA|seven_seg~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y54_N0
cycloneive_lcell_comb \saida01|SsdInpA|seven_seg~72 (
// Equation(s):
// \saida01|SsdInpA|seven_seg~72_combout  = (!\saida01|SsdInpA|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout  & (\saida01|SsdInpA|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout  & 
// (!\saida01|SsdInpA|Mod0|auto_generated|divider|divider|StageOut[15]~2_combout  & !\InputA[0]~input_o )))

	.dataa(\saida01|SsdInpA|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout ),
	.datab(\saida01|SsdInpA|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout ),
	.datac(\saida01|SsdInpA|Mod0|auto_generated|divider|divider|StageOut[15]~2_combout ),
	.datad(\InputA[0]~input_o ),
	.cin(gnd),
	.combout(\saida01|SsdInpA|seven_seg~72_combout ),
	.cout());
// synopsys translate_off
defparam \saida01|SsdInpA|seven_seg~72 .lut_mask = 16'h0004;
defparam \saida01|SsdInpA|seven_seg~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y54_N30
cycloneive_lcell_comb \saida01|SsdInpA|seven_seg~73 (
// Equation(s):
// \saida01|SsdInpA|seven_seg~73_combout  = (\saida01|SsdInpA|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout  & (!\saida01|SsdInpA|Mod0|auto_generated|divider|divider|StageOut[15]~2_combout  & 
// (\saida01|SsdInpA|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout  $ (!\InputA[0]~input_o )))) # (!\saida01|SsdInpA|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout  & 
// (!\saida01|SsdInpA|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout  & ((\InputA[0]~input_o ))))

	.dataa(\saida01|SsdInpA|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout ),
	.datab(\saida01|SsdInpA|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout ),
	.datac(\saida01|SsdInpA|Mod0|auto_generated|divider|divider|StageOut[15]~2_combout ),
	.datad(\InputA[0]~input_o ),
	.cin(gnd),
	.combout(\saida01|SsdInpA|seven_seg~73_combout ),
	.cout());
// synopsys translate_off
defparam \saida01|SsdInpA|seven_seg~73 .lut_mask = 16'h1902;
defparam \saida01|SsdInpA|seven_seg~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y54_N12
cycloneive_lcell_comb \saida01|SsdInpA|seven_seg~74 (
// Equation(s):
// \saida01|SsdInpA|seven_seg~74_combout  = (\saida01|SsdInpA|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout  & (((!\saida01|SsdInpA|Mod0|auto_generated|divider|divider|StageOut[15]~2_combout  & \InputA[0]~input_o )))) # 
// (!\saida01|SsdInpA|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout  & ((\saida01|SsdInpA|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout  & (!\saida01|SsdInpA|Mod0|auto_generated|divider|divider|StageOut[15]~2_combout )) # 
// (!\saida01|SsdInpA|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout  & ((\InputA[0]~input_o )))))

	.dataa(\saida01|SsdInpA|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout ),
	.datab(\saida01|SsdInpA|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout ),
	.datac(\saida01|SsdInpA|Mod0|auto_generated|divider|divider|StageOut[15]~2_combout ),
	.datad(\InputA[0]~input_o ),
	.cin(gnd),
	.combout(\saida01|SsdInpA|seven_seg~74_combout ),
	.cout());
// synopsys translate_off
defparam \saida01|SsdInpA|seven_seg~74 .lut_mask = 16'h1F02;
defparam \saida01|SsdInpA|seven_seg~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y54_N14
cycloneive_lcell_comb \saida01|SsdInpA|seven_seg~75 (
// Equation(s):
// \saida01|SsdInpA|seven_seg~75_combout  = (!\saida01|SsdInpA|Mod0|auto_generated|divider|divider|StageOut[15]~2_combout  & ((\saida01|SsdInpA|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout  & 
// (\saida01|SsdInpA|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout  & \InputA[0]~input_o )) # (!\saida01|SsdInpA|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout  & 
// ((\saida01|SsdInpA|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout ) # (\InputA[0]~input_o )))))

	.dataa(\saida01|SsdInpA|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout ),
	.datab(\saida01|SsdInpA|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout ),
	.datac(\saida01|SsdInpA|Mod0|auto_generated|divider|divider|StageOut[15]~2_combout ),
	.datad(\InputA[0]~input_o ),
	.cin(gnd),
	.combout(\saida01|SsdInpA|seven_seg~75_combout ),
	.cout());
// synopsys translate_off
defparam \saida01|SsdInpA|seven_seg~75 .lut_mask = 16'h0D04;
defparam \saida01|SsdInpA|seven_seg~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y54_N4
cycloneive_lcell_comb \saida01|SsdInpA|seven_seg~76 (
// Equation(s):
// \saida01|SsdInpA|seven_seg~76_combout  = (\saida01|SsdInpA|Mod0|auto_generated|divider|divider|StageOut[15]~2_combout ) # ((\saida01|SsdInpA|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout  & ((!\InputA[0]~input_o ) # 
// (!\saida01|SsdInpA|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout ))) # (!\saida01|SsdInpA|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout  & (\saida01|SsdInpA|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout )))

	.dataa(\saida01|SsdInpA|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout ),
	.datab(\saida01|SsdInpA|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout ),
	.datac(\saida01|SsdInpA|Mod0|auto_generated|divider|divider|StageOut[15]~2_combout ),
	.datad(\InputA[0]~input_o ),
	.cin(gnd),
	.combout(\saida01|SsdInpA|seven_seg~76_combout ),
	.cout());
// synopsys translate_off
defparam \saida01|SsdInpA|seven_seg~76 .lut_mask = 16'hF6FE;
defparam \saida01|SsdInpA|seven_seg~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y22_N12
cycloneive_lcell_comb \saida01|SsdInpA|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 (
// Equation(s):
// \saida01|SsdInpA|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1_cout  = CARRY(\InputA[1]~input_o )

	.dataa(gnd),
	.datab(\InputA[1]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\saida01|SsdInpA|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1_cout ));
// synopsys translate_off
defparam \saida01|SsdInpA|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 .lut_mask = 16'h00CC;
defparam \saida01|SsdInpA|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y22_N14
cycloneive_lcell_comb \saida01|SsdInpA|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 (
// Equation(s):
// \saida01|SsdInpA|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3_cout  = CARRY((!\InputA[2]~input_o  & !\saida01|SsdInpA|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1_cout ))

	.dataa(\InputA[2]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\saida01|SsdInpA|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1_cout ),
	.combout(),
	.cout(\saida01|SsdInpA|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3_cout ));
// synopsys translate_off
defparam \saida01|SsdInpA|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 .lut_mask = 16'h0005;
defparam \saida01|SsdInpA|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X114_Y22_N16
cycloneive_lcell_comb \saida01|SsdInpA|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 (
// Equation(s):
// \saida01|SsdInpA|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5_cout  = CARRY((\InputA[3]~input_o  & !\saida01|SsdInpA|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3_cout ))

	.dataa(\InputA[3]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\saida01|SsdInpA|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3_cout ),
	.combout(),
	.cout(\saida01|SsdInpA|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5_cout ));
// synopsys translate_off
defparam \saida01|SsdInpA|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 .lut_mask = 16'h000A;
defparam \saida01|SsdInpA|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X114_Y22_N18
cycloneive_lcell_comb \saida01|SsdInpA|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 (
// Equation(s):
// \saida01|SsdInpA|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  = !\saida01|SsdInpA|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\saida01|SsdInpA|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5_cout ),
	.combout(\saida01|SsdInpA|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \saida01|SsdInpA|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .lut_mask = 16'h0F0F;
defparam \saida01|SsdInpA|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X115_Y18_N8
cycloneive_io_ibuf \InputB[0]~input (
	.i(InputB[0]),
	.ibar(gnd),
	.o(\InputB[0]~input_o ));
// synopsys translate_off
defparam \InputB[0]~input .bus_hold = "false";
defparam \InputB[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N1
cycloneive_io_ibuf \InputB[3]~input (
	.i(InputB[3]),
	.ibar(gnd),
	.o(\InputB[3]~input_o ));
// synopsys translate_off
defparam \InputB[3]~input .bus_hold = "false";
defparam \InputB[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N1
cycloneive_io_ibuf \InputB[2]~input (
	.i(InputB[2]),
	.ibar(gnd),
	.o(\InputB[2]~input_o ));
// synopsys translate_off
defparam \InputB[2]~input .bus_hold = "false";
defparam \InputB[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y11_N8
cycloneive_io_ibuf \InputB[1]~input (
	.i(InputB[1]),
	.ibar(gnd),
	.o(\InputB[1]~input_o ));
// synopsys translate_off
defparam \InputB[1]~input .bus_hold = "false";
defparam \InputB[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y18_N12
cycloneive_lcell_comb \saida01|SsdInpB|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 (
// Equation(s):
// \saida01|SsdInpB|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  = \InputB[1]~input_o  $ (VCC)
// \saida01|SsdInpB|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1  = CARRY(\InputB[1]~input_o )

	.dataa(gnd),
	.datab(\InputB[1]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\saida01|SsdInpB|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cout(\saida01|SsdInpB|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ));
// synopsys translate_off
defparam \saida01|SsdInpB|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .lut_mask = 16'h33CC;
defparam \saida01|SsdInpB|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y18_N14
cycloneive_lcell_comb \saida01|SsdInpB|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 (
// Equation(s):
// \saida01|SsdInpB|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  = (\InputB[2]~input_o  & (\saida01|SsdInpB|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1  & VCC)) # (!\InputB[2]~input_o  & 
// (!\saida01|SsdInpB|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))
// \saida01|SsdInpB|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  = CARRY((!\InputB[2]~input_o  & !\saida01|SsdInpB|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))

	.dataa(gnd),
	.datab(\InputB[2]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\saida01|SsdInpB|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ),
	.combout(\saida01|SsdInpB|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cout(\saida01|SsdInpB|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ));
// synopsys translate_off
defparam \saida01|SsdInpB|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .lut_mask = 16'hC303;
defparam \saida01|SsdInpB|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X114_Y18_N16
cycloneive_lcell_comb \saida01|SsdInpB|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 (
// Equation(s):
// \saida01|SsdInpB|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  = (\InputB[3]~input_o  & (\saida01|SsdInpB|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  $ (GND))) # (!\InputB[3]~input_o  & 
// (!\saida01|SsdInpB|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  & VCC))
// \saida01|SsdInpB|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5  = CARRY((\InputB[3]~input_o  & !\saida01|SsdInpB|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ))

	.dataa(\InputB[3]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\saida01|SsdInpB|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ),
	.combout(\saida01|SsdInpB|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.cout(\saida01|SsdInpB|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ));
// synopsys translate_off
defparam \saida01|SsdInpB|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .lut_mask = 16'hA50A;
defparam \saida01|SsdInpB|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X114_Y18_N18
cycloneive_lcell_comb \saida01|SsdInpB|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 (
// Equation(s):
// \saida01|SsdInpB|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  = !\saida01|SsdInpB|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\saida01|SsdInpB|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ),
	.combout(\saida01|SsdInpB|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \saida01|SsdInpB|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .lut_mask = 16'h0F0F;
defparam \saida01|SsdInpB|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X114_Y18_N2
cycloneive_lcell_comb \saida01|SsdInpB|Mod0|auto_generated|divider|divider|StageOut[14]~1 (
// Equation(s):
// \saida01|SsdInpB|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout  = (\saida01|SsdInpB|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\InputB[2]~input_o ))) # 
// (!\saida01|SsdInpB|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\saida01|SsdInpB|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ))

	.dataa(gnd),
	.datab(\saida01|SsdInpB|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(\saida01|SsdInpB|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datad(\InputB[2]~input_o ),
	.cin(gnd),
	.combout(\saida01|SsdInpB|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout ),
	.cout());
// synopsys translate_off
defparam \saida01|SsdInpB|Mod0|auto_generated|divider|divider|StageOut[14]~1 .lut_mask = 16'hFC30;
defparam \saida01|SsdInpB|Mod0|auto_generated|divider|divider|StageOut[14]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y18_N0
cycloneive_lcell_comb \saida01|SsdInpB|Mod0|auto_generated|divider|divider|StageOut[13]~0 (
// Equation(s):
// \saida01|SsdInpB|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout  = (\saida01|SsdInpB|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\InputB[1]~input_o ))) # 
// (!\saida01|SsdInpB|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\saida01|SsdInpB|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ))

	.dataa(\saida01|SsdInpB|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datab(\saida01|SsdInpB|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(\InputB[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\saida01|SsdInpB|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout ),
	.cout());
// synopsys translate_off
defparam \saida01|SsdInpB|Mod0|auto_generated|divider|divider|StageOut[13]~0 .lut_mask = 16'hE2E2;
defparam \saida01|SsdInpB|Mod0|auto_generated|divider|divider|StageOut[13]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y18_N28
cycloneive_lcell_comb \saida01|SsdInpB|Mod0|auto_generated|divider|divider|StageOut[15]~2 (
// Equation(s):
// \saida01|SsdInpB|Mod0|auto_generated|divider|divider|StageOut[15]~2_combout  = (\saida01|SsdInpB|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\InputB[3]~input_o )) # 
// (!\saida01|SsdInpB|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\saida01|SsdInpB|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout )))

	.dataa(\InputB[3]~input_o ),
	.datab(\saida01|SsdInpB|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(gnd),
	.datad(\saida01|SsdInpB|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\saida01|SsdInpB|Mod0|auto_generated|divider|divider|StageOut[15]~2_combout ),
	.cout());
// synopsys translate_off
defparam \saida01|SsdInpB|Mod0|auto_generated|divider|divider|StageOut[15]~2 .lut_mask = 16'hBB88;
defparam \saida01|SsdInpB|Mod0|auto_generated|divider|divider|StageOut[15]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y18_N30
cycloneive_lcell_comb \saida01|SsdInpB|seven_seg~70 (
// Equation(s):
// \saida01|SsdInpB|seven_seg~70_combout  = (!\saida01|SsdInpB|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout  & (!\saida01|SsdInpB|Mod0|auto_generated|divider|divider|StageOut[15]~2_combout  & (\InputB[0]~input_o  $ 
// (\saida01|SsdInpB|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout ))))

	.dataa(\InputB[0]~input_o ),
	.datab(\saida01|SsdInpB|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout ),
	.datac(\saida01|SsdInpB|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout ),
	.datad(\saida01|SsdInpB|Mod0|auto_generated|divider|divider|StageOut[15]~2_combout ),
	.cin(gnd),
	.combout(\saida01|SsdInpB|seven_seg~70_combout ),
	.cout());
// synopsys translate_off
defparam \saida01|SsdInpB|seven_seg~70 .lut_mask = 16'h0006;
defparam \saida01|SsdInpB|seven_seg~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y18_N24
cycloneive_lcell_comb \saida01|SsdInpB|seven_seg~71 (
// Equation(s):
// \saida01|SsdInpB|seven_seg~71_combout  = (\saida01|SsdInpB|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout  & (!\saida01|SsdInpB|Mod0|auto_generated|divider|divider|StageOut[15]~2_combout  & (\InputB[0]~input_o  $ 
// (\saida01|SsdInpB|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout ))))

	.dataa(\InputB[0]~input_o ),
	.datab(\saida01|SsdInpB|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout ),
	.datac(\saida01|SsdInpB|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout ),
	.datad(\saida01|SsdInpB|Mod0|auto_generated|divider|divider|StageOut[15]~2_combout ),
	.cin(gnd),
	.combout(\saida01|SsdInpB|seven_seg~71_combout ),
	.cout());
// synopsys translate_off
defparam \saida01|SsdInpB|seven_seg~71 .lut_mask = 16'h0048;
defparam \saida01|SsdInpB|seven_seg~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y19_N4
cycloneive_lcell_comb \saida01|SsdInpB|seven_seg~72 (
// Equation(s):
// \saida01|SsdInpB|seven_seg~72_combout  = (!\InputB[0]~input_o  & (!\saida01|SsdInpB|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout  & (!\saida01|SsdInpB|Mod0|auto_generated|divider|divider|StageOut[15]~2_combout  & 
// \saida01|SsdInpB|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout )))

	.dataa(\InputB[0]~input_o ),
	.datab(\saida01|SsdInpB|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout ),
	.datac(\saida01|SsdInpB|Mod0|auto_generated|divider|divider|StageOut[15]~2_combout ),
	.datad(\saida01|SsdInpB|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout ),
	.cin(gnd),
	.combout(\saida01|SsdInpB|seven_seg~72_combout ),
	.cout());
// synopsys translate_off
defparam \saida01|SsdInpB|seven_seg~72 .lut_mask = 16'h0100;
defparam \saida01|SsdInpB|seven_seg~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y19_N2
cycloneive_lcell_comb \saida01|SsdInpB|seven_seg~73 (
// Equation(s):
// \saida01|SsdInpB|seven_seg~73_combout  = (\saida01|SsdInpB|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout  & (!\saida01|SsdInpB|Mod0|auto_generated|divider|divider|StageOut[15]~2_combout  & (\InputB[0]~input_o  $ 
// (!\saida01|SsdInpB|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout )))) # (!\saida01|SsdInpB|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout  & (\InputB[0]~input_o  & 
// ((!\saida01|SsdInpB|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout ))))

	.dataa(\InputB[0]~input_o ),
	.datab(\saida01|SsdInpB|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout ),
	.datac(\saida01|SsdInpB|Mod0|auto_generated|divider|divider|StageOut[15]~2_combout ),
	.datad(\saida01|SsdInpB|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout ),
	.cin(gnd),
	.combout(\saida01|SsdInpB|seven_seg~73_combout ),
	.cout());
// synopsys translate_off
defparam \saida01|SsdInpB|seven_seg~73 .lut_mask = 16'h0826;
defparam \saida01|SsdInpB|seven_seg~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y18_N26
cycloneive_lcell_comb \saida01|SsdInpB|seven_seg~74 (
// Equation(s):
// \saida01|SsdInpB|seven_seg~74_combout  = (\saida01|SsdInpB|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout  & (\InputB[0]~input_o  & ((!\saida01|SsdInpB|Mod0|auto_generated|divider|divider|StageOut[15]~2_combout )))) # 
// (!\saida01|SsdInpB|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout  & ((\saida01|SsdInpB|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout  & ((!\saida01|SsdInpB|Mod0|auto_generated|divider|divider|StageOut[15]~2_combout ))) # 
// (!\saida01|SsdInpB|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout  & (\InputB[0]~input_o ))))

	.dataa(\InputB[0]~input_o ),
	.datab(\saida01|SsdInpB|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout ),
	.datac(\saida01|SsdInpB|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout ),
	.datad(\saida01|SsdInpB|Mod0|auto_generated|divider|divider|StageOut[15]~2_combout ),
	.cin(gnd),
	.combout(\saida01|SsdInpB|seven_seg~74_combout ),
	.cout());
// synopsys translate_off
defparam \saida01|SsdInpB|seven_seg~74 .lut_mask = 16'h02AE;
defparam \saida01|SsdInpB|seven_seg~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y19_N0
cycloneive_lcell_comb \saida01|SsdInpB|seven_seg~75 (
// Equation(s):
// \saida01|SsdInpB|seven_seg~75_combout  = (!\saida01|SsdInpB|Mod0|auto_generated|divider|divider|StageOut[15]~2_combout  & ((\InputB[0]~input_o  & ((\saida01|SsdInpB|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout ) # 
// (!\saida01|SsdInpB|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout ))) # (!\InputB[0]~input_o  & (!\saida01|SsdInpB|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout  & 
// \saida01|SsdInpB|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout ))))

	.dataa(\InputB[0]~input_o ),
	.datab(\saida01|SsdInpB|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout ),
	.datac(\saida01|SsdInpB|Mod0|auto_generated|divider|divider|StageOut[15]~2_combout ),
	.datad(\saida01|SsdInpB|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout ),
	.cin(gnd),
	.combout(\saida01|SsdInpB|seven_seg~75_combout ),
	.cout());
// synopsys translate_off
defparam \saida01|SsdInpB|seven_seg~75 .lut_mask = 16'h0B02;
defparam \saida01|SsdInpB|seven_seg~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y19_N26
cycloneive_lcell_comb \saida01|SsdInpB|seven_seg~76 (
// Equation(s):
// \saida01|SsdInpB|seven_seg~76_combout  = (\saida01|SsdInpB|Mod0|auto_generated|divider|divider|StageOut[15]~2_combout ) # ((\saida01|SsdInpB|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout  & 
// ((!\saida01|SsdInpB|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout ) # (!\InputB[0]~input_o ))) # (!\saida01|SsdInpB|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout  & 
// ((\saida01|SsdInpB|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout ))))

	.dataa(\InputB[0]~input_o ),
	.datab(\saida01|SsdInpB|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout ),
	.datac(\saida01|SsdInpB|Mod0|auto_generated|divider|divider|StageOut[15]~2_combout ),
	.datad(\saida01|SsdInpB|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout ),
	.cin(gnd),
	.combout(\saida01|SsdInpB|seven_seg~76_combout ),
	.cout());
// synopsys translate_off
defparam \saida01|SsdInpB|seven_seg~76 .lut_mask = 16'hF7FC;
defparam \saida01|SsdInpB|seven_seg~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y18_N4
cycloneive_lcell_comb \saida01|SsdInpB|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 (
// Equation(s):
// \saida01|SsdInpB|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1_cout  = CARRY(\InputB[1]~input_o )

	.dataa(gnd),
	.datab(\InputB[1]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\saida01|SsdInpB|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1_cout ));
// synopsys translate_off
defparam \saida01|SsdInpB|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 .lut_mask = 16'h00CC;
defparam \saida01|SsdInpB|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y18_N6
cycloneive_lcell_comb \saida01|SsdInpB|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 (
// Equation(s):
// \saida01|SsdInpB|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3_cout  = CARRY((!\InputB[2]~input_o  & !\saida01|SsdInpB|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1_cout ))

	.dataa(gnd),
	.datab(\InputB[2]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\saida01|SsdInpB|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1_cout ),
	.combout(),
	.cout(\saida01|SsdInpB|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3_cout ));
// synopsys translate_off
defparam \saida01|SsdInpB|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 .lut_mask = 16'h0003;
defparam \saida01|SsdInpB|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X114_Y18_N8
cycloneive_lcell_comb \saida01|SsdInpB|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 (
// Equation(s):
// \saida01|SsdInpB|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5_cout  = CARRY((\InputB[3]~input_o  & !\saida01|SsdInpB|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3_cout ))

	.dataa(\InputB[3]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\saida01|SsdInpB|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3_cout ),
	.combout(),
	.cout(\saida01|SsdInpB|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5_cout ));
// synopsys translate_off
defparam \saida01|SsdInpB|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 .lut_mask = 16'h000A;
defparam \saida01|SsdInpB|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X114_Y18_N10
cycloneive_lcell_comb \saida01|SsdInpB|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 (
// Equation(s):
// \saida01|SsdInpB|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  = !\saida01|SsdInpB|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\saida01|SsdInpB|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5_cout ),
	.combout(\saida01|SsdInpB|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \saida01|SsdInpB|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .lut_mask = 16'h0F0F;
defparam \saida01|SsdInpB|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X108_Y22_N2
cycloneive_lcell_comb \sistema01|controle01|aluOp[0] (
// Equation(s):
// \sistema01|controle01|aluOp [0] = (\sistema01|controle01|PrState.displayB~q ) # (\sistema01|controle01|PrState.storeR~q )

	.dataa(\sistema01|controle01|PrState.displayB~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\sistema01|controle01|PrState.storeR~q ),
	.cin(gnd),
	.combout(\sistema01|controle01|aluOp [0]),
	.cout());
// synopsys translate_off
defparam \sistema01|controle01|aluOp[0] .lut_mask = 16'hFFAA;
defparam \sistema01|controle01|aluOp[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y22_N14
cycloneive_lcell_comb \sistema01|controle01|aluOp[1]~2 (
// Equation(s):
// \sistema01|controle01|aluOp[1]~2_combout  = (!\sistema01|controle01|PrState.storeQ~q  & !\sistema01|controle01|PrState.storeR~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sistema01|controle01|PrState.storeQ~q ),
	.datad(\sistema01|controle01|PrState.storeR~q ),
	.cin(gnd),
	.combout(\sistema01|controle01|aluOp[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \sistema01|controle01|aluOp[1]~2 .lut_mask = 16'h000F;
defparam \sistema01|controle01|aluOp[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y22_N9
dffeas \sistema01|op01|reg01|dout[0] (
	.clk(\entrada01|clk1Hz|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\InputA[0]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sistema01|controle01|PrState.load~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sistema01|op01|reg01|dout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sistema01|op01|reg01|dout[0] .is_wysiwyg = "true";
defparam \sistema01|op01|reg01|dout[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y22_N13
dffeas \sistema01|op01|reg02|dout[3] (
	.clk(\entrada01|clk1Hz|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\InputB[3]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sistema01|controle01|PrState.load~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sistema01|op01|reg02|dout [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sistema01|op01|reg02|dout[3] .is_wysiwyg = "true";
defparam \sistema01|op01|reg02|dout[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y22_N5
dffeas \sistema01|op01|reg02|dout[1] (
	.clk(\entrada01|clk1Hz|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\InputB[1]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sistema01|controle01|PrState.load~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sistema01|op01|reg02|dout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sistema01|op01|reg02|dout[1] .is_wysiwyg = "true";
defparam \sistema01|op01|reg02|dout[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y22_N23
dffeas \sistema01|op01|reg02|dout[2] (
	.clk(\entrada01|clk1Hz|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\InputB[2]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sistema01|controle01|PrState.load~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sistema01|op01|reg02|dout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sistema01|op01|reg02|dout[2] .is_wysiwyg = "true";
defparam \sistema01|op01|reg02|dout[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y22_N29
dffeas \sistema01|op01|reg02|dout[0] (
	.clk(\entrada01|clk1Hz|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\InputB[0]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sistema01|controle01|PrState.load~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sistema01|op01|reg02|dout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sistema01|op01|reg02|dout[0] .is_wysiwyg = "true";
defparam \sistema01|op01|reg02|dout[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y22_N3
dffeas \sistema01|op01|reg01|dout[3] (
	.clk(\entrada01|clk1Hz|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\InputA[3]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sistema01|controle01|PrState.load~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sistema01|op01|reg01|dout [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sistema01|op01|reg01|dout[3] .is_wysiwyg = "true";
defparam \sistema01|op01|reg01|dout[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y22_N14
cycloneive_lcell_comb \sistema01|op01|alu01|Divisor01|s1|Add0~0 (
// Equation(s):
// \sistema01|op01|alu01|Divisor01|s1|Add0~0_combout  = (\sistema01|op01|reg02|dout [0] & (\sistema01|op01|reg01|dout [3] $ (VCC))) # (!\sistema01|op01|reg02|dout [0] & ((\sistema01|op01|reg01|dout [3]) # (GND)))
// \sistema01|op01|alu01|Divisor01|s1|Add0~1  = CARRY((\sistema01|op01|reg01|dout [3]) # (!\sistema01|op01|reg02|dout [0]))

	.dataa(\sistema01|op01|reg02|dout [0]),
	.datab(\sistema01|op01|reg01|dout [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\sistema01|op01|alu01|Divisor01|s1|Add0~0_combout ),
	.cout(\sistema01|op01|alu01|Divisor01|s1|Add0~1 ));
// synopsys translate_off
defparam \sistema01|op01|alu01|Divisor01|s1|Add0~0 .lut_mask = 16'h66DD;
defparam \sistema01|op01|alu01|Divisor01|s1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y22_N16
cycloneive_lcell_comb \sistema01|op01|alu01|Divisor01|s1|Add0~2 (
// Equation(s):
// \sistema01|op01|alu01|Divisor01|s1|Add0~2_combout  = (\sistema01|op01|reg02|dout [1] & ((\sistema01|op01|alu01|Divisor01|s1|Add0~1 ) # (GND))) # (!\sistema01|op01|reg02|dout [1] & (!\sistema01|op01|alu01|Divisor01|s1|Add0~1 ))
// \sistema01|op01|alu01|Divisor01|s1|Add0~3  = CARRY((\sistema01|op01|reg02|dout [1]) # (!\sistema01|op01|alu01|Divisor01|s1|Add0~1 ))

	.dataa(\sistema01|op01|reg02|dout [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sistema01|op01|alu01|Divisor01|s1|Add0~1 ),
	.combout(\sistema01|op01|alu01|Divisor01|s1|Add0~2_combout ),
	.cout(\sistema01|op01|alu01|Divisor01|s1|Add0~3 ));
// synopsys translate_off
defparam \sistema01|op01|alu01|Divisor01|s1|Add0~2 .lut_mask = 16'hA5AF;
defparam \sistema01|op01|alu01|Divisor01|s1|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y22_N18
cycloneive_lcell_comb \sistema01|op01|alu01|Divisor01|s1|Add0~4 (
// Equation(s):
// \sistema01|op01|alu01|Divisor01|s1|Add0~4_combout  = (\sistema01|op01|reg02|dout [2] & (!\sistema01|op01|alu01|Divisor01|s1|Add0~3  & VCC)) # (!\sistema01|op01|reg02|dout [2] & (\sistema01|op01|alu01|Divisor01|s1|Add0~3  $ (GND)))
// \sistema01|op01|alu01|Divisor01|s1|Add0~5  = CARRY((!\sistema01|op01|reg02|dout [2] & !\sistema01|op01|alu01|Divisor01|s1|Add0~3 ))

	.dataa(\sistema01|op01|reg02|dout [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sistema01|op01|alu01|Divisor01|s1|Add0~3 ),
	.combout(\sistema01|op01|alu01|Divisor01|s1|Add0~4_combout ),
	.cout(\sistema01|op01|alu01|Divisor01|s1|Add0~5 ));
// synopsys translate_off
defparam \sistema01|op01|alu01|Divisor01|s1|Add0~4 .lut_mask = 16'h5A05;
defparam \sistema01|op01|alu01|Divisor01|s1|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y22_N20
cycloneive_lcell_comb \sistema01|op01|alu01|Divisor01|s1|Add0~7 (
// Equation(s):
// \sistema01|op01|alu01|Divisor01|s1|Add0~7_cout  = CARRY((\sistema01|op01|reg02|dout [3]) # (!\sistema01|op01|alu01|Divisor01|s1|Add0~5 ))

	.dataa(\sistema01|op01|reg02|dout [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sistema01|op01|alu01|Divisor01|s1|Add0~5 ),
	.combout(),
	.cout(\sistema01|op01|alu01|Divisor01|s1|Add0~7_cout ));
// synopsys translate_off
defparam \sistema01|op01|alu01|Divisor01|s1|Add0~7 .lut_mask = 16'h00AF;
defparam \sistema01|op01|alu01|Divisor01|s1|Add0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y22_N22
cycloneive_lcell_comb \sistema01|op01|alu01|Divisor01|s1|Add0~8 (
// Equation(s):
// \sistema01|op01|alu01|Divisor01|s1|Add0~8_combout  = \sistema01|op01|alu01|Divisor01|s1|Add0~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\sistema01|op01|alu01|Divisor01|s1|Add0~7_cout ),
	.combout(\sistema01|op01|alu01|Divisor01|s1|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \sistema01|op01|alu01|Divisor01|s1|Add0~8 .lut_mask = 16'hF0F0;
defparam \sistema01|op01|alu01|Divisor01|s1|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y22_N24
cycloneive_lcell_comb \sistema01|op01|alu01|Divisor01|m1|out[0]~0 (
// Equation(s):
// \sistema01|op01|alu01|Divisor01|m1|out[0]~0_combout  = (\sistema01|op01|alu01|Divisor01|s1|Add0~8_combout  & ((\sistema01|op01|reg01|dout [3]))) # (!\sistema01|op01|alu01|Divisor01|s1|Add0~8_combout  & (\sistema01|op01|alu01|Divisor01|s1|Add0~0_combout ))

	.dataa(\sistema01|op01|alu01|Divisor01|s1|Add0~8_combout ),
	.datab(\sistema01|op01|alu01|Divisor01|s1|Add0~0_combout ),
	.datac(\sistema01|op01|reg01|dout [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\sistema01|op01|alu01|Divisor01|m1|out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \sistema01|op01|alu01|Divisor01|m1|out[0]~0 .lut_mask = 16'hE4E4;
defparam \sistema01|op01|alu01|Divisor01|m1|out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y22_N11
dffeas \sistema01|op01|reg01|dout[2] (
	.clk(\entrada01|clk1Hz|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\InputA[2]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sistema01|controle01|PrState.load~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sistema01|op01|reg01|dout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sistema01|op01|reg01|dout[2] .is_wysiwyg = "true";
defparam \sistema01|op01|reg01|dout[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y22_N4
cycloneive_lcell_comb \sistema01|op01|alu01|Divisor01|s2|Add0~0 (
// Equation(s):
// \sistema01|op01|alu01|Divisor01|s2|Add0~0_combout  = (\sistema01|op01|reg02|dout [0] & (\sistema01|op01|reg01|dout [2] $ (VCC))) # (!\sistema01|op01|reg02|dout [0] & ((\sistema01|op01|reg01|dout [2]) # (GND)))
// \sistema01|op01|alu01|Divisor01|s2|Add0~1  = CARRY((\sistema01|op01|reg01|dout [2]) # (!\sistema01|op01|reg02|dout [0]))

	.dataa(\sistema01|op01|reg02|dout [0]),
	.datab(\sistema01|op01|reg01|dout [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\sistema01|op01|alu01|Divisor01|s2|Add0~0_combout ),
	.cout(\sistema01|op01|alu01|Divisor01|s2|Add0~1 ));
// synopsys translate_off
defparam \sistema01|op01|alu01|Divisor01|s2|Add0~0 .lut_mask = 16'h66DD;
defparam \sistema01|op01|alu01|Divisor01|s2|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y22_N6
cycloneive_lcell_comb \sistema01|op01|alu01|Divisor01|s2|Add0~2 (
// Equation(s):
// \sistema01|op01|alu01|Divisor01|s2|Add0~2_combout  = (\sistema01|op01|reg02|dout [1] & ((\sistema01|op01|alu01|Divisor01|m1|out[0]~0_combout  & (!\sistema01|op01|alu01|Divisor01|s2|Add0~1 )) # (!\sistema01|op01|alu01|Divisor01|m1|out[0]~0_combout  & 
// ((\sistema01|op01|alu01|Divisor01|s2|Add0~1 ) # (GND))))) # (!\sistema01|op01|reg02|dout [1] & ((\sistema01|op01|alu01|Divisor01|m1|out[0]~0_combout  & (\sistema01|op01|alu01|Divisor01|s2|Add0~1  & VCC)) # 
// (!\sistema01|op01|alu01|Divisor01|m1|out[0]~0_combout  & (!\sistema01|op01|alu01|Divisor01|s2|Add0~1 ))))
// \sistema01|op01|alu01|Divisor01|s2|Add0~3  = CARRY((\sistema01|op01|reg02|dout [1] & ((!\sistema01|op01|alu01|Divisor01|s2|Add0~1 ) # (!\sistema01|op01|alu01|Divisor01|m1|out[0]~0_combout ))) # (!\sistema01|op01|reg02|dout [1] & 
// (!\sistema01|op01|alu01|Divisor01|m1|out[0]~0_combout  & !\sistema01|op01|alu01|Divisor01|s2|Add0~1 )))

	.dataa(\sistema01|op01|reg02|dout [1]),
	.datab(\sistema01|op01|alu01|Divisor01|m1|out[0]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sistema01|op01|alu01|Divisor01|s2|Add0~1 ),
	.combout(\sistema01|op01|alu01|Divisor01|s2|Add0~2_combout ),
	.cout(\sistema01|op01|alu01|Divisor01|s2|Add0~3 ));
// synopsys translate_off
defparam \sistema01|op01|alu01|Divisor01|s2|Add0~2 .lut_mask = 16'h692B;
defparam \sistema01|op01|alu01|Divisor01|s2|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y22_N2
cycloneive_lcell_comb \sistema01|op01|alu01|Divisor01|m1|out[2]~1 (
// Equation(s):
// \sistema01|op01|alu01|Divisor01|m1|out[2]~1_combout  = (!\sistema01|op01|alu01|Divisor01|s1|Add0~8_combout  & \sistema01|op01|alu01|Divisor01|s1|Add0~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sistema01|op01|alu01|Divisor01|s1|Add0~8_combout ),
	.datad(\sistema01|op01|alu01|Divisor01|s1|Add0~4_combout ),
	.cin(gnd),
	.combout(\sistema01|op01|alu01|Divisor01|m1|out[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \sistema01|op01|alu01|Divisor01|m1|out[2]~1 .lut_mask = 16'h0F00;
defparam \sistema01|op01|alu01|Divisor01|m1|out[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y22_N0
cycloneive_lcell_comb \sistema01|op01|alu01|Divisor01|m1|out[1]~2 (
// Equation(s):
// \sistema01|op01|alu01|Divisor01|m1|out[1]~2_combout  = (!\sistema01|op01|alu01|Divisor01|s1|Add0~8_combout  & \sistema01|op01|alu01|Divisor01|s1|Add0~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sistema01|op01|alu01|Divisor01|s1|Add0~8_combout ),
	.datad(\sistema01|op01|alu01|Divisor01|s1|Add0~2_combout ),
	.cin(gnd),
	.combout(\sistema01|op01|alu01|Divisor01|m1|out[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \sistema01|op01|alu01|Divisor01|m1|out[1]~2 .lut_mask = 16'h0F00;
defparam \sistema01|op01|alu01|Divisor01|m1|out[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y22_N8
cycloneive_lcell_comb \sistema01|op01|alu01|Divisor01|s2|Add0~4 (
// Equation(s):
// \sistema01|op01|alu01|Divisor01|s2|Add0~4_combout  = ((\sistema01|op01|reg02|dout [2] $ (\sistema01|op01|alu01|Divisor01|m1|out[1]~2_combout  $ (\sistema01|op01|alu01|Divisor01|s2|Add0~3 )))) # (GND)
// \sistema01|op01|alu01|Divisor01|s2|Add0~5  = CARRY((\sistema01|op01|reg02|dout [2] & (\sistema01|op01|alu01|Divisor01|m1|out[1]~2_combout  & !\sistema01|op01|alu01|Divisor01|s2|Add0~3 )) # (!\sistema01|op01|reg02|dout [2] & 
// ((\sistema01|op01|alu01|Divisor01|m1|out[1]~2_combout ) # (!\sistema01|op01|alu01|Divisor01|s2|Add0~3 ))))

	.dataa(\sistema01|op01|reg02|dout [2]),
	.datab(\sistema01|op01|alu01|Divisor01|m1|out[1]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sistema01|op01|alu01|Divisor01|s2|Add0~3 ),
	.combout(\sistema01|op01|alu01|Divisor01|s2|Add0~4_combout ),
	.cout(\sistema01|op01|alu01|Divisor01|s2|Add0~5 ));
// synopsys translate_off
defparam \sistema01|op01|alu01|Divisor01|s2|Add0~4 .lut_mask = 16'h964D;
defparam \sistema01|op01|alu01|Divisor01|s2|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y22_N10
cycloneive_lcell_comb \sistema01|op01|alu01|Divisor01|s2|Add0~7 (
// Equation(s):
// \sistema01|op01|alu01|Divisor01|s2|Add0~7_cout  = CARRY((\sistema01|op01|reg02|dout [3] & ((!\sistema01|op01|alu01|Divisor01|s2|Add0~5 ) # (!\sistema01|op01|alu01|Divisor01|m1|out[2]~1_combout ))) # (!\sistema01|op01|reg02|dout [3] & 
// (!\sistema01|op01|alu01|Divisor01|m1|out[2]~1_combout  & !\sistema01|op01|alu01|Divisor01|s2|Add0~5 )))

	.dataa(\sistema01|op01|reg02|dout [3]),
	.datab(\sistema01|op01|alu01|Divisor01|m1|out[2]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sistema01|op01|alu01|Divisor01|s2|Add0~5 ),
	.combout(),
	.cout(\sistema01|op01|alu01|Divisor01|s2|Add0~7_cout ));
// synopsys translate_off
defparam \sistema01|op01|alu01|Divisor01|s2|Add0~7 .lut_mask = 16'h002B;
defparam \sistema01|op01|alu01|Divisor01|s2|Add0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y22_N12
cycloneive_lcell_comb \sistema01|op01|alu01|Divisor01|s2|Add0~8 (
// Equation(s):
// \sistema01|op01|alu01|Divisor01|s2|Add0~8_combout  = \sistema01|op01|alu01|Divisor01|s2|Add0~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\sistema01|op01|alu01|Divisor01|s2|Add0~7_cout ),
	.combout(\sistema01|op01|alu01|Divisor01|s2|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \sistema01|op01|alu01|Divisor01|s2|Add0~8 .lut_mask = 16'hF0F0;
defparam \sistema01|op01|alu01|Divisor01|s2|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y22_N26
cycloneive_lcell_comb \sistema01|op01|alu01|Divisor01|m2|out[1]~2 (
// Equation(s):
// \sistema01|op01|alu01|Divisor01|m2|out[1]~2_combout  = (\sistema01|op01|alu01|Divisor01|s2|Add0~8_combout  & ((\sistema01|op01|alu01|Divisor01|m1|out[0]~0_combout ))) # (!\sistema01|op01|alu01|Divisor01|s2|Add0~8_combout  & 
// (\sistema01|op01|alu01|Divisor01|s2|Add0~2_combout ))

	.dataa(\sistema01|op01|alu01|Divisor01|s2|Add0~2_combout ),
	.datab(\sistema01|op01|alu01|Divisor01|m1|out[0]~0_combout ),
	.datac(gnd),
	.datad(\sistema01|op01|alu01|Divisor01|s2|Add0~8_combout ),
	.cin(gnd),
	.combout(\sistema01|op01|alu01|Divisor01|m2|out[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \sistema01|op01|alu01|Divisor01|m2|out[1]~2 .lut_mask = 16'hCCAA;
defparam \sistema01|op01|alu01|Divisor01|m2|out[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y22_N30
cycloneive_lcell_comb \sistema01|op01|alu01|Divisor01|m2|out[2]~4 (
// Equation(s):
// \sistema01|op01|alu01|Divisor01|m2|out[2]~4_combout  = (\sistema01|op01|alu01|Divisor01|s2|Add0~8_combout  & (((!\sistema01|op01|alu01|Divisor01|s1|Add0~8_combout  & \sistema01|op01|alu01|Divisor01|s1|Add0~2_combout )))) # 
// (!\sistema01|op01|alu01|Divisor01|s2|Add0~8_combout  & (\sistema01|op01|alu01|Divisor01|s2|Add0~4_combout ))

	.dataa(\sistema01|op01|alu01|Divisor01|s2|Add0~8_combout ),
	.datab(\sistema01|op01|alu01|Divisor01|s2|Add0~4_combout ),
	.datac(\sistema01|op01|alu01|Divisor01|s1|Add0~8_combout ),
	.datad(\sistema01|op01|alu01|Divisor01|s1|Add0~2_combout ),
	.cin(gnd),
	.combout(\sistema01|op01|alu01|Divisor01|m2|out[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \sistema01|op01|alu01|Divisor01|m2|out[2]~4 .lut_mask = 16'h4E44;
defparam \sistema01|op01|alu01|Divisor01|m2|out[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y22_N28
cycloneive_lcell_comb \sistema01|op01|alu01|Divisor01|m2|out[0]~3 (
// Equation(s):
// \sistema01|op01|alu01|Divisor01|m2|out[0]~3_combout  = (\sistema01|op01|alu01|Divisor01|s2|Add0~8_combout  & (\sistema01|op01|reg01|dout [2])) # (!\sistema01|op01|alu01|Divisor01|s2|Add0~8_combout  & ((\sistema01|op01|alu01|Divisor01|s2|Add0~0_combout )))

	.dataa(\sistema01|op01|alu01|Divisor01|s2|Add0~8_combout ),
	.datab(\sistema01|op01|reg01|dout [2]),
	.datac(\sistema01|op01|alu01|Divisor01|s2|Add0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sistema01|op01|alu01|Divisor01|m2|out[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \sistema01|op01|alu01|Divisor01|m2|out[0]~3 .lut_mask = 16'hD8D8;
defparam \sistema01|op01|alu01|Divisor01|m2|out[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y22_N7
dffeas \sistema01|op01|reg01|dout[1] (
	.clk(\entrada01|clk1Hz|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\InputA[1]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sistema01|controle01|PrState.load~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sistema01|op01|reg01|dout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sistema01|op01|reg01|dout[1] .is_wysiwyg = "true";
defparam \sistema01|op01|reg01|dout[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y22_N22
cycloneive_lcell_comb \sistema01|op01|alu01|Divisor01|s3|Add0~0 (
// Equation(s):
// \sistema01|op01|alu01|Divisor01|s3|Add0~0_combout  = (\sistema01|op01|reg01|dout [1] & ((GND) # (!\sistema01|op01|reg02|dout [0]))) # (!\sistema01|op01|reg01|dout [1] & (\sistema01|op01|reg02|dout [0] $ (GND)))
// \sistema01|op01|alu01|Divisor01|s3|Add0~1  = CARRY((\sistema01|op01|reg01|dout [1]) # (!\sistema01|op01|reg02|dout [0]))

	.dataa(\sistema01|op01|reg01|dout [1]),
	.datab(\sistema01|op01|reg02|dout [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\sistema01|op01|alu01|Divisor01|s3|Add0~0_combout ),
	.cout(\sistema01|op01|alu01|Divisor01|s3|Add0~1 ));
// synopsys translate_off
defparam \sistema01|op01|alu01|Divisor01|s3|Add0~0 .lut_mask = 16'h66BB;
defparam \sistema01|op01|alu01|Divisor01|s3|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y22_N24
cycloneive_lcell_comb \sistema01|op01|alu01|Divisor01|s3|Add0~2 (
// Equation(s):
// \sistema01|op01|alu01|Divisor01|s3|Add0~2_combout  = (\sistema01|op01|alu01|Divisor01|m2|out[0]~3_combout  & ((\sistema01|op01|reg02|dout [1] & (!\sistema01|op01|alu01|Divisor01|s3|Add0~1 )) # (!\sistema01|op01|reg02|dout [1] & 
// (\sistema01|op01|alu01|Divisor01|s3|Add0~1  & VCC)))) # (!\sistema01|op01|alu01|Divisor01|m2|out[0]~3_combout  & ((\sistema01|op01|reg02|dout [1] & ((\sistema01|op01|alu01|Divisor01|s3|Add0~1 ) # (GND))) # (!\sistema01|op01|reg02|dout [1] & 
// (!\sistema01|op01|alu01|Divisor01|s3|Add0~1 ))))
// \sistema01|op01|alu01|Divisor01|s3|Add0~3  = CARRY((\sistema01|op01|alu01|Divisor01|m2|out[0]~3_combout  & (\sistema01|op01|reg02|dout [1] & !\sistema01|op01|alu01|Divisor01|s3|Add0~1 )) # (!\sistema01|op01|alu01|Divisor01|m2|out[0]~3_combout  & 
// ((\sistema01|op01|reg02|dout [1]) # (!\sistema01|op01|alu01|Divisor01|s3|Add0~1 ))))

	.dataa(\sistema01|op01|alu01|Divisor01|m2|out[0]~3_combout ),
	.datab(\sistema01|op01|reg02|dout [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sistema01|op01|alu01|Divisor01|s3|Add0~1 ),
	.combout(\sistema01|op01|alu01|Divisor01|s3|Add0~2_combout ),
	.cout(\sistema01|op01|alu01|Divisor01|s3|Add0~3 ));
// synopsys translate_off
defparam \sistema01|op01|alu01|Divisor01|s3|Add0~2 .lut_mask = 16'h694D;
defparam \sistema01|op01|alu01|Divisor01|s3|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X106_Y22_N26
cycloneive_lcell_comb \sistema01|op01|alu01|Divisor01|s3|Add0~4 (
// Equation(s):
// \sistema01|op01|alu01|Divisor01|s3|Add0~4_combout  = ((\sistema01|op01|alu01|Divisor01|m2|out[1]~2_combout  $ (\sistema01|op01|reg02|dout [2] $ (\sistema01|op01|alu01|Divisor01|s3|Add0~3 )))) # (GND)
// \sistema01|op01|alu01|Divisor01|s3|Add0~5  = CARRY((\sistema01|op01|alu01|Divisor01|m2|out[1]~2_combout  & ((!\sistema01|op01|alu01|Divisor01|s3|Add0~3 ) # (!\sistema01|op01|reg02|dout [2]))) # (!\sistema01|op01|alu01|Divisor01|m2|out[1]~2_combout  & 
// (!\sistema01|op01|reg02|dout [2] & !\sistema01|op01|alu01|Divisor01|s3|Add0~3 )))

	.dataa(\sistema01|op01|alu01|Divisor01|m2|out[1]~2_combout ),
	.datab(\sistema01|op01|reg02|dout [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sistema01|op01|alu01|Divisor01|s3|Add0~3 ),
	.combout(\sistema01|op01|alu01|Divisor01|s3|Add0~4_combout ),
	.cout(\sistema01|op01|alu01|Divisor01|s3|Add0~5 ));
// synopsys translate_off
defparam \sistema01|op01|alu01|Divisor01|s3|Add0~4 .lut_mask = 16'h962B;
defparam \sistema01|op01|alu01|Divisor01|s3|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X106_Y22_N28
cycloneive_lcell_comb \sistema01|op01|alu01|Divisor01|s3|Add0~7 (
// Equation(s):
// \sistema01|op01|alu01|Divisor01|s3|Add0~7_cout  = CARRY((\sistema01|op01|reg02|dout [3] & ((!\sistema01|op01|alu01|Divisor01|s3|Add0~5 ) # (!\sistema01|op01|alu01|Divisor01|m2|out[2]~4_combout ))) # (!\sistema01|op01|reg02|dout [3] & 
// (!\sistema01|op01|alu01|Divisor01|m2|out[2]~4_combout  & !\sistema01|op01|alu01|Divisor01|s3|Add0~5 )))

	.dataa(\sistema01|op01|reg02|dout [3]),
	.datab(\sistema01|op01|alu01|Divisor01|m2|out[2]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sistema01|op01|alu01|Divisor01|s3|Add0~5 ),
	.combout(),
	.cout(\sistema01|op01|alu01|Divisor01|s3|Add0~7_cout ));
// synopsys translate_off
defparam \sistema01|op01|alu01|Divisor01|s3|Add0~7 .lut_mask = 16'h002B;
defparam \sistema01|op01|alu01|Divisor01|s3|Add0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X106_Y22_N30
cycloneive_lcell_comb \sistema01|op01|alu01|Divisor01|s3|Add0~8 (
// Equation(s):
// \sistema01|op01|alu01|Divisor01|s3|Add0~8_combout  = \sistema01|op01|alu01|Divisor01|s3|Add0~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\sistema01|op01|alu01|Divisor01|s3|Add0~7_cout ),
	.combout(\sistema01|op01|alu01|Divisor01|s3|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \sistema01|op01|alu01|Divisor01|s3|Add0~8 .lut_mask = 16'hF0F0;
defparam \sistema01|op01|alu01|Divisor01|s3|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X106_Y22_N8
cycloneive_lcell_comb \sistema01|op01|alu01|Divisor01|m3|out[2]~0 (
// Equation(s):
// \sistema01|op01|alu01|Divisor01|m3|out[2]~0_combout  = (\sistema01|op01|alu01|Divisor01|s3|Add0~8_combout  & (\sistema01|op01|alu01|Divisor01|m2|out[1]~2_combout )) # (!\sistema01|op01|alu01|Divisor01|s3|Add0~8_combout  & 
// ((\sistema01|op01|alu01|Divisor01|s3|Add0~4_combout )))

	.dataa(\sistema01|op01|alu01|Divisor01|m2|out[1]~2_combout ),
	.datab(gnd),
	.datac(\sistema01|op01|alu01|Divisor01|s3|Add0~8_combout ),
	.datad(\sistema01|op01|alu01|Divisor01|s3|Add0~4_combout ),
	.cin(gnd),
	.combout(\sistema01|op01|alu01|Divisor01|m3|out[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \sistema01|op01|alu01|Divisor01|m3|out[2]~0 .lut_mask = 16'hAFA0;
defparam \sistema01|op01|alu01|Divisor01|m3|out[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y22_N10
cycloneive_lcell_comb \sistema01|op01|alu01|Divisor01|m3|out[1]~1 (
// Equation(s):
// \sistema01|op01|alu01|Divisor01|m3|out[1]~1_combout  = (\sistema01|op01|alu01|Divisor01|s3|Add0~8_combout  & (\sistema01|op01|alu01|Divisor01|m2|out[0]~3_combout )) # (!\sistema01|op01|alu01|Divisor01|s3|Add0~8_combout  & 
// ((\sistema01|op01|alu01|Divisor01|s3|Add0~2_combout )))

	.dataa(gnd),
	.datab(\sistema01|op01|alu01|Divisor01|m2|out[0]~3_combout ),
	.datac(\sistema01|op01|alu01|Divisor01|s3|Add0~8_combout ),
	.datad(\sistema01|op01|alu01|Divisor01|s3|Add0~2_combout ),
	.cin(gnd),
	.combout(\sistema01|op01|alu01|Divisor01|m3|out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \sistema01|op01|alu01|Divisor01|m3|out[1]~1 .lut_mask = 16'hCFC0;
defparam \sistema01|op01|alu01|Divisor01|m3|out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y22_N4
cycloneive_lcell_comb \sistema01|op01|alu01|Divisor01|m3|out[0]~2 (
// Equation(s):
// \sistema01|op01|alu01|Divisor01|m3|out[0]~2_combout  = (\sistema01|op01|alu01|Divisor01|s3|Add0~8_combout  & ((\sistema01|op01|reg01|dout [1]))) # (!\sistema01|op01|alu01|Divisor01|s3|Add0~8_combout  & (\sistema01|op01|alu01|Divisor01|s3|Add0~0_combout ))

	.dataa(\sistema01|op01|alu01|Divisor01|s3|Add0~0_combout ),
	.datab(gnd),
	.datac(\sistema01|op01|alu01|Divisor01|s3|Add0~8_combout ),
	.datad(\sistema01|op01|reg01|dout [1]),
	.cin(gnd),
	.combout(\sistema01|op01|alu01|Divisor01|m3|out[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \sistema01|op01|alu01|Divisor01|m3|out[0]~2 .lut_mask = 16'hFA0A;
defparam \sistema01|op01|alu01|Divisor01|m3|out[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y22_N12
cycloneive_lcell_comb \sistema01|op01|alu01|Divisor01|s4|Add0~0 (
// Equation(s):
// \sistema01|op01|alu01|Divisor01|s4|Add0~0_combout  = (\sistema01|op01|reg01|dout [0] & ((GND) # (!\sistema01|op01|reg02|dout [0]))) # (!\sistema01|op01|reg01|dout [0] & (\sistema01|op01|reg02|dout [0] $ (GND)))
// \sistema01|op01|alu01|Divisor01|s4|Add0~1  = CARRY((\sistema01|op01|reg01|dout [0]) # (!\sistema01|op01|reg02|dout [0]))

	.dataa(\sistema01|op01|reg01|dout [0]),
	.datab(\sistema01|op01|reg02|dout [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\sistema01|op01|alu01|Divisor01|s4|Add0~0_combout ),
	.cout(\sistema01|op01|alu01|Divisor01|s4|Add0~1 ));
// synopsys translate_off
defparam \sistema01|op01|alu01|Divisor01|s4|Add0~0 .lut_mask = 16'h66BB;
defparam \sistema01|op01|alu01|Divisor01|s4|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y22_N14
cycloneive_lcell_comb \sistema01|op01|alu01|Divisor01|s4|Add0~2 (
// Equation(s):
// \sistema01|op01|alu01|Divisor01|s4|Add0~2_combout  = (\sistema01|op01|alu01|Divisor01|m3|out[0]~2_combout  & ((\sistema01|op01|reg02|dout [1] & (!\sistema01|op01|alu01|Divisor01|s4|Add0~1 )) # (!\sistema01|op01|reg02|dout [1] & 
// (\sistema01|op01|alu01|Divisor01|s4|Add0~1  & VCC)))) # (!\sistema01|op01|alu01|Divisor01|m3|out[0]~2_combout  & ((\sistema01|op01|reg02|dout [1] & ((\sistema01|op01|alu01|Divisor01|s4|Add0~1 ) # (GND))) # (!\sistema01|op01|reg02|dout [1] & 
// (!\sistema01|op01|alu01|Divisor01|s4|Add0~1 ))))
// \sistema01|op01|alu01|Divisor01|s4|Add0~3  = CARRY((\sistema01|op01|alu01|Divisor01|m3|out[0]~2_combout  & (\sistema01|op01|reg02|dout [1] & !\sistema01|op01|alu01|Divisor01|s4|Add0~1 )) # (!\sistema01|op01|alu01|Divisor01|m3|out[0]~2_combout  & 
// ((\sistema01|op01|reg02|dout [1]) # (!\sistema01|op01|alu01|Divisor01|s4|Add0~1 ))))

	.dataa(\sistema01|op01|alu01|Divisor01|m3|out[0]~2_combout ),
	.datab(\sistema01|op01|reg02|dout [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sistema01|op01|alu01|Divisor01|s4|Add0~1 ),
	.combout(\sistema01|op01|alu01|Divisor01|s4|Add0~2_combout ),
	.cout(\sistema01|op01|alu01|Divisor01|s4|Add0~3 ));
// synopsys translate_off
defparam \sistema01|op01|alu01|Divisor01|s4|Add0~2 .lut_mask = 16'h694D;
defparam \sistema01|op01|alu01|Divisor01|s4|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X106_Y22_N16
cycloneive_lcell_comb \sistema01|op01|alu01|Divisor01|s4|Add0~4 (
// Equation(s):
// \sistema01|op01|alu01|Divisor01|s4|Add0~4_combout  = ((\sistema01|op01|alu01|Divisor01|m3|out[1]~1_combout  $ (\sistema01|op01|reg02|dout [2] $ (\sistema01|op01|alu01|Divisor01|s4|Add0~3 )))) # (GND)
// \sistema01|op01|alu01|Divisor01|s4|Add0~5  = CARRY((\sistema01|op01|alu01|Divisor01|m3|out[1]~1_combout  & ((!\sistema01|op01|alu01|Divisor01|s4|Add0~3 ) # (!\sistema01|op01|reg02|dout [2]))) # (!\sistema01|op01|alu01|Divisor01|m3|out[1]~1_combout  & 
// (!\sistema01|op01|reg02|dout [2] & !\sistema01|op01|alu01|Divisor01|s4|Add0~3 )))

	.dataa(\sistema01|op01|alu01|Divisor01|m3|out[1]~1_combout ),
	.datab(\sistema01|op01|reg02|dout [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sistema01|op01|alu01|Divisor01|s4|Add0~3 ),
	.combout(\sistema01|op01|alu01|Divisor01|s4|Add0~4_combout ),
	.cout(\sistema01|op01|alu01|Divisor01|s4|Add0~5 ));
// synopsys translate_off
defparam \sistema01|op01|alu01|Divisor01|s4|Add0~4 .lut_mask = 16'h962B;
defparam \sistema01|op01|alu01|Divisor01|s4|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X106_Y22_N18
cycloneive_lcell_comb \sistema01|op01|alu01|Divisor01|s4|Add0~6 (
// Equation(s):
// \sistema01|op01|alu01|Divisor01|s4|Add0~6_combout  = (\sistema01|op01|reg02|dout [3] & ((\sistema01|op01|alu01|Divisor01|m3|out[2]~0_combout  & (!\sistema01|op01|alu01|Divisor01|s4|Add0~5 )) # (!\sistema01|op01|alu01|Divisor01|m3|out[2]~0_combout  & 
// ((\sistema01|op01|alu01|Divisor01|s4|Add0~5 ) # (GND))))) # (!\sistema01|op01|reg02|dout [3] & ((\sistema01|op01|alu01|Divisor01|m3|out[2]~0_combout  & (\sistema01|op01|alu01|Divisor01|s4|Add0~5  & VCC)) # 
// (!\sistema01|op01|alu01|Divisor01|m3|out[2]~0_combout  & (!\sistema01|op01|alu01|Divisor01|s4|Add0~5 ))))
// \sistema01|op01|alu01|Divisor01|s4|Add0~7  = CARRY((\sistema01|op01|reg02|dout [3] & ((!\sistema01|op01|alu01|Divisor01|s4|Add0~5 ) # (!\sistema01|op01|alu01|Divisor01|m3|out[2]~0_combout ))) # (!\sistema01|op01|reg02|dout [3] & 
// (!\sistema01|op01|alu01|Divisor01|m3|out[2]~0_combout  & !\sistema01|op01|alu01|Divisor01|s4|Add0~5 )))

	.dataa(\sistema01|op01|reg02|dout [3]),
	.datab(\sistema01|op01|alu01|Divisor01|m3|out[2]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sistema01|op01|alu01|Divisor01|s4|Add0~5 ),
	.combout(\sistema01|op01|alu01|Divisor01|s4|Add0~6_combout ),
	.cout(\sistema01|op01|alu01|Divisor01|s4|Add0~7 ));
// synopsys translate_off
defparam \sistema01|op01|alu01|Divisor01|s4|Add0~6 .lut_mask = 16'h692B;
defparam \sistema01|op01|alu01|Divisor01|s4|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X106_Y22_N20
cycloneive_lcell_comb \sistema01|op01|alu01|Divisor01|s4|Add0~8 (
// Equation(s):
// \sistema01|op01|alu01|Divisor01|s4|Add0~8_combout  = \sistema01|op01|alu01|Divisor01|s4|Add0~7 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\sistema01|op01|alu01|Divisor01|s4|Add0~7 ),
	.combout(\sistema01|op01|alu01|Divisor01|s4|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \sistema01|op01|alu01|Divisor01|s4|Add0~8 .lut_mask = 16'hF0F0;
defparam \sistema01|op01|alu01|Divisor01|s4|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X108_Y22_N8
cycloneive_lcell_comb \sistema01|op01|alu01|Mux3~0 (
// Equation(s):
// \sistema01|op01|alu01|Mux3~0_combout  = (\sistema01|controle01|aluOp [0] & (!\sistema01|controle01|aluOp[1]~2_combout )) # (!\sistema01|controle01|aluOp [0] & ((\sistema01|controle01|aluOp[1]~2_combout  & (\sistema01|op01|reg01|dout [0])) # 
// (!\sistema01|controle01|aluOp[1]~2_combout  & ((!\sistema01|op01|alu01|Divisor01|s4|Add0~8_combout )))))

	.dataa(\sistema01|controle01|aluOp [0]),
	.datab(\sistema01|controle01|aluOp[1]~2_combout ),
	.datac(\sistema01|op01|reg01|dout [0]),
	.datad(\sistema01|op01|alu01|Divisor01|s4|Add0~8_combout ),
	.cin(gnd),
	.combout(\sistema01|op01|alu01|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \sistema01|op01|alu01|Mux3~0 .lut_mask = 16'h6273;
defparam \sistema01|op01|alu01|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y22_N2
cycloneive_lcell_comb \sistema01|op01|alu01|Divisor01|m4|out[0]~0 (
// Equation(s):
// \sistema01|op01|alu01|Divisor01|m4|out[0]~0_combout  = (\sistema01|op01|alu01|Divisor01|s4|Add0~8_combout  & ((\sistema01|op01|reg01|dout [0]))) # (!\sistema01|op01|alu01|Divisor01|s4|Add0~8_combout  & (\sistema01|op01|alu01|Divisor01|s4|Add0~0_combout ))

	.dataa(\sistema01|op01|alu01|Divisor01|s4|Add0~0_combout ),
	.datab(\sistema01|op01|alu01|Divisor01|s4|Add0~8_combout ),
	.datac(gnd),
	.datad(\sistema01|op01|reg01|dout [0]),
	.cin(gnd),
	.combout(\sistema01|op01|alu01|Divisor01|m4|out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \sistema01|op01|alu01|Divisor01|m4|out[0]~0 .lut_mask = 16'hEE22;
defparam \sistema01|op01|alu01|Divisor01|m4|out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y22_N20
cycloneive_lcell_comb \sistema01|op01|alu01|Mux3~1 (
// Equation(s):
// \sistema01|op01|alu01|Mux3~1_combout  = (\sistema01|controle01|aluOp [0] & ((\sistema01|op01|alu01|Mux3~0_combout  & ((\sistema01|op01|alu01|Divisor01|m4|out[0]~0_combout ))) # (!\sistema01|op01|alu01|Mux3~0_combout  & (\sistema01|op01|reg02|dout [0])))) 
// # (!\sistema01|controle01|aluOp [0] & (\sistema01|op01|alu01|Mux3~0_combout ))

	.dataa(\sistema01|controle01|aluOp [0]),
	.datab(\sistema01|op01|alu01|Mux3~0_combout ),
	.datac(\sistema01|op01|reg02|dout [0]),
	.datad(\sistema01|op01|alu01|Divisor01|m4|out[0]~0_combout ),
	.cin(gnd),
	.combout(\sistema01|op01|alu01|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \sistema01|op01|alu01|Mux3~1 .lut_mask = 16'hEC64;
defparam \sistema01|op01|alu01|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y22_N0
cycloneive_lcell_comb \sistema01|op01|alu01|Mux0~0 (
// Equation(s):
// \sistema01|op01|alu01|Mux0~0_combout  = (\sistema01|controle01|PrState.storeR~q  & (((\sistema01|op01|alu01|Divisor01|s4|Add0~8_combout )))) # (!\sistema01|controle01|PrState.storeR~q  & (\sistema01|controle01|PrState.storeQ~q  & 
// ((\sistema01|op01|alu01|Divisor01|s4|Add0~8_combout ) # (!\sistema01|controle01|PrState.displayB~q ))))

	.dataa(\sistema01|controle01|PrState.displayB~q ),
	.datab(\sistema01|controle01|PrState.storeR~q ),
	.datac(\sistema01|controle01|PrState.storeQ~q ),
	.datad(\sistema01|op01|alu01|Divisor01|s4|Add0~8_combout ),
	.cin(gnd),
	.combout(\sistema01|op01|alu01|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \sistema01|op01|alu01|Mux0~0 .lut_mask = 16'hFC10;
defparam \sistema01|op01|alu01|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y22_N28
cycloneive_lcell_comb \sistema01|op01|alu01|Mux0~1 (
// Equation(s):
// \sistema01|op01|alu01|Mux0~1_combout  = (!\sistema01|controle01|PrState.storeR~q  & ((!\sistema01|controle01|PrState.displayB~q ) # (!\sistema01|controle01|PrState.storeQ~q )))

	.dataa(\sistema01|controle01|PrState.storeQ~q ),
	.datab(\sistema01|controle01|PrState.displayB~q ),
	.datac(gnd),
	.datad(\sistema01|controle01|PrState.storeR~q ),
	.cin(gnd),
	.combout(\sistema01|op01|alu01|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \sistema01|op01|alu01|Mux0~1 .lut_mask = 16'h0077;
defparam \sistema01|op01|alu01|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y22_N10
cycloneive_lcell_comb \sistema01|op01|alu01|Mux1~0 (
// Equation(s):
// \sistema01|op01|alu01|Mux1~0_combout  = (\sistema01|op01|alu01|Mux0~0_combout  & (((!\sistema01|op01|alu01|Mux0~1_combout )) # (!\sistema01|op01|alu01|Divisor01|s2|Add0~8_combout ))) # (!\sistema01|op01|alu01|Mux0~0_combout  & 
// (((\sistema01|op01|reg01|dout [2] & \sistema01|op01|alu01|Mux0~1_combout ))))

	.dataa(\sistema01|op01|alu01|Divisor01|s2|Add0~8_combout ),
	.datab(\sistema01|op01|alu01|Mux0~0_combout ),
	.datac(\sistema01|op01|reg01|dout [2]),
	.datad(\sistema01|op01|alu01|Mux0~1_combout ),
	.cin(gnd),
	.combout(\sistema01|op01|alu01|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \sistema01|op01|alu01|Mux1~0 .lut_mask = 16'h74CC;
defparam \sistema01|op01|alu01|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y22_N18
cycloneive_lcell_comb \sistema01|op01|alu01|Mux1~1 (
// Equation(s):
// \sistema01|op01|alu01|Mux1~1_combout  = (\sistema01|op01|alu01|Mux1~0_combout  & ((\sistema01|op01|alu01|Divisor01|m3|out[1]~1_combout ) # ((\sistema01|op01|alu01|Mux0~1_combout )))) # (!\sistema01|op01|alu01|Mux1~0_combout  & 
// (((\sistema01|op01|alu01|Divisor01|s4|Add0~4_combout  & !\sistema01|op01|alu01|Mux0~1_combout ))))

	.dataa(\sistema01|op01|alu01|Divisor01|m3|out[1]~1_combout ),
	.datab(\sistema01|op01|alu01|Mux1~0_combout ),
	.datac(\sistema01|op01|alu01|Divisor01|s4|Add0~4_combout ),
	.datad(\sistema01|op01|alu01|Mux0~1_combout ),
	.cin(gnd),
	.combout(\sistema01|op01|alu01|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \sistema01|op01|alu01|Mux1~1 .lut_mask = 16'hCCB8;
defparam \sistema01|op01|alu01|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y22_N12
cycloneive_lcell_comb \sistema01|op01|alu01|Mux1~2 (
// Equation(s):
// \sistema01|op01|alu01|Mux1~2_combout  = (\sistema01|controle01|aluOp [0] & ((\sistema01|controle01|aluOp[1]~2_combout  & (\sistema01|op01|reg02|dout [2])) # (!\sistema01|controle01|aluOp[1]~2_combout  & ((\sistema01|op01|alu01|Mux1~1_combout ))))) # 
// (!\sistema01|controle01|aluOp [0] & (((\sistema01|op01|alu01|Mux1~1_combout ))))

	.dataa(\sistema01|controle01|aluOp [0]),
	.datab(\sistema01|controle01|aluOp[1]~2_combout ),
	.datac(\sistema01|op01|reg02|dout [2]),
	.datad(\sistema01|op01|alu01|Mux1~1_combout ),
	.cin(gnd),
	.combout(\sistema01|op01|alu01|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \sistema01|op01|alu01|Mux1~2 .lut_mask = 16'hF780;
defparam \sistema01|op01|alu01|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y22_N30
cycloneive_lcell_comb \sistema01|op01|alu01|Mux2~0 (
// Equation(s):
// \sistema01|op01|alu01|Mux2~0_combout  = (\sistema01|op01|alu01|Mux0~1_combout  & (\sistema01|op01|reg01|dout [1] & (!\sistema01|op01|alu01|Mux0~0_combout ))) # (!\sistema01|op01|alu01|Mux0~1_combout  & (((\sistema01|op01|alu01|Mux0~0_combout ) # 
// (\sistema01|op01|alu01|Divisor01|s4|Add0~2_combout ))))

	.dataa(\sistema01|op01|reg01|dout [1]),
	.datab(\sistema01|op01|alu01|Mux0~1_combout ),
	.datac(\sistema01|op01|alu01|Mux0~0_combout ),
	.datad(\sistema01|op01|alu01|Divisor01|s4|Add0~2_combout ),
	.cin(gnd),
	.combout(\sistema01|op01|alu01|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \sistema01|op01|alu01|Mux2~0 .lut_mask = 16'h3B38;
defparam \sistema01|op01|alu01|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y22_N0
cycloneive_lcell_comb \sistema01|op01|alu01|Mux2~1 (
// Equation(s):
// \sistema01|op01|alu01|Mux2~1_combout  = (\sistema01|op01|alu01|Mux2~0_combout  & ((\sistema01|op01|alu01|Divisor01|m3|out[0]~2_combout ) # ((!\sistema01|op01|alu01|Mux0~0_combout )))) # (!\sistema01|op01|alu01|Mux2~0_combout  & 
// (((\sistema01|op01|alu01|Mux0~0_combout  & !\sistema01|op01|alu01|Divisor01|s3|Add0~8_combout ))))

	.dataa(\sistema01|op01|alu01|Mux2~0_combout ),
	.datab(\sistema01|op01|alu01|Divisor01|m3|out[0]~2_combout ),
	.datac(\sistema01|op01|alu01|Mux0~0_combout ),
	.datad(\sistema01|op01|alu01|Divisor01|s3|Add0~8_combout ),
	.cin(gnd),
	.combout(\sistema01|op01|alu01|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \sistema01|op01|alu01|Mux2~1 .lut_mask = 16'h8ADA;
defparam \sistema01|op01|alu01|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y22_N30
cycloneive_lcell_comb \sistema01|op01|alu01|Mux2~2 (
// Equation(s):
// \sistema01|op01|alu01|Mux2~2_combout  = (\sistema01|controle01|aluOp[1]~2_combout  & ((\sistema01|controle01|aluOp [0] & ((\sistema01|op01|reg02|dout [1]))) # (!\sistema01|controle01|aluOp [0] & (\sistema01|op01|alu01|Mux2~1_combout )))) # 
// (!\sistema01|controle01|aluOp[1]~2_combout  & (\sistema01|op01|alu01|Mux2~1_combout ))

	.dataa(\sistema01|op01|alu01|Mux2~1_combout ),
	.datab(\sistema01|controle01|aluOp[1]~2_combout ),
	.datac(\sistema01|op01|reg02|dout [1]),
	.datad(\sistema01|controle01|aluOp [0]),
	.cin(gnd),
	.combout(\sistema01|op01|alu01|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \sistema01|op01|alu01|Mux2~2 .lut_mask = 16'hE2AA;
defparam \sistema01|op01|alu01|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y22_N4
cycloneive_lcell_comb \saida01|SsdAluOut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 (
// Equation(s):
// \saida01|SsdAluOut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  = \sistema01|op01|alu01|Mux2~2_combout  $ (VCC)
// \saida01|SsdAluOut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1  = CARRY(\sistema01|op01|alu01|Mux2~2_combout )

	.dataa(\sistema01|op01|alu01|Mux2~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\saida01|SsdAluOut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cout(\saida01|SsdAluOut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ));
// synopsys translate_off
defparam \saida01|SsdAluOut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .lut_mask = 16'h55AA;
defparam \saida01|SsdAluOut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y22_N6
cycloneive_lcell_comb \saida01|SsdAluOut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 (
// Equation(s):
// \saida01|SsdAluOut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  = (\sistema01|op01|alu01|Mux1~2_combout  & (\saida01|SsdAluOut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1  & VCC)) # 
// (!\sistema01|op01|alu01|Mux1~2_combout  & (!\saida01|SsdAluOut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))
// \saida01|SsdAluOut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  = CARRY((!\sistema01|op01|alu01|Mux1~2_combout  & !\saida01|SsdAluOut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))

	.dataa(\sistema01|op01|alu01|Mux1~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\saida01|SsdAluOut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ),
	.combout(\saida01|SsdAluOut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cout(\saida01|SsdAluOut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ));
// synopsys translate_off
defparam \saida01|SsdAluOut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .lut_mask = 16'hA505;
defparam \saida01|SsdAluOut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X107_Y22_N2
cycloneive_lcell_comb \sistema01|op01|alu01|Mux0~2 (
// Equation(s):
// \sistema01|op01|alu01|Mux0~2_combout  = (\sistema01|op01|alu01|Mux0~0_combout  & (((!\sistema01|op01|alu01|Mux0~1_combout )))) # (!\sistema01|op01|alu01|Mux0~0_combout  & ((\sistema01|op01|alu01|Mux0~1_combout  & ((\sistema01|op01|reg01|dout [3]))) # 
// (!\sistema01|op01|alu01|Mux0~1_combout  & (\sistema01|op01|alu01|Divisor01|s4|Add0~6_combout ))))

	.dataa(\sistema01|op01|alu01|Divisor01|s4|Add0~6_combout ),
	.datab(\sistema01|op01|alu01|Mux0~0_combout ),
	.datac(\sistema01|op01|reg01|dout [3]),
	.datad(\sistema01|op01|alu01|Mux0~1_combout ),
	.cin(gnd),
	.combout(\sistema01|op01|alu01|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \sistema01|op01|alu01|Mux0~2 .lut_mask = 16'h30EE;
defparam \sistema01|op01|alu01|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y22_N16
cycloneive_lcell_comb \sistema01|op01|alu01|Mux0~3 (
// Equation(s):
// \sistema01|op01|alu01|Mux0~3_combout  = (\sistema01|op01|alu01|Mux0~2_combout  & ((\sistema01|op01|alu01|Divisor01|m3|out[2]~0_combout ) # ((!\sistema01|op01|alu01|Mux0~0_combout )))) # (!\sistema01|op01|alu01|Mux0~2_combout  & 
// (((\sistema01|op01|alu01|Mux0~0_combout  & !\sistema01|op01|alu01|Divisor01|s1|Add0~8_combout ))))

	.dataa(\sistema01|op01|alu01|Divisor01|m3|out[2]~0_combout ),
	.datab(\sistema01|op01|alu01|Mux0~2_combout ),
	.datac(\sistema01|op01|alu01|Mux0~0_combout ),
	.datad(\sistema01|op01|alu01|Divisor01|s1|Add0~8_combout ),
	.cin(gnd),
	.combout(\sistema01|op01|alu01|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \sistema01|op01|alu01|Mux0~3 .lut_mask = 16'h8CBC;
defparam \sistema01|op01|alu01|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y22_N12
cycloneive_lcell_comb \sistema01|op01|alu01|Mux0~4 (
// Equation(s):
// \sistema01|op01|alu01|Mux0~4_combout  = (\sistema01|controle01|aluOp[1]~2_combout  & ((\sistema01|controle01|aluOp [0] & ((\sistema01|op01|reg02|dout [3]))) # (!\sistema01|controle01|aluOp [0] & (\sistema01|op01|alu01|Mux0~3_combout )))) # 
// (!\sistema01|controle01|aluOp[1]~2_combout  & (\sistema01|op01|alu01|Mux0~3_combout ))

	.dataa(\sistema01|op01|alu01|Mux0~3_combout ),
	.datab(\sistema01|controle01|aluOp[1]~2_combout ),
	.datac(\sistema01|op01|reg02|dout [3]),
	.datad(\sistema01|controle01|aluOp [0]),
	.cin(gnd),
	.combout(\sistema01|op01|alu01|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \sistema01|op01|alu01|Mux0~4 .lut_mask = 16'hE2AA;
defparam \sistema01|op01|alu01|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y22_N8
cycloneive_lcell_comb \saida01|SsdAluOut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 (
// Equation(s):
// \saida01|SsdAluOut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  = (\sistema01|op01|alu01|Mux0~4_combout  & (\saida01|SsdAluOut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  $ (GND))) # 
// (!\sistema01|op01|alu01|Mux0~4_combout  & (!\saida01|SsdAluOut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  & VCC))
// \saida01|SsdAluOut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5  = CARRY((\sistema01|op01|alu01|Mux0~4_combout  & !\saida01|SsdAluOut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ))

	.dataa(gnd),
	.datab(\sistema01|op01|alu01|Mux0~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\saida01|SsdAluOut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ),
	.combout(\saida01|SsdAluOut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.cout(\saida01|SsdAluOut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ));
// synopsys translate_off
defparam \saida01|SsdAluOut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .lut_mask = 16'hC30C;
defparam \saida01|SsdAluOut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X107_Y22_N10
cycloneive_lcell_comb \saida01|SsdAluOut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 (
// Equation(s):
// \saida01|SsdAluOut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  = !\saida01|SsdAluOut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\saida01|SsdAluOut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ),
	.combout(\saida01|SsdAluOut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \saida01|SsdAluOut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .lut_mask = 16'h0F0F;
defparam \saida01|SsdAluOut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X106_Y22_N0
cycloneive_lcell_comb \saida01|SsdAluOut|Mod0|auto_generated|divider|divider|StageOut[14]~1 (
// Equation(s):
// \saida01|SsdAluOut|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout  = (\saida01|SsdAluOut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\sistema01|op01|alu01|Mux1~2_combout ))) # 
// (!\saida01|SsdAluOut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\saida01|SsdAluOut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ))

	.dataa(\saida01|SsdAluOut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datab(\sistema01|op01|alu01|Mux1~2_combout ),
	.datac(\saida01|SsdAluOut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\saida01|SsdAluOut|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout ),
	.cout());
// synopsys translate_off
defparam \saida01|SsdAluOut|Mod0|auto_generated|divider|divider|StageOut[14]~1 .lut_mask = 16'hCACA;
defparam \saida01|SsdAluOut|Mod0|auto_generated|divider|divider|StageOut[14]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y22_N6
cycloneive_lcell_comb \saida01|SsdAluOut|Mod0|auto_generated|divider|divider|StageOut[15]~2 (
// Equation(s):
// \saida01|SsdAluOut|Mod0|auto_generated|divider|divider|StageOut[15]~2_combout  = (\saida01|SsdAluOut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\sistema01|op01|alu01|Mux0~4_combout ))) # 
// (!\saida01|SsdAluOut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\saida01|SsdAluOut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ))

	.dataa(gnd),
	.datab(\saida01|SsdAluOut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(\saida01|SsdAluOut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.datad(\sistema01|op01|alu01|Mux0~4_combout ),
	.cin(gnd),
	.combout(\saida01|SsdAluOut|Mod0|auto_generated|divider|divider|StageOut[15]~2_combout ),
	.cout());
// synopsys translate_off
defparam \saida01|SsdAluOut|Mod0|auto_generated|divider|divider|StageOut[15]~2 .lut_mask = 16'hFC30;
defparam \saida01|SsdAluOut|Mod0|auto_generated|divider|divider|StageOut[15]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y22_N14
cycloneive_lcell_comb \saida01|SsdAluOut|Mod0|auto_generated|divider|divider|StageOut[13]~0 (
// Equation(s):
// \saida01|SsdAluOut|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout  = (\saida01|SsdAluOut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\sistema01|op01|alu01|Mux2~2_combout ))) # 
// (!\saida01|SsdAluOut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\saida01|SsdAluOut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ))

	.dataa(\saida01|SsdAluOut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datab(\saida01|SsdAluOut|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datac(\sistema01|op01|alu01|Mux2~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\saida01|SsdAluOut|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout ),
	.cout());
// synopsys translate_off
defparam \saida01|SsdAluOut|Mod0|auto_generated|divider|divider|StageOut[13]~0 .lut_mask = 16'hE4E4;
defparam \saida01|SsdAluOut|Mod0|auto_generated|divider|divider|StageOut[13]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y4_N28
cycloneive_lcell_comb \saida01|SsdAluOut|seven_seg~70 (
// Equation(s):
// \saida01|SsdAluOut|seven_seg~70_combout  = (!\saida01|SsdAluOut|Mod0|auto_generated|divider|divider|StageOut[15]~2_combout  & (!\saida01|SsdAluOut|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout  & (\sistema01|op01|alu01|Mux3~1_combout  $ 
// (\saida01|SsdAluOut|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout ))))

	.dataa(\sistema01|op01|alu01|Mux3~1_combout ),
	.datab(\saida01|SsdAluOut|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout ),
	.datac(\saida01|SsdAluOut|Mod0|auto_generated|divider|divider|StageOut[15]~2_combout ),
	.datad(\saida01|SsdAluOut|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout ),
	.cin(gnd),
	.combout(\saida01|SsdAluOut|seven_seg~70_combout ),
	.cout());
// synopsys translate_off
defparam \saida01|SsdAluOut|seven_seg~70 .lut_mask = 16'h0006;
defparam \saida01|SsdAluOut|seven_seg~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y4_N2
cycloneive_lcell_comb \saida01|SsdAluOut|seven_seg~71 (
// Equation(s):
// \saida01|SsdAluOut|seven_seg~71_combout  = (\saida01|SsdAluOut|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout  & (!\saida01|SsdAluOut|Mod0|auto_generated|divider|divider|StageOut[15]~2_combout  & (\sistema01|op01|alu01|Mux3~1_combout  $ 
// (\saida01|SsdAluOut|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout ))))

	.dataa(\sistema01|op01|alu01|Mux3~1_combout ),
	.datab(\saida01|SsdAluOut|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout ),
	.datac(\saida01|SsdAluOut|Mod0|auto_generated|divider|divider|StageOut[15]~2_combout ),
	.datad(\saida01|SsdAluOut|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout ),
	.cin(gnd),
	.combout(\saida01|SsdAluOut|seven_seg~71_combout ),
	.cout());
// synopsys translate_off
defparam \saida01|SsdAluOut|seven_seg~71 .lut_mask = 16'h0408;
defparam \saida01|SsdAluOut|seven_seg~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y4_N20
cycloneive_lcell_comb \saida01|SsdAluOut|seven_seg~72 (
// Equation(s):
// \saida01|SsdAluOut|seven_seg~72_combout  = (!\sistema01|op01|alu01|Mux3~1_combout  & (!\saida01|SsdAluOut|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout  & (!\saida01|SsdAluOut|Mod0|auto_generated|divider|divider|StageOut[15]~2_combout  & 
// \saida01|SsdAluOut|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout )))

	.dataa(\sistema01|op01|alu01|Mux3~1_combout ),
	.datab(\saida01|SsdAluOut|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout ),
	.datac(\saida01|SsdAluOut|Mod0|auto_generated|divider|divider|StageOut[15]~2_combout ),
	.datad(\saida01|SsdAluOut|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout ),
	.cin(gnd),
	.combout(\saida01|SsdAluOut|seven_seg~72_combout ),
	.cout());
// synopsys translate_off
defparam \saida01|SsdAluOut|seven_seg~72 .lut_mask = 16'h0100;
defparam \saida01|SsdAluOut|seven_seg~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y4_N10
cycloneive_lcell_comb \saida01|SsdAluOut|seven_seg~73 (
// Equation(s):
// \saida01|SsdAluOut|seven_seg~73_combout  = (\saida01|SsdAluOut|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout  & (!\saida01|SsdAluOut|Mod0|auto_generated|divider|divider|StageOut[15]~2_combout  & (\sistema01|op01|alu01|Mux3~1_combout  $ 
// (!\saida01|SsdAluOut|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout )))) # (!\saida01|SsdAluOut|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout  & (\sistema01|op01|alu01|Mux3~1_combout  & 
// ((!\saida01|SsdAluOut|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout ))))

	.dataa(\sistema01|op01|alu01|Mux3~1_combout ),
	.datab(\saida01|SsdAluOut|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout ),
	.datac(\saida01|SsdAluOut|Mod0|auto_generated|divider|divider|StageOut[15]~2_combout ),
	.datad(\saida01|SsdAluOut|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout ),
	.cin(gnd),
	.combout(\saida01|SsdAluOut|seven_seg~73_combout ),
	.cout());
// synopsys translate_off
defparam \saida01|SsdAluOut|seven_seg~73 .lut_mask = 16'h0826;
defparam \saida01|SsdAluOut|seven_seg~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y4_N12
cycloneive_lcell_comb \saida01|SsdAluOut|seven_seg~74 (
// Equation(s):
// \saida01|SsdAluOut|seven_seg~74_combout  = (\saida01|SsdAluOut|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout  & (\sistema01|op01|alu01|Mux3~1_combout  & ((!\saida01|SsdAluOut|Mod0|auto_generated|divider|divider|StageOut[15]~2_combout )))) # 
// (!\saida01|SsdAluOut|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout  & ((\saida01|SsdAluOut|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout  & ((!\saida01|SsdAluOut|Mod0|auto_generated|divider|divider|StageOut[15]~2_combout ))) # 
// (!\saida01|SsdAluOut|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout  & (\sistema01|op01|alu01|Mux3~1_combout ))))

	.dataa(\sistema01|op01|alu01|Mux3~1_combout ),
	.datab(\saida01|SsdAluOut|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout ),
	.datac(\saida01|SsdAluOut|Mod0|auto_generated|divider|divider|StageOut[15]~2_combout ),
	.datad(\saida01|SsdAluOut|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout ),
	.cin(gnd),
	.combout(\saida01|SsdAluOut|seven_seg~74_combout ),
	.cout());
// synopsys translate_off
defparam \saida01|SsdAluOut|seven_seg~74 .lut_mask = 16'h0A2E;
defparam \saida01|SsdAluOut|seven_seg~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y4_N22
cycloneive_lcell_comb \saida01|SsdAluOut|seven_seg~75 (
// Equation(s):
// \saida01|SsdAluOut|seven_seg~75_combout  = (!\saida01|SsdAluOut|Mod0|auto_generated|divider|divider|StageOut[15]~2_combout  & ((\sistema01|op01|alu01|Mux3~1_combout  & ((\saida01|SsdAluOut|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout ) # 
// (!\saida01|SsdAluOut|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout ))) # (!\sistema01|op01|alu01|Mux3~1_combout  & (!\saida01|SsdAluOut|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout  & 
// \saida01|SsdAluOut|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout ))))

	.dataa(\sistema01|op01|alu01|Mux3~1_combout ),
	.datab(\saida01|SsdAluOut|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout ),
	.datac(\saida01|SsdAluOut|Mod0|auto_generated|divider|divider|StageOut[15]~2_combout ),
	.datad(\saida01|SsdAluOut|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout ),
	.cin(gnd),
	.combout(\saida01|SsdAluOut|seven_seg~75_combout ),
	.cout());
// synopsys translate_off
defparam \saida01|SsdAluOut|seven_seg~75 .lut_mask = 16'h0B02;
defparam \saida01|SsdAluOut|seven_seg~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y4_N24
cycloneive_lcell_comb \saida01|SsdAluOut|seven_seg~76 (
// Equation(s):
// \saida01|SsdAluOut|seven_seg~76_combout  = (\saida01|SsdAluOut|Mod0|auto_generated|divider|divider|StageOut[15]~2_combout ) # ((\saida01|SsdAluOut|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout  & 
// ((!\saida01|SsdAluOut|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout ) # (!\sistema01|op01|alu01|Mux3~1_combout ))) # (!\saida01|SsdAluOut|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout  & 
// ((\saida01|SsdAluOut|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout ))))

	.dataa(\sistema01|op01|alu01|Mux3~1_combout ),
	.datab(\saida01|SsdAluOut|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout ),
	.datac(\saida01|SsdAluOut|Mod0|auto_generated|divider|divider|StageOut[15]~2_combout ),
	.datad(\saida01|SsdAluOut|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout ),
	.cin(gnd),
	.combout(\saida01|SsdAluOut|seven_seg~76_combout ),
	.cout());
// synopsys translate_off
defparam \saida01|SsdAluOut|seven_seg~76 .lut_mask = 16'hF7FC;
defparam \saida01|SsdAluOut|seven_seg~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y22_N22
cycloneive_lcell_comb \saida01|SsdAluOut|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 (
// Equation(s):
// \saida01|SsdAluOut|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1_cout  = CARRY(\sistema01|op01|alu01|Mux2~2_combout )

	.dataa(\sistema01|op01|alu01|Mux2~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\saida01|SsdAluOut|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1_cout ));
// synopsys translate_off
defparam \saida01|SsdAluOut|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 .lut_mask = 16'h00AA;
defparam \saida01|SsdAluOut|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y22_N24
cycloneive_lcell_comb \saida01|SsdAluOut|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 (
// Equation(s):
// \saida01|SsdAluOut|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3_cout  = CARRY((!\sistema01|op01|alu01|Mux1~2_combout  & !\saida01|SsdAluOut|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1_cout ))

	.dataa(\sistema01|op01|alu01|Mux1~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\saida01|SsdAluOut|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1_cout ),
	.combout(),
	.cout(\saida01|SsdAluOut|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3_cout ));
// synopsys translate_off
defparam \saida01|SsdAluOut|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 .lut_mask = 16'h0005;
defparam \saida01|SsdAluOut|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X107_Y22_N26
cycloneive_lcell_comb \saida01|SsdAluOut|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 (
// Equation(s):
// \saida01|SsdAluOut|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5_cout  = CARRY((\sistema01|op01|alu01|Mux0~4_combout  & !\saida01|SsdAluOut|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3_cout ))

	.dataa(gnd),
	.datab(\sistema01|op01|alu01|Mux0~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\saida01|SsdAluOut|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3_cout ),
	.combout(),
	.cout(\saida01|SsdAluOut|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5_cout ));
// synopsys translate_off
defparam \saida01|SsdAluOut|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 .lut_mask = 16'h000C;
defparam \saida01|SsdAluOut|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X107_Y22_N28
cycloneive_lcell_comb \saida01|SsdAluOut|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 (
// Equation(s):
// \saida01|SsdAluOut|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  = !\saida01|SsdAluOut|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\saida01|SsdAluOut|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5_cout ),
	.combout(\saida01|SsdAluOut|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \saida01|SsdAluOut|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .lut_mask = 16'h0F0F;
defparam \saida01|SsdAluOut|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

assign PrStateLed[0] = \PrStateLed[0]~output_o ;

assign PrStateLed[1] = \PrStateLed[1]~output_o ;

assign PrStateLed[2] = \PrStateLed[2]~output_o ;

assign NxStateLed[0] = \NxStateLed[0]~output_o ;

assign NxStateLed[1] = \NxStateLed[1]~output_o ;

assign NxStateLed[2] = \NxStateLed[2]~output_o ;

assign InputASsdU[0] = \InputASsdU[0]~output_o ;

assign InputASsdU[1] = \InputASsdU[1]~output_o ;

assign InputASsdU[2] = \InputASsdU[2]~output_o ;

assign InputASsdU[3] = \InputASsdU[3]~output_o ;

assign InputASsdU[4] = \InputASsdU[4]~output_o ;

assign InputASsdU[5] = \InputASsdU[5]~output_o ;

assign InputASsdU[6] = \InputASsdU[6]~output_o ;

assign InputASsdD[0] = \InputASsdD[0]~output_o ;

assign InputASsdD[1] = \InputASsdD[1]~output_o ;

assign InputASsdD[2] = \InputASsdD[2]~output_o ;

assign InputASsdD[3] = \InputASsdD[3]~output_o ;

assign InputASsdD[4] = \InputASsdD[4]~output_o ;

assign InputASsdD[5] = \InputASsdD[5]~output_o ;

assign InputASsdD[6] = \InputASsdD[6]~output_o ;

assign InputBSsdU[0] = \InputBSsdU[0]~output_o ;

assign InputBSsdU[1] = \InputBSsdU[1]~output_o ;

assign InputBSsdU[2] = \InputBSsdU[2]~output_o ;

assign InputBSsdU[3] = \InputBSsdU[3]~output_o ;

assign InputBSsdU[4] = \InputBSsdU[4]~output_o ;

assign InputBSsdU[5] = \InputBSsdU[5]~output_o ;

assign InputBSsdU[6] = \InputBSsdU[6]~output_o ;

assign InputBSsdD[0] = \InputBSsdD[0]~output_o ;

assign InputBSsdD[1] = \InputBSsdD[1]~output_o ;

assign InputBSsdD[2] = \InputBSsdD[2]~output_o ;

assign InputBSsdD[3] = \InputBSsdD[3]~output_o ;

assign InputBSsdD[4] = \InputBSsdD[4]~output_o ;

assign InputBSsdD[5] = \InputBSsdD[5]~output_o ;

assign InputBSsdD[6] = \InputBSsdD[6]~output_o ;

assign AluOutSsdU[0] = \AluOutSsdU[0]~output_o ;

assign AluOutSsdU[1] = \AluOutSsdU[1]~output_o ;

assign AluOutSsdU[2] = \AluOutSsdU[2]~output_o ;

assign AluOutSsdU[3] = \AluOutSsdU[3]~output_o ;

assign AluOutSsdU[4] = \AluOutSsdU[4]~output_o ;

assign AluOutSsdU[5] = \AluOutSsdU[5]~output_o ;

assign AluOutSsdU[6] = \AluOutSsdU[6]~output_o ;

assign AluOutSsdD[0] = \AluOutSsdD[0]~output_o ;

assign AluOutSsdD[1] = \AluOutSsdD[1]~output_o ;

assign AluOutSsdD[2] = \AluOutSsdD[2]~output_o ;

assign AluOutSsdD[3] = \AluOutSsdD[3]~output_o ;

assign AluOutSsdD[4] = \AluOutSsdD[4]~output_o ;

assign AluOutSsdD[5] = \AluOutSsdD[5]~output_o ;

assign AluOutSsdD[6] = \AluOutSsdD[6]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
