<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file rotationrl00_rotationrl0.ncd.
Design name: topshiftrotationRL00
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Thu Mar 25 13:49:15 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o rotationRL00_rotationRL0.twr -gui rotationRL00_rotationRL0.ncd rotationRL00_rotationRL0.prf 
Design file:     rotationrl00_rotationrl0.ncd
Preference file: rotationrl00_rotationrl0.prf
Device,speed:    LCMXO2-7000HE,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY NET "SH00/sclk" 2.080000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:   69.657MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "SH00/sclk" 2.080000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 466.413ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[7]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[21]  (to SH00/sclk +)

   Delay:              14.206ns  (42.3% logic, 57.7% route), 19 logic levels.

 Constraint Details:

     14.206ns physical path delay SH00/OSC01/SLICE_8 to SH00/OSC01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.413ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_8 to SH00/OSC01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R21C16A.CLK to     R21C16A.Q0 SH00/OSC01/SLICE_8 (from SH00/sclk)
ROUTE         2     1.290     R21C16A.Q0 to     R22C15B.B0 SH00/OSC01/sdiv[7]
CTOF_DEL    ---     0.452     R22C15B.B0 to     R22C15B.F0 SH00/OSC01/SLICE_41
ROUTE         3     1.348     R22C15B.F0 to     R22C16D.C1 SH00/OSC01/oscout13lto18_i_a2_15_4
CTOF_DEL    ---     0.452     R22C16D.C1 to     R22C16D.F1 SH00/OSC01/SLICE_21
ROUTE         6     1.900     R22C16D.F1 to     R22C17C.A0 SH00/OSC01/N_3_19
CTOF_DEL    ---     0.452     R22C17C.A0 to     R22C17C.F0 SH00/OSC01/SLICE_39
ROUTE         1     1.018     R22C17C.F0 to     R21C18B.C0 SH00/OSC01/N_6
CTOF_DEL    ---     0.452     R21C18B.C0 to     R21C18B.F0 SH00/OSC01/SLICE_26
ROUTE         2     0.571     R21C18B.F0 to     R22C18A.D0 SH00/OSC01/oscout_0_sqmuxa_1
CTOF_DEL    ---     0.452     R22C18A.D0 to     R22C18A.F0 SH00/OSC01/SLICE_24
ROUTE         2     0.896     R22C18A.F0 to     R21C18D.B0 SH00/OSC01/un1_oscout56_7_3
CTOF_DEL    ---     0.452     R21C18D.B0 to     R21C18D.F0 SH00/OSC01/SLICE_22
ROUTE         1     1.180     R21C18D.F0 to     R21C15A.B0 SH00/OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R21C15A.B0 to    R21C15A.FCO SH00/OSC01/SLICE_0
ROUTE         1     0.000    R21C15A.FCO to    R21C15B.FCI SH00/OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R21C15B.FCI to    R21C15B.FCO SH00/OSC01/SLICE_11
ROUTE         1     0.000    R21C15B.FCO to    R21C15C.FCI SH00/OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R21C15C.FCI to    R21C15C.FCO SH00/OSC01/SLICE_10
ROUTE         1     0.000    R21C15C.FCO to    R21C15D.FCI SH00/OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R21C15D.FCI to    R21C15D.FCO SH00/OSC01/SLICE_9
ROUTE         1     0.000    R21C15D.FCO to    R21C16A.FCI SH00/OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R21C16A.FCI to    R21C16A.FCO SH00/OSC01/SLICE_8
ROUTE         1     0.000    R21C16A.FCO to    R21C16B.FCI SH00/OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R21C16B.FCI to    R21C16B.FCO SH00/OSC01/SLICE_7
ROUTE         1     0.000    R21C16B.FCO to    R21C16C.FCI SH00/OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R21C16C.FCI to    R21C16C.FCO SH00/OSC01/SLICE_6
ROUTE         1     0.000    R21C16C.FCO to    R21C16D.FCI SH00/OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R21C16D.FCI to    R21C16D.FCO SH00/OSC01/SLICE_5
ROUTE         1     0.000    R21C16D.FCO to    R21C17A.FCI SH00/OSC01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R21C17A.FCI to    R21C17A.FCO SH00/OSC01/SLICE_4
ROUTE         1     0.000    R21C17A.FCO to    R21C17B.FCI SH00/OSC01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R21C17B.FCI to    R21C17B.FCO SH00/OSC01/SLICE_3
ROUTE         1     0.000    R21C17B.FCO to    R21C17C.FCI SH00/OSC01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R21C17C.FCI to    R21C17C.FCO SH00/OSC01/SLICE_2
ROUTE         1     0.000    R21C17C.FCO to    R21C17D.FCI SH00/OSC01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R21C17D.FCI to     R21C17D.F0 SH00/OSC01/SLICE_1
ROUTE         1     0.000     R21C17D.F0 to    R21C17D.DI0 SH00/OSC01/sdiv_12[21] (to SH00/sclk)
                  --------
                   14.206   (42.3% logic, 57.7% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.180        OSC.OSC to    R21C16A.CLK SH00/sclk
                  --------
                    2.180   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.180        OSC.OSC to    R21C17D.CLK SH00/sclk
                  --------
                    2.180   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.507ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[7]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[20]  (to SH00/sclk +)

   Delay:              14.112ns  (41.9% logic, 58.1% route), 18 logic levels.

 Constraint Details:

     14.112ns physical path delay SH00/OSC01/SLICE_8 to SH00/OSC01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.507ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_8 to SH00/OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R21C16A.CLK to     R21C16A.Q0 SH00/OSC01/SLICE_8 (from SH00/sclk)
ROUTE         2     1.290     R21C16A.Q0 to     R22C15B.B0 SH00/OSC01/sdiv[7]
CTOF_DEL    ---     0.452     R22C15B.B0 to     R22C15B.F0 SH00/OSC01/SLICE_41
ROUTE         3     1.348     R22C15B.F0 to     R22C16D.C1 SH00/OSC01/oscout13lto18_i_a2_15_4
CTOF_DEL    ---     0.452     R22C16D.C1 to     R22C16D.F1 SH00/OSC01/SLICE_21
ROUTE         6     1.900     R22C16D.F1 to     R22C17C.A0 SH00/OSC01/N_3_19
CTOF_DEL    ---     0.452     R22C17C.A0 to     R22C17C.F0 SH00/OSC01/SLICE_39
ROUTE         1     1.018     R22C17C.F0 to     R21C18B.C0 SH00/OSC01/N_6
CTOF_DEL    ---     0.452     R21C18B.C0 to     R21C18B.F0 SH00/OSC01/SLICE_26
ROUTE         2     0.571     R21C18B.F0 to     R22C18A.D0 SH00/OSC01/oscout_0_sqmuxa_1
CTOF_DEL    ---     0.452     R22C18A.D0 to     R22C18A.F0 SH00/OSC01/SLICE_24
ROUTE         2     0.896     R22C18A.F0 to     R21C18D.B0 SH00/OSC01/un1_oscout56_7_3
CTOF_DEL    ---     0.452     R21C18D.B0 to     R21C18D.F0 SH00/OSC01/SLICE_22
ROUTE         1     1.180     R21C18D.F0 to     R21C15A.B0 SH00/OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R21C15A.B0 to    R21C15A.FCO SH00/OSC01/SLICE_0
ROUTE         1     0.000    R21C15A.FCO to    R21C15B.FCI SH00/OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R21C15B.FCI to    R21C15B.FCO SH00/OSC01/SLICE_11
ROUTE         1     0.000    R21C15B.FCO to    R21C15C.FCI SH00/OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R21C15C.FCI to    R21C15C.FCO SH00/OSC01/SLICE_10
ROUTE         1     0.000    R21C15C.FCO to    R21C15D.FCI SH00/OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R21C15D.FCI to    R21C15D.FCO SH00/OSC01/SLICE_9
ROUTE         1     0.000    R21C15D.FCO to    R21C16A.FCI SH00/OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R21C16A.FCI to    R21C16A.FCO SH00/OSC01/SLICE_8
ROUTE         1     0.000    R21C16A.FCO to    R21C16B.FCI SH00/OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R21C16B.FCI to    R21C16B.FCO SH00/OSC01/SLICE_7
ROUTE         1     0.000    R21C16B.FCO to    R21C16C.FCI SH00/OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R21C16C.FCI to    R21C16C.FCO SH00/OSC01/SLICE_6
ROUTE         1     0.000    R21C16C.FCO to    R21C16D.FCI SH00/OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R21C16D.FCI to    R21C16D.FCO SH00/OSC01/SLICE_5
ROUTE         1     0.000    R21C16D.FCO to    R21C17A.FCI SH00/OSC01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R21C17A.FCI to    R21C17A.FCO SH00/OSC01/SLICE_4
ROUTE         1     0.000    R21C17A.FCO to    R21C17B.FCI SH00/OSC01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R21C17B.FCI to    R21C17B.FCO SH00/OSC01/SLICE_3
ROUTE         1     0.000    R21C17B.FCO to    R21C17C.FCI SH00/OSC01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.569    R21C17C.FCI to     R21C17C.F1 SH00/OSC01/SLICE_2
ROUTE         1     0.000     R21C17C.F1 to    R21C17C.DI1 SH00/OSC01/sdiv_12[20] (to SH00/sclk)
                  --------
                   14.112   (41.9% logic, 58.1% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.180        OSC.OSC to    R21C16A.CLK SH00/sclk
                  --------
                    2.180   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.180        OSC.OSC to    R21C17C.CLK SH00/sclk
                  --------
                    2.180   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.540ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[15]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[21]  (to SH00/sclk +)

   Delay:              14.079ns  (42.6% logic, 57.4% route), 19 logic levels.

 Constraint Details:

     14.079ns physical path delay SH00/OSC01/SLICE_4 to SH00/OSC01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.540ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_4 to SH00/OSC01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R21C17A.CLK to     R21C17A.Q0 SH00/OSC01/SLICE_4 (from SH00/sclk)
ROUTE         5     1.660     R21C17A.Q0 to     R22C15B.B1 SH00/OSC01/sdiv[15]
CTOF_DEL    ---     0.452     R22C15B.B1 to     R22C15B.F1 SH00/OSC01/SLICE_41
ROUTE         1     0.851     R22C15B.F1 to     R22C16D.A1 SH00/OSC01/oscout13lto18_i_a2_17_0
CTOF_DEL    ---     0.452     R22C16D.A1 to     R22C16D.F1 SH00/OSC01/SLICE_21
ROUTE         6     1.900     R22C16D.F1 to     R22C17C.A0 SH00/OSC01/N_3_19
CTOF_DEL    ---     0.452     R22C17C.A0 to     R22C17C.F0 SH00/OSC01/SLICE_39
ROUTE         1     1.018     R22C17C.F0 to     R21C18B.C0 SH00/OSC01/N_6
CTOF_DEL    ---     0.452     R21C18B.C0 to     R21C18B.F0 SH00/OSC01/SLICE_26
ROUTE         2     0.571     R21C18B.F0 to     R22C18A.D0 SH00/OSC01/oscout_0_sqmuxa_1
CTOF_DEL    ---     0.452     R22C18A.D0 to     R22C18A.F0 SH00/OSC01/SLICE_24
ROUTE         2     0.896     R22C18A.F0 to     R21C18D.B0 SH00/OSC01/un1_oscout56_7_3
CTOF_DEL    ---     0.452     R21C18D.B0 to     R21C18D.F0 SH00/OSC01/SLICE_22
ROUTE         1     1.180     R21C18D.F0 to     R21C15A.B0 SH00/OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R21C15A.B0 to    R21C15A.FCO SH00/OSC01/SLICE_0
ROUTE         1     0.000    R21C15A.FCO to    R21C15B.FCI SH00/OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R21C15B.FCI to    R21C15B.FCO SH00/OSC01/SLICE_11
ROUTE         1     0.000    R21C15B.FCO to    R21C15C.FCI SH00/OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R21C15C.FCI to    R21C15C.FCO SH00/OSC01/SLICE_10
ROUTE         1     0.000    R21C15C.FCO to    R21C15D.FCI SH00/OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R21C15D.FCI to    R21C15D.FCO SH00/OSC01/SLICE_9
ROUTE         1     0.000    R21C15D.FCO to    R21C16A.FCI SH00/OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R21C16A.FCI to    R21C16A.FCO SH00/OSC01/SLICE_8
ROUTE         1     0.000    R21C16A.FCO to    R21C16B.FCI SH00/OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R21C16B.FCI to    R21C16B.FCO SH00/OSC01/SLICE_7
ROUTE         1     0.000    R21C16B.FCO to    R21C16C.FCI SH00/OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R21C16C.FCI to    R21C16C.FCO SH00/OSC01/SLICE_6
ROUTE         1     0.000    R21C16C.FCO to    R21C16D.FCI SH00/OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R21C16D.FCI to    R21C16D.FCO SH00/OSC01/SLICE_5
ROUTE         1     0.000    R21C16D.FCO to    R21C17A.FCI SH00/OSC01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R21C17A.FCI to    R21C17A.FCO SH00/OSC01/SLICE_4
ROUTE         1     0.000    R21C17A.FCO to    R21C17B.FCI SH00/OSC01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R21C17B.FCI to    R21C17B.FCO SH00/OSC01/SLICE_3
ROUTE         1     0.000    R21C17B.FCO to    R21C17C.FCI SH00/OSC01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R21C17C.FCI to    R21C17C.FCO SH00/OSC01/SLICE_2
ROUTE         1     0.000    R21C17C.FCO to    R21C17D.FCI SH00/OSC01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R21C17D.FCI to     R21C17D.F0 SH00/OSC01/SLICE_1
ROUTE         1     0.000     R21C17D.F0 to    R21C17D.DI0 SH00/OSC01/sdiv_12[21] (to SH00/sclk)
                  --------
                   14.079   (42.6% logic, 57.4% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.180        OSC.OSC to    R21C17A.CLK SH00/sclk
                  --------
                    2.180   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.180        OSC.OSC to    R21C17D.CLK SH00/sclk
                  --------
                    2.180   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.559ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[7]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[19]  (to SH00/sclk +)

   Delay:              14.060ns  (41.7% logic, 58.3% route), 18 logic levels.

 Constraint Details:

     14.060ns physical path delay SH00/OSC01/SLICE_8 to SH00/OSC01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.559ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_8 to SH00/OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R21C16A.CLK to     R21C16A.Q0 SH00/OSC01/SLICE_8 (from SH00/sclk)
ROUTE         2     1.290     R21C16A.Q0 to     R22C15B.B0 SH00/OSC01/sdiv[7]
CTOF_DEL    ---     0.452     R22C15B.B0 to     R22C15B.F0 SH00/OSC01/SLICE_41
ROUTE         3     1.348     R22C15B.F0 to     R22C16D.C1 SH00/OSC01/oscout13lto18_i_a2_15_4
CTOF_DEL    ---     0.452     R22C16D.C1 to     R22C16D.F1 SH00/OSC01/SLICE_21
ROUTE         6     1.900     R22C16D.F1 to     R22C17C.A0 SH00/OSC01/N_3_19
CTOF_DEL    ---     0.452     R22C17C.A0 to     R22C17C.F0 SH00/OSC01/SLICE_39
ROUTE         1     1.018     R22C17C.F0 to     R21C18B.C0 SH00/OSC01/N_6
CTOF_DEL    ---     0.452     R21C18B.C0 to     R21C18B.F0 SH00/OSC01/SLICE_26
ROUTE         2     0.571     R21C18B.F0 to     R22C18A.D0 SH00/OSC01/oscout_0_sqmuxa_1
CTOF_DEL    ---     0.452     R22C18A.D0 to     R22C18A.F0 SH00/OSC01/SLICE_24
ROUTE         2     0.896     R22C18A.F0 to     R21C18D.B0 SH00/OSC01/un1_oscout56_7_3
CTOF_DEL    ---     0.452     R21C18D.B0 to     R21C18D.F0 SH00/OSC01/SLICE_22
ROUTE         1     1.180     R21C18D.F0 to     R21C15A.B0 SH00/OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R21C15A.B0 to    R21C15A.FCO SH00/OSC01/SLICE_0
ROUTE         1     0.000    R21C15A.FCO to    R21C15B.FCI SH00/OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R21C15B.FCI to    R21C15B.FCO SH00/OSC01/SLICE_11
ROUTE         1     0.000    R21C15B.FCO to    R21C15C.FCI SH00/OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R21C15C.FCI to    R21C15C.FCO SH00/OSC01/SLICE_10
ROUTE         1     0.000    R21C15C.FCO to    R21C15D.FCI SH00/OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R21C15D.FCI to    R21C15D.FCO SH00/OSC01/SLICE_9
ROUTE         1     0.000    R21C15D.FCO to    R21C16A.FCI SH00/OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R21C16A.FCI to    R21C16A.FCO SH00/OSC01/SLICE_8
ROUTE         1     0.000    R21C16A.FCO to    R21C16B.FCI SH00/OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R21C16B.FCI to    R21C16B.FCO SH00/OSC01/SLICE_7
ROUTE         1     0.000    R21C16B.FCO to    R21C16C.FCI SH00/OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R21C16C.FCI to    R21C16C.FCO SH00/OSC01/SLICE_6
ROUTE         1     0.000    R21C16C.FCO to    R21C16D.FCI SH00/OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R21C16D.FCI to    R21C16D.FCO SH00/OSC01/SLICE_5
ROUTE         1     0.000    R21C16D.FCO to    R21C17A.FCI SH00/OSC01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R21C17A.FCI to    R21C17A.FCO SH00/OSC01/SLICE_4
ROUTE         1     0.000    R21C17A.FCO to    R21C17B.FCI SH00/OSC01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R21C17B.FCI to    R21C17B.FCO SH00/OSC01/SLICE_3
ROUTE         1     0.000    R21C17B.FCO to    R21C17C.FCI SH00/OSC01/un1_sdiv_cry_18
FCITOF0_DE  ---     0.517    R21C17C.FCI to     R21C17C.F0 SH00/OSC01/SLICE_2
ROUTE         1     0.000     R21C17C.F0 to    R21C17C.DI0 SH00/OSC01/sdiv_12[19] (to SH00/sclk)
                  --------
                   14.060   (41.7% logic, 58.3% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.180        OSC.OSC to    R21C16A.CLK SH00/sclk
                  --------
                    2.180   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.180        OSC.OSC to    R21C17C.CLK SH00/sclk
                  --------
                    2.180   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.634ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[15]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[20]  (to SH00/sclk +)

   Delay:              13.985ns  (42.3% logic, 57.7% route), 18 logic levels.

 Constraint Details:

     13.985ns physical path delay SH00/OSC01/SLICE_4 to SH00/OSC01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.634ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_4 to SH00/OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R21C17A.CLK to     R21C17A.Q0 SH00/OSC01/SLICE_4 (from SH00/sclk)
ROUTE         5     1.660     R21C17A.Q0 to     R22C15B.B1 SH00/OSC01/sdiv[15]
CTOF_DEL    ---     0.452     R22C15B.B1 to     R22C15B.F1 SH00/OSC01/SLICE_41
ROUTE         1     0.851     R22C15B.F1 to     R22C16D.A1 SH00/OSC01/oscout13lto18_i_a2_17_0
CTOF_DEL    ---     0.452     R22C16D.A1 to     R22C16D.F1 SH00/OSC01/SLICE_21
ROUTE         6     1.900     R22C16D.F1 to     R22C17C.A0 SH00/OSC01/N_3_19
CTOF_DEL    ---     0.452     R22C17C.A0 to     R22C17C.F0 SH00/OSC01/SLICE_39
ROUTE         1     1.018     R22C17C.F0 to     R21C18B.C0 SH00/OSC01/N_6
CTOF_DEL    ---     0.452     R21C18B.C0 to     R21C18B.F0 SH00/OSC01/SLICE_26
ROUTE         2     0.571     R21C18B.F0 to     R22C18A.D0 SH00/OSC01/oscout_0_sqmuxa_1
CTOF_DEL    ---     0.452     R22C18A.D0 to     R22C18A.F0 SH00/OSC01/SLICE_24
ROUTE         2     0.896     R22C18A.F0 to     R21C18D.B0 SH00/OSC01/un1_oscout56_7_3
CTOF_DEL    ---     0.452     R21C18D.B0 to     R21C18D.F0 SH00/OSC01/SLICE_22
ROUTE         1     1.180     R21C18D.F0 to     R21C15A.B0 SH00/OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R21C15A.B0 to    R21C15A.FCO SH00/OSC01/SLICE_0
ROUTE         1     0.000    R21C15A.FCO to    R21C15B.FCI SH00/OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R21C15B.FCI to    R21C15B.FCO SH00/OSC01/SLICE_11
ROUTE         1     0.000    R21C15B.FCO to    R21C15C.FCI SH00/OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R21C15C.FCI to    R21C15C.FCO SH00/OSC01/SLICE_10
ROUTE         1     0.000    R21C15C.FCO to    R21C15D.FCI SH00/OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R21C15D.FCI to    R21C15D.FCO SH00/OSC01/SLICE_9
ROUTE         1     0.000    R21C15D.FCO to    R21C16A.FCI SH00/OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R21C16A.FCI to    R21C16A.FCO SH00/OSC01/SLICE_8
ROUTE         1     0.000    R21C16A.FCO to    R21C16B.FCI SH00/OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R21C16B.FCI to    R21C16B.FCO SH00/OSC01/SLICE_7
ROUTE         1     0.000    R21C16B.FCO to    R21C16C.FCI SH00/OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R21C16C.FCI to    R21C16C.FCO SH00/OSC01/SLICE_6
ROUTE         1     0.000    R21C16C.FCO to    R21C16D.FCI SH00/OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R21C16D.FCI to    R21C16D.FCO SH00/OSC01/SLICE_5
ROUTE         1     0.000    R21C16D.FCO to    R21C17A.FCI SH00/OSC01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R21C17A.FCI to    R21C17A.FCO SH00/OSC01/SLICE_4
ROUTE         1     0.000    R21C17A.FCO to    R21C17B.FCI SH00/OSC01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R21C17B.FCI to    R21C17B.FCO SH00/OSC01/SLICE_3
ROUTE         1     0.000    R21C17B.FCO to    R21C17C.FCI SH00/OSC01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.569    R21C17C.FCI to     R21C17C.F1 SH00/OSC01/SLICE_2
ROUTE         1     0.000     R21C17C.F1 to    R21C17C.DI1 SH00/OSC01/sdiv_12[20] (to SH00/sclk)
                  --------
                   13.985   (42.3% logic, 57.7% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.180        OSC.OSC to    R21C17A.CLK SH00/sclk
                  --------
                    2.180   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.180        OSC.OSC to    R21C17C.CLK SH00/sclk
                  --------
                    2.180   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.653ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[7]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[18]  (to SH00/sclk +)

   Delay:              13.966ns  (41.3% logic, 58.7% route), 17 logic levels.

 Constraint Details:

     13.966ns physical path delay SH00/OSC01/SLICE_8 to SH00/OSC01/SLICE_3 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.653ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_8 to SH00/OSC01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R21C16A.CLK to     R21C16A.Q0 SH00/OSC01/SLICE_8 (from SH00/sclk)
ROUTE         2     1.290     R21C16A.Q0 to     R22C15B.B0 SH00/OSC01/sdiv[7]
CTOF_DEL    ---     0.452     R22C15B.B0 to     R22C15B.F0 SH00/OSC01/SLICE_41
ROUTE         3     1.348     R22C15B.F0 to     R22C16D.C1 SH00/OSC01/oscout13lto18_i_a2_15_4
CTOF_DEL    ---     0.452     R22C16D.C1 to     R22C16D.F1 SH00/OSC01/SLICE_21
ROUTE         6     1.900     R22C16D.F1 to     R22C17C.A0 SH00/OSC01/N_3_19
CTOF_DEL    ---     0.452     R22C17C.A0 to     R22C17C.F0 SH00/OSC01/SLICE_39
ROUTE         1     1.018     R22C17C.F0 to     R21C18B.C0 SH00/OSC01/N_6
CTOF_DEL    ---     0.452     R21C18B.C0 to     R21C18B.F0 SH00/OSC01/SLICE_26
ROUTE         2     0.571     R21C18B.F0 to     R22C18A.D0 SH00/OSC01/oscout_0_sqmuxa_1
CTOF_DEL    ---     0.452     R22C18A.D0 to     R22C18A.F0 SH00/OSC01/SLICE_24
ROUTE         2     0.896     R22C18A.F0 to     R21C18D.B0 SH00/OSC01/un1_oscout56_7_3
CTOF_DEL    ---     0.452     R21C18D.B0 to     R21C18D.F0 SH00/OSC01/SLICE_22
ROUTE         1     1.180     R21C18D.F0 to     R21C15A.B0 SH00/OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R21C15A.B0 to    R21C15A.FCO SH00/OSC01/SLICE_0
ROUTE         1     0.000    R21C15A.FCO to    R21C15B.FCI SH00/OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R21C15B.FCI to    R21C15B.FCO SH00/OSC01/SLICE_11
ROUTE         1     0.000    R21C15B.FCO to    R21C15C.FCI SH00/OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R21C15C.FCI to    R21C15C.FCO SH00/OSC01/SLICE_10
ROUTE         1     0.000    R21C15C.FCO to    R21C15D.FCI SH00/OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R21C15D.FCI to    R21C15D.FCO SH00/OSC01/SLICE_9
ROUTE         1     0.000    R21C15D.FCO to    R21C16A.FCI SH00/OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R21C16A.FCI to    R21C16A.FCO SH00/OSC01/SLICE_8
ROUTE         1     0.000    R21C16A.FCO to    R21C16B.FCI SH00/OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R21C16B.FCI to    R21C16B.FCO SH00/OSC01/SLICE_7
ROUTE         1     0.000    R21C16B.FCO to    R21C16C.FCI SH00/OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R21C16C.FCI to    R21C16C.FCO SH00/OSC01/SLICE_6
ROUTE         1     0.000    R21C16C.FCO to    R21C16D.FCI SH00/OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R21C16D.FCI to    R21C16D.FCO SH00/OSC01/SLICE_5
ROUTE         1     0.000    R21C16D.FCO to    R21C17A.FCI SH00/OSC01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R21C17A.FCI to    R21C17A.FCO SH00/OSC01/SLICE_4
ROUTE         1     0.000    R21C17A.FCO to    R21C17B.FCI SH00/OSC01/un1_sdiv_cry_16
FCITOF1_DE  ---     0.569    R21C17B.FCI to     R21C17B.F1 SH00/OSC01/SLICE_3
ROUTE         1     0.000     R21C17B.F1 to    R21C17B.DI1 SH00/OSC01/sdiv_12[18] (to SH00/sclk)
                  --------
                   13.966   (41.3% logic, 58.7% route), 17 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.180        OSC.OSC to    R21C16A.CLK SH00/sclk
                  --------
                    2.180   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.180        OSC.OSC to    R21C17B.CLK SH00/sclk
                  --------
                    2.180   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.686ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[15]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[19]  (to SH00/sclk +)

   Delay:              13.933ns  (42.0% logic, 58.0% route), 18 logic levels.

 Constraint Details:

     13.933ns physical path delay SH00/OSC01/SLICE_4 to SH00/OSC01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.686ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_4 to SH00/OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R21C17A.CLK to     R21C17A.Q0 SH00/OSC01/SLICE_4 (from SH00/sclk)
ROUTE         5     1.660     R21C17A.Q0 to     R22C15B.B1 SH00/OSC01/sdiv[15]
CTOF_DEL    ---     0.452     R22C15B.B1 to     R22C15B.F1 SH00/OSC01/SLICE_41
ROUTE         1     0.851     R22C15B.F1 to     R22C16D.A1 SH00/OSC01/oscout13lto18_i_a2_17_0
CTOF_DEL    ---     0.452     R22C16D.A1 to     R22C16D.F1 SH00/OSC01/SLICE_21
ROUTE         6     1.900     R22C16D.F1 to     R22C17C.A0 SH00/OSC01/N_3_19
CTOF_DEL    ---     0.452     R22C17C.A0 to     R22C17C.F0 SH00/OSC01/SLICE_39
ROUTE         1     1.018     R22C17C.F0 to     R21C18B.C0 SH00/OSC01/N_6
CTOF_DEL    ---     0.452     R21C18B.C0 to     R21C18B.F0 SH00/OSC01/SLICE_26
ROUTE         2     0.571     R21C18B.F0 to     R22C18A.D0 SH00/OSC01/oscout_0_sqmuxa_1
CTOF_DEL    ---     0.452     R22C18A.D0 to     R22C18A.F0 SH00/OSC01/SLICE_24
ROUTE         2     0.896     R22C18A.F0 to     R21C18D.B0 SH00/OSC01/un1_oscout56_7_3
CTOF_DEL    ---     0.452     R21C18D.B0 to     R21C18D.F0 SH00/OSC01/SLICE_22
ROUTE         1     1.180     R21C18D.F0 to     R21C15A.B0 SH00/OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R21C15A.B0 to    R21C15A.FCO SH00/OSC01/SLICE_0
ROUTE         1     0.000    R21C15A.FCO to    R21C15B.FCI SH00/OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R21C15B.FCI to    R21C15B.FCO SH00/OSC01/SLICE_11
ROUTE         1     0.000    R21C15B.FCO to    R21C15C.FCI SH00/OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R21C15C.FCI to    R21C15C.FCO SH00/OSC01/SLICE_10
ROUTE         1     0.000    R21C15C.FCO to    R21C15D.FCI SH00/OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R21C15D.FCI to    R21C15D.FCO SH00/OSC01/SLICE_9
ROUTE         1     0.000    R21C15D.FCO to    R21C16A.FCI SH00/OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R21C16A.FCI to    R21C16A.FCO SH00/OSC01/SLICE_8
ROUTE         1     0.000    R21C16A.FCO to    R21C16B.FCI SH00/OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R21C16B.FCI to    R21C16B.FCO SH00/OSC01/SLICE_7
ROUTE         1     0.000    R21C16B.FCO to    R21C16C.FCI SH00/OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R21C16C.FCI to    R21C16C.FCO SH00/OSC01/SLICE_6
ROUTE         1     0.000    R21C16C.FCO to    R21C16D.FCI SH00/OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R21C16D.FCI to    R21C16D.FCO SH00/OSC01/SLICE_5
ROUTE         1     0.000    R21C16D.FCO to    R21C17A.FCI SH00/OSC01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R21C17A.FCI to    R21C17A.FCO SH00/OSC01/SLICE_4
ROUTE         1     0.000    R21C17A.FCO to    R21C17B.FCI SH00/OSC01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R21C17B.FCI to    R21C17B.FCO SH00/OSC01/SLICE_3
ROUTE         1     0.000    R21C17B.FCO to    R21C17C.FCI SH00/OSC01/un1_sdiv_cry_18
FCITOF0_DE  ---     0.517    R21C17C.FCI to     R21C17C.F0 SH00/OSC01/SLICE_2
ROUTE         1     0.000     R21C17C.F0 to    R21C17C.DI0 SH00/OSC01/sdiv_12[19] (to SH00/sclk)
                  --------
                   13.933   (42.0% logic, 58.0% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.180        OSC.OSC to    R21C17A.CLK SH00/sclk
                  --------
                    2.180   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.180        OSC.OSC to    R21C17C.CLK SH00/sclk
                  --------
                    2.180   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.705ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[7]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[17]  (to SH00/sclk +)

   Delay:              13.914ns  (41.0% logic, 59.0% route), 17 logic levels.

 Constraint Details:

     13.914ns physical path delay SH00/OSC01/SLICE_8 to SH00/OSC01/SLICE_3 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.705ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_8 to SH00/OSC01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R21C16A.CLK to     R21C16A.Q0 SH00/OSC01/SLICE_8 (from SH00/sclk)
ROUTE         2     1.290     R21C16A.Q0 to     R22C15B.B0 SH00/OSC01/sdiv[7]
CTOF_DEL    ---     0.452     R22C15B.B0 to     R22C15B.F0 SH00/OSC01/SLICE_41
ROUTE         3     1.348     R22C15B.F0 to     R22C16D.C1 SH00/OSC01/oscout13lto18_i_a2_15_4
CTOF_DEL    ---     0.452     R22C16D.C1 to     R22C16D.F1 SH00/OSC01/SLICE_21
ROUTE         6     1.900     R22C16D.F1 to     R22C17C.A0 SH00/OSC01/N_3_19
CTOF_DEL    ---     0.452     R22C17C.A0 to     R22C17C.F0 SH00/OSC01/SLICE_39
ROUTE         1     1.018     R22C17C.F0 to     R21C18B.C0 SH00/OSC01/N_6
CTOF_DEL    ---     0.452     R21C18B.C0 to     R21C18B.F0 SH00/OSC01/SLICE_26
ROUTE         2     0.571     R21C18B.F0 to     R22C18A.D0 SH00/OSC01/oscout_0_sqmuxa_1
CTOF_DEL    ---     0.452     R22C18A.D0 to     R22C18A.F0 SH00/OSC01/SLICE_24
ROUTE         2     0.896     R22C18A.F0 to     R21C18D.B0 SH00/OSC01/un1_oscout56_7_3
CTOF_DEL    ---     0.452     R21C18D.B0 to     R21C18D.F0 SH00/OSC01/SLICE_22
ROUTE         1     1.180     R21C18D.F0 to     R21C15A.B0 SH00/OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R21C15A.B0 to    R21C15A.FCO SH00/OSC01/SLICE_0
ROUTE         1     0.000    R21C15A.FCO to    R21C15B.FCI SH00/OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R21C15B.FCI to    R21C15B.FCO SH00/OSC01/SLICE_11
ROUTE         1     0.000    R21C15B.FCO to    R21C15C.FCI SH00/OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R21C15C.FCI to    R21C15C.FCO SH00/OSC01/SLICE_10
ROUTE         1     0.000    R21C15C.FCO to    R21C15D.FCI SH00/OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R21C15D.FCI to    R21C15D.FCO SH00/OSC01/SLICE_9
ROUTE         1     0.000    R21C15D.FCO to    R21C16A.FCI SH00/OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R21C16A.FCI to    R21C16A.FCO SH00/OSC01/SLICE_8
ROUTE         1     0.000    R21C16A.FCO to    R21C16B.FCI SH00/OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R21C16B.FCI to    R21C16B.FCO SH00/OSC01/SLICE_7
ROUTE         1     0.000    R21C16B.FCO to    R21C16C.FCI SH00/OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R21C16C.FCI to    R21C16C.FCO SH00/OSC01/SLICE_6
ROUTE         1     0.000    R21C16C.FCO to    R21C16D.FCI SH00/OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R21C16D.FCI to    R21C16D.FCO SH00/OSC01/SLICE_5
ROUTE         1     0.000    R21C16D.FCO to    R21C17A.FCI SH00/OSC01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R21C17A.FCI to    R21C17A.FCO SH00/OSC01/SLICE_4
ROUTE         1     0.000    R21C17A.FCO to    R21C17B.FCI SH00/OSC01/un1_sdiv_cry_16
FCITOF0_DE  ---     0.517    R21C17B.FCI to     R21C17B.F0 SH00/OSC01/SLICE_3
ROUTE         1     0.000     R21C17B.F0 to    R21C17B.DI0 SH00/OSC01/sdiv_12[17] (to SH00/sclk)
                  --------
                   13.914   (41.0% logic, 59.0% route), 17 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.180        OSC.OSC to    R21C16A.CLK SH00/sclk
                  --------
                    2.180   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.180        OSC.OSC to    R21C17B.CLK SH00/sclk
                  --------
                    2.180   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.773ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[14]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[21]  (to SH00/sclk +)

   Delay:              13.846ns  (43.4% logic, 56.6% route), 19 logic levels.

 Constraint Details:

     13.846ns physical path delay SH00/OSC01/SLICE_5 to SH00/OSC01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.773ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_5 to SH00/OSC01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R21C16D.CLK to     R21C16D.Q1 SH00/OSC01/SLICE_5 (from SH00/sclk)
ROUTE         5     1.427     R21C16D.Q1 to     R22C15B.C1 SH00/OSC01/sdiv[14]
CTOF_DEL    ---     0.452     R22C15B.C1 to     R22C15B.F1 SH00/OSC01/SLICE_41
ROUTE         1     0.851     R22C15B.F1 to     R22C16D.A1 SH00/OSC01/oscout13lto18_i_a2_17_0
CTOF_DEL    ---     0.452     R22C16D.A1 to     R22C16D.F1 SH00/OSC01/SLICE_21
ROUTE         6     1.900     R22C16D.F1 to     R22C17C.A0 SH00/OSC01/N_3_19
CTOF_DEL    ---     0.452     R22C17C.A0 to     R22C17C.F0 SH00/OSC01/SLICE_39
ROUTE         1     1.018     R22C17C.F0 to     R21C18B.C0 SH00/OSC01/N_6
CTOF_DEL    ---     0.452     R21C18B.C0 to     R21C18B.F0 SH00/OSC01/SLICE_26
ROUTE         2     0.571     R21C18B.F0 to     R22C18A.D0 SH00/OSC01/oscout_0_sqmuxa_1
CTOF_DEL    ---     0.452     R22C18A.D0 to     R22C18A.F0 SH00/OSC01/SLICE_24
ROUTE         2     0.896     R22C18A.F0 to     R21C18D.B0 SH00/OSC01/un1_oscout56_7_3
CTOF_DEL    ---     0.452     R21C18D.B0 to     R21C18D.F0 SH00/OSC01/SLICE_22
ROUTE         1     1.180     R21C18D.F0 to     R21C15A.B0 SH00/OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R21C15A.B0 to    R21C15A.FCO SH00/OSC01/SLICE_0
ROUTE         1     0.000    R21C15A.FCO to    R21C15B.FCI SH00/OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R21C15B.FCI to    R21C15B.FCO SH00/OSC01/SLICE_11
ROUTE         1     0.000    R21C15B.FCO to    R21C15C.FCI SH00/OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R21C15C.FCI to    R21C15C.FCO SH00/OSC01/SLICE_10
ROUTE         1     0.000    R21C15C.FCO to    R21C15D.FCI SH00/OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R21C15D.FCI to    R21C15D.FCO SH00/OSC01/SLICE_9
ROUTE         1     0.000    R21C15D.FCO to    R21C16A.FCI SH00/OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R21C16A.FCI to    R21C16A.FCO SH00/OSC01/SLICE_8
ROUTE         1     0.000    R21C16A.FCO to    R21C16B.FCI SH00/OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R21C16B.FCI to    R21C16B.FCO SH00/OSC01/SLICE_7
ROUTE         1     0.000    R21C16B.FCO to    R21C16C.FCI SH00/OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R21C16C.FCI to    R21C16C.FCO SH00/OSC01/SLICE_6
ROUTE         1     0.000    R21C16C.FCO to    R21C16D.FCI SH00/OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R21C16D.FCI to    R21C16D.FCO SH00/OSC01/SLICE_5
ROUTE         1     0.000    R21C16D.FCO to    R21C17A.FCI SH00/OSC01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R21C17A.FCI to    R21C17A.FCO SH00/OSC01/SLICE_4
ROUTE         1     0.000    R21C17A.FCO to    R21C17B.FCI SH00/OSC01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R21C17B.FCI to    R21C17B.FCO SH00/OSC01/SLICE_3
ROUTE         1     0.000    R21C17B.FCO to    R21C17C.FCI SH00/OSC01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R21C17C.FCI to    R21C17C.FCO SH00/OSC01/SLICE_2
ROUTE         1     0.000    R21C17C.FCO to    R21C17D.FCI SH00/OSC01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R21C17D.FCI to     R21C17D.F0 SH00/OSC01/SLICE_1
ROUTE         1     0.000     R21C17D.F0 to    R21C17D.DI0 SH00/OSC01/sdiv_12[21] (to SH00/sclk)
                  --------
                   13.846   (43.4% logic, 56.6% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.180        OSC.OSC to    R21C16D.CLK SH00/sclk
                  --------
                    2.180   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.180        OSC.OSC to    R21C17D.CLK SH00/sclk
                  --------
                    2.180   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.780ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[15]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[18]  (to SH00/sclk +)

   Delay:              13.839ns  (41.6% logic, 58.4% route), 17 logic levels.

 Constraint Details:

     13.839ns physical path delay SH00/OSC01/SLICE_4 to SH00/OSC01/SLICE_3 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.780ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_4 to SH00/OSC01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R21C17A.CLK to     R21C17A.Q0 SH00/OSC01/SLICE_4 (from SH00/sclk)
ROUTE         5     1.660     R21C17A.Q0 to     R22C15B.B1 SH00/OSC01/sdiv[15]
CTOF_DEL    ---     0.452     R22C15B.B1 to     R22C15B.F1 SH00/OSC01/SLICE_41
ROUTE         1     0.851     R22C15B.F1 to     R22C16D.A1 SH00/OSC01/oscout13lto18_i_a2_17_0
CTOF_DEL    ---     0.452     R22C16D.A1 to     R22C16D.F1 SH00/OSC01/SLICE_21
ROUTE         6     1.900     R22C16D.F1 to     R22C17C.A0 SH00/OSC01/N_3_19
CTOF_DEL    ---     0.452     R22C17C.A0 to     R22C17C.F0 SH00/OSC01/SLICE_39
ROUTE         1     1.018     R22C17C.F0 to     R21C18B.C0 SH00/OSC01/N_6
CTOF_DEL    ---     0.452     R21C18B.C0 to     R21C18B.F0 SH00/OSC01/SLICE_26
ROUTE         2     0.571     R21C18B.F0 to     R22C18A.D0 SH00/OSC01/oscout_0_sqmuxa_1
CTOF_DEL    ---     0.452     R22C18A.D0 to     R22C18A.F0 SH00/OSC01/SLICE_24
ROUTE         2     0.896     R22C18A.F0 to     R21C18D.B0 SH00/OSC01/un1_oscout56_7_3
CTOF_DEL    ---     0.452     R21C18D.B0 to     R21C18D.F0 SH00/OSC01/SLICE_22
ROUTE         1     1.180     R21C18D.F0 to     R21C15A.B0 SH00/OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R21C15A.B0 to    R21C15A.FCO SH00/OSC01/SLICE_0
ROUTE         1     0.000    R21C15A.FCO to    R21C15B.FCI SH00/OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R21C15B.FCI to    R21C15B.FCO SH00/OSC01/SLICE_11
ROUTE         1     0.000    R21C15B.FCO to    R21C15C.FCI SH00/OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R21C15C.FCI to    R21C15C.FCO SH00/OSC01/SLICE_10
ROUTE         1     0.000    R21C15C.FCO to    R21C15D.FCI SH00/OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R21C15D.FCI to    R21C15D.FCO SH00/OSC01/SLICE_9
ROUTE         1     0.000    R21C15D.FCO to    R21C16A.FCI SH00/OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R21C16A.FCI to    R21C16A.FCO SH00/OSC01/SLICE_8
ROUTE         1     0.000    R21C16A.FCO to    R21C16B.FCI SH00/OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R21C16B.FCI to    R21C16B.FCO SH00/OSC01/SLICE_7
ROUTE         1     0.000    R21C16B.FCO to    R21C16C.FCI SH00/OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R21C16C.FCI to    R21C16C.FCO SH00/OSC01/SLICE_6
ROUTE         1     0.000    R21C16C.FCO to    R21C16D.FCI SH00/OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R21C16D.FCI to    R21C16D.FCO SH00/OSC01/SLICE_5
ROUTE         1     0.000    R21C16D.FCO to    R21C17A.FCI SH00/OSC01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R21C17A.FCI to    R21C17A.FCO SH00/OSC01/SLICE_4
ROUTE         1     0.000    R21C17A.FCO to    R21C17B.FCI SH00/OSC01/un1_sdiv_cry_16
FCITOF1_DE  ---     0.569    R21C17B.FCI to     R21C17B.F1 SH00/OSC01/SLICE_3
ROUTE         1     0.000     R21C17B.F1 to    R21C17B.DI1 SH00/OSC01/sdiv_12[18] (to SH00/sclk)
                  --------
                   13.839   (41.6% logic, 58.4% route), 17 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.180        OSC.OSC to    R21C17A.CLK SH00/sclk
                  --------
                    2.180   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.180        OSC.OSC to    R21C17B.CLK SH00/sclk
                  --------
                    2.180   (0.0% logic, 100.0% route), 0 logic levels.

Report:   69.657MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "SH00/sclk" 2.080000 MHz  |             |             |
;                                       |    2.080 MHz|   69.657 MHz|  19  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: clk0_c   Source: SH00/OSC01/SLICE_16.Q0   Loads: 14
   No transfer within this clock domain is found

Clock Domain: SH00/sclk   Source: SH00/OSC00/OSCInst0.OSC   Loads: 13
   Covered under: FREQUENCY NET "SH00/sclk" 2.080000 MHz ;


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 6700 paths, 1 nets, and 252 connections (74.34% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Thu Mar 25 13:49:15 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o rotationRL00_rotationRL0.twr -gui rotationRL00_rotationRL0.ncd rotationRL00_rotationRL0.prf 
Design file:     rotationrl00_rotationrl0.ncd
Preference file: rotationrl00_rotationrl0.prf
Device,speed:    LCMXO2-7000HE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "SH00/sclk" 2.080000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "SH00/sclk" 2.080000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[11]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[11]  (to SH00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SH00/OSC01/SLICE_6 to SH00/OSC01/SLICE_6 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_6 to SH00/OSC01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C16C.CLK to     R21C16C.Q0 SH00/OSC01/SLICE_6 (from SH00/sclk)
ROUTE         3     0.132     R21C16C.Q0 to     R21C16C.A0 SH00/OSC01/sdiv[11]
CTOF_DEL    ---     0.101     R21C16C.A0 to     R21C16C.F0 SH00/OSC01/SLICE_6
ROUTE         1     0.000     R21C16C.F0 to    R21C16C.DI0 SH00/OSC01/sdiv_12[11] (to SH00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.876        OSC.OSC to    R21C16C.CLK SH00/sclk
                  --------
                    0.876   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.876        OSC.OSC to    R21C16C.CLK SH00/sclk
                  --------
                    0.876   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[4]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[4]  (to SH00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SH00/OSC01/SLICE_10 to SH00/OSC01/SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_10 to SH00/OSC01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C15C.CLK to     R21C15C.Q1 SH00/OSC01/SLICE_10 (from SH00/sclk)
ROUTE         2     0.132     R21C15C.Q1 to     R21C15C.A1 SH00/OSC01/sdiv[4]
CTOF_DEL    ---     0.101     R21C15C.A1 to     R21C15C.F1 SH00/OSC01/SLICE_10
ROUTE         1     0.000     R21C15C.F1 to    R21C15C.DI1 SH00/OSC01/sdiv_12[4] (to SH00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.876        OSC.OSC to    R21C15C.CLK SH00/sclk
                  --------
                    0.876   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.876        OSC.OSC to    R21C15C.CLK SH00/sclk
                  --------
                    0.876   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[5]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[5]  (to SH00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SH00/OSC01/SLICE_9 to SH00/OSC01/SLICE_9 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_9 to SH00/OSC01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C15D.CLK to     R21C15D.Q0 SH00/OSC01/SLICE_9 (from SH00/sclk)
ROUTE         2     0.132     R21C15D.Q0 to     R21C15D.A0 SH00/OSC01/sdiv[5]
CTOF_DEL    ---     0.101     R21C15D.A0 to     R21C15D.F0 SH00/OSC01/SLICE_9
ROUTE         1     0.000     R21C15D.F0 to    R21C15D.DI0 SH00/OSC01/sdiv_12[5] (to SH00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.876        OSC.OSC to    R21C15D.CLK SH00/sclk
                  --------
                    0.876   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.876        OSC.OSC to    R21C15D.CLK SH00/sclk
                  --------
                    0.876   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[9]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[9]  (to SH00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SH00/OSC01/SLICE_7 to SH00/OSC01/SLICE_7 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_7 to SH00/OSC01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C16B.CLK to     R21C16B.Q0 SH00/OSC01/SLICE_7 (from SH00/sclk)
ROUTE         3     0.132     R21C16B.Q0 to     R21C16B.A0 SH00/OSC01/sdiv[9]
CTOF_DEL    ---     0.101     R21C16B.A0 to     R21C16B.F0 SH00/OSC01/SLICE_7
ROUTE         1     0.000     R21C16B.F0 to    R21C16B.DI0 SH00/OSC01/sdiv_12[9] (to SH00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.876        OSC.OSC to    R21C16B.CLK SH00/sclk
                  --------
                    0.876   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.876        OSC.OSC to    R21C16B.CLK SH00/sclk
                  --------
                    0.876   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[13]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[13]  (to SH00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SH00/OSC01/SLICE_5 to SH00/OSC01/SLICE_5 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_5 to SH00/OSC01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C16D.CLK to     R21C16D.Q0 SH00/OSC01/SLICE_5 (from SH00/sclk)
ROUTE         5     0.132     R21C16D.Q0 to     R21C16D.A0 SH00/OSC01/sdiv[13]
CTOF_DEL    ---     0.101     R21C16D.A0 to     R21C16D.F0 SH00/OSC01/SLICE_5
ROUTE         1     0.000     R21C16D.F0 to    R21C16D.DI0 SH00/OSC01/sdiv_12[13] (to SH00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.876        OSC.OSC to    R21C16D.CLK SH00/sclk
                  --------
                    0.876   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.876        OSC.OSC to    R21C16D.CLK SH00/sclk
                  --------
                    0.876   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[3]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[3]  (to SH00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SH00/OSC01/SLICE_10 to SH00/OSC01/SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_10 to SH00/OSC01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C15C.CLK to     R21C15C.Q0 SH00/OSC01/SLICE_10 (from SH00/sclk)
ROUTE         2     0.132     R21C15C.Q0 to     R21C15C.A0 SH00/OSC01/sdiv[3]
CTOF_DEL    ---     0.101     R21C15C.A0 to     R21C15C.F0 SH00/OSC01/SLICE_10
ROUTE         1     0.000     R21C15C.F0 to    R21C15C.DI0 SH00/OSC01/sdiv_12[3] (to SH00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.876        OSC.OSC to    R21C15C.CLK SH00/sclk
                  --------
                    0.876   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.876        OSC.OSC to    R21C15C.CLK SH00/sclk
                  --------
                    0.876   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[0]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[0]  (to SH00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SH00/OSC01/SLICE_0 to SH00/OSC01/SLICE_0 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_0 to SH00/OSC01/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C15A.CLK to     R21C15A.Q1 SH00/OSC01/SLICE_0 (from SH00/sclk)
ROUTE         2     0.132     R21C15A.Q1 to     R21C15A.A1 SH00/OSC01/sdiv[0]
CTOF_DEL    ---     0.101     R21C15A.A1 to     R21C15A.F1 SH00/OSC01/SLICE_0
ROUTE         1     0.000     R21C15A.F1 to    R21C15A.DI1 SH00/OSC01/sdiv_12[0] (to SH00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.876        OSC.OSC to    R21C15A.CLK SH00/sclk
                  --------
                    0.876   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.876        OSC.OSC to    R21C15A.CLK SH00/sclk
                  --------
                    0.876   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[7]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[7]  (to SH00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SH00/OSC01/SLICE_8 to SH00/OSC01/SLICE_8 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_8 to SH00/OSC01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C16A.CLK to     R21C16A.Q0 SH00/OSC01/SLICE_8 (from SH00/sclk)
ROUTE         2     0.132     R21C16A.Q0 to     R21C16A.A0 SH00/OSC01/sdiv[7]
CTOF_DEL    ---     0.101     R21C16A.A0 to     R21C16A.F0 SH00/OSC01/SLICE_8
ROUTE         1     0.000     R21C16A.F0 to    R21C16A.DI0 SH00/OSC01/sdiv_12[7] (to SH00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.876        OSC.OSC to    R21C16A.CLK SH00/sclk
                  --------
                    0.876   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.876        OSC.OSC to    R21C16A.CLK SH00/sclk
                  --------
                    0.876   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[18]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[18]  (to SH00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SH00/OSC01/SLICE_3 to SH00/OSC01/SLICE_3 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_3 to SH00/OSC01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C17B.CLK to     R21C17B.Q1 SH00/OSC01/SLICE_3 (from SH00/sclk)
ROUTE         8     0.132     R21C17B.Q1 to     R21C17B.A1 SH00/OSC01/sdiv[18]
CTOF_DEL    ---     0.101     R21C17B.A1 to     R21C17B.F1 SH00/OSC01/SLICE_3
ROUTE         1     0.000     R21C17B.F1 to    R21C17B.DI1 SH00/OSC01/sdiv_12[18] (to SH00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.876        OSC.OSC to    R21C17B.CLK SH00/sclk
                  --------
                    0.876   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.876        OSC.OSC to    R21C17B.CLK SH00/sclk
                  --------
                    0.876   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[1]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[1]  (to SH00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SH00/OSC01/SLICE_11 to SH00/OSC01/SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_11 to SH00/OSC01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C15B.CLK to     R21C15B.Q0 SH00/OSC01/SLICE_11 (from SH00/sclk)
ROUTE         2     0.132     R21C15B.Q0 to     R21C15B.A0 SH00/OSC01/sdiv[1]
CTOF_DEL    ---     0.101     R21C15B.A0 to     R21C15B.F0 SH00/OSC01/SLICE_11
ROUTE         1     0.000     R21C15B.F0 to    R21C15B.DI0 SH00/OSC01/sdiv_12[1] (to SH00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.876        OSC.OSC to    R21C15B.CLK SH00/sclk
                  --------
                    0.876   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.876        OSC.OSC to    R21C15B.CLK SH00/sclk
                  --------
                    0.876   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "SH00/sclk" 2.080000 MHz  |             |             |
;                                       |     0.000 ns|     0.379 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: clk0_c   Source: SH00/OSC01/SLICE_16.Q0   Loads: 14
   No transfer within this clock domain is found

Clock Domain: SH00/sclk   Source: SH00/OSC00/OSCInst0.OSC   Loads: 13
   Covered under: FREQUENCY NET "SH00/sclk" 2.080000 MHz ;


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 6700 paths, 1 nets, and 252 connections (74.34% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
