
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  78463                       # Simulator instruction rate (inst/s)
host_mem_usage                              201492392                       # Number of bytes of host memory used
host_op_rate                                    89495                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 59814.41                       # Real time elapsed on the host
host_tick_rate                               17497284                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  4693245804                       # Number of instructions simulated
sim_ops                                    5353068388                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.046590                       # Number of seconds simulated
sim_ticks                                1046589666011                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   194                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1452447                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2904630                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     36.604942                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits       162630842                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    444286569                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           11                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      8970047                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    417060523                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     21291175                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     21296514                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         5339                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       528960930                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        31105468                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          161                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         762801957                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        749080706                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      8968923                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          464433600                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events     187634170                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls     28633454                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts    321336773                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts   2693245803                       # Number of instructions committed
system.switch_cpus.commit.committedOps     3066917946                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   2464287379                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.244546                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.344930                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   1544135714     62.66%     62.66% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    401420855     16.29%     78.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    122944390      4.99%     83.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     76923438      3.12%     87.06% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     47165616      1.91%     88.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     30433952      1.24%     90.21% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     28472295      1.16%     91.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     25156949      1.02%     92.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    187634170      7.61%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   2464287379                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     28742288                       # Number of function calls committed.
system.switch_cpus.commit.int_insts        2546604389                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             602990193                       # Number of loads committed
system.switch_cpus.commit.membars            34995731                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   1683179471     54.88%     54.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult     57420567      1.87%     56.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     56.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd     52906498      1.73%     58.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp     34996453      1.14%     59.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt     14402324      0.47%     60.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult     47722069      1.56%     61.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc     57429640      1.87%     63.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv      8036142      0.26%     63.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc     49823890      1.62%     65.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     65.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     65.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     65.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      3181344      0.10%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    602990193     19.66%     85.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    454829355     14.83%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   3066917946                       # Class of committed instruction
system.switch_cpus.commit.refs             1057819548                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts         472476081                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts          2693245803                       # Number of Instructions Simulated
system.switch_cpus.committedOps            3066917946                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.931889                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.931889                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles    1812999157                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred          1143                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved    161268707                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts     3486953318                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        184770516                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         380568610                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        9013639                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts          5454                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles     122453866                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches           528960930                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         391290375                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles            2102126109                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes       1532555                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           37                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             3265377670                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           68                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles        18029526                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.210758                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    398664812                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches    215027485                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.301047                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   2509805789                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.473718                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.804094                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       1830710964     72.94%     72.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         91240751      3.64%     76.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         55240010      2.20%     78.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         58064971      2.31%     81.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         66876586      2.66%     83.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         33230734      1.32%     85.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         40483070      1.61%     86.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         25397291      1.01%     87.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        308561412     12.29%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   2509805789                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                    1563                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      9854856                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        480201094                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     3                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.322544                       # Inst execution rate
system.switch_cpus.iew.exec_refs           1183540048                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          485731609                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       150294345                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     658358373                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts     28636362                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        16949                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    515877044                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   3388063714                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     697808439                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     29366250                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    3319329577                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents        1314613                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      71724311                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        9013639                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      73215976                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          899                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     47006908                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         2159                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        79729                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads     51908014                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads     55368147                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores     61047658                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        79729                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect      7813098                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      2041758                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        3220763253                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            3256714103                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.603373                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        1943320941                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.297595                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             3257169691                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       3394491190                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      2038560429                       # number of integer regfile writes
system.switch_cpus.ipc                       1.073089                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.073089                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass          117      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1805552365     53.92%     53.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult     57442916      1.72%     55.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     55.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     56112991      1.68%     57.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp     34997455      1.05%     58.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt     15720351      0.47%     58.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult     49266116      1.47%     60.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc     57429652      1.71%     62.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv      9619597      0.29%     62.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc     61616273      1.84%     64.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     64.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     64.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     64.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      3181344      0.10%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            1      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     64.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    701179561     20.94%     85.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    496577088     14.83%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     3348695827                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            82250623                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.024562                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         8262368     10.05%     10.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult           5013      0.01%     10.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     10.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     10.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     10.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt           124      0.00%     10.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult      6187551      7.52%     17.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc      4095289      4.98%     22.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv            19      0.00%     22.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc      2710881      3.30%     25.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     25.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     25.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     25.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     25.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     25.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     25.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     25.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     25.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     25.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     25.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     25.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     25.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     25.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     25.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     25.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     25.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     25.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     25.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     25.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     25.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     25.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     25.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     25.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     25.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     25.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     25.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     25.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     25.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     25.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     25.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     25.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     25.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     25.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     25.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     25.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     25.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       36057876     43.84%     69.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      24931502     30.31%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     2840985866                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   8134482060                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2745517807                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   3020321547                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         3359427348                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        3348695827                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded     28636363                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined    321145647                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        31618                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         2909                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined    408944749                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   2509805789                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.334245                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.990707                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   1359605466     54.17%     54.17% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    394604586     15.72%     69.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    225871842      9.00%     78.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    143800094      5.73%     84.62% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    138206810      5.51%     90.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     94666967      3.77%     93.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     71437561      2.85%     96.75% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     36739870      1.46%     98.21% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     44872593      1.79%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   2509805789                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.334244                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses      589960467                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads   1154997624                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses    511196296                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes    688967102                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads     44230877                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     46790645                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    658358373                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    515877044                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      5176150539                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      330026171                       # number of misc regfile writes
system.switch_cpus.numCycles               2509807352                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       266199368                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    3274832637                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       35468700                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        233587867                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents      102213306                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         42443                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    6485372539                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     3444217643                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   3626999417                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         451865990                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       52479444                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        9013639                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     256502868                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps        352166677                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups   3491794998                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles   1292636055                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts     42135144                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts         560927196                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts     28636556                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups    743731119                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads           5664905406                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          6822033655                       # The number of ROB writes
system.switch_cpus.timesIdled                      22                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads        604208348                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes       381467534                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests        10171                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      8445252                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1142                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     16890513                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1142                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1451234                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       665135                       # Transaction distribution
system.membus.trans_dist::CleanEvict           787051                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1210                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1210                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1451234                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      2171111                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      2185963                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      4357074                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4357074                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    135173760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    135876352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    271050112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               271050112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1452444                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1452444    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1452444                       # Request fanout histogram
system.membus.reqLayer0.occupancy          4782336691                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          4801453957                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy        13804478203                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           8433554                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3308953                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           57                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6589086                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              4                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            11703                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           11703                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            62                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      8433492                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          176                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     25335593                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              25335769                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        14592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1419393664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1419408256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1452849                       # Total snoops (count)
system.tol2bus.snoopTraffic                  85137920                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          9898105                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001143                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.033788                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                9886792     99.89%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  11313      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            9898105                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        11453327421                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       17608233243                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            129270                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         2688                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data     92639744                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          92642432                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         2688                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         2688                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     42531328                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       42531328                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data       723748                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             723769                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       332276                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            332276                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst         2568                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data     88515821                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             88518390                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst         2568                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total            2568                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      40638016                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            40638016                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      40638016                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst         2568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data     88515821                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           129156406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    664552.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        42.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   1445388.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000470991858                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        37226                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        37226                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            2760687                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            627814                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     723769                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    332276                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  1447538                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  664552                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                  2108                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           100050                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            97437                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            97709                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           105527                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4            98239                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5            95051                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           106268                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7            97553                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8            83910                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9            73044                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10           83140                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           80567                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           75406                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           69932                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           86591                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15           95006                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            44894                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            38782                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            39372                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            43684                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            41909                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            41062                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            49636                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            45380                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            44178                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9            36218                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10           42386                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11           38846                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           37024                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           33222                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           41954                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           45974                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.02                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.14                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 34129519080                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                7227150000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            61231331580                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    23612.02                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               42362.02                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                  730048                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 316264                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                50.51                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               47.59                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              1447538                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              664552                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 714713                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                 714706                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                   8006                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                   7942                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                     37                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                     26                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 32724                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 33394                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 37047                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 37142                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 37244                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 37250                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 37250                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 37250                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 37250                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 37306                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 37344                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 37418                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 37617                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 38036                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 37796                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 37234                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 37226                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 37226                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                   770                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      1063638                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   126.957420                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   124.569305                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    25.809800                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        65326      6.14%      6.14% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       977499     91.90%     98.04% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383        19727      1.85%     99.90% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511          988      0.09%     99.99% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639           57      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767           10      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023            9      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151           20      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      1063638                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        37226                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     38.827486                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    36.799512                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    12.558805                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::4-7              2      0.01%      0.01% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-11            46      0.12%      0.13% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12-15          281      0.75%      0.88% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-19          854      2.29%      3.18% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-23         2011      5.40%      8.58% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-27         3184      8.55%     17.13% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-31         4335     11.65%     28.78% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-35         4790     12.87%     41.65% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-39         4804     12.90%     54.55% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-43         4438     11.92%     66.47% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-47         3679      9.88%     76.36% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-51         2836      7.62%     83.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::52-55         2073      5.57%     89.54% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-59         1384      3.72%     93.26% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::60-63          984      2.64%     95.90% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-67          638      1.71%     97.62% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::68-71          343      0.92%     98.54% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-75          230      0.62%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::76-79          140      0.38%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-83           80      0.21%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::84-87           42      0.11%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-91           21      0.06%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::92-95           14      0.04%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-99            9      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::100-103            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-107            5      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        37226                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        37226                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.850991                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.835610                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.730501                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            3790     10.18%     10.18% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             684      1.84%     12.02% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           31070     83.46%     95.48% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             672      1.81%     97.29% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20             990      2.66%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21              15      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22               5      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        37226                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM              92507520                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                 134912                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               42529344                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys               92642432                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            42531328                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                       88.39                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       40.64                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    88.52                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    40.64                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        1.01                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.69                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.32                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1046589160380                       # Total gap between requests
system.mem_ctrls0.avgGap                    991045.99                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         2688                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data     92504832                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     42529344                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 2568.341812742252                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 88386915.143711879849                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 40636120.708221293986                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           42                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      1447496                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       664552                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      1644974                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data  61229686606                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 24229319154507                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     39166.05                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     42300.42                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  36459628.67                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   49.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          3495843960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          1858085130                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         4623835440                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        1669366440                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    82616835600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    294973979700                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    153491250720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      542729196990                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       518.569230                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 396097315682                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  34947900000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 615544450329                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          4098538500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          2178421080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         5696534760                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        1799433180                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    82616835600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    330560529210                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    123523620960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      550473913290                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       525.969185                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 317955147816                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  34947900000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 693686618195                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data     93266304                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          93270400                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     42605952                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       42605952                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           32                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data       728643                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             728675                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       332859                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            332859                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst         3914                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data     89114490                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             89118403                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst         3914                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            3914                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      40709318                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            40709318                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      40709318                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst         3914                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data     89114490                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           129827722                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    665718.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        64.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   1455461.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000426526660                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        37293                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        37293                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            2776367                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            628921                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     728675                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    332859                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  1457350                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  665718                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                  1825                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           101373                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            97444                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            98946                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           104667                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4            99742                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5            96507                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           106876                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7            99608                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            85814                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9            72820                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10           82927                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11           80231                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           76179                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           70879                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           87992                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15           93520                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            45484                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            39828                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            39212                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            42585                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            41992                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            41930                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            49986                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            45802                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            43888                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            36108                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10           41474                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           38804                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           37708                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           33056                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           42424                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           45414                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.02                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.12                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 34389667017                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                7277625000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            61680760767                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    23626.98                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               42376.98                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                  735297                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 316992                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                50.52                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               47.62                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              1457350                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              665718                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 719515                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 719442                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                   8236                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                   8232                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                     52                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                     44                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 32737                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 33464                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 37088                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 37216                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 37301                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 37310                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 37318                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 37319                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 37313                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 37361                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 37406                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 37505                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 37687                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 38072                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 37847                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 37304                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 37295                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 37293                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                   860                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     7                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      1068930                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   127.003594                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   124.606548                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    26.093261                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        65234      6.10%      6.10% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       982888     91.95%     98.05% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383        19557      1.83%     99.88% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511         1052      0.10%     99.98% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639          151      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767           12      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895            3      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023            6      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151           27      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      1068930                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        37293                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     39.029067                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    37.026338                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    12.535588                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::4-7              1      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-11            35      0.09%      0.10% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12-15          226      0.61%      0.70% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-19          848      2.27%      2.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-23         1932      5.18%      8.16% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-27         3124      8.38%     16.53% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-31         4260     11.42%     27.96% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-35         4933     13.23%     41.18% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-39         4821     12.93%     54.11% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-43         4418     11.85%     65.96% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-47         3695      9.91%     75.87% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-51         2838      7.61%     83.48% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-55         2099      5.63%     89.11% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-59         1521      4.08%     93.18% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::60-63          992      2.66%     95.84% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-67          634      1.70%     97.54% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::68-71          375      1.01%     98.55% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-75          240      0.64%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::76-79          122      0.33%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-83           79      0.21%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::84-87           45      0.12%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-91           30      0.08%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::92-95           11      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-99            4      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::100-103            3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-107            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::108-111            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-115            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        37293                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        37293                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.850401                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.835126                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.727746                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            3770     10.11%     10.11% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17             753      2.02%     12.13% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           31055     83.27%     95.40% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19             735      1.97%     97.37% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20             962      2.58%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21              17      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        37293                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM              93153600                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                 116800                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               42604480                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               93270400                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            42605952                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                       89.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       40.71                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    89.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    40.71                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        1.01                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.70                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.32                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1046589134526                       # Total gap between requests
system.mem_ctrls1.avgGap                    985921.44                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         4096                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data     93149504                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     42604480                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 3913.663714654861                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 89002889.121801227331                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 40707911.976986996830                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           64                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      1457286                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       665718                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      2334904                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  61678425863                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 24210598074604                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     36482.88                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     42324.17                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  36367648.28                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   49.61                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          3503655120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          1862236860                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         4643584680                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        1664532720                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    82616835600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    296060159160                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    152576604960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      542927609100                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       518.758809                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 393709972170                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  34947900000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 617931793841                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          4128512220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          2194352490                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         5748863820                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        1810395180                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    82616835600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    330783307440                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    123336028320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      550618295070                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       526.107139                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 317468142230                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  34947900000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 694173623781                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst            4                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data      6992804                       # number of demand (read+write) hits
system.l2.demand_hits::total                  6992808                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst            4                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data      6992804                       # number of overall hits
system.l2.overall_hits::total                 6992808                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           53                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      1452391                       # number of demand (read+write) misses
system.l2.demand_misses::total                1452444                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           53                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      1452391                       # number of overall misses
system.l2.overall_misses::total               1452444                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      4701258                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 135868300671                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     135873001929                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      4701258                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 135868300671                       # number of overall miss cycles
system.l2.overall_miss_latency::total    135873001929                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           57                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      8445195                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              8445252                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           57                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      8445195                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             8445252                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.929825                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.171978                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.171984                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.929825                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.171978                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.171984                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 88702.981132                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 93548.018868                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 93547.842071                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 88702.981132                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 93548.018868                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 93547.842071                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              665135                       # number of writebacks
system.l2.writebacks::total                    665135                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           53                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      1452391                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1452444                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           53                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      1452391                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1452444                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      4248446                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 123444154650                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 123448403096                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      4248446                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 123444154650                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 123448403096                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.929825                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.171978                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.171984                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.929825                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.171978                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.171984                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 80159.358491                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 84993.747999                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84993.571591                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 80159.358491                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 84993.747999                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84993.571591                       # average overall mshr miss latency
system.l2.replacements                        1452844                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2643818                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2643818                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2643818                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2643818                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           57                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               57                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           57                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           57                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          312                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           312                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    4                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.switch_cpus.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                4                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data        10493                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 10493                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         1210                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1210                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    105772467                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     105772467                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        11703                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             11703                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.103392                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.103392                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 87415.261983                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87415.261983                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         1210                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1210                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     95433321                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     95433321                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.103392                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.103392                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 78870.513223                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78870.513223                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst            4                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  4                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst           53                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               53                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      4701258                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      4701258                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           57                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             57                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.929825                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.929825                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 88702.981132                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88702.981132                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           53                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           53                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      4248446                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      4248446                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.929825                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.929825                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 80159.358491                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80159.358491                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      6982311                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           6982311                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      1451181                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1451181                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 135762528204                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 135762528204                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      8433492                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       8433492                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.172074                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.172074                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 93553.132383                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 93553.132383                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      1451181                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1451181                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 123348721329                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 123348721329                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.172074                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.172074                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 84998.853574                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84998.853574                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         8192                       # Cycle average of tags in use
system.l2.tags.total_refs                    23297926                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1461036                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     15.946168                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       6.419142                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       509.246668                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.180908                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  7676.153283                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000784                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.062164                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000022                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.937030                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          129                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1313                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5020                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1717                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 271696172                       # Number of tag accesses
system.l2.tags.data_accesses                271696172                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    953410333989                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1046589666011                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000204388                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    391290294                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2391494682                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000204388                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    391290294                       # number of overall hits
system.cpu.icache.overall_hits::total      2391494682                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          889                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           80                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            969                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          889                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           80                       # number of overall misses
system.cpu.icache.overall_misses::total           969                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      6175769                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      6175769                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      6175769                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      6175769                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2000205277                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    391290374                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2391495651                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000205277                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    391290374                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2391495651                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 77197.112500                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  6373.342621                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 77197.112500                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  6373.342621                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          183                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    45.750000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          322                       # number of writebacks
system.cpu.icache.writebacks::total               322                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           18                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           18                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           62                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           62                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           62                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           62                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      4823856                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4823856                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      4823856                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4823856                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 77804.129032                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77804.129032                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 77804.129032                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77804.129032                       # average overall mshr miss latency
system.cpu.icache.replacements                    322                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000204388                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    391290294                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2391494682                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          889                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           80                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           969                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      6175769                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      6175769                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000205277                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    391290374                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2391495651                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 77197.112500                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  6373.342621                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           18                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           62                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           62                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      4823856                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4823856                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 77804.129032                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77804.129032                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           622.389273                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2391495633                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               951                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2514716.753943                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   594.634517                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    27.754756                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.952940                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.044479                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997419                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          621                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          621                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.995192                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       93268331340                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      93268331340                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    748690511                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    980845934                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1729536445                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    748690511                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    980845934                       # number of overall hits
system.cpu.dcache.overall_hits::total      1729536445                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      6966858                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     22407647                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       29374505                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6966858                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     22407647                       # number of overall misses
system.cpu.dcache.overall_misses::total      29374505                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 722009678809                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 722009678809                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 722009678809                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 722009678809                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    755657369                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data   1003253581                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1758910950                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    755657369                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data   1003253581                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1758910950                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009220                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.022335                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.016700                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009220                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.022335                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.016700                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 32221.575019                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 24579.467086                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 32221.575019                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 24579.467086                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        43040                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         5801                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               983                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              50                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    43.784334                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   116.020000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      5397999                       # number of writebacks
system.cpu.dcache.writebacks::total           5397999                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data     13962764                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     13962764                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data     13962764                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     13962764                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      8444883                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      8444883                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      8444883                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      8444883                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 208801611513                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 208801611513                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 208801611513                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 208801611513                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.008417                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004801                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.008417                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004801                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 24725.222542                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 24725.222542                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 24725.222542                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 24725.222542                       # average overall mshr miss latency
system.cpu.dcache.replacements               15413878                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    426303863                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    554742781                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       981046644                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      6293800                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     22314705                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      28608505                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 720090576555                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 720090576555                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    432597663                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    577057486                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   1009655149                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.014549                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.038670                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.028335                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 32269.778003                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 25170.507042                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data     13881523                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     13881523                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      8433182                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      8433182                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 208557312897                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 208557312897                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.014614                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008353                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 24730.559935                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24730.559935                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    322386648                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    426103153                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      748489801                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       673058                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        92942                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       766000                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   1919102254                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1919102254                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    323059706                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    426196095                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    749255801                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002083                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000218                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001022                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 20648.385595                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  2505.355423                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data        81241                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        81241                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        11701                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        11701                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    244298616                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    244298616                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000027                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000016                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 20878.439108                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 20878.439108                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     20260987                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     28633594                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     48894581                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         2081                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data          316                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         2397                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data     19698246                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     19698246                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     20263068                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     28633910                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     48896978                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000103                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000049                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 62336.221519                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  8217.874844                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data          316                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          316                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data     19434702                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     19434702                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000011                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 61502.221519                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 61502.221519                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     20263068                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     28633260                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     48896328                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     20263068                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     28633260                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     48896328                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999319                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1842741504                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          15414134                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            119.548818                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   147.707577                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   108.291743                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.576983                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.423015                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          114                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           51                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       59429950326                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      59429950326                       # Number of data accesses

---------- End Simulation Statistics   ----------
