set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X7Y95}]
set_property SITE_PIPS {SLICE_X7Y95/AOUTMUX:F7} [get_sites {SLICE_X7Y95}]
set_property MANUAL_ROUTING RAMB18E1 [get_sites {RAMB18_X0Y38}]
set_property SITE_PIPS {RAMB18_X0Y38/REGCLKARDRCLKINV:REGCLKARDRCLK_B RAMB18_X0Y38/RSTREGARSTREGINV:RSTREGARSTREG_B RAMB18_X0Y38/RSTRAMBINV:RSTRAMB_B RAMB18_X0Y38/REGCLKBINV:REGCLKB_B RAMB18_X0Y38/ENBWRENINV:ENBWREN_B RAMB18_X0Y38/ENARDENINV:ENARDEN RAMB18_X0Y38/CLKARDCLKINV:CLKARDCLK RAMB18_X0Y38/RSTREGBINV:RSTREGB_B RAMB18_X0Y38/RSTRAMARSTRAMINV:RSTRAMARSTRAM_B RAMB18_X0Y38/CLKBWRCLKINV:CLKBWRCLK_B} [get_sites {RAMB18_X0Y38}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X6Y94}]
set_property SITE_PIPS {SLICE_X6Y94/SRUSEDMUX:0 SLICE_X6Y94/CEUSEDMUX:1 SLICE_X6Y94/CLKINV:CLK SLICE_X6Y94/AFFMUX:AX} [get_sites {SLICE_X6Y94}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X7Y94}]
set_property SITE_PIPS {SLICE_X7Y94/SRUSEDMUX:0 SLICE_X7Y94/CEUSEDMUX:1 SLICE_X7Y94/CLKINV:CLK SLICE_X7Y94/DFFMUX:DX SLICE_X7Y94/CFFMUX:CX SLICE_X7Y94/BFFMUX:BX SLICE_X7Y94/AFFMUX:AX} [get_sites {SLICE_X7Y94}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X8Y93}]
set_property SITE_PIPS {SLICE_X8Y93/SRUSEDMUX:IN SLICE_X8Y93/CEUSEDMUX:IN SLICE_X8Y93/A5FFMUX:IN_A SLICE_X8Y93/CLKINV:CLK SLICE_X8Y93/BFFMUX:O6 SLICE_X8Y93/AOUTMUX:A5Q SLICE_X8Y93/AFFMUX:O6} [get_sites {SLICE_X8Y93}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X6Y92}]
set_property SITE_PIPS {SLICE_X6Y92/CUSED:0 SLICE_X6Y92/BUSED:0 SLICE_X6Y92/AUSED:0 SLICE_X6Y92/SRUSEDMUX:0 SLICE_X6Y92/CEUSEDMUX:1 SLICE_X6Y92/CLKINV:CLK SLICE_X6Y92/COUTMUX:O5 SLICE_X6Y92/BOUTMUX:O5 SLICE_X6Y92/AOUTMUX:O5 SLICE_X6Y92/AFFMUX:AX} [get_sites {SLICE_X6Y92}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X7Y92}]
set_property SITE_PIPS {SLICE_X7Y92/SRUSEDMUX:0 SLICE_X7Y92/CEUSEDMUX:1 SLICE_X7Y92/CLKINV:CLK SLICE_X7Y92/AFFMUX:O6} [get_sites {SLICE_X7Y92}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X8Y92}]
set_property SITE_PIPS {SLICE_X8Y92/DUSED:0 SLICE_X8Y92/SRUSEDMUX:IN SLICE_X8Y92/CEUSEDMUX:IN SLICE_X8Y92/A5FFMUX:IN_A SLICE_X8Y92/CLKINV:CLK SLICE_X8Y92/CFFMUX:O6 SLICE_X8Y92/BOUTMUX:O5 SLICE_X8Y92/BFFMUX:O6 SLICE_X8Y92/AOUTMUX:A5Q SLICE_X8Y92/AFFMUX:O6} [get_sites {SLICE_X8Y92}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X6Y91}]
set_property SITE_PIPS {SLICE_X6Y91/DUSED:0 SLICE_X6Y91/BUSED:0 SLICE_X6Y91/AUSED:0 SLICE_X6Y91/SRUSEDMUX:IN SLICE_X6Y91/CEUSEDMUX:IN SLICE_X6Y91/C5FFMUX:IN_B SLICE_X6Y91/CLKINV:CLK SLICE_X6Y91/DOUTMUX:O6 SLICE_X6Y91/DFFMUX:DX SLICE_X6Y91/COUTMUX:C5Q SLICE_X6Y91/CFFMUX:O6 SLICE_X6Y91/BOUTMUX:O5 SLICE_X6Y91/BFFMUX:BX SLICE_X6Y91/AOUTMUX:O5 SLICE_X6Y91/AFFMUX:AX} [get_sites {SLICE_X6Y91}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X7Y91}]
set_property SITE_PIPS {SLICE_X7Y91/SRUSEDMUX:IN SLICE_X7Y91/B5FFMUX:IN_B SLICE_X7Y91/A5FFMUX:IN_A SLICE_X7Y91/CEUSEDMUX:IN SLICE_X7Y91/CLKINV:CLK SLICE_X7Y91/BOUTMUX:B5Q SLICE_X7Y91/BFFMUX:O6 SLICE_X7Y91/AOUTMUX:A5Q SLICE_X7Y91/AFFMUX:O6} [get_sites {SLICE_X7Y91}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X8Y91}]
set_property SITE_PIPS {SLICE_X8Y91/DUSED:0 SLICE_X8Y91/CUSED:0 SLICE_X8Y91/SRUSEDMUX:IN SLICE_X8Y91/CEUSEDMUX:IN SLICE_X8Y91/A5FFMUX:IN_A SLICE_X8Y91/CLKINV:CLK SLICE_X8Y91/BOUTMUX:O5 SLICE_X8Y91/BFFMUX:O6 SLICE_X8Y91/AOUTMUX:A5Q SLICE_X8Y91/AFFMUX:O6} [get_sites {SLICE_X8Y91}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X6Y90}]
set_property SITE_PIPS {SLICE_X6Y90/DUSED:0 SLICE_X6Y90/CUSED:0 SLICE_X6Y90/BUSED:0 SLICE_X6Y90/SRUSEDMUX:IN SLICE_X6Y90/CEUSEDMUX:IN SLICE_X6Y90/CLKINV:CLK SLICE_X6Y90/AFFMUX:O6} [get_sites {SLICE_X6Y90}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X7Y90}]
set_property SITE_PIPS {SLICE_X7Y90/SRUSEDMUX:IN SLICE_X7Y90/CEUSEDMUX:1 SLICE_X7Y90/CLKINV:CLK SLICE_X7Y90/AFFMUX:O6} [get_sites {SLICE_X7Y90}]
set_property MANUAL_ROUTING RAMB36E1 [get_sites {RAMB36_X0Y18}]
set_property SITE_PIPS {RAMB36_X0Y18/CLKARDCLKLINV:CLKARDCLKL RAMB36_X0Y18/CLKARDCLKUINV:CLKARDCLKU RAMB36_X0Y18/CLKBWRCLKLINV:CLKBWRCLKL RAMB36_X0Y18/CLKBWRCLKUINV:CLKBWRCLKU RAMB36_X0Y18/ENARDENLINV:ENARDENL RAMB36_X0Y18/ENARDENUINV:ENARDENU RAMB36_X0Y18/ENBWRENLINV:ENBWRENL RAMB36_X0Y18/ENBWRENUINV:ENBWRENU RAMB36_X0Y18/REGCLKARDRCLKLINV:REGCLKARDRCLKL_B RAMB36_X0Y18/REGCLKARDRCLKUINV:REGCLKARDRCLKU_B RAMB36_X0Y18/REGCLKBLINV:REGCLKBL_B RAMB36_X0Y18/REGCLKBUINV:REGCLKBU_B RAMB36_X0Y18/RSTRAMARSTRAMLINV:RSTRAMARSTRAML_B RAMB36_X0Y18/RSTRAMARSTRAMUINV:RSTRAMARSTRAMU_B RAMB36_X0Y18/RSTRAMBLINV:RSTRAMBL_B RAMB36_X0Y18/RSTRAMBUINV:RSTRAMBU_B RAMB36_X0Y18/RSTREGARSTREGLINV:RSTREGARSTREGL_B RAMB36_X0Y18/RSTREGARSTREGUINV:RSTREGARSTREGU_B RAMB36_X0Y18/RSTREGBLINV:RSTREGBL_B RAMB36_X0Y18/RSTREGBUINV:RSTREGBU_B} [get_sites {RAMB36_X0Y18}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X8Y90}]
set_property SITE_PIPS {SLICE_X8Y90/DUSED:0 SLICE_X8Y90/SRUSEDMUX:IN SLICE_X8Y90/CEUSEDMUX:IN SLICE_X8Y90/B5FFMUX:IN_A SLICE_X8Y90/CLKINV:CLK SLICE_X8Y90/CFFMUX:O6 SLICE_X8Y90/BOUTMUX:B5Q SLICE_X8Y90/BFFMUX:O6 SLICE_X8Y90/AOUTMUX:O5 SLICE_X8Y90/AFFMUX:O6} [get_sites {SLICE_X8Y90}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X9Y90}]
set_property SITE_PIPS {SLICE_X9Y90/CUSED:0 SLICE_X9Y90/SRUSEDMUX:IN SLICE_X9Y90/A5FFMUX:IN_A SLICE_X9Y90/CEUSEDMUX:IN SLICE_X9Y90/CLKINV:CLK SLICE_X9Y90/BFFMUX:O6 SLICE_X9Y90/AOUTMUX:A5Q SLICE_X9Y90/AFFMUX:O6} [get_sites {SLICE_X9Y90}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X8Y89}]
set_property SITE_PIPS {SLICE_X8Y89/SRUSEDMUX:IN SLICE_X8Y89/CEUSEDMUX:IN SLICE_X8Y89/A5FFMUX:IN_A SLICE_X8Y89/B5FFMUX:IN_A SLICE_X8Y89/CLKINV:CLK SLICE_X8Y89/CFFMUX:O6 SLICE_X8Y89/BOUTMUX:B5Q SLICE_X8Y89/BFFMUX:O6 SLICE_X8Y89/AOUTMUX:A5Q SLICE_X8Y89/AFFMUX:O6} [get_sites {SLICE_X8Y89}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X2Y87}]
set_property SITE_PIPS {SLICE_X2Y87/SRUSEDMUX:0 SLICE_X2Y87/CEUSEDMUX:1 SLICE_X2Y87/A5FFMUX:IN_A SLICE_X2Y87/B5FFMUX:IN_A SLICE_X2Y87/WEMUX:CE SLICE_X2Y87/CLKINV:CLK SLICE_X2Y87/BDI1MUX:BI SLICE_X2Y87/ADI1MUX:AI SLICE_X2Y87/BOUTMUX:B5Q SLICE_X2Y87/AOUTMUX:A5Q} [get_sites {SLICE_X2Y87}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X9Y73}]
set_property SITE_PIPS {SLICE_X9Y73/SRUSEDMUX:0 SLICE_X9Y73/CEUSEDMUX:1 SLICE_X9Y73/CLKINV:CLK SLICE_X9Y73/BFFMUX:O6 SLICE_X9Y73/AFFMUX:O6} [get_sites {SLICE_X9Y73}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X13Y63}]
set_property SITE_PIPS {SLICE_X13Y63/SRUSEDMUX:0 SLICE_X13Y63/CEUSEDMUX:1 SLICE_X13Y63/CLKINV:CLK SLICE_X13Y63/DCY0:DX SLICE_X13Y63/CCY0:CX SLICE_X13Y63/BCY0:BX SLICE_X13Y63/ACY0:AX SLICE_X13Y63/DFFMUX:XOR SLICE_X13Y63/CFFMUX:XOR SLICE_X13Y63/BFFMUX:XOR SLICE_X13Y63/AFFMUX:XOR} [get_sites {SLICE_X13Y63}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X12Y63}]
set_property SITE_PIPS {SLICE_X12Y63/AUSED:0} [get_sites {SLICE_X12Y63}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X13Y62}]
set_property SITE_PIPS {SLICE_X13Y62/SRUSEDMUX:0 SLICE_X13Y62/CEUSEDMUX:1 SLICE_X13Y62/COUTUSED:0 SLICE_X13Y62/CLKINV:CLK SLICE_X13Y62/DCY0:DX SLICE_X13Y62/CCY0:CX SLICE_X13Y62/BCY0:BX SLICE_X13Y62/ACY0:AX SLICE_X13Y62/DFFMUX:XOR SLICE_X13Y62/CFFMUX:XOR SLICE_X13Y62/BFFMUX:XOR SLICE_X13Y62/AFFMUX:XOR} [get_sites {SLICE_X13Y62}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X13Y61}]
set_property SITE_PIPS {SLICE_X13Y61/SRUSEDMUX:0 SLICE_X13Y61/CEUSEDMUX:1 SLICE_X13Y61/COUTUSED:0 SLICE_X13Y61/CLKINV:CLK SLICE_X13Y61/DCY0:DX SLICE_X13Y61/CCY0:CX SLICE_X13Y61/BCY0:BX SLICE_X13Y61/ACY0:AX SLICE_X13Y61/DFFMUX:XOR SLICE_X13Y61/CFFMUX:XOR SLICE_X13Y61/BFFMUX:XOR SLICE_X13Y61/AFFMUX:XOR} [get_sites {SLICE_X13Y61}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X12Y61}]
set_property SITE_PIPS {SLICE_X12Y61/AUSED:0} [get_sites {SLICE_X12Y61}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X13Y60}]
set_property SITE_PIPS {SLICE_X13Y60/SRUSEDMUX:0 SLICE_X13Y60/CEUSEDMUX:1 SLICE_X13Y60/COUTUSED:0 SLICE_X13Y60/CLKINV:CLK SLICE_X13Y60/DCY0:DX SLICE_X13Y60/CCY0:CX SLICE_X13Y60/BCY0:BX SLICE_X13Y60/ACY0:AX SLICE_X13Y60/DFFMUX:XOR SLICE_X13Y60/CFFMUX:XOR SLICE_X13Y60/BFFMUX:XOR SLICE_X13Y60/AFFMUX:XOR} [get_sites {SLICE_X13Y60}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X12Y60}]
set_property SITE_PIPS {SLICE_X12Y60/DCY0:DX SLICE_X12Y60/CCY0:CX SLICE_X12Y60/BCY0:BX SLICE_X12Y60/ACY0:AX SLICE_X12Y60/COUTMUX:XOR SLICE_X12Y60/BOUTMUX:XOR SLICE_X12Y60/AOUTMUX:XOR} [get_sites {SLICE_X12Y60}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X14Y60}]
set_property SITE_PIPS {SLICE_X14Y60/AUSED:0} [get_sites {SLICE_X14Y60}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X13Y59}]
set_property SITE_PIPS {SLICE_X13Y59/SRUSEDMUX:0 SLICE_X13Y59/CEUSEDMUX:1 SLICE_X13Y59/COUTUSED:0 SLICE_X13Y59/CLKINV:CLK SLICE_X13Y59/DCY0:DX SLICE_X13Y59/CCY0:CX SLICE_X13Y59/BCY0:BX SLICE_X13Y59/ACY0:AX SLICE_X13Y59/DFFMUX:XOR SLICE_X13Y59/CFFMUX:XOR SLICE_X13Y59/BFFMUX:XOR SLICE_X13Y59/AFFMUX:XOR} [get_sites {SLICE_X13Y59}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X12Y59}]
set_property SITE_PIPS {SLICE_X12Y59/DCY0:DX SLICE_X12Y59/COUTUSED:0 SLICE_X12Y59/CCY0:CX SLICE_X12Y59/BCY0:BX SLICE_X12Y59/ACY0:AX SLICE_X12Y59/DOUTMUX:XOR SLICE_X12Y59/COUTMUX:XOR SLICE_X12Y59/BOUTMUX:XOR SLICE_X12Y59/AOUTMUX:XOR} [get_sites {SLICE_X12Y59}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X13Y58}]
set_property SITE_PIPS {SLICE_X13Y58/SRUSEDMUX:0 SLICE_X13Y58/CEUSEDMUX:1 SLICE_X13Y58/COUTUSED:0 SLICE_X13Y58/CLKINV:CLK SLICE_X13Y58/DCY0:DX SLICE_X13Y58/CCY0:CX SLICE_X13Y58/BCY0:BX SLICE_X13Y58/ACY0:AX SLICE_X13Y58/DFFMUX:XOR SLICE_X13Y58/CFFMUX:XOR SLICE_X13Y58/BFFMUX:XOR SLICE_X13Y58/AFFMUX:XOR} [get_sites {SLICE_X13Y58}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X12Y58}]
set_property SITE_PIPS {SLICE_X12Y58/DCY0:DX SLICE_X12Y58/COUTUSED:0 SLICE_X12Y58/CCY0:CX SLICE_X12Y58/BCY0:BX SLICE_X12Y58/ACY0:AX SLICE_X12Y58/DOUTMUX:XOR SLICE_X12Y58/COUTMUX:XOR SLICE_X12Y58/BOUTMUX:XOR SLICE_X12Y58/AOUTMUX:XOR} [get_sites {SLICE_X12Y58}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X14Y58}]
set_property SITE_PIPS {SLICE_X14Y58/AUSED:0} [get_sites {SLICE_X14Y58}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X13Y57}]
set_property SITE_PIPS {SLICE_X13Y57/SRUSEDMUX:0 SLICE_X13Y57/CEUSEDMUX:1 SLICE_X13Y57/COUTUSED:0 SLICE_X13Y57/CLKINV:CLK SLICE_X13Y57/DCY0:DX SLICE_X13Y57/CCY0:CX SLICE_X13Y57/BCY0:BX SLICE_X13Y57/ACY0:AX SLICE_X13Y57/DFFMUX:XOR SLICE_X13Y57/CFFMUX:XOR SLICE_X13Y57/BFFMUX:XOR SLICE_X13Y57/AFFMUX:XOR} [get_sites {SLICE_X13Y57}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X12Y57}]
set_property SITE_PIPS {SLICE_X12Y57/DCY0:DX SLICE_X12Y57/COUTUSED:0 SLICE_X12Y57/CCY0:CX SLICE_X12Y57/BCY0:BX SLICE_X12Y57/ACY0:AX SLICE_X12Y57/DOUTMUX:XOR SLICE_X12Y57/COUTMUX:XOR SLICE_X12Y57/BOUTMUX:XOR SLICE_X12Y57/AOUTMUX:XOR} [get_sites {SLICE_X12Y57}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X14Y57}]
set_property SITE_PIPS {SLICE_X14Y57/BUSED:0 SLICE_X14Y57/AUSED:0} [get_sites {SLICE_X14Y57}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X13Y56}]
set_property SITE_PIPS {SLICE_X13Y56/SRUSEDMUX:0 SLICE_X13Y56/CEUSEDMUX:1 SLICE_X13Y56/COUTUSED:0 SLICE_X13Y56/CLKINV:CLK SLICE_X13Y56/DCY0:DX SLICE_X13Y56/CCY0:CX SLICE_X13Y56/BCY0:BX SLICE_X13Y56/ACY0:AX SLICE_X13Y56/DFFMUX:XOR SLICE_X13Y56/CFFMUX:XOR SLICE_X13Y56/BFFMUX:XOR SLICE_X13Y56/AFFMUX:XOR} [get_sites {SLICE_X13Y56}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X12Y56}]
set_property SITE_PIPS {SLICE_X12Y56/DCY0:DX SLICE_X12Y56/COUTUSED:0 SLICE_X12Y56/CCY0:CX SLICE_X12Y56/BCY0:BX SLICE_X12Y56/ACY0:AX SLICE_X12Y56/DOUTMUX:XOR SLICE_X12Y56/COUTMUX:XOR SLICE_X12Y56/BOUTMUX:XOR SLICE_X12Y56/AOUTMUX:XOR} [get_sites {SLICE_X12Y56}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X14Y56}]
set_property SITE_PIPS {SLICE_X14Y56/AUSED:0} [get_sites {SLICE_X14Y56}]
set_property MANUAL_ROUTING DSP48E1 [get_sites {DSP48_X0Y22}]
set_property SITE_PIPS {DSP48_X0Y22/OPMODE4INV:OPMODE4_B DSP48_X0Y22/OPMODE6INV:OPMODE6 DSP48_X0Y22/ALUMODE2INV:ALUMODE2 DSP48_X0Y22/INMODE0INV:INMODE0 DSP48_X0Y22/INMODE3INV:INMODE3 DSP48_X0Y22/OPMODE0INV:OPMODE0 DSP48_X0Y22/ALUMODE1INV:ALUMODE1_B DSP48_X0Y22/OPMODE5INV:OPMODE5 DSP48_X0Y22/OPMODE3INV:OPMODE3_B DSP48_X0Y22/CARRYININV:CARRYIN_B DSP48_X0Y22/INMODE2INV:INMODE2 DSP48_X0Y22/INMODE1INV:INMODE1 DSP48_X0Y22/ALUMODE0INV:ALUMODE0_B DSP48_X0Y22/OPMODE2INV:OPMODE2 DSP48_X0Y22/CLKINV:CLK DSP48_X0Y22/ALUMODE3INV:ALUMODE3 DSP48_X0Y22/INMODE4INV:INMODE4 DSP48_X0Y22/OPMODE1INV:OPMODE1_B} [get_sites {DSP48_X0Y22}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X13Y55}]
set_property SITE_PIPS {SLICE_X13Y55/SRUSEDMUX:0 SLICE_X13Y55/CEUSEDMUX:1 SLICE_X13Y55/COUTUSED:0 SLICE_X13Y55/CLKINV:CLK SLICE_X13Y55/DCY0:DX SLICE_X13Y55/CCY0:CX SLICE_X13Y55/BCY0:BX SLICE_X13Y55/ACY0:AX SLICE_X13Y55/DFFMUX:XOR SLICE_X13Y55/CFFMUX:XOR SLICE_X13Y55/BFFMUX:XOR SLICE_X13Y55/AFFMUX:XOR} [get_sites {SLICE_X13Y55}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X12Y55}]
set_property SITE_PIPS {SLICE_X12Y55/DCY0:DX SLICE_X12Y55/COUTUSED:0 SLICE_X12Y55/CCY0:CX SLICE_X12Y55/BCY0:BX SLICE_X12Y55/ACY0:AX SLICE_X12Y55/DOUTMUX:XOR SLICE_X12Y55/COUTMUX:XOR SLICE_X12Y55/BOUTMUX:XOR SLICE_X12Y55/AOUTMUX:XOR} [get_sites {SLICE_X12Y55}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X13Y54}]
set_property SITE_PIPS {SLICE_X13Y54/SRUSEDMUX:0 SLICE_X13Y54/CEUSEDMUX:1 SLICE_X13Y54/COUTUSED:0 SLICE_X13Y54/CLKINV:CLK SLICE_X13Y54/DCY0:DX SLICE_X13Y54/CCY0:CX SLICE_X13Y54/BCY0:BX SLICE_X13Y54/ACY0:AX SLICE_X13Y54/DFFMUX:XOR SLICE_X13Y54/CFFMUX:XOR SLICE_X13Y54/BFFMUX:XOR SLICE_X13Y54/AFFMUX:XOR} [get_sites {SLICE_X13Y54}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X12Y54}]
set_property SITE_PIPS {SLICE_X12Y54/DCY0:DX SLICE_X12Y54/COUTUSED:0 SLICE_X12Y54/CCY0:CX SLICE_X12Y54/BCY0:BX SLICE_X12Y54/ACY0:AX SLICE_X12Y54/DOUTMUX:XOR SLICE_X12Y54/COUTMUX:XOR SLICE_X12Y54/BOUTMUX:XOR SLICE_X12Y54/AOUTMUX:XOR} [get_sites {SLICE_X12Y54}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X14Y54}]
set_property SITE_PIPS {SLICE_X14Y54/AUSED:0} [get_sites {SLICE_X14Y54}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X13Y53}]
set_property SITE_PIPS {SLICE_X13Y53/SRUSEDMUX:0 SLICE_X13Y53/CEUSEDMUX:1 SLICE_X13Y53/COUTUSED:0 SLICE_X13Y53/CLKINV:CLK SLICE_X13Y53/DCY0:DX SLICE_X13Y53/CCY0:CX SLICE_X13Y53/BCY0:BX SLICE_X13Y53/ACY0:AX SLICE_X13Y53/DFFMUX:XOR SLICE_X13Y53/CFFMUX:XOR SLICE_X13Y53/BFFMUX:XOR SLICE_X13Y53/AFFMUX:XOR} [get_sites {SLICE_X13Y53}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X12Y53}]
set_property SITE_PIPS {SLICE_X12Y53/PRECYINIT:AX SLICE_X12Y53/DCY0:DX SLICE_X12Y53/COUTUSED:0 SLICE_X12Y53/CCY0:CX SLICE_X12Y53/BCY0:BX SLICE_X12Y53/ACY0:O5 SLICE_X12Y53/DOUTMUX:XOR SLICE_X12Y53/COUTMUX:XOR SLICE_X12Y53/BOUTMUX:XOR SLICE_X12Y53/AOUTMUX:XOR} [get_sites {SLICE_X12Y53}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X14Y53}]
set_property SITE_PIPS {SLICE_X14Y53/BUSED:0 SLICE_X14Y53/AUSED:0} [get_sites {SLICE_X14Y53}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X13Y52}]
set_property SITE_PIPS {SLICE_X13Y52/PRECYINIT:0 SLICE_X13Y52/SRUSEDMUX:0 SLICE_X13Y52/CEUSEDMUX:1 SLICE_X13Y52/COUTUSED:0 SLICE_X13Y52/CLKINV:CLK SLICE_X13Y52/DCY0:DX SLICE_X13Y52/CCY0:CX SLICE_X13Y52/BCY0:BX SLICE_X13Y52/ACY0:AX SLICE_X13Y52/DFFMUX:XOR SLICE_X13Y52/CFFMUX:XOR SLICE_X13Y52/BFFMUX:XOR SLICE_X13Y52/AFFMUX:XOR} [get_sites {SLICE_X13Y52}]
set_property ROUTE { (  { INT_L_X6Y96/GND_WIRE  { GFAN1  { IMUX_L46 BRAM_FIFO18_DIADI14 }  IMUX_L44 BRAM_FIFO18_DIADI13 }  GFAN0  { IMUX_L40 BRAM_FIFO18_DIPADIP1 }   { IMUX_L42 BRAM_FIFO18_DIADI12 }   { IMUX_L19 BRAM_IMUX_ADDRARDADDRL2 BRAM_ADDRARDADDRL2 BRAM_FIFO18_ADDRARDADDR1 }  IMUX_L18 BRAM_IMUX_ADDRARDADDRL1 BRAM_ADDRARDADDRL1 BRAM_FIFO18_ADDRARDADDR0 }  )   (  { INT_L_X6Y98/GND_WIRE GFAN0 IMUX_L18 BRAM_IMUX_ADDRARDADDRL3 BRAM_ADDRARDADDRL3 BRAM_FIFO18_ADDRARDADDR2 }  )   (  { INT_L_X6Y95/GND_WIRE  { GFAN1  { IMUX_L31 BRAM_FIFO18_DIADI11 }  IMUX_L29 BRAM_FIFO18_DIADI10 }  GFAN0  { IMUX_L27 BRAM_FIFO18_DIADI9 }  IMUX_L25 BRAM_FIFO18_DIADI8 }  )   (  { INT_L_X6Y97/GND_WIRE  { GFAN1  { BYP_ALT6 BYP_L6 BRAM_FIFO18_WEBWE7 }   { IMUX_L38 BRAM_FIFO18_WEBWE6 }   { IMUX_L22 BRAM_FIFO18_WEBWE5 }   { IMUX_L6 BRAM_FIFO18_WEBWE4 }   { BYP_ALT3 BYP_L3 BRAM_FIFO18_WEBWE3 }   { IMUX_L37 BRAM_FIFO18_WEBWE2 }   { IMUX_L21 BRAM_FIFO18_WEBWE1 }  IMUX_L5 BRAM_FIFO18_WEBWE0 }  GFAN0  { IMUX_L33 BRAM_FIFO18_WEA3 }   { IMUX_L17 BRAM_FIFO18_WEA2 }   { IMUX_L32 BRAM_FIFO18_WEA1 }   { IMUX_L16 BRAM_FIFO18_WEA0 }   { IMUX_L35 BRAM_FIFO18_REGCEB }   { IMUX_L19 BRAM_FIFO18_REGCEAREGCE }   { IMUX_L3 BRAM_FIFO18_DIPADIP0 }  IMUX_L41 BRAM_FIFO18_DIADI15 }  )   (  { INT_L_X6Y91/GND_WIRE  { GFAN1  { IMUX_L7 BRAM_FIFO36_DIBDIL14 }   { IMUX_L5 BRAM_FIFO36_DIBDIL13 }   { IMUX_L6 BRAM_FIFO36_DIBDIL6 }   { IMUX_L4 BRAM_FIFO36_DIBDIL5 }   { IMUX_L46 BRAM_FIFO36_DIADIL14 }   { IMUX_L44 BRAM_FIFO36_DIADIL13 }  IMUX_L45 BRAM_FIFO36_DIADIL6 }  GFAN0  { IMUX_L1 BRAM_FIFO36_DIPBDIPL1 }   { IMUX_L40 BRAM_FIFO36_DIPADIPL1 }   { IMUX_L3 BRAM_FIFO36_DIBDIL12 }   { IMUX_L2 BRAM_FIFO36_DIBDIL4 }   { IMUX_L42 BRAM_FIFO36_DIADIL12 }   { IMUX_L43 BRAM_FIFO36_DIADIL5 }   { IMUX_L41 BRAM_FIFO36_DIADIL4 }   { IMUX_L27 BRAM_IMUX_ADDRBWRADDRU2 BRAM_ADDRBWRADDRU2 BRAM_FIFO36_ADDRBWRADDRU2 }   { IMUX_L26 BRAM_IMUX_ADDRBWRADDRU1 BRAM_ADDRBWRADDRU1 BRAM_FIFO36_ADDRBWRADDRU1 }   { IMUX_L25 BRAM_IMUX_ADDRBWRADDRU0 BRAM_ADDRBWRADDRU0 BRAM_FIFO36_ADDRBWRADDRU0 }   { IMUX_L35 BRAM_IMUX_ADDRBWRADDRL2 BRAM_ADDRBWRADDRL2 BRAM_FIFO36_ADDRBWRADDRL2 }   { IMUX_L34 BRAM_IMUX_ADDRBWRADDRL1 BRAM_ADDRBWRADDRL1 BRAM_FIFO36_ADDRBWRADDRL1 }   { IMUX_L33 BRAM_IMUX_ADDRBWRADDRL0 BRAM_ADDRBWRADDRL0 BRAM_FIFO36_ADDRBWRADDRL0 }   { IMUX_L11 BRAM_IMUX_ADDRARDADDRU2 BRAM_ADDRARDADDRU2 BRAM_FIFO36_ADDRARDADDRU2 }   { IMUX_L10 BRAM_IMUX_ADDRARDADDRU1 BRAM_ADDRARDADDRU1 BRAM_FIFO36_ADDRARDADDRU1 }   { IMUX_L9 BRAM_IMUX_ADDRARDADDRU0 BRAM_ADDRARDADDRU0 BRAM_FIFO36_ADDRARDADDRU0 }   { IMUX_L19 BRAM_IMUX_ADDRARDADDRL2 BRAM_ADDRARDADDRL2 BRAM_FIFO36_ADDRARDADDRL2 }   { IMUX_L18 BRAM_IMUX_ADDRARDADDRL1 BRAM_ADDRARDADDRL1 BRAM_FIFO36_ADDRARDADDRL1 }  IMUX_L17 BRAM_IMUX_ADDRARDADDRL0 BRAM_ADDRARDADDRL0 BRAM_FIFO36_ADDRARDADDRL0 }  )   (  { INT_L_X6Y94/GND_WIRE  { GFAN1  { IMUX_L23 BRAM_FIFO36_DIBDIU15 }   { IMUX_L21 BRAM_FIFO36_DIBDIU14 }   { IMUX_L22 BRAM_FIFO36_DIBDIU7 }   { IMUX_L20 BRAM_FIFO36_DIBDIU6 }   { IMUX_L15 BRAM_FIFO36_DIADIU15 }   { IMUX_L13 BRAM_FIFO36_DIADIU14 }   { IMUX_L14 BRAM_FIFO36_DIADIU7 }  IMUX_L12 BRAM_FIFO36_DIADIU6 }  GFAN0  { IMUX_L19 BRAM_FIFO36_DIBDIU13 }   { IMUX_L17 BRAM_FIFO36_DIBDIU12 }   { IMUX_L18 BRAM_FIFO36_DIBDIU5 }   { IMUX_L16 BRAM_FIFO36_DIBDIU4 }   { IMUX_L11 BRAM_FIFO36_DIADIU13 }   { IMUX_L9 BRAM_FIFO36_DIADIU12 }   { IMUX_L10 BRAM_FIFO36_DIADIU5 }  IMUX_L8 BRAM_FIFO36_DIADIU4 }  )   (  { INT_L_X6Y92/GND_WIRE  { GFAN1  { IMUX_L46 BRAM_FIFO36_WEBWEU7 }   { IMUX_L30 BRAM_FIFO36_WEBWEU6 }   { IMUX_L14 BRAM_FIFO36_WEBWEU5 }   { FAN_ALT1 FAN_L1 BRAM_FIFO36_WEBWEU4 }   { IMUX_L45 BRAM_FIFO36_WEBWEU3 }   { IMUX_L29 BRAM_FIFO36_WEBWEU2 }   { IMUX_L13 BRAM_FIFO36_WEBWEU1 }   { FAN_ALT5 FAN_L5 BRAM_FIFO36_WEBWEU0 }   { BYP_ALT6 BYP_L6 BRAM_FIFO36_WEBWEL7 }   { IMUX_L38 BRAM_FIFO36_WEBWEL6 }   { IMUX_L22 BRAM_FIFO36_WEBWEL5 }   { IMUX_L6 BRAM_FIFO36_WEBWEL4 }   { BYP_ALT3 BYP_L3 BRAM_FIFO36_WEBWEL3 }   { IMUX_L37 BRAM_FIFO36_WEBWEL2 }   { IMUX_L21 BRAM_FIFO36_WEBWEL1 }   { IMUX_L5 BRAM_FIFO36_WEBWEL0 }   { IMUX_L4 BRAM_FIFO36_DIPBDIPL0 }   { IMUX_L23 BRAM_FIFO36_DIBDIU8 }  IMUX_L15 BRAM_FIFO36_DIADIU8 }  GFAN0  { IMUX_L27 BRAM_FIFO36_REGCEBU }   { IMUX_L35 BRAM_FIFO36_REGCEBL }   { IMUX_L11 BRAM_FIFO36_REGCEAREGCEU }   { IMUX_L19 BRAM_FIFO36_REGCEAREGCEL }   { IMUX_L43 BRAM_FIFO36_DIPBDIPU0 }   { IMUX_L42 BRAM_FIFO36_DIPADIPU0 }   { IMUX_L3 BRAM_FIFO36_DIPADIPL0 }   { IMUX_L2 BRAM_FIFO36_DIBDIL15 }   { IMUX_L1 BRAM_FIFO36_DIBDIL7 }   { IMUX_L41 BRAM_FIFO36_DIADIL15 }  IMUX_L40 BRAM_FIFO36_DIADIL7 }  )   (  { INT_L_X6Y90/GND_WIRE  { GFAN1  { IMUX_L39 BRAM_FIFO36_DIBDIL11 }   { IMUX_L37 BRAM_FIFO36_DIBDIL10 }   { IMUX_L31 BRAM_FIFO36_DIADIL11 }  IMUX_L29 BRAM_FIFO36_DIADIL10 }  GFAN0  { IMUX_L35 BRAM_FIFO36_DIBDIL9 }   { IMUX_L33 BRAM_FIFO36_DIBDIL8 }   { IMUX_L27 BRAM_FIFO36_DIADIL9 }  IMUX_L25 BRAM_FIFO36_DIADIL8 }  )   (  { INT_L_X6Y93/GND_WIRE  { GFAN1  { IMUX_L23 BRAM_FIFO36_DIPBDIPU1 }   { IMUX_L15 BRAM_FIFO36_DIPADIPU1 }   { IMUX_L6 BRAM_FIFO36_DIBDIU11 }   { IMUX_L4 BRAM_FIFO36_DIBDIU10 }  IMUX_L45 BRAM_FIFO36_DIADIU11 }  GFAN0  { IMUX_L2 BRAM_FIFO36_DIBDIU9 }   { IMUX_L43 BRAM_FIFO36_DIADIU10 }  IMUX_L41 BRAM_FIFO36_DIADIU9 }  )   (  { INT_R_X3Y87/GND_WIRE GFAN0  { IMUX24 CLBLM_M_B5 }   { IMUX27 CLBLM_M_B4 }   { IMUX17 CLBLM_M_B3 }   { IMUX8 CLBLM_M_A5 }   { IMUX11 CLBLM_M_A4 }  IMUX1 CLBLM_M_A3 }  )   (  { INT_L_X10Y63/GND_WIRE  { GFAN1  { BYP_ALT7 BYP_L7 CLBLM_L_DX }  BYP_ALT2 BYP_L2 CLBLM_L_CX }  GFAN0  { BYP_ALT5 BYP_L5 CLBLM_L_BX }  BYP_ALT0 BYP_L0 CLBLM_L_AX }  )   (  { INT_L_X10Y62/GND_WIRE  { GFAN1  { BYP_ALT7 BYP_L7 CLBLM_L_DX }  BYP_ALT2 BYP_L2 CLBLM_L_CX }  GFAN0  { BYP_ALT5 BYP_L5 CLBLM_L_BX }  BYP_ALT0 BYP_L0 CLBLM_L_AX }  )   (  { INT_L_X10Y61/GND_WIRE  { GFAN1  { BYP_ALT7 BYP_L7 CLBLM_L_DX }  BYP_ALT2 BYP_L2 CLBLM_L_CX }  GFAN0  { BYP_ALT5 BYP_L5 CLBLM_L_BX }  BYP_ALT0 BYP_L0 CLBLM_L_AX }  )   (  { INT_L_X10Y60/GND_WIRE  { GFAN1  { BYP_ALT6 BYP_L6 CLBLM_M_DX }   { BYP_ALT3 BYP_L3 CLBLM_M_CX }   { BYP_ALT7 BYP_L7 CLBLM_L_DX }  BYP_ALT2 BYP_L2 CLBLM_L_CX }  GFAN0  { BYP_ALT4 BYP_L4 CLBLM_M_BX }   { BYP_ALT1 BYP_L1 CLBLM_M_AX }   { BYP_ALT5 BYP_L5 CLBLM_L_BX }  BYP_ALT0 BYP_L0 CLBLM_L_AX }  )   (  { INT_L_X10Y59/GND_WIRE  { GFAN1  { BYP_ALT6 BYP_L6 CLBLM_M_DX }   { BYP_ALT3 BYP_L3 CLBLM_M_CX }   { BYP_ALT7 BYP_L7 CLBLM_L_DX }  BYP_ALT2 BYP_L2 CLBLM_L_CX }  GFAN0  { BYP_ALT4 BYP_L4 CLBLM_M_BX }   { BYP_ALT1 BYP_L1 CLBLM_M_AX }   { BYP_ALT5 BYP_L5 CLBLM_L_BX }  BYP_ALT0 BYP_L0 CLBLM_L_AX }  )   (  { INT_L_X10Y58/GND_WIRE  { GFAN1  { BYP_ALT6 BYP_L6 CLBLM_M_DX }   { BYP_ALT3 BYP_L3 CLBLM_M_CX }   { BYP_ALT7 BYP_L7 CLBLM_L_DX }  BYP_ALT2 BYP_L2 CLBLM_L_CX }  GFAN0  { BYP_ALT4 BYP_L4 CLBLM_M_BX }   { BYP_ALT1 BYP_L1 CLBLM_M_AX }   { BYP_ALT5 BYP_L5 CLBLM_L_BX }  BYP_ALT0 BYP_L0 CLBLM_L_AX }  )   (  { INT_L_X10Y57/GND_WIRE  { GFAN1  { BYP_ALT6 BYP_L6 CLBLM_M_DX }   { BYP_ALT3 BYP_L3 CLBLM_M_CX }   { BYP_ALT7 BYP_L7 CLBLM_L_DX }  BYP_ALT2 BYP_L2 CLBLM_L_CX }  GFAN0  { BYP_ALT4 BYP_L4 CLBLM_M_BX }   { BYP_ALT1 BYP_L1 CLBLM_M_AX }   { BYP_ALT5 BYP_L5 CLBLM_L_BX }  BYP_ALT0 BYP_L0 CLBLM_L_AX }  )   (  { INT_L_X10Y56/GND_WIRE  { GFAN1  { BYP_ALT6 BYP_L6 CLBLM_M_DX }   { BYP_ALT3 BYP_L3 CLBLM_M_CX }   { BYP_ALT7 BYP_L7 CLBLM_L_DX }  BYP_ALT2 BYP_L2 CLBLM_L_CX }  GFAN0  { BYP_ALT4 BYP_L4 CLBLM_M_BX }   { BYP_ALT1 BYP_L1 CLBLM_M_AX }   { BYP_ALT5 BYP_L5 CLBLM_L_BX }  BYP_ALT0 BYP_L0 CLBLM_L_AX }  )   (  { INT_R_X9Y59/GND_WIRE  { GFAN0  { IMUX3 DSP_0_B17 }  IMUX43 DSP_0_B16 }  GFAN1  { IMUX6 DSP_0_A19 }   { IMUX46 DSP_0_A18 }   { IMUX7 DSP_0_A17 }  IMUX47 DSP_0_A16 }  )   (  { INT_R_X9Y55/GND_WIRE GFAN1  { CTRL0 DSP_0_RSTP }   { CTRL1 DSP_0_RSTA }   { IMUX6 DSP_0_A23 }   { IMUX46 DSP_0_A22 }   { IMUX7 DSP_0_A21 }  IMUX47 DSP_0_A20 }  )   (  { INT_R_X9Y56/GND_WIRE  { GFAN0  { CTRL1 DSP_0_RSTM }   { IMUX42 DSP_0_RSTINMODE }   { IMUX43 DSP_0_RSTCTRL }   { CTRL0 DSP_0_RSTC }   { IMUX3 DSP_0_RSTALUMODE }   { IMUX2 DSP_0_RSTALLCARRYIN }   { IMUX41 DSP_0_CEB1 }  IMUX40 DSP_0_CEA1 }  GFAN1  { IMUX6 DSP_0_A27 }   { IMUX46 DSP_0_A26 }   { IMUX7 DSP_0_A25 }  IMUX47 DSP_0_A24 }  )   (  { INT_R_X9Y57/GND_WIRE  { GFAN0  { CTRL0 DSP_0_RSTB }   { IMUX41 DSP_0_CECTRL }   { IMUX0 DSP_0_CECARRYIN }  IMUX40 DSP_0_CEC }  GFAN1  { IMUX7 DSP_0_A29 }  IMUX47 DSP_0_A28 }  )   (  { DSP_R_X9Y55/DSP_GND_R  { DSP_0_RSTD }   { DSP_0_OPMODE6 }   { DSP_0_INMODE4 }   { DSP_0_INMODE3 }   { DSP_0_INMODE2 }   { DSP_0_INMODE1 }   { DSP_0_INMODE0 }   { DSP_0_D24 }   { DSP_0_D23 }   { DSP_0_D22 }   { DSP_0_D21 }   { DSP_0_D20 }   { DSP_0_D19 }   { DSP_0_D18 }   { DSP_0_D17 }   { DSP_0_D16 }   { DSP_0_D15 }   { DSP_0_D14 }   { DSP_0_D13 }   { DSP_0_D12 }   { DSP_0_D11 }   { DSP_0_D10 }   { DSP_0_D9 }   { DSP_0_D8 }   { DSP_0_D7 }   { DSP_0_D6 }   { DSP_0_D5 }   { DSP_0_D4 }   { DSP_0_D3 }   { DSP_0_D2 }   { DSP_0_D1 }   { DSP_0_D0 }   { DSP_0_CEINMODE }   { DSP_0_CED }   { DSP_0_CEALUMODE }   { DSP_0_CEAD }   { DSP_0_CARRYINSEL2 }   { DSP_0_ALUMODE3 }  DSP_0_ALUMODE2 }  )   (  { INT_R_X9Y58/GND_WIRE GFAN1  { IMUX14 DSP_0_CARRYINSEL1 }  IMUX30 DSP_0_CARRYINSEL0 }  )   (  { INT_L_X10Y55/GND_WIRE  { GFAN1  { BYP_ALT6 BYP_L6 CLBLM_M_DX }   { BYP_ALT3 BYP_L3 CLBLM_M_CX }   { BYP_ALT7 BYP_L7 CLBLM_L_DX }  BYP_ALT2 BYP_L2 CLBLM_L_CX }  GFAN0  { BYP_ALT4 BYP_L4 CLBLM_M_BX }   { BYP_ALT1 BYP_L1 CLBLM_M_AX }   { BYP_ALT5 BYP_L5 CLBLM_L_BX }  BYP_ALT0 BYP_L0 CLBLM_L_AX }  )   (  { INT_L_X10Y54/GND_WIRE  { GFAN1  { BYP_ALT6 BYP_L6 CLBLM_M_DX }   { BYP_ALT3 BYP_L3 CLBLM_M_CX }   { BYP_ALT7 BYP_L7 CLBLM_L_DX }  BYP_ALT2 BYP_L2 CLBLM_L_CX }  GFAN0  { BYP_ALT4 BYP_L4 CLBLM_M_BX }   { BYP_ALT1 BYP_L1 CLBLM_M_AX }   { BYP_ALT5 BYP_L5 CLBLM_L_BX }  BYP_ALT0 BYP_L0 CLBLM_L_AX }  )   (  { INT_L_X10Y53/GND_WIRE  { GFAN1  { BYP_ALT6 BYP_L6 CLBLM_M_DX }   { BYP_ALT3 BYP_L3 CLBLM_M_CX }   { BYP_ALT7 BYP_L7 CLBLM_L_DX }  BYP_ALT2 BYP_L2 CLBLM_L_CX }  GFAN0  { BYP_ALT4 BYP_L4 CLBLM_M_BX }   { BYP_ALT5 BYP_L5 CLBLM_L_BX }  BYP_ALT0 BYP_L0 CLBLM_L_AX }  )   (  { INT_L_X10Y52/GND_WIRE  { GFAN1  { BYP_ALT7 BYP_L7 CLBLM_L_DX }  BYP_ALT2 BYP_L2 CLBLM_L_CX }  GFAN0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  )  } [get_nets {<const0>}]
set_property ROUTE { (  { INT_L_X6Y96/VCC_WIRE  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 BRAM_FIFO18_CLKBWRCLK }   { BYP_ALT4 BYP_BOUNCE4 CTRL_L0 BRAM_FIFO18_RSTRAMB }   { IMUX_L1 BRAM_FIFO18_DIPBDIP1 }   { IMUX_L7 BRAM_FIFO18_DIBDI14 }   { IMUX_L5 BRAM_FIFO18_DIBDI13 }   { IMUX_L3 BRAM_FIFO18_DIBDI12 }   { IMUX_L6 BRAM_FIFO18_DIBDI6 }   { IMUX_L4 BRAM_FIFO18_DIBDI5 }   { IMUX_L2 BRAM_FIFO18_DIBDI4 }   { IMUX_L32 BRAM_FIFO18_DIBDI0 }   { IMUX_L45 BRAM_FIFO18_DIADI6 }   { IMUX_L43 BRAM_FIFO18_DIADI5 }   { IMUX_L41 BRAM_FIFO18_DIADI4 }   { IMUX_L16 BRAM_FIFO18_DIADI0 }   { IMUX_L39 BRAM_IMUX_ADDRBWRADDRL13 BRAM_ADDRBWRADDRL13 BRAM_FIFO18_ADDRBWRADDR12 }   { IMUX_L38 BRAM_IMUX_ADDRBWRADDRL11 BRAM_ADDRBWRADDRL11 BRAM_FIFO18_ADDRBWRADDR10 }   { IMUX_L36 BRAM_IMUX_ADDRBWRADDRL8 BRAM_ADDRBWRADDRL8 BRAM_FIFO18_ADDRBWRADDR7 }   { IMUX_L37 BRAM_IMUX_ADDRBWRADDRL4 BRAM_ADDRBWRADDRL4 BRAM_FIFO18_ADDRBWRADDR3 }   { IMUX_L35 BRAM_IMUX_ADDRBWRADDRL2 BRAM_ADDRBWRADDRL2 BRAM_FIFO18_ADDRBWRADDR1 }   { IMUX_L34 BRAM_IMUX_ADDRBWRADDRL1 BRAM_ADDRBWRADDRL1 BRAM_FIFO18_ADDRBWRADDR0 }   { IMUX_L33 BRAM_IMUX_ADDRBWRADDRL0 BRAM_ADDRBWRADDRL0 BRAM_FIFO18_ADDRBTIEHIGH0 }  IMUX_L17 BRAM_IMUX_ADDRARDADDRL0 BRAM_ADDRARDADDRL0 BRAM_FIFO18_ADDRATIEHIGH0 }  )   (  { INT_L_X6Y98/VCC_WIRE  { BYP_ALT4 BYP_BOUNCE4 CTRL_L0 BRAM_FIFO18_RSTRAMARSTRAM }   { IMUX_L38 BRAM_IMUX_ADDRBWRADDRL14 BRAM_ADDRBWRADDRL14 BRAM_FIFO18_ADDRBWRADDR13 }   { IMUX_L37 BRAM_IMUX_ADDRBWRADDRL12 BRAM_ADDRBWRADDRL12 BRAM_FIFO18_ADDRBWRADDR11 }   { IMUX_L35 BRAM_IMUX_ADDRBWRADDRL9 BRAM_ADDRBWRADDRL9 BRAM_FIFO18_ADDRBWRADDR8 }   { IMUX_L33 BRAM_IMUX_ADDRBWRADDRL7 BRAM_ADDRBWRADDRL7 BRAM_FIFO18_ADDRBWRADDR6 }   { IMUX_L32 BRAM_IMUX_ADDRBWRADDRL6 BRAM_ADDRBWRADDRL6 BRAM_FIFO18_ADDRBWRADDR5 }   { IMUX_L36 BRAM_IMUX_ADDRBWRADDRL5 BRAM_ADDRBWRADDRL5 BRAM_FIFO18_ADDRBWRADDR4 }   { IMUX_L34 BRAM_IMUX_ADDRBWRADDRL3 BRAM_ADDRBWRADDRL3 BRAM_FIFO18_ADDRBWRADDR2 }   { IMUX_L39 BRAM_IMUX_ADDRBWRADDRL15 BRAM_FIFO18_ADDRBTIEHIGH1 }  IMUX_L31 BRAM_IMUX_ADDRARDADDRL15 BRAM_FIFO18_ADDRATIEHIGH1 }  )   (  { INT_L_X6Y97/VCC_WIRE  { IMUX_L34 BRAM_FIFO18_ENBWREN }   { IMUX_L18 BRAM_FIFO18_ENARDEN }   { IMUX_L4 BRAM_FIFO18_DIPBDIP0 }   { IMUX_L2 BRAM_FIFO18_DIBDI15 }   { IMUX_L1 BRAM_FIFO18_DIBDI7 }   { IMUX_L40 BRAM_FIFO18_DIADI7 }  IMUX_L36 BRAM_IMUX_ADDRBWRADDRL10 BRAM_ADDRBWRADDRL10 BRAM_FIFO18_ADDRBWRADDR9 }  )   (  { INT_L_X6Y95/VCC_WIRE  { BYP_ALT4 BYP_BOUNCE4 CTRL_L0 BRAM_FIFO18_RSTREGB }   { FAN_ALT5 FAN_BOUNCE5 CLK_L0 BRAM_FIFO18_REGCLKB }   { IMUX_L39 BRAM_FIFO18_DIBDI11 }   { IMUX_L37 BRAM_FIFO18_DIBDI10 }   { IMUX_L35 BRAM_FIFO18_DIBDI9 }   { IMUX_L33 BRAM_FIFO18_DIBDI8 }   { IMUX_L38 BRAM_FIFO18_DIBDI3 }   { IMUX_L36 BRAM_FIFO18_DIBDI2 }   { IMUX_L34 BRAM_FIFO18_DIBDI1 }   { IMUX_L30 BRAM_FIFO18_DIADI3 }   { IMUX_L28 BRAM_FIFO18_DIADI2 }  IMUX_L26 BRAM_FIFO18_DIADI1 }  )   (  { INT_L_X6Y99/VCC_WIRE  { BYP_ALT4 BYP_BOUNCE4 CTRL_L0 BRAM_FIFO18_RSTREGARSTREG }  FAN_ALT5 FAN_BOUNCE5 CLK_L0 BRAM_FIFO18_REGCLKARDRCLK }  )   (  { INT_R_X7Y93/VCC_WIRE IMUX4 CLBLM_M_A6 }  )   (  { INT_R_X5Y92/VCC_WIRE  { IMUX35 CLBLM_M_C6 }   { IMUX12 CLBLM_M_B6 }  IMUX4 CLBLM_M_A6 }  )   (  { INT_R_X7Y92/VCC_WIRE  { IMUX12 CLBLM_M_B6 }  IMUX4 CLBLM_M_A6 }  )   (  { INT_R_X5Y91/VCC_WIRE  { IMUX5 CLBLM_L_A6 }   { IMUX12 CLBLM_M_B6 }  IMUX4 CLBLM_M_A6 }  )   (  { INT_R_X7Y91/VCC_WIRE  { IMUX12 CLBLM_M_B6 }  IMUX4 CLBLM_M_A6 }  )   (  { INT_L_X6Y93/VCC_WIRE  { BYP_ALT4 BYP_BOUNCE4  { CTRL_L1 BRAM_FIFO36_RSTRAMARSTRAMU }  CTRL_L0 BRAM_FIFO36_RSTRAMARSTRAMLRST }   { IMUX_L5 BRAM_FIFO36_DIBDIU3 }   { IMUX_L3 BRAM_FIFO36_DIBDIU2 }   { IMUX_L1 BRAM_FIFO36_DIBDIU1 }   { IMUX_L39 BRAM_IMUX_ADDRBWRADDRL15 BRAM_FIFO36_ADDRBWRADDRL15 }  IMUX_L31 BRAM_IMUX_ADDRARDADDRL15 BRAM_FIFO36_ADDRARDADDRL15 }  )   (  { INT_L_X6Y91/VCC_WIRE  { BYP_ALT4 BYP_BOUNCE4  { CTRL_L1 BRAM_FIFO36_RSTRAMBU }  CTRL_L0 BRAM_FIFO36_RSTRAMBL }   { IMUX_L24 BRAM_FIFO36_DIBDIU0 }  IMUX_L32 BRAM_FIFO36_DIBDIL0 }  )   (  { INT_L_X6Y90/VCC_WIRE  { BYP_ALT4 BYP_BOUNCE4  { CTRL_L1 BRAM_FIFO36_RSTREGBU }  CTRL_L0 BRAM_FIFO36_RSTREGBL }   { FAN_ALT5 FAN_BOUNCE5  { CLK_L1 BRAM_FIFO36_REGCLKBU }  CLK_L0 BRAM_FIFO36_REGCLKBL }   { IMUX_L38 BRAM_FIFO36_DIBDIL3 }   { IMUX_L36 BRAM_FIFO36_DIBDIL2 }  IMUX_L34 BRAM_FIFO36_DIBDIL1 }  )   (  { INT_L_X6Y92/VCC_WIRE  { IMUX_L25 BRAM_FIFO36_WEAU3 }   { IMUX_L9 BRAM_FIFO36_WEAU2 }   { IMUX_L24 BRAM_FIFO36_WEAU1 }   { IMUX_L8 BRAM_FIFO36_WEAU0 }   { IMUX_L33 BRAM_FIFO36_WEAL3 }   { IMUX_L17 BRAM_FIFO36_WEAL2 }   { IMUX_L32 BRAM_FIFO36_WEAL1 }   { IMUX_L16 BRAM_FIFO36_WEAL0 }   { IMUX_L26 BRAM_FIFO36_ENBWRENU }  IMUX_L34 BRAM_FIFO36_ENBWRENL }  )   (  { INT_L_X6Y94/VCC_WIRE  { BYP_ALT4 BYP_BOUNCE4  { CTRL_L1 BRAM_FIFO36_RSTREGARSTREGU }  CTRL_L0 BRAM_FIFO36_RSTREGARSTREGL }  FAN_ALT5 FAN_BOUNCE5  { CLK_L1 BRAM_FIFO36_REGCLKARDRCLKU }  CLK_L0 BRAM_FIFO36_REGCLKARDRCLKL }  )   (  { INT_R_X7Y90/VCC_WIRE  { IMUX5 CLBLM_L_A6 }   { IMUX12 CLBLM_M_B6 }  IMUX4 CLBLM_M_A6 }  )   (  { INT_R_X7Y89/VCC_WIRE  { IMUX12 CLBLM_M_B6 }  IMUX4 CLBLM_M_A6 }  )   (  { INT_R_X3Y87/VCC_WIRE  { FAN_ALT7 FAN7 CLBLM_M_CE }   { IMUX12 CLBLM_M_B6 }   { IMUX18 CLBLM_M_B2 }   { IMUX15 CLBLM_M_B1 }   { IMUX4 CLBLM_M_A6 }   { IMUX2 CLBLM_M_A2 }  IMUX7 CLBLM_M_A1 }  )   (  { INT_R_X9Y58/VCC_WIRE  { IMUX23 DSP_0_CARRYIN }   { IMUX32 DSP_0_C35 }   { IMUX20 DSP_0_C34 }   { IMUX18 DSP_0_C33 }   { IMUX38 DSP_0_C32 }   { IMUX33 DSP_0_C15 }   { IMUX37 DSP_0_C14 }   { IMUX35 DSP_0_C13 }   { IMUX39 DSP_0_C12 }   { IMUX13 DSP_0_ALUMODE1 }  IMUX21 DSP_0_ALUMODE0 }  )   (  { INT_R_X9Y55/VCC_WIRE  { IMUX33 DSP_0_C43 }   { IMUX42 DSP_0_C42 }   { IMUX16 DSP_0_C41 }   { IMUX35 DSP_0_C40 }   { IMUX32 DSP_0_C23 }   { IMUX20 DSP_0_C22 }   { IMUX18 DSP_0_C21 }   { IMUX38 DSP_0_C20 }   { IMUX1 DSP_0_C3 }   { IMUX37 DSP_0_C2 }   { IMUX3 DSP_0_C1 }  IMUX39 DSP_0_C0 }  )   (  { INT_R_X9Y56/VCC_WIRE  { IMUX1 DSP_0_CEB2 }   { IMUX0 DSP_0_CEA2 }   { IMUX32 DSP_0_C27 }   { IMUX20 DSP_0_C26 }   { IMUX34 DSP_0_C25 }   { IMUX22 DSP_0_C24 }   { IMUX33 DSP_0_C7 }   { IMUX37 DSP_0_C6 }   { IMUX35 DSP_0_C5 }  IMUX39 DSP_0_C4 }  )   (  { INT_R_X9Y57/VCC_WIRE  { IMUX12 DSP_0_OPMODE5 }   { IMUX20 DSP_0_OPMODE4 }   { IMUX38 DSP_0_OPMODE3 }   { IMUX27 DSP_0_OPMODE2 }   { IMUX30 DSP_0_OPMODE1 }   { IMUX35 DSP_0_OPMODE0 }   { IMUX34 DSP_0_CEP }   { IMUX1 DSP_0_CEM }   { IMUX32 DSP_0_C31 }   { IMUX4 DSP_0_C30 }   { IMUX2 DSP_0_C29 }   { IMUX6 DSP_0_C28 }   { IMUX33 DSP_0_C11 }   { IMUX37 DSP_0_C10 }   { IMUX3 DSP_0_C9 }  IMUX39 DSP_0_C8 }  )   (  { INT_R_X9Y59/VCC_WIRE  { IMUX33 DSP_0_C47 }   { IMUX19 DSP_0_C46 }   { IMUX37 DSP_0_C45 }   { IMUX34 DSP_0_C44 }   { IMUX18 DSP_0_C39 }   { IMUX20 DSP_0_C38 }   { IMUX32 DSP_0_C37 }   { IMUX38 DSP_0_C36 }   { IMUX1 DSP_0_C19 }   { IMUX21 DSP_0_C18 }   { IMUX35 DSP_0_C17 }  IMUX39 DSP_0_C16 }  )   (  { INT_L_X10Y53/VCC_WIRE IMUX_L4 CLBLM_M_A6 }  )   (  { INT_L_X10Y52/VCC_WIRE BYP_ALT0 BYP_L0 CLBLM_L_AX }  )  } [get_nets {<const1>}]
set_property ROUTE  { CLBLM_M_DMUX CLBLM_LOGIC_OUTS23 WR1BEG2 SR1BEG2 IMUX22 DSP_0_B0 }   [get_nets {B[0]}]
set_property ROUTE  { CLBLM_M_BMUX CLBLM_LOGIC_OUTS21 SS2BEG3 WL1BEG2 IMUX36 DSP_0_B10 }   [get_nets {B[10]}]
set_property ROUTE  { CLBLM_M_CMUX CLBLM_LOGIC_OUTS22 SS2BEG0 WL1BEG_N3 IMUX16 DSP_0_B11 }   [get_nets {B[11]}]
set_property ROUTE  { CLBLM_M_DMUX CLBLM_LOGIC_OUTS23 SW2BEG1 IMUX43 DSP_0_B12 }   [get_nets {B[12]}]
set_property ROUTE  { CLBLM_M_AMUX CLBLM_LOGIC_OUTS20 SS2BEG2 WL1BEG1 IMUX3 DSP_0_B13 }   [get_nets {B[13]}]
set_property ROUTE  { CLBLM_M_BMUX CLBLM_LOGIC_OUTS21 SL1BEG3 SW2BEG3 SR1BEG_S0 IMUX42 DSP_0_B14 }   [get_nets {B[14]}]
set_property ROUTE  { CLBLM_M_CMUX CLBLM_LOGIC_OUTS22 WR1BEG1 SR1BEG1 SL1BEG1 IMUX2 DSP_0_B15 }   [get_nets {B[15]}]
set_property ROUTE  { CLBLM_M_AMUX CLBLM_LOGIC_OUTS20 SS2BEG2 WL1BEG1 IMUX34 DSP_0_B1 }   [get_nets {B[1]}]
set_property ROUTE  { CLBLM_M_BMUX CLBLM_LOGIC_OUTS21 SS2BEG3 WL1BEG2 IMUX36 DSP_0_B2 }   [get_nets {B[2]}]
set_property ROUTE  { CLBLM_M_CMUX CLBLM_LOGIC_OUTS22 SL1BEG0 SW2BEG0 IMUX40 DSP_0_B3 }   [get_nets {B[3]}]
set_property ROUTE  { CLBLM_M_DMUX CLBLM_LOGIC_OUTS23 WR1BEG2 SR1BEG2 IMUX38 DSP_0_B4 }   [get_nets {B[4]}]
set_property ROUTE  { CLBLM_M_AMUX CLBLM_LOGIC_OUTS20 SR1BEG3 SW2BEG3 SR1BEG_S0 IMUX18 DSP_0_B5 }   [get_nets {B[5]}]
set_property ROUTE  { CLBLM_M_BMUX CLBLM_LOGIC_OUTS21 SS2BEG3 WL1BEG2 IMUX36 DSP_0_B6 }   [get_nets {B[6]}]
set_property ROUTE  { CLBLM_M_CMUX CLBLM_LOGIC_OUTS22 SW2BEG0 SL1BEG0 IMUX16 DSP_0_B7 }   [get_nets {B[7]}]
set_property ROUTE  { CLBLM_M_DMUX CLBLM_LOGIC_OUTS23 WR1BEG2 SR1BEG2 IMUX22 DSP_0_B8 }   [get_nets {B[8]}]
set_property ROUTE  { CLBLM_M_AMUX CLBLM_LOGIC_OUTS20 SR1BEG3 SW2BEG3 SR1BEG_S0 IMUX18 DSP_0_B9 }   [get_nets {B[9]}]
set_property ROUTE { (  { INT_L_X6Y96/GND_WIRE  { GFAN1  { IMUX_L46 BRAM_FIFO18_DIADI14 }  IMUX_L44 BRAM_FIFO18_DIADI13 }  GFAN0  { IMUX_L40 BRAM_FIFO18_DIPADIP1 }   { IMUX_L42 BRAM_FIFO18_DIADI12 }   { IMUX_L19 BRAM_IMUX_ADDRARDADDRL2 BRAM_ADDRARDADDRL2 BRAM_FIFO18_ADDRARDADDR1 }  IMUX_L18 BRAM_IMUX_ADDRARDADDRL1 BRAM_ADDRARDADDRL1 BRAM_FIFO18_ADDRARDADDR0 }  )   (  { INT_L_X6Y98/GND_WIRE GFAN0 IMUX_L18 BRAM_IMUX_ADDRARDADDRL3 BRAM_ADDRARDADDRL3 BRAM_FIFO18_ADDRARDADDR2 }  )   (  { INT_L_X6Y95/GND_WIRE  { GFAN1  { IMUX_L31 BRAM_FIFO18_DIADI11 }  IMUX_L29 BRAM_FIFO18_DIADI10 }  GFAN0  { IMUX_L27 BRAM_FIFO18_DIADI9 }  IMUX_L25 BRAM_FIFO18_DIADI8 }  )   (  { INT_L_X6Y97/GND_WIRE  { GFAN1  { BYP_ALT6 BYP_L6 BRAM_FIFO18_WEBWE7 }   { IMUX_L38 BRAM_FIFO18_WEBWE6 }   { IMUX_L22 BRAM_FIFO18_WEBWE5 }   { IMUX_L6 BRAM_FIFO18_WEBWE4 }   { BYP_ALT3 BYP_L3 BRAM_FIFO18_WEBWE3 }   { IMUX_L37 BRAM_FIFO18_WEBWE2 }   { IMUX_L21 BRAM_FIFO18_WEBWE1 }  IMUX_L5 BRAM_FIFO18_WEBWE0 }  GFAN0  { IMUX_L33 BRAM_FIFO18_WEA3 }   { IMUX_L17 BRAM_FIFO18_WEA2 }   { IMUX_L32 BRAM_FIFO18_WEA1 }   { IMUX_L16 BRAM_FIFO18_WEA0 }   { IMUX_L35 BRAM_FIFO18_REGCEB }   { IMUX_L19 BRAM_FIFO18_REGCEAREGCE }   { IMUX_L3 BRAM_FIFO18_DIPADIP0 }  IMUX_L41 BRAM_FIFO18_DIADI15 }  )   (  { INT_L_X6Y91/GND_WIRE  { GFAN1  { IMUX_L7 BRAM_FIFO36_DIBDIL14 }   { IMUX_L5 BRAM_FIFO36_DIBDIL13 }   { IMUX_L6 BRAM_FIFO36_DIBDIL6 }   { IMUX_L4 BRAM_FIFO36_DIBDIL5 }   { IMUX_L46 BRAM_FIFO36_DIADIL14 }   { IMUX_L44 BRAM_FIFO36_DIADIL13 }  IMUX_L45 BRAM_FIFO36_DIADIL6 }  GFAN0  { IMUX_L1 BRAM_FIFO36_DIPBDIPL1 }   { IMUX_L40 BRAM_FIFO36_DIPADIPL1 }   { IMUX_L3 BRAM_FIFO36_DIBDIL12 }   { IMUX_L2 BRAM_FIFO36_DIBDIL4 }   { IMUX_L42 BRAM_FIFO36_DIADIL12 }   { IMUX_L43 BRAM_FIFO36_DIADIL5 }   { IMUX_L41 BRAM_FIFO36_DIADIL4 }   { IMUX_L27 BRAM_IMUX_ADDRBWRADDRU2 BRAM_ADDRBWRADDRU2 BRAM_FIFO36_ADDRBWRADDRU2 }   { IMUX_L26 BRAM_IMUX_ADDRBWRADDRU1 BRAM_ADDRBWRADDRU1 BRAM_FIFO36_ADDRBWRADDRU1 }   { IMUX_L25 BRAM_IMUX_ADDRBWRADDRU0 BRAM_ADDRBWRADDRU0 BRAM_FIFO36_ADDRBWRADDRU0 }   { IMUX_L35 BRAM_IMUX_ADDRBWRADDRL2 BRAM_ADDRBWRADDRL2 BRAM_FIFO36_ADDRBWRADDRL2 }   { IMUX_L34 BRAM_IMUX_ADDRBWRADDRL1 BRAM_ADDRBWRADDRL1 BRAM_FIFO36_ADDRBWRADDRL1 }   { IMUX_L33 BRAM_IMUX_ADDRBWRADDRL0 BRAM_ADDRBWRADDRL0 BRAM_FIFO36_ADDRBWRADDRL0 }   { IMUX_L11 BRAM_IMUX_ADDRARDADDRU2 BRAM_ADDRARDADDRU2 BRAM_FIFO36_ADDRARDADDRU2 }   { IMUX_L10 BRAM_IMUX_ADDRARDADDRU1 BRAM_ADDRARDADDRU1 BRAM_FIFO36_ADDRARDADDRU1 }   { IMUX_L9 BRAM_IMUX_ADDRARDADDRU0 BRAM_ADDRARDADDRU0 BRAM_FIFO36_ADDRARDADDRU0 }   { IMUX_L19 BRAM_IMUX_ADDRARDADDRL2 BRAM_ADDRARDADDRL2 BRAM_FIFO36_ADDRARDADDRL2 }   { IMUX_L18 BRAM_IMUX_ADDRARDADDRL1 BRAM_ADDRARDADDRL1 BRAM_FIFO36_ADDRARDADDRL1 }  IMUX_L17 BRAM_IMUX_ADDRARDADDRL0 BRAM_ADDRARDADDRL0 BRAM_FIFO36_ADDRARDADDRL0 }  )   (  { INT_L_X6Y94/GND_WIRE  { GFAN1  { IMUX_L23 BRAM_FIFO36_DIBDIU15 }   { IMUX_L21 BRAM_FIFO36_DIBDIU14 }   { IMUX_L22 BRAM_FIFO36_DIBDIU7 }   { IMUX_L20 BRAM_FIFO36_DIBDIU6 }   { IMUX_L15 BRAM_FIFO36_DIADIU15 }   { IMUX_L13 BRAM_FIFO36_DIADIU14 }   { IMUX_L14 BRAM_FIFO36_DIADIU7 }  IMUX_L12 BRAM_FIFO36_DIADIU6 }  GFAN0  { IMUX_L19 BRAM_FIFO36_DIBDIU13 }   { IMUX_L17 BRAM_FIFO36_DIBDIU12 }   { IMUX_L18 BRAM_FIFO36_DIBDIU5 }   { IMUX_L16 BRAM_FIFO36_DIBDIU4 }   { IMUX_L11 BRAM_FIFO36_DIADIU13 }   { IMUX_L9 BRAM_FIFO36_DIADIU12 }   { IMUX_L10 BRAM_FIFO36_DIADIU5 }  IMUX_L8 BRAM_FIFO36_DIADIU4 }  )   (  { INT_L_X6Y92/GND_WIRE  { GFAN1  { IMUX_L46 BRAM_FIFO36_WEBWEU7 }   { IMUX_L30 BRAM_FIFO36_WEBWEU6 }   { IMUX_L14 BRAM_FIFO36_WEBWEU5 }   { FAN_ALT1 FAN_L1 BRAM_FIFO36_WEBWEU4 }   { IMUX_L45 BRAM_FIFO36_WEBWEU3 }   { IMUX_L29 BRAM_FIFO36_WEBWEU2 }   { IMUX_L13 BRAM_FIFO36_WEBWEU1 }   { FAN_ALT5 FAN_L5 BRAM_FIFO36_WEBWEU0 }   { BYP_ALT6 BYP_L6 BRAM_FIFO36_WEBWEL7 }   { IMUX_L38 BRAM_FIFO36_WEBWEL6 }   { IMUX_L22 BRAM_FIFO36_WEBWEL5 }   { IMUX_L6 BRAM_FIFO36_WEBWEL4 }   { BYP_ALT3 BYP_L3 BRAM_FIFO36_WEBWEL3 }   { IMUX_L37 BRAM_FIFO36_WEBWEL2 }   { IMUX_L21 BRAM_FIFO36_WEBWEL1 }   { IMUX_L5 BRAM_FIFO36_WEBWEL0 }   { IMUX_L4 BRAM_FIFO36_DIPBDIPL0 }   { IMUX_L23 BRAM_FIFO36_DIBDIU8 }  IMUX_L15 BRAM_FIFO36_DIADIU8 }  GFAN0  { IMUX_L27 BRAM_FIFO36_REGCEBU }   { IMUX_L35 BRAM_FIFO36_REGCEBL }   { IMUX_L11 BRAM_FIFO36_REGCEAREGCEU }   { IMUX_L19 BRAM_FIFO36_REGCEAREGCEL }   { IMUX_L43 BRAM_FIFO36_DIPBDIPU0 }   { IMUX_L42 BRAM_FIFO36_DIPADIPU0 }   { IMUX_L3 BRAM_FIFO36_DIPADIPL0 }   { IMUX_L2 BRAM_FIFO36_DIBDIL15 }   { IMUX_L1 BRAM_FIFO36_DIBDIL7 }   { IMUX_L41 BRAM_FIFO36_DIADIL15 }  IMUX_L40 BRAM_FIFO36_DIADIL7 }  )   (  { INT_L_X6Y90/GND_WIRE  { GFAN1  { IMUX_L39 BRAM_FIFO36_DIBDIL11 }   { IMUX_L37 BRAM_FIFO36_DIBDIL10 }   { IMUX_L31 BRAM_FIFO36_DIADIL11 }  IMUX_L29 BRAM_FIFO36_DIADIL10 }  GFAN0  { IMUX_L35 BRAM_FIFO36_DIBDIL9 }   { IMUX_L33 BRAM_FIFO36_DIBDIL8 }   { IMUX_L27 BRAM_FIFO36_DIADIL9 }  IMUX_L25 BRAM_FIFO36_DIADIL8 }  )   (  { INT_L_X6Y93/GND_WIRE  { GFAN1  { IMUX_L23 BRAM_FIFO36_DIPBDIPU1 }   { IMUX_L15 BRAM_FIFO36_DIPADIPU1 }   { IMUX_L6 BRAM_FIFO36_DIBDIU11 }   { IMUX_L4 BRAM_FIFO36_DIBDIU10 }  IMUX_L45 BRAM_FIFO36_DIADIU11 }  GFAN0  { IMUX_L2 BRAM_FIFO36_DIBDIU9 }   { IMUX_L43 BRAM_FIFO36_DIADIU10 }  IMUX_L41 BRAM_FIFO36_DIADIU9 }  )   (  { INT_R_X3Y87/GND_WIRE GFAN0  { IMUX24 CLBLM_M_B5 }   { IMUX27 CLBLM_M_B4 }   { IMUX17 CLBLM_M_B3 }   { IMUX8 CLBLM_M_A5 }   { IMUX11 CLBLM_M_A4 }  IMUX1 CLBLM_M_A3 }  )   (  { INT_L_X10Y63/GND_WIRE  { GFAN1  { BYP_ALT7 BYP_L7 CLBLM_L_DX }  BYP_ALT2 BYP_L2 CLBLM_L_CX }  GFAN0  { BYP_ALT5 BYP_L5 CLBLM_L_BX }  BYP_ALT0 BYP_L0 CLBLM_L_AX }  )   (  { INT_L_X10Y62/GND_WIRE  { GFAN1  { BYP_ALT7 BYP_L7 CLBLM_L_DX }  BYP_ALT2 BYP_L2 CLBLM_L_CX }  GFAN0  { BYP_ALT5 BYP_L5 CLBLM_L_BX }  BYP_ALT0 BYP_L0 CLBLM_L_AX }  )   (  { INT_L_X10Y61/GND_WIRE  { GFAN1  { BYP_ALT7 BYP_L7 CLBLM_L_DX }  BYP_ALT2 BYP_L2 CLBLM_L_CX }  GFAN0  { BYP_ALT5 BYP_L5 CLBLM_L_BX }  BYP_ALT0 BYP_L0 CLBLM_L_AX }  )   (  { INT_L_X10Y60/GND_WIRE  { GFAN1  { BYP_ALT6 BYP_L6 CLBLM_M_DX }   { BYP_ALT3 BYP_L3 CLBLM_M_CX }   { BYP_ALT7 BYP_L7 CLBLM_L_DX }  BYP_ALT2 BYP_L2 CLBLM_L_CX }  GFAN0  { BYP_ALT4 BYP_L4 CLBLM_M_BX }   { BYP_ALT1 BYP_L1 CLBLM_M_AX }   { BYP_ALT5 BYP_L5 CLBLM_L_BX }  BYP_ALT0 BYP_L0 CLBLM_L_AX }  )   (  { INT_L_X10Y59/GND_WIRE  { GFAN1  { BYP_ALT6 BYP_L6 CLBLM_M_DX }   { BYP_ALT3 BYP_L3 CLBLM_M_CX }   { BYP_ALT7 BYP_L7 CLBLM_L_DX }  BYP_ALT2 BYP_L2 CLBLM_L_CX }  GFAN0  { BYP_ALT4 BYP_L4 CLBLM_M_BX }   { BYP_ALT1 BYP_L1 CLBLM_M_AX }   { BYP_ALT5 BYP_L5 CLBLM_L_BX }  BYP_ALT0 BYP_L0 CLBLM_L_AX }  )   (  { INT_L_X10Y58/GND_WIRE  { GFAN1  { BYP_ALT6 BYP_L6 CLBLM_M_DX }   { BYP_ALT3 BYP_L3 CLBLM_M_CX }   { BYP_ALT7 BYP_L7 CLBLM_L_DX }  BYP_ALT2 BYP_L2 CLBLM_L_CX }  GFAN0  { BYP_ALT4 BYP_L4 CLBLM_M_BX }   { BYP_ALT1 BYP_L1 CLBLM_M_AX }   { BYP_ALT5 BYP_L5 CLBLM_L_BX }  BYP_ALT0 BYP_L0 CLBLM_L_AX }  )   (  { INT_L_X10Y57/GND_WIRE  { GFAN1  { BYP_ALT6 BYP_L6 CLBLM_M_DX }   { BYP_ALT3 BYP_L3 CLBLM_M_CX }   { BYP_ALT7 BYP_L7 CLBLM_L_DX }  BYP_ALT2 BYP_L2 CLBLM_L_CX }  GFAN0  { BYP_ALT4 BYP_L4 CLBLM_M_BX }   { BYP_ALT1 BYP_L1 CLBLM_M_AX }   { BYP_ALT5 BYP_L5 CLBLM_L_BX }  BYP_ALT0 BYP_L0 CLBLM_L_AX }  )   (  { INT_L_X10Y56/GND_WIRE  { GFAN1  { BYP_ALT6 BYP_L6 CLBLM_M_DX }   { BYP_ALT3 BYP_L3 CLBLM_M_CX }   { BYP_ALT7 BYP_L7 CLBLM_L_DX }  BYP_ALT2 BYP_L2 CLBLM_L_CX }  GFAN0  { BYP_ALT4 BYP_L4 CLBLM_M_BX }   { BYP_ALT1 BYP_L1 CLBLM_M_AX }   { BYP_ALT5 BYP_L5 CLBLM_L_BX }  BYP_ALT0 BYP_L0 CLBLM_L_AX }  )   (  { INT_R_X9Y59/GND_WIRE  { GFAN0  { IMUX3 DSP_0_B17 }  IMUX43 DSP_0_B16 }  GFAN1  { IMUX6 DSP_0_A19 }   { IMUX46 DSP_0_A18 }   { IMUX7 DSP_0_A17 }  IMUX47 DSP_0_A16 }  )   (  { INT_R_X9Y55/GND_WIRE GFAN1  { CTRL0 DSP_0_RSTP }   { CTRL1 DSP_0_RSTA }   { IMUX6 DSP_0_A23 }   { IMUX46 DSP_0_A22 }   { IMUX7 DSP_0_A21 }  IMUX47 DSP_0_A20 }  )   (  { INT_R_X9Y56/GND_WIRE  { GFAN0  { CTRL1 DSP_0_RSTM }   { IMUX42 DSP_0_RSTINMODE }   { IMUX43 DSP_0_RSTCTRL }   { CTRL0 DSP_0_RSTC }   { IMUX3 DSP_0_RSTALUMODE }   { IMUX2 DSP_0_RSTALLCARRYIN }   { IMUX41 DSP_0_CEB1 }  IMUX40 DSP_0_CEA1 }  GFAN1  { IMUX6 DSP_0_A27 }   { IMUX46 DSP_0_A26 }   { IMUX7 DSP_0_A25 }  IMUX47 DSP_0_A24 }  )   (  { INT_R_X9Y57/GND_WIRE  { GFAN0  { CTRL0 DSP_0_RSTB }   { IMUX41 DSP_0_CECTRL }   { IMUX0 DSP_0_CECARRYIN }  IMUX40 DSP_0_CEC }  GFAN1  { IMUX7 DSP_0_A29 }  IMUX47 DSP_0_A28 }  )   (  { DSP_R_X9Y55/DSP_GND_R  { DSP_0_RSTD }   { DSP_0_OPMODE6 }   { DSP_0_INMODE4 }   { DSP_0_INMODE3 }   { DSP_0_INMODE2 }   { DSP_0_INMODE1 }   { DSP_0_INMODE0 }   { DSP_0_D24 }   { DSP_0_D23 }   { DSP_0_D22 }   { DSP_0_D21 }   { DSP_0_D20 }   { DSP_0_D19 }   { DSP_0_D18 }   { DSP_0_D17 }   { DSP_0_D16 }   { DSP_0_D15 }   { DSP_0_D14 }   { DSP_0_D13 }   { DSP_0_D12 }   { DSP_0_D11 }   { DSP_0_D10 }   { DSP_0_D9 }   { DSP_0_D8 }   { DSP_0_D7 }   { DSP_0_D6 }   { DSP_0_D5 }   { DSP_0_D4 }   { DSP_0_D3 }   { DSP_0_D2 }   { DSP_0_D1 }   { DSP_0_D0 }   { DSP_0_CEINMODE }   { DSP_0_CED }   { DSP_0_CEALUMODE }   { DSP_0_CEAD }   { DSP_0_CARRYINSEL2 }   { DSP_0_ALUMODE3 }  DSP_0_ALUMODE2 }  )   (  { INT_R_X9Y58/GND_WIRE GFAN1  { IMUX14 DSP_0_CARRYINSEL1 }  IMUX30 DSP_0_CARRYINSEL0 }  )   (  { INT_L_X10Y55/GND_WIRE  { GFAN1  { BYP_ALT6 BYP_L6 CLBLM_M_DX }   { BYP_ALT3 BYP_L3 CLBLM_M_CX }   { BYP_ALT7 BYP_L7 CLBLM_L_DX }  BYP_ALT2 BYP_L2 CLBLM_L_CX }  GFAN0  { BYP_ALT4 BYP_L4 CLBLM_M_BX }   { BYP_ALT1 BYP_L1 CLBLM_M_AX }   { BYP_ALT5 BYP_L5 CLBLM_L_BX }  BYP_ALT0 BYP_L0 CLBLM_L_AX }  )   (  { INT_L_X10Y54/GND_WIRE  { GFAN1  { BYP_ALT6 BYP_L6 CLBLM_M_DX }   { BYP_ALT3 BYP_L3 CLBLM_M_CX }   { BYP_ALT7 BYP_L7 CLBLM_L_DX }  BYP_ALT2 BYP_L2 CLBLM_L_CX }  GFAN0  { BYP_ALT4 BYP_L4 CLBLM_M_BX }   { BYP_ALT1 BYP_L1 CLBLM_M_AX }   { BYP_ALT5 BYP_L5 CLBLM_L_BX }  BYP_ALT0 BYP_L0 CLBLM_L_AX }  )   (  { INT_L_X10Y53/GND_WIRE  { GFAN1  { BYP_ALT6 BYP_L6 CLBLM_M_DX }   { BYP_ALT3 BYP_L3 CLBLM_M_CX }   { BYP_ALT7 BYP_L7 CLBLM_L_DX }  BYP_ALT2 BYP_L2 CLBLM_L_CX }  GFAN0  { BYP_ALT4 BYP_L4 CLBLM_M_BX }   { BYP_ALT5 BYP_L5 CLBLM_L_BX }  BYP_ALT0 BYP_L0 CLBLM_L_AX }  )   (  { INT_L_X10Y52/GND_WIRE  { GFAN1  { BYP_ALT7 BYP_L7 CLBLM_L_DX }  BYP_ALT2 BYP_L2 CLBLM_L_CX }  GFAN0 BYP_ALT5 BYP_L5 CLBLM_L_BX }  )  } [get_nets {GND_2}]
set_property ROUTE  { CLBLM_M_AMUX CLBLM_LOGIC_OUTS20 WW2BEG2 WL1BEG1 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }   [get_nets {Hsync_OBUF}]
set_property ROUTE { (  { INT_L_X6Y96/VCC_WIRE  { FAN_ALT5 FAN_BOUNCE5 CLK_L0 BRAM_FIFO18_CLKBWRCLK }   { BYP_ALT4 BYP_BOUNCE4 CTRL_L0 BRAM_FIFO18_RSTRAMB }   { IMUX_L1 BRAM_FIFO18_DIPBDIP1 }   { IMUX_L7 BRAM_FIFO18_DIBDI14 }   { IMUX_L5 BRAM_FIFO18_DIBDI13 }   { IMUX_L3 BRAM_FIFO18_DIBDI12 }   { IMUX_L6 BRAM_FIFO18_DIBDI6 }   { IMUX_L4 BRAM_FIFO18_DIBDI5 }   { IMUX_L2 BRAM_FIFO18_DIBDI4 }   { IMUX_L32 BRAM_FIFO18_DIBDI0 }   { IMUX_L45 BRAM_FIFO18_DIADI6 }   { IMUX_L43 BRAM_FIFO18_DIADI5 }   { IMUX_L41 BRAM_FIFO18_DIADI4 }   { IMUX_L16 BRAM_FIFO18_DIADI0 }   { IMUX_L39 BRAM_IMUX_ADDRBWRADDRL13 BRAM_ADDRBWRADDRL13 BRAM_FIFO18_ADDRBWRADDR12 }   { IMUX_L38 BRAM_IMUX_ADDRBWRADDRL11 BRAM_ADDRBWRADDRL11 BRAM_FIFO18_ADDRBWRADDR10 }   { IMUX_L36 BRAM_IMUX_ADDRBWRADDRL8 BRAM_ADDRBWRADDRL8 BRAM_FIFO18_ADDRBWRADDR7 }   { IMUX_L37 BRAM_IMUX_ADDRBWRADDRL4 BRAM_ADDRBWRADDRL4 BRAM_FIFO18_ADDRBWRADDR3 }   { IMUX_L35 BRAM_IMUX_ADDRBWRADDRL2 BRAM_ADDRBWRADDRL2 BRAM_FIFO18_ADDRBWRADDR1 }   { IMUX_L34 BRAM_IMUX_ADDRBWRADDRL1 BRAM_ADDRBWRADDRL1 BRAM_FIFO18_ADDRBWRADDR0 }   { IMUX_L33 BRAM_IMUX_ADDRBWRADDRL0 BRAM_ADDRBWRADDRL0 BRAM_FIFO18_ADDRBTIEHIGH0 }  IMUX_L17 BRAM_IMUX_ADDRARDADDRL0 BRAM_ADDRARDADDRL0 BRAM_FIFO18_ADDRATIEHIGH0 }  )   (  { INT_L_X6Y98/VCC_WIRE  { BYP_ALT4 BYP_BOUNCE4 CTRL_L0 BRAM_FIFO18_RSTRAMARSTRAM }   { IMUX_L38 BRAM_IMUX_ADDRBWRADDRL14 BRAM_ADDRBWRADDRL14 BRAM_FIFO18_ADDRBWRADDR13 }   { IMUX_L37 BRAM_IMUX_ADDRBWRADDRL12 BRAM_ADDRBWRADDRL12 BRAM_FIFO18_ADDRBWRADDR11 }   { IMUX_L35 BRAM_IMUX_ADDRBWRADDRL9 BRAM_ADDRBWRADDRL9 BRAM_FIFO18_ADDRBWRADDR8 }   { IMUX_L33 BRAM_IMUX_ADDRBWRADDRL7 BRAM_ADDRBWRADDRL7 BRAM_FIFO18_ADDRBWRADDR6 }   { IMUX_L32 BRAM_IMUX_ADDRBWRADDRL6 BRAM_ADDRBWRADDRL6 BRAM_FIFO18_ADDRBWRADDR5 }   { IMUX_L36 BRAM_IMUX_ADDRBWRADDRL5 BRAM_ADDRBWRADDRL5 BRAM_FIFO18_ADDRBWRADDR4 }   { IMUX_L34 BRAM_IMUX_ADDRBWRADDRL3 BRAM_ADDRBWRADDRL3 BRAM_FIFO18_ADDRBWRADDR2 }   { IMUX_L39 BRAM_IMUX_ADDRBWRADDRL15 BRAM_FIFO18_ADDRBTIEHIGH1 }  IMUX_L31 BRAM_IMUX_ADDRARDADDRL15 BRAM_FIFO18_ADDRATIEHIGH1 }  )   (  { INT_L_X6Y97/VCC_WIRE  { IMUX_L34 BRAM_FIFO18_ENBWREN }   { IMUX_L18 BRAM_FIFO18_ENARDEN }   { IMUX_L4 BRAM_FIFO18_DIPBDIP0 }   { IMUX_L2 BRAM_FIFO18_DIBDI15 }   { IMUX_L1 BRAM_FIFO18_DIBDI7 }   { IMUX_L40 BRAM_FIFO18_DIADI7 }  IMUX_L36 BRAM_IMUX_ADDRBWRADDRL10 BRAM_ADDRBWRADDRL10 BRAM_FIFO18_ADDRBWRADDR9 }  )   (  { INT_L_X6Y95/VCC_WIRE  { BYP_ALT4 BYP_BOUNCE4 CTRL_L0 BRAM_FIFO18_RSTREGB }   { FAN_ALT5 FAN_BOUNCE5 CLK_L0 BRAM_FIFO18_REGCLKB }   { IMUX_L39 BRAM_FIFO18_DIBDI11 }   { IMUX_L37 BRAM_FIFO18_DIBDI10 }   { IMUX_L35 BRAM_FIFO18_DIBDI9 }   { IMUX_L33 BRAM_FIFO18_DIBDI8 }   { IMUX_L38 BRAM_FIFO18_DIBDI3 }   { IMUX_L36 BRAM_FIFO18_DIBDI2 }   { IMUX_L34 BRAM_FIFO18_DIBDI1 }   { IMUX_L30 BRAM_FIFO18_DIADI3 }   { IMUX_L28 BRAM_FIFO18_DIADI2 }  IMUX_L26 BRAM_FIFO18_DIADI1 }  )   (  { INT_L_X6Y99/VCC_WIRE  { BYP_ALT4 BYP_BOUNCE4 CTRL_L0 BRAM_FIFO18_RSTREGARSTREG }  FAN_ALT5 FAN_BOUNCE5 CLK_L0 BRAM_FIFO18_REGCLKARDRCLK }  )   (  { INT_R_X7Y93/VCC_WIRE IMUX4 CLBLM_M_A6 }  )   (  { INT_R_X5Y92/VCC_WIRE  { IMUX35 CLBLM_M_C6 }   { IMUX12 CLBLM_M_B6 }  IMUX4 CLBLM_M_A6 }  )   (  { INT_R_X7Y92/VCC_WIRE  { IMUX12 CLBLM_M_B6 }  IMUX4 CLBLM_M_A6 }  )   (  { INT_R_X5Y91/VCC_WIRE  { IMUX5 CLBLM_L_A6 }   { IMUX12 CLBLM_M_B6 }  IMUX4 CLBLM_M_A6 }  )   (  { INT_R_X7Y91/VCC_WIRE  { IMUX12 CLBLM_M_B6 }  IMUX4 CLBLM_M_A6 }  )   (  { INT_L_X6Y93/VCC_WIRE  { BYP_ALT4 BYP_BOUNCE4  { CTRL_L1 BRAM_FIFO36_RSTRAMARSTRAMU }  CTRL_L0 BRAM_FIFO36_RSTRAMARSTRAMLRST }   { IMUX_L5 BRAM_FIFO36_DIBDIU3 }   { IMUX_L3 BRAM_FIFO36_DIBDIU2 }   { IMUX_L1 BRAM_FIFO36_DIBDIU1 }   { IMUX_L39 BRAM_IMUX_ADDRBWRADDRL15 BRAM_FIFO36_ADDRBWRADDRL15 }  IMUX_L31 BRAM_IMUX_ADDRARDADDRL15 BRAM_FIFO36_ADDRARDADDRL15 }  )   (  { INT_L_X6Y91/VCC_WIRE  { BYP_ALT4 BYP_BOUNCE4  { CTRL_L1 BRAM_FIFO36_RSTRAMBU }  CTRL_L0 BRAM_FIFO36_RSTRAMBL }   { IMUX_L24 BRAM_FIFO36_DIBDIU0 }  IMUX_L32 BRAM_FIFO36_DIBDIL0 }  )   (  { INT_L_X6Y90/VCC_WIRE  { BYP_ALT4 BYP_BOUNCE4  { CTRL_L1 BRAM_FIFO36_RSTREGBU }  CTRL_L0 BRAM_FIFO36_RSTREGBL }   { FAN_ALT5 FAN_BOUNCE5  { CLK_L1 BRAM_FIFO36_REGCLKBU }  CLK_L0 BRAM_FIFO36_REGCLKBL }   { IMUX_L38 BRAM_FIFO36_DIBDIL3 }   { IMUX_L36 BRAM_FIFO36_DIBDIL2 }  IMUX_L34 BRAM_FIFO36_DIBDIL1 }  )   (  { INT_L_X6Y92/VCC_WIRE  { IMUX_L25 BRAM_FIFO36_WEAU3 }   { IMUX_L9 BRAM_FIFO36_WEAU2 }   { IMUX_L24 BRAM_FIFO36_WEAU1 }   { IMUX_L8 BRAM_FIFO36_WEAU0 }   { IMUX_L33 BRAM_FIFO36_WEAL3 }   { IMUX_L17 BRAM_FIFO36_WEAL2 }   { IMUX_L32 BRAM_FIFO36_WEAL1 }   { IMUX_L16 BRAM_FIFO36_WEAL0 }   { IMUX_L26 BRAM_FIFO36_ENBWRENU }  IMUX_L34 BRAM_FIFO36_ENBWRENL }  )   (  { INT_L_X6Y94/VCC_WIRE  { BYP_ALT4 BYP_BOUNCE4  { CTRL_L1 BRAM_FIFO36_RSTREGARSTREGU }  CTRL_L0 BRAM_FIFO36_RSTREGARSTREGL }  FAN_ALT5 FAN_BOUNCE5  { CLK_L1 BRAM_FIFO36_REGCLKARDRCLKU }  CLK_L0 BRAM_FIFO36_REGCLKARDRCLKL }  )   (  { INT_R_X7Y90/VCC_WIRE  { IMUX5 CLBLM_L_A6 }   { IMUX12 CLBLM_M_B6 }  IMUX4 CLBLM_M_A6 }  )   (  { INT_R_X7Y89/VCC_WIRE  { IMUX12 CLBLM_M_B6 }  IMUX4 CLBLM_M_A6 }  )   (  { INT_R_X3Y87/VCC_WIRE  { FAN_ALT7 FAN7 CLBLM_M_CE }   { IMUX12 CLBLM_M_B6 }   { IMUX18 CLBLM_M_B2 }   { IMUX15 CLBLM_M_B1 }   { IMUX4 CLBLM_M_A6 }   { IMUX2 CLBLM_M_A2 }  IMUX7 CLBLM_M_A1 }  )   (  { INT_R_X9Y58/VCC_WIRE  { IMUX23 DSP_0_CARRYIN }   { IMUX32 DSP_0_C35 }   { IMUX20 DSP_0_C34 }   { IMUX18 DSP_0_C33 }   { IMUX38 DSP_0_C32 }   { IMUX33 DSP_0_C15 }   { IMUX37 DSP_0_C14 }   { IMUX35 DSP_0_C13 }   { IMUX39 DSP_0_C12 }   { IMUX13 DSP_0_ALUMODE1 }  IMUX21 DSP_0_ALUMODE0 }  )   (  { INT_R_X9Y55/VCC_WIRE  { IMUX33 DSP_0_C43 }   { IMUX42 DSP_0_C42 }   { IMUX16 DSP_0_C41 }   { IMUX35 DSP_0_C40 }   { IMUX32 DSP_0_C23 }   { IMUX20 DSP_0_C22 }   { IMUX18 DSP_0_C21 }   { IMUX38 DSP_0_C20 }   { IMUX1 DSP_0_C3 }   { IMUX37 DSP_0_C2 }   { IMUX3 DSP_0_C1 }  IMUX39 DSP_0_C0 }  )   (  { INT_R_X9Y56/VCC_WIRE  { IMUX1 DSP_0_CEB2 }   { IMUX0 DSP_0_CEA2 }   { IMUX32 DSP_0_C27 }   { IMUX20 DSP_0_C26 }   { IMUX34 DSP_0_C25 }   { IMUX22 DSP_0_C24 }   { IMUX33 DSP_0_C7 }   { IMUX37 DSP_0_C6 }   { IMUX35 DSP_0_C5 }  IMUX39 DSP_0_C4 }  )   (  { INT_R_X9Y57/VCC_WIRE  { IMUX12 DSP_0_OPMODE5 }   { IMUX20 DSP_0_OPMODE4 }   { IMUX38 DSP_0_OPMODE3 }   { IMUX27 DSP_0_OPMODE2 }   { IMUX30 DSP_0_OPMODE1 }   { IMUX35 DSP_0_OPMODE0 }   { IMUX34 DSP_0_CEP }   { IMUX1 DSP_0_CEM }   { IMUX32 DSP_0_C31 }   { IMUX4 DSP_0_C30 }   { IMUX2 DSP_0_C29 }   { IMUX6 DSP_0_C28 }   { IMUX33 DSP_0_C11 }   { IMUX37 DSP_0_C10 }   { IMUX3 DSP_0_C9 }  IMUX39 DSP_0_C8 }  )   (  { INT_R_X9Y59/VCC_WIRE  { IMUX33 DSP_0_C47 }   { IMUX19 DSP_0_C46 }   { IMUX37 DSP_0_C45 }   { IMUX34 DSP_0_C44 }   { IMUX18 DSP_0_C39 }   { IMUX20 DSP_0_C38 }   { IMUX32 DSP_0_C37 }   { IMUX38 DSP_0_C36 }   { IMUX1 DSP_0_C19 }   { IMUX21 DSP_0_C18 }   { IMUX35 DSP_0_C17 }  IMUX39 DSP_0_C16 }  )   (  { INT_L_X10Y53/VCC_WIRE IMUX_L4 CLBLM_M_A6 }  )   (  { INT_L_X10Y52/VCC_WIRE BYP_ALT0 BYP_L0 CLBLM_L_AX }  )  } [get_nets {VCC_2}]
set_property ROUTE  { CLBLM_M_BMUX CLBLM_LOGIC_OUTS21 WW2BEG3 WR1BEG1 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }   [get_nets {Vsync_OBUF}]
set_property ROUTE  { CLBLM_M_COUT CLBLM_M_COUT_N }   [get_nets {accum_reg_i_2_n_0}]
set_property ROUTE  { CLBLM_M_COUT CLBLM_M_COUT_N }   [get_nets {accum_reg_i_3_n_0}]
set_property ROUTE  { CLBLM_M_COUT CLBLM_M_COUT_N }   [get_nets {accum_reg_i_4_n_0}]
set_property ROUTE  { CLBLM_M_COUT CLBLM_M_COUT_N }   [get_nets {accum_reg_i_5_n_0}]
set_property ROUTE  { CLBLM_M_CMUX CLBLM_LOGIC_OUTS22 NR1BEG0 NW2BEG0 NL1BEG_N3 IMUX6 DSP_0_A15 }   [get_nets {accum_reg_i_5_n_5}]
set_property ROUTE  { CLBLM_M_BMUX CLBLM_LOGIC_OUTS21 NR1BEG3 NW2BEG3 IMUX46 DSP_0_A14 }   [get_nets {accum_reg_i_5_n_6}]
set_property ROUTE  { CLBLM_M_AMUX CLBLM_LOGIC_OUTS20 NN2BEG2 WR1BEG3 IMUX7 DSP_0_A13 }   [get_nets {accum_reg_i_5_n_7}]
set_property ROUTE  { CLBLM_M_COUT CLBLM_M_COUT_N }   [get_nets {accum_reg_i_6_n_0}]
set_property ROUTE  { CLBLM_M_DMUX CLBLM_LOGIC_OUTS23 NW6BEG1 EL1BEG0 IMUX47 DSP_0_A12 }   [get_nets {accum_reg_i_6_n_4}]
set_property ROUTE  { CLBLM_M_CMUX CLBLM_LOGIC_OUTS22 WR1BEG1 NL1BEG0 NR1BEG0 IMUX17 DSP_0_A11 }   [get_nets {accum_reg_i_6_n_5}]
set_property ROUTE  { CLBLM_M_BMUX CLBLM_LOGIC_OUTS21 NR1BEG3 NW2BEG3 IMUX21 DSP_0_A10 }   [get_nets {accum_reg_i_6_n_6}]
set_property ROUTE  { CLBLM_M_AMUX CLBLM_LOGIC_OUTS20 NL1BEG1 NW2BEG1 BYP_ALT1 BYP_BOUNCE1 IMUX19 DSP_0_A9 }   [get_nets {accum_reg_i_6_n_7}]
set_property ROUTE  { CLBLM_M_COUT CLBLM_M_COUT_N }   [get_nets {accum_reg_i_7_n_0}]
set_property ROUTE  { CLBLM_M_DMUX CLBLM_LOGIC_OUTS23 WL1BEG0 NL1BEG0 NL1BEG_N3 NN2BEG3 IMUX23 DSP_0_A8 }   [get_nets {accum_reg_i_7_n_4}]
set_property ROUTE  { CLBLM_M_CMUX CLBLM_LOGIC_OUTS22 NN2BEG0 WW2BEG3 ER1BEG_S0 IMUX17 DSP_0_A7 }   [get_nets {accum_reg_i_7_n_5}]
set_property ROUTE  { CLBLM_M_BMUX CLBLM_LOGIC_OUTS21 NR1BEG3 NW2BEG3 IMUX21 DSP_0_A6 }   [get_nets {accum_reg_i_7_n_6}]
set_property ROUTE  { CLBLM_M_AMUX CLBLM_LOGIC_OUTS20 WL1BEG1 NL1BEG1 NR1BEG1 IMUX19 DSP_0_A5 }   [get_nets {accum_reg_i_7_n_7}]
set_property ROUTE  { CLBLM_M_COUT CLBLM_M_COUT_N }   [get_nets {accum_reg_i_8_n_0}]
set_property ROUTE  { CLBLM_M_DMUX CLBLM_LOGIC_OUTS23 WL1BEG0 NL1BEG0 NL1BEG_N3 NN2BEG3 IMUX23 DSP_0_A4 }   [get_nets {accum_reg_i_8_n_4}]
set_property ROUTE  { CLBLM_M_CMUX CLBLM_LOGIC_OUTS22 NW2BEG0 NN2BEG0 SR1BEG_S0 IMUX17 DSP_0_A3 }   [get_nets {accum_reg_i_8_n_5}]
set_property ROUTE  { CLBLM_M_BMUX CLBLM_LOGIC_OUTS21 NR1BEG3 NW2BEG3 IMUX21 DSP_0_A2 }   [get_nets {accum_reg_i_8_n_6}]
set_property ROUTE  { CLBLM_M_AMUX CLBLM_LOGIC_OUTS20 WL1BEG1 NL1BEG1 NR1BEG1 IMUX19 DSP_0_A1 }   [get_nets {accum_reg_i_8_n_7}]
set_property ROUTE  { CLBLM_M_B CLBLM_LOGIC_OUTS13 NN2BEG1 NW2BEG1 WL1BEG_N3 IMUX23 DSP_0_A0 }   [get_nets {accum_reg_i_9_n_0}]
set_property ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0  { NN6BEG0 NN6BEG0 NN2BEG0 NN2BEG0 NR1BEG0  { IMUX33 CLBLM_L_C1 }  IMUX40 CLBLM_M_D1 }  NL1BEG_N3  { IMUX6 CLBLM_L_A1 }  IMUX14 CLBLM_L_B1 }   [get_nets {btn_Debounce}]
set_property ROUTE  { CLBLM_M_A CLBLM_LOGIC_OUTS12 NN2BEG0 NN2BEG0 IMUX1 CLBLM_M_A3 }   [get_nets {btn_Debounce_i_10_n_0}]
set_property ROUTE  { CLBLM_M_A CLBLM_LOGIC_OUTS12 NN6BEG0 NN6BEG0 WR1BEG1 WW2BEG0  { IMUX25 CLBLM_L_B5 }  IMUX9 CLBLM_L_A5 }   [get_nets {btn_Debounce_i_2_n_0}]
set_property ROUTE  { CLBLM_M_A CLBLM_LOGIC_OUTS12 NN6BEG0 NW6BEG0 WR1BEG1  { IMUX26 CLBLM_L_B4 }  IMUX10 CLBLM_L_A4 }   [get_nets {btn_Debounce_i_3_n_0}]
set_property ROUTE  { CLBLM_M_A CLBLM_LOGIC_OUTS12 NW6BEG0 NN6BEG0 NW6BEG0 NN2BEG0  { IMUX16 CLBLM_L_B3 }  IMUX0 CLBLM_L_A3 }   [get_nets {btn_Debounce_i_4_n_0}]
set_property ROUTE  { CLBLM_M_B CLBLM_LOGIC_OUTS13 IMUX11 CLBLM_M_A4 }   [get_nets {btn_Debounce_i_5_n_0}]
set_property ROUTE  { CLBLM_M_A CLBLM_LOGIC_OUTS12 NR1BEG0 IMUX8 CLBLM_M_A5 }   [get_nets {btn_Debounce_i_6_n_0}]
set_property ROUTE  { CLBLM_M_A CLBLM_LOGIC_OUTS12 SL1BEG0 SS2BEG0 IMUX2 CLBLM_M_A2 }   [get_nets {btn_Debounce_i_7_n_0}]
set_property ROUTE  { CLBLM_M_A CLBLM_LOGIC_OUTS12 SR1BEG1 IMUX4 CLBLM_M_A6 }   [get_nets {btn_Debounce_i_8_n_0}]
set_property ROUTE  { CLBLM_M_A CLBLM_LOGIC_OUTS12 NR1BEG0 NL1BEG_N3 NN2BEG3 IMUX7 CLBLM_M_A1 }   [get_nets {btn_Debounce_i_9_n_0}]
set_property ROUTE  { IOB_IBUF1 LIOI_I1 LIOI_ILOGIC1_D IOI_ILOGIC1_O IOI_LOGIC_OUTS18_0 INT_INTERFACE_LOGIC_OUTS_L18 SE6BEG0 SE6BEG0 SE6BEG0 SS6BEG0 SS6BEG0 ER1BEG1 IMUX3 CLBLM_L_A2 }   [get_nets {btn_IBUF[0]}]
set_property ROUTE  { IOB_IBUF0 LIOI_I0 LIOI_ILOGIC0_D IOI_ILOGIC0_O IOI_LOGIC_OUTS18_1 INT_INTERFACE_LOGIC_OUTS_L18 EE4BEG0 SS6BEG0 SR1BEG1 ER1BEG2  { EL1BEG1  { SL1BEG1  { SL1BEG1 ER1BEG2 CTRL1 CLBLM_M_SR }  ER1BEG2  { CTRL1 CLBLM_M_SR }  CTRL0 CLBLM_L_SR }  ER1BEG2  { NR1BEG2  { NR1BEG2 CTRL1 CLBLM_M_SR }  CTRL1 CLBLM_M_SR }  CTRL1 CLBLM_M_SR }   { SS2BEG2 NR1BEG2  { CTRL1 CLBLM_M_SR }  CTRL0 CLBLM_L_SR }   { CTRL1 CLBLM_M_SR }  CTRL0 CLBLM_L_SR }   [get_nets {btn_IBUF[3]}]
set_property ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0  { NE2BEG0  { IMUX1 CLBLM_M_A3 }  IMUX17 CLBLM_M_B3 }   { NR1BEG0 BYP_ALT1 BYP_L1 CLBLM_M_AX }  IMUX_L0 CLBLM_L_A3 }   [get_nets {btn_counter_reg[0]}]
set_property ROUTE  { CLBLM_L_COUT CLBLM_L_COUT_N }   [get_nets {btn_counter_reg[0]_i_1_n_0}]
set_property ROUTE  { CLBLM_L_CQ CLBLM_LOGIC_OUTS2  { NR1BEG2 IMUX_L12 CLBLM_M_B6 }   { ER1BEG3 IMUX7 CLBLM_M_A1 }  FAN_ALT7 FAN_BOUNCE7 IMUX_L34 CLBLM_L_C6 }   [get_nets {btn_counter_reg[10]}]
set_property ROUTE  { CLBLM_L_DQ CLBLM_LOGIC_OUTS3  { NL1BEG2 IMUX_L35 CLBLM_M_C6 }  SR1BEG_S0  { ER1BEG1 IMUX11 CLBLM_M_A4 }  IMUX_L42 CLBLM_L_D6 }   [get_nets {btn_counter_reg[11]}]
set_property ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0  { NE2BEG0 IMUX1 CLBLM_M_A3 }  NL1BEG_N3  { FAN_ALT5 FAN_BOUNCE5 IMUX_L43 CLBLM_M_D6 }  IMUX_L5 CLBLM_L_A6 }   [get_nets {btn_counter_reg[12]}]
set_property ROUTE  { CLBLM_L_COUT CLBLM_L_COUT_N }   [get_nets {btn_counter_reg[12]_i_1_n_0}]
set_property ROUTE  { CLBLM_L_BQ CLBLM_LOGIC_OUTS1 NE2BEG1  { WR1BEG2  { SR1BEG2 IMUX_L13 CLBLM_L_B6 }  IMUX_L4 CLBLM_M_A6 }  IMUX2 CLBLM_M_A2 }   [get_nets {btn_counter_reg[13]}]
set_property ROUTE  { CLBLM_L_CQ CLBLM_LOGIC_OUTS2  { NR1BEG2  { EL1BEG1 IMUX11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  FAN_ALT7 FAN_BOUNCE7 IMUX_L34 CLBLM_L_C6 }   [get_nets {btn_counter_reg[14]}]
set_property ROUTE  { CLBLM_L_DQ CLBLM_LOGIC_OUTS3  { NE2BEG3 IMUX7 CLBLM_M_A1 }   { NL1BEG2 IMUX_L35 CLBLM_M_C6 }  SR1BEG_S0 IMUX_L42 CLBLM_L_D6 }   [get_nets {btn_counter_reg[15]}]
set_property ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0  { ER1BEG1 IMUX4 CLBLM_M_A6 }  NL1BEG_N3  { FAN_ALT5 FAN_BOUNCE5 IMUX_L43 CLBLM_M_D6 }  IMUX_L5 CLBLM_L_A6 }   [get_nets {btn_counter_reg[16]}]
set_property ROUTE  { CLBLM_L_COUT CLBLM_L_COUT_N }   [get_nets {btn_counter_reg[16]_i_1_n_0}]
set_property ROUTE  { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { NE2BEG1 WR1BEG2 IMUX_L4 CLBLM_M_A6 }   { NL1BEG0 FAN_ALT3 FAN_BOUNCE3 IMUX_L13 CLBLM_L_B6 }  EL1BEG0 IMUX8 CLBLM_M_A5 }   [get_nets {btn_counter_reg[17]}]
set_property ROUTE  { CLBLM_L_CQ CLBLM_LOGIC_OUTS2  { ER1BEG3 NR1BEG3 IMUX15 CLBLM_M_B1 }   { NR1BEG2 IMUX_L12 CLBLM_M_B6 }  FAN_ALT7 FAN_BOUNCE7 IMUX_L34 CLBLM_L_C6 }   [get_nets {btn_counter_reg[18]}]
set_property ROUTE  { CLBLM_L_DQ CLBLM_LOGIC_OUTS3  { NL1BEG2  { EL1BEG1 IMUX18 CLBLM_M_B2 }  IMUX_L35 CLBLM_M_C6 }  SR1BEG_S0 IMUX_L42 CLBLM_L_D6 }   [get_nets {btn_counter_reg[19]}]
set_property ROUTE  { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { NE2BEG1 IMUX2 CLBLM_M_A2 }  NL1BEG0  { FAN_ALT3 FAN_BOUNCE3 IMUX_L13 CLBLM_L_B6 }  IMUX_L8 CLBLM_M_A5 }   [get_nets {btn_counter_reg[1]}]
set_property ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0 NL1BEG_N3  { EL1BEG2 IMUX27 CLBLM_M_B4 }   { FAN_ALT5 FAN_BOUNCE5 IMUX_L43 CLBLM_M_D6 }  IMUX_L5 CLBLM_L_A6 }   [get_nets {btn_counter_reg[20]}]
set_property ROUTE  { CLBLM_L_COUT CLBLM_L_COUT_N }   [get_nets {btn_counter_reg[20]_i_1_n_0}]
set_property ROUTE  { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { NE2BEG1 WR1BEG2 IMUX_L4 CLBLM_M_A6 }   { NL1BEG0 FAN_ALT3 FAN_BOUNCE3 IMUX_L13 CLBLM_L_B6 }  EL1BEG0 IMUX17 CLBLM_M_B3 }   [get_nets {btn_counter_reg[21]}]
set_property ROUTE  { CLBLM_L_CQ CLBLM_LOGIC_OUTS2  { NR1BEG2 IMUX_L12 CLBLM_M_B6 }   { SR1BEG3 ER1BEG_S0 IMUX24 CLBLM_M_B5 }  FAN_ALT7 FAN_BOUNCE7 IMUX_L34 CLBLM_L_C6 }   [get_nets {btn_counter_reg[22]}]
set_property ROUTE  { CLBLM_L_DQ CLBLM_LOGIC_OUTS3  { NL1BEG2 IMUX_L35 CLBLM_M_C6 }  SR1BEG_S0  { ER1BEG1 IMUX12 CLBLM_M_B6 }  IMUX_L42 CLBLM_L_D6 }   [get_nets {btn_counter_reg[23]}]
set_property ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0 NL1BEG_N3  { EL1BEG2 IMUX4 CLBLM_M_A6 }   { FAN_ALT5 FAN_BOUNCE5 IMUX_L43 CLBLM_M_D6 }  IMUX_L5 CLBLM_L_A6 }   [get_nets {btn_counter_reg[24]}]
set_property ROUTE  { CLBLM_L_COUT CLBLM_L_COUT_N }   [get_nets {btn_counter_reg[24]_i_1_n_0}]
set_property ROUTE  { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { NN2BEG1 SR1BEG1 IMUX_L4 CLBLM_M_A6 }   { NL1BEG0 FAN_ALT3 FAN_BOUNCE3 IMUX_L13 CLBLM_L_B6 }  EL1BEG0 IMUX1 CLBLM_M_A3 }   [get_nets {btn_counter_reg[25]}]
set_property ROUTE  { CLBLM_L_CQ CLBLM_LOGIC_OUTS2  { NR1BEG2 IMUX_L12 CLBLM_M_B6 }   { ER1BEG3 IMUX7 CLBLM_M_A1 }  FAN_ALT7 FAN_BOUNCE7 IMUX_L34 CLBLM_L_C6 }   [get_nets {btn_counter_reg[26]}]
set_property ROUTE  { CLBLM_L_DQ CLBLM_LOGIC_OUTS3  { NL1BEG2 IMUX_L35 CLBLM_M_C6 }  SR1BEG_S0  { ER1BEG1 IMUX11 CLBLM_M_A4 }  IMUX_L42 CLBLM_L_D6 }   [get_nets {btn_counter_reg[27]}]
set_property ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0  { SE2BEG0 IMUX8 CLBLM_M_A5 }  NL1BEG_N3  { FAN_ALT5 FAN_BOUNCE5 IMUX_L43 CLBLM_M_D6 }  IMUX_L5 CLBLM_L_A6 }   [get_nets {btn_counter_reg[28]}]
set_property ROUTE  { CLBLM_L_COUT CLBLM_L_COUT_N }   [get_nets {btn_counter_reg[28]_i_1_n_0}]
set_property ROUTE  { CLBLM_L_BQ CLBLM_LOGIC_OUTS1 SE2BEG1  { NR1BEG1 NR1BEG1 WR1BEG2  { SR1BEG2 IMUX_L13 CLBLM_L_B6 }  IMUX_L4 CLBLM_M_A6 }  IMUX2 CLBLM_M_A2 }   [get_nets {btn_counter_reg[29]}]
set_property ROUTE  { CLBLM_L_CQ CLBLM_LOGIC_OUTS2  { NR1BEG2  { EL1BEG1 IMUX11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  FAN_ALT7 FAN_BOUNCE7 IMUX_L34 CLBLM_L_C6 }   [get_nets {btn_counter_reg[2]}]
set_property ROUTE  { CLBLM_L_CQ CLBLM_LOGIC_OUTS2  { ER1BEG3 IMUX8 CLBLM_M_A5 }   { NR1BEG2 IMUX_L12 CLBLM_M_B6 }  FAN_ALT7 FAN_BOUNCE7 IMUX_L34 CLBLM_L_C6 }   [get_nets {btn_counter_reg[30]}]
set_property ROUTE  { CLBLM_L_DQ CLBLM_LOGIC_OUTS3  { NL1BEG2  { EL1BEG1 IMUX2 CLBLM_M_A2 }  IMUX_L35 CLBLM_M_C6 }  SR1BEG_S0 IMUX_L42 CLBLM_L_D6 }   [get_nets {btn_counter_reg[31]}]
set_property ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0 NL1BEG_N3  { EL1BEG2 IMUX4 CLBLM_M_A6 }  IMUX_L5 CLBLM_L_A6 }   [get_nets {btn_counter_reg[32]}]
set_property ROUTE  { CLBLM_L_COUT CLBLM_L_COUT_N }   [get_nets {btn_counter_reg[32]_i_1_n_0}]
set_property ROUTE  { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { NL1BEG0 FAN_ALT3 FAN_BOUNCE3 IMUX_L13 CLBLM_L_B6 }  EL1BEG0 IMUX1 CLBLM_M_A3 }   [get_nets {btn_counter_reg[33]}]
set_property ROUTE  { CLBLM_L_CQ CLBLM_LOGIC_OUTS2  { ER1BEG3 IMUX7 CLBLM_M_A1 }  FAN_ALT7 FAN_BOUNCE7 IMUX_L34 CLBLM_L_C6 }   [get_nets {btn_counter_reg[34]}]
set_property ROUTE  { CLBLM_L_DQ CLBLM_LOGIC_OUTS3 SR1BEG_S0  { ER1BEG1 IMUX11 CLBLM_M_A4 }  IMUX_L42 CLBLM_L_D6 }   [get_nets {btn_counter_reg[35]}]
set_property ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0  { NL1BEG_N3 IMUX_L5 CLBLM_L_A6 }  IMUX_L8 CLBLM_M_A5 }   [get_nets {btn_counter_reg[36]}]
set_property ROUTE  { CLBLM_L_COUT CLBLM_L_COUT_N }   [get_nets {btn_counter_reg[36]_i_1_n_0}]
set_property ROUTE  { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { NL1BEG0 FAN_ALT3 FAN_BOUNCE3 IMUX_L13 CLBLM_L_B6 }  IMUX_L11 CLBLM_M_A4 }   [get_nets {btn_counter_reg[37]}]
set_property ROUTE  { CLBLM_L_CQ CLBLM_LOGIC_OUTS2 FAN_ALT7 FAN_BOUNCE7  { IMUX_L2 CLBLM_M_A2 }  IMUX_L34 CLBLM_L_C6 }   [get_nets {btn_counter_reg[38]}]
set_property ROUTE  { CLBLM_L_DQ CLBLM_LOGIC_OUTS3 SR1BEG_S0  { IMUX_L1 CLBLM_M_A3 }  IMUX_L42 CLBLM_L_D6 }   [get_nets {btn_counter_reg[39]}]
set_property ROUTE  { CLBLM_L_DQ CLBLM_LOGIC_OUTS3  { NE2BEG3 IMUX7 CLBLM_M_A1 }   { NL1BEG2 IMUX_L35 CLBLM_M_C6 }  SR1BEG_S0 IMUX_L42 CLBLM_L_D6 }   [get_nets {btn_counter_reg[3]}]
set_property ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0  { SR1BEG1 IMUX_L4 CLBLM_M_A6 }  NL1BEG_N3 IMUX_L5 CLBLM_L_A6 }   [get_nets {btn_counter_reg[40]}]
set_property ROUTE  { CLBLM_L_COUT CLBLM_L_COUT_N }   [get_nets {btn_counter_reg[40]_i_1_n_0}]
set_property ROUTE  { CLBLM_L_BQ CLBLM_LOGIC_OUTS1 FAN_ALT6 FAN_BOUNCE6  { BYP_ALT1 BYP_BOUNCE1 IMUX_L13 CLBLM_L_B6 }  IMUX_L7 CLBLM_M_A1 }   [get_nets {btn_counter_reg[41]}]
set_property ROUTE  { CLBLM_L_CQ CLBLM_LOGIC_OUTS2  { NL1BEG1 IMUX_L1 CLBLM_M_A3 }  FAN_ALT7 FAN_BOUNCE7 IMUX_L34 CLBLM_L_C6 }   [get_nets {btn_counter_reg[42]}]
set_property ROUTE  { CLBLM_L_DQ CLBLM_LOGIC_OUTS3  { NR1BEG3 IMUX_L7 CLBLM_M_A1 }  SR1BEG_S0 IMUX_L42 CLBLM_L_D6 }   [get_nets {btn_counter_reg[43]}]
set_property ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0  { NL1BEG_N3 IMUX_L5 CLBLM_L_A6 }  IMUX_L8 CLBLM_M_A5 }   [get_nets {btn_counter_reg[44]}]
set_property ROUTE  { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { NL1BEG0 FAN_ALT3 FAN_BOUNCE3 IMUX_L13 CLBLM_L_B6 }  IMUX_L11 CLBLM_M_A4 }   [get_nets {btn_counter_reg[45]}]
set_property ROUTE  { CLBLM_L_CQ CLBLM_LOGIC_OUTS2  { FAN_ALT7 FAN_BOUNCE7 IMUX_L34 CLBLM_L_C6 }  IMUX_L4 CLBLM_M_A6 }   [get_nets {btn_counter_reg[46]}]
set_property ROUTE  { CLBLM_L_DQ CLBLM_LOGIC_OUTS3 SR1BEG_S0  { IMUX_L2 CLBLM_M_A2 }  IMUX_L42 CLBLM_L_D6 }   [get_nets {btn_counter_reg[47]}]
set_property ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0  { ER1BEG1 IMUX4 CLBLM_M_A6 }  NL1BEG_N3  { FAN_ALT5 FAN_BOUNCE5 IMUX_L43 CLBLM_M_D6 }  IMUX_L5 CLBLM_L_A6 }   [get_nets {btn_counter_reg[4]}]
set_property ROUTE  { CLBLM_L_COUT CLBLM_L_COUT_N }   [get_nets {btn_counter_reg[4]_i_1_n_0}]
set_property ROUTE  { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { NE2BEG1 WR1BEG2 IMUX_L4 CLBLM_M_A6 }   { NL1BEG0 FAN_ALT3 FAN_BOUNCE3 IMUX_L13 CLBLM_L_B6 }  EL1BEG0 IMUX8 CLBLM_M_A5 }   [get_nets {btn_counter_reg[5]}]
set_property ROUTE  { CLBLM_L_CQ CLBLM_LOGIC_OUTS2  { ER1BEG3 IMUX8 CLBLM_M_A5 }   { NR1BEG2 IMUX_L12 CLBLM_M_B6 }  FAN_ALT7 FAN_BOUNCE7 IMUX_L34 CLBLM_L_C6 }   [get_nets {btn_counter_reg[6]}]
set_property ROUTE  { CLBLM_L_DQ CLBLM_LOGIC_OUTS3  { NL1BEG2  { EL1BEG1 IMUX2 CLBLM_M_A2 }  IMUX_L35 CLBLM_M_C6 }  SR1BEG_S0 IMUX_L42 CLBLM_L_D6 }   [get_nets {btn_counter_reg[7]}]
set_property ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0 NL1BEG_N3  { EL1BEG2 IMUX4 CLBLM_M_A6 }   { FAN_ALT5 FAN_BOUNCE5 IMUX_L43 CLBLM_M_D6 }  IMUX_L5 CLBLM_L_A6 }   [get_nets {btn_counter_reg[8]}]
set_property ROUTE  { CLBLM_L_COUT CLBLM_L_COUT_N }   [get_nets {btn_counter_reg[8]_i_1_n_0}]
set_property ROUTE  { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { NE2BEG1 WR1BEG2 IMUX_L4 CLBLM_M_A6 }   { NL1BEG0 FAN_ALT3 FAN_BOUNCE3 IMUX_L13 CLBLM_L_B6 }  EL1BEG0 IMUX1 CLBLM_M_A3 }   [get_nets {btn_counter_reg[9]}]
set_property ROUTE  { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { NN6BEG1 NN6BEG1 NN6BEG1 SR1BEG1  { IMUX43 CLBLM_M_D6 }  IMUX20 CLBLM_L_C2 }  IMUX19 CLBLM_L_B2 }   [get_nets {btn_debounce_d}]
set_property ROUTE  { BRAM_FIFO36_DOBDOL3 BRAM_LOGIC_OUTS_B3_0 INT_INTERFACE_LOGIC_OUTS_L3 NN6BEG3 NN2BEG3 IMUX_L22 BRAM_IMUX_ADDRARDADDRL14 BRAM_ADDRARDADDRL14 BRAM_FIFO18_ADDRARDADDR13 }   [get_nets {cg/addr[10]}]
set_property ROUTE  { BRAM_FIFO36_DOBDOL0 BRAM_LOGIC_OUTS_B4_0 INT_INTERFACE_LOGIC_OUTS_L4 NN6BEG0 NR1BEG0 FAN_ALT0 FAN_BOUNCE0 IMUX_L20 BRAM_IMUX_ADDRARDADDRL8 BRAM_ADDRARDADDRL8 BRAM_FIFO18_ADDRARDADDR7 }   [get_nets {cg/addr[4]}]
set_property ROUTE  { BRAM_FIFO36_DOBDOU0 BRAM_LOGIC_OUTS_B3_2 INT_INTERFACE_LOGIC_OUTS_L3 NN6BEG3 SR1BEG3 BYP_ALT7 BYP_BOUNCE7 IMUX_L19 BRAM_IMUX_ADDRARDADDRL9 BRAM_ADDRARDADDRL9 BRAM_FIFO18_ADDRARDADDR8 }   [get_nets {cg/addr[5]}]
set_property ROUTE  { BRAM_FIFO36_DOBDOL1 BRAM_LOGIC_OUTS_B1_0 INT_INTERFACE_LOGIC_OUTS_L1 NN6BEG1 NE2BEG1 WR1BEG2 IMUX_L20 BRAM_IMUX_ADDRARDADDRL10 BRAM_ADDRARDADDRL10 BRAM_FIFO18_ADDRARDADDR9 }   [get_nets {cg/addr[6]}]
set_property ROUTE  { BRAM_FIFO36_DOBDOU1 BRAM_LOGIC_OUTS_B4_3 INT_INTERFACE_LOGIC_OUTS_L4 NR1BEG0 NN2BEG0 NL1BEG_N3 IMUX_L22 BRAM_IMUX_ADDRARDADDRL11 BRAM_ADDRARDADDRL11 BRAM_FIFO18_ADDRARDADDR10 }   [get_nets {cg/addr[7]}]
set_property ROUTE  { BRAM_FIFO36_DOBDOL2 BRAM_LOGIC_OUTS_B6_0 INT_INTERFACE_LOGIC_OUTS_L6 NN6BEG2 NN2BEG2 IMUX_L21 BRAM_IMUX_ADDRARDADDRL12 BRAM_ADDRARDADDRL12 BRAM_FIFO18_ADDRARDADDR11 }   [get_nets {cg/addr[8]}]
set_property ROUTE  { BRAM_FIFO36_DOBDOU2 BRAM_LOGIC_OUTS_B1_3 INT_INTERFACE_LOGIC_OUTS_L1 NL1BEG0 NL1BEG_N3 NN2BEG3 IMUX_L23 BRAM_IMUX_ADDRARDADDRL13 BRAM_ADDRARDADDRL13 BRAM_FIFO18_ADDRARDADDR12 }   [get_nets {cg/addr[9]}]
set_property ROUTE  { BRAM_FIFO18_DOADO0 BRAM_LOGIC_OUTS_B8_0 INT_INTERFACE_LOGIC_OUTS_L8 WR1BEG1 IMUX10 CLBLM_L_A4 }   [get_nets {cg/font/addr_reg_reg_n_15}]
set_property ROUTE  { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { NW2BEG1 NN2BEG1  { IMUX_L10 BRAM_IMUX_ADDRARDADDRU3 BRAM_ADDRARDADDRU3 BRAM_FIFO36_ADDRARDADDRU3 }  IMUX_L18 BRAM_IMUX_ADDRARDADDRL3 BRAM_ADDRARDADDRL3 BRAM_FIFO36_ADDRARDADDRL3 }   { IMUX3 CLBLM_L_A2 }   { IMUX35 CLBLM_M_C6 }   { IMUX11 CLBLM_M_A4 }  IMUX19 CLBLM_L_B2 }   [get_nets {char_addr[0]}]
set_property ROUTE  { CLBLM_M_BQ CLBLM_LOGIC_OUTS5  { WL1BEG0 NN2BEG1 NL1BEG0  { IMUX_L15 BRAM_IMUX_ADDRARDADDRU13 BRAM_ADDRARDADDRU13 BRAM_FIFO36_ADDRARDADDRU13 }  IMUX_L23 BRAM_IMUX_ADDRARDADDRL13 BRAM_ADDRARDADDRL13 BRAM_FIFO36_ADDRARDADDRL13 }  IMUX18 CLBLM_M_B2 }   [get_nets {char_addr[10]}]
set_property ROUTE  { CLBLM_M_BMUX CLBLM_LOGIC_OUTS21  { NW2BEG3 NN2BEG3 NR1BEG3  { IMUX_L14 BRAM_IMUX_ADDRARDADDRU14 BRAM_ADDRARDADDRU14 BRAM_FIFO36_ADDRARDADDRU14 }  IMUX_L22 BRAM_IMUX_ADDRARDADDRL14 BRAM_ADDRARDADDRL14 BRAM_FIFO36_ADDRARDADDRL14 }  FAN_ALT3 FAN_BOUNCE3 IMUX27 CLBLM_M_B4 }   [get_nets {char_addr[11]}]
set_property ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0  { NW2BEG0 NL1BEG_N3  { IMUX_L13 BRAM_IMUX_ADDRARDADDRU4 BRAM_ADDRARDADDRU4 BRAM_FIFO36_ADDRARDADDRU4 }  IMUX_L21 BRAM_IMUX_ADDRARDADDRL4 BRAM_ADDRARDADDRL4 BRAM_FIFO36_ADDRARDADDRL4 }   { IMUX8 CLBLM_M_A5 }   { IMUX32 CLBLM_M_C1 }  IMUX0 CLBLM_L_A3 }   [get_nets {char_addr[1]}]
set_property ROUTE  { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16  { BYP_ALT3 BYP_BOUNCE3  { IMUX7 CLBLM_M_A1 }   { IMUX31 CLBLM_M_C5 }  FAN_ALT3 FAN_BOUNCE3 FAN_ALT1 FAN_BOUNCE1 IMUX10 CLBLM_L_A4 }  NN2BEG2 NW2BEG2  { IMUX_L12 BRAM_IMUX_ADDRARDADDRU5 BRAM_ADDRARDADDRU5 BRAM_FIFO36_ADDRARDADDRU5 }  IMUX_L20 BRAM_IMUX_ADDRARDADDRL5 BRAM_ADDRARDADDRL5 BRAM_FIFO36_ADDRARDADDRL5 }   [get_nets {char_addr[2]}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4  { NL1BEG_N3  { NN2BEG3 WR1BEG_S0  { IMUX_L8 BRAM_IMUX_ADDRARDADDRU6 BRAM_ADDRARDADDRU6 BRAM_FIFO36_ADDRARDADDRU6 }  IMUX_L16 BRAM_IMUX_ADDRARDADDRL6 BRAM_ADDRARDADDRL6 BRAM_FIFO36_ADDRARDADDRL6 }  IMUX22 CLBLM_M_C3 }  IMUX1 CLBLM_M_A3 }   [get_nets {char_addr[3]}]
set_property ROUTE  { CLBLM_M_BQ CLBLM_LOGIC_OUTS5  { NN2BEG1 NW2BEG1  { IMUX_L9 BRAM_IMUX_ADDRARDADDRU7 BRAM_ADDRARDADDRU7 BRAM_FIFO36_ADDRARDADDRU7 }  IMUX_L17 BRAM_IMUX_ADDRARDADDRL7 BRAM_ADDRARDADDRL7 BRAM_FIFO36_ADDRARDADDRL7 }   { BYP_ALT4 BYP_BOUNCE4  { IMUX28 CLBLM_M_C4 }  IMUX38 CLBLM_M_D3 }  IMUX18 CLBLM_M_B2 }   [get_nets {char_addr[4]}]
set_property ROUTE  { CLBLM_M_CQ CLBLM_LOGIC_OUTS6  { IMUX29 CLBLM_M_C2 }   { NW2BEG2  { IMUX_L20 BRAM_IMUX_ADDRARDADDRL8 BRAM_ADDRARDADDRL8 BRAM_FIFO36_ADDRARDADDRL8 }   { IMUX_L12 BRAM_IMUX_ADDRARDADDRU8 BRAM_ADDRARDADDRU8 BRAM_FIFO36_ADDRARDADDRU8 }  EL1BEG1 SL1BEG1 IMUX27 CLBLM_M_B4 }  IMUX45 CLBLM_M_D2 }   [get_nets {char_addr[5]}]
set_property ROUTE  { CLBLM_M_BMUX CLBLM_LOGIC_OUTS21  { NR1BEG3 NW2BEG3 NL1BEG2  { IMUX_L11 BRAM_IMUX_ADDRARDADDRU9 BRAM_ADDRARDADDRU9 BRAM_FIFO36_ADDRARDADDRU9 }  IMUX_L19 BRAM_IMUX_ADDRARDADDRL9 BRAM_ADDRARDADDRL9 BRAM_FIFO36_ADDRARDADDRL9 }   { IMUX15 CLBLM_M_B1 }  IMUX47 CLBLM_M_D5 }   [get_nets {char_addr[6]}]
set_property ROUTE  { CLBLM_M_CQ CLBLM_LOGIC_OUTS6  { NN2BEG2 NW2BEG2  { IMUX_L20 BRAM_IMUX_ADDRARDADDRL10 BRAM_ADDRARDADDRL10 BRAM_FIFO36_ADDRARDADDRL10 }  IMUX_L12 BRAM_IMUX_ADDRARDADDRU10 BRAM_ADDRARDADDRU10 BRAM_FIFO36_ADDRARDADDRU10 }   { BYP_ALT3 BYP_BOUNCE3  { IMUX15 CLBLM_M_B1 }  IMUX7 CLBLM_M_A1 }  IMUX29 CLBLM_M_C2 }   [get_nets {char_addr[7]}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4  { NL1BEG_N3 NR1BEG3 NW2BEG3  { IMUX_L22 BRAM_IMUX_ADDRARDADDRL11 BRAM_ADDRARDADDRL11 BRAM_FIFO36_ADDRARDADDRL11 }  IMUX_L14 BRAM_IMUX_ADDRARDADDRU11 BRAM_ADDRARDADDRU11 BRAM_FIFO36_ADDRARDADDRU11 }   { IMUX1 CLBLM_M_A3 }  IMUX17 CLBLM_M_B3 }   [get_nets {char_addr[8]}]
set_property ROUTE  { CLBLM_M_AMUX CLBLM_LOGIC_OUTS20 SR1BEG3  { WL1BEG2 IMUX_L13 BRAM_IMUX_ADDRARDADDRU12 BRAM_ADDRARDADDRU12 BRAM_CASCOUT_ADDRARDADDRU12  { BRAM_ADDRARDADDRL12 BRAM_FIFO36_ADDRARDADDRL12 }  BRAM_ADDRARDADDRU12 BRAM_FIFO36_ADDRARDADDRU12 }   { IMUX8 CLBLM_M_A5 }  IMUX24 CLBLM_M_B5 }   [get_nets {char_addr[9]}]
set_property ROUTE  { CLBLM_L_C CLBLM_LOGIC_OUTS10  { NL1BEG1 NW2BEG1  { IMUX_L18 BRAM_FIFO36_ENARDENL }  IMUX_L10 BRAM_FIFO36_ENARDENU }  FAN_ALT5 FAN_BOUNCE5 FAN_ALT7  { FAN7 CLBLM_M_CE }  FAN_BOUNCE7 FAN_ALT6 FAN6 CLBLM_L_CE }   [get_nets {char_we}]
set_property ROUTE  { CLBLM_M_AMUX CLBLM_LOGIC_OUTS20  { SR1BEG3 IMUX24 CLBLM_M_B5 }  IMUX44 CLBLM_M_D4 }   [get_nets {char_x_addr[6]_i_2_n_0}]
set_property ROUTE  { CLBLM_M_D CLBLM_LOGIC_OUTS15 SR1BEG_S0 SR1BEG1 FAN_ALT7 FAN7 CLBLM_M_CE }   [get_nets {char_y_addr[4]_i_1_n_0}]
set_property ROUTE  { IOB_IBUF0 LIOI_I0 LIOI_ILOGIC0_D IOI_ILOGIC0_O LIOI_I2GCLK_TOP0 HCLK_CMT_MUX_CLK_0 CLK_HROW_BOT_R_CK_BUFG_CASCO0 CLK_BUFG_BUFGCTRL0_I0 }   [get_nets {clk_IBUF}]
set_property ROUTE  { CLK_BUFG_BUFGCTRL0_O CLK_BUFG_CK_GCLK0 CLK_BUFG_REBUF_R_CK_GCLK0_BOT CLK_HROW_CK_MUX_OUT_L8 CLK_HROW_CK_HCLK_OUT_L8 CLK_HROW_CK_BUFHCLK_L8  { <8>HCLK_LEAF_CLK_B_BOTL5  { <23>GCLK_L_B11_WEST CLK_L0 CLBLM_L_CLK }   { <22>GCLK_L_B11_WEST CLK_L0 CLBLM_L_CLK }   { <21>GCLK_L_B11_WEST CLK_L0 CLBLM_L_CLK }   { <20>GCLK_L_B11_WEST CLK_L0 CLBLM_L_CLK }   { <19>GCLK_L_B11_WEST CLK_L0 CLBLM_L_CLK }   { <18>GCLK_L_B11_WEST CLK_L0 CLBLM_L_CLK }   { <17>GCLK_L_B11_WEST CLK_L0 CLBLM_L_CLK }   { <16>GCLK_L_B11_WEST CLK_L0 CLBLM_L_CLK }   { <15>GCLK_L_B11_WEST CLK_L0 CLBLM_L_CLK }   { <14>GCLK_L_B11_WEST CLK_L0 CLBLM_L_CLK }   { <13>GCLK_L_B11_WEST CLK_L0 CLBLM_L_CLK }  <12>GCLK_L_B11_WEST CLK_L0 CLBLM_L_CLK }   { <9>HCLK_LEAF_CLK_B_BOTL5 <19>GCLK_L_B11_EAST CLK0 DSP_0_CLK }   { <10>HCLK_LEAF_CLK_B_BOTL5 <2>GCLK_L_B11_EAST CLK0 CLBLM_L_CLK }   { <10>HCLK_LEAF_CLK_B_TOPL5  { <24>GCLK_L_B11_WEST CLK_L0 BRAM_FIFO18_CLKARDCLK }   { <19>GCLK_L_B11_EAST CLK1 CLBLM_M_CLK }   { <19>GCLK_L_B11_WEST  { CLK_L0 BRAM_FIFO36_CLKARDCLKL }  CLK_L1 BRAM_FIFO36_CLKARDCLKU }   { <18>GCLK_L_B11_EAST CLK1 CLBLM_M_CLK }   { <17>GCLK_L_B11_EAST CLK1 CLBLM_M_CLK }   { <17>GCLK_L_B11_WEST  { CLK_L0 BRAM_FIFO36_CLKBWRCLKL }  CLK_L1 BRAM_FIFO36_CLKBWRCLKU }   { <16>GCLK_L_B11_EAST  { CLK1 CLBLM_M_CLK }  CLK0 CLBLM_L_CLK }  <15>GCLK_L_B11_EAST CLK1 CLBLM_M_CLK }   { <11>HCLK_LEAF_CLK_B_TOPL5  { <20>GCLK_L_B11_EAST  { CLK1 CLBLM_M_CLK }  CLK0 CLBLM_L_CLK }   { <18>GCLK_L_B11_EAST  { CLK1 CLBLM_M_CLK }  CLK0 CLBLM_L_CLK }   { <17>GCLK_L_B11_EAST  { CLK1 CLBLM_M_CLK }  CLK0 CLBLM_L_CLK }  <16>GCLK_L_B11_EAST  { CLK1 CLBLM_M_CLK }  CLK0 CLBLM_L_CLK }  <12>HCLK_LEAF_CLK_B_TOPL5 <13>GCLK_L_B11_EAST CLK1 CLBLM_M_CLK }   [get_nets {clk_IBUF_BUFG}]
set_property ROUTE  { BRAM_FIFO18_DOADO7 BRAM_LOGIC_OUTS_B8_2 INT_INTERFACE_LOGIC_OUTS_L8 SW2BEG0 SL1BEG0 IMUX16 CLBLM_L_B3 }   [get_nets {data0}]
set_property ROUTE  { BRAM_FIFO18_DOADO6 BRAM_LOGIC_OUTS_B15_1 INT_INTERFACE_LOGIC_OUTS_L15 SW2BEG3 SR1BEG_S0 IMUX25 CLBLM_L_B5 }   [get_nets {data1}]
set_property ROUTE  { BRAM_FIFO18_DOADO5 BRAM_LOGIC_OUTS_B10_1 INT_INTERFACE_LOGIC_OUTS_L10 SW2BEG2 IMUX14 CLBLM_L_B1 }   [get_nets {data2}]
set_property ROUTE  { BRAM_FIFO18_DOADO4 BRAM_LOGIC_OUTS_B13_1 INT_INTERFACE_LOGIC_OUTS_L13 SW2BEG1 IMUX26 CLBLM_L_B4 }   [get_nets {data3}]
set_property ROUTE  { BRAM_FIFO18_DOADO3 BRAM_LOGIC_OUTS_B15_0 INT_INTERFACE_LOGIC_OUTS_L15 WL1BEG2 IMUX6 CLBLM_L_A1 }   [get_nets {data4}]
set_property ROUTE  { BRAM_FIFO18_DOADO2 BRAM_LOGIC_OUTS_B10_0 INT_INTERFACE_LOGIC_OUTS_L10 WL1BEG1 IMUX3 CLBLM_L_A2 }   [get_nets {data5}]
set_property ROUTE  { BRAM_FIFO18_DOADO1 BRAM_LOGIC_OUTS_B13_0 INT_INTERFACE_LOGIC_OUTS_L13 WL1BEG0 IMUX9 CLBLM_L_A5 }   [get_nets {data6}]
set_property ROUTE  { DSP_0_P7 DSP_LOGIC_OUTS_B18_1 INT_INTERFACE_LOGIC_OUTS18 WW4BEG0 SS6BEG3 WW4BEG0 WR1BEG1 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }   [get_nets {fir_out_OBUF[0]}]
set_property ROUTE  { DSP_0_P17 DSP_LOGIC_OUTS_B23_4 INT_INTERFACE_LOGIC_OUTS23 WW4BEG1 WW4BEG1 NW2BEG1 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }   [get_nets {fir_out_OBUF[10]}]
set_property ROUTE  { DSP_0_P18 DSP_LOGIC_OUTS_B16_4 INT_INTERFACE_LOGIC_OUTS16 WW4BEG2 WW4BEG2 WL1BEG0 NN2BEG1 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }   [get_nets {fir_out_OBUF[11]}]
set_property ROUTE  { DSP_0_P19 DSP_LOGIC_OUTS_B18_4 INT_INTERFACE_LOGIC_OUTS18 SW2BEG0 NW6BEG1 WW4BEG1 WW2BEG0 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }   [get_nets {fir_out_OBUF[12]}]
set_property ROUTE  { DSP_0_P20 DSP_LOGIC_OUTS_B17_0 INT_INTERFACE_LOGIC_OUTS17 NW6BEG3 NW6BEG3 WW4BEG3 WL1BEG1 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }   [get_nets {fir_out_OBUF[13]}]
set_property ROUTE  { DSP_0_P21 DSP_LOGIC_OUTS_B19_0 INT_INTERFACE_LOGIC_OUTS19 NW6BEG1 NW6BEG1 WW4BEG1 NW2BEG1 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }   [get_nets {fir_out_OBUF[14]}]
set_property ROUTE  { DSP_0_P22 DSP_LOGIC_OUTS_B20_0 INT_INTERFACE_LOGIC_OUTS20 NN6BEG2 NW6BEG2 WW4BEG2 WL1BEG0 WW2BEG0 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }   [get_nets {fir_out_OBUF[15]}]
set_property ROUTE  { DSP_0_P23 DSP_LOGIC_OUTS_B22_0 INT_INTERFACE_LOGIC_OUTS22 SW2BEG0 NW6BEG1 NW6BEG1 NW6BEG1 WW2BEG0 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }   [get_nets {fir_out_OBUF[16]}]
set_property ROUTE  { DSP_0_P24 DSP_LOGIC_OUTS_B17_1 INT_INTERFACE_LOGIC_OUTS17 WW2BEG3 WW4BEG0 NN6BEG0 NW6BEG0 WR1BEG1 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }   [get_nets {fir_out_OBUF[17]}]
set_property ROUTE  { DSP_0_P25 DSP_LOGIC_OUTS_B19_1 INT_INTERFACE_LOGIC_OUTS19 NW6BEG1 NW6BEG1 NW6BEG1 WR1BEG2 WR1BEG3 WL1BEG1 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }   [get_nets {fir_out_OBUF[18]}]
set_property ROUTE  { DSP_0_P26 DSP_LOGIC_OUTS_B20_1 INT_INTERFACE_LOGIC_OUTS20 NW6BEG2 NW6BEG2 NN6BEG2 WW4BEG2 SW2BEG1 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }   [get_nets {fir_out_OBUF[19]}]
set_property ROUTE  { DSP_0_P8 DSP_LOGIC_OUTS_B21_2 INT_INTERFACE_LOGIC_OUTS21 WW4BEG3 SS6BEG2 WW4BEG3 WL1BEG1 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }   [get_nets {fir_out_OBUF[1]}]
set_property ROUTE  { DSP_0_P27 DSP_LOGIC_OUTS_B22_1 INT_INTERFACE_LOGIC_OUTS22 NN6BEG0 NW6BEG0 NW6BEG0 WW4BEG0 WR1BEG1 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }   [get_nets {fir_out_OBUF[20]}]
set_property ROUTE  { DSP_0_P28 DSP_LOGIC_OUTS_B17_2 INT_INTERFACE_LOGIC_OUTS17 NN6BEG3 NW6BEG3 NW6BEG3 WW4BEG3 WL1BEG1 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }   [get_nets {fir_out_OBUF[21]}]
set_property ROUTE  { DSP_0_P29 DSP_LOGIC_OUTS_B19_2 INT_INTERFACE_LOGIC_OUTS19 NW6BEG1 NN6BEG1 NW6BEG1 WW4BEG1 NW2BEG1 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }   [get_nets {fir_out_OBUF[22]}]
set_property ROUTE  { DSP_0_P30 DSP_LOGIC_OUTS_B20_2 INT_INTERFACE_LOGIC_OUTS20 NW6BEG2 NW6BEG2 NW6BEG2 NW6BEG2 SW2BEG1 NL1BEG1 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }   [get_nets {fir_out_OBUF[23]}]
set_property ROUTE  { DSP_0_P9 DSP_LOGIC_OUTS_B23_2 INT_INTERFACE_LOGIC_OUTS23 SW6BEG1 WW2BEG1 WW4BEG2 SW2BEG1 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }   [get_nets {fir_out_OBUF[2]}]
set_property ROUTE  { DSP_0_P10 DSP_LOGIC_OUTS_B16_2 INT_INTERFACE_LOGIC_OUTS16 SW6BEG2 WW4BEG3 WW2BEG2 WL1BEG1 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }   [get_nets {fir_out_OBUF[3]}]
set_property ROUTE  { DSP_0_P11 DSP_LOGIC_OUTS_B18_2 INT_INTERFACE_LOGIC_OUTS18 SW6BEG0 NW2BEG1 WW4BEG1 WW2BEG0 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }   [get_nets {fir_out_OBUF[4]}]
set_property ROUTE  { DSP_0_P12 DSP_LOGIC_OUTS_B21_3 INT_INTERFACE_LOGIC_OUTS21 SW6BEG3 WW4BEG0 WR1BEG1 WW2BEG0 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }   [get_nets {fir_out_OBUF[5]}]
set_property ROUTE  { DSP_0_P13 DSP_LOGIC_OUTS_B23_3 INT_INTERFACE_LOGIC_OUTS23 WW4BEG1 WW4BEG1 SR1BEG1 SW2BEG1 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }   [get_nets {fir_out_OBUF[6]}]
set_property ROUTE  { DSP_0_P14 DSP_LOGIC_OUTS_B16_3 INT_INTERFACE_LOGIC_OUTS16 WW4BEG2 WW4BEG2 SW2BEG1 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }   [get_nets {fir_out_OBUF[7]}]
set_property ROUTE  { DSP_0_P15 DSP_LOGIC_OUTS_B18_3 INT_INTERFACE_LOGIC_OUTS18 WW4BEG0 WW4BEG0 WR1BEG1 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }   [get_nets {fir_out_OBUF[8]}]
set_property ROUTE  { DSP_0_P16 DSP_LOGIC_OUTS_B21_4 INT_INTERFACE_LOGIC_OUTS21 WW4BEG3 WW4BEG3 WL1BEG1 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }   [get_nets {fir_out_OBUF[9]}]
set_property ROUTE  { CLBLM_M_AMUX CLBLM_LOGIC_OUTS20 SL1BEG2 BYP_ALT3 BYP3 CLBLM_M_CX }   [get_nets {h_counter[4]_i_1_n_0}]
set_property ROUTE  { CLBLM_M_A CLBLM_LOGIC_OUTS12 SS2BEG0  { FAN_ALT2 FAN_BOUNCE2 IMUX8 CLBLM_M_A5 }  IMUX32 CLBLM_M_C1 }   [get_nets {h_counter[5]_i_2_n_0}]
set_property ROUTE  { CLBLM_M_B CLBLM_LOGIC_OUTS13 WW2BEG1 ER1BEG2 ER1BEG3 BYP_ALT6 BYP6 CLBLM_M_DX }   [get_nets {h_counter[7]_i_1_n_0}]
set_property ROUTE  { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1  { IMUX35 CLBLM_M_C6 }  IMUX18 CLBLM_M_B2 }   [get_nets {h_counter[7]_i_2_n_0}]
set_property ROUTE  { CLBLM_M_BMUX CLBLM_LOGIC_OUTS21 SR1BEG_S0 IMUX10 CLBLM_L_A4 }   [get_nets {h_counter[9]_i_2_n_0}]
set_property ROUTE  { CLBLM_M_D CLBLM_M_DMUX CLBLM_LOGIC_OUTS23 IMUX3 CLBLM_L_A2 }   [get_nets {h_counter[9]_i_3_n_0}]
set_property ROUTE  { CLBLM_M_AMUX CLBLM_LOGIC_OUTS20 IMUX44 CLBLM_M_D4 }   [get_nets {h_counter[9]_i_4_n_0}]
set_property ROUTE  { CLBLM_M_C CLBLM_LOGIC_OUTS14 SR1BEG3 IMUX47 CLBLM_M_D5 }   [get_nets {h_counter[9]_i_5_n_0}]
set_property ROUTE  { CLBLM_M_B CLBLM_LOGIC_OUTS13 SW6BEG1 NL1BEG1 FAN_ALT4 FAN_BOUNCE4 FAN_ALT0 FAN0 CLBLM_M_AI }   [get_nets {hs_gen}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 BYP_ALT5 BYP5 CLBLM_L_BX }   [get_nets {pixel_x_d[0]}]
set_property ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0 WL1BEG_N3 NL1BEG_N3 EL1BEG2 BYP_ALT2 BYP2 CLBLM_L_CX }   [get_nets {pixel_x_d[1]}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4 NL1BEG_N3 NR1BEG3 NR1BEG3 BYP_ALT7 BYP7 CLBLM_L_DX }   [get_nets {pixel_x_d[2]}]
set_property ROUTE  { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { NR1BEG1 IMUX19 CLBLM_L_B2 }  NL1BEG0 IMUX0 CLBLM_L_A3 }   [get_nets {pixel_x_dd[0]}]
set_property ROUTE  { CLBLM_L_CQ CLBLM_LOGIC_OUTS2 NR1BEG2  { IMUX5 CLBLM_L_A6 }  IMUX13 CLBLM_L_B6 }   [get_nets {pixel_x_dd[1]}]
set_property ROUTE  { CLBLM_L_DQ CLBLM_LOGIC_OUTS3 NL1BEG2 FAN_ALT7 FAN_BOUNCE7 BYP_ALT0 BYP0 CLBLM_L_AX }   [get_nets {pixel_x_dd[2]}]
set_property ROUTE  { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { IMUX11 CLBLM_M_A4 }   { NR1BEG1  { GFAN1 IMUX29 CLBLM_M_C2 }   { IMUX2 CLBLM_M_A2 }   { IMUX18 CLBLM_M_B2 }  NN2BEG1 BYP_ALT1 BYP1 CLBLM_M_AX }  IMUX19 CLBLM_L_B2 }   [get_nets {pixel_x_gen[0]}]
set_property ROUTE  { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17  { NR1BEG3  { IMUX7 CLBLM_M_A1 }   { IMUX31 CLBLM_M_C5 }   { IMUX15 CLBLM_M_B1 }  NE2BEG3 WR1BEG_S0 BYP_ALT0 BYP0 CLBLM_L_AX }  FAN_ALT1 FAN_BOUNCE1 IMUX2 CLBLM_M_A2 }   [get_nets {pixel_x_gen[1]}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4 NR1BEG0  { IMUX32 CLBLM_M_C1 }   { BYP_ALT1 BYP1 CLBLM_M_AX }   { IMUX1 CLBLM_M_A3 }  IMUX17 CLBLM_M_B3 }   [get_nets {pixel_x_gen[2]}]
set_property ROUTE  { CLBLM_M_BQ CLBLM_LOGIC_OUTS5  { NE2BEG1  { WR1BEG2 IMUX28 CLBLM_M_C4 }  NR1BEG1  { IMUX_L26 BRAM_IMUX_ADDRBWRADDRU3 BRAM_ADDRBWRADDRU3 BRAM_FIFO36_ADDRBWRADDRU3 }  IMUX_L34 BRAM_IMUX_ADDRBWRADDRL3 BRAM_ADDRBWRADDRL3 BRAM_FIFO36_ADDRBWRADDRL3 }  NL1BEG0  { IMUX8 CLBLM_M_A5 }  IMUX24 CLBLM_M_B5 }   [get_nets {pixel_x_gen[3]}]
set_property ROUTE  { CLBLM_M_CMUX CLBLM_LOGIC_OUTS22 SR1BEG1  { IMUX27 CLBLM_M_B4 }  ER1BEG2 NR1BEG2  { IMUX_L37 BRAM_IMUX_ADDRBWRADDRL4 BRAM_ADDRBWRADDRL4 BRAM_FIFO36_ADDRBWRADDRL4 }   { IMUX_L29 BRAM_IMUX_ADDRBWRADDRU4 BRAM_ADDRBWRADDRU4 BRAM_FIFO36_ADDRBWRADDRU4 }   { WR1BEG3  { IMUX7 CLBLM_M_A1 }  IMUX15 CLBLM_M_B1 }  NW2BEG2  { SR1BEG2 IMUX22 CLBLM_M_C3 }  IMUX11 CLBLM_M_A4 }   [get_nets {pixel_x_gen[4]}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4  { NR1BEG0  { IMUX32 CLBLM_M_C1 }   { IMUX17 CLBLM_M_B3 }   { IMUX1 CLBLM_M_A3 }  NN2BEG0 NL1BEG_N3 EL1BEG2  { IMUX_L28 BRAM_IMUX_ADDRBWRADDRU5 BRAM_ADDRBWRADDRU5 BRAM_FIFO36_ADDRBWRADDRU5 }  IMUX_L36 BRAM_IMUX_ADDRBWRADDRL5 BRAM_ADDRBWRADDRL5 BRAM_FIFO36_ADDRBWRADDRL5 }   { IMUX1 CLBLM_M_A3 }   { NL1BEG_N3 IMUX29 CLBLM_M_C2 }  IMUX17 CLBLM_M_B3 }   [get_nets {pixel_x_gen[5]}]
set_property ROUTE  { CLBLM_M_CQ CLBLM_LOGIC_OUTS6  { NE2BEG2 BYP_ALT2 BYP_BOUNCE2  { IMUX_L32 BRAM_IMUX_ADDRBWRADDRL6 BRAM_ADDRBWRADDRL6 BRAM_FIFO36_ADDRBWRADDRL6 }  IMUX_L24 BRAM_IMUX_ADDRBWRADDRU6 BRAM_ADDRBWRADDRU6 BRAM_FIFO36_ADDRBWRADDRU6 }   { SR1BEG3  { IMUX31 CLBLM_M_C5 }   { IMUX24 CLBLM_M_B5 }   { IMUX15 CLBLM_M_B1 }  IMUX7 CLBLM_M_A1 }   { IMUX29 CLBLM_M_C2 }  IMUX45 CLBLM_M_D2 }   [get_nets {pixel_x_gen[6]}]
set_property ROUTE  { CLBLM_M_DQ CLBLM_LOGIC_OUTS7  { SL1BEG3  { SR1BEG_S0  { IMUX18 CLBLM_M_B2 }  IMUX2 CLBLM_M_A2 }  IMUX22 CLBLM_M_C3 }   { SW2BEG3 NL1BEG_N3  { EL1BEG2 IMUX27 CLBLM_M_B4 }  NE2BEG3  { IMUX6 CLBLM_L_A1 }  NL1BEG2 EL1BEG1  { IMUX_L33 BRAM_IMUX_ADDRBWRADDRL7 BRAM_ADDRBWRADDRL7 BRAM_FIFO36_ADDRBWRADDRL7 }  IMUX_L25 BRAM_IMUX_ADDRBWRADDRU7 BRAM_ADDRBWRADDRU7 BRAM_FIFO36_ADDRBWRADDRU7 }  IMUX38 CLBLM_M_D3 }   [get_nets {pixel_x_gen[7]}]
set_property ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0  { IMUX8 CLBLM_M_A5 }   { NL1BEG_N3  { NL1BEG2 IMUX3 CLBLM_L_A2 }  EL1BEG2  { IMUX_L36 BRAM_IMUX_ADDRBWRADDRL8 BRAM_ADDRBWRADDRL8 BRAM_FIFO36_ADDRBWRADDRL8 }   { IMUX_L28 BRAM_IMUX_ADDRBWRADDRU8 BRAM_ADDRBWRADDRU8 BRAM_FIFO36_ADDRBWRADDRU8 }  SL1BEG2 WL1BEG1  { IMUX35 CLBLM_M_C6 }  IMUX11 CLBLM_M_A4 }   { SL1BEG0 IMUX24 CLBLM_M_B5 }  IMUX0 CLBLM_L_A3 }   [get_nets {pixel_x_gen[8]}]
set_property ROUTE  { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16  { NR1BEG2 NE2BEG2  { IMUX_L35 BRAM_IMUX_ADDRBWRADDRL9 BRAM_ADDRBWRADDRL9 BRAM_FIFO36_ADDRBWRADDRL9 }   { IMUX_L27 BRAM_IMUX_ADDRBWRADDRU9 BRAM_ADDRBWRADDRU9 BRAM_FIFO36_ADDRBWRADDRU9 }  SL1BEG2 SW2BEG2 IMUX6 CLBLM_L_A1 }   { SL1BEG2  { IMUX4 CLBLM_M_A6 }   { IMUX28 CLBLM_M_C4 }  IMUX12 CLBLM_M_B6 }  NL1BEG1  { IMUX9 CLBLM_L_A5 }  BYP_ALT4 BYP_BOUNCE4 IMUX22 CLBLM_M_C3 }   [get_nets {pixel_x_gen[9]}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4  { NL1BEG_N3  { NL1BEG2  { IMUX11 CLBLM_M_A4 }  NW2BEG2 NN2BEG2 IMUX_L21 BRAM_IMUX_ADDRARDADDRL4 BRAM_ADDRARDADDRL4 BRAM_FIFO18_ADDRARDADDR3 }  IMUX22 CLBLM_M_C3 }   { NR1BEG0 IMUX17 CLBLM_M_B3 }   { SL1BEG0 IMUX32 CLBLM_M_C1 }   { IMUX1 CLBLM_M_A3 }  IMUX17 CLBLM_M_B3 }   [get_nets {pixel_y_gen[0]}]
set_property ROUTE  { CLBLM_M_BQ CLBLM_LOGIC_OUTS5  { SR1BEG2 IMUX45 CLBLM_M_D2 }   { SL1BEG1  { SL1BEG1  { WW2BEG1 NN6BEG2 NE2BEG2 IMUX_L20 BRAM_IMUX_ADDRARDADDRL5 BRAM_ADDRARDADDRL5 BRAM_FIFO18_ADDRARDADDR4 }  IMUX35 CLBLM_M_C6 }   { IMUX18 CLBLM_M_B2 }  IMUX35 CLBLM_M_C6 }   { IMUX2 CLBLM_M_A2 }  IMUX18 CLBLM_M_B2 }   [get_nets {pixel_y_gen[1]}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4  { NW6BEG0 NE2BEG0 IMUX_L16 BRAM_IMUX_ADDRARDADDRL6 BRAM_ADDRARDADDRL6 BRAM_FIFO18_ADDRARDADDR5 }   { SR1BEG1  { SR1BEG2 IMUX29 CLBLM_M_C2 }   { IMUX28 CLBLM_M_C4 }   { IMUX44 CLBLM_M_D4 }  IMUX27 CLBLM_M_B4 }  IMUX1 CLBLM_M_A3 }   [get_nets {pixel_y_gen[2]}]
set_property ROUTE  { CLBLM_M_AMUX CLBLM_LOGIC_OUTS20  { NW6BEG2 NL1BEG1 EL1BEG0 IMUX_L17 BRAM_IMUX_ADDRARDADDRL7 BRAM_ADDRARDADDRL7 BRAM_FIFO18_ADDRARDADDR6 }   { SR1BEG3  { IMUX47 CLBLM_M_D5 }   { IMUX15 CLBLM_M_B1 }   { IMUX8 CLBLM_M_A5 }  IMUX31 CLBLM_M_C5 }  SS2BEG2 IMUX45 CLBLM_M_D2 }   [get_nets {pixel_y_gen[3]}]
set_property ROUTE  { CLBLM_M_BQ CLBLM_LOGIC_OUTS5  { WR1BEG2  { IMUX_L36 BRAM_IMUX_ADDRBWRADDRL10 BRAM_ADDRBWRADDRL10 BRAM_FIFO36_ADDRBWRADDRL10 }  IMUX_L28 BRAM_IMUX_ADDRBWRADDRU10 BRAM_ADDRBWRADDRU10 BRAM_FIFO36_ADDRBWRADDRU10 }  FAN_ALT2 FAN_BOUNCE2  { IMUX24 CLBLM_M_B5 }   { IMUX32 CLBLM_M_C1 }   { IMUX22 CLBLM_M_C3 }  IMUX40 CLBLM_M_D1 }   [get_nets {pixel_y_gen[4]}]
set_property ROUTE  { CLBLM_M_CQ CLBLM_LOGIC_OUTS6  { WL1BEG1 SR1BEG2  { IMUX_L38 BRAM_IMUX_ADDRBWRADDRL11 BRAM_ADDRBWRADDRL11 BRAM_FIFO36_ADDRBWRADDRL11 }   { IMUX_L30 BRAM_IMUX_ADDRBWRADDRU11 BRAM_ADDRBWRADDRU11 BRAM_FIFO36_ADDRBWRADDRU11 }  ER1BEG3  { FAN_ALT3 FAN_BOUNCE3  { IMUX27 CLBLM_M_B4 }  IMUX11 CLBLM_M_A4 }  IMUX47 CLBLM_M_D5 }  IMUX29 CLBLM_M_C2 }   [get_nets {pixel_y_gen[5]}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4  { NN2BEG0 WR1BEG1 BYP_ALT1 BYP_BOUNCE1  { IMUX_L37 BRAM_IMUX_ADDRBWRADDRL12 BRAM_ADDRBWRADDRL12 BRAM_FIFO36_ADDRBWRADDRL12 }  IMUX_L29 BRAM_IMUX_ADDRBWRADDRU12 BRAM_ADDRBWRADDRU12 BRAM_FIFO36_ADDRBWRADDRU12 }   { NL1BEG_N3 IMUX38 CLBLM_M_D3 }   { IMUX17 CLBLM_M_B3 }  IMUX1 CLBLM_M_A3 }   [get_nets {pixel_y_gen[6]}]
set_property ROUTE  { CLBLM_M_AMUX CLBLM_LOGIC_OUTS20  { WW2BEG2 ER1BEG3  { IMUX_L39 BRAM_IMUX_ADDRBWRADDRL13 BRAM_ADDRBWRADDRL13 BRAM_FIFO36_ADDRBWRADDRL13 }  IMUX_L31 BRAM_IMUX_ADDRBWRADDRU13 BRAM_ADDRBWRADDRU13 BRAM_FIFO36_ADDRBWRADDRU13 }   { SR1BEG3  { IMUX8 CLBLM_M_A5 }  IMUX24 CLBLM_M_B5 }  IMUX28 CLBLM_M_C4 }   [get_nets {pixel_y_gen[7]}]
set_property ROUTE  { CLBLM_M_BQ CLBLM_LOGIC_OUTS5  { NL1BEG0 NW2BEG0 NL1BEG_N3  { IMUX_L30 BRAM_IMUX_ADDRBWRADDRU14 BRAM_ADDRBWRADDRU14 BRAM_FIFO36_ADDRBWRADDRU14 }  IMUX_L38 BRAM_IMUX_ADDRBWRADDRL14 BRAM_ADDRBWRADDRL14 BRAM_FIFO36_ADDRBWRADDRL14 }   { FAN_ALT2 FAN_BOUNCE2 IMUX40 CLBLM_M_D1 }  IMUX18 CLBLM_M_B2 }   [get_nets {pixel_y_gen[8]}]
set_property ROUTE  { CLBLM_M_AMUX CLBLM_LOGIC_OUTS20  { BYP_ALT2 BYP_BOUNCE2 IMUX38 CLBLM_M_D3 }   { WW2BEG2 IMUX5 CLBLM_L_A6 }  SR1BEG3  { IMUX31 CLBLM_M_C5 }  IMUX8 CLBLM_M_A5 }   [get_nets {pixel_y_gen[9]}]
set_property ROUTE  { IOB_IBUF1 LIOI_I1 LIOI_ILOGIC1_D IOI_ILOGIC1_O IOI_LOGIC_OUTS18_0 INT_INTERFACE_LOGIC_OUTS_L18 EE4BEG0 NN2BEG0 EE2BEG0 IMUX_L16 BRAM_FIFO36_DIADIL0 }   [get_nets {sw_IBUF[0]}]
set_property ROUTE  { IOB_IBUF0 LIOI_I0 LIOI_ILOGIC0_D IOI_ILOGIC0_O IOI_LOGIC_OUTS18_1 INT_INTERFACE_LOGIC_OUTS_L18 EE4BEG0 EE2BEG0 NR1BEG0 IMUX_L8 BRAM_FIFO36_DIADIU0 }   [get_nets {sw_IBUF[1]}]
set_property ROUTE  { IOB_IBUF1 LIOI_I1 LIOI_ILOGIC1_D IOI_ILOGIC1_O IOI_LOGIC_OUTS18_0 INT_INTERFACE_LOGIC_OUTS_L18 SE2BEG0 EE4BEG0 ER1BEG1 IMUX_L26 BRAM_FIFO36_DIADIL1 }   [get_nets {sw_IBUF[2]}]
set_property ROUTE  { IOB_IBUF0 LIOI_I0 LIOI_ILOGIC0_D IOI_ILOGIC0_O IOI_LOGIC_OUTS18_1 INT_INTERFACE_LOGIC_OUTS_L18 EE4BEG0 EE2BEG0 NR1BEG0 IMUX_L40 BRAM_FIFO36_DIADIU1 }   [get_nets {sw_IBUF[3]}]
set_property ROUTE  { IOB_IBUF1 LIOI_I1 LIOI_ILOGIC1_D IOI_ILOGIC1_O IOI_LOGIC_OUTS18_0 INT_INTERFACE_LOGIC_OUTS_L18 EE4BEG0 EL1BEG_N3 EL1BEG2 SS2BEG2 IMUX_L28 BRAM_FIFO36_DIADIL2 }   [get_nets {sw_IBUF[4]}]
set_property ROUTE  { IOB_IBUF0 LIOI_I0 LIOI_ILOGIC0_D IOI_ILOGIC0_O IOI_LOGIC_OUTS18_1 INT_INTERFACE_LOGIC_OUTS_L18 EE4BEG0 ER1BEG1 SE2BEG1 IMUX_L42 BRAM_FIFO36_DIADIU2 }   [get_nets {sw_IBUF[5]}]
set_property ROUTE  { IOB_IBUF1 LIOI_I1 LIOI_ILOGIC1_D IOI_ILOGIC1_O IOI_LOGIC_OUTS18_0 INT_INTERFACE_LOGIC_OUTS_L18 SE6BEG0 EE2BEG0 SE2BEG0 EL1BEG_N3 NR1BEG3 IMUX_L30 BRAM_FIFO36_DIADIL3 }   [get_nets {sw_IBUF[6]}]
set_property ROUTE  { IOB_IBUF0 LIOI_I0 LIOI_ILOGIC0_D IOI_ILOGIC0_O IOI_LOGIC_OUTS18_1 INT_INTERFACE_LOGIC_OUTS_L18 EE4BEG0 EL1BEG_N3 EL1BEG2 SS2BEG2 IMUX_L44 BRAM_FIFO36_DIADIU3 }   [get_nets {sw_IBUF[7]}]
set_property ROUTE  { CLBLM_M_C CLBLM_LOGIC_OUTS14 IMUX44 CLBLM_M_D4 }   [get_nets {v_counter[9]_i_3_n_0}]
set_property ROUTE  { CLBLM_M_D CLBLM_LOGIC_OUTS15 NR1BEG3  { NR1BEG3 IMUX7 CLBLM_M_A1 }  IMUX7 CLBLM_M_A1 }   [get_nets {v_counter[9]_i_4_n_0}]
set_property ROUTE  { CLBLM_M_BMUX CLBLM_LOGIC_OUTS21  { SL1BEG3  { IMUX15 CLBLM_M_B1 }  IMUX7 CLBLM_M_A1 }  SR1BEG_S0 IMUX2 CLBLM_M_A2 }   [get_nets {v_counter[9]_i_5_n_0}]
set_property ROUTE  { CLBLM_M_BMUX CLBLM_LOGIC_OUTS21  { NL1BEG2  { IMUX43 CLBLM_M_D6 }  IMUX11 CLBLM_M_A4 }  WR1BEG_S0 WR1BEG1 IMUX10 CLBLM_L_A4 }   [get_nets {v_counter[9]_i_6_n_0}]
set_property ROUTE  { CLBLM_M_C CLBLM_LOGIC_OUTS14 IMUX44 CLBLM_M_D4 }   [get_nets {v_counter[9]_i_7_n_0}]
set_property ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0 WW4BEG0 SW6BEG3 SL1BEG3  { SL1BEG3  { SL1BEG3  { SL1BEG3  { SL1BEG3  { SL1BEG3  { SL1BEG3  { SL1BEG3  { SS2BEG3  { SL1BEG3  { SL1BEG3  { SL1BEG3 SR1BEG_S0 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }  SR1BEG_S0 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }  SR1BEG_S0 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }  SR1BEG_S0 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }  SR1BEG_S0 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }  SR1BEG_S0 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }  SR1BEG_S0 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }  SR1BEG_S0 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }  SR1BEG_S0 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }  SR1BEG_S0 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }  SR1BEG_S0 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }  SR1BEG_S0 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }   [get_nets {vgaBlue_OBUF[0]}]
set_property ROUTE  { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SS2BEG2 SL1BEG2 FAN_ALT7 FAN_BOUNCE7 IMUX0 CLBLM_L_A3 }   [get_nets {vgaRed_reg[3]_i_2_n_0}]
set_property ROUTE  { CLBLM_M_D CLBLM_LOGIC_OUTS15 SW6BEG3 SL1BEG3 WW2BEG3 SR1BEG_S0 FAN_ALT2 FAN2 CLBLM_M_BI }   [get_nets {vs_gen}]
set_property ROUTE  { CLBLM_M_A CLBLM_LOGIC_OUTS12 BYP_ALT0 BYP_BOUNCE0 BYP_ALT5 BYP5 CLBLM_L_BX }   [get_nets {vt/h_counter[1]}]
set_property ROUTE  { CLBLM_M_BMUX CLBLM_LOGIC_OUTS21 SR1BEG_S0 SL1BEG0 BYP_ALT1 BYP1 CLBLM_M_AX }   [get_nets {vt/h_counter[2]}]
set_property ROUTE  { CLBLM_M_CMUX CLBLM_LOGIC_OUTS22 SW2BEG0 ER1BEG1 BYP_ALT4 BYP4 CLBLM_M_BX }   [get_nets {vt/h_counter[3]}]
set_property ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0  { NE2BEG0  { NW2BEG0 FAN_ALT3 FAN_BOUNCE3 FAN_ALT7 FAN7 CLBLM_M_CE }  WR1BEG1 FAN_ALT6 FAN6 CLBLM_L_CE }   { BYP_ALT0 BYP_BOUNCE0 FAN_ALT7 FAN7 CLBLM_M_CE }   { IMUX40 CLBLM_M_D1 }  IMUX0 CLBLM_L_A3 }   [get_nets {vt/pixel_en}]
set_property ROUTE  { CLBLM_M_D CLBLM_LOGIC_OUTS15 ER1BEG_S0 ER1BEG1  { NR1BEG1  { NR1BEG1 GFAN1 FAN_ALT7 FAN7 CLBLM_M_CE }  GFAN1 FAN_ALT7 FAN7 CLBLM_M_CE }  FAN_ALT7 FAN7 CLBLM_M_CE }   [get_nets {vt/v_counter0}]
