spin_lock_init	,	F_22
_dmac_addr_index	,	F_11
channel	,	V_20
S6_DMA_INT0_OVER	,	V_30
S6_DMA_CMONCHUNK	,	V_9
S6_DMA_DSTSKIP	,	V_14
m0end	,	V_42
S6_REG_LMSDMA	,	V_49
s32	,	T_2
u32	,	T_1
invalidate_dcache_unaligned	,	F_8
tmp	,	V_22
s6dmac_ctrl	,	V_18
lock	,	V_19
decr	,	V_13
ret	,	V_21
m0start	,	V_41
S6_MEM_AUX	,	V_63
S6_DMA_TERMCNTIRQCLR	,	V_24
S6_DMA_INT0_UNDER	,	V_31
S6_DMA_MASTERERRINFO	,	V_33
dmac_master	,	F_23
S6_DMA_INTCLEAR1	,	V_38
S6_REG_NIDMA	,	V_55
spin_unlock_irqrestore	,	F_14
S6_DMA_INTCLEAR0	,	V_32
S6_DPDMA_NB	,	V_58
size	,	V_5
s6dmac_put_fifo	,	F_9
spin_lock_irqsave	,	F_12
s6_dmac_init	,	F_24
S6_DMA_INT1_MASTER	,	V_36
s6dmac_release_chan	,	F_18
xtensa_need_invalidate_dma_destination	,	F_7
DMA_CHNL	,	F_4
S6_DMA_INT1_CHANNEL	,	V_34
S6_MEM_PCIE_APER	,	V_52
S6_DMA_PENDCNTIRQCLR	,	V_26
S6_HIFDMA_NB	,	V_61
S6_NIDMA_NB	,	V_56
dmac	,	V_1
dst	,	V_4
S6_DMAC_INDEX	,	F_21
S6_DMA_SRCSKIP	,	V_11
flags	,	V_16
chunk	,	V_8
S6_DMA_PENDCNTIRQSTAT	,	V_25
S6_REG_DP	,	V_59
skip	,	V_10
chan_nb	,	V_40
S6_REG_HIFDMA	,	V_60
S6_REG_DPDMA	,	V_57
s6dmac_put_fifo_cache	,	F_1
S6_DMA_INTRAW1	,	V_37
S6_DMA_INTRAW0	,	V_29
m1start	,	V_43
S6_DMA_TERMCNTIRQSTAT	,	V_23
S6_DMA_MASTER1START	,	V_47
_s6dmac_disable_error_irqs	,	F_13
dmac_init	,	F_20
s6dmac_disable_chan	,	F_19
S6_LMSDMA_NB	,	V_50
S6_MEM_GMAC	,	V_54
S6_DMA_INT1_MASTER_MASK	,	V_39
S6_DMA_MASTER0END	,	V_46
S6_MEM_PCIE_CFG	,	V_62
mask	,	V_15
m1end	,	V_44
S6_DMA_MASTER1END	,	V_48
readl	,	F_3
spinl	,	V_17
u8	,	T_5
src	,	V_3
max	,	F_5
writel	,	F_16
xtensa_need_flush_dma_source	,	F_2
s6dmac_int_sources	,	F_15
S6_DMA_MASTERERR_CHAN_MASK	,	V_35
gaps	,	V_12
spinlock_t	,	T_3
S6_DMA_LOWWMRKIRQSTAT	,	V_27
flush_dcache_unaligned	,	F_6
S6_MEM_EFI	,	V_53
s6dmac_disable_error_irqs	,	F_10
__init	,	T_4
S6_DMA_MASTER0START	,	V_45
S6_DMA_LOWWMRKIRQCLR	,	V_28
S6_MEM_DDR	,	V_51
chan	,	V_2
S6_DMA_MASTERERR_CHAN	,	F_17
base	,	V_6
span	,	V_7
