NewQuestion,MS
Title,SR vs. D Latch
QuestionText,Which of the following are true about SR latches and D latches? Select all that apply.,NOT HTML
Points,10
Difficulty,1
OPTION,1,A D latch is built by adding an enable input to an SR latch,HTML
OPTION,0,"In a D latch, the output is a function of the current input only",HTML
OPTION,0,"SR latches are combinational units, while D latches are memory units",HTML
OPTION,1,D latches lock the value of the data input when the enable goes low,HTML
OPTION,1,Latches are commonly implemented in real circuitry using NOR and NAND gates,HTML


NewQuestion,MS
Title,SR vs. D Latch
QuestionText,Which of the following are true about SR latches and D latches? Select all that apply.,NOT HTML
Points,10
Difficulty,1
OPTION,0,An SR latch is built by adding an enable input to a D latch,HTML
OPTION,1,Latches can have unknown/undefined output even when there is no delay,HTML
OPTION,1,A D latch is built by adding an enable input to an SR latch,HTML
OPTION,0,"In an SR latch, the output is a function of the current input only",HTML
OPTION,1,SR latches and D latches are both memory units,HTML


NewQuestion,MS
Title,SR vs. D Latch
QuestionText,Which of the following are true about SR latches and D latches? Select all that apply.,NOT HTML
Points,10
Difficulty,1
OPTION,1,SR latches set their output to 1 when S goes high,HTML
OPTION,0,SR latches and D latches are both combinational logic units,HTML
OPTION,1,SR latches and D latches are both memory units,HTML
OPTION,1,Latches are commonly implemented in real circuitry using NOR and NAND gates,HTML
OPTION,0,D latches lock the value of the data input when the enable goes high,HTML


NewQuestion,MS
Title,SR vs. D Latch
QuestionText,Which of the following are true about SR latches and D latches? Select all that apply.,NOT HTML
Points,10
Difficulty,1
OPTION,0,An SR latch is built by adding an enable input to a D latch,HTML
OPTION,1,SR latches and D latches are both memory units,HTML
OPTION,0,D latches lock the value of the data input when the enable goes high,HTML
OPTION,1,Latches can have unknown/undefined output even when there is no delay,HTML
OPTION,1,SR latches set their output to 1 when S goes high,HTML


NewQuestion,MS
Title,SR vs. D Latch
QuestionText,Which of the following are true about SR latches and D latches? Select all that apply.,NOT HTML
Points,10
Difficulty,1
OPTION,1,D latches lock the value of the data input when the enable goes low,HTML
OPTION,0,SR latches and D latches are both combinational logic units,HTML
OPTION,0,SR latches reset their output to 0 when R goes low,HTML
OPTION,0,An SR latch is built by adding an enable input to a D latch,HTML
OPTION,1,A D latch is built by adding an enable input to an SR latch,HTML


NewQuestion,MS
Title,SR vs. D Latch
QuestionText,Which of the following are true about SR latches and D latches? Select all that apply.,NOT HTML
Points,10
Difficulty,1
OPTION,0,D latches lock the value of the data input when the enable goes high,HTML
OPTION,1,SR latches set their output to 1 when S goes high,HTML
OPTION,0,"SR latches are combinational units, while D latches are memory units",HTML
OPTION,1,SR latches and D latches are both memory units,HTML
OPTION,0,SR latches and D latches are both combinational logic units,HTML


NewQuestion,MS
Title,SR vs. D Latch
QuestionText,Which of the following are true about SR latches and D latches? Select all that apply.,NOT HTML
Points,10
Difficulty,1
OPTION,1,D latches lock the value of the data input when the enable goes low,HTML
OPTION,0,SR latches and D latches are both combinational logic units,HTML
OPTION,1,A D latch is built by adding an enable input to an SR latch,HTML
OPTION,1,SR latches set their output to 1 when S goes high,HTML
OPTION,1,Latches can have unknown/undefined output even when there is no delay,HTML


NewQuestion,MS
Title,SR vs. D Latch
QuestionText,Which of the following are true about SR latches and D latches? Select all that apply.,NOT HTML
Points,10
Difficulty,1
OPTION,0,"SR latches are combinational units, while D latches are memory units",HTML
OPTION,0,An SR latch is built by adding an enable input to a D latch,HTML
OPTION,1,Latches can have unknown/undefined output even when there is no delay,HTML
OPTION,1,SR latches and D latches are both memory units,HTML
OPTION,1,SR latches set their output to 1 when S goes high,HTML


NewQuestion,MS
Title,SR vs. D Latch
QuestionText,Which of the following are true about SR latches and D latches? Select all that apply.,NOT HTML
Points,10
Difficulty,1
OPTION,1,SR latches and D latches are both memory units,HTML
OPTION,1,A D latch is built by adding an enable input to an SR latch,HTML
OPTION,0,"SR latches are combinational units, while D latches are memory units",HTML
OPTION,0,SR latches reset their output to 0 when R goes low,HTML
OPTION,0,D latches lock the value of the data input when the enable goes high,HTML


NewQuestion,MS
Title,SR vs. D Latch
QuestionText,Which of the following are true about SR latches and D latches? Select all that apply.,NOT HTML
Points,10
Difficulty,1
OPTION,0,SR latches reset their output to 0 when R goes low,HTML
OPTION,0,D latches lock the value of the data input when the enable goes high,HTML
OPTION,1,Latches are commonly implemented in real circuitry using NOR and NAND gates,HTML
OPTION,0,"In an SR latch, the output is a function of the current input only",HTML
OPTION,1,Latches can have unknown/undefined output even when there is no delay,HTML


