Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Fri Nov 03 19:21:37 2017
| Host         : DESKTOP-1HN8OHR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file AUDIO_FX_TOP_timing_summary_routed.rpt -rpx AUDIO_FX_TOP_timing_summary_routed.rpx
| Design       : AUDIO_FX_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1944 register/latch pins with no clock driven by root clock pin: TOGGLE_DELAY_TIME[0] (HIGH)

 There are 1944 register/latch pins with no clock driven by root clock pin: TOGGLE_DELAY_TIME[1] (HIGH)

 There are 1944 register/latch pins with no clock driven by root clock pin: cd1000/nolabel_line31/CLKVAR_reg/C (HIGH)

 There are 1944 register/latch pins with no clock driven by root clock pin: cd250/nolabel_line31/CLKVAR_reg/C (HIGH)

 There are 1944 register/latch pins with no clock driven by root clock pin: cd500/nolabel_line31/CLKVAR_reg/C (HIGH)

 There are 1944 register/latch pins with no clock driven by root clock pin: cd750/nolabel_line31/CLKVAR_reg/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: clk16/nolabel_line31/CLKVAR_reg/C (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: clk20k/CLK20K_reg/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: clk3/nolabel_line31/CLKVAR_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk50m/CLK50M_reg/C (HIGH)

 There are 59 register/latch pins with no clock driven by root clock pin: clk700/nolabel_line31/CLKVAR_reg/C (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: keyboard/CLK50MHZ_reg/C (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: keyboard/uut/db_clk/O_reg/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: keyboard/uut/keycode_reg[0]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: keyboard/uut/keycode_reg[1]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: keyboard/uut/keycode_reg[2]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: keyboard/uut/keycode_reg[3]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: keyboard/uut/keycode_reg[4]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: keyboard/uut/keycode_reg[5]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: keyboard/uut/keycode_reg[6]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: keyboard/uut/keycode_reg[7]/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: u1/sclk_reg/C (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: u2/clk_counter_reg[0]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2190 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.925        0.000                      0                 1390        0.245        0.000                      0                 1390        4.500        0.000                       0                   708  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.925        0.000                      0                 1390        0.245        0.000                      0                 1390        4.500        0.000                       0                   708  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.925ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.925ns  (required time - arrival time)
  Source:                 clk20k/COUNT_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk20k/COUNT_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.610ns  (logic 1.076ns (23.338%)  route 3.534ns (76.662%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=707, routed)         1.564     5.085    clk20k/CLK_IBUF_BUFG
    SLICE_X35Y43         FDRE                                         r  clk20k/COUNT_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  clk20k/COUNT_reg[24]/Q
                         net (fo=2, routed)           0.826     6.367    clk20k/COUNT_reg_n_1_[24]
    SLICE_X34Y45         LUT4 (Prop_lut4_I1_O)        0.124     6.491 f  clk20k/COUNT[31]_i_12/O
                         net (fo=1, routed)           0.462     6.953    clk20k/COUNT[31]_i_12_n_1
    SLICE_X33Y43         LUT5 (Prop_lut5_I4_O)        0.124     7.077 f  clk20k/COUNT[31]_i_11/O
                         net (fo=1, routed)           0.405     7.481    clk20k/COUNT[31]_i_11_n_1
    SLICE_X33Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.605 f  clk20k/COUNT[31]_i_8/O
                         net (fo=1, routed)           0.429     8.035    clk20k/COUNT[31]_i_8_n_1
    SLICE_X33Y40         LUT6 (Prop_lut6_I0_O)        0.124     8.159 f  clk20k/COUNT[31]_i_4/O
                         net (fo=2, routed)           0.458     8.616    clk20k/COUNT[31]_i_4_n_1
    SLICE_X33Y39         LUT2 (Prop_lut2_I1_O)        0.124     8.740 r  clk20k/COUNT[31]_i_1__0/O
                         net (fo=31, routed)          0.955     9.696    clk20k/COUNT[31]_i_1__0_n_1
    SLICE_X35Y43         FDRE                                         r  clk20k/COUNT_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=707, routed)         1.444    14.785    clk20k/CLK_IBUF_BUFG
    SLICE_X35Y43         FDRE                                         r  clk20k/COUNT_reg[21]/C
                         clock pessimism              0.300    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X35Y43         FDRE (Setup_fdre_C_R)       -0.429    14.621    clk20k/COUNT_reg[21]
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                          -9.696    
  -------------------------------------------------------------------
                         slack                                  4.925    

Slack (MET) :             4.925ns  (required time - arrival time)
  Source:                 clk20k/COUNT_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk20k/COUNT_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.610ns  (logic 1.076ns (23.338%)  route 3.534ns (76.662%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=707, routed)         1.564     5.085    clk20k/CLK_IBUF_BUFG
    SLICE_X35Y43         FDRE                                         r  clk20k/COUNT_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  clk20k/COUNT_reg[24]/Q
                         net (fo=2, routed)           0.826     6.367    clk20k/COUNT_reg_n_1_[24]
    SLICE_X34Y45         LUT4 (Prop_lut4_I1_O)        0.124     6.491 f  clk20k/COUNT[31]_i_12/O
                         net (fo=1, routed)           0.462     6.953    clk20k/COUNT[31]_i_12_n_1
    SLICE_X33Y43         LUT5 (Prop_lut5_I4_O)        0.124     7.077 f  clk20k/COUNT[31]_i_11/O
                         net (fo=1, routed)           0.405     7.481    clk20k/COUNT[31]_i_11_n_1
    SLICE_X33Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.605 f  clk20k/COUNT[31]_i_8/O
                         net (fo=1, routed)           0.429     8.035    clk20k/COUNT[31]_i_8_n_1
    SLICE_X33Y40         LUT6 (Prop_lut6_I0_O)        0.124     8.159 f  clk20k/COUNT[31]_i_4/O
                         net (fo=2, routed)           0.458     8.616    clk20k/COUNT[31]_i_4_n_1
    SLICE_X33Y39         LUT2 (Prop_lut2_I1_O)        0.124     8.740 r  clk20k/COUNT[31]_i_1__0/O
                         net (fo=31, routed)          0.955     9.696    clk20k/COUNT[31]_i_1__0_n_1
    SLICE_X35Y43         FDRE                                         r  clk20k/COUNT_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=707, routed)         1.444    14.785    clk20k/CLK_IBUF_BUFG
    SLICE_X35Y43         FDRE                                         r  clk20k/COUNT_reg[22]/C
                         clock pessimism              0.300    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X35Y43         FDRE (Setup_fdre_C_R)       -0.429    14.621    clk20k/COUNT_reg[22]
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                          -9.696    
  -------------------------------------------------------------------
                         slack                                  4.925    

Slack (MET) :             4.925ns  (required time - arrival time)
  Source:                 clk20k/COUNT_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk20k/COUNT_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.610ns  (logic 1.076ns (23.338%)  route 3.534ns (76.662%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=707, routed)         1.564     5.085    clk20k/CLK_IBUF_BUFG
    SLICE_X35Y43         FDRE                                         r  clk20k/COUNT_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  clk20k/COUNT_reg[24]/Q
                         net (fo=2, routed)           0.826     6.367    clk20k/COUNT_reg_n_1_[24]
    SLICE_X34Y45         LUT4 (Prop_lut4_I1_O)        0.124     6.491 f  clk20k/COUNT[31]_i_12/O
                         net (fo=1, routed)           0.462     6.953    clk20k/COUNT[31]_i_12_n_1
    SLICE_X33Y43         LUT5 (Prop_lut5_I4_O)        0.124     7.077 f  clk20k/COUNT[31]_i_11/O
                         net (fo=1, routed)           0.405     7.481    clk20k/COUNT[31]_i_11_n_1
    SLICE_X33Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.605 f  clk20k/COUNT[31]_i_8/O
                         net (fo=1, routed)           0.429     8.035    clk20k/COUNT[31]_i_8_n_1
    SLICE_X33Y40         LUT6 (Prop_lut6_I0_O)        0.124     8.159 f  clk20k/COUNT[31]_i_4/O
                         net (fo=2, routed)           0.458     8.616    clk20k/COUNT[31]_i_4_n_1
    SLICE_X33Y39         LUT2 (Prop_lut2_I1_O)        0.124     8.740 r  clk20k/COUNT[31]_i_1__0/O
                         net (fo=31, routed)          0.955     9.696    clk20k/COUNT[31]_i_1__0_n_1
    SLICE_X35Y43         FDRE                                         r  clk20k/COUNT_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=707, routed)         1.444    14.785    clk20k/CLK_IBUF_BUFG
    SLICE_X35Y43         FDRE                                         r  clk20k/COUNT_reg[23]/C
                         clock pessimism              0.300    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X35Y43         FDRE (Setup_fdre_C_R)       -0.429    14.621    clk20k/COUNT_reg[23]
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                          -9.696    
  -------------------------------------------------------------------
                         slack                                  4.925    

Slack (MET) :             4.925ns  (required time - arrival time)
  Source:                 clk20k/COUNT_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk20k/COUNT_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.610ns  (logic 1.076ns (23.338%)  route 3.534ns (76.662%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=707, routed)         1.564     5.085    clk20k/CLK_IBUF_BUFG
    SLICE_X35Y43         FDRE                                         r  clk20k/COUNT_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  clk20k/COUNT_reg[24]/Q
                         net (fo=2, routed)           0.826     6.367    clk20k/COUNT_reg_n_1_[24]
    SLICE_X34Y45         LUT4 (Prop_lut4_I1_O)        0.124     6.491 f  clk20k/COUNT[31]_i_12/O
                         net (fo=1, routed)           0.462     6.953    clk20k/COUNT[31]_i_12_n_1
    SLICE_X33Y43         LUT5 (Prop_lut5_I4_O)        0.124     7.077 f  clk20k/COUNT[31]_i_11/O
                         net (fo=1, routed)           0.405     7.481    clk20k/COUNT[31]_i_11_n_1
    SLICE_X33Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.605 f  clk20k/COUNT[31]_i_8/O
                         net (fo=1, routed)           0.429     8.035    clk20k/COUNT[31]_i_8_n_1
    SLICE_X33Y40         LUT6 (Prop_lut6_I0_O)        0.124     8.159 f  clk20k/COUNT[31]_i_4/O
                         net (fo=2, routed)           0.458     8.616    clk20k/COUNT[31]_i_4_n_1
    SLICE_X33Y39         LUT2 (Prop_lut2_I1_O)        0.124     8.740 r  clk20k/COUNT[31]_i_1__0/O
                         net (fo=31, routed)          0.955     9.696    clk20k/COUNT[31]_i_1__0_n_1
    SLICE_X35Y43         FDRE                                         r  clk20k/COUNT_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=707, routed)         1.444    14.785    clk20k/CLK_IBUF_BUFG
    SLICE_X35Y43         FDRE                                         r  clk20k/COUNT_reg[24]/C
                         clock pessimism              0.300    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X35Y43         FDRE (Setup_fdre_C_R)       -0.429    14.621    clk20k/COUNT_reg[24]
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                          -9.696    
  -------------------------------------------------------------------
                         slack                                  4.925    

Slack (MET) :             5.013ns  (required time - arrival time)
  Source:                 clk20k/COUNT_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk20k/COUNT_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.497ns  (logic 1.076ns (23.924%)  route 3.421ns (76.076%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=707, routed)         1.564     5.085    clk20k/CLK_IBUF_BUFG
    SLICE_X35Y43         FDRE                                         r  clk20k/COUNT_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  clk20k/COUNT_reg[24]/Q
                         net (fo=2, routed)           0.826     6.367    clk20k/COUNT_reg_n_1_[24]
    SLICE_X34Y45         LUT4 (Prop_lut4_I1_O)        0.124     6.491 f  clk20k/COUNT[31]_i_12/O
                         net (fo=1, routed)           0.462     6.953    clk20k/COUNT[31]_i_12_n_1
    SLICE_X33Y43         LUT5 (Prop_lut5_I4_O)        0.124     7.077 f  clk20k/COUNT[31]_i_11/O
                         net (fo=1, routed)           0.405     7.481    clk20k/COUNT[31]_i_11_n_1
    SLICE_X33Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.605 f  clk20k/COUNT[31]_i_8/O
                         net (fo=1, routed)           0.429     8.035    clk20k/COUNT[31]_i_8_n_1
    SLICE_X33Y40         LUT6 (Prop_lut6_I0_O)        0.124     8.159 f  clk20k/COUNT[31]_i_4/O
                         net (fo=2, routed)           0.458     8.616    clk20k/COUNT[31]_i_4_n_1
    SLICE_X33Y39         LUT2 (Prop_lut2_I1_O)        0.124     8.740 r  clk20k/COUNT[31]_i_1__0/O
                         net (fo=31, routed)          0.842     9.583    clk20k/COUNT[31]_i_1__0_n_1
    SLICE_X35Y45         FDRE                                         r  clk20k/COUNT_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=707, routed)         1.444    14.785    clk20k/CLK_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  clk20k/COUNT_reg[29]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    14.596    clk20k/COUNT_reg[29]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -9.583    
  -------------------------------------------------------------------
                         slack                                  5.013    

Slack (MET) :             5.013ns  (required time - arrival time)
  Source:                 clk20k/COUNT_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk20k/COUNT_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.497ns  (logic 1.076ns (23.924%)  route 3.421ns (76.076%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=707, routed)         1.564     5.085    clk20k/CLK_IBUF_BUFG
    SLICE_X35Y43         FDRE                                         r  clk20k/COUNT_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  clk20k/COUNT_reg[24]/Q
                         net (fo=2, routed)           0.826     6.367    clk20k/COUNT_reg_n_1_[24]
    SLICE_X34Y45         LUT4 (Prop_lut4_I1_O)        0.124     6.491 f  clk20k/COUNT[31]_i_12/O
                         net (fo=1, routed)           0.462     6.953    clk20k/COUNT[31]_i_12_n_1
    SLICE_X33Y43         LUT5 (Prop_lut5_I4_O)        0.124     7.077 f  clk20k/COUNT[31]_i_11/O
                         net (fo=1, routed)           0.405     7.481    clk20k/COUNT[31]_i_11_n_1
    SLICE_X33Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.605 f  clk20k/COUNT[31]_i_8/O
                         net (fo=1, routed)           0.429     8.035    clk20k/COUNT[31]_i_8_n_1
    SLICE_X33Y40         LUT6 (Prop_lut6_I0_O)        0.124     8.159 f  clk20k/COUNT[31]_i_4/O
                         net (fo=2, routed)           0.458     8.616    clk20k/COUNT[31]_i_4_n_1
    SLICE_X33Y39         LUT2 (Prop_lut2_I1_O)        0.124     8.740 r  clk20k/COUNT[31]_i_1__0/O
                         net (fo=31, routed)          0.842     9.583    clk20k/COUNT[31]_i_1__0_n_1
    SLICE_X35Y45         FDRE                                         r  clk20k/COUNT_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=707, routed)         1.444    14.785    clk20k/CLK_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  clk20k/COUNT_reg[30]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    14.596    clk20k/COUNT_reg[30]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -9.583    
  -------------------------------------------------------------------
                         slack                                  5.013    

Slack (MET) :             5.013ns  (required time - arrival time)
  Source:                 clk20k/COUNT_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk20k/COUNT_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.497ns  (logic 1.076ns (23.924%)  route 3.421ns (76.076%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=707, routed)         1.564     5.085    clk20k/CLK_IBUF_BUFG
    SLICE_X35Y43         FDRE                                         r  clk20k/COUNT_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  clk20k/COUNT_reg[24]/Q
                         net (fo=2, routed)           0.826     6.367    clk20k/COUNT_reg_n_1_[24]
    SLICE_X34Y45         LUT4 (Prop_lut4_I1_O)        0.124     6.491 f  clk20k/COUNT[31]_i_12/O
                         net (fo=1, routed)           0.462     6.953    clk20k/COUNT[31]_i_12_n_1
    SLICE_X33Y43         LUT5 (Prop_lut5_I4_O)        0.124     7.077 f  clk20k/COUNT[31]_i_11/O
                         net (fo=1, routed)           0.405     7.481    clk20k/COUNT[31]_i_11_n_1
    SLICE_X33Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.605 f  clk20k/COUNT[31]_i_8/O
                         net (fo=1, routed)           0.429     8.035    clk20k/COUNT[31]_i_8_n_1
    SLICE_X33Y40         LUT6 (Prop_lut6_I0_O)        0.124     8.159 f  clk20k/COUNT[31]_i_4/O
                         net (fo=2, routed)           0.458     8.616    clk20k/COUNT[31]_i_4_n_1
    SLICE_X33Y39         LUT2 (Prop_lut2_I1_O)        0.124     8.740 r  clk20k/COUNT[31]_i_1__0/O
                         net (fo=31, routed)          0.842     9.583    clk20k/COUNT[31]_i_1__0_n_1
    SLICE_X35Y45         FDRE                                         r  clk20k/COUNT_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=707, routed)         1.444    14.785    clk20k/CLK_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  clk20k/COUNT_reg[31]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X35Y45         FDRE (Setup_fdre_C_R)       -0.429    14.596    clk20k/COUNT_reg[31]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -9.583    
  -------------------------------------------------------------------
                         slack                                  5.013    

Slack (MET) :             5.038ns  (required time - arrival time)
  Source:                 clk20k/COUNT_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk20k/COUNT_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.472ns  (logic 1.076ns (24.061%)  route 3.396ns (75.939%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=707, routed)         1.564     5.085    clk20k/CLK_IBUF_BUFG
    SLICE_X35Y43         FDRE                                         r  clk20k/COUNT_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  clk20k/COUNT_reg[24]/Q
                         net (fo=2, routed)           0.826     6.367    clk20k/COUNT_reg_n_1_[24]
    SLICE_X34Y45         LUT4 (Prop_lut4_I1_O)        0.124     6.491 f  clk20k/COUNT[31]_i_12/O
                         net (fo=1, routed)           0.462     6.953    clk20k/COUNT[31]_i_12_n_1
    SLICE_X33Y43         LUT5 (Prop_lut5_I4_O)        0.124     7.077 f  clk20k/COUNT[31]_i_11/O
                         net (fo=1, routed)           0.405     7.481    clk20k/COUNT[31]_i_11_n_1
    SLICE_X33Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.605 f  clk20k/COUNT[31]_i_8/O
                         net (fo=1, routed)           0.429     8.035    clk20k/COUNT[31]_i_8_n_1
    SLICE_X33Y40         LUT6 (Prop_lut6_I0_O)        0.124     8.159 f  clk20k/COUNT[31]_i_4/O
                         net (fo=2, routed)           0.458     8.616    clk20k/COUNT[31]_i_4_n_1
    SLICE_X33Y39         LUT2 (Prop_lut2_I1_O)        0.124     8.740 r  clk20k/COUNT[31]_i_1__0/O
                         net (fo=31, routed)          0.817     9.557    clk20k/COUNT[31]_i_1__0_n_1
    SLICE_X35Y42         FDRE                                         r  clk20k/COUNT_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=707, routed)         1.443    14.784    clk20k/CLK_IBUF_BUFG
    SLICE_X35Y42         FDRE                                         r  clk20k/COUNT_reg[17]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X35Y42         FDRE (Setup_fdre_C_R)       -0.429    14.595    clk20k/COUNT_reg[17]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                          -9.557    
  -------------------------------------------------------------------
                         slack                                  5.038    

Slack (MET) :             5.038ns  (required time - arrival time)
  Source:                 clk20k/COUNT_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk20k/COUNT_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.472ns  (logic 1.076ns (24.061%)  route 3.396ns (75.939%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=707, routed)         1.564     5.085    clk20k/CLK_IBUF_BUFG
    SLICE_X35Y43         FDRE                                         r  clk20k/COUNT_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  clk20k/COUNT_reg[24]/Q
                         net (fo=2, routed)           0.826     6.367    clk20k/COUNT_reg_n_1_[24]
    SLICE_X34Y45         LUT4 (Prop_lut4_I1_O)        0.124     6.491 f  clk20k/COUNT[31]_i_12/O
                         net (fo=1, routed)           0.462     6.953    clk20k/COUNT[31]_i_12_n_1
    SLICE_X33Y43         LUT5 (Prop_lut5_I4_O)        0.124     7.077 f  clk20k/COUNT[31]_i_11/O
                         net (fo=1, routed)           0.405     7.481    clk20k/COUNT[31]_i_11_n_1
    SLICE_X33Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.605 f  clk20k/COUNT[31]_i_8/O
                         net (fo=1, routed)           0.429     8.035    clk20k/COUNT[31]_i_8_n_1
    SLICE_X33Y40         LUT6 (Prop_lut6_I0_O)        0.124     8.159 f  clk20k/COUNT[31]_i_4/O
                         net (fo=2, routed)           0.458     8.616    clk20k/COUNT[31]_i_4_n_1
    SLICE_X33Y39         LUT2 (Prop_lut2_I1_O)        0.124     8.740 r  clk20k/COUNT[31]_i_1__0/O
                         net (fo=31, routed)          0.817     9.557    clk20k/COUNT[31]_i_1__0_n_1
    SLICE_X35Y42         FDRE                                         r  clk20k/COUNT_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=707, routed)         1.443    14.784    clk20k/CLK_IBUF_BUFG
    SLICE_X35Y42         FDRE                                         r  clk20k/COUNT_reg[18]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X35Y42         FDRE (Setup_fdre_C_R)       -0.429    14.595    clk20k/COUNT_reg[18]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                          -9.557    
  -------------------------------------------------------------------
                         slack                                  5.038    

Slack (MET) :             5.038ns  (required time - arrival time)
  Source:                 clk20k/COUNT_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk20k/COUNT_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.472ns  (logic 1.076ns (24.061%)  route 3.396ns (75.939%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=707, routed)         1.564     5.085    clk20k/CLK_IBUF_BUFG
    SLICE_X35Y43         FDRE                                         r  clk20k/COUNT_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  clk20k/COUNT_reg[24]/Q
                         net (fo=2, routed)           0.826     6.367    clk20k/COUNT_reg_n_1_[24]
    SLICE_X34Y45         LUT4 (Prop_lut4_I1_O)        0.124     6.491 f  clk20k/COUNT[31]_i_12/O
                         net (fo=1, routed)           0.462     6.953    clk20k/COUNT[31]_i_12_n_1
    SLICE_X33Y43         LUT5 (Prop_lut5_I4_O)        0.124     7.077 f  clk20k/COUNT[31]_i_11/O
                         net (fo=1, routed)           0.405     7.481    clk20k/COUNT[31]_i_11_n_1
    SLICE_X33Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.605 f  clk20k/COUNT[31]_i_8/O
                         net (fo=1, routed)           0.429     8.035    clk20k/COUNT[31]_i_8_n_1
    SLICE_X33Y40         LUT6 (Prop_lut6_I0_O)        0.124     8.159 f  clk20k/COUNT[31]_i_4/O
                         net (fo=2, routed)           0.458     8.616    clk20k/COUNT[31]_i_4_n_1
    SLICE_X33Y39         LUT2 (Prop_lut2_I1_O)        0.124     8.740 r  clk20k/COUNT[31]_i_1__0/O
                         net (fo=31, routed)          0.817     9.557    clk20k/COUNT[31]_i_1__0_n_1
    SLICE_X35Y42         FDRE                                         r  clk20k/COUNT_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=707, routed)         1.443    14.784    clk20k/CLK_IBUF_BUFG
    SLICE_X35Y42         FDRE                                         r  clk20k/COUNT_reg[19]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X35Y42         FDRE (Setup_fdre_C_R)       -0.429    14.595    clk20k/COUNT_reg[19]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                          -9.557    
  -------------------------------------------------------------------
                         slack                                  5.038    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 clk50m/COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk50m/COUNT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.285%)  route 0.167ns (47.715%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=707, routed)         0.560     1.443    clk50m/CLK_IBUF_BUFG
    SLICE_X33Y57         FDRE                                         r  clk50m/COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y57         FDRE (Prop_fdre_C_Q)         0.141     1.584 f  clk50m/COUNT_reg[0]/Q
                         net (fo=3, routed)           0.167     1.751    clk50m/COUNT_reg_n_1_[0]
    SLICE_X33Y57         LUT1 (Prop_lut1_I0_O)        0.042     1.793 r  clk50m/COUNT[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.793    clk50m/COUNT[0]_i_1__1_n_1
    SLICE_X33Y57         FDRE                                         r  clk50m/COUNT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=707, routed)         0.828     1.956    clk50m/CLK_IBUF_BUFG
    SLICE_X33Y57         FDRE                                         r  clk50m/COUNT_reg[0]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X33Y57         FDRE (Hold_fdre_C_D)         0.105     1.548    clk50m/COUNT_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 clk1760/nolabel_line31/COUNT_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1760/nolabel_line31/COUNT_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=707, routed)         0.554     1.437    clk1760/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X41Y20         FDRE                                         r  clk1760/nolabel_line31/COUNT_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  clk1760/nolabel_line31/COUNT_reg[31]/Q
                         net (fo=3, routed)           0.118     1.696    clk1760/nolabel_line31/COUNT_reg[31]
    SLICE_X41Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.804 r  clk1760/nolabel_line31/COUNT_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.804    clk1760/nolabel_line31/COUNT_reg[28]_i_1_n_5
    SLICE_X41Y20         FDRE                                         r  clk1760/nolabel_line31/COUNT_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=707, routed)         0.822     1.949    clk1760/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X41Y20         FDRE                                         r  clk1760/nolabel_line31/COUNT_reg[31]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X41Y20         FDRE (Hold_fdre_C_D)         0.105     1.542    clk1760/nolabel_line31/COUNT_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 clk1661/nolabel_line31/COUNT_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1661/nolabel_line31/COUNT_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=707, routed)         0.554     1.437    clk1661/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X39Y29         FDRE                                         r  clk1661/nolabel_line31/COUNT_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  clk1661/nolabel_line31/COUNT_reg[27]/Q
                         net (fo=3, routed)           0.118     1.696    clk1661/nolabel_line31/COUNT_reg[27]
    SLICE_X39Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.804 r  clk1661/nolabel_line31/COUNT_reg[24]_i_1__10/O[3]
                         net (fo=1, routed)           0.000     1.804    clk1661/nolabel_line31/COUNT_reg[24]_i_1__10_n_5
    SLICE_X39Y29         FDRE                                         r  clk1661/nolabel_line31/COUNT_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=707, routed)         0.821     1.948    clk1661/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X39Y29         FDRE                                         r  clk1661/nolabel_line31/COUNT_reg[27]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X39Y29         FDRE (Hold_fdre_C_D)         0.105     1.542    clk1661/nolabel_line31/COUNT_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 clk1975/nolabel_line31/COUNT_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1975/nolabel_line31/COUNT_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=707, routed)         0.555     1.438    clk1975/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X39Y19         FDRE                                         r  clk1975/nolabel_line31/COUNT_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  clk1975/nolabel_line31/COUNT_reg[31]/Q
                         net (fo=3, routed)           0.118     1.697    clk1975/nolabel_line31/COUNT_reg[31]
    SLICE_X39Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.805 r  clk1975/nolabel_line31/COUNT_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.805    clk1975/nolabel_line31/COUNT_reg[28]_i_1__0_n_5
    SLICE_X39Y19         FDRE                                         r  clk1975/nolabel_line31/COUNT_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=707, routed)         0.822     1.949    clk1975/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X39Y19         FDRE                                         r  clk1975/nolabel_line31/COUNT_reg[31]/C
                         clock pessimism             -0.511     1.438    
    SLICE_X39Y19         FDRE (Hold_fdre_C_D)         0.105     1.543    clk1975/nolabel_line31/COUNT_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 clk1175/nolabel_line31/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1175/nolabel_line31/COUNT_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=707, routed)         0.553     1.436    clk1175/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X43Y21         FDRE                                         r  clk1175/nolabel_line31/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  clk1175/nolabel_line31/COUNT_reg[19]/Q
                         net (fo=3, routed)           0.118     1.695    clk1175/nolabel_line31/COUNT_reg[19]
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.803 r  clk1175/nolabel_line31/COUNT_reg[16]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.803    clk1175/nolabel_line31/COUNT_reg[16]_i_1__2_n_5
    SLICE_X43Y21         FDRE                                         r  clk1175/nolabel_line31/COUNT_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=707, routed)         0.821     1.948    clk1175/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X43Y21         FDRE                                         r  clk1175/nolabel_line31/COUNT_reg[19]/C
                         clock pessimism             -0.512     1.436    
    SLICE_X43Y21         FDRE (Hold_fdre_C_D)         0.105     1.541    clk1175/nolabel_line31/COUNT_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 clk1245/nolabel_line31/COUNT_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1245/nolabel_line31/COUNT_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=707, routed)         0.553     1.436    clk1245/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X29Y21         FDRE                                         r  clk1245/nolabel_line31/COUNT_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  clk1245/nolabel_line31/COUNT_reg[31]/Q
                         net (fo=3, routed)           0.118     1.695    clk1245/nolabel_line31/COUNT_reg[31]
    SLICE_X29Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.803 r  clk1245/nolabel_line31/COUNT_reg[28]_i_1__8/O[3]
                         net (fo=1, routed)           0.000     1.803    clk1245/nolabel_line31/COUNT_reg[28]_i_1__8_n_5
    SLICE_X29Y21         FDRE                                         r  clk1245/nolabel_line31/COUNT_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=707, routed)         0.821     1.948    clk1245/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X29Y21         FDRE                                         r  clk1245/nolabel_line31/COUNT_reg[31]/C
                         clock pessimism             -0.512     1.436    
    SLICE_X29Y21         FDRE (Hold_fdre_C_D)         0.105     1.541    clk1245/nolabel_line31/COUNT_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 clk1319/nolabel_line31/COUNT_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1319/nolabel_line31/COUNT_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=707, routed)         0.550     1.433    clk1319/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X37Y24         FDRE                                         r  clk1319/nolabel_line31/COUNT_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  clk1319/nolabel_line31/COUNT_reg[27]/Q
                         net (fo=3, routed)           0.118     1.692    clk1319/nolabel_line31/COUNT_reg[27]
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.800 r  clk1319/nolabel_line31/COUNT_reg[24]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     1.800    clk1319/nolabel_line31/COUNT_reg[24]_i_1__3_n_5
    SLICE_X37Y24         FDRE                                         r  clk1319/nolabel_line31/COUNT_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=707, routed)         0.816     1.943    clk1319/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X37Y24         FDRE                                         r  clk1319/nolabel_line31/COUNT_reg[27]/C
                         clock pessimism             -0.510     1.433    
    SLICE_X37Y24         FDRE (Hold_fdre_C_D)         0.105     1.538    clk1319/nolabel_line31/COUNT_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 clk1661/nolabel_line31/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1661/nolabel_line31/COUNT_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=707, routed)         0.553     1.436    clk1661/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X39Y27         FDRE                                         r  clk1661/nolabel_line31/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  clk1661/nolabel_line31/COUNT_reg[19]/Q
                         net (fo=3, routed)           0.118     1.695    clk1661/nolabel_line31/COUNT_reg[19]
    SLICE_X39Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.803 r  clk1661/nolabel_line31/COUNT_reg[16]_i_1__10/O[3]
                         net (fo=1, routed)           0.000     1.803    clk1661/nolabel_line31/COUNT_reg[16]_i_1__10_n_5
    SLICE_X39Y27         FDRE                                         r  clk1661/nolabel_line31/COUNT_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=707, routed)         0.819     1.946    clk1661/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X39Y27         FDRE                                         r  clk1661/nolabel_line31/COUNT_reg[19]/C
                         clock pessimism             -0.510     1.436    
    SLICE_X39Y27         FDRE (Hold_fdre_C_D)         0.105     1.541    clk1661/nolabel_line31/COUNT_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 clk1175/nolabel_line31/COUNT_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1175/nolabel_line31/COUNT_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=707, routed)         0.553     1.436    clk1175/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X43Y22         FDRE                                         r  clk1175/nolabel_line31/COUNT_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  clk1175/nolabel_line31/COUNT_reg[23]/Q
                         net (fo=3, routed)           0.118     1.695    clk1175/nolabel_line31/COUNT_reg[23]
    SLICE_X43Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.803 r  clk1175/nolabel_line31/COUNT_reg[20]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.803    clk1175/nolabel_line31/COUNT_reg[20]_i_1__2_n_5
    SLICE_X43Y22         FDRE                                         r  clk1175/nolabel_line31/COUNT_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=707, routed)         0.820     1.947    clk1175/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X43Y22         FDRE                                         r  clk1175/nolabel_line31/COUNT_reg[23]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X43Y22         FDRE (Hold_fdre_C_D)         0.105     1.541    clk1175/nolabel_line31/COUNT_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 clk1175/nolabel_line31/COUNT_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1175/nolabel_line31/COUNT_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=707, routed)         0.551     1.434    clk1175/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X43Y23         FDRE                                         r  clk1175/nolabel_line31/COUNT_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y23         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  clk1175/nolabel_line31/COUNT_reg[27]/Q
                         net (fo=3, routed)           0.118     1.693    clk1175/nolabel_line31/COUNT_reg[27]
    SLICE_X43Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.801 r  clk1175/nolabel_line31/COUNT_reg[24]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.801    clk1175/nolabel_line31/COUNT_reg[24]_i_1__2_n_5
    SLICE_X43Y23         FDRE                                         r  clk1175/nolabel_line31/COUNT_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=707, routed)         0.818     1.945    clk1175/nolabel_line31/CLK_IBUF_BUFG
    SLICE_X43Y23         FDRE                                         r  clk1175/nolabel_line31/COUNT_reg[27]/C
                         clock pessimism             -0.511     1.434    
    SLICE_X43Y23         FDRE (Hold_fdre_C_D)         0.105     1.539    clk1175/nolabel_line31/COUNT_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y47   cd750/nolabel_line31/COUNT_reg[25]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y47   cd750/nolabel_line31/COUNT_reg[26]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y47   cd750/nolabel_line31/COUNT_reg[27]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y48   cd750/nolabel_line31/COUNT_reg[28]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y48   cd750/nolabel_line31/COUNT_reg[29]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y41   cd750/nolabel_line31/COUNT_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y48   cd750/nolabel_line31/COUNT_reg[30]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y48   cd750/nolabel_line31/COUNT_reg[31]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y41   cd750/nolabel_line31/COUNT_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y41   cd750/nolabel_line31/COUNT_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y41   cd750/nolabel_line31/COUNT_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y42   cd750/nolabel_line31/COUNT_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y42   cd750/nolabel_line31/COUNT_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y42   cd750/nolabel_line31/COUNT_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y42   cd750/nolabel_line31/COUNT_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y43   cd750/nolabel_line31/COUNT_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y43   cd750/nolabel_line31/COUNT_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y44   cd250/nolabel_line31/CLKVAR_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y40   cd250/nolabel_line31/COUNT_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y47   cd750/nolabel_line31/COUNT_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y47   cd750/nolabel_line31/COUNT_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y47   cd750/nolabel_line31/COUNT_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y48   cd750/nolabel_line31/COUNT_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y48   cd750/nolabel_line31/COUNT_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y48   cd750/nolabel_line31/COUNT_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y48   cd750/nolabel_line31/COUNT_reg[31]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y18   clk1245/nolabel_line31/COUNT_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y18   clk1245/nolabel_line31/COUNT_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y18   clk1245/nolabel_line31/COUNT_reg[19]/C



