Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Wed Jul 13 17:12:40 2022
| Host         : goossens-Precision-5530 running 64-bit Ubuntu 22.04 LTS
| Command      : report_control_sets -verbose -file design_1_2c_2h_wrapper_control_sets_placed.rpt
| Design       : design_1_2c_2h_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   474 |
|    Minimum number of control sets                        |   474 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   884 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   474 |
| >= 0 to < 4        |    14 |
| >= 4 to < 6        |    83 |
| >= 6 to < 8        |    14 |
| >= 8 to < 10       |    27 |
| >= 10 to < 12      |     9 |
| >= 12 to < 14      |    10 |
| >= 14 to < 16      |    18 |
| >= 16              |   299 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             524 |          251 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             322 |          154 |
| Yes          | No                    | No                     |            8366 |         2630 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            7184 |         2408 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                      Clock Signal                     |                                                                                              Enable Signal                                                                                              |                                                                               Set/Reset Signal                                                                               | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                              |                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/push                                                                                                                  |                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_read/rs_rdata/pop                                                                                                                                 | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                1 |              1 |         1.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/fifo_resp/U_fifo_srl/pop                                                                                                                    | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                1 |              1 |         1.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/push                                                                                                                  |                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/pop_0                                                                                                                 | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                1 |              1 |         1.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/pop_0                                                                                                                 | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                1 |              1 |         1.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/fifo_burst/U_fifo_srl/push_0                                                                                                                 |                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_read/fifo_burst/U_fifo_srl/push_0                                                                                                                 |                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/rs_rdata/pop                                                                                                                                 | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                1 |              1 |         1.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                              |                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                           | design_1_2c_2h_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                |                1 |              1 |         1.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/fifo_resp/U_fifo_srl/pop                                                                                                                    | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                1 |              1 |         1.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                        |                                                                                                                                                                              |                1 |              2 |         2.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_read/fifo_burst/raddr[3]_i_1__1_n_0                                                                                                               | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                2 |              4 |         2.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/raddr_reg[0][0]                                                                                                       | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                2 |              4 |         2.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/pop_0                                                                                                                 | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                1 |              4 |         4.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/e_from_i_rv1_fu_8380                                                    | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/d_to_f_is_valid_V_2_reg_2203                 |                2 |              4 |         2.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_read/fifo_rctl/m_axi_gmem_ARREADY_4                                                                                                               | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                2 |              4 |         2.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/fifo_resp/raddr[3]_i_1__2_n_0                                                                                                               | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                2 |              4 |         2.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/m_from_e_is_store_V_fu_494_reg[0]_0[0]                                  |                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/raddr[3]_i_1__4_n_0                                                                                                 | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                3 |              4 |         1.33 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/m_state_is_store_0_0876_fu_610_reg[0][0]                                |                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/m_state_is_store_1_0877_fu_614_reg[0][0]                                |                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/m_from_e_is_store_V_fu_494_reg[0][0]                                    |                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/raddr[3]_i_1__3_n_0                                                                                                  | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                2 |              4 |         2.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/raddr_reg[0][0]                                                                                                       | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                1 |              4 |         4.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/E[0]                                                                                                                  | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                1 |              4 |         4.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/store_unit/fifo_wreq/mOutPtr[3]_i_1__1_n_0                                                                                                            | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                1 |              4 |         4.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/mOutPtr[3]_i_1_n_0                                                                                                                | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                1 |              4 |         4.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/mOutPtr[3]_i_1_n_0                                                                                                                | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                3 |              4 |         1.33 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/raddr[3]_i_1__3_n_0                                                                                                  | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                1 |              4 |         4.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/store_unit/fifo_wreq/mOutPtr[3]_i_1__1_n_0                                                                                                            | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                1 |              4 |         4.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/E[0]                                                                                                                  | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                1 |              4 |         4.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/raddr_reg[0][0]                                                                                                       | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                1 |              4 |         4.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/pop_0                                                                                                                 | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                1 |              4 |         4.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/raddr[3]_i_1__4_n_0                                                                                                 | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                2 |              4 |         2.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/fifo_resp/raddr[3]_i_1__2_n_0                                                                                                               | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                1 |              4 |         4.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/e_from_i_rv1_fu_8380                                                    | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/d_to_f_is_valid_V_2_reg_2203                 |                2 |              4 |         2.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/raddr_reg[0][0]                                                                                                       | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                2 |              4 |         2.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/push_1                                                                                                           | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                1 |              4 |         4.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                  |                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | design_1_2c_2h_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                      |                2 |              4 |         2.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | design_1_2c_2h_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                  |                1 |              4 |         4.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                         | design_1_2c_2h_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                |                1 |              4 |         4.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | design_1_2c_2h_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                      |                2 |              4 |         2.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/m_state_is_store_0_0876_fu_610_reg[0][0]                                |                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                  |                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | design_1_2c_2h_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                  |                2 |              4 |         2.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | design_1_2c_2h_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                      |                3 |              4 |         1.33 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | design_1_2c_2h_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                  |                3 |              4 |         1.33 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/m_axi_gmem_ARREADY_4                                                                                                               | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                1 |              4 |         4.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/fifo_burst/raddr[3]_i_1__1_n_0                                                                                                               | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                1 |              4 |         4.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/m_from_e_is_store_V_fu_494_reg[0]_0[0]                                  |                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/push_1                                                                                                           | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                1 |              4 |         4.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/m_from_e_is_store_V_fu_494_reg[0][0]                                    |                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |                3 |              4 |         1.33 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/m_state_is_store_1_0877_fu_614_reg[0][0]                                |                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |                3 |              4 |         1.33 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | design_1_2c_2h_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                           |                2 |              4 |         2.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/fifo_resp/mOutPtr[4]_i_1__4_n_0                                                                                                             | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                2 |              5 |         2.50 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/mOutPtr[4]_i_1__6_n_0                                                                                               | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                2 |              5 |         2.50 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/m_from_e_is_store_V_fu_494_reg[0]_1[0]                                  |                                                                                                                                                                              |                1 |              5 |         5.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/fifo_burst/E[0]                                                                                                                             | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                2 |              5 |         2.50 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/E[0]                                                                                                                  | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                2 |              5 |         2.50 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/fifo_resp/mOutPtr[4]_i_1__4_n_0                                                                                                             | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                2 |              5 |         2.50 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr[4]_i_1__5_n_0                                                                                                | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                2 |              5 |         2.50 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                 | design_1_2c_2h_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                 |                2 |              5 |         2.50 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/WVALID_Dummy_reg[0]                                                                                      | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                2 |              5 |         2.50 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                | design_1_2c_2h_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                 |                1 |              5 |         5.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter10                                                | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ap_NS_fsm11472_out                           |                1 |              5 |         5.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/s_ready_t_reg[0]                                                                                                      | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                1 |              5 |         5.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter10                                                | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                4 |              5 |         1.25 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/sel                                                                                                       |                                                                                                                                                                              |                2 |              5 |         2.50 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                               | design_1_2c_2h_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                 |                2 |              5 |         2.50 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/m_from_e_rd_V_fu_858                                                                                             |                                                                                                                                                                              |                2 |              5 |         2.50 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/mOutPtr[4]_i_1__6_n_0                                                                                               | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                2 |              5 |         2.50 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/m_from_e_is_store_V_fu_494_reg[0]_2[0]                                  |                                                                                                                                                                              |                1 |              5 |         5.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/WVALID_Dummy_reg[0]                                                                                      | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                3 |              5 |         1.67 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/m_from_e_is_store_V_fu_494_reg[0]_1[0]                                  |                                                                                                                                                                              |                1 |              5 |         5.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/any_grant                                                                                                      | design_1_2c_2h_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                               |                4 |              5 |         1.25 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/m_from_e_rd_V_fu_858                                                                                             |                                                                                                                                                                              |                2 |              5 |         2.50 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                               | design_1_2c_2h_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                 |                2 |              5 |         2.50 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_read/fifo_burst/mOutPtr[4]_i_1__3_n_0                                                                                                             | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                1 |              5 |         5.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/fifo_burst/mOutPtr[4]_i_1__3_n_0                                                                                                             | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                1 |              5 |         5.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_read/fifo_rctl/mOutPtr[4]_i_1__7_n_0                                                                                                              | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                1 |              5 |         5.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/mOutPtr[4]_i_1__7_n_0                                                                                                              | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                1 |              5 |         5.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter10                                                | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ap_NS_fsm11472_out                           |                1 |              5 |         5.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/fifo_burst/E[0]                                                                                                                             | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                1 |              5 |         5.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter10                                                | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                4 |              5 |         1.25 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                             | design_1_2c_2h_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                 |                1 |              5 |         5.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/s_ready_t_reg[0]                                                                                                      | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                2 |              5 |         2.50 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/E[0]                                                                                                                  | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                2 |              5 |         2.50 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr[4]_i_1__5_n_0                                                                                                | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                2 |              5 |         2.50 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/m_from_e_is_store_V_fu_494_reg[0]_2[0]                                  |                                                                                                                                                                              |                1 |              5 |         5.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/sel                                                                                                       |                                                                                                                                                                              |                2 |              5 |         2.50 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                             | design_1_2c_2h_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                 |                2 |              5 |         2.50 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_13_in                                                                                                                            | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_read/fifo_rctl/ap_rst_n_0[0]                                                                                           |                2 |              6 |         3.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.next_loop                                                                                                     | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg_3[0]                                                             |                1 |              6 |         6.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg_1[0]                                        |                                                                                                                                                                              |                1 |              6 |         6.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | design_1_2c_2h_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aresetn_0                                                                       |                2 |              6 |         3.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                       | design_1_2c_2h_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                     |                1 |              6 |         6.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | design_1_2c_2h_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aresetn_0                                                                       |                2 |              6 |         3.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | design_1_2c_2h_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                       |                3 |              6 |         2.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_13_in                                                                                                                            | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/ap_rst_n_0[0]                                                                                           |                2 |              6 |         3.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg_1[0]                                        |                                                                                                                                                                              |                2 |              6 |         3.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.next_loop                                                                                                     | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg_3[0]                                                             |                2 |              6 |         3.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/e_to_m_is_store_V_reg_18275_reg[0][0]                                   |                                                                                                                                                                              |                4 |              7 |         1.75 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/e_state_is_full_0_0_reg_21330                                                                                    | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/e_state_is_full_0_0_reg_2133                 |                3 |              7 |         2.33 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/e_to_m_is_store_V_reg_18275_reg[0][0]                                   |                                                                                                                                                                              |                3 |              7 |         2.33 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/e_state_is_full_0_0_reg_21330                                                                                    | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/e_state_is_full_0_0_reg_2133                 |                2 |              7 |         3.50 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/w_from_m_hart_V_fu_1794[0]_i_1_n_0                                                                               |                                                                                                                                                                              |                4 |              8 |         2.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                          | design_1_2c_2h_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                           |                3 |              8 |         2.67 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                          | design_1_2c_2h_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                           |                2 |              8 |         4.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/w_from_m_hart_V_fu_1794[0]_i_1_n_0                                                                               |                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/control_s_axi_U/int_start_pc/p_0_in0_out[16]                                                                                                                       |                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/control_s_axi_U/int_start_pc/p_0_in0_out[24]                                                                                                                       |                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/shl_ln108_5_reg_187830                                                  | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/add_ln108_1_reg_17743_pp0_iter2_reg_reg[1]   |                2 |              8 |         4.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/shl_ln108_5_reg_187830                                                  |                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/shl_ln108_2_reg_187930                                                  | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/add_ln108_reg_17783_pp0_iter2_reg_reg[1]     |                4 |              8 |         2.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/shl_ln108_2_reg_187930                                                  |                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                          | design_1_2c_2h_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                           |                3 |              8 |         2.67 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/WEBWE[0]                                                                                                              | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                3 |              8 |         2.67 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/E[0]                                                                                                                | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/ap_rst_n_1[0]                                                                              |                2 |              8 |         4.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/shl_ln108_2_reg_187930                                                  | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/add_ln108_reg_17783_pp0_iter2_reg_reg[1]     |                3 |              8 |         2.67 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/WEBWE[0]                                                                                                              | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                3 |              8 |         2.67 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/shl_ln108_2_reg_187930                                                  |                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/E[0]                                                                                                                | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/ap_rst_n_1[0]                                                                              |                3 |              8 |         2.67 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/shl_ln108_5_reg_187830                                                  |                                                                                                                                                                              |                4 |              8 |         2.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/shl_ln108_5_reg_187830                                                  | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/add_ln108_1_reg_17743_pp0_iter2_reg_reg[1]   |                2 |              8 |         4.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/p_0_in0_out[16]                                                                                                                       |                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/p_0_in0_out[24]                                                                                                                       |                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                      |                                                                                                                                                                              |                5 |              9 |         1.80 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                      |                                                                                                                                                                              |                3 |              9 |         3.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                      |                                                                                                                                                                              |                4 |              9 |         2.25 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                      |                                                                                                                                                                              |                3 |              9 |         3.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit/buff_rdata/mOutPtr[8]_i_1_n_0                                                                                                               | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                4 |              9 |         2.25 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit/buff_rdata/mOutPtr[8]_i_1_n_0                                                                                                               | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                4 |              9 |         2.25 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | design_1_2c_2h_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                 |                4 |             10 |         2.50 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | design_1_2c_2h_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                 |                6 |             10 |         1.67 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg[0]                                                                                          | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg_2[0]                                                             |                2 |             10 |         5.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_14_in                                                                                                                            | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/ap_rst_n_1[0]                                                                                           |                2 |             10 |         5.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg[0]                                                                                          | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg_2[0]                                                             |                2 |             10 |         5.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg_1                                                                                           | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                4 |             10 |         2.50 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg_1                                                                                           | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                3 |             10 |         3.33 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_14_in                                                                                                                            | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_read/fifo_rctl/ap_rst_n_1[0]                                                                                           |                2 |             10 |         5.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | design_1_2c_2h_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                 |                5 |             10 |         2.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | design_1_2c_2h_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                               |                4 |             12 |         3.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                        |                                                                                                                                                                              |                4 |             12 |         3.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                    |                                                                                                                                                                              |                4 |             12 |         3.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                  |                                                                                                                                                                              |                4 |             12 |         3.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                        |                                                                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                    |                                                                                                                                                                              |                4 |             12 |         3.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                  |                                                                                                                                                                              |                4 |             12 |         3.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                    |                                                                                                                                                                              |                5 |             12 |         2.40 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                  |                                                                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                              |                                                                                                                                                                              |                4 |             13 |         3.25 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                      |                                                                                                                                                                              |                3 |             14 |         4.67 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/E[0]                                                                    |                                                                                                                                                                              |               10 |             14 |         1.40 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                               |                                                                                                                                                                              |                2 |             14 |         7.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/reg_24740                                                                                                        |                                                                                                                                                                              |                3 |             14 |         4.67 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/reg_24740                                                                                                        |                                                                                                                                                                              |                6 |             14 |         2.33 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/E[0]                                                                    |                                                                                                                                                                              |                4 |             14 |         3.50 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/ap_CS_fsm_state2                                                                                                                                                   |                                                                                                                                                                              |                2 |             15 |         7.50 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/p_1301_in                                                               |                                                                                                                                                                              |                5 |             15 |         3.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/control_s_axi_U/int_start_pc/q0[14]_i_1_n_0                                                                                                                        |                                                                                                                                                                              |                5 |             15 |         3.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/control_s_axi_U/int_start_pc/p_0_in0_out[8]                                                                                                                        |                                                                                                                                                                              |                3 |             15 |         5.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/p_1301_in                                                               |                                                                                                                                                                              |                4 |             15 |         3.75 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ap_condition_1586                                                                                                |                                                                                                                                                                              |                6 |             15 |         2.50 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/ap_condition_1586                                                                                                |                                                                                                                                                                              |                4 |             15 |         3.75 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/e_from_i_relative_pc_V_fu_834[14]_i_1_n_0                                                                        |                                                                                                                                                                              |                8 |             15 |         1.88 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/p_0_in0_out[8]                                                                                                                        |                                                                                                                                                                              |                3 |             15 |         5.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/ap_CS_fsm_state2                                                                                                                                                   |                                                                                                                                                                              |                5 |             15 |         3.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/q0[14]_i_1_n_0                                                                                                                        |                                                                                                                                                                              |                5 |             15 |         3.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/e_from_i_relative_pc_V_fu_834[14]_i_1_n_0                                                                        |                                                                                                                                                                              |                8 |             15 |         1.88 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/shl_ln108_2_reg_187930                                                  | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/add_ln108_reg_17783_pp0_iter2_reg_reg[1]_0   |               10 |             16 |         1.60 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/shl_ln95_2_reg_187980                                                   | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/reg_2466_pp0_iter2_reg_reg[1]_2              |                3 |             16 |         5.33 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/shl_ln108_5_reg_187830                                                  | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/add_ln108_1_reg_17743_pp0_iter2_reg_reg[1]_0 |                4 |             16 |         4.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/shl_ln95_5_reg_187880                                                   | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/reg_2466_pp0_iter2_reg_reg[1]                |                4 |             16 |         4.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/shl_ln95_5_reg_187880                                                   | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/reg_2466_pp0_iter2_reg_reg[1]_0              |                3 |             16 |         5.33 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/shl_ln95_2_reg_187980                                                   | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/reg_2466_pp0_iter2_reg_reg[1]_1              |                5 |             16 |         3.20 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/shl_ln95_5_reg_187880                                                   | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/reg_2466_pp0_iter2_reg_reg[1]                |                5 |             16 |         3.20 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/shl_ln108_2_reg_187930                                                  | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/add_ln108_reg_17783_pp0_iter2_reg_reg[1]_0   |                5 |             16 |         3.20 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/shl_ln95_5_reg_187880                                                   | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/reg_2466_pp0_iter2_reg_reg[1]_0              |                5 |             16 |         3.20 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/shl_ln95_2_reg_187980                                                   | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/reg_2466_pp0_iter2_reg_reg[1]_2              |                7 |             16 |         2.29 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/control_s_axi_U/int_start_pc/p_0_in0_out[0]                                                                                                                        |                                                                                                                                                                              |                2 |             16 |         8.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/shl_ln95_2_reg_187980                                                   | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/reg_2466_pp0_iter2_reg_reg[1]_1              |                4 |             16 |         4.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/p_0_in0_out[0]                                                                                                                        |                                                                                                                                                                              |                2 |             16 |         8.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/shl_ln108_5_reg_187830                                                  | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/add_ln108_1_reg_17743_pp0_iter2_reg_reg[1]_0 |                4 |             16 |         4.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                         |                                                                                                                                                                              |                3 |             16 |         5.33 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/control_s_axi_U/aw_hs                                                                                                                                              |                                                                                                                                                                              |                5 |             18 |         3.60 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/control_s_axi_U/aw_hs                                                                                                                                              |                                                                                                                                                                              |                4 |             18 |         4.50 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                         |                                                                                                                                                                              |                7 |             21 |         3.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_11_fu_1022_reg[0]                                                   |                                                                                                                                                                              |               14 |             24 |         1.71 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_11_fu_1022_reg[0]                                                   |                                                                                                                                                                              |                8 |             24 |         3.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                           |                                                                                                                                                                              |                8 |             24 |         3.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/reg_file_37_fu_1426                                                     |                                                                                                                                                                              |               20 |             30 |         1.50 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/reg_file_17_fu_1346                                                     |                                                                                                                                                                              |               19 |             30 |         1.58 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167_ap_start_reg_reg_7[0] |                                                                                                                                                                              |               10 |             30 |         3.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167_ap_start_reg_reg_7[0] |                                                                                                                                                                              |               15 |             30 |         2.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/reg_file_37_fu_1426                                                     |                                                                                                                                                                              |               22 |             30 |         1.36 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/reg_file_17_fu_1346                                                     |                                                                                                                                                                              |               27 |             30 |         1.11 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/reg_file_9_fu_1314                                                      |                                                                                                                                                                              |               22 |             31 |         1.41 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/reg_file_45_fu_1458                                                     |                                                                                                                                                                              |               18 |             31 |         1.72 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/reg_file_9_fu_1314                                                      |                                                                                                                                                                              |               18 |             31 |         1.72 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/reg_file_45_fu_1458                                                     |                                                                                                                                                                              |               21 |             31 |         1.48 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/w_from_m_value_fu_18140                                                                                          |                                                                                                                                                                              |               15 |             32 |         2.13 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17829_pp0_iter2_reg_reg[0]_18[0]                       | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               13 |             32 |         2.46 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17829_pp0_iter2_reg_reg[0]_19[0]                       | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               10 |             32 |         3.20 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17829_pp0_iter2_reg_reg[0]_2[0]                        | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               13 |             32 |         2.46 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17829_pp0_iter2_reg_reg[0]_20[0]                       | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               13 |             32 |         2.46 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17829_pp0_iter2_reg_reg[0]_21[0]                       | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               11 |             32 |         2.91 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/accessing_hart_V_reg_17660_pp0_iter2_reg_reg[0]                         | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/msize_V_reg_17735_pp0_iter2_reg_reg[1]       |               14 |             32 |         2.29 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg                                             | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/is_local_V_reg_17700_pp0_iter2_reg_reg[0]    |               11 |             32 |         2.91 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_0                                           | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/is_local_V_reg_17700_pp0_iter2_reg_reg[0]_0  |               10 |             32 |         3.20 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                 |                                                                                                                                                                              |                8 |             32 |         4.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/control_s_axi_U/rdata[31]_i_1_n_0                                                                                                                                  |                                                                                                                                                                              |               15 |             32 |         2.13 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17829_pp0_iter2_reg_reg[0]_0[0]                        | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               12 |             32 |         2.67 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17829_pp0_iter2_reg_reg[0]_17[0]                       | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               16 |             32 |         2.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram[31]_i_1_n_0                                                                                                                           | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |               10 |             32 |         3.20 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17829_pp0_iter2_reg_reg[0]_16[0]                       | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               14 |             32 |         2.29 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram[63]_i_1_n_0                                                                                                                           | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                6 |             32 |         5.33 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17829_pp0_iter2_reg_reg[0]_1[0]                        | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               11 |             32 |         2.91 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17829_pp0_iter2_reg_reg[0]_15[0]                       | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               14 |             32 |         2.29 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17829_pp0_iter2_reg_reg[0]_14[0]                       | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               11 |             32 |         2.91 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17829_pp0_iter2_reg_reg[0]_13[0]                       | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               10 |             32 |         3.20 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17829_pp0_iter2_reg_reg[0]_12[0]                       | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               13 |             32 |         2.46 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/control_s_axi_U/int_ip_num[31]_i_1_n_0                                                                                                                             | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |               11 |             32 |         2.91 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                 |                                                                                                                                                                              |                9 |             32 |         3.56 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17829_pp0_iter2_reg_reg[0][0]                          | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               11 |             32 |         2.91 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17829_pp0_iter2_reg_reg[0]_11[0]                       | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               12 |             32 |         2.67 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17829_pp0_iter2_reg_reg[0]_10[0]                       | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               12 |             32 |         2.67 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_17835_pp0_iter2_reg_reg[0]_21[0]                     | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               14 |             32 |         2.29 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_17835_pp0_iter2_reg_reg[0]_20[0]                     | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               14 |             32 |         2.29 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_17835_pp0_iter2_reg_reg[0]_11[0]                     | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               12 |             32 |         2.67 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_17835_pp0_iter2_reg_reg[0]_12[0]                     | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               13 |             32 |         2.46 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_17835_pp0_iter2_reg_reg[0]_13[0]                     | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               14 |             32 |         2.29 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_17835_pp0_iter2_reg_reg[0]_14[0]                     | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               12 |             32 |         2.67 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_17835_pp0_iter2_reg_reg[0]_15[0]                     | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               13 |             32 |         2.46 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_17835_pp0_iter2_reg_reg[0]_16[0]                     | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               14 |             32 |         2.29 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_17835_pp0_iter2_reg_reg[0]_17[0]                     | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               12 |             32 |         2.67 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_17835_pp0_iter2_reg_reg[0]_18[0]                     | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               13 |             32 |         2.46 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_17835_pp0_iter2_reg_reg[0]_19[0]                     | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               12 |             32 |         2.67 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_17835_pp0_iter2_reg_reg[0]_5[0]                      | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               13 |             32 |         2.46 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_17835_pp0_iter2_reg_reg[0]_8[0]                      | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               14 |             32 |         2.29 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_17835_pp0_iter2_reg_reg[0]_10[0]                     | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               11 |             32 |         2.91 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_17835_pp0_iter2_reg_reg[0]_22[0]                     | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               12 |             32 |         2.67 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_17835_pp0_iter2_reg_reg[0]_23[0]                     | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               15 |             32 |         2.13 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_17835_pp0_iter2_reg_reg[0]_24[0]                     | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               15 |             32 |         2.13 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_17835_pp0_iter2_reg_reg[0]_25[0]                     | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               14 |             32 |         2.29 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_17835_pp0_iter2_reg_reg[0]_26[0]                     | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               10 |             32 |         3.20 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_17835_pp0_iter2_reg_reg[0]_27[0]                     | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               13 |             32 |         2.46 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_17835_pp0_iter2_reg_reg[0]_28[0]                     | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               16 |             32 |         2.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_17835_pp0_iter2_reg_reg[0]_7[0]                      | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               14 |             32 |         2.29 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_17835_pp0_iter2_reg_reg[0]_9[0]                      | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               13 |             32 |         2.46 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/int_start_pc_ce1                                                                                                                      |                                                                                                                                                                              |                9 |             32 |         3.56 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/reg_file_3_reg_183060                                                                                            |                                                                                                                                                                              |                5 |             32 |         6.40 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17829_pp0_iter2_reg_reg[0]_8[0]                        | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               12 |             32 |         2.67 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17829_pp0_iter2_reg_reg[0]_23[0]                       | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               11 |             32 |         2.91 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17829_pp0_iter2_reg_reg[0]_24[0]                       | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               14 |             32 |         2.29 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17829_pp0_iter2_reg_reg[0]_25[0]                       | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               14 |             32 |         2.29 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17829_pp0_iter2_reg_reg[0]_26[0]                       | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               10 |             32 |         3.20 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17829_pp0_iter2_reg_reg[0]_27[0]                       | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               14 |             32 |         2.29 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17829_pp0_iter2_reg_reg[0]_28[0]                       | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               14 |             32 |         2.29 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17829_pp0_iter2_reg_reg[0]_3[0]                        | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               13 |             32 |         2.46 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17829_pp0_iter2_reg_reg[0]_4[0]                        | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               10 |             32 |         3.20 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17829_pp0_iter2_reg_reg[0]_5[0]                        | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               12 |             32 |         2.67 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17829_pp0_iter2_reg_reg[0]_6[0]                        | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               10 |             32 |         3.20 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17829_pp0_iter2_reg_reg[0]_7[0]                        | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               12 |             32 |         2.67 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17829_pp0_iter2_reg_reg[0]_22[0]                       | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               13 |             32 |         2.46 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17829_pp0_iter2_reg_reg[0]_9[0]                        | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               11 |             32 |         2.91 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/control_s_axi_U/int_running_hart_set[31]_i_1_n_0                                                                                                                   | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |               14 |             32 |         2.29 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17829_pp0_iter2_reg_reg[0]_1[0]                        | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               15 |             32 |         2.13 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/msize_V_reg_17735_pp0_iter3_reg_reg[2][0]                               |                                                                                                                                                                              |               25 |             32 |         1.28 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_17835_pp0_iter2_reg_reg[0]_0[0]                      | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               13 |             32 |         2.46 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_17835_pp0_iter2_reg_reg[0]_2[0]                      | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               12 |             32 |         2.67 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_17835_pp0_iter2_reg_reg[0]_4[0]                      | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               13 |             32 |         2.46 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_17835_pp0_iter2_reg_reg[0]_3[0]                      | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               12 |             32 |         2.67 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_17835_pp0_iter2_reg_reg[0][0]                        | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               14 |             32 |         2.29 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_17835_pp0_iter2_reg_reg[0]_1[0]                      | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               14 |             32 |         2.29 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_17835_pp0_iter2_reg_reg[0]_6[0]                      | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               14 |             32 |         2.29 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17829_pp0_iter2_reg_reg[0]_13[0]                       | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               14 |             32 |         2.29 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_17835_pp0_iter2_reg_reg[0]_24[0]                     | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               13 |             32 |         2.46 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_17835_pp0_iter2_reg_reg[0]_23[0]                     | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               16 |             32 |         2.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17829_pp0_iter2_reg_reg[0]_15[0]                       | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               14 |             32 |         2.29 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_17835_pp0_iter2_reg_reg[0]_22[0]                     | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               12 |             32 |         2.67 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_17835_pp0_iter2_reg_reg[0]_21[0]                     | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               15 |             32 |         2.13 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_17835_pp0_iter2_reg_reg[0]_8[0]                      | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               14 |             32 |         2.29 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_17835_pp0_iter2_reg_reg[0]_5[0]                      | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               15 |             32 |         2.13 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_17835_pp0_iter2_reg_reg[0]_19[0]                     | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               12 |             32 |         2.67 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17829_pp0_iter2_reg_reg[0]_14[0]                       | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               13 |             32 |         2.46 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_17835_pp0_iter2_reg_reg[0]_25[0]                     | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               14 |             32 |         2.29 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_17835_pp0_iter2_reg_reg[0]_18[0]                     | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               13 |             32 |         2.46 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_17835_pp0_iter2_reg_reg[0]_17[0]                     | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               15 |             32 |         2.13 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_17835_pp0_iter2_reg_reg[0]_16[0]                     | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               11 |             32 |         2.91 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_17835_pp0_iter2_reg_reg[0]_15[0]                     | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               11 |             32 |         2.91 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_17835_pp0_iter2_reg_reg[0]_14[0]                     | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               16 |             32 |         2.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_17835_pp0_iter2_reg_reg[0]_13[0]                     | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               13 |             32 |         2.46 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_17835_pp0_iter2_reg_reg[0]_12[0]                     | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               14 |             32 |         2.29 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_17835_pp0_iter2_reg_reg[0]_11[0]                     | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               16 |             32 |         2.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_17835_pp0_iter2_reg_reg[0]_20[0]                     | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               11 |             32 |         2.91 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/control_s_axi_U/rdata[31]_i_1_n_0                                                                                                                                  |                                                                                                                                                                              |               17 |             32 |         1.88 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17829_pp0_iter2_reg_reg[0]_18[0]                       | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               11 |             32 |         2.91 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17829_pp0_iter2_reg_reg[0]_19[0]                       | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               11 |             32 |         2.91 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/reg_file_3_reg_183060                                                                                            |                                                                                                                                                                              |                6 |             32 |         5.33 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17829_pp0_iter2_reg_reg[0]_2[0]                        | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               15 |             32 |         2.13 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_17835_pp0_iter2_reg_reg[0]_9[0]                      | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               15 |             32 |         2.13 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_17835_pp0_iter2_reg_reg[0]_7[0]                      | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               13 |             32 |         2.46 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/w_from_m_value_fu_18140                                                                                          |                                                                                                                                                                              |               15 |             32 |         2.13 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17829_pp0_iter2_reg_reg[0]_17[0]                       | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               13 |             32 |         2.46 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_17835_pp0_iter2_reg_reg[0]_28[0]                     | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               14 |             32 |         2.29 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/accessing_hart_V_reg_17660_pp0_iter2_reg_reg[0]                         | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/msize_V_reg_17735_pp0_iter2_reg_reg[1]       |               24 |             32 |         1.33 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/control_s_axi_U/int_data_ram[31]_i_1_n_0                                                                                                                           | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                5 |             32 |         6.40 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/control_s_axi_U/int_data_ram[63]_i_1_n_0                                                                                                                           | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                7 |             32 |         4.57 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/control_s_axi_U/int_ip_num[31]_i_1_n_0                                                                                                                             | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |               11 |             32 |         2.91 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/control_s_axi_U/int_running_hart_set[31]_i_1_n_0                                                                                                                   | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                9 |             32 |         3.56 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/control_s_axi_U/int_start_pc/int_start_pc_ce1                                                                                                                      |                                                                                                                                                                              |                8 |             32 |         4.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_17835_pp0_iter2_reg_reg[0]_27[0]                     | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               14 |             32 |         2.29 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_17835_pp0_iter2_reg_reg[0]_26[0]                     | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               14 |             32 |         2.29 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17829_pp0_iter2_reg_reg[0]_16[0]                       | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               12 |             32 |         2.67 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17829_pp0_iter2_reg_reg[0]_26[0]                       | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               13 |             32 |         2.46 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17829_pp0_iter2_reg_reg[0]_0[0]                        | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               14 |             32 |         2.29 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17829_pp0_iter2_reg_reg[0]_7[0]                        | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               14 |             32 |         2.29 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17829_pp0_iter2_reg_reg[0]_6[0]                        | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               15 |             32 |         2.13 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17829_pp0_iter2_reg_reg[0]_5[0]                        | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               15 |             32 |         2.13 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17829_pp0_iter2_reg_reg[0]_4[0]                        | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               14 |             32 |         2.29 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17829_pp0_iter2_reg_reg[0]_3[0]                        | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               15 |             32 |         2.13 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17829_pp0_iter2_reg_reg[0]_28[0]                       | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               13 |             32 |         2.46 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17829_pp0_iter2_reg_reg[0]_27[0]                       | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               14 |             32 |         2.29 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17829_pp0_iter2_reg_reg[0]_8[0]                        | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               15 |             32 |         2.13 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17829_pp0_iter2_reg_reg[0]_20[0]                       | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               14 |             32 |         2.29 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17829_pp0_iter2_reg_reg[0][0]                          | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               15 |             32 |         2.13 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17829_pp0_iter2_reg_reg[0]_21[0]                       | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               12 |             32 |         2.67 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17829_pp0_iter2_reg_reg[0]_22[0]                       | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               12 |             32 |         2.67 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17829_pp0_iter2_reg_reg[0]_25[0]                       | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               14 |             32 |         2.29 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17829_pp0_iter2_reg_reg[0]_24[0]                       | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               12 |             32 |         2.67 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17829_pp0_iter2_reg_reg[0]_23[0]                       | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               13 |             32 |         2.46 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/msize_V_reg_17735_pp0_iter3_reg_reg[2][0]                               |                                                                                                                                                                              |               21 |             32 |         1.52 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_17835_pp0_iter2_reg_reg[0]_10[0]                     | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               14 |             32 |         2.29 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_17835_pp0_iter2_reg_reg[0]_6[0]                      | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               14 |             32 |         2.29 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_17835_pp0_iter2_reg_reg[0]_1[0]                      | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               15 |             32 |         2.13 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg                                             | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/is_local_V_reg_17700_pp0_iter2_reg_reg[0]    |                7 |             32 |         4.57 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17829_pp0_iter2_reg_reg[0]_12[0]                       | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               16 |             32 |         2.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_0                                           | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/is_local_V_reg_17700_pp0_iter2_reg_reg[0]_0  |               11 |             32 |         2.91 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17829_pp0_iter2_reg_reg[0]_11[0]                       | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               13 |             32 |         2.46 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_17835_pp0_iter2_reg_reg[0][0]                        | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               14 |             32 |         2.29 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_17835_pp0_iter2_reg_reg[0]_3[0]                      | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               14 |             32 |         2.29 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_17835_pp0_iter2_reg_reg[0]_4[0]                      | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               15 |             32 |         2.13 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_17835_pp0_iter2_reg_reg[0]_2[0]                      | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               12 |             32 |         2.67 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17829_pp0_iter2_reg_reg[0]_10[0]                       | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               12 |             32 |         2.67 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_17835_pp0_iter2_reg_reg[0]_0[0]                      | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               13 |             32 |         2.46 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_17829_pp0_iter2_reg_reg[0]_9[0]                        | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               12 |             32 |         2.67 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                             |                                                                                                                                                                              |               11 |             33 |         3.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                             |                                                                                                                                                                              |                7 |             33 |         4.71 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                      |                                                                                                                                                                              |                7 |             33 |         4.71 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                               |                                                                                                                                                                              |                6 |             33 |         5.50 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                               |                                                                                                                                                                              |                5 |             33 |         6.60 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                      |                                                                                                                                                                              |                6 |             33 |         5.50 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg[0]                                          |                                                                                                                                                                              |               10 |             33 |         3.30 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg[0]                                          |                                                                                                                                                                              |               13 |             33 |         2.54 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                             |                                                                                                                                                                              |                7 |             33 |         4.71 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                             |                                                                                                                                                                              |                9 |             33 |         3.67 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                 |                                                                                                                                                                              |               11 |             34 |         3.09 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/d_state_is_full_1_0_fu_714                                              |                                                                                                                                                                              |               11 |             35 |         3.18 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                           |                                                                                                                                                                              |                8 |             35 |         4.38 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/d_state_is_full_1_0_fu_714                                              |                                                                                                                                                                              |               16 |             35 |         2.19 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/pop                                                                                                      | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                5 |             37 |         7.40 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/pop                                                                                                      | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                5 |             37 |         7.40 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/push                                                                                                     |                                                                                                                                                                              |                5 |             37 |         7.40 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/push                                                                                                     |                                                                                                                                                                              |                5 |             37 |         7.40 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/d_state_is_full_0_0_fu_7101                                             |                                                                                                                                                                              |               13 |             38 |         2.92 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/d_state_is_full_0_0_fu_7101                                             |                                                                                                                                                                              |               14 |             38 |         2.71 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/d_state_d_i_has_no_dest_0_0727_fu_17220                                                                          |                                                                                                                                                                              |               11 |             45 |         4.09 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/d_state_d_i_has_no_dest_0_0727_fu_17220                                                                          |                                                                                                                                                                              |               14 |             45 |         3.21 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                               |                                                                                                                                                                              |                8 |             47 |         5.88 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                      |                                                                                                                                                                              |               11 |             47 |         4.27 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/has_exited_V_1_reg_304_reg[0][0]                                        |                                                                                                                                                                              |               13 |             48 |         3.69 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/has_exited_V_1_reg_304_reg[0][0]                                        |                                                                                                                                                                              |               11 |             48 |         4.36 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/d_i_is_jal_V_reg_184740                                                 |                                                                                                                                                                              |               10 |             51 |         5.10 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/d_i_is_jal_V_reg_184740                                                 |                                                                                                                                                                              |               10 |             51 |         5.10 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                    |                                                                                                                                                                              |               13 |             52 |         4.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                               | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                8 |             52 |         6.50 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg_4[0]                                                                                        | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |               12 |             52 |         4.33 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                    |                                                                                                                                                                              |               11 |             52 |         4.73 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                    |                                                                                                                                                                              |               17 |             52 |         3.06 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg_4[0]                                                                                        | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                7 |             52 |         7.43 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                               | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                8 |             52 |         6.50 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                        |                                                                                                                                                                              |               13 |             52 |         4.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg[0]                                                                                          | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                9 |             53 |         5.89 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg[0]                                                                                          | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                9 |             53 |         5.89 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/gmem_addr_6_reg_187230                                                                                           |                                                                                                                                                                              |               28 |             62 |         2.21 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/gmem_addr_4_reg_187450                                                                                           |                                                                                                                                                                              |               16 |             62 |         3.88 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/gmem_addr_5_reg_18729[61]_i_1_n_0                                                                                |                                                                                                                                                                              |               29 |             62 |         2.14 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/gmem_addr_6_reg_187230                                                                                           |                                                                                                                                                                              |               25 |             62 |         2.48 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/gmem_addr_7_reg_187170                                                                                           |                                                                                                                                                                              |               19 |             62 |         3.26 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/gmem_addr_3_reg_187510                                                                                           |                                                                                                                                                                              |               16 |             62 |         3.88 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/gmem_addr_2_reg_187570                                                                                           |                                                                                                                                                                              |               16 |             62 |         3.88 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/gmem_addr_4_reg_187450                                                                                           |                                                                                                                                                                              |               16 |             62 |         3.88 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/gmem_addr_5_reg_18729[61]_i_1_n_0                                                                                |                                                                                                                                                                              |               19 |             62 |         3.26 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_13_in                                                                                                                            | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |               11 |             62 |         5.64 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/gmem_addr_7_reg_187170                                                                                           |                                                                                                                                                                              |               17 |             62 |         3.65 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/gmem_addr_3_reg_187510                                                                                           |                                                                                                                                                                              |               16 |             62 |         3.88 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/gmem_addr_2_reg_187570                                                                                           |                                                                                                                                                                              |               16 |             62 |         3.88 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_13_in                                                                                                                            | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |               12 |             62 |         5.17 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_14_in                                                                                                                            | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |               13 |             63 |         4.85 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/push_0                                                                  |                                                                                                                                                                              |                9 |             63 |         7.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/pop                                                                                                                    | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                9 |             63 |         7.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/pop                                                                                                                    | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                9 |             63 |         7.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/pop                                                                                                                   | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                9 |             63 |         7.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/push                                                                    |                                                                                                                                                                              |                9 |             63 |         7.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/push_0                                                                  |                                                                                                                                                                              |                9 |             63 |         7.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/pop                                                                                                                   | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                9 |             63 |         7.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/push                                                                    |                                                                                                                                                                              |                9 |             63 |         7.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_14_in                                                                                                                            | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |               12 |             63 |         5.25 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/E[0]                                                                                                                              | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |               18 |             64 |         3.56 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/e_from_i_rv1_fu_8380                                                    |                                                                                                                                                                              |               20 |             64 |         3.20 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/and_ln1544_reg_17864_pp0_iter2_reg_reg[0][0]                            |                                                                                                                                                                              |               18 |             64 |         3.56 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/and_ln1544_reg_17864_pp0_iter2_reg_reg[0][0]                            |                                                                                                                                                                              |               21 |             64 |         3.05 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/store_unit/fifo_wrsp/full_n_reg_0[0]                                                                                                                  | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |               20 |             64 |         3.20 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                             |                                                                                                                                                                              |               22 |             64 |         2.91 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/store_unit/tmp_valid_reg_0[0]                                                                                                                         |                                                                                                                                                                              |               20 |             64 |         3.20 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                              |                                                                                                                                                                              |               22 |             64 |         2.91 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                             |                                                                                                                                                                              |               23 |             64 |         2.78 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/store_unit/tmp_valid_reg_0[0]                                                                                                                         |                                                                                                                                                                              |               19 |             64 |         3.37 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                              |                                                                                                                                                                              |               19 |             64 |         3.37 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit/E[0]                                                                                                                                        |                                                                                                                                                                              |               17 |             64 |         3.76 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/E[0]                                                                                                                              | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |               14 |             64 |         4.57 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/store_unit/fifo_wrsp/full_n_reg_0[0]                                                                                                                  | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |               20 |             64 |         3.20 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/e_from_i_rv1_fu_8380                                                    |                                                                                                                                                                              |               23 |             64 |         2.78 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/nbc_V_fu_6740                                                                                                    | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               17 |             64 |         3.76 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                         | design_1_2c_2h_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                               |               36 |             64 |         1.78 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/nbc_V_fu_6740                                                                                                    | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/c_V_10_fu_10180                              |               16 |             64 |         4.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/ap_CS_fsm_state6                                                                                                                                                   | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                8 |             64 |         8.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit/E[0]                                                                                                                                        |                                                                                                                                                                              |               15 |             64 |         4.27 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/ap_CS_fsm_state6                                                                                                                                                   | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                8 |             64 |         8.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/load_p1                                                                                                                |                                                                                                                                                                              |               20 |             66 |         3.30 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.next_loop                                                                                                     | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |               11 |             66 |         6.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/pop                                                                                                       | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                9 |             66 |         7.33 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/push                                                                                                      |                                                                                                                                                                              |                9 |             66 |         7.33 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/load_p1                                                                                                                |                                                                                                                                                                              |               22 |             66 |         3.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/push                                                                                                      |                                                                                                                                                                              |                9 |             66 |         7.33 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/pop                                                                                                       | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |                9 |             66 |         7.33 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_vld_reg[0]                                                                                          |                                                                                                                                                                              |               20 |             66 |         3.30 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.next_loop                                                                                                     | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |               11 |             66 |         6.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_vld_reg[0]                                                                                          |                                                                                                                                                                              |               20 |             66 |         3.30 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                        |                                                                                                                                                                              |               16 |             68 |         4.25 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                        |                                                                                                                                                                              |               11 |             68 |         6.18 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                    |                                                                                                                                                                              |               17 |             68 |         4.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                    |                                                                                                                                                                              |               17 |             68 |         4.00 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                        |                                                                                                                                                                              |               14 |             68 |         4.86 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                    |                                                                                                                                                                              |               14 |             68 |         4.86 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                    |                                                                                                                                                                              |               18 |             68 |         3.78 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                        |                                                                                                                                                                              |               19 |             68 |         3.58 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/m_state_is_full_1_0_fu_958                                              |                                                                                                                                                                              |               25 |             84 |         3.36 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/ap_CS_fsm_state3                                                                                                                                                   |                                                                                                                                                                              |               22 |             84 |         3.82 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/ap_CS_fsm_state3                                                                                                                                                   |                                                                                                                                                                              |               26 |             84 |         3.23 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/m_state_is_full_1_0_fu_958                                              |                                                                                                                                                                              |               27 |             84 |         3.11 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |               55 |            113 |         2.05 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |               52 |            113 |         2.17 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_read/fifo_rctl/next_rreq                                                                                                                          | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |               23 |            126 |         5.48 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/fifo_burst/next_wreq                                                                                                                        | design_1_2c_2h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |               34 |            126 |         3.71 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/fifo_burst/next_wreq                                                                                                                        | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |               23 |            126 |         5.48 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/next_rreq                                                                                                                          | design_1_2c_2h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                          |               29 |            126 |         4.34 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/nbc_V_fu_6740                                                                                                    |                                                                                                                                                                              |               43 |            169 |         3.93 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/nbc_V_fu_6740                                                                                                    |                                                                                                                                                                              |               45 |            169 |         3.76 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/e_state_is_full_0_0_reg_21330                                                                                    |                                                                                                                                                                              |               83 |            267 |         3.22 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/e_state_is_full_0_0_reg_21330                                                                                    |                                                                                                                                                                              |               83 |            267 |         3.22 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter10                                                |                                                                                                                                                                              |               90 |            318 |         3.53 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter10                                                |                                                                                                                                                                              |              103 |            318 |         3.09 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/d_from_f_fetch_pc_V_fu_6980                                             |                                                                                                                                                                              |              124 |            437 |         3.52 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/d_from_f_fetch_pc_V_fu_6980                                             |                                                                                                                                                                              |              136 |            437 |         3.21 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         |                                                                                                                                                                              |              252 |            529 |         2.10 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/p_1474_in                                                               |                                                                                                                                                                              |              187 |            565 |         3.02 |
|  design_1_2c_2h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_2h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_167/flow_control_loop_pipe_sequential_init_U/p_1474_in                                                               |                                                                                                                                                                              |              143 |            565 |         3.95 |
+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


