

Implementation tool: Xilinx Vivado v.2020.2
Project:             project_tmp
Solution:            solution_tmp
Device target:       xc7z020-clg484-1
Report date:         Thu Apr 15 13:58:37 UTC 2021

#=== Post-Implementation Resource usage ===
SLICE:         1605
LUT:           4344
FF:            7475
DSP:              4
BRAM:             0
SRL:            112
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    8.247
CP achieved post-implementation:    7.928
Timing met
