0.7
2020.2
<<<<<<< HEAD
Apr 18 2022
16:05:34
E:/Xilinx/MIPS_SINGLE_CYCLE_CPU/MIPS-SINGLE-CYCLE-CPU/MIPS_SINGLE_CYCLE_CPU.srcs/sim_1/new/ALU_CONTROL_TB.vhd,1669691841,vhdl,,,,alu_control_tb,,,,,,,,
E:/Xilinx/MIPS_SINGLE_CYCLE_CPU/MIPS-SINGLE-CYCLE-CPU/MIPS_SINGLE_CYCLE_CPU.srcs/sim_1/new/ALU_TB.vhd,1670106500,vhdl,,,,alu_tb,,,,,,,,
E:/Xilinx/MIPS_SINGLE_CYCLE_CPU/MIPS-SINGLE-CYCLE-CPU/MIPS_SINGLE_CYCLE_CPU.srcs/sim_1/new/Adder_tb.vhd,1669419556,vhdl,,,,adder_tb,,,,,,,,
E:/Xilinx/MIPS_SINGLE_CYCLE_CPU/MIPS-SINGLE-CYCLE-CPU/MIPS_SINGLE_CYCLE_CPU.srcs/sources_1/new/ALU.vhd,1669417894,vhdl,E:/Xilinx/MIPS_SINGLE_CYCLE_CPU/MIPS-SINGLE-CYCLE-CPU/MIPS_SINGLE_CYCLE_CPU.srcs/sim_1/new/ALU_TB.vhd,,,alu,,,,,,,,
E:/Xilinx/MIPS_SINGLE_CYCLE_CPU/MIPS-SINGLE-CYCLE-CPU/MIPS_SINGLE_CYCLE_CPU.srcs/sources_1/new/ALU_CONTROL.vhd,1669420311,vhdl,E:/Xilinx/MIPS_SINGLE_CYCLE_CPU/MIPS-SINGLE-CYCLE-CPU/MIPS_SINGLE_CYCLE_CPU.srcs/sim_1/new/ALU_CONTROL_TB.vhd,,,alucontrol,,,,,,,,
E:/Xilinx/MIPS_SINGLE_CYCLE_CPU/MIPS-SINGLE-CYCLE-CPU/MIPS_SINGLE_CYCLE_CPU.srcs/sources_1/new/Adder.vhd,1669418009,vhdl,E:/Xilinx/MIPS_SINGLE_CYCLE_CPU/MIPS-SINGLE-CYCLE-CPU/MIPS_SINGLE_CYCLE_CPU.srcs/sim_1/new/Adder_tb.vhd,,,adder,,,,,,,,
=======
Oct 14 2022
05:07:14
/home/benisneb/Documents/SchoolWork/Engineering/ECE_524L_FPGA_ASIC/MIPS-SINGLE-CYCLE-CPU/MIPS_SINGLE_CYCLE_CPU.srcs/sim_1/new/ALU_CONTROL_TB.vhd,1669694735,vhdl,,,,alu_control_tb,,,,,,,,
/home/benisneb/Documents/SchoolWork/Engineering/ECE_524L_FPGA_ASIC/MIPS-SINGLE-CYCLE-CPU/MIPS_SINGLE_CYCLE_CPU.srcs/sim_1/new/Adder_tb.vhd,1669694735,vhdl,,,,adder_tb,,,,,,,,
/home/benisneb/Documents/SchoolWork/Engineering/ECE_524L_FPGA_ASIC/MIPS-SINGLE-CYCLE-CPU/MIPS_SINGLE_CYCLE_CPU.srcs/sources_1/new/ALU.vhd,1669694735,vhdl,,,,alu,,,,,,,,
/home/benisneb/Documents/SchoolWork/Engineering/ECE_524L_FPGA_ASIC/MIPS-SINGLE-CYCLE-CPU/MIPS_SINGLE_CYCLE_CPU.srcs/sources_1/new/ALU_CONTROL.vhd,1669694735,vhdl,/home/benisneb/Documents/SchoolWork/Engineering/ECE_524L_FPGA_ASIC/MIPS-SINGLE-CYCLE-CPU/MIPS_SINGLE_CYCLE_CPU.srcs/sim_1/new/ALU_CONTROL_TB.vhd,,,alucontrol,,,,,,,,
/home/benisneb/Documents/SchoolWork/Engineering/ECE_524L_FPGA_ASIC/MIPS-SINGLE-CYCLE-CPU/MIPS_SINGLE_CYCLE_CPU.srcs/sources_1/new/Adder.vhd,1669700549,vhdl,/home/benisneb/Documents/SchoolWork/Engineering/ECE_524L_FPGA_ASIC/MIPS-SINGLE-CYCLE-CPU/MIPS_SINGLE_CYCLE_CPU.srcs/sim_1/new/Adder_tb.vhd,,,adder,,,,,,,,
/home/benisneb/Documents/SchoolWork/Engineering/ECE_524L_FPGA_ASIC/MIPS-SINGLE-CYCLE-CPU/MIPS_SINGLE_CYCLE_CPU.srcs/sources_1/new/DataMemory.vhd,1669963999,vhdl,,,,datamemory,,,,,,,,
/home/benisneb/Documents/SchoolWork/Engineering/ECE_524L_FPGA_ASIC/MIPS-SINGLE-CYCLE-CPU/MIPS_SINGLE_CYCLE_CPU.srcs/sources_1/new/DataMemory_tb.vhd,1669962896,vhdl,,,,datamemory_tb,,,,,,,,
/home/benisneb/Documents/SchoolWork/Engineering/ECE_524L_FPGA_ASIC/MIPS-SINGLE-CYCLE-CPU/MIPS_SINGLE_CYCLE_CPU.srcs/sources_1/new/InstructionMemory.vhd,1669963997,vhdl,,,,instructionmemory,,,,,,,,
/home/benisneb/Documents/SchoolWork/Engineering/ECE_524L_FPGA_ASIC/MIPS-SINGLE-CYCLE-CPU/MIPS_SINGLE_CYCLE_CPU.srcs/sources_1/new/InstructionMemory_tb.vhd,1669963110,vhdl,,,,instructionmemory_tb,,,,,,,,
>>>>>>> 24cead4 (Adding Instr&Data Memory)
