set a(0-18) {AREA_SCORE {} NAME CHN TYPE {C-CORE PORT} PAR 0-16 XREFS 468cd7d5-a486-4643-b289-6574bd34436e-15 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {} SUCCS {{130 0 0 0-17 {}}} CYCLES {}}
set a(0-19) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_sync_in_wait(1) QUANTITY 1 NAME io_read(run) TYPE {SYNC IN} DELAY {0.00 ns} PAR 0-16 XREFS 468cd7d5-a486-4643-b289-6574bd34436e-16 LOC {0 1.0 0 1.0 0 1.0 1 0.0 0 0.9999} PREDS {} SUCCS {{66 0 0 0-40 {}}} CYCLES {}}
set a(0-20) {AREA_SCORE {} NAME DataInp TYPE {C-CORE PORT} PAR 0-16 XREFS 468cd7d5-a486-4643-b289-6574bd34436e-17 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {} SUCCS {{259 0 0 0-21 {}} {130 0 0 0-17 {}}} CYCLES {}}
set a(0-21) {AREA_SCORE {} NAME sel TYPE SELECT PAR 0-16 XREFS 468cd7d5-a486-4643-b289-6574bd34436e-18 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {{259 0 0 0-20 {}}} SUCCS {{131 0 0 0-22 {}} {130 0 0 0-17 {}}} CYCLES {}}
set a(0-22) {AREA_SCORE {} NAME ADD_LOOP:i:asn(ADD_LOOP:i(4:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-16 XREFS 468cd7d5-a486-4643-b289-6574bd34436e-19 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{131 0 0 0-21 {}} {772 0 0 0-17 {}}} SUCCS {{259 0 0 0-17 {}}} CYCLES {}}
set a(0-23) {AREA_SCORE {} NAME ADD_LOOP:i:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-17 XREFS 468cd7d5-a486-4643-b289-6574bd34436e-20 LOC {0 1.0 0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{774 0 0 0-38 {}}} SUCCS {{259 0 0 0-24 {}} {130 0 0 0-37 {}} {256 0 0 0-38 {}}} CYCLES {}}
set a(0-24) {AREA_SCORE {} NAME ADD_LOOP:i:slc(ADD_LOOP:i(4:0))(3-0)#1 TYPE READSLICE PAR 0-17 XREFS 468cd7d5-a486-4643-b289-6574bd34436e-21 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{259 0 0 0-23 {}}} SUCCS {{259 0 0 0-25 {}} {130 0 0 0-37 {}}} CYCLES {}}
set a(0-25) {AREA_SCORE 9600.00 LIBRARY amba MODULE ccs_axi4_master(2,0,16,32,32,4,0,0,0,0,32,32,1,1,1,0,0,0,0) QUANTITY 1 NAME operator+<32,false>:read_mem(a:rsc.@) TYPE MEMORYREAD DELAY {0.63 ns} PAR 0-17 XREFS 468cd7d5-a486-4643-b289-6574bd34436e-22 LOC {0 1.0 0 1.0 0 1.0 1 0.079326798076923 1 0.079326798076923} PREDS {{259 0 0 0-24 {}}} SUCCS {{259 0 0 0-26 {}} {258 0 0 0-28 {}} {130 0 0 0-37 {}}} CYCLES {}}
set a(0-26) {AREA_SCORE {} NAME operator+<32,false>:slc(drf(a.ptr).smx)(31-2) TYPE READSLICE PAR 0-17 XREFS 468cd7d5-a486-4643-b289-6574bd34436e-23 LOC {1 0.1282051 1 0.1282051 1 0.1282051 1 0.89257215} PREDS {{259 0 0 0-25 {}}} SUCCS {{259 0 0 0-27 {}} {130 0 0 0-37 {}}} CYCLES {}}
set a(0-27) {AREA_SCORE 30.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(30,0,6,1,30) QUANTITY 1 NAME operator+<32,false>:acc TYPE ACCU DELAY {0.86 ns} PAR 0-17 XREFS 468cd7d5-a486-4643-b289-6574bd34436e-24 LOC {1 0.1282051 1 0.89257215 1 0.89257215 1 0.9999999096153847 1 0.9999999096153847} PREDS {{259 0 0 0-26 {}}} SUCCS {{258 0 0 0-29 {}} {130 0 0 0-37 {}}} CYCLES {}}
set a(0-28) {AREA_SCORE {} NAME operator+<32,false>:slc(drf(a.ptr).smx)(1-0) TYPE READSLICE PAR 0-17 XREFS 468cd7d5-a486-4643-b289-6574bd34436e-25 LOC {1 0.1282051 1 0.1282051 1 0.1282051 1 1.0} PREDS {{258 0 0 0-25 {}}} SUCCS {{259 0 0 0-29 {}} {130 0 0 0-37 {}}} CYCLES {}}
set a(0-29) {AREA_SCORE {} NAME operator+<32,false>:operator+<32,false>:conc TYPE CONCATENATE PAR 0-17 XREFS 468cd7d5-a486-4643-b289-6574bd34436e-26 LOC {1 0.23563294999999998 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-28 {}} {258 0 0 0-27 {}}} SUCCS {{258 0 0 0-32 {}} {130 0 0 0-37 {}}} CYCLES {}}
set a(0-30) {AREA_SCORE {} NAME ADD_LOOP:i:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-17 XREFS 468cd7d5-a486-4643-b289-6574bd34436e-27 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{774 0 0 0-38 {}}} SUCCS {{259 0 0 0-31 {}} {130 0 0 0-37 {}} {256 0 0 0-38 {}}} CYCLES {}}
set a(0-31) {AREA_SCORE {} NAME ADD_LOOP:i:slc(ADD_LOOP:i(4:0))(3-0) TYPE READSLICE PAR 0-17 XREFS 468cd7d5-a486-4643-b289-6574bd34436e-28 LOC {0 1.0 1 0.0 1 0.0 1 1.0} PREDS {{259 0 0 0-30 {}}} SUCCS {{259 0 0 0-32 {}} {130 0 0 0-37 {}}} CYCLES {}}
set a(0-32) {AREA_SCORE 9600.00 LIBRARY amba MODULE ccs_axi4_master(3,0,16,32,32,4,0,0,0,0,32,32,1,1,1,0,0,0,0) QUANTITY 1 NAME ADD_LOOP:write_mem(b:rsc.@) TYPE MEMORYWRITE DELAY {0.10 ns} PAR 0-17 XREFS 468cd7d5-a486-4643-b289-6574bd34436e-29 LOC {1 1.0 1 1.0 1 1.0 2 0.012820387820512869 2 0.012820387820512869} PREDS {{774 0 0 0-32 {}} {259 0 0 0-31 {}} {258 0 0 0-29 {}}} SUCCS {{774 0 0 0-32 {}} {130 0 0 0-37 {}}} CYCLES {}}
set a(0-33) {AREA_SCORE {} NAME ADD_LOOP:i:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-17 XREFS 468cd7d5-a486-4643-b289-6574bd34436e-30 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.96875} PREDS {{774 0 0 0-38 {}}} SUCCS {{259 0 0 0-34 {}} {130 0 0 0-37 {}} {256 0 0 0-38 {}}} CYCLES {}}
set a(0-34) {AREA_SCORE {} NAME ADD_LOOP:i:slc(ADD_LOOP:i(4:0))(3-0)#2 TYPE READSLICE PAR 0-17 XREFS 468cd7d5-a486-4643-b289-6574bd34436e-31 LOC {0 1.0 1 0.0 1 0.0 2 0.96875} PREDS {{259 0 0 0-33 {}}} SUCCS {{259 0 0 0-35 {}} {130 0 0 0-37 {}}} CYCLES {}}
set a(0-35) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(4,0,2,1,5) QUANTITY 1 NAME ADD_LOOP:acc#1 TYPE ACCU DELAY {0.25 ns} PAR 0-17 XREFS 468cd7d5-a486-4643-b289-6574bd34436e-32 LOC {1 0.0 1 0.96875 1 0.96875 1 0.999999875 2 0.999999875} PREDS {{259 0 0 0-34 {}}} SUCCS {{259 0 0 0-36 {}} {130 0 0 0-37 {}} {258 0 0 0-38 {}}} CYCLES {}}
set a(0-36) {AREA_SCORE {} NAME ADD_LOOP:i:slc(ADD_LOOP:i(4:0))(4) TYPE READSLICE PAR 0-17 XREFS 468cd7d5-a486-4643-b289-6574bd34436e-33 LOC {1 0.03125 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-35 {}}} SUCCS {{259 0 0 0-37 {}}} CYCLES {}}
set a(0-37) {AREA_SCORE {} NAME ADD_LOOP:break(ADD_LOOP) TYPE TERMINATE PAR 0-17 XREFS 468cd7d5-a486-4643-b289-6574bd34436e-34 LOC {2 0.061698699999999995 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-36 {}} {130 0 0 0-35 {}} {130 0 0 0-34 {}} {130 0 0 0-33 {}} {130 0 0 0-32 {}} {130 0 0 0-31 {}} {130 0 0 0-30 {}} {130 0 0 0-29 {}} {130 0 0 0-28 {}} {130 0 0 0-27 {}} {130 0 0 0-26 {}} {130 0 0 0-25 {}} {130 0 0 0-24 {}} {130 0 0 0-23 {}}} SUCCS {{129 0 0 0-38 {}}} CYCLES {}}
set a(0-38) {AREA_SCORE {} NAME asn(ADD_LOOP:i(4:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-17 LOC {2 0.0 2 0.0 2 0.0 2 0.0 2 1.0} PREDS {{772 0 0 0-38 {}} {129 0 0 0-37 {}} {258 0 0 0-35 {}} {256 0 0 0-33 {}} {256 0 0 0-30 {}} {256 0 0 0-23 {}}} SUCCS {{774 0 0 0-23 {}} {774 0 0 0-30 {}} {774 0 0 0-33 {}} {772 0 0 0-38 {}}} CYCLES {}}
set a(0-17) {CHI {0-23 0-24 0-25 0-26 0-27 0-28 0-29 0-30 0-31 0-32 0-33 0-34 0-35 0-36 0-37 0-38} ITERATIONS 16 RESET_LATENCY 0 CSTEPS 2 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD 32 %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 32 TOTAL_CYCLES_IN 32 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 32 NAME ADD_LOOP TYPE LOOP DELAY {330.00 ns} PAR 0-16 XREFS 468cd7d5-a486-4643-b289-6574bd34436e-35 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-22 {}} {130 0 0 0-21 {}} {130 0 0 0-20 {}} {130 0 0 0-18 {}}} SUCCS {{772 0 0 0-22 {}} {131 0 0 0-39 {}} {130 0 0 0-40 {}} {130 0 0 0-41 {}} {130 0 0 0-42 {}} {130 0 0 0-43 {}} {130 0 0 0-44 {}} {130 0 0 0-45 {}} {130 0 0 0-46 {}} {130 0 0 0-47 {}}} CYCLES {}}
set a(0-39) {AREA_SCORE {} NAME DataOut TYPE {C-CORE PORT} PAR 0-16 XREFS 468cd7d5-a486-4643-b289-6574bd34436e-36 LOC {1 1.0 1 1.0 1 1.0 3 1.0} PREDS {{131 0 0 0-17 {}}} SUCCS {} CYCLES {}}
set a(0-40) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_sync_out_wait(4) QUANTITY 1 NAME io_write(complete) TYPE {SYNC OUT} DELAY {0.00 ns} PAR 0-16 XREFS 468cd7d5-a486-4643-b289-6574bd34436e-37 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{130 0 0 0-17 {}} {66 0 0 0-19 {}}} SUCCS {{66 0 0 0-43 {}} {66 0 0 0-46 {}}} CYCLES {}}
set a(0-41) {AREA_SCORE {} NAME CHN#1 TYPE {C-CORE PORT} PAR 0-16 XREFS 468cd7d5-a486-4643-b289-6574bd34436e-38 LOC {1 1.0 1 1.0 1 1.0 3 1.0} PREDS {{130 0 0 0-17 {}}} SUCCS {} CYCLES {}}
set a(0-42) {AREA_SCORE {} NAME CHN#2 TYPE {C-CORE PORT} PAR 0-16 XREFS 468cd7d5-a486-4643-b289-6574bd34436e-39 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-17 {}} {128 0 0 0-43 {}}} SUCCS {{259 0 0 0-43 {}}} CYCLES {}}
set a(0-43) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 2 NAME b:io_sync(b:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-16 XREFS 468cd7d5-a486-4643-b289-6574bd34436e-40 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-43 {}} {259 0 0 0-42 {}} {66 0 0 0-40 {}} {130 0 0 0-17 {}}} SUCCS {{128 0 0 0-42 {}} {772 0 0 0-43 {}} {259 0 0 0-44 {}}} CYCLES {}}
set a(0-44) {AREA_SCORE {} NAME DataInp#1 TYPE {C-CORE PORT} PAR 0-16 XREFS 468cd7d5-a486-4643-b289-6574bd34436e-41 LOC {3 0.0488782 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-43 {}} {130 0 0 0-17 {}}} SUCCS {} CYCLES {}}
set a(0-45) {AREA_SCORE {} NAME CHN#3 TYPE {C-CORE PORT} PAR 0-16 XREFS 468cd7d5-a486-4643-b289-6574bd34436e-42 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-17 {}} {128 0 0 0-46 {}}} SUCCS {{259 0 0 0-46 {}}} CYCLES {}}
set a(0-46) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 2 NAME a:io_sync(a:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-16 XREFS 468cd7d5-a486-4643-b289-6574bd34436e-43 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-46 {}} {259 0 0 0-45 {}} {66 0 0 0-40 {}} {130 0 0 0-17 {}}} SUCCS {{128 0 0 0-45 {}} {772 0 0 0-46 {}} {259 0 0 0-47 {}}} CYCLES {}}
set a(0-47) {AREA_SCORE {} NAME DataInp#2 TYPE {C-CORE PORT} PAR 0-16 XREFS 468cd7d5-a486-4643-b289-6574bd34436e-44 LOC {3 0.0488782 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-46 {}} {130 0 0 0-17 {}}} SUCCS {} CYCLES {}}
set a(0-16) {CHI {0-18 0-19 0-20 0-21 0-22 0-17 0-39 0-40 0-41 0-42 0-43 0-44 0-45 0-46 0-47} ITERATIONS Infinite LATENCY 31 RESET_LATENCY 0 CSTEPS 3 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD 35 %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 3 TOTAL_CYCLES_IN 3 TOTAL_CYCLES_UNDER 32 TOTAL_CYCLES 35 NAME main TYPE LOOP DELAY {360.00 ns} PAR 0-15 XREFS 468cd7d5-a486-4643-b289-6574bd34436e-45 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-15) {CHI 0-16 ITERATIONS Infinite LATENCY 31 RESET_LATENCY 1 CSTEPS 1 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD 35 %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 1 TOTAL_CYCLES_IN 1 TOTAL_CYCLES_UNDER 35 TOTAL_CYCLES 36 NAME core:rlp TYPE LOOP DELAY {360.00 ns} PAR {} XREFS 468cd7d5-a486-4643-b289-6574bd34436e-46 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-15-TOTALCYCLES) {36}
set a(0-15-QMOD) {ccs_sync_in_wait(1) 0-19 ccs_axi4_master(2,0,16,32,32,4,0,0,0,0,32,32,1,1,1,0,0,0,0) 0-25 mgc_add(30,0,6,1,30) 0-27 ccs_axi4_master(3,0,16,32,32,4,0,0,0,0,32,32,1,1,1,0,0,0,0) 0-32 mgc_add(4,0,2,1,5) 0-35 ccs_sync_out_wait(4) 0-40 mgc_io_sync(0) {0-43 0-46}}
set a(0-15-PROC_NAME) {core}
set a(0-15-HIER_NAME) {/axi_add/core}
set a(TOP_INDEX) {0}
set a(TOP) {0-15}

