{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701722103728 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701722103729 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  4 21:35:03 2023 " "Processing started: Mon Dec  4 21:35:03 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701722103729 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701722103729 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off procesor_1 -c procesor_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off procesor_1 -c procesor_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701722103729 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701722104289 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701722104290 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "licznik.v " "Can't analyze file -- file licznik.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1701722112708 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "rom.v " "Can't analyze file -- file rom.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1701722112709 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "dekoder.v " "Can't analyze file -- file dekoder.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1701722112711 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "alu.v " "Can't analyze file -- file alu.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1701722112712 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "rf.v " "Can't analyze file -- file rf.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1701722112714 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "akumulator.v " "Can't analyze file -- file akumulator.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1701722112715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesor_1.v 1 1 " "Found 1 design units, including 1 entities, in source file procesor_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 procesor_1 " "Found entity 1: procesor_1" {  } { { "procesor_1.v" "" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701722112719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701722112719 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "demux_rejestr.v " "Can't analyze file -- file demux_rejestr.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1701722112723 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "mux_rejestr.v " "Can't analyze file -- file mux_rejestr.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1701722112724 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "pamiec.v " "Can't analyze file -- file pamiec.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1701722112726 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "multiplekser4na1.v " "Can't analyze file -- file multiplekser4na1.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1701722112728 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "multiplekser_wejsc.v " "Can't analyze file -- file multiplekser_wejsc.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1701722112730 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "demultiplekser_wyjsc.v " "Can't analyze file -- file demultiplekser_wyjsc.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1701722112731 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "rejestr_wejsc_wyjsc.v " "Can't analyze file -- file rejestr_wejsc_wyjsc.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1701722112733 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "procesor_1 " "Elaborating entity \"procesor_1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701722112776 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "licznik_wire licznik " "Node instance \"licznik_wire\" instantiates undefined entity \"licznik\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "procesor_1.v" "licznik_wire" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 72 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1701722113275 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "rom_wire rom " "Node instance \"rom_wire\" instantiates undefined entity \"rom\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "procesor_1.v" "rom_wire" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 78 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1701722113275 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "dekoder_wire dekoder " "Node instance \"dekoder_wire\" instantiates undefined entity \"dekoder\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "procesor_1.v" "dekoder_wire" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 93 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1701722113275 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "akumulator_wire akumulator " "Node instance \"akumulator_wire\" instantiates undefined entity \"akumulator\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "procesor_1.v" "akumulator_wire" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 100 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1701722113275 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "alu_wire alu " "Node instance \"alu_wire\" instantiates undefined entity \"alu\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "procesor_1.v" "alu_wire" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 107 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1701722113275 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "demux_rejestr_wire demux_rejestr " "Node instance \"demux_rejestr_wire\" instantiates undefined entity \"demux_rejestr\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "procesor_1.v" "demux_rejestr_wire" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 114 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1701722113275 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "mux_rejestr_wire mux_rejestr " "Node instance \"mux_rejestr_wire\" instantiates undefined entity \"mux_rejestr\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "procesor_1.v" "mux_rejestr_wire" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 128 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1701722113275 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "rf_wire_0 rf " "Node instance \"rf_wire_0\" instantiates undefined entity \"rf\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "procesor_1.v" "rf_wire_0" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 135 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1701722113275 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "rf_wire_1 rf " "Node instance \"rf_wire_1\" instantiates undefined entity \"rf\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "procesor_1.v" "rf_wire_1" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 142 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1701722113275 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "rf_wire_2 rf " "Node instance \"rf_wire_2\" instantiates undefined entity \"rf\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "procesor_1.v" "rf_wire_2" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 149 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1701722113275 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "rf_wire_3 rf " "Node instance \"rf_wire_3\" instantiates undefined entity \"rf\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "procesor_1.v" "rf_wire_3" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 156 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1701722113275 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "rf_wire_4 rf " "Node instance \"rf_wire_4\" instantiates undefined entity \"rf\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "procesor_1.v" "rf_wire_4" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 163 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1701722113275 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "rf_wire_5 rf " "Node instance \"rf_wire_5\" instantiates undefined entity \"rf\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "procesor_1.v" "rf_wire_5" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 170 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1701722113275 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "rf_wire_6 rf " "Node instance \"rf_wire_6\" instantiates undefined entity \"rf\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "procesor_1.v" "rf_wire_6" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 177 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1701722113275 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "rf_wire_7 rf " "Node instance \"rf_wire_7\" instantiates undefined entity \"rf\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "procesor_1.v" "rf_wire_7" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 184 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1701722113275 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "pamiec_wire pamiec " "Node instance \"pamiec_wire\" instantiates undefined entity \"pamiec\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "procesor_1.v" "pamiec_wire" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 191 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1701722113275 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "multiplekser4na1_wire multiplekser4na1 " "Node instance \"multiplekser4na1_wire\" instantiates undefined entity \"multiplekser4na1\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "procesor_1.v" "multiplekser4na1_wire" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 200 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1701722113276 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "rejestr_wejsc_wire rejestr_wejsc_wyjsc " "Node instance \"rejestr_wejsc_wire\" instantiates undefined entity \"rejestr_wejsc_wyjsc\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "procesor_1.v" "rejestr_wejsc_wire" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 221 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1701722113276 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "multiplekser_wejsc_wire multiplekser_wejsc " "Node instance \"multiplekser_wejsc_wire\" instantiates undefined entity \"multiplekser_wejsc\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "procesor_1.v" "multiplekser_wejsc_wire" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 234 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1701722113276 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "demultiplekser_wyjsc_wire demultiplekser_wyjsc " "Node instance \"demultiplekser_wyjsc_wire\" instantiates undefined entity \"demultiplekser_wyjsc\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "procesor_1.v" "demultiplekser_wyjsc_wire" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 248 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1701722113276 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "rejestr_wyjsc_wire rejestr_wejsc_wyjsc " "Node instance \"rejestr_wyjsc_wire\" instantiates undefined entity \"rejestr_wejsc_wyjsc\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "procesor_1.v" "rejestr_wyjsc_wire" { Text "D:/Programy/Quartus-lite-22.1std.1.917-windows/projects/Projekt_uP_PLC/procesor_1.v" 269 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1701722113276 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 21 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 21 errors, 14 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4786 " "Peak virtual memory: 4786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701722113428 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec  4 21:35:13 2023 " "Processing ended: Mon Dec  4 21:35:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701722113428 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701722113428 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701722113428 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701722113428 ""}
