#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Oct 19 17:59:58 2022
# Process ID: 4616
# Current directory: D:/FPGA/AXI_FND
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11268 D:\FPGA\AXI_FND\AXI_FND.xpr
# Log file: D:/FPGA/AXI_FND/vivado.log
# Journal file: D:/FPGA/AXI_FND\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA/AXI_FND/AXI_FND.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/IP_Repository/AXI4_FND'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1173.582 ; gain = 95.309
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: AXI4_FND
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1508.672 ; gain = 245.602
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'AXI4_FND' [D:/FPGA/AXI_FND/AXI_FND.srcs/sources_1/imports/hdl/AXI4_Templete_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AXI4_Templete_v1_0_S00_AXI' [D:/FPGA/AXI_FND/AXI_FND.srcs/sources_1/imports/hdl/AXI4_Templete_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/FPGA/AXI_FND/AXI_FND.srcs/sources_1/imports/hdl/AXI4_Templete_v1_0_S00_AXI.v:232]
INFO: [Synth 8-226] default block is never used [D:/FPGA/AXI_FND/AXI_FND.srcs/sources_1/imports/hdl/AXI4_Templete_v1_0_S00_AXI.v:373]
INFO: [Synth 8-6155] done synthesizing module 'AXI4_Templete_v1_0_S00_AXI' (1#1) [D:/FPGA/AXI_FND/AXI_FND.srcs/sources_1/imports/hdl/AXI4_Templete_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6157] synthesizing module 'decoder_2x4' [D:/FPGA/AXI_FND/AXI_FND.srcs/sources_1/new/decoder_2x4.v:3]
INFO: [Synth 8-6155] done synthesizing module 'decoder_2x4' (2#1) [D:/FPGA/AXI_FND/AXI_FND.srcs/sources_1/new/decoder_2x4.v:3]
INFO: [Synth 8-6157] synthesizing module 'BCDtoFND_decoder' [D:/FPGA/AXI_FND/AXI_FND.srcs/sources_1/new/BCDtoFND_decoder.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [D:/FPGA/AXI_FND/AXI_FND.srcs/sources_1/new/BCDtoFND_decoder.v:12]
INFO: [Synth 8-6155] done synthesizing module 'BCDtoFND_decoder' (3#1) [D:/FPGA/AXI_FND/AXI_FND.srcs/sources_1/new/BCDtoFND_decoder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'AXI4_FND' (4#1) [D:/FPGA/AXI_FND/AXI_FND.srcs/sources_1/imports/hdl/AXI4_Templete_v1_0.v:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1577.445 ; gain = 314.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1577.445 ; gain = 314.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1577.445 ; gain = 314.375
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1577.445 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1661.531 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 1666.949 ; gain = 403.879
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:42 . Memory (MB): peak = 1666.949 ; gain = 493.367
ipx::package_project -root_dir D:/FPGA/IP_Repository/AXI4_Fnd -vendor xilinx.com -library user -taxonomy /UserIP -import_files -set_current false
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's00_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's00_axi_aresetn'.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::package_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1688.746 ; gain = 0.000
ipx::unload_core d:/FPGA/IP_Repository/AXI4_Fnd/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory D:/FPGA/IP_Repository/AXI4_Fnd d:/FPGA/IP_Repository/AXI4_Fnd/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:32 . Memory (MB): peak = 1689.262 ; gain = 0.516
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/IP_Repository/AXI4_FND'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/FPGA/IP_Repository/AXI4_Fnd/src/AXI4_Templete_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/FPGA/IP_Repository/AXI4_Fnd/src/BCDtoFND_decoder.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/FPGA/IP_Repository/AXI4_Fnd/src/decoder_2x4.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/FPGA/IP_Repository/AXI4_Fnd/src/AXI4_Templete_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:37 . Memory (MB): peak = 1691.652 ; gain = 2.906
update_compile_order -fileset sources_1
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/FPGA/IP_Repository/AXI4_FND
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/FPGA/IP_Repository/AXI4_FND'
exit
INFO: [Common 17-206] Exiting Vivado at Wed Oct 19 18:29:35 2022...
