// Seed: 618812742
module module_0 (
    input logic id_0,
    output reg id_1,
    output logic id_2,
    input id_3,
    input logic id_4,
    input logic id_5
);
  initial begin
    id_1 <= 1'd0;
  end
endmodule
