#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sun Nov 10 09:49:21 2024
# Process ID: 975265
# Current directory: /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed
# Command line: vivado -mode batch -source system_project.tcl
# Log file: /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/vivado.log
# Journal file: /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/vivado.jou
#-----------------------------------------------------------
source system_project.tcl
# source ../../scripts/adi_env.tcl
## set ad_hdl_dir [file normalize [file join [file dirname [info script]] "../.."]]
## set ad_ghdl_dir [file normalize [file join [file dirname [info script]] "../../../ghdl"]]
## if [info exists ::env(ADI_HDL_DIR)] {
##   set ad_hdl_dir [file normalize $::env(ADI_HDL_DIR)]
## }
## if [info exists ::env(ADI_GHDL_DIR)] {
##   set ad_ghdl_dir [file normalize $::env(ADI_GHDL_DIR)]
## }
## proc get_env_param {name default_value} {
##   if [info exists ::env($name)] {
##     puts "Getting from environment the parameter: $name=$::env($name) "
##     return $::env($name)
##   } else {
##     return $default_value
##   }
## }
# source $ad_hdl_dir/projects/scripts/adi_project_xilinx.tcl
## set required_vivado_version "2021.1"
## if {[info exists ::env(REQUIRED_VIVADO_VERSION)]} {
##   set required_vivado_version $::env(REQUIRED_VIVADO_VERSION)
## } elseif {[info exists REQUIRED_VIVADO_VERSION]} {
##   set required_vivado_version $REQUIRED_VIVADO_VERSION
## }
## if {[info exists ::env(ADI_IGNORE_VERSION_CHECK)]} {
##   set IGNORE_VERSION_CHECK 1
## } elseif {![info exists IGNORE_VERSION_CHECK]} {
##   set IGNORE_VERSION_CHECK 0
## }
## if {[info exists ::env(ADI_USE_OOC_SYNTHESIS)]} {
##   if {[string equal $::env(ADI_USE_OOC_SYNTHESIS) n]} {
##      set ADI_USE_OOC_SYNTHESIS 0
##   } else {
##      set ADI_USE_OOC_SYNTHESIS 1
##   }
## } elseif {![info exists ADI_USE_OOC_SYNTHESIS]} {
##    set ADI_USE_OOC_SYNTHESIS 1
## }
## if {![info exists ::env(ADI_MAX_OOC_JOBS)]} {
##   set ADI_MAX_OOC_JOBS 4
## } else {
##   set ADI_MAX_OOC_JOBS $::env(ADI_MAX_OOC_JOBS)
## }
## set ADI_USE_INCR_COMP 1
## set ADI_POWER_OPTIMIZATION 0
## set p_board "not-applicable"
## set p_device "none"
## set sys_zynq 1
## set p_prcfg_init ""
## set p_prcfg_list ""
## set p_prcfg_status ""
## proc adi_project {project_name {mode 0} {parameter_list {}} } {
## 
##   set device ""
##   set board ""
## 
##   # Determine the device based on the board name
##   if [regexp "_ac701$" $project_name] {
##     set device "xc7a200tfbg676-2"
##     set board [lindex [lsearch -all -inline [get_board_parts] *ac701*] end]
##   }
##   if [regexp "_kc705$" $project_name] {
##     set device "xc7k325tffg900-2"
##     set board [lindex [lsearch -all -inline [get_board_parts] *kc705*] end]
##   }
##   if [regexp "_vc707$" $project_name] {
##     set device "xc7vx485tffg1761-2"
##     set board [lindex [lsearch -all -inline [get_board_parts] *vc707*] end]
##   }
##   if [regexp "_vcu118$" $project_name] {
##     set device "xcvu9p-flga2104-2L-e"
##     set board [lindex [lsearch -all -inline [get_board_parts] *vcu118*] end]
##   }
##   if [regexp "_vcu128$" $project_name] {
##     set device "xcvu37p-fsvh2892-2L-e"
##     set board [lindex [lsearch -all -inline [get_board_parts] *vcu128:part0*] end]
##   }
##   if [regexp "_kcu105$" $project_name] {
##     set device "xcku040-ffva1156-2-e"
##     set board [lindex [lsearch -all -inline [get_board_parts] *kcu105*] end]
##   }
##   if [regexp "_zed$" $project_name] {
##     set device "xc7z020clg484-1"
##     set board [lindex [lsearch -all -inline [get_board_parts] *zed*] end]
##   }
##   if [regexp "_coraz7s$" $project_name] {
##     set device "xc7z007sclg400-1"
##     set board "not-applicable"
##   }
##   if [regexp "_microzed$" $project_name] {
##     set device "xc7z010clg400-1"
##     set board "not-applicable"
##   }
##   if [regexp "_zc702$" $project_name] {
##     set device "xc7z020clg484-1"
##     set board [lindex [lsearch -all -inline [get_board_parts] *zc702*] end]
##   }
##   if [regexp "_zc706$" $project_name] {
##     set device "xc7z045ffg900-2"
##     set board [lindex [lsearch -all -inline [get_board_parts] *zc706*] end]
##   }
##   if [regexp "_mitx045$" $project_name] {
##     set device "xc7z045ffg900-2"
##     set board "not-applicable"
##   }
##   if [regexp "_zcu102$" $project_name] {
##     set device "xczu9eg-ffvb1156-2-e"
##     set board [lindex [lsearch -all -inline [get_board_parts] *zcu102*] end]
##   }
##   if [regexp "_vmk180_es1$" $project_name] {
##     enable_beta_device xcvm*
##     xhub::refresh_catalog [xhub::get_xstores xilinx_board_store]
##     xhub::install [xhub::get_xitems xilinx.com:xilinx_board_store:vmk180_es:*] -quiet
##     set_param board.repoPaths [get_property LOCAL_ROOT_DIR [xhub::get_xstores xilinx_board_store]]
##     set device "xcvm1802-vsva2197-2MP-e-S-es1"
##     set board [lindex [lsearch -all -inline [get_board_parts] *vmk180_es*] end]
##   }
##   if [regexp "_vmk180$" $project_name] {
##     set device "xcvm1802-vsva2197-2MP-e-S"
##     set board [lindex [lsearch -all -inline [get_board_parts] *vmk180*] end]
##   }
##   if [regexp "_vck190$" $project_name] {
##     set device "xcvc1902-vsva2197-2MP-e-S"
##     set board [lindex [lsearch -all -inline [get_board_parts] *vck190*] end]
##   }
##   if [regexp "_vc709$" $project_name] {
##     set device "xc7vx690tffg1761-2"  
##     set board [lindex [lsearch -all -inline [get_board_parts] *vc709*] end]
##   }
## 
##   adi_project_create $project_name $mode $parameter_list $device $board
## }
## proc adi_project_create {project_name mode parameter_list device {board "not-applicable"}}  {
## 
##   global ad_hdl_dir
##   global ad_ghdl_dir
##   global p_board
##   global p_device
##   global sys_zynq
##   global required_vivado_version
##   global IGNORE_VERSION_CHECK
##   global ADI_USE_OOC_SYNTHESIS
##   global ADI_USE_INCR_COMP
## 
##   ## update the value of $p_device only if it was not already updated elsewhere
##   if {$p_device eq "none"} {
##     set p_device $device
##   } 
##   set p_board $board
## 
##   if [regexp "^xc7z" $p_device] {
##     set sys_zynq 1
##   } elseif [regexp "^xczu" $p_device]  {
##     set sys_zynq 2
##   } elseif [regexp "^xcv\[ecmph\]" $p_device]  {
##     set sys_zynq 3
##   } else {
##     set sys_zynq 0
##   }
## 
##   set VIVADO_VERSION [version -short]
##   if {$IGNORE_VERSION_CHECK} {
##     if {[string compare $VIVADO_VERSION $required_vivado_version] != 0} {
##       puts -nonewline "CRITICAL WARNING: vivado version mismatch; "
##       puts -nonewline "expected $required_vivado_version, "
##       puts -nonewline "got $VIVADO_VERSION.\n"
##     }
##   } else {
##     if {[string compare $VIVADO_VERSION $required_vivado_version] != 0} {
##       puts -nonewline "ERROR: vivado version mismatch; "
##       puts -nonewline "expected $required_vivado_version, "
##       puts -nonewline "got $VIVADO_VERSION.\n"
##       puts -nonewline "This ERROR message can be down-graded to CRITICAL WARNING by setting ADI_IGNORE_VERSION_CHECK environment variable to 1. Be aware that ADI will not support you, if you are using a different tool version.\n"
##       exit 2
##     }
##   }
## 
##   if {$mode == 0} {
##     set project_system_dir "./$project_name.srcs/sources_1/bd/system"
##     create_project $project_name . -part $p_device -force
##   } else {
##     set project_system_dir ".srcs/sources_1/bd/system"
##     create_project -in_memory -part $p_device
##   }
## 
##   if {$mode == 1} {
##     file mkdir $project_name.data
##   }
## 
##   if {$p_board ne "not-applicable"} {
##     set_property board_part $p_board [current_project]
##   }
## 
##   set lib_dirs $ad_hdl_dir/library
##   if {$ad_hdl_dir ne $ad_ghdl_dir} {
##     lappend lib_dirs $ad_ghdl_dir/library
##   }
## 
##   # Set a common IP cache for all projects
##   if {$ADI_USE_OOC_SYNTHESIS == 1} {
##     if {[file exists $ad_hdl_dir/ipcache] == 0} {
##       file mkdir $ad_hdl_dir/ipcache
##     }
##     config_ip_cache -import_from_project -use_cache_location $ad_hdl_dir/ipcache
##   }
## 
##   set_property ip_repo_paths $lib_dirs [current_fileset]
##   update_ip_catalog
## 
##   ## Load custom message severity definitions
## 
##   if {![info exists ::env(ADI_DISABLE_MESSAGE_SUPPRESION)]} {
##     source $ad_hdl_dir/projects/scripts/adi_xilinx_msg.tcl
##   }
## 
##   ## In Vivado there is a limit for the number of warnings and errors which are
##   ## displayed by the tool for a particular error or warning; the default value
##   ## of this limit is 100.
##   ## Overrides the default limit to 2000.
##   set_param messaging.defaultLimit 2000
## 
##   # Set parameters of the top level file
##   # Make the same parameters available to system_bd.tcl
##   set proj_params [get_property generic [current_fileset]]
##   foreach {param value} $parameter_list {
##     lappend proj_params $param=$value
##     set ad_project_params($param) $value
##   }
##   set_property generic $proj_params [current_fileset]
## 
##   create_bd_design "system"
##   source system_bd.tcl
## 
##   save_bd_design
##   validate_bd_design
## 
##   if {$ADI_USE_OOC_SYNTHESIS == 1} {
##     set_property synth_checkpoint_mode Hierarchical [get_files  $project_system_dir/system.bd]
##   } else {
##     set_property synth_checkpoint_mode None [get_files  $project_system_dir/system.bd]
##   }
##   generate_target {synthesis implementation} [get_files  $project_system_dir/system.bd]
##   if {$ADI_USE_OOC_SYNTHESIS == 1} {
##     export_ip_user_files -of_objects [get_files  $project_system_dir/system.bd] -no_script -sync -force -quiet
##     create_ip_run [get_files  $project_system_dir/system.bd]
##   }
##   make_wrapper -files [get_files $project_system_dir/system.bd] -top
## 
##   if {$mode == 0} {
##     import_files -force -norecurse -fileset sources_1 $project_system_dir/hdl/system_wrapper.v
##   } else {
##     write_hwdef -file "$project_name.data/$project_name.hwdef"
##   }
## 
##   if {$ADI_USE_INCR_COMP == 1} {
##     if {[file exists ./reference.dcp]} {
##       set_property incremental_checkpoint ./reference.dcp [get_runs impl_1]
##     }
##   }
## 
## }
## proc adi_project_files {project_name project_files} {
## 
##   foreach pfile $project_files {
##     if {[string range $pfile [expr 1 + [string last . $pfile]] end] == "xdc"} {
##       add_files -norecurse -fileset constrs_1 $pfile
##     } else {
##       add_files -norecurse -fileset sources_1 $pfile
##     }
##   }
## 
##   # NOTE: top file name is always system_top
##   set_property top system_top [current_fileset]
## }
## proc adi_project_run {project_name} {
## 
##   global ADI_POWER_OPTIMIZATION
##   global ADI_USE_OOC_SYNTHESIS
##   global ADI_MAX_OOC_JOBS
## 
##   if {$ADI_USE_OOC_SYNTHESIS == 1} {
##     launch_runs -jobs $ADI_MAX_OOC_JOBS system_*_synth_1 synth_1
##   } else {
##     launch_runs synth_1
##   }
##   wait_on_run synth_1
##   open_run synth_1
##   report_timing_summary -file timing_synth.log
## 
##   if {![info exists ::env(ADI_NO_BITSTREAM_COMPRESSION)] && ![info exists ADI_NO_BITSTREAM_COMPRESSION]} {
##     set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
##   }
## 
##   if {$ADI_POWER_OPTIMIZATION == 1} {
##   set_property STEPS.POWER_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
##   set_property STEPS.POST_PLACE_POWER_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
##   }
## 
##   set_param board.repoPaths [get_property LOCAL_ROOT_DIR [xhub::get_xstores xilinx_board_store]]
## 
##   launch_runs impl_1 -to_step write_bitstream
##   wait_on_run impl_1
##   open_run impl_1
##   report_timing_summary -warn_on_violation -file timing_impl.log
## 
##   if {[info exists ::env(ADI_GENERATE_UTILIZATION)]} {
##     set csv_file resource_utilization.csv
##     if {[ catch {
##       xilinx::designutils::report_failfast -csv -file $csv_file -transpose -no_header -ignore_pr -quiet
##       set MMCM [llength [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ *MMCM* }]]
##       set PLL [llength [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ *PLL* }]]
##       set worst_slack_setup [get_property SLACK [get_timing_paths -setup]]
##       set worst_slack_hold [get_property SLACK [get_timing_paths -hold]]
## 
##       set fileRead [open $csv_file r]
##       set lines [split [read $fileRead] "\n"]
##       set names_line [lindex $lines end-3]
##       set values_line [lindex $lines end-2]
##       close $fileRead
## 
##       set fileWrite [open $csv_file w]
##       puts $fileWrite "$names_line,MMCM*,PLL*,Worst_Setup_Slack,Worst_Hold_Slack"
##       puts $fileWrite "$values_line,$MMCM,$PLL,$worst_slack_setup,$worst_slack_hold"
##       close $fileWrite
##       } issue ] != 0 } {
##         puts "GENERATE_REPORTS: tclapp::xilinx::designutils not installed"
##       }
## 
##       # Define a list of IPs for which to generate report utilization
##       set IP_list {
##         ad_ip_jesd_204_tpl_adc
##         ad_ip_jesd_204_tpl_dac
##         axi_jesd204_rx
##         axi_jesd204_tx
##         jesd204_rx
##         jesd204_tx
##         axi_adxcvr
##         util_adxcvr
##         axi_dmac
##         util_cpack2
##         util_upack2
##       }
## 
##       foreach IP_name $IP_list {
## 	set output_file ${IP_name}_resource_utilization.log
##         file delete $output_file
##         foreach IP_instance [ get_cells -quiet -hierarchical -filter " ORIG_REF_NAME =~ $IP_name || REF_NAME =~ $IP_name " ] {
##           report_utilization -hierarchical -hierarchical_depth 1 -cells $IP_instance -file $output_file -append -quiet
##           report_property $IP_instance -file $output_file -append -quiet
##           set report_file [ open $output_file a ]
##           puts $report_file "\n\n\n"
##           close $report_file
##         }
##       }
##     } else {
##     puts "GENERATE_REPORTS: Resource utilization files won't be generated because ADI_GENERATE_UTILIZATION env var is not set"
##   }
## 
##   if {[info exists ::env(ADI_GENERATE_XPA)]} {
##     set csv_file power_analysis.csv
##     set Layers "8to11"
##     set CapLoad "20"
##     set ToggleRate "15.00000"
##     set StatProb "0.500000"
## 
##     set_load $CapLoad [all_outputs]
##     set_operating_conditions -board_layers $Layers
##     set_switching_activity -default_toggle_rate $ToggleRate
##     set_switching_activity -default_static_probability $StatProb
##     set_switching_activity -type lut -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type register -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type shift_register -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type lut_ram -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type bram -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type dsp -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type gt_rxdata -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type gt_txdata -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type io_output -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type bram_enable -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type bram_wr_enable -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type io_bidir_enable -toggle_rate $ToggleRate -static_probability $StatProb -all
##     report_power -file $csv_file
## 
##     set fileRead [open $csv_file r]
##     set filecontent [read $fileRead]
##     set input_list [split $filecontent "\n"]
## 
##     set TextList [lsearch -all -inline $input_list "*Total On-Chip Power (W)*"]
##     set on_chip_pwr "[lindex [lindex $TextList 0] 6] W"
##     set TextList [lsearch -all -inline $input_list "*Junction Temperature (C)*"]
##     set junction_temp "[lindex [lindex $TextList 0] 5] *C"
##     close $fileRead
## 
##     set fileWrite [open $csv_file w]
##     puts $fileWrite "On-chip_power,Junction_temp"
##     puts $fileWrite "$on_chip_pwr,$junction_temp"
##     close $fileWrite
##   } else {
##     puts "GENERATE_REPORTS: Power analysis files won't be generated because ADI_GENERATE_XPA env var is not set"
##   }
## 
##   # Look for undefined clocks which do not show up in the timing summary
##   set timing_check [check_timing -override_defaults no_clock -no_header -return_string]
##   if {[regexp { (\d+) register} $timing_check -> num_regs]} {
## 
##     if {[info exist num_regs]} {
##       if {$num_regs > 0} {
##         puts "CRITICAL WARNING: There are $num_regs registers with no clocks !!! See no_clock.log for details."
##         check_timing -override_defaults no_clock -verbose -file no_clock.log
##       }
##     }
## 
##   } else {
##     puts "CRITICAL WARNING: The search for undefined clocks failed !!!"
##   }
## 
##   file mkdir $project_name.sdk
## 
##   set timing_string $[report_timing_summary -return_string]
##   if { [string match "*VIOLATED*" $timing_string] == 1 ||
##        [string match "*Timing constraints are not met*" $timing_string] == 1} {
##     write_hw_platform -fixed -force  -include_bit -file $project_name.sdk/system_top_bad_timing.xsa
##     return -code error [format "ERROR: Timing Constraints NOT met!"]
##   } else {
##     write_hw_platform -fixed -force  -include_bit -file $project_name.sdk/system_top.xsa
##   }
## }
## proc adi_project_synth {project_name prcfg_name hdl_files {xdc_files ""}} {
## 
##   global p_device
## 
##   set p_prefix "$project_name.data/$project_name"
## 
##   if {$prcfg_name eq ""} {
## 
##     read_verilog .srcs/sources_1/bd/system/hdl/system_wrapper.v
##     read_verilog $hdl_files
##     read_xdc $xdc_files
## 
##     synth_design -mode default -top system_top -part $p_device > $p_prefix.synth.rds
##     write_checkpoint -force $p_prefix.synth.dcp
##     close_project
## 
##   } else {
## 
##     create_project -in_memory -part $p_device
##     read_verilog $hdl_files
##     synth_design -mode out_of_context -top "prcfg" -part $p_device > $p_prefix.${prcfg_name}_synth.rds
##     write_checkpoint -force $p_prefix.${prcfg_name}_synth.dcp
##     close_project
##   }
## }
## proc adi_project_impl {project_name prcfg_name {xdc_files ""}} {
## 
##   global p_device
##   global p_prcfg_init
##   global p_prcfg_list
##   global p_prcfg_status
## 
##   set p_prefix "$project_name.data/$project_name"
## 
##   if {$prcfg_name eq "default"} {
##     set p_prcfg_status 0
##     set p_prcfg_list ""
##     set p_prcfg_init "$p_prefix.${prcfg_name}_impl.dcp"
##     file mkdir $project_name.sdk
##   }
## 
##   if {$prcfg_name eq "default"} {
## 
##     open_checkpoint $p_prefix.synth.dcp -part $p_device
##     read_xdc $xdc_files
##     read_checkpoint -cell i_prcfg $p_prefix.${prcfg_name}_synth.dcp
##     set_property HD.RECONFIGURABLE 1 [get_cells i_prcfg]
##     opt_design > $p_prefix.${prcfg_name}_opt.rds
##     write_debug_probes -force $p_prefix.${prcfg_name}_debug_nets.ltx
##     place_design > $p_prefix.${prcfg_name}_place.rds
##     route_design > $p_prefix.${prcfg_name}_route.rds
## 
##   } else {
## 
##     open_checkpoint $p_prefix.default_impl_bb.dcp -part $p_device
##     lock_design -level routing
##     read_checkpoint -cell i_prcfg $p_prefix.${prcfg_name}_synth.dcp
##     read_xdc $xdc_files
##     opt_design > $p_prefix.${prcfg_name}_opt.rds
##     place_design > $p_prefix.${prcfg_name}_place.rds
##     route_design > $p_prefix.${prcfg_name}_route.rds
##   }
## 
##   write_checkpoint -force $p_prefix.${prcfg_name}_impl.dcp
##   report_utilization -pblocks pb_prcfg -file $p_prefix.${prcfg_name}_utilization.rpt
##   report_timing_summary -file $p_prefix.${prcfg_name}_timing_summary.rpt
## 
##   if [expr [get_property SLACK [get_timing_paths]] < 0] {
##     set p_prcfg_status 1
##     puts "CRITICAL WARNING: Timing Constraints NOT met ($prcfg_name)!"
##   }
## 
##   write_checkpoint -force -cell i_prcfg $p_prefix.${prcfg_name}_prcfg_impl.dcp
##   update_design -cell i_prcfg -black_box
##   write_checkpoint -force $p_prefix.${prcfg_name}_impl_bb.dcp
##   open_checkpoint $p_prefix.${prcfg_name}_impl.dcp -part $p_device
##   write_bitstream -force -bin_file -file $p_prefix.${prcfg_name}.bit
##   write_sysdef -hwdef $p_prefix.hwdef -bitfile $p_prefix.${prcfg_name}.bit -file $p_prefix.${prcfg_name}.hdf
##   file copy -force $p_prefix.${prcfg_name}.hdf $project_name.sdk/system_top.${prcfg_name}.hdf
## 
##   if {$prcfg_name ne "default"} {
##     lappend p_prcfg_list "$p_prefix.${prcfg_name}_impl.dcp"
##   }
## 
##   if {$prcfg_name eq "default"} {
##     file copy -force $p_prefix.${prcfg_name}.hdf $project_name.sdk/system_top.hdf
##   }
## }
## proc adi_project_verify {project_name} {
## 
##   # checkpoint for the default design
##   global p_prcfg_init
##   # list of checkpoints with all the PRs integrated into the default design
##   global p_prcfg_list
##   global p_prcfg_status
## 
##   set p_prefix "$project_name.data/$project_name"
## 
##   pr_verify -full_check -initial $p_prcfg_init \
##     -additional $p_prcfg_list \
##     -file $p_prefix.prcfg_verify.log
## 
##   if {$p_prcfg_status == 1} {
##     return -code error [format "ERROR: Timing Constraints NOT met!"]
##   }
## }
# source $ad_hdl_dir/projects/scripts/adi_board.tcl
## package require math
## set sys_cpu_interconnect_index 0
## set sys_hpc0_interconnect_index -1
## set sys_hpc1_interconnect_index -1
## set sys_hp0_interconnect_index -1
## set sys_hp1_interconnect_index -1
## set sys_hp2_interconnect_index -1
## set sys_hp3_interconnect_index -1
## set sys_mem_interconnect_index -1
## set sys_mem_clk_index 0
## set xcvr_index -1
## set xcvr_tx_index 0
## set xcvr_rx_index 0
## set xcvr_instance NONE
## proc ad_ip_instance {i_ip i_name {i_params {}}} {
## 
##   set cell [create_bd_cell -type ip -vlnv [get_ipdefs -all -filter "VLNV =~ *:${i_ip}:* && \
##     design_tool_contexts =~ *IPI* && UPGRADE_VERSIONS == \"\""] ${i_name}]
##   if {$i_params != {}} {
##     set config {}
##     # Add CONFIG. prefix to all config options
##     foreach {k v} $i_params {
##       lappend config "CONFIG.$k" $v
##     }
##     set_property -dict $config $cell
##   }
## }
## proc ad_ip_parameter {i_name i_param i_value} {
## 
##   set_property ${i_param} ${i_value} [get_bd_cells ${i_name}]
## }
## proc ad_connect_type {p_name} {
## 
##   set m_name ""
## 
##   if {$m_name eq ""} {set m_name [get_bd_intf_pins  -quiet $p_name]}
##   if {$m_name eq ""} {set m_name [get_bd_pins       -quiet $p_name]}
##   if {$m_name eq ""} {set m_name [get_bd_intf_ports -quiet $p_name]}
##   if {$m_name eq ""} {set m_name [get_bd_ports      -quiet $p_name]}
##   if {$m_name eq ""} {set m_name [get_bd_intf_nets  -quiet $p_name]}
##   if {$m_name eq ""} {set m_name [get_bd_nets       -quiet $p_name]}
## 
##   return $m_name
## }
## proc ad_connect_int_class {p_name} {
## 
##   set m_name ""
## 
##   if {$m_name eq ""} {set m_name [get_bd_intf_pins  -quiet $p_name]}
##   if {$m_name eq ""} {set m_name [get_bd_pins       -quiet $p_name]}
##   # All ports can be handled as pins
##   # if {$m_name eq ""} {set m_name [get_bd_intf_ports -quiet $p_name]}
##   # if {$m_name eq ""} {set m_name [get_bd_ports      -quiet $p_name]}
##   if {$m_name eq ""} {set m_name [get_bd_intf_nets  -quiet $p_name]}
##   if {$m_name eq ""} {set m_name [get_bd_nets       -quiet $p_name]}
## 
##   if {!($m_name eq "")} {
##     return [get_property CLASS $m_name]
##   }
## 
##   if {$p_name eq "GND" || $p_name eq "VCC"} {
##     return "const"
##   }
## 
##   return "newnet"
## }
## proc ad_connect_int_get_const {name width} {
##   switch $name {
##     GND {
##       set value 0
##     }
##     VCC {
##       set value [expr (1 << $width) - 1]
##     }
##     default {
##       error "ERROR: ad_connect_int_get_const: Unhandled constant name $name"
##     }
##   }
## 
##   set cell_name "$name\_$width"
## 
##   set cell [get_bd_cells -quiet $cell_name]
##   if {$cell eq ""} {
##     # Create new constant source
##     ad_ip_instance xlconstant $cell_name
##     set cell [get_bd_cells -quiet $cell_name]
##     set_property CONFIG.CONST_WIDTH $width $cell
##     set_property CONFIG.CONST_VAL $value $cell
##   }
## 
##   return $cell
## }
## proc ad_connect_int_width {obj} {
##   if {$obj eq ""} {
##     error "ERROR: ad_connect_int_width: No object provided."
##   }
## 
##   set classname [get_property -quiet CLASS $obj]
##   if {$classname eq ""} {
##     error "ERROR: ad_connect_int_width: Cannot determine width of class-less object: $obj"
##   }
##   if {[string first intf $classname] != -1} {
##     error "ERROR: ad_connect_int_width: Cannot determine width of interface object: $obj ($classname)"
##   }
## 
##   if {([get_property -quiet LEFT $obj] eq "") || ([get_property -quiet RIGHT $obj] eq "")} {
##     return 1
##   }
## 
##   set left [get_property LEFT $obj]
##   set right [get_property RIGHT $obj]
## 
##   set high [::math::max $left $right]
##   set low [::math::min $left $right]
## 
##   return [expr {1 + $high - $low}]
## }
## proc ad_connect {name_a name_b} {
##   set type_a [ad_connect_int_class $name_a]
##   set type_b [ad_connect_int_class $name_b]
## 
##   set obj_a [ad_connect_type $name_a]
##   set obj_b [ad_connect_type $name_b]
## 
##   if {!([string first intf $type_a]+1) != !([string first intf $type_b]+1)} {
##     error "ERROR: ad_connect: Cannot connect non-interface to interface: $name_a ($type_a) <-/-> $name_b ($type_b)"
##   }
## 
##   switch $type_a,$type_b {
##     newnet,newnet {
##       error "ERROR: ad_connect: Cannot create connection between two new nets: $name_a <-/-> $name_b"
##     }
##     const,const {
##       error "ERROR: ad_connect: Cannot connect constant to constant: $name_a <-/-> $name_b"
##     }
##     bd_net,bd_net -
##     bd_intf_net,bd_intf_net {
##       error "ERROR: ad_connect: Cannot connect (intf) net to (intf) net: $name_a ($type_a) <-/-> $name_b ($type_b)"
##     }
##     bd_net,newnet -
##     newnet,bd_net {
##       error "ERROR: ad_connect: Cannot connect existing net to new net: $name_a ($type_a) <-/-> $name_b ($type_b)"
##     }
##     const,newnet -
##     newnet,const {
##       error "ERROR: ad_connect: Cannot connect new network to constant, instead you should connect to the constant directly: $name_a ($type_a) <-/-> $name_b ($type_b)"
##     }
## 
##     bd_pin,bd_pin {
##       connect_bd_net $obj_a $obj_b
##       puts "connect_bd_net $obj_a $obj_b"
##       return
##     }
##     bd_net,bd_pin {
##       connect_bd_net -net $obj_a $obj_b
##       puts "connect_bd_net -net $obj_a $obj_b"
##       return
##     }
##     bd_pin,bd_net {
##       connect_bd_net -net $obj_b $obj_a
##       puts "connect_bd_net -net $obj_b $obj_a"
##       return
##     }
##     bd_pin,newnet {
##       connect_bd_net -net $name_b $obj_a
##       puts "connect_bd_net -net $name_b $obj_a"
##       return
##     }
##     newnet,bd_pin {
##       connect_bd_net -net $name_a $obj_b
##       puts "connect_bd_net -net $name_a $obj_b"
##       return
##     }
##     bd_intf_pin,bd_intf_pin {
##       connect_bd_intf_net $obj_a $obj_b
##       puts "connect_bd_intf_net $obj_a $obj_b"
##       return
##     }
##     const,bd_pin -
##     const,bd_net {
##       # Handled after the switch statement
##     }
##     bd_net,const -
##     bd_pin,const {
##       # Swap vars
##       set tmp $obj_a
##       set obj_a $obj_b
##       set obj_b $tmp
##       set tmp $name_a
##       set name_a $name_b
##       set name_b $tmp
##       # Handled after the switch statement
##     }
##     default {
##       error "ERROR: ad_connect: Cannot connect, case unhandled: $name_a ($type_a) <-/-> $name_b ($type_b)"
##     }
##   }
## 
##   # Continue working on nets that connect to constant. obj_b is the net/pin
##   set width [ad_connect_int_width $obj_b]
##   set cell [ad_connect_int_get_const $name_a $width]
##   connect_bd_net [get_bd_pin $cell/dout] $obj_b
##   puts "connect_bd_net [get_bd_pin $cell/dout] $obj_b"
## }
## proc ad_disconnect {p_name_1 p_name_2} {
## 
##   set m_name_1 [ad_connect_type $p_name_1]
##   set m_name_2 [ad_connect_type $p_name_2]
## 
##   if {[get_property CLASS $m_name_1] eq "bd_net"} {
##     disconnect_bd_net $m_name_1 $m_name_2
##     return
##   }
## 
##   if {[get_property CLASS $m_name_1] eq "bd_port"} {
##     delete_bd_objs -quiet [get_bd_nets -quiet -of_objects \
##       [find_bd_objs -relation connected_to $m_name_1]]
##     delete_bd_objs -quiet $m_name_1
##     return
##   }
## 
##   if {[get_property CLASS $m_name_1] eq "bd_pin"} {
##     delete_bd_objs -quiet [get_bd_nets -quiet -of_objects \
##       [find_bd_objs -relation connected_to $m_name_1]]
##     delete_bd_objs -quiet $m_name_1
##     return
##   }
## }
## proc ad_xcvrcon {u_xcvr a_xcvr a_jesd {lane_map {}} {link_clk {}} {device_clk {}} {num_of_max_lanes -1} {partial_lane_map {}}} {
## 
##   global xcvr_index
##   global xcvr_tx_index
##   global xcvr_rx_index
##   global xcvr_instance
## 
##   set qpll_enable [get_property CONFIG.QPLL_ENABLE [get_bd_cells $a_xcvr]]
##   set tx_or_rx_n [get_property CONFIG.TX_OR_RX_N [get_bd_cells $a_xcvr]]
## 
##   set xcvr_type [get_property CONFIG.XCVR_TYPE [get_bd_cells $u_xcvr]]
## 
##   set link_mode_u [get_property CONFIG.LINK_MODE [get_bd_cells $u_xcvr]]
##   set link_mode_a [get_property CONFIG.LINK_MODE [get_bd_cells $a_xcvr]]
## 
##   if {$link_mode_u != $link_mode_a} {
##      puts "CRITICAL WARNING: LINK_MODE parameter mismatch between $u_xcvr ($link_mode_u) and $a_xcvr ($link_mode_a)"
##   }
##   set link_mode $link_mode_u
## 
##   set jesd204_bd_type [get_property TYPE [get_bd_cells $a_jesd]]
## 
##   if {$jesd204_bd_type == "hier"} {
##     set jesd204_type 0
##   } else {
##     set jesd204_type 1
##   }
## 
##   if {$xcvr_instance ne $u_xcvr} {
##     set xcvr_index [expr ($xcvr_index + 1)]
##     set xcvr_tx_index 0
##     set xcvr_rx_index 0
##     set xcvr_instance $u_xcvr
##   }
## 
##   set txrx "rx"
##   set data_dir "I"
##   set ctrl_dir "O"
##   set index $xcvr_rx_index
## 
##   if {$tx_or_rx_n == 1} {
## 
##     set txrx "tx"
##     set data_dir "O"
##     set ctrl_dir "I"
##     set index $xcvr_tx_index
##   }
## 
##   set m_sysref ${txrx}_sysref_${index}
##   set m_sync ${txrx}_sync_${index}
##   set m_data ${txrx}_data
## 
##   if {$xcvr_index >= 1} {
## 
##     set m_sysref ${txrx}_sysref_${xcvr_index}_${index}
##     set m_sync ${txrx}_sync_${xcvr_index}_${index}
##     set m_data ${txrx}_data_${xcvr_index}
##   }
## 
##   if {$jesd204_type == 0} {
##     set num_of_links [get_property CONFIG.NUM_LINKS [get_bd_cells $a_jesd/$txrx]]
##   } else {
##     set num_of_links 1
##   }
## 
##   set no_of_lanes [get_property CONFIG.NUM_LANES [get_bd_cells $a_jesd/$txrx]]
##   set max_no_of_lanes $no_of_lanes
## 
##   if {$num_of_max_lanes != -1} {
##     set max_no_of_lanes $num_of_max_lanes
##   }
##   create_bd_port -dir I $m_sysref
##   create_bd_port -from [expr $num_of_links - 1] -to 0 -dir ${ctrl_dir} $m_sync
## 
##   set use_2x_clk 0
##   if {$link_clk == {}} {
##     # For 204C modes on GTH a 2x clock is required to drive the PCS
##     # In such case set the xcvr out clock to be the double of the lane rate/66(40)
##     # and use the secondary div2 clock output for the link clock
##     if {$link_mode == 2 && ($xcvr_type == 5 || $xcvr_type == 8)} {
##       set link_clk ${u_xcvr}/${txrx}_out_clk_div2_${index}
##       set link_clk_2x ${u_xcvr}/${txrx}_out_clk_${index}
##       set use_2x_clk 1
##     } else {
##       if {$partial_lane_map != {}} {
##         set cur_index [lindex $partial_lane_map $index]
##         set link_clk ${u_xcvr}/${txrx}_out_clk_${cur_index}
##       } else {
##         set link_clk ${u_xcvr}/${txrx}_out_clk_${index}
##       }
##     }
##     set rst_gen [regsub -all "/" ${a_jesd}_rstgen "_"]
##     set create_rst_gen 1
##   } else {
##     set rst_gen ${link_clk}_rstgen
##     # Only create one reset gen per clock
##     set create_rst_gen [expr {[get_bd_cells -quiet ${rst_gen}] == {}}]
##   }
## 
##   if {$device_clk == {}} {
##     set device_clk $link_clk
##   } else {
##     set rst_gen ${device_clk}_rstgen
##     # Only create one reset gen per clock
##     set create_rst_gen [expr {[get_bd_cells -quiet ${rst_gen}] == {}}]
##   }
## 
##   if {${create_rst_gen}} {
##     ad_ip_instance proc_sys_reset ${rst_gen}
##     ad_connect ${device_clk} ${rst_gen}/slowest_sync_clk
##     ad_connect sys_cpu_resetn ${rst_gen}/ext_reset_in
##   }
## 
##   if {$partial_lane_map != {}} {
##     for {set n 0} {$n < $no_of_lanes} {incr n} {
## 
##       set phys_lane [lindex $partial_lane_map $n]
##     
##       if {$phys_lane != {}} {
##         if {$jesd204_type == 0} {
##           ad_connect  ${u_xcvr}/${txrx}_${phys_lane} ${a_jesd}/${txrx}_phy${n}
##         } else {
##           ad_connect  ${u_xcvr}/${txrx}_${phys_lane} ${a_jesd}/gt${n}_${txrx}
##         }
##       }
## 
##       if {$tx_or_rx_n == 0} {
##         if {$jesd204_type == 0} {
##           if {$link_mode == 1} {
##             ad_connect  ${a_jesd}/phy_en_char_align ${u_xcvr}/${txrx}_calign_${phys_lane}
##           }
##         } else {
##           ad_connect  ${a_jesd}/rxencommaalign_out ${u_xcvr}/${txrx}_calign_${phys_lane}
##         }
##       }
##     }
## 
##     for {set n 0} {$n < $max_no_of_lanes} {incr n} {
## 
##       set m [expr ($n + $index)]
## 
##       if {$lane_map != {}} {
##         set phys_lane [lindex $lane_map $n]
##       } else {
##         set phys_lane $m
##       }
## 
##       if {$tx_or_rx_n == 0} {
##         ad_connect  ${a_xcvr}/up_es_${n} ${u_xcvr}/up_es_${phys_lane}
##       }
##       
##       if {(($n%4) == 0) && ($qpll_enable == 1)} {
##         ad_connect  ${a_xcvr}/up_cm_${n} ${u_xcvr}/up_cm_${n}
##       }
##       ad_connect  ${a_xcvr}/up_ch_${n} ${u_xcvr}/up_${txrx}_${phys_lane}
##       ad_connect  ${link_clk} ${u_xcvr}/${txrx}_clk_${phys_lane}
##       if {$use_2x_clk == 1} {
##         ad_connect  ${link_clk_2x} ${u_xcvr}/${txrx}_clk_2x_${phys_lane}
##       }
## 
##       create_bd_port -dir ${data_dir} ${m_data}_${m}_p
##       create_bd_port -dir ${data_dir} ${m_data}_${m}_n
##       ad_connect  ${u_xcvr}/${txrx}_${m}_p ${m_data}_${m}_p
##       ad_connect  ${u_xcvr}/${txrx}_${m}_n ${m_data}_${m}_n
##     }
##   } else {
##     for {set n 0} {$n < $no_of_lanes} {incr n} {
## 
##       set m [expr ($n + $index)]
##       if {$lane_map != {}} {
##         set phys_lane [lindex $lane_map $n]
##       } else {
##         set phys_lane $m
##       }
## 
##       if {$tx_or_rx_n == 0} {
##         ad_connect  ${a_xcvr}/up_es_${n} ${u_xcvr}/up_es_${phys_lane}
##         if {$jesd204_type == 0} {
##           if {$link_mode == 1} {
##             ad_connect  ${a_jesd}/phy_en_char_align ${u_xcvr}/${txrx}_calign_${phys_lane}
##           }
##         } else {
##           ad_connect  ${a_jesd}/rxencommaalign_out ${u_xcvr}/${txrx}_calign_${phys_lane}
##         }
##       }
## 
##       if {(($n%4) == 0) && ($qpll_enable == 1)} {
##         ad_connect  ${a_xcvr}/up_cm_${n} ${u_xcvr}/up_cm_${n}
##       }
##       ad_connect  ${a_xcvr}/up_ch_${n} ${u_xcvr}/up_${txrx}_${phys_lane}
##       ad_connect  ${link_clk} ${u_xcvr}/${txrx}_clk_${phys_lane}
##       if {$use_2x_clk == 1} {
##         ad_connect  ${link_clk_2x} ${u_xcvr}/${txrx}_clk_2x_${phys_lane}
##       }
##       if {$phys_lane != {}} {
##         if {$jesd204_type == 0} {
##           ad_connect  ${u_xcvr}/${txrx}_${phys_lane} ${a_jesd}/${txrx}_phy${n}
##         } else {
##           ad_connect  ${u_xcvr}/${txrx}_${phys_lane} ${a_jesd}/gt${n}_${txrx}
##         }
##       }
## 
##       create_bd_port -dir ${data_dir} ${m_data}_${m}_p
##       create_bd_port -dir ${data_dir} ${m_data}_${m}_n
##       ad_connect  ${u_xcvr}/${txrx}_${m}_p ${m_data}_${m}_p
##       ad_connect  ${u_xcvr}/${txrx}_${m}_n ${m_data}_${m}_n
##     }
## 
##     for {set n $no_of_lanes} {$n < $max_no_of_lanes} {incr n} {
## 
##       set m [expr ($n + $index)]
## 
##       if {$lane_map != {}} {
##         set phys_lane [lindex $lane_map $n]
##       } else {
##         set phys_lane $m
##       }
## 
##       create_bd_port -dir ${data_dir} ${m_data}_${m}_p
##       create_bd_port -dir ${data_dir} ${m_data}_${m}_n
##       ad_connect  ${u_xcvr}/${txrx}_${m}_p ${m_data}_${m}_p
##       ad_connect  ${u_xcvr}/${txrx}_${m}_n ${m_data}_${m}_n
##       ad_connect  ${link_clk} ${u_xcvr}/${txrx}_clk_${phys_lane}
## 
##       if {$tx_or_rx_n == 0} {
##         ad_connect  ${a_jesd}/phy_en_char_align ${u_xcvr}/${txrx}_calign_${phys_lane}
##       }
##     }
##   }
##   
##   if {$jesd204_type == 0} {
##     ad_connect  ${a_jesd}/sysref $m_sysref
##     if {$link_mode == 1} {
##       ad_connect  ${a_jesd}/sync $m_sync
##     }
##     ad_connect  ${device_clk} ${a_jesd}/device_clk
##     ad_connect  ${link_clk} ${a_jesd}/link_clk
##   } else {
##     ad_connect  ${a_jesd}/${txrx}_sysref $m_sysref
##     ad_connect  ${a_jesd}/${txrx}_sync $m_sync
##     ad_connect  ${device_clk} ${a_jesd}/${txrx}_core_clk
##     ad_connect  ${a_xcvr}/up_status ${a_jesd}/${txrx}_reset_done
##     ad_connect  ${rst_gen}/peripheral_reset ${a_jesd}/${txrx}_reset
##   }
## 
##   if {$tx_or_rx_n == 0} {
##     set xcvr_rx_index [expr ($xcvr_rx_index + $max_no_of_lanes)]
##   }
## 
##   if {$tx_or_rx_n == 1} {
##     set xcvr_tx_index [expr ($xcvr_tx_index + $max_no_of_lanes)]
##   }
## }
## proc ad_xcvrpll {m_src m_dst} {
## 
##   foreach p_dst [get_bd_pins -quiet $m_dst] {
##     connect_bd_net [ad_connect_type $m_src] $p_dst
##   }
## }
## proc ad_mem_hpc0_interconnect {p_clk p_name} {
## 
##   global sys_zynq
## 
##   if {$sys_zynq == 2} {ad_mem_hpx_interconnect "HPC0" $p_clk $p_name}
## }
## proc ad_mem_hpc1_interconnect {p_clk p_name} {
## 
##   global sys_zynq
## 
##   if {$sys_zynq == 2} {ad_mem_hpx_interconnect "HPC1" $p_clk $p_name}
## }
## proc ad_mem_hp0_interconnect {p_clk p_name} {
## 
##   global sys_zynq
## 
##   if {($sys_zynq != 1 && $sys_zynq != 2) && ($p_name eq "sys_ps7/S_AXI_HP0")} {return}
##   if {$sys_zynq == -1} {ad_mem_hpx_interconnect "SIM" $p_clk $p_name}
##   if {$sys_zynq == 0} {ad_mem_hpx_interconnect "MEM" $p_clk $p_name}
##   if {$sys_zynq == 1} {ad_mem_hpx_interconnect "HP0" $p_clk $p_name}
##   if {$sys_zynq == 2} {ad_mem_hpx_interconnect "HP0" $p_clk $p_name}
##   if {$sys_zynq == 3} {ad_mem_hpx_interconnect "NOC" $p_clk $p_name}
## }
## proc ad_mem_hp1_interconnect {p_clk p_name} {
## 
##   global sys_zynq
## 
##   if {($sys_zynq != 1 && $sys_zynq != 2) && ($p_name eq "sys_ps7/S_AXI_HP1")} {return}
##   if {$sys_zynq == -1} {ad_mem_hpx_interconnect "SIM" $p_clk $p_name}
##   if {$sys_zynq == 0} {ad_mem_hpx_interconnect "MEM" $p_clk $p_name}
##   if {$sys_zynq == 1} {ad_mem_hpx_interconnect "HP1" $p_clk $p_name}
##   if {$sys_zynq == 2} {ad_mem_hpx_interconnect "HP1" $p_clk $p_name}
##   if {$sys_zynq == 3} {ad_mem_hpx_interconnect "NOC" $p_clk $p_name}
## }
## proc ad_mem_hp2_interconnect {p_clk p_name} {
## 
##   global sys_zynq
## 
##   if {($sys_zynq != 1 && $sys_zynq != 2) && ($p_name eq "sys_ps7/S_AXI_HP2")} {return}
##   if {$sys_zynq == -1} {ad_mem_hpx_interconnect "SIM" $p_clk $p_name}
##   if {$sys_zynq == 0} {ad_mem_hpx_interconnect "MEM" $p_clk $p_name}
##   if {$sys_zynq == 1} {ad_mem_hpx_interconnect "HP2" $p_clk $p_name}
##   if {$sys_zynq == 2} {ad_mem_hpx_interconnect "HP2" $p_clk $p_name}
##   if {$sys_zynq == 3} {ad_mem_hpx_interconnect "NOC" $p_clk $p_name}
## }
## proc ad_mem_hp3_interconnect {p_clk p_name} {
## 
##   global sys_zynq
## 
##   if {($sys_zynq != 1 && $sys_zynq != 2) && ($p_name eq "sys_ps7/S_AXI_HP3")} {return}
##   if {$sys_zynq == -1} {ad_mem_hpx_interconnect "SIM" $p_clk $p_name}
##   if {$sys_zynq == 0} {ad_mem_hpx_interconnect "MEM" $p_clk $p_name}
##   if {$sys_zynq == 1} {ad_mem_hpx_interconnect "HP3" $p_clk $p_name}
##   if {$sys_zynq == 2} {ad_mem_hpx_interconnect "HP3" $p_clk $p_name}
##   if {$sys_zynq == 3} {ad_mem_hpx_interconnect "NOC" $p_clk $p_name}
## }
## proc ad_mem_hpx_interconnect {p_sel p_clk p_name} {
## 
##   global sys_zynq
##   global sys_ddr_addr_seg
##   global sys_hpc0_interconnect_index
##   global sys_hpc1_interconnect_index
##   global sys_hp0_interconnect_index
##   global sys_hp1_interconnect_index
##   global sys_hp2_interconnect_index
##   global sys_hp3_interconnect_index
##   global sys_mem_interconnect_index
##   global sys_mem_clk_index
## 
##   set p_name_int $p_name
##   set p_clk_source [get_bd_pins -filter {DIR == O} -of_objects [get_bd_nets $p_clk]]
## 
##   if {$p_sel eq "SIM"} {
##     if {$sys_mem_interconnect_index < 0} {
##       ad_ip_instance smartconnect axi_mem_interconnect
##     }
##     set m_interconnect_index $sys_mem_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_mem_interconnect]
##     set m_addr_seg [get_bd_addr_segs -of_objects [get_bd_cells ddr_axi_vip]]
##   }
## 
##   if {$p_sel eq "MEM"} {
##     if {$sys_mem_interconnect_index < 0} {
##       ad_ip_instance smartconnect axi_mem_interconnect
##     }
##     set m_interconnect_index $sys_mem_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_mem_interconnect]
##     set m_addr_seg [get_bd_addr_segs -of_objects [get_bd_cells axi_ddr_cntrl] -filter "USAGE == memory"]
##   }
## 
##   if {($p_sel eq "HP0") && ($sys_zynq == 1)} {
##     if {$sys_hp0_interconnect_index < 0} {
##       set p_name_int sys_ps7/S_AXI_HP0
##       set_property CONFIG.PCW_USE_S_AXI_HP0 {1} [get_bd_cells sys_ps7]
##       ad_ip_instance smartconnect axi_hp0_interconnect
##     }
##     set m_interconnect_index $sys_hp0_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp0_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps7/S_AXI_HP0/HP0_DDR_LOWOCM]
##   }
## 
##   if {($p_sel eq "HP1") && ($sys_zynq == 1)} {
##     if {$sys_hp1_interconnect_index < 0} {
##       set p_name_int sys_ps7/S_AXI_HP1
##       set_property CONFIG.PCW_USE_S_AXI_HP1 {1} [get_bd_cells sys_ps7]
##       ad_ip_instance smartconnect axi_hp1_interconnect
##     }
##     set m_interconnect_index $sys_hp1_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp1_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps7/S_AXI_HP1/HP1_DDR_LOWOCM]
##   }
## 
##   if {($p_sel eq "HP2") && ($sys_zynq == 1)} {
##     if {$sys_hp2_interconnect_index < 0} {
##       set p_name_int sys_ps7/S_AXI_HP2
##       set_property CONFIG.PCW_USE_S_AXI_HP2 {1} [get_bd_cells sys_ps7]
##       ad_ip_instance smartconnect axi_hp2_interconnect
##     }
##     set m_interconnect_index $sys_hp2_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp2_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps7/S_AXI_HP2/HP2_DDR_LOWOCM]
##   }
## 
##   if {($p_sel eq "HP3") && ($sys_zynq == 1)} {
##     if {$sys_hp3_interconnect_index < 0} {
##       set p_name_int sys_ps7/S_AXI_HP3
##       set_property CONFIG.PCW_USE_S_AXI_HP3 {1} [get_bd_cells sys_ps7]
##       ad_ip_instance smartconnect axi_hp3_interconnect
##     }
##     set m_interconnect_index $sys_hp3_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp3_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps7/S_AXI_HP3/HP3_DDR_LOWOCM]
##   }
## 
##   if {($p_sel eq "HPC0") && ($sys_zynq == 2)} {
##     if {$sys_hpc0_interconnect_index < 0} {
##       set p_name_int sys_ps8/S_AXI_HPC0_FPD
##       set_property CONFIG.PSU__USE__S_AXI_GP0 {1} [get_bd_cells sys_ps8]
##       set_property CONFIG.PSU__AFI0_COHERENCY {1} [get_bd_cells sys_ps8]
##       ad_ip_instance smartconnect axi_hpc0_interconnect
##     }
##     set m_interconnect_index $sys_hpc0_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hpc0_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps8/SAXIGP0/HPC0_DDR_*]
##   }
## 
##   if {($p_sel eq "HPC1") && ($sys_zynq == 2)} {
##     if {$sys_hpc1_interconnect_index < 0} {
##       set p_name_int sys_ps8/S_AXI_HPC1_FPD
##       set_property CONFIG.PSU__USE__S_AXI_GP1 {1} [get_bd_cells sys_ps8]
##       set_property CONFIG.PSU__AFI1_COHERENCY {1} [get_bd_cells sys_ps8]
##       ad_ip_instance smartconnect axi_hpc1_interconnect
##     }
##     set m_interconnect_index $sys_hpc1_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hpc1_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps8/SAXIGP1/HPC1_DDR_*]
##   }
## 
##   if {($p_sel eq "HP0") && ($sys_zynq == 2)} {
##     if {$sys_hp0_interconnect_index < 0} {
##       set p_name_int sys_ps8/S_AXI_HP0_FPD
##       set_property CONFIG.PSU__USE__S_AXI_GP2 {1} [get_bd_cells sys_ps8]
##       ad_ip_instance smartconnect axi_hp0_interconnect
##     }
##     set m_interconnect_index $sys_hp0_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp0_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps8/SAXIGP2/HP0_DDR_*]
##   }
## 
##   if {($p_sel eq "HP1") && ($sys_zynq == 2)} {
##     if {$sys_hp1_interconnect_index < 0} {
##       set p_name_int sys_ps8/S_AXI_HP1_FPD
##       set_property CONFIG.PSU__USE__S_AXI_GP3 {1} [get_bd_cells sys_ps8]
##       ad_ip_instance smartconnect axi_hp1_interconnect
##     }
##     set m_interconnect_index $sys_hp1_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp1_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps8/SAXIGP3/HP1_DDR_*]
##   }
## 
##   if {($p_sel eq "HP2") && ($sys_zynq == 2)} {
##     if {$sys_hp2_interconnect_index < 0} {
##       set p_name_int sys_ps8/S_AXI_HP2_FPD
##       set_property CONFIG.PSU__USE__S_AXI_GP4 {1} [get_bd_cells sys_ps8]
##       ad_ip_instance smartconnect axi_hp2_interconnect
##     }
##     set m_interconnect_index $sys_hp2_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp2_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps8/SAXIGP4/HP2_DDR_*]
##   }
## 
##   if {($p_sel eq "HP3") && ($sys_zynq == 2)} {
##     if {$sys_hp3_interconnect_index < 0} {
##       set p_name_int sys_ps8/S_AXI_HP3_FPD
##       set_property CONFIG.PSU__USE__S_AXI_GP5 {1} [get_bd_cells sys_ps8]
##       ad_ip_instance smartconnect axi_hp3_interconnect
##     }
##     set m_interconnect_index $sys_hp3_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp3_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps8/SAXIGP5/HP3_DDR_*]
##   }
## 
##   if {$p_sel eq "NOC"} {
##     set m_interconnect_index [get_property CONFIG.NUM_SI [get_bd_cells axi_noc_0]]
##     set m_interconnect_cell [get_bd_cells axi_noc_0]
##     set m_addr_seg [get_bd_addr_segs  axi_noc_0/S[format "%02s" [expr $m_interconnect_index +1]]_AXI/C0_DDR_LOW0]
##     set sys_mem_clk_index [expr [get_property CONFIG.NUM_CLKS [get_bd_cells axi_noc_0]]-1]
##   }
## 
##   set i_str "S$m_interconnect_index"
##   if {$m_interconnect_index < 10} {
##     set i_str "S0$m_interconnect_index"
##   }
## 
##   set m_interconnect_index [expr $m_interconnect_index + 1]
## 
##   set p_intf_name [lrange [split $p_name_int "/"] end end]
##   set p_cell_name [lrange [split $p_name_int "/"] 0 0]
##   set p_intf_clock [get_bd_pins -filter "TYPE == clk && (CONFIG.ASSOCIATED_BUSIF == ${p_intf_name} || \
##     CONFIG.ASSOCIATED_BUSIF =~ ${p_intf_name}:* || CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name} || \
##     CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name}:*)" -quiet -of_objects [get_bd_cells $p_cell_name]]
##   if {[find_bd_objs -quiet -relation connected_to $p_intf_clock] ne "" ||
##       $p_intf_clock eq $p_clk_source} {
##     set p_intf_clock ""
##   }
## 
##   regsub clk $p_clk resetn p_rst
##   if {[get_bd_nets -quiet $p_rst] eq ""} {
##     set p_rst sys_cpu_resetn
##   }
## 
##   if {$m_interconnect_index == 0} {
##     set_property CONFIG.NUM_MI 1 $m_interconnect_cell
##     set_property CONFIG.NUM_SI 1 $m_interconnect_cell
##     ad_connect $p_rst $m_interconnect_cell/ARESETN
##     ad_connect $p_clk $m_interconnect_cell/ACLK
##     ad_connect $m_interconnect_cell/M00_AXI $p_name_int
##     if {$p_intf_clock ne ""} {
##       ad_connect $p_clk $p_intf_clock
##     }
##   } else {
## 
##     set_property CONFIG.NUM_SI $m_interconnect_index $m_interconnect_cell
##     set clk_index [lsearch [get_bd_nets -of_object [get_bd_pins $m_interconnect_cell/ACLK*]] [get_bd_nets $p_clk]]
##     if { $clk_index == -1 } {
##         incr sys_mem_clk_index
##         set_property CONFIG.NUM_CLKS [expr $sys_mem_clk_index +1] $m_interconnect_cell
##         ad_connect $p_clk $m_interconnect_cell/ACLK$sys_mem_clk_index
##         set asocc_clk_pin  $m_interconnect_cell/ACLK$sys_mem_clk_index
##     } else {
##       set asocc_clk_pin [lindex [get_bd_pins $m_interconnect_cell/ACLK*] $clk_index]
##     }
##     ad_connect $m_interconnect_cell/${i_str}_AXI $p_name_int
##     if {$p_intf_clock ne ""} {
##       ad_connect $p_clk $p_intf_clock
##     }
## 
##     if {$p_sel eq "NOC"} {
##       set_property -dict [list CONFIG.CONNECTIONS {MC_0 { read_bw {1720} write_bw {1720} read_avg_burst {4} write_avg_burst {4}} }] [get_bd_intf_pins /axi_noc_0/${i_str}_AXI]
##       # Add the new bus as associated to the clock pin, append new if other exists
##       set clk_asoc_port [get_property CONFIG.ASSOCIATED_BUSIF [get_bd_pins $asocc_clk_pin]]
##       if {$clk_asoc_port != {}} {
##        set clk_asoc_port ${clk_asoc_port}:
##       }
##       set_property -dict [list CONFIG.ASSOCIATED_BUSIF ${clk_asoc_port}${i_str}_AXI] [get_bd_pins $asocc_clk_pin]
##     }
## 
##     set mem_mapped ""
##     if {$p_sel eq "MEM"} {
##       # Search a DDR segment that is at least 16MB
##       set mem_mapped [get_bd_addr_segs -of [get_bd_addr_spaces -of  [get_bd_intf_pins -filter {NAME=~ *DLMB*} -of [get_bd_cells /sys_mb]]] -regexp -filter {NAME=~ ".*ddr.*" && RANGE=~".*0{6}$"}]
##     }
##     if {$p_sel eq "SIM"} {
##       set mem_mapped [get_bd_addr_segs -of [get_bd_addr_spaces -of  [get_bd_intf_pins -filter {NAME=~ *M_AXI*} -of [get_bd_cells /mng_axi_vip]]] -filter {NAME=~ *DDR* || NAME=~ *ddr*}]
##     }
## 
##     if {$mem_mapped eq ""} {
##       assign_bd_address $m_addr_seg
##     } else {
##       assign_bd_address -offset [get_property OFFSET $mem_mapped] \
##                         -range  [get_property RANGE $mem_mapped] $m_addr_seg
##     }
##   }
## 
##   if {$p_sel eq "SIM"} {set sys_mem_interconnect_index $m_interconnect_index}
##   if {$p_sel eq "MEM"} {set sys_mem_interconnect_index $m_interconnect_index}
##   if {$p_sel eq "HPC0"} {set sys_hpc0_interconnect_index $m_interconnect_index}
##   if {$p_sel eq "HPC1"} {set sys_hpc1_interconnect_index $m_interconnect_index}
##   if {$p_sel eq "HP0"} {set sys_hp0_interconnect_index $m_interconnect_index}
##   if {$p_sel eq "HP1"} {set sys_hp1_interconnect_index $m_interconnect_index}
##   if {$p_sel eq "HP2"} {set sys_hp2_interconnect_index $m_interconnect_index}
##   if {$p_sel eq "HP3"} {set sys_hp3_interconnect_index $m_interconnect_index}
## 
## }
## proc ad_cpu_interconnect {p_address p_name {p_intf_name {}}} {
## 
##   global sys_zynq
##   global sys_cpu_interconnect_index
## 
##   set i_str "M$sys_cpu_interconnect_index"
##   if {$sys_cpu_interconnect_index < 10} {
##     set i_str "M0$sys_cpu_interconnect_index"
##   }
## 
##   set use_smart_connect 1
##   # SmartConnect has higher resource utilization and worse timing closure on older families
##   if {$sys_zynq == 1} {
##     set use_smart_connect 0
##   }
## 
##   if {$sys_cpu_interconnect_index == 0} {
## 
##     if {$use_smart_connect == 1} {
##       ad_ip_instance smartconnect axi_cpu_interconnect [ list \
##         NUM_MI 1 \
##         NUM_SI 1 \
##       ]
##       ad_connect sys_cpu_clk axi_cpu_interconnect/aclk
##       ad_connect sys_cpu_resetn axi_cpu_interconnect/aresetn
##     } else {
##       ad_ip_instance axi_interconnect axi_cpu_interconnect
##       ad_connect sys_cpu_clk axi_cpu_interconnect/ACLK
##       ad_connect sys_cpu_clk axi_cpu_interconnect/S00_ACLK
##       ad_connect sys_cpu_resetn axi_cpu_interconnect/ARESETN
##       ad_connect sys_cpu_resetn axi_cpu_interconnect/S00_ARESETN
##     }
## 
##     if {$sys_zynq == 3} {
##       ad_connect sys_cpu_clk sys_cips/m_axi_fpd_aclk
##       ad_connect axi_cpu_interconnect/S00_AXI sys_cips/M_AXI_FPD
##     }
##     if {$sys_zynq == 2} {
##       ad_connect sys_cpu_clk sys_ps8/maxihpm0_lpd_aclk
##       ad_connect axi_cpu_interconnect/S00_AXI sys_ps8/M_AXI_HPM0_LPD
##     }
##     if {$sys_zynq == 1} {
##       ad_connect sys_cpu_clk sys_ps7/M_AXI_GP0_ACLK
##       ad_connect axi_cpu_interconnect/S00_AXI sys_ps7/M_AXI_GP0
##     }
##     if {$sys_zynq == 0} {
##       ad_connect axi_cpu_interconnect/S00_AXI sys_mb/M_AXI_DP
##     }
##     if {$sys_zynq == -1} {
##       ad_connect axi_cpu_interconnect/S00_AXI mng_axi_vip/M_AXI
##     }
##   }
## 
##   if {$sys_zynq == 3} {
##     set sys_addr_cntrl_space [get_bd_addr_spaces /sys_cips/M_AXI_FPD]
##   }
##   if {$sys_zynq == 2} {
##     set sys_addr_cntrl_space [get_bd_addr_spaces sys_ps8/Data]
##   }
##   if {$sys_zynq == 1} {
##     set sys_addr_cntrl_space [get_bd_addr_spaces sys_ps7/Data]
##   }
##   if {$sys_zynq == 0} {
##     set sys_addr_cntrl_space [get_bd_addr_spaces sys_mb/Data]
##   }
##   if {$sys_zynq == -1} {
##     set sys_addr_cntrl_space [get_bd_addr_spaces mng_axi_vip/Master_AXI]
##   }
## 
##   set sys_cpu_interconnect_index [expr $sys_cpu_interconnect_index + 1]
## 
## 
##   set p_cell [get_bd_cells $p_name]
##   set p_intf [get_bd_intf_pins -filter \
##     "MODE == Slave && VLNV == xilinx.com:interface:aximm_rtl:1.0 && NAME =~ *$p_intf_name*"\
##     -of_objects $p_cell]
## 
##   set p_hier_cell $p_cell
##   set p_hier_intf $p_intf
## 
##   while {$p_hier_intf != "" && [get_property TYPE $p_hier_cell] == "hier"} {
##     set p_hier_intf [find_bd_objs -boundary_type lower \
##       -relation connected_to $p_hier_intf]
##     if {$p_hier_intf != {}} {
##       set p_hier_cell [get_bd_cells -of_objects $p_hier_intf]
##     } else {
##       set p_hier_cell {}
##     }
##   }
## 
##   set p_intf_clock ""
##   set p_intf_reset ""
## 
##   if {$p_hier_cell != {}} {
##     set p_intf_name [lrange [split $p_hier_intf "/"] end end]
## 
##     set p_intf_clock [get_bd_pins -filter "TYPE == clk && \
##       (CONFIG.ASSOCIATED_BUSIF == ${p_intf_name} || \
##       CONFIG.ASSOCIATED_BUSIF =~ ${p_intf_name}:* || \
##       CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name} || \
##       CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name}:*)" \
##       -quiet -of_objects $p_hier_cell]
##     set p_intf_reset [get_bd_pins -filter "TYPE == rst && \
##       (CONFIG.ASSOCIATED_BUSIF == ${p_intf_name} || \
##        CONFIG.ASSOCIATED_BUSIF =~ ${p_intf_name}:* ||
##        CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name} || \
##        CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name}:*)" \
##        -quiet -of_objects $p_hier_cell]
## 
##     if {($p_intf_clock ne "") && ($p_intf_reset eq "")} {
##       set p_intf_reset [get_property CONFIG.ASSOCIATED_RESET [get_bd_pins ${p_intf_clock}]]
##       if {$p_intf_reset ne ""} {
##         set p_intf_reset [get_bd_pins -filter "NAME == $p_intf_reset" -of_objects $p_hier_cell]
##       }
##     }
## 
##     # Trace back up
##     set p_hier_cell2 $p_hier_cell
## 
##     while {$p_intf_clock != {} && $p_hier_cell2 != $p_cell && $p_hier_cell2 != {}} {
##       puts $p_intf_clock
##       puts $p_hier_cell2
##       set p_intf_clock [find_bd_objs -boundary_type upper \
##         -relation connected_to $p_intf_clock]
##       if {$p_intf_clock != {}} {
##         set p_intf_clock [get_bd_pins [get_property PATH $p_intf_clock]]
##         set p_hier_cell2 [get_bd_cells -of_objects $p_intf_clock]
##       }
##     }
## 
##     set p_hier_cell2 $p_hier_cell
## 
##     while {$p_intf_reset != {} && $p_hier_cell2 != $p_cell && $p_hier_cell2 != {}} {
##       set p_intf_reset [find_bd_objs -boundary_type upper \
##         -relation connected_to $p_intf_reset]
##       if {$p_intf_reset != {}} {
##         set p_intf_reset [get_bd_pins [get_property PATH $p_intf_reset]]
##         set p_hier_cell2 [get_bd_cells -of_objects $p_intf_reset]
##       }
##     }
##   }
## 
## 
##   if {[find_bd_objs -quiet -relation connected_to $p_intf_clock] ne ""} {
##     set p_intf_clock ""
##   }
##   if {$p_intf_reset ne ""} {
##     if {[find_bd_objs -quiet -relation connected_to $p_intf_reset] ne ""} {
##       set p_intf_reset ""
##     }
##   }
## 
##   set_property CONFIG.NUM_MI $sys_cpu_interconnect_index [get_bd_cells axi_cpu_interconnect]
## 
##   if {$use_smart_connect == 0} {
##     ad_connect sys_cpu_clk axi_cpu_interconnect/${i_str}_ACLK
##     ad_connect sys_cpu_resetn axi_cpu_interconnect/${i_str}_ARESETN
##   }
##   if {$p_intf_clock ne ""} {
##     ad_connect sys_cpu_clk ${p_intf_clock}
##   }
##   if {$p_intf_reset ne ""} {
##     ad_connect sys_cpu_resetn ${p_intf_reset}
##   }
##   ad_connect axi_cpu_interconnect/${i_str}_AXI ${p_intf}
## 
##   set p_seg [get_bd_addr_segs -of [get_bd_addr_spaces -of [get_bd_intf_pins -filter "NAME=~ *${p_intf_name}*" -of $p_hier_cell]]]
##   set p_index 0
##   foreach p_seg_name $p_seg {
##     if {$p_index == 0} {
##       set p_seg_range [get_property range $p_seg_name]
##       if {$p_seg_range < 0x1000} {
##         set p_seg_range 0x1000
##       }
##       if {$sys_zynq == 3} {
##         if {($p_address >= 0x44000000) && ($p_address <= 0x4fffffff)} {
##           # place axi peripherics in A400_0000-AFFF_FFFF range
##           set p_address [expr ($p_address + 0x60000000)]
##         } elseif {($p_address >= 0x70000000) && ($p_address <= 0x7fffffff)} {
##           # place axi peripherics in B000_0000-BFFF_FFFF range
##           set p_address [expr ($p_address + 0x40000000)]
##         } else {
##           error "ERROR: ad_cpu_interconnect : Cannot map ($p_address) to aperture, \
##                 Addess out of range 0x4400_0000 - 0X4FFF_FFFF; 0x7000_0000 - 0X7FFF_FFFF !"
##         }
##       }
##       if {$sys_zynq == 2} {
##         if {($p_address >= 0x40000000) && ($p_address <= 0x4fffffff)} {
##           set p_address [expr ($p_address + 0x40000000)]
##         }
##         if {($p_address >= 0x70000000) && ($p_address <= 0x7fffffff)} {
##           set p_address [expr ($p_address + 0x20000000)]
##         }
##       }
##       create_bd_addr_seg -range $p_seg_range \
##         -offset $p_address $sys_addr_cntrl_space \
##         $p_seg_name "SEG_data_${p_name}"
##     } else {
##       assign_bd_address $p_seg_name
##     }
##     incr p_index
##   }
## }
## proc ad_cpu_interrupt {p_ps_index p_mb_index p_name} {
## 
##   global sys_zynq
## 
##   if {$sys_zynq <= 0} {set p_index_int $p_mb_index}
##   if {$sys_zynq >= 1} {set p_index_int $p_ps_index}
## 
##   set p_index [regsub -all {[^0-9]} $p_index_int ""]
##   set m_index [expr ($p_index - 8)]
## 
##   if {$sys_zynq == 3} {
##    if {$p_index < 0 || $p_index > 15} {
##       error "ERROR: ad_cpu_interrupt : Interrupt index ($p_index) out of range 0-15 "
##     }
##     ad_connect $p_name sys_cips/pl_ps_irq$p_index
##   }
## 
##   if {($sys_zynq == 2) && ($p_index <= 7)} {
##     set p_net [get_bd_nets -of_objects [get_bd_pins sys_concat_intc_0/In$p_index]]
##     set p_pin [get_bd_pins sys_concat_intc_0/In$p_index]
## 
##     puts "disconnect_bd_net $p_net $p_pin"
##     disconnect_bd_net $p_net $p_pin
##     ad_connect sys_concat_intc_0/In$p_index $p_name
##   }
## 
##   if {($sys_zynq == 2) && ($p_index >= 8)} {
##     set p_net [get_bd_nets -of_objects [get_bd_pins sys_concat_intc_1/In$m_index]]
##     set p_pin [get_bd_pins sys_concat_intc_1/In$m_index]
## 
##     puts "disconnect_bd_net $p_net $p_pin"
##     disconnect_bd_net $p_net $p_pin
##     ad_connect sys_concat_intc_1/In$m_index $p_name
##   }
## 
##   if {$sys_zynq <= 1} {
## 
##     set p_net [get_bd_nets -of_objects [get_bd_pins sys_concat_intc/In$p_index]]
##     set p_pin [get_bd_pins sys_concat_intc/In$p_index]
## 
##     puts "disconnect_bd_net $p_net $p_pin"
##     disconnect_bd_net $p_net $p_pin
##     ad_connect sys_concat_intc/In$p_index $p_name
##   }
## }
# adi_project fmcomms2_zed
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-a7-100:part0:1.0 available at /tools/Xilinx/Vivado/2021.1/data/boards/board_files/arty-a7-100/E.0/1.0/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-a7-100:part0:1.1 available at /tools/Xilinx/Vivado/2021.1/data/boards/board_files/arty-a7-100/E.0/1.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-a7-35:part0:1.0 available at /tools/Xilinx/Vivado/2021.1/data/boards/board_files/arty-a7-35/E.0/1.0/board.xml as part xc7a35ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-a7-35:part0:1.1 available at /tools/Xilinx/Vivado/2021.1/data/boards/board_files/arty-a7-35/E.0/1.1/board.xml as part xc7a35ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.1 available at /tools/Xilinx/Vivado/2021.1/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.1 available at /tools/Xilinx/Vivado/2021.1/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty:part0:1.1 available at /tools/Xilinx/Vivado/2021.1/data/boards/board_files/arty/C.0/board.xml as part xc7a35ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:basys3:part0:1.2 available at /tools/Xilinx/Vivado/2021.1/data/boards/board_files/basys3/C.0/board.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at /tools/Xilinx/Vivado/2021.1/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-15t:part0:1.2 available at /tools/Xilinx/Vivado/2021.1/data/boards/board_files/cmod_a7-15t/B.0/board.xml as part xc7a15tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-35t:part0:1.2 available at /tools/Xilinx/Vivado/2021.1/data/boards/board_files/cmod_a7-35t/B.0/board.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /tools/Xilinx/Vivado/2021.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at /tools/Xilinx/Vivado/2021.1/data/boards/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.1 available at /tools/Xilinx/Vivado/2021.1/data/boards/board_files/genesys-zu-3eg/D.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_5ev:part0:1.1 available at /tools/Xilinx/Vivado/2021.1/data/boards/board_files/genesys-zu-5ev/C.0/board.xml as part xczu5ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys-a7-100t:part0:1.0 available at /tools/Xilinx/Vivado/2021.1/data/boards/board_files/nexys-a7-100t/D.0/1.0/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys-a7-100t:part0:1.3 available at /tools/Xilinx/Vivado/2021.1/data/boards/board_files/nexys-a7-100t/D.0/1.3/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys-a7-50t:part0:1.0 available at /tools/Xilinx/Vivado/2021.1/data/boards/board_files/nexys-a7-50t/D.0/1.0/board.xml as part xc7a50ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys-a7-50t:part0:1.3 available at /tools/Xilinx/Vivado/2021.1/data/boards/board_files/nexys-a7-50t/D.0/1.3/board.xml as part xc7a50ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4:part0:1.1 available at /tools/Xilinx/Vivado/2021.1/data/boards/board_files/nexys4/B.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4_ddr:part0:1.1 available at /tools/Xilinx/Vivado/2021.1/data/boards/board_files/nexys4_ddr/C.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys_video:part0:1.1 available at /tools/Xilinx/Vivado/2021.1/data/boards/board_files/nexys_video/A.0/1.1/board.xml as part xc7a200tsbg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys_video:part0:1.2 available at /tools/Xilinx/Vivado/2021.1/data/boards/board_files/nexys_video/A.0/1.2/board.xml as part xc7a200tsbg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /tools/Xilinx/Vivado/2021.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:usb104-a7:part0:1.0 available at /tools/Xilinx/Vivado/2021.1/data/boards/board_files/usb104-a7/B/1.0/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:usb104-a7:part0:1.1 available at /tools/Xilinx/Vivado/2021.1/data/boards/board_files/usb104-a7/B/1.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:usb104-a7:part0:1.2 available at /tools/Xilinx/Vivado/2021.1/data/boards/board_files/usb104-a7/B/1.2/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:usb104-a7:part0:1.3 available at /tools/Xilinx/Vivado/2021.1/data/boards/board_files/usb104-a7/B/1.3/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.1 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.1 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.1/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260:part0:1.1 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.0 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.1 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.1 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.0 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.1 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.1 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.2/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/library'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/ghdl/library'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.1/data/ip'.
## set_msg_config -id {Vivado 12-1790} -string "Evaluation features should NOT be used in production systems." -new_severity WARNING
## set_msg_config -id {BD 41-1343} -new_severity WARNING
## set_msg_config -id {BD 41-1306} -new_severity WARNING
## set_msg_config -severity {CRITICAL WARNING} -quiet -id {BD 41-1276} -new_severity ERROR
## set_msg_config -id {IP_Flow 19-3656} -new_severity INFO
## set_msg_config -id {IP_Flow 19-4623} -new_severity INFO
## set_msg_config -id {IP_Flow 19-459} -new_severity INFO
## set_msg_config -id {Synth 8-3331} -new_severity INFO
## set_msg_config -id {Synth 8-2490} -new_severity WARNING
## set_msg_config -id {Designutils 20-3303} -string "HDPYFinalizeIO" -new_severity INFO
## set_msg_config -id {Place 30-73} -string "axi_spi" -new_severity WARNING
## set_msg_config -string "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY" -new_severity WARNING
Wrote  : </home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.srcs/sources_1/bd/system/system.bd> 
## source $ad_hdl_dir/projects/common/zed/zed_system_bd.tcl
### create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 ddr
### create_bd_intf_port -mode Master -vlnv xilinx.com:display_processing_system7:fixedio_rtl:1.0 fixed_io
### create_bd_intf_port -mode Master -vlnv xilinx.com:interface:iic_rtl:1.0 iic_fmc
### create_bd_port -dir O spi0_csn_2_o
### create_bd_port -dir O spi0_csn_1_o
### create_bd_port -dir O spi0_csn_0_o
### create_bd_port -dir I spi0_csn_i
### create_bd_port -dir I spi0_clk_i
### create_bd_port -dir O spi0_clk_o
### create_bd_port -dir I spi0_sdo_i
### create_bd_port -dir O spi0_sdo_o
### create_bd_port -dir I spi0_sdi_i
### create_bd_port -dir O spi1_csn_2_o
### create_bd_port -dir O spi1_csn_1_o
### create_bd_port -dir O spi1_csn_0_o
### create_bd_port -dir I spi1_csn_i
### create_bd_port -dir I spi1_clk_i
### create_bd_port -dir O spi1_clk_o
### create_bd_port -dir I spi1_sdo_i
### create_bd_port -dir O spi1_sdo_o
### create_bd_port -dir I spi1_sdi_i
### create_bd_port -dir I -from 63 -to 0 gpio_i
### create_bd_port -dir O -from 63 -to 0 gpio_o
### create_bd_port -dir O -from 63 -to 0 gpio_t
### create_bd_port -dir O hdmi_out_clk
### create_bd_port -dir O hdmi_hsync
### create_bd_port -dir O hdmi_vsync
### create_bd_port -dir O hdmi_data_e
### create_bd_port -dir O -from 15 -to 0 hdmi_data
### create_bd_port -dir O -type clk i2s_mclk
### create_bd_intf_port -mode Master -vlnv analog.com:interface:i2s_rtl:1.0 i2s
### create_bd_port -dir I -from 1 -to 0 iic_mux_scl_i
### create_bd_port -dir O -from 1 -to 0 iic_mux_scl_o
### create_bd_port -dir O iic_mux_scl_t
### create_bd_port -dir I -from 1 -to 0 iic_mux_sda_i
### create_bd_port -dir O -from 1 -to 0 iic_mux_sda_o
### create_bd_port -dir O iic_mux_sda_t
### create_bd_port -dir I otg_vbusoc
### create_bd_port -dir O spdif
### ad_ip_instance processing_system7 sys_ps7
### ad_ip_parameter sys_ps7 CONFIG.PCW_IMPORT_BOARD_PRESET ZedBoard
INFO: [PS7-1] Applying Board Preset ZedBoard...
### ad_ip_parameter sys_ps7 CONFIG.PCW_TTC0_PERIPHERAL_ENABLE 0
WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
### ad_ip_parameter sys_ps7 CONFIG.PCW_EN_CLK1_PORT 1
WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
### ad_ip_parameter sys_ps7 CONFIG.PCW_EN_RST1_PORT 1
### ad_ip_parameter sys_ps7 CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ 100.0
WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
### ad_ip_parameter sys_ps7 CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ 200.0
WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
### ad_ip_parameter sys_ps7 CONFIG.PCW_USE_FABRIC_INTERRUPT 1
### ad_ip_parameter sys_ps7 CONFIG.PCW_USE_S_AXI_HP0 1
WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
### ad_ip_parameter sys_ps7 CONFIG.PCW_IRQ_F2P_INTR 1
### ad_ip_parameter sys_ps7 CONFIG.PCW_GPIO_EMIO_GPIO_ENABLE 1
WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
### ad_ip_parameter sys_ps7 CONFIG.PCW_GPIO_EMIO_GPIO_IO 64
### ad_ip_parameter sys_ps7 CONFIG.PCW_USE_DMA0 1
### ad_ip_parameter sys_ps7 CONFIG.PCW_USE_DMA1 1
### ad_ip_parameter sys_ps7 CONFIG.PCW_USE_DMA2 1
### ad_ip_parameter sys_ps7 CONFIG.PCW_IRQ_F2P_MODE REVERSE
WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
### ad_ip_parameter sys_ps7 CONFIG.PCW_SPI0_PERIPHERAL_ENABLE 1
WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
### ad_ip_parameter sys_ps7 CONFIG.PCW_SPI0_SPI0_IO EMIO
### ad_ip_parameter sys_ps7 CONFIG.PCW_SPI1_PERIPHERAL_ENABLE 1
WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
### ad_ip_parameter sys_ps7 CONFIG.PCW_SPI1_SPI1_IO EMIO
### ad_ip_instance axi_iic axi_iic_main
### ad_ip_parameter axi_iic_main CONFIG.USE_BOARD_FLOW true
### ad_ip_parameter axi_iic_main CONFIG.IIC_BOARD_INTERFACE Custom
### ad_ip_instance util_i2c_mixer sys_i2c_mixer
### ad_ip_instance xlconcat sys_concat_intc
### ad_ip_parameter sys_concat_intc CONFIG.NUM_PORTS 16
### ad_ip_instance proc_sys_reset sys_rstgen
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
### ad_ip_parameter sys_rstgen CONFIG.C_EXT_RST_WIDTH 1
### ad_ip_instance proc_sys_reset sys_200m_rstgen
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
### ad_ip_parameter sys_200m_rstgen CONFIG.C_EXT_RST_WIDTH 1
### ad_ip_instance util_vector_logic sys_logic_inv
### ad_ip_parameter sys_logic_inv CONFIG.C_SIZE 1
### ad_ip_parameter sys_logic_inv CONFIG.C_OPERATION not
### ad_ip_instance axi_clkgen axi_hdmi_clkgen
### ad_ip_instance axi_hdmi_tx axi_hdmi_core
### ad_ip_parameter axi_hdmi_core CONFIG.INTERFACE 16_BIT
### ad_ip_instance axi_dmac axi_hdmi_dma
### ad_ip_parameter axi_hdmi_dma CONFIG.DMA_TYPE_SRC 0
### ad_ip_parameter axi_hdmi_dma CONFIG.DMA_TYPE_DEST 1
### ad_ip_parameter axi_hdmi_dma CONFIG.CYCLIC true
### ad_ip_parameter axi_hdmi_dma CONFIG.AXI_SLICE_SRC 0
### ad_ip_parameter axi_hdmi_dma CONFIG.AXI_SLICE_DEST 0
### ad_ip_parameter axi_hdmi_dma CONFIG.DMA_2D_TRANSFER true
### ad_ip_parameter axi_hdmi_dma CONFIG.DMA_DATA_WIDTH_SRC 64
### ad_ip_instance clk_wiz sys_audio_clkgen
### ad_ip_parameter sys_audio_clkgen CONFIG.CLKOUT1_REQUESTED_OUT_FREQ 12.288
### ad_ip_parameter sys_audio_clkgen CONFIG.USE_LOCKED false
### ad_ip_parameter sys_audio_clkgen CONFIG.USE_RESET true
### ad_ip_parameter sys_audio_clkgen CONFIG.USE_PHASE_ALIGNMENT false
### ad_ip_parameter sys_audio_clkgen CONFIG.RESET_TYPE ACTIVE_LOW
### ad_ip_parameter sys_audio_clkgen CONFIG.PRIM_SOURCE No_buffer
### ad_ip_instance axi_spdif_tx axi_spdif_tx_core
### ad_ip_parameter axi_spdif_tx_core CONFIG.DMA_TYPE 1
### ad_ip_parameter axi_spdif_tx_core CONFIG.S_AXI_ADDRESS_WIDTH 16
### ad_ip_instance axi_i2s_adi axi_i2s_adi
### ad_ip_parameter axi_i2s_adi CONFIG.DMA_TYPE 1
### ad_ip_parameter axi_i2s_adi CONFIG.S_AXI_ADDRESS_WIDTH 16
### ad_ip_instance axi_iic axi_iic_fmc
### ad_connect  sys_cpu_clk sys_ps7/FCLK_CLK0
connect_bd_net -net sys_cpu_clk /sys_ps7/FCLK_CLK0
### ad_connect  sys_200m_clk sys_ps7/FCLK_CLK1
connect_bd_net -net sys_200m_clk /sys_ps7/FCLK_CLK1
### ad_connect  sys_cpu_reset sys_rstgen/peripheral_reset
connect_bd_net -net sys_cpu_reset /sys_rstgen/peripheral_reset
### ad_connect  sys_cpu_resetn sys_rstgen/peripheral_aresetn
connect_bd_net -net sys_cpu_resetn /sys_rstgen/peripheral_aresetn
### ad_connect  sys_cpu_clk sys_rstgen/slowest_sync_clk
connect_bd_net -net /sys_cpu_clk /sys_rstgen/slowest_sync_clk
### ad_connect  sys_rstgen/ext_reset_in sys_ps7/FCLK_RESET0_N
connect_bd_net /sys_rstgen/ext_reset_in /sys_ps7/FCLK_RESET0_N
### ad_connect  sys_200m_reset sys_200m_rstgen/peripheral_reset
connect_bd_net -net sys_200m_reset /sys_200m_rstgen/peripheral_reset
### ad_connect  sys_200m_resetn sys_200m_rstgen/peripheral_aresetn
connect_bd_net -net sys_200m_resetn /sys_200m_rstgen/peripheral_aresetn
### ad_connect  sys_200m_clk sys_200m_rstgen/slowest_sync_clk
connect_bd_net -net /sys_200m_clk /sys_200m_rstgen/slowest_sync_clk
### ad_connect  sys_200m_rstgen/ext_reset_in sys_ps7/FCLK_RESET1_N
connect_bd_net /sys_200m_rstgen/ext_reset_in /sys_ps7/FCLK_RESET1_N
### set sys_cpu_clk           [get_bd_nets sys_cpu_clk]
### set sys_dma_clk           [get_bd_nets sys_200m_clk]
### set sys_iodelay_clk       [get_bd_nets sys_200m_clk]
### set sys_cpu_reset         [get_bd_nets sys_cpu_reset]
### set sys_cpu_resetn        [get_bd_nets sys_cpu_resetn]
### set sys_dma_reset         [get_bd_nets sys_200m_reset]
### set sys_dma_resetn        [get_bd_nets sys_200m_resetn]
### set sys_iodelay_reset     [get_bd_nets sys_200m_reset]
### set sys_iodelay_resetn    [get_bd_nets sys_200m_resetn]
### ad_connect  ddr           sys_ps7/DDR
connect_bd_intf_net /ddr /sys_ps7/DDR
### ad_connect  gpio_i        sys_ps7/GPIO_I
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/GPIO_I> is being overridden by the user with net <gpio_i_1>. This pin will not be connected as a part of interface connection <GPIO_0>.
connect_bd_net /gpio_i /sys_ps7/GPIO_I
### ad_connect  gpio_o        sys_ps7/GPIO_O
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/GPIO_O> is being overridden by the user with net <sys_ps7_GPIO_O>. This pin will not be connected as a part of interface connection <GPIO_0>.
connect_bd_net /gpio_o /sys_ps7/GPIO_O
### ad_connect  gpio_t        sys_ps7/GPIO_T
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/GPIO_T> is being overridden by the user with net <sys_ps7_GPIO_T>. This pin will not be connected as a part of interface connection <GPIO_0>.
connect_bd_net /gpio_t /sys_ps7/GPIO_T
### ad_connect  fixed_io      sys_ps7/FIXED_IO
connect_bd_intf_net /fixed_io /sys_ps7/FIXED_IO
### ad_connect  iic_fmc       axi_iic_fmc/iic
connect_bd_intf_net /iic_fmc /axi_iic_fmc/IIC
### ad_connect  sys_200m_clk  axi_hdmi_clkgen/clk
connect_bd_net -net /sys_200m_clk /axi_hdmi_clkgen/clk
### ad_connect  axi_iic_main/IIC sys_i2c_mixer/upstream
connect_bd_intf_net /axi_iic_main/IIC /sys_i2c_mixer/upstream
### ad_connect  iic_mux_scl_i   sys_i2c_mixer/downstream_scl_i
connect_bd_net /iic_mux_scl_i /sys_i2c_mixer/downstream_scl_I
### ad_connect  iic_mux_scl_o   sys_i2c_mixer/downstream_scl_o
connect_bd_net /iic_mux_scl_o /sys_i2c_mixer/downstream_scl_O
### ad_connect  iic_mux_scl_t   sys_i2c_mixer/downstream_scl_t
connect_bd_net /iic_mux_scl_t /sys_i2c_mixer/downstream_scl_T
### ad_connect  iic_mux_sda_i   sys_i2c_mixer/downstream_sda_i
connect_bd_net /iic_mux_sda_i /sys_i2c_mixer/downstream_sda_I
### ad_connect  iic_mux_sda_o   sys_i2c_mixer/downstream_sda_o
connect_bd_net /iic_mux_sda_o /sys_i2c_mixer/downstream_sda_O
### ad_connect  iic_mux_sda_t   sys_i2c_mixer/downstream_sda_t
connect_bd_net /iic_mux_sda_t /sys_i2c_mixer/downstream_sda_T
### ad_connect  sys_logic_inv/Res sys_ps7/USB0_VBUS_PWRFAULT
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/USB0_VBUS_PWRFAULT> is being overridden by the user with net <sys_logic_inv_Res>. This pin will not be connected as a part of interface connection <USBIND_0>.
connect_bd_net /sys_logic_inv/Res /sys_ps7/USB0_VBUS_PWRFAULT
### ad_connect  otg_vbusoc  sys_logic_inv/Op1
connect_bd_net /otg_vbusoc /sys_logic_inv/Op1
### ad_connect  spi0_csn_2_o sys_ps7/SPI0_SS2_O
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI0_SS2_O> is being overridden by the user with net <sys_ps7_SPI0_SS2_O>. This pin will not be connected as a part of interface connection <SPI_0>.
connect_bd_net /spi0_csn_2_o /sys_ps7/SPI0_SS2_O
### ad_connect  spi0_csn_1_o sys_ps7/SPI0_SS1_O
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI0_SS1_O> is being overridden by the user with net <sys_ps7_SPI0_SS1_O>. This pin will not be connected as a part of interface connection <SPI_0>.
connect_bd_net /spi0_csn_1_o /sys_ps7/SPI0_SS1_O
### ad_connect  spi0_csn_0_o sys_ps7/SPI0_SS_O
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI0_SS_O> is being overridden by the user with net <sys_ps7_SPI0_SS_O>. This pin will not be connected as a part of interface connection <SPI_0>.
connect_bd_net /spi0_csn_0_o /sys_ps7/SPI0_SS_O
### ad_connect  spi0_csn_i sys_ps7/SPI0_SS_I
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI0_SS_I> is being overridden by the user with net <spi0_csn_i_1>. This pin will not be connected as a part of interface connection <SPI_0>.
connect_bd_net /spi0_csn_i /sys_ps7/SPI0_SS_I
### ad_connect  spi0_clk_i sys_ps7/SPI0_SCLK_I
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI0_SCLK_I> is being overridden by the user with net <spi0_clk_i_1>. This pin will not be connected as a part of interface connection <SPI_0>.
connect_bd_net /spi0_clk_i /sys_ps7/SPI0_SCLK_I
### ad_connect  spi0_clk_o sys_ps7/SPI0_SCLK_O
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI0_SCLK_O> is being overridden by the user with net <sys_ps7_SPI0_SCLK_O>. This pin will not be connected as a part of interface connection <SPI_0>.
connect_bd_net /spi0_clk_o /sys_ps7/SPI0_SCLK_O
### ad_connect  spi0_sdo_i sys_ps7/SPI0_MOSI_I
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI0_MOSI_I> is being overridden by the user with net <spi0_sdo_i_1>. This pin will not be connected as a part of interface connection <SPI_0>.
connect_bd_net /spi0_sdo_i /sys_ps7/SPI0_MOSI_I
### ad_connect  spi0_sdo_o sys_ps7/SPI0_MOSI_O
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI0_MOSI_O> is being overridden by the user with net <sys_ps7_SPI0_MOSI_O>. This pin will not be connected as a part of interface connection <SPI_0>.
connect_bd_net /spi0_sdo_o /sys_ps7/SPI0_MOSI_O
### ad_connect  spi0_sdi_i sys_ps7/SPI0_MISO_I
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI0_MISO_I> is being overridden by the user with net <spi0_sdi_i_1>. This pin will not be connected as a part of interface connection <SPI_0>.
connect_bd_net /spi0_sdi_i /sys_ps7/SPI0_MISO_I
### ad_connect  spi1_csn_2_o sys_ps7/SPI1_SS2_O
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI1_SS2_O> is being overridden by the user with net <sys_ps7_SPI1_SS2_O>. This pin will not be connected as a part of interface connection <SPI_1>.
connect_bd_net /spi1_csn_2_o /sys_ps7/SPI1_SS2_O
### ad_connect  spi1_csn_1_o sys_ps7/SPI1_SS1_O
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI1_SS1_O> is being overridden by the user with net <sys_ps7_SPI1_SS1_O>. This pin will not be connected as a part of interface connection <SPI_1>.
connect_bd_net /spi1_csn_1_o /sys_ps7/SPI1_SS1_O
### ad_connect  spi1_csn_0_o sys_ps7/SPI1_SS_O
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI1_SS_O> is being overridden by the user with net <sys_ps7_SPI1_SS_O>. This pin will not be connected as a part of interface connection <SPI_1>.
connect_bd_net /spi1_csn_0_o /sys_ps7/SPI1_SS_O
### ad_connect  spi1_csn_i sys_ps7/SPI1_SS_I
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI1_SS_I> is being overridden by the user with net <spi1_csn_i_1>. This pin will not be connected as a part of interface connection <SPI_1>.
connect_bd_net /spi1_csn_i /sys_ps7/SPI1_SS_I
### ad_connect  spi1_clk_i sys_ps7/SPI1_SCLK_I
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI1_SCLK_I> is being overridden by the user with net <spi1_clk_i_1>. This pin will not be connected as a part of interface connection <SPI_1>.
connect_bd_net /spi1_clk_i /sys_ps7/SPI1_SCLK_I
### ad_connect  spi1_clk_o sys_ps7/SPI1_SCLK_O
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI1_SCLK_O> is being overridden by the user with net <sys_ps7_SPI1_SCLK_O>. This pin will not be connected as a part of interface connection <SPI_1>.
connect_bd_net /spi1_clk_o /sys_ps7/SPI1_SCLK_O
### ad_connect  spi1_sdo_i sys_ps7/SPI1_MOSI_I
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI1_MOSI_I> is being overridden by the user with net <spi1_sdo_i_1>. This pin will not be connected as a part of interface connection <SPI_1>.
connect_bd_net /spi1_sdo_i /sys_ps7/SPI1_MOSI_I
### ad_connect  spi1_sdo_o sys_ps7/SPI1_MOSI_O
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI1_MOSI_O> is being overridden by the user with net <sys_ps7_SPI1_MOSI_O>. This pin will not be connected as a part of interface connection <SPI_1>.
connect_bd_net /spi1_sdo_o /sys_ps7/SPI1_MOSI_O
### ad_connect  spi1_sdi_i sys_ps7/SPI1_MISO_I
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI1_MISO_I> is being overridden by the user with net <spi1_sdi_i_1>. This pin will not be connected as a part of interface connection <SPI_1>.
connect_bd_net /spi1_sdi_i /sys_ps7/SPI1_MISO_I
### ad_connect  sys_cpu_clk axi_hdmi_core/vdma_clk
connect_bd_net -net /sys_cpu_clk /axi_hdmi_core/vdma_clk
### ad_connect  axi_hdmi_core/reference_clk axi_hdmi_clkgen/clk_0
connect_bd_net /axi_hdmi_core/reference_clk /axi_hdmi_clkgen/clk_0
### ad_connect  axi_hdmi_core/hdmi_out_clk hdmi_out_clk
connect_bd_net /axi_hdmi_core/hdmi_out_clk /hdmi_out_clk
### ad_connect  axi_hdmi_core/hdmi_16_hsync hdmi_hsync
connect_bd_net /axi_hdmi_core/hdmi_16_hsync /hdmi_hsync
### ad_connect  axi_hdmi_core/hdmi_16_vsync hdmi_vsync
connect_bd_net /axi_hdmi_core/hdmi_16_vsync /hdmi_vsync
### ad_connect  axi_hdmi_core/hdmi_16_data_e hdmi_data_e
connect_bd_net /axi_hdmi_core/hdmi_16_data_e /hdmi_data_e
### ad_connect  axi_hdmi_core/hdmi_16_data hdmi_data
connect_bd_net /axi_hdmi_core/hdmi_16_data /hdmi_data
### ad_connect  axi_hdmi_dma/m_axis axi_hdmi_core/s_axis
connect_bd_intf_net /axi_hdmi_dma/m_axis /axi_hdmi_core/s_axis
### ad_connect sys_cpu_resetn axi_hdmi_dma/s_axi_aresetn
connect_bd_net -net /sys_cpu_resetn /axi_hdmi_dma/s_axi_aresetn
### ad_connect sys_cpu_resetn axi_hdmi_dma/m_src_axi_aresetn
connect_bd_net -net /sys_cpu_resetn /axi_hdmi_dma/m_src_axi_aresetn
### ad_connect  sys_cpu_clk axi_hdmi_dma/s_axi_aclk
connect_bd_net -net /sys_cpu_clk /axi_hdmi_dma/s_axi_aclk
### ad_connect  sys_cpu_clk axi_hdmi_dma/m_src_axi_aclk
connect_bd_net -net /sys_cpu_clk /axi_hdmi_dma/m_src_axi_aclk
### ad_connect  sys_cpu_clk axi_hdmi_dma/m_axis_aclk
connect_bd_net -net /sys_cpu_clk /axi_hdmi_dma/m_axis_aclk
### ad_connect  sys_cpu_clk   axi_spdif_tx_core/DMA_REQ_ACLK
connect_bd_net -net /sys_cpu_clk /axi_spdif_tx_core/dma_req_aclk
### ad_connect  sys_cpu_clk   sys_ps7/DMA0_ACLK
connect_bd_net -net /sys_cpu_clk /sys_ps7/DMA0_ACLK
### ad_connect  sys_ps7/DMA0_REQ  axi_spdif_tx_core/DMA_REQ
connect_bd_intf_net /sys_ps7/DMA0_REQ /axi_spdif_tx_core/dma_req
### ad_connect  sys_ps7/DMA0_ACK  axi_spdif_tx_core/DMA_ACK
connect_bd_intf_net /sys_ps7/DMA0_ACK /axi_spdif_tx_core/dma_ack
### ad_connect  sys_cpu_resetn    axi_spdif_tx_core/DMA_REQ_RSTN
connect_bd_net -net /sys_cpu_resetn /axi_spdif_tx_core/dma_req_rstn
### ad_connect  sys_200m_clk      sys_audio_clkgen/clk_in1
connect_bd_net -net /sys_200m_clk /sys_audio_clkgen/clk_in1
### ad_connect  sys_cpu_resetn    sys_audio_clkgen/resetn
connect_bd_net -net /sys_cpu_resetn /sys_audio_clkgen/resetn
### ad_connect  sys_audio_clkgen/clk_out1 axi_spdif_tx_core/spdif_data_clk
connect_bd_net /sys_audio_clkgen/clk_out1 /axi_spdif_tx_core/spdif_data_clk
### ad_connect  spdif             axi_spdif_tx_core/spdif_tx_o
connect_bd_net /spdif /axi_spdif_tx_core/spdif_tx_o
### ad_connect  sys_cpu_clk axi_i2s_adi/DMA_REQ_RX_ACLK
connect_bd_net -net /sys_cpu_clk /axi_i2s_adi/dma_req_rx_aclk
### ad_connect  sys_cpu_clk axi_i2s_adi/DMA_REQ_TX_ACLK
connect_bd_net -net /sys_cpu_clk /axi_i2s_adi/dma_req_tx_aclk
### ad_connect  sys_cpu_clk sys_ps7/DMA1_ACLK
connect_bd_net -net /sys_cpu_clk /sys_ps7/DMA1_ACLK
### ad_connect  sys_cpu_clk sys_ps7/DMA2_ACLK
connect_bd_net -net /sys_cpu_clk /sys_ps7/DMA2_ACLK
### ad_connect  sys_audio_clkgen/clk_out1   i2s_mclk
connect_bd_net /sys_audio_clkgen/clk_out1 /i2s_mclk
### ad_connect  sys_audio_clkgen/clk_out1   axi_i2s_adi/DATA_CLK_I
connect_bd_net /sys_audio_clkgen/clk_out1 /axi_i2s_adi/data_clk_i
### ad_connect  i2s axi_i2s_adi/I2S
connect_bd_intf_net /i2s /axi_i2s_adi/i2s
### ad_connect  sys_ps7/DMA1_REQ   axi_i2s_adi/DMA_REQ_TX
connect_bd_intf_net /sys_ps7/DMA1_REQ /axi_i2s_adi/dma_req_tx
### ad_connect  sys_ps7/DMA1_ACK   axi_i2s_adi/DMA_ACK_TX
connect_bd_intf_net /sys_ps7/DMA1_ACK /axi_i2s_adi/dma_ack_tx
### ad_connect  sys_cpu_resetn     axi_i2s_adi/DMA_REQ_TX_RSTN
connect_bd_net -net /sys_cpu_resetn /axi_i2s_adi/dma_req_tx_rstn
### ad_connect  sys_ps7/DMA2_REQ   axi_i2s_adi/DMA_REQ_RX
connect_bd_intf_net /sys_ps7/DMA2_REQ /axi_i2s_adi/dma_req_rx
### ad_connect  sys_ps7/DMA2_ACK   axi_i2s_adi/DMA_ACK_RX
connect_bd_intf_net /sys_ps7/DMA2_ACK /axi_i2s_adi/dma_ack_rx
### ad_connect  sys_cpu_resetn     axi_i2s_adi/DMA_REQ_RX_RSTN
connect_bd_net -net /sys_cpu_resetn /axi_i2s_adi/dma_req_rx_rstn
### ad_ip_instance axi_sysid axi_sysid_0
### ad_ip_instance sysid_rom rom_sys_0
### ad_connect  axi_sysid_0/rom_addr   	rom_sys_0/rom_addr
connect_bd_net /axi_sysid_0/rom_addr /rom_sys_0/rom_addr
### ad_connect  axi_sysid_0/sys_rom_data   	rom_sys_0/rom_data
connect_bd_net /axi_sysid_0/sys_rom_data /rom_sys_0/rom_data
### ad_connect  sys_cpu_clk                 rom_sys_0/clk
connect_bd_net -net /sys_cpu_clk /rom_sys_0/clk
### ad_connect  sys_concat_intc/dout  sys_ps7/IRQ_F2P
connect_bd_net /sys_concat_intc/dout /sys_ps7/IRQ_F2P
### ad_connect  sys_concat_intc/In15  axi_hdmi_dma/irq
connect_bd_net /sys_concat_intc/In15 /axi_hdmi_dma/irq
### ad_connect  sys_concat_intc/In14  axi_iic_main/iic2intc_irpt
connect_bd_net /sys_concat_intc/In14 /axi_iic_main/iic2intc_irpt
### ad_connect  sys_concat_intc/In13  GND
connect_bd_net /GND_1/dout /sys_concat_intc/In13
### ad_connect  sys_concat_intc/In12  GND
connect_bd_net /GND_1/dout /sys_concat_intc/In12
### ad_connect  sys_concat_intc/In11  axi_iic_fmc/iic2intc_irpt
connect_bd_net /sys_concat_intc/In11 /axi_iic_fmc/iic2intc_irpt
### ad_connect  sys_concat_intc/In10  GND
connect_bd_net /GND_1/dout /sys_concat_intc/In10
### ad_connect  sys_concat_intc/In9   GND
connect_bd_net /GND_1/dout /sys_concat_intc/In9
### ad_connect  sys_concat_intc/In8   GND
connect_bd_net /GND_1/dout /sys_concat_intc/In8
### ad_connect  sys_concat_intc/In7   GND
connect_bd_net /GND_1/dout /sys_concat_intc/In7
### ad_connect  sys_concat_intc/In6   GND
connect_bd_net /GND_1/dout /sys_concat_intc/In6
### ad_connect  sys_concat_intc/In5   GND
connect_bd_net /GND_1/dout /sys_concat_intc/In5
### ad_connect  sys_concat_intc/In4   GND
connect_bd_net /GND_1/dout /sys_concat_intc/In4
### ad_connect  sys_concat_intc/In3   GND
connect_bd_net /GND_1/dout /sys_concat_intc/In3
### ad_connect  sys_concat_intc/In2   GND
connect_bd_net /GND_1/dout /sys_concat_intc/In2
### ad_connect  sys_concat_intc/In1   GND
connect_bd_net /GND_1/dout /sys_concat_intc/In1
### ad_connect  sys_concat_intc/In0   GND
connect_bd_net /GND_1/dout /sys_concat_intc/In0
### ad_cpu_interconnect 0x41600000 axi_iic_main
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/ACLK
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/S00_ACLK
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/ARESETN
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/S00_ARESETN
connect_bd_net -net /sys_cpu_clk /sys_ps7/M_AXI_GP0_ACLK
connect_bd_intf_net /axi_cpu_interconnect/S00_AXI /sys_ps7/M_AXI_GP0
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M00_ACLK
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M00_ARESETN
connect_bd_net -net /sys_cpu_clk /axi_iic_main/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_iic_main/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M00_AXI /axi_iic_main/S_AXI
### ad_cpu_interconnect 0x45000000 axi_sysid_0
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M01_ACLK
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M01_ARESETN
connect_bd_net -net /sys_cpu_clk /axi_sysid_0/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_sysid_0/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M01_AXI /axi_sysid_0/s_axi
### ad_cpu_interconnect 0x79000000 axi_hdmi_clkgen
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M02_ACLK
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M02_ARESETN
connect_bd_net -net /sys_cpu_clk /axi_hdmi_clkgen/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_hdmi_clkgen/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M02_AXI /axi_hdmi_clkgen/s_axi
### ad_cpu_interconnect 0x43000000 axi_hdmi_dma
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M03_ACLK
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M03_ARESETN
connect_bd_intf_net /axi_cpu_interconnect/M03_AXI /axi_hdmi_dma/s_axi
### ad_cpu_interconnect 0x70e00000 axi_hdmi_core
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M04_ACLK
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M04_ARESETN
connect_bd_net -net /sys_cpu_clk /axi_hdmi_core/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_hdmi_core/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M04_AXI /axi_hdmi_core/s_axi
### ad_cpu_interconnect 0x75c00000 axi_spdif_tx_core
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M05_ACLK
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M05_ARESETN
connect_bd_net -net /sys_cpu_clk /axi_spdif_tx_core/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_spdif_tx_core/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M05_AXI /axi_spdif_tx_core/s_axi
### ad_cpu_interconnect 0x77600000 axi_i2s_adi
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M06_ACLK
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M06_ARESETN
connect_bd_net -net /sys_cpu_clk /axi_i2s_adi/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_i2s_adi/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M06_AXI /axi_i2s_adi/s_axi
### ad_cpu_interconnect 0x41620000 axi_iic_fmc
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M07_ACLK
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M07_ARESETN
connect_bd_net -net /sys_cpu_clk /axi_iic_fmc/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_iic_fmc/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M07_AXI /axi_iic_fmc/S_AXI
### ad_mem_hp0_interconnect sys_cpu_clk sys_ps7/S_AXI_HP0
connect_bd_net -net /sys_cpu_resetn /axi_hp0_interconnect/aresetn
connect_bd_net -net /sys_cpu_clk /axi_hp0_interconnect/aclk
connect_bd_intf_net /axi_hp0_interconnect/M00_AXI /sys_ps7/S_AXI_HP0
connect_bd_net -net /sys_cpu_clk /sys_ps7/S_AXI_HP0_ACLK
### ad_mem_hp0_interconnect sys_cpu_clk axi_hdmi_dma/m_src_axi
connect_bd_intf_net /axi_hp0_interconnect/S00_AXI /axi_hdmi_dma/m_src_axi
Slave segment '/sys_ps7/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/axi_hdmi_dma/m_src_axi' at <0x0000_0000 [ 512M ]>.
## source ../common/fmcomms2_bd.tcl
### create_bd_port -dir I rx_clk_in_p
### create_bd_port -dir I rx_clk_in_n
### create_bd_port -dir I rx_frame_in_p
### create_bd_port -dir I rx_frame_in_n
### create_bd_port -dir I -from 5 -to 0 rx_data_in_p
### create_bd_port -dir I -from 5 -to 0 rx_data_in_n
### create_bd_port -dir O tx_clk_out_p
### create_bd_port -dir O tx_clk_out_n
### create_bd_port -dir O tx_frame_out_p
### create_bd_port -dir O tx_frame_out_n
### create_bd_port -dir O -from 5 -to 0 tx_data_out_p
### create_bd_port -dir O -from 5 -to 0 tx_data_out_n
### create_bd_port -dir O enable
### create_bd_port -dir O txnrx
### create_bd_port -dir I up_enable
### create_bd_port -dir I up_txnrx
### create_bd_port -dir O tdd_sync_o
### create_bd_port -dir I tdd_sync_i
### create_bd_port -dir O tdd_sync_t
### ad_ip_instance axi_ad9361 axi_ad9361
### ad_ip_parameter axi_ad9361 CONFIG.ID 0
### ad_ip_parameter axi_ad9361 CONFIG.DAC_DDS_TYPE 1
### ad_ip_parameter axi_ad9361 CONFIG.DAC_DDS_CORDIC_DW 14
### ad_connect $sys_iodelay_clk axi_ad9361/delay_clk
connect_bd_net -net /sys_200m_clk /axi_ad9361/delay_clk
### ad_connect axi_ad9361/l_clk axi_ad9361/clk
connect_bd_net /axi_ad9361/l_clk /axi_ad9361/clk
### ad_connect rx_clk_in_p axi_ad9361/rx_clk_in_p
connect_bd_net /rx_clk_in_p /axi_ad9361/rx_clk_in_p
### ad_connect rx_clk_in_n axi_ad9361/rx_clk_in_n
connect_bd_net /rx_clk_in_n /axi_ad9361/rx_clk_in_n
### ad_connect rx_frame_in_p axi_ad9361/rx_frame_in_p
connect_bd_net /rx_frame_in_p /axi_ad9361/rx_frame_in_p
### ad_connect rx_frame_in_n axi_ad9361/rx_frame_in_n
connect_bd_net /rx_frame_in_n /axi_ad9361/rx_frame_in_n
### ad_connect rx_data_in_p axi_ad9361/rx_data_in_p
connect_bd_net /rx_data_in_p /axi_ad9361/rx_data_in_p
### ad_connect rx_data_in_n axi_ad9361/rx_data_in_n
connect_bd_net /rx_data_in_n /axi_ad9361/rx_data_in_n
### ad_connect tx_clk_out_p axi_ad9361/tx_clk_out_p
connect_bd_net /tx_clk_out_p /axi_ad9361/tx_clk_out_p
### ad_connect tx_clk_out_n axi_ad9361/tx_clk_out_n
connect_bd_net /tx_clk_out_n /axi_ad9361/tx_clk_out_n
### ad_connect tx_frame_out_p axi_ad9361/tx_frame_out_p
connect_bd_net /tx_frame_out_p /axi_ad9361/tx_frame_out_p
### ad_connect tx_frame_out_n axi_ad9361/tx_frame_out_n
connect_bd_net /tx_frame_out_n /axi_ad9361/tx_frame_out_n
### ad_connect tx_data_out_p axi_ad9361/tx_data_out_p
connect_bd_net /tx_data_out_p /axi_ad9361/tx_data_out_p
### ad_connect tx_data_out_n axi_ad9361/tx_data_out_n
connect_bd_net /tx_data_out_n /axi_ad9361/tx_data_out_n
### ad_connect enable axi_ad9361/enable
connect_bd_net /enable /axi_ad9361/enable
### ad_connect txnrx axi_ad9361/txnrx
connect_bd_net /txnrx /axi_ad9361/txnrx
### ad_connect up_enable axi_ad9361/up_enable
connect_bd_net /up_enable /axi_ad9361/up_enable
### ad_connect up_txnrx axi_ad9361/up_txnrx
connect_bd_net /up_txnrx /axi_ad9361/up_txnrx
### ad_ip_instance util_tdd_sync util_ad9361_tdd_sync
### ad_ip_parameter util_ad9361_tdd_sync CONFIG.TDD_SYNC_PERIOD 10000000
### ad_connect $sys_cpu_clk util_ad9361_tdd_sync/clk
connect_bd_net -net /sys_cpu_clk /util_ad9361_tdd_sync/clk
### ad_connect $sys_cpu_resetn util_ad9361_tdd_sync/rstn
connect_bd_net -net /sys_cpu_resetn /util_ad9361_tdd_sync/rstn
### ad_connect util_ad9361_tdd_sync/sync_out axi_ad9361/tdd_sync
connect_bd_net /util_ad9361_tdd_sync/sync_out /axi_ad9361/tdd_sync
### ad_connect util_ad9361_tdd_sync/sync_mode axi_ad9361/tdd_sync_cntr
connect_bd_net /util_ad9361_tdd_sync/sync_mode /axi_ad9361/tdd_sync_cntr
### ad_connect tdd_sync_t axi_ad9361/tdd_sync_cntr
connect_bd_net /tdd_sync_t /axi_ad9361/tdd_sync_cntr
### ad_connect tdd_sync_o util_ad9361_tdd_sync/sync_out
connect_bd_net /tdd_sync_o /util_ad9361_tdd_sync/sync_out
### ad_connect tdd_sync_i util_ad9361_tdd_sync/sync_in
connect_bd_net /tdd_sync_i /util_ad9361_tdd_sync/sync_in
### ad_ip_instance xlconcat util_ad9361_divclk_sel_concat
WARNING: [BD 41-1753] The name 'util_ad9361_divclk_sel_concat' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
### ad_ip_parameter util_ad9361_divclk_sel_concat CONFIG.NUM_PORTS 2
### ad_connect axi_ad9361/adc_r1_mode util_ad9361_divclk_sel_concat/In0
connect_bd_net /axi_ad9361/adc_r1_mode /util_ad9361_divclk_sel_concat/In0
### ad_connect axi_ad9361/dac_r1_mode util_ad9361_divclk_sel_concat/In1
connect_bd_net /axi_ad9361/dac_r1_mode /util_ad9361_divclk_sel_concat/In1
### ad_ip_instance util_reduced_logic util_ad9361_divclk_sel
### ad_ip_parameter util_ad9361_divclk_sel CONFIG.C_SIZE 2
### ad_connect util_ad9361_divclk_sel_concat/dout util_ad9361_divclk_sel/Op1
connect_bd_net /util_ad9361_divclk_sel_concat/dout /util_ad9361_divclk_sel/Op1
### ad_ip_instance util_clkdiv util_ad9361_divclk
### ad_connect util_ad9361_divclk_sel/Res util_ad9361_divclk/clk_sel
connect_bd_net /util_ad9361_divclk_sel/Res /util_ad9361_divclk/clk_sel
### ad_connect axi_ad9361/l_clk util_ad9361_divclk/clk
connect_bd_net /axi_ad9361/l_clk /util_ad9361_divclk/clk
### ad_ip_instance proc_sys_reset util_ad9361_divclk_reset
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
### ad_connect sys_rstgen/peripheral_aresetn util_ad9361_divclk_reset/ext_reset_in
connect_bd_net /sys_rstgen/peripheral_aresetn /util_ad9361_divclk_reset/ext_reset_in
### ad_connect util_ad9361_divclk/clk_out util_ad9361_divclk_reset/slowest_sync_clk
connect_bd_net /util_ad9361_divclk/clk_out /util_ad9361_divclk_reset/slowest_sync_clk
### ad_ip_instance util_wfifo util_ad9361_adc_fifo
### ad_ip_parameter util_ad9361_adc_fifo CONFIG.NUM_OF_CHANNELS 4
### ad_ip_parameter util_ad9361_adc_fifo CONFIG.DIN_ADDRESS_WIDTH 4
### ad_ip_parameter util_ad9361_adc_fifo CONFIG.DIN_DATA_WIDTH 16
### ad_ip_parameter util_ad9361_adc_fifo CONFIG.DOUT_DATA_WIDTH 16
### ad_connect axi_ad9361/l_clk util_ad9361_adc_fifo/din_clk
connect_bd_net /axi_ad9361/l_clk /util_ad9361_adc_fifo/din_clk
### ad_connect axi_ad9361/rst util_ad9361_adc_fifo/din_rst
connect_bd_net /axi_ad9361/rst /util_ad9361_adc_fifo/din_rst
### ad_connect util_ad9361_divclk/clk_out util_ad9361_adc_fifo/dout_clk
connect_bd_net /util_ad9361_divclk/clk_out /util_ad9361_adc_fifo/dout_clk
### ad_connect util_ad9361_divclk_reset/peripheral_aresetn util_ad9361_adc_fifo/dout_rstn
connect_bd_net /util_ad9361_divclk_reset/peripheral_aresetn /util_ad9361_adc_fifo/dout_rstn
### ad_connect axi_ad9361/adc_enable_i0 util_ad9361_adc_fifo/din_enable_0
connect_bd_net /axi_ad9361/adc_enable_i0 /util_ad9361_adc_fifo/din_enable_0
### ad_connect axi_ad9361/adc_valid_i0 util_ad9361_adc_fifo/din_valid_0
connect_bd_net /axi_ad9361/adc_valid_i0 /util_ad9361_adc_fifo/din_valid_0
### ad_connect axi_ad9361/adc_data_i0 util_ad9361_adc_fifo/din_data_0
connect_bd_net /axi_ad9361/adc_data_i0 /util_ad9361_adc_fifo/din_data_0
### ad_connect axi_ad9361/adc_enable_q0 util_ad9361_adc_fifo/din_enable_1
connect_bd_net /axi_ad9361/adc_enable_q0 /util_ad9361_adc_fifo/din_enable_1
### ad_connect axi_ad9361/adc_valid_q0 util_ad9361_adc_fifo/din_valid_1
connect_bd_net /axi_ad9361/adc_valid_q0 /util_ad9361_adc_fifo/din_valid_1
### ad_connect axi_ad9361/adc_data_q0 util_ad9361_adc_fifo/din_data_1
connect_bd_net /axi_ad9361/adc_data_q0 /util_ad9361_adc_fifo/din_data_1
### ad_connect axi_ad9361/adc_enable_i1 util_ad9361_adc_fifo/din_enable_2
connect_bd_net /axi_ad9361/adc_enable_i1 /util_ad9361_adc_fifo/din_enable_2
### ad_connect axi_ad9361/adc_valid_i1 util_ad9361_adc_fifo/din_valid_2
connect_bd_net /axi_ad9361/adc_valid_i1 /util_ad9361_adc_fifo/din_valid_2
### ad_connect axi_ad9361/adc_data_i1 util_ad9361_adc_fifo/din_data_2
connect_bd_net /axi_ad9361/adc_data_i1 /util_ad9361_adc_fifo/din_data_2
### ad_connect axi_ad9361/adc_enable_q1 util_ad9361_adc_fifo/din_enable_3
connect_bd_net /axi_ad9361/adc_enable_q1 /util_ad9361_adc_fifo/din_enable_3
### ad_connect axi_ad9361/adc_valid_q1 util_ad9361_adc_fifo/din_valid_3
connect_bd_net /axi_ad9361/adc_valid_q1 /util_ad9361_adc_fifo/din_valid_3
### ad_connect axi_ad9361/adc_data_q1 util_ad9361_adc_fifo/din_data_3
connect_bd_net /axi_ad9361/adc_data_q1 /util_ad9361_adc_fifo/din_data_3
### ad_connect util_ad9361_adc_fifo/din_ovf axi_ad9361/adc_dovf
connect_bd_net /util_ad9361_adc_fifo/din_ovf /axi_ad9361/adc_dovf
### ad_ip_instance util_cpack2 util_ad9361_adc_pack { \
###   NUM_OF_CHANNELS 4 \
###   SAMPLE_DATA_WIDTH 16 \
### }
### ad_connect util_ad9361_divclk/clk_out util_ad9361_adc_pack/clk
connect_bd_net /util_ad9361_divclk/clk_out /util_ad9361_adc_pack/clk
### ad_connect util_ad9361_divclk_reset/peripheral_reset util_ad9361_adc_pack/reset
connect_bd_net /util_ad9361_divclk_reset/peripheral_reset /util_ad9361_adc_pack/reset
### ad_connect util_ad9361_adc_fifo/dout_valid_0 util_ad9361_adc_pack/fifo_wr_en
connect_bd_net /util_ad9361_adc_fifo/dout_valid_0 /util_ad9361_adc_pack/fifo_wr_en
### ad_connect util_ad9361_adc_pack/fifo_wr_overflow util_ad9361_adc_fifo/dout_ovf
connect_bd_net /util_ad9361_adc_pack/fifo_wr_overflow /util_ad9361_adc_fifo/dout_ovf
### for {set i 0} {$i < 4} {incr i} {
###   ad_connect util_ad9361_adc_fifo/dout_enable_$i util_ad9361_adc_pack/enable_$i
###   ad_connect util_ad9361_adc_fifo/dout_data_$i util_ad9361_adc_pack/fifo_wr_data_$i
### }
connect_bd_net /util_ad9361_adc_fifo/dout_enable_0 /util_ad9361_adc_pack/enable_0
connect_bd_net /util_ad9361_adc_fifo/dout_data_0 /util_ad9361_adc_pack/fifo_wr_data_0
connect_bd_net /util_ad9361_adc_fifo/dout_enable_1 /util_ad9361_adc_pack/enable_1
connect_bd_net /util_ad9361_adc_fifo/dout_data_1 /util_ad9361_adc_pack/fifo_wr_data_1
connect_bd_net /util_ad9361_adc_fifo/dout_enable_2 /util_ad9361_adc_pack/enable_2
connect_bd_net /util_ad9361_adc_fifo/dout_data_2 /util_ad9361_adc_pack/fifo_wr_data_2
connect_bd_net /util_ad9361_adc_fifo/dout_enable_3 /util_ad9361_adc_pack/enable_3
connect_bd_net /util_ad9361_adc_fifo/dout_data_3 /util_ad9361_adc_pack/fifo_wr_data_3
### ad_ip_instance axi_dmac axi_ad9361_adc_dma
### ad_ip_parameter axi_ad9361_adc_dma CONFIG.DMA_TYPE_SRC 2
### ad_ip_parameter axi_ad9361_adc_dma CONFIG.DMA_TYPE_DEST 0
### ad_ip_parameter axi_ad9361_adc_dma CONFIG.CYCLIC 0
### ad_ip_parameter axi_ad9361_adc_dma CONFIG.SYNC_TRANSFER_START 1
### ad_ip_parameter axi_ad9361_adc_dma CONFIG.AXI_SLICE_SRC 0
### ad_ip_parameter axi_ad9361_adc_dma CONFIG.AXI_SLICE_DEST 0
### ad_ip_parameter axi_ad9361_adc_dma CONFIG.DMA_2D_TRANSFER 0
### ad_ip_parameter axi_ad9361_adc_dma CONFIG.DMA_DATA_WIDTH_SRC 64
### ad_connect util_ad9361_divclk/clk_out axi_ad9361_adc_dma/fifo_wr_clk
connect_bd_net /util_ad9361_divclk/clk_out /axi_ad9361_adc_dma/fifo_wr_clk
### ad_connect util_ad9361_adc_pack/packed_fifo_wr axi_ad9361_adc_dma/fifo_wr
connect_bd_intf_net /util_ad9361_adc_pack/packed_fifo_wr /axi_ad9361_adc_dma/fifo_wr
### ad_connect $sys_cpu_resetn axi_ad9361_adc_dma/m_dest_axi_aresetn
connect_bd_net -net /sys_cpu_resetn /axi_ad9361_adc_dma/m_dest_axi_aresetn
### ad_ip_instance util_rfifo axi_ad9361_dac_fifo
### ad_ip_parameter axi_ad9361_dac_fifo CONFIG.DIN_DATA_WIDTH 16
### ad_ip_parameter axi_ad9361_dac_fifo CONFIG.DOUT_DATA_WIDTH 16
### ad_ip_parameter axi_ad9361_dac_fifo CONFIG.DIN_ADDRESS_WIDTH 4
### ad_connect axi_ad9361/l_clk axi_ad9361_dac_fifo/dout_clk
connect_bd_net /axi_ad9361/l_clk /axi_ad9361_dac_fifo/dout_clk
### ad_connect axi_ad9361/rst axi_ad9361_dac_fifo/dout_rst
connect_bd_net /axi_ad9361/rst /axi_ad9361_dac_fifo/dout_rst
### ad_connect util_ad9361_divclk/clk_out axi_ad9361_dac_fifo/din_clk
connect_bd_net /util_ad9361_divclk/clk_out /axi_ad9361_dac_fifo/din_clk
### ad_connect util_ad9361_divclk_reset/peripheral_aresetn axi_ad9361_dac_fifo/din_rstn
connect_bd_net /util_ad9361_divclk_reset/peripheral_aresetn /axi_ad9361_dac_fifo/din_rstn
### ad_connect axi_ad9361_dac_fifo/dout_enable_0 axi_ad9361/dac_enable_i0
connect_bd_net /axi_ad9361_dac_fifo/dout_enable_0 /axi_ad9361/dac_enable_i0
### ad_connect axi_ad9361_dac_fifo/dout_valid_0 axi_ad9361/dac_valid_i0
connect_bd_net /axi_ad9361_dac_fifo/dout_valid_0 /axi_ad9361/dac_valid_i0
### ad_connect axi_ad9361_dac_fifo/dout_data_0 axi_ad9361/dac_data_i0
connect_bd_net /axi_ad9361_dac_fifo/dout_data_0 /axi_ad9361/dac_data_i0
### ad_connect axi_ad9361_dac_fifo/dout_enable_1 axi_ad9361/dac_enable_q0
connect_bd_net /axi_ad9361_dac_fifo/dout_enable_1 /axi_ad9361/dac_enable_q0
### ad_connect axi_ad9361_dac_fifo/dout_valid_1 axi_ad9361/dac_valid_q0
connect_bd_net /axi_ad9361_dac_fifo/dout_valid_1 /axi_ad9361/dac_valid_q0
### ad_connect axi_ad9361_dac_fifo/dout_data_1 axi_ad9361/dac_data_q0
connect_bd_net /axi_ad9361_dac_fifo/dout_data_1 /axi_ad9361/dac_data_q0
### ad_connect axi_ad9361_dac_fifo/dout_enable_2 axi_ad9361/dac_enable_i1
connect_bd_net /axi_ad9361_dac_fifo/dout_enable_2 /axi_ad9361/dac_enable_i1
### ad_connect axi_ad9361_dac_fifo/dout_valid_2 axi_ad9361/dac_valid_i1
connect_bd_net /axi_ad9361_dac_fifo/dout_valid_2 /axi_ad9361/dac_valid_i1
### ad_connect axi_ad9361_dac_fifo/dout_data_2 axi_ad9361/dac_data_i1
connect_bd_net /axi_ad9361_dac_fifo/dout_data_2 /axi_ad9361/dac_data_i1
### ad_connect axi_ad9361_dac_fifo/dout_enable_3 axi_ad9361/dac_enable_q1
connect_bd_net /axi_ad9361_dac_fifo/dout_enable_3 /axi_ad9361/dac_enable_q1
### ad_connect axi_ad9361_dac_fifo/dout_valid_3 axi_ad9361/dac_valid_q1
connect_bd_net /axi_ad9361_dac_fifo/dout_valid_3 /axi_ad9361/dac_valid_q1
### ad_connect axi_ad9361_dac_fifo/dout_data_3 axi_ad9361/dac_data_q1
connect_bd_net /axi_ad9361_dac_fifo/dout_data_3 /axi_ad9361/dac_data_q1
### ad_connect axi_ad9361_dac_fifo/dout_unf axi_ad9361/dac_dunf
connect_bd_net /axi_ad9361_dac_fifo/dout_unf /axi_ad9361/dac_dunf
### ad_ip_instance util_upack2 util_ad9361_dac_upack { \
###   NUM_OF_CHANNELS 4 \
###   SAMPLE_DATA_WIDTH 16 \
### }
### ad_connect util_ad9361_divclk/clk_out util_ad9361_dac_upack/clk
connect_bd_net /util_ad9361_divclk/clk_out /util_ad9361_dac_upack/clk
### ad_connect util_ad9361_divclk_reset/peripheral_reset util_ad9361_dac_upack/reset
connect_bd_net /util_ad9361_divclk_reset/peripheral_reset /util_ad9361_dac_upack/reset
### ad_connect util_ad9361_dac_upack/fifo_rd_en axi_ad9361_dac_fifo/din_valid_0
connect_bd_net /util_ad9361_dac_upack/fifo_rd_en /axi_ad9361_dac_fifo/din_valid_0
### ad_connect util_ad9361_dac_upack/fifo_rd_underflow axi_ad9361_dac_fifo/din_unf
connect_bd_net /util_ad9361_dac_upack/fifo_rd_underflow /axi_ad9361_dac_fifo/din_unf
### for {set i 0} {$i < 4} {incr i} {
###   ad_connect util_ad9361_dac_upack/enable_$i axi_ad9361_dac_fifo/din_enable_$i
###   ad_connect util_ad9361_dac_upack/fifo_rd_valid axi_ad9361_dac_fifo/din_valid_in_$i
###   ad_connect util_ad9361_dac_upack/fifo_rd_data_$i axi_ad9361_dac_fifo/din_data_$i
### }
connect_bd_net /util_ad9361_dac_upack/enable_0 /axi_ad9361_dac_fifo/din_enable_0
connect_bd_net /util_ad9361_dac_upack/fifo_rd_valid /axi_ad9361_dac_fifo/din_valid_in_0
connect_bd_net /util_ad9361_dac_upack/fifo_rd_data_0 /axi_ad9361_dac_fifo/din_data_0
connect_bd_net /util_ad9361_dac_upack/enable_1 /axi_ad9361_dac_fifo/din_enable_1
connect_bd_net /util_ad9361_dac_upack/fifo_rd_valid /axi_ad9361_dac_fifo/din_valid_in_1
connect_bd_net /util_ad9361_dac_upack/fifo_rd_data_1 /axi_ad9361_dac_fifo/din_data_1
connect_bd_net /util_ad9361_dac_upack/enable_2 /axi_ad9361_dac_fifo/din_enable_2
connect_bd_net /util_ad9361_dac_upack/fifo_rd_valid /axi_ad9361_dac_fifo/din_valid_in_2
connect_bd_net /util_ad9361_dac_upack/fifo_rd_data_2 /axi_ad9361_dac_fifo/din_data_2
connect_bd_net /util_ad9361_dac_upack/enable_3 /axi_ad9361_dac_fifo/din_enable_3
connect_bd_net /util_ad9361_dac_upack/fifo_rd_valid /axi_ad9361_dac_fifo/din_valid_in_3
connect_bd_net /util_ad9361_dac_upack/fifo_rd_data_3 /axi_ad9361_dac_fifo/din_data_3
### ad_ip_instance axi_dmac axi_ad9361_dac_dma
### ad_ip_parameter axi_ad9361_dac_dma CONFIG.DMA_TYPE_SRC 0
### ad_ip_parameter axi_ad9361_dac_dma CONFIG.DMA_TYPE_DEST 1
### ad_ip_parameter axi_ad9361_dac_dma CONFIG.CYCLIC 1
### ad_ip_parameter axi_ad9361_dac_dma CONFIG.AXI_SLICE_SRC 0
### ad_ip_parameter axi_ad9361_dac_dma CONFIG.AXI_SLICE_DEST 0
### ad_ip_parameter axi_ad9361_dac_dma CONFIG.DMA_2D_TRANSFER 0
### ad_ip_parameter axi_ad9361_dac_dma CONFIG.DMA_DATA_WIDTH_DEST 64
### ad_connect util_ad9361_divclk/clk_out axi_ad9361_dac_dma/m_axis_aclk
connect_bd_net /util_ad9361_divclk/clk_out /axi_ad9361_dac_dma/m_axis_aclk
### ad_connect axi_ad9361_dac_dma/m_axis util_ad9361_dac_upack/s_axis
connect_bd_intf_net /axi_ad9361_dac_dma/m_axis /util_ad9361_dac_upack/s_axis
### ad_connect $sys_cpu_resetn axi_ad9361_dac_dma/m_src_axi_aresetn
connect_bd_net -net /sys_cpu_resetn /axi_ad9361_dac_dma/m_src_axi_aresetn
### ad_cpu_interconnect 0x79020000 axi_ad9361
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M08_ACLK
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M08_ARESETN
connect_bd_net -net /sys_cpu_clk /axi_ad9361/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_ad9361/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M08_AXI /axi_ad9361/s_axi
### ad_cpu_interconnect 0x7C400000 axi_ad9361_adc_dma
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M09_ACLK
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M09_ARESETN
connect_bd_net -net /sys_cpu_clk /axi_ad9361_adc_dma/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_ad9361_adc_dma/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M09_AXI /axi_ad9361_adc_dma/s_axi
### ad_cpu_interconnect 0x7C420000 axi_ad9361_dac_dma
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M10_ACLK
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M10_ARESETN
connect_bd_net -net /sys_cpu_clk /axi_ad9361_dac_dma/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_ad9361_dac_dma/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M10_AXI /axi_ad9361_dac_dma/s_axi
### ad_mem_hp1_interconnect $sys_cpu_clk sys_ps7/S_AXI_HP1
WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
connect_bd_net -net /sys_cpu_resetn /axi_hp1_interconnect/aresetn
connect_bd_net -net /sys_cpu_clk /axi_hp1_interconnect/aclk
connect_bd_intf_net /axi_hp1_interconnect/M00_AXI /sys_ps7/S_AXI_HP1
connect_bd_net -net /sys_cpu_clk /sys_ps7/S_AXI_HP1_ACLK
### ad_mem_hp1_interconnect $sys_cpu_clk axi_ad9361_adc_dma/m_dest_axi
connect_bd_intf_net /axi_hp1_interconnect/S00_AXI /axi_ad9361_adc_dma/m_dest_axi
connect_bd_net -net /sys_cpu_clk /axi_ad9361_adc_dma/m_dest_axi_aclk
Slave segment '/sys_ps7/S_AXI_HP1/HP1_DDR_LOWOCM' is being assigned into address space '/axi_ad9361_adc_dma/m_dest_axi' at <0x0000_0000 [ 512M ]>.
### ad_mem_hp2_interconnect $sys_cpu_clk sys_ps7/S_AXI_HP2
WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
connect_bd_net -net /sys_cpu_resetn /axi_hp2_interconnect/aresetn
connect_bd_net -net /sys_cpu_clk /axi_hp2_interconnect/aclk
connect_bd_intf_net /axi_hp2_interconnect/M00_AXI /sys_ps7/S_AXI_HP2
connect_bd_net -net /sys_cpu_clk /sys_ps7/S_AXI_HP2_ACLK
### ad_mem_hp2_interconnect $sys_cpu_clk axi_ad9361_dac_dma/m_src_axi
connect_bd_intf_net /axi_hp2_interconnect/S00_AXI /axi_ad9361_dac_dma/m_src_axi
connect_bd_net -net /sys_cpu_clk /axi_ad9361_dac_dma/m_src_axi_aclk
Slave segment '/sys_ps7/S_AXI_HP2/HP2_DDR_LOWOCM' is being assigned into address space '/axi_ad9361_dac_dma/m_src_axi' at <0x0000_0000 [ 512M ]>.
### ad_cpu_interrupt ps-13 mb-12 axi_ad9361_adc_dma/irq
disconnect_bd_net /GND_1_dout /sys_concat_intc/In13
connect_bd_net /sys_concat_intc/In13 /axi_ad9361_adc_dma/irq
### ad_cpu_interrupt ps-12 mb-13 axi_ad9361_dac_dma/irq
disconnect_bd_net /GND_1_dout /sys_concat_intc/In12
connect_bd_net /sys_concat_intc/In12 /axi_ad9361_dac_dma/irq
## source $ad_hdl_dir/projects/scripts/adi_pd.tcl
### proc stringtohex {str blocksize} {
### 
###   binary scan $str H* hex;
###   return [format %0-[expr $blocksize * 2]s $hex];
### }
### proc checksum8bit {hex} {
### 
###   set byte {};
###   set chks 0;
###   for {set i 0} {$i < [string length $hex]} {incr i} {
###     if { ($i+1) % 2 == 0} {
###       append byte [string index $hex $i];
###       set chks [expr $chks + "0x$byte"];
###     } else {
###       set byte [string index $hex $i];
###       }
###   };
###   return [format %0.2x [expr 255 - [expr "0x[string range [format %0.2x $chks] [expr [string length [format %0.2x $chks]] -2] [expr [string length [format %0.2x $chks]] -1]]"] +1]];
### }
### proc hexstr_flip {str} {
### 
###   set line {};
###   set fstr {};
###   set byte {};
###   for {set i 0} {$i < [string length $str]} {incr i} {
###     if {[expr ($i+1) % 8] == 0} {
###       append line [string index $str $i];
###       set line_d $line;
###       set fline {};
###       for {set j 0} {$j < [string length $line]} {incr j} {
###         if {[expr ($j+1) % 2] == 0} {
###           append fline [rev_by_string [append byte [string index $line $j]]];
###         } else {
###           set byte [string index $line $j];
###         }
###       };
###       append fstr [rev_by_string $fline];
###       set line {};
###     } else {
###       append line [string index $str $i];
###     }
###   };
###   return $fstr;
### }
### proc rev_by_string {str} {
### 
###   set rev "";
###   set length [string length $str];
###   for {set i 0} {$i < $length} {incr i} {
###     set rev "[string index $str $i]$rev";
###   };
###   return $rev;
### }
### proc sysid_gen_sys_init_file {{custom_string {}}} {
### 
###   global project_name;
###   if {[info exists project_name]} {
###     puts "project_name: $project_name";
###   } else {
###     set project_name [current_project];
###     puts "project_name: $project_name";
###   }
### 
###   if {[catch {exec git rev-parse HEAD} gitsha_string] != 0} {
###     set gitsha_string 0;
###   }
###   set gitsha_hex [hexstr_flip [stringtohex $gitsha_string 44]];
###   puts "gitsha_string: $gitsha_string";
###   puts "gitsha_hex: $gitsha_hex";
### 
###   set git_clean_string "f";
###   if {$gitsha_string != 0} {
###     if {[catch {exec git status .} gitstat_string] == 0} {
###       if [expr [string match *modified $gitstat_string] == 0] {
###         set git_clean_string "t";
###       }
###     }
###     if {[catch {exec git branch} gitbranch_string] != 0} {
###       set gitbranch_string "";
###     } else {
###       set gitbranch_string [lindex $gitbranch_string [expr [lsearch -exact $gitbranch_string "*"] + 1]];
### 	}
###   } else {
###     set gitbranch_string "";
###   }
### 
###   set git_clean_hex [hexstr_flip [stringtohex $git_clean_string 4]];
###   puts "git_clean_string: $git_clean_string";
###   puts "git_clean_hex: $git_clean_hex";
### 
###   set git_branch_hex [hexstr_flip [stringtohex $gitbranch_string 28]];
###   puts "gitbranch_string: $gitbranch_string";
###   puts "git_branch_hex: $git_branch_hex";
### 
###   set vadj_check_string "vadj";
###   set vadj_check_hex [hexstr_flip [stringtohex $vadj_check_string 4]];
###   puts "vadj_check_string: $vadj_check_string";
###   puts "vadj_check_hex: $vadj_check_hex";
### 
###   set thetime [clock seconds];
###   set timedate_hex [hexstr_flip [stringtohex $thetime 12]];
###   puts "thetime: $thetime";
###   puts "timedate_hex: $timedate_hex";
### 
###   set verh_hex {};
###   set verh_size 448;
### 
###   append verh_hex $git_branch_hex $gitsha_hex $git_clean_hex $vadj_check_hex $timedate_hex;
###   append verh_hex "00000000" [checksum8bit $verh_hex] "000000";
### 
###   set verh_hex [format %0-[expr [expr $verh_size] * 8]s $verh_hex];
###   set table_size 16;
###   set comh_size [expr 8 * $table_size];
###   set comh_ver_hex "00000002";
### 
###   set boardname_string [lindex [split $project_name _] [expr [llength [split $project_name _]] - 1]];
###   set boardname_hex [hexstr_flip [stringtohex $boardname_string 32]];
### 
###   puts "boardname_string: $boardname_string";
###   puts "boardname_hex: $boardname_hex";
### 
###   set projname_string [string trimright [string trimright $project_name $boardname_string] _]
###   set projname_hex [hexstr_flip [stringtohex $projname_string 32]];
### 
###   puts "projname_string: $projname_string";
###   puts "projname_hex: $projname_hex";
### 
###   set custom_hex [hexstr_flip [stringtohex $custom_string 64]];
### 
###   puts "custom_string: $custom_string";
###   puts "custom_hex: $custom_hex";
### 
###   set pr_offset "00000000";
### 
###   set comh_hex {};
###   append comh_hex $comh_ver_hex;
### 
###   set offset $table_size;
###   append comh_hex [format %08s [format %0.2x $offset]];
### 
###   set offset [expr $table_size + $verh_size];
###   append comh_hex [format %08s [format %0.2x $offset]];
### 
###   set offset [expr $offset + [expr [string length $projname_hex] / 8]];
###   append comh_hex [format %08s [format %0.2x $offset]];
### 
###   set offset [expr $offset + [expr [string length $boardname_hex] / 8]];
###   append comh_hex [format %08s [format %0.2x $offset]];
### 
###   set offset $pr_offset;
###   append comh_hex [format %08s $offset];
### 
###   set comh_hex [format %0-[expr [expr $table_size - 2] * 8]s $comh_hex];
###   append comh_hex "00000000" [checksum8bit $comh_hex] "000000";
### 
###   set sys_mem_hex [format %0-[expr 512 * 8]s [concat $comh_hex$verh_hex$projname_hex$boardname_hex$custom_hex]];
### 
###   set sys_mem_file [open "mem_init_sys.txt" "w"];
### 
###   for {set i 0} {$i < [string length $sys_mem_hex]} {incr i} {
###     if { ($i+1) % 8 == 0} {
###       puts $sys_mem_file [string index $sys_mem_hex $i];
###     } else {
###       puts -nonewline $sys_mem_file [string index $sys_mem_hex $i];
###     }
###   };
###   close $sys_mem_file;
### }
### proc sysid_gen_pr_init_file {custom_string} {
### 
###   set custom_hex [stringtohex $custom_string 64];
###   set pr_mem_file [open "mem_init_pr.txt" "w"];
###   for {set i 0} {$i < [string length $custom_hex]} {incr i} {
###     if { ($i+1) % 8 == 0} {
###       puts $pr_mem_file [string index $custom_hex $i];
###     } else {
###       puts -nonewline $pr_mem_file [string index $custom_hex $i];
###     }
###   };
###   close $pr_mem_file;
### }
## ad_ip_parameter axi_sysid_0 CONFIG.ROM_ADDR_BITS 9
## ad_ip_parameter rom_sys_0 CONFIG.PATH_TO_FILE "[pwd]/mem_init_sys.txt"
## ad_ip_parameter rom_sys_0 CONFIG.ROM_ADDR_BITS 9
## sysid_gen_sys_init_file
project_name: fmcomms2_zed
gitsha_string: d09fc920792c2c67ce5f28179d8263172d46fbdd
gitsha_hex: 6639306430323963633239373736633266356563373138323238643937313336363464326464626600000000
git_clean_string: t
git_clean_hex: 00000074
gitbranch_string: (HEAD
git_branch_hex: 41454828000000440000000000000000000000000000000000000000
vadj_check_string: vadj
vadj_check_hex: 6a646176
thetime: 1731260987
timedate_hex: 313337313930363200003738
boardname_string: zed
boardname_hex: 0064657a00000000000000000000000000000000000000000000000000000000
projname_string: fmcomms2
projname_hex: 6f636d6632736d6d000000000000000000000000000000000000000000000000
custom_string: 
custom_hex: 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
## ad_ip_parameter axi_ad9361 CONFIG.ADC_INIT_DELAY 23
## ad_ip_parameter axi_ad9361 CONFIG.TDD_DISABLE 1
Wrote  : </home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.srcs/sources_1/bd/system/system.bd> 
WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
WARNING: [#UNDEF] When using EMIO pins for SPI_1 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:smartconnect:1.0-1] system_axi_hp0_interconnect_0: SmartConnect system_axi_hp0_interconnect_0 is in High-performance Mode.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [xilinx.com:ip:smartconnect:1.0-1] system_axi_hp1_interconnect_0: SmartConnect system_axi_hp1_interconnect_0 is in High-performance Mode.
INFO: [xilinx.com:ip:smartconnect:1.0-1] system_axi_hp2_interconnect_0: SmartConnect system_axi_hp2_interconnect_0 is in High-performance Mode.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /sys_audio_clkgen clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /axi_hdmi_core/reference_clk have been updated from connected ip, but BD cell '/axi_hdmi_core' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 148484848.4848485 
Please resolve any mismatches by directly setting properties on BD cell </axi_hdmi_core> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axi_spdif_tx_core/spdif_data_clk have been updated from connected ip, but BD cell '/axi_spdif_tx_core' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 12287988 
Please resolve any mismatches by directly setting properties on BD cell </axi_spdif_tx_core> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axi_i2s_adi/data_clk_i have been updated from connected ip, but BD cell '/axi_i2s_adi' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 12287988 
Please resolve any mismatches by directly setting properties on BD cell </axi_i2s_adi> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axi_ad9361/delay_clk have been updated from connected ip, but BD cell '/axi_ad9361' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 200000000 
Please resolve any mismatches by directly setting properties on BD cell </axi_ad9361> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /util_ad9361_adc_fifo/din_rst have been updated from connected ip, but BD cell '/util_ad9361_adc_fifo' does not accept parameter changes, so they may not be synchronized with cell properties:
	POLARITY = ACTIVE_HIGH 
Please resolve any mismatches by directly setting properties on BD cell </util_ad9361_adc_fifo> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axi_ad9361_dac_fifo/dout_rst have been updated from connected ip, but BD cell '/axi_ad9361_dac_fifo' does not accept parameter changes, so they may not be synchronized with cell properties:
	POLARITY = ACTIVE_HIGH 
Please resolve any mismatches by directly setting properties on BD cell </axi_ad9361_dac_fifo> to completely resolve these warnings.
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/synth/system.v
VHDL Output written to : /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/sim/system.v
VHDL Output written to : /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_ps7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_iic_main .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_i2c_mixer .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_concat_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_rstgen .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_200m_rstgen .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_logic_inv .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hdmi_clkgen .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hdmi_core .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hdmi_dma .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_audio_clkgen .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_spdif_tx_core .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_i2s_adi .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_iic_fmc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_sysid_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rom_sys_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block GND_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cpu_interconnect/xbar .
Exporting to file /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/hw_handoff/system_axi_hp0_interconnect_0.hwh
Generated Block Design Tcl file /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/hw_handoff/system_axi_hp0_interconnect_0_bd.tcl
Generated Hardware Definition File /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/synth/system_axi_hp0_interconnect_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hp0_interconnect .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9361 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ad9361_tdd_sync .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ad9361_divclk_sel_concat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ad9361_divclk_sel .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ad9361_divclk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ad9361_divclk_reset .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ad9361_adc_fifo .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ad9361_adc_pack .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9361_adc_dma .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9361_dac_fifo .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ad9361_dac_upack .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9361_dac_dma .
Exporting to file /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/hw_handoff/system_axi_hp1_interconnect_0.hwh
Generated Block Design Tcl file /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/hw_handoff/system_axi_hp1_interconnect_0_bd.tcl
Generated Hardware Definition File /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/synth/system_axi_hp1_interconnect_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hp1_interconnect .
Exporting to file /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/hw_handoff/system_axi_hp2_interconnect_0.hwh
Generated Block Design Tcl file /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/hw_handoff/system_axi_hp2_interconnect_0_bd.tcl
Generated Hardware Definition File /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/synth/system_axi_hp2_interconnect_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hp2_interconnect .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cpu_interconnect/s00_couplers/auto_pc .
Exporting to file /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2539.359 ; gain = 0.000 ; free physical = 6589 ; free virtual = 23343
INFO: [Project 1-1716] Could not find the wrapper file ./fmcomms2_zed.srcs/sources_1/bd/system/hdl/system_wrapper.v, checking in project .gen location instead.
INFO: [Vivado 12-12391] Found file ./fmcomms2_zed.gen/sources_1/bd/system/hdl/system_wrapper.v, importing it to Project
# adi_project_files fmcomms2_zed [list \
#   "system_top.v" \
#   "system_constr.xdc"\
#   "$ad_hdl_dir/library/common/ad_iobuf.v" \
#   "$ad_hdl_dir/projects/common/zed/zed_system_constr.xdc" ]
# adi_project_run fmcomms2_zed
[Sun Nov 10 09:50:18 2024] Launched system_sys_ps7_0_synth_1, system_axi_iic_main_0_synth_1, system_sys_i2c_mixer_0_synth_1, system_sys_rstgen_0_synth_1, system_sys_200m_rstgen_0_synth_1, system_sys_logic_inv_0_synth_1, system_axi_hdmi_clkgen_0_synth_1, system_axi_hdmi_core_0_synth_1, system_axi_hdmi_dma_0_synth_1, system_sys_audio_clkgen_0_synth_1, system_axi_spdif_tx_core_0_synth_1, system_axi_i2s_adi_0_synth_1, system_axi_iic_fmc_0_synth_1, system_axi_sysid_0_0_synth_1, system_rom_sys_0_0_synth_1, system_xbar_0_synth_1, system_axi_hp0_interconnect_0_synth_1, system_axi_ad9361_0_synth_1, system_util_ad9361_tdd_sync_0_synth_1, system_util_ad9361_divclk_sel_0_synth_1, system_util_ad9361_divclk_0_synth_1, system_util_ad9361_divclk_reset_0_synth_1, system_util_ad9361_adc_fifo_0_synth_1, system_util_ad9361_adc_pack_0_synth_1, system_axi_ad9361_adc_dma_0_synth_1, system_axi_ad9361_dac_fifo_0_synth_1, system_util_ad9361_dac_upack_0_synth_1, system_axi_ad9361_dac_dma_0_synth_1, system_axi_hp1_interconnect_0_synth_1, system_axi_hp2_interconnect_0_synth_1, system_auto_pc_0_synth_1...
Run output will be captured here:
system_sys_ps7_0_synth_1: /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/system_sys_ps7_0_synth_1/runme.log
system_axi_iic_main_0_synth_1: /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/system_axi_iic_main_0_synth_1/runme.log
system_sys_i2c_mixer_0_synth_1: /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/system_sys_i2c_mixer_0_synth_1/runme.log
system_sys_rstgen_0_synth_1: /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/system_sys_rstgen_0_synth_1/runme.log
system_sys_200m_rstgen_0_synth_1: /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/system_sys_200m_rstgen_0_synth_1/runme.log
system_sys_logic_inv_0_synth_1: /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/system_sys_logic_inv_0_synth_1/runme.log
system_axi_hdmi_clkgen_0_synth_1: /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/system_axi_hdmi_clkgen_0_synth_1/runme.log
system_axi_hdmi_core_0_synth_1: /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/system_axi_hdmi_core_0_synth_1/runme.log
system_axi_hdmi_dma_0_synth_1: /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/system_axi_hdmi_dma_0_synth_1/runme.log
system_sys_audio_clkgen_0_synth_1: /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/system_sys_audio_clkgen_0_synth_1/runme.log
system_axi_spdif_tx_core_0_synth_1: /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/system_axi_spdif_tx_core_0_synth_1/runme.log
system_axi_i2s_adi_0_synth_1: /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/system_axi_i2s_adi_0_synth_1/runme.log
system_axi_iic_fmc_0_synth_1: /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/system_axi_iic_fmc_0_synth_1/runme.log
system_axi_sysid_0_0_synth_1: /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/system_axi_sysid_0_0_synth_1/runme.log
system_rom_sys_0_0_synth_1: /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/system_rom_sys_0_0_synth_1/runme.log
system_xbar_0_synth_1: /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/system_xbar_0_synth_1/runme.log
system_axi_hp0_interconnect_0_synth_1: /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/system_axi_hp0_interconnect_0_synth_1/runme.log
system_axi_ad9361_0_synth_1: /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/system_axi_ad9361_0_synth_1/runme.log
system_util_ad9361_tdd_sync_0_synth_1: /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/system_util_ad9361_tdd_sync_0_synth_1/runme.log
system_util_ad9361_divclk_sel_0_synth_1: /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/system_util_ad9361_divclk_sel_0_synth_1/runme.log
system_util_ad9361_divclk_0_synth_1: /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/system_util_ad9361_divclk_0_synth_1/runme.log
system_util_ad9361_divclk_reset_0_synth_1: /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/system_util_ad9361_divclk_reset_0_synth_1/runme.log
system_util_ad9361_adc_fifo_0_synth_1: /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/system_util_ad9361_adc_fifo_0_synth_1/runme.log
system_util_ad9361_adc_pack_0_synth_1: /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/system_util_ad9361_adc_pack_0_synth_1/runme.log
system_axi_ad9361_adc_dma_0_synth_1: /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/system_axi_ad9361_adc_dma_0_synth_1/runme.log
system_axi_ad9361_dac_fifo_0_synth_1: /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/system_axi_ad9361_dac_fifo_0_synth_1/runme.log
system_util_ad9361_dac_upack_0_synth_1: /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/system_util_ad9361_dac_upack_0_synth_1/runme.log
system_axi_ad9361_dac_dma_0_synth_1: /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/system_axi_ad9361_dac_dma_0_synth_1/runme.log
system_axi_hp1_interconnect_0_synth_1: /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/system_axi_hp1_interconnect_0_synth_1/runme.log
system_axi_hp2_interconnect_0_synth_1: /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/system_axi_hp2_interconnect_0_synth_1/runme.log
system_auto_pc_0_synth_1: /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/system_auto_pc_0_synth_1/runme.log
[Sun Nov 10 09:50:18 2024] Launched system_sys_ps7_0_synth_1, system_axi_iic_main_0_synth_1, system_sys_i2c_mixer_0_synth_1, system_sys_rstgen_0_synth_1, system_sys_200m_rstgen_0_synth_1, system_sys_logic_inv_0_synth_1, system_axi_hdmi_clkgen_0_synth_1, system_axi_hdmi_core_0_synth_1, system_axi_hdmi_dma_0_synth_1, system_sys_audio_clkgen_0_synth_1, system_axi_spdif_tx_core_0_synth_1, system_axi_i2s_adi_0_synth_1, system_axi_iic_fmc_0_synth_1, system_axi_sysid_0_0_synth_1, system_rom_sys_0_0_synth_1, system_xbar_0_synth_1, system_axi_hp0_interconnect_0_synth_1, system_axi_ad9361_0_synth_1, system_util_ad9361_tdd_sync_0_synth_1, system_util_ad9361_divclk_sel_0_synth_1, system_util_ad9361_divclk_0_synth_1, system_util_ad9361_divclk_reset_0_synth_1, system_util_ad9361_adc_fifo_0_synth_1, system_util_ad9361_adc_pack_0_synth_1, system_axi_ad9361_adc_dma_0_synth_1, system_axi_ad9361_dac_fifo_0_synth_1, system_util_ad9361_dac_upack_0_synth_1, system_axi_ad9361_dac_dma_0_synth_1, system_axi_hp1_interconnect_0_synth_1, system_axi_hp2_interconnect_0_synth_1, system_auto_pc_0_synth_1, synth_1...
Run output will be captured here:
system_sys_ps7_0_synth_1: /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/system_sys_ps7_0_synth_1/runme.log
system_axi_iic_main_0_synth_1: /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/system_axi_iic_main_0_synth_1/runme.log
system_sys_i2c_mixer_0_synth_1: /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/system_sys_i2c_mixer_0_synth_1/runme.log
system_sys_rstgen_0_synth_1: /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/system_sys_rstgen_0_synth_1/runme.log
system_sys_200m_rstgen_0_synth_1: /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/system_sys_200m_rstgen_0_synth_1/runme.log
system_sys_logic_inv_0_synth_1: /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/system_sys_logic_inv_0_synth_1/runme.log
system_axi_hdmi_clkgen_0_synth_1: /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/system_axi_hdmi_clkgen_0_synth_1/runme.log
system_axi_hdmi_core_0_synth_1: /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/system_axi_hdmi_core_0_synth_1/runme.log
system_axi_hdmi_dma_0_synth_1: /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/system_axi_hdmi_dma_0_synth_1/runme.log
system_sys_audio_clkgen_0_synth_1: /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/system_sys_audio_clkgen_0_synth_1/runme.log
system_axi_spdif_tx_core_0_synth_1: /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/system_axi_spdif_tx_core_0_synth_1/runme.log
system_axi_i2s_adi_0_synth_1: /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/system_axi_i2s_adi_0_synth_1/runme.log
system_axi_iic_fmc_0_synth_1: /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/system_axi_iic_fmc_0_synth_1/runme.log
system_axi_sysid_0_0_synth_1: /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/system_axi_sysid_0_0_synth_1/runme.log
system_rom_sys_0_0_synth_1: /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/system_rom_sys_0_0_synth_1/runme.log
system_xbar_0_synth_1: /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/system_xbar_0_synth_1/runme.log
system_axi_hp0_interconnect_0_synth_1: /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/system_axi_hp0_interconnect_0_synth_1/runme.log
system_axi_ad9361_0_synth_1: /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/system_axi_ad9361_0_synth_1/runme.log
system_util_ad9361_tdd_sync_0_synth_1: /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/system_util_ad9361_tdd_sync_0_synth_1/runme.log
system_util_ad9361_divclk_sel_0_synth_1: /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/system_util_ad9361_divclk_sel_0_synth_1/runme.log
system_util_ad9361_divclk_0_synth_1: /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/system_util_ad9361_divclk_0_synth_1/runme.log
system_util_ad9361_divclk_reset_0_synth_1: /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/system_util_ad9361_divclk_reset_0_synth_1/runme.log
system_util_ad9361_adc_fifo_0_synth_1: /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/system_util_ad9361_adc_fifo_0_synth_1/runme.log
system_util_ad9361_adc_pack_0_synth_1: /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/system_util_ad9361_adc_pack_0_synth_1/runme.log
system_axi_ad9361_adc_dma_0_synth_1: /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/system_axi_ad9361_adc_dma_0_synth_1/runme.log
system_axi_ad9361_dac_fifo_0_synth_1: /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/system_axi_ad9361_dac_fifo_0_synth_1/runme.log
system_util_ad9361_dac_upack_0_synth_1: /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/system_util_ad9361_dac_upack_0_synth_1/runme.log
system_axi_ad9361_dac_dma_0_synth_1: /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/system_axi_ad9361_dac_dma_0_synth_1/runme.log
system_axi_hp1_interconnect_0_synth_1: /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/system_axi_hp1_interconnect_0_synth_1/runme.log
system_axi_hp2_interconnect_0_synth_1: /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/system_axi_hp2_interconnect_0_synth_1/runme.log
system_auto_pc_0_synth_1: /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/system_auto_pc_0_synth_1/runme.log
synth_1: /home/bharathwaj/Research/fpgaStuff/xilinx/openWifiPacketFilter/WhiteShark/openwifi-hw/adi-hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/synth_1/runme.log
[Sun Nov 10 09:50:18 2024] Waiting for synth_1 to finish...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
[Sun Nov 10 09:52:46 2024] Interrupt received
wait_on_run: Time (s): cpu = 00:06:52 ; elapsed = 00:02:27 . Memory (MB): peak = 3057.613 ; gain = 0.000 ; free physical = 4845 ; free virtual = 20880
INFO: [Common 17-344] 'wait_on_run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
INFO: [Common 17-206] Exiting Vivado at Sun Nov 10 09:52:46 2024...
