<module name="DMPAC0_PAR_DOF_CFG_VP_MEM_MMRRAM_VBUSP_MMR_RAM" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="DMPAC_DOF_PSE_MEM_RAM_Y" acronym="DMPAC_DOF_PSE_MEM_RAM_Y" offset="0x0" width="32" description="pse_mem_ram diagnostic read only port, vbusp will stall until RAM is available for read Offset = 000C0000h + (y * 4h); where y = 0h to 7FFh">
    <bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Data read from RAM.RAM is wider than 32bit vbus. MMR reads are byte addresses into RAM where RAM Width is extended/zero padded to next pwr2." range="" rwaccess="R"/>
  </register>
  <register id="DMPAC_DOF_SRB_MEM0_RAM_Y" acronym="DMPAC_DOF_SRB_MEM0_RAM_Y" offset="0x2000" width="32" description="srb_mem0_ram diagnostic read only port, vbusp will stall until RAM is available for read Offset = 000C2000h + (y * 4h); where y = 0h to 7FFh">
    <bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Data read from RAM.RAM is wider than 32bit vbus. MMR reads are byte addresses into RAM where RAM Width is extended/zero padded to next pwr2." range="" rwaccess="R"/>
  </register>
  <register id="DMPAC_DOF_SRB_MEM1_RAM_Y" acronym="DMPAC_DOF_SRB_MEM1_RAM_Y" offset="0x4000" width="32" description="srb_mem1_ram diagnostic read only port, vbusp will stall until RAM is available for read Offset = 000C4000h + (y * 4h); where y = 0h to 7FFh">
    <bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Data read from RAM.RAM is wider than 32bit vbus. MMR reads are byte addresses into RAM where RAM Width is extended/zero padded to next pwr2." range="" rwaccess="R"/>
  </register>
  <register id="DMPAC_DOF_SRB_MEM2_RAM_Y" acronym="DMPAC_DOF_SRB_MEM2_RAM_Y" offset="0x6000" width="32" description="srb_mem2_ram diagnostic read only port, vbusp will stall until RAM is available for read Offset = 000C6000h + (y * 4h); where y = 0h to 7FFh">
    <bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Data read from RAM.RAM is wider than 32bit vbus. MMR reads are byte addresses into RAM where RAM Width is extended/zero padded to next pwr2." range="" rwaccess="R"/>
  </register>
  <register id="DMPAC_DOF_SRB_MEM3_RAM_Y" acronym="DMPAC_DOF_SRB_MEM3_RAM_Y" offset="0x8000" width="32" description="srb_mem3_ram diagnostic read only port, vbusp will stall until RAM is available for read Offset = 000C8000h + (y * 4h); where y = 0h to 7FFh">
    <bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Data read from RAM.RAM is wider than 32bit vbus. MMR reads are byte addresses into RAM where RAM Width is extended/zero padded to next pwr2." range="" rwaccess="R"/>
  </register>
  <register id="DMPAC_DOF_SRB_MEM4_RAM_Y" acronym="DMPAC_DOF_SRB_MEM4_RAM_Y" offset="0xA000" width="32" description="srb_mem4_ram diagnostic read only port, vbusp will stall until RAM is available for read Offset = 000CA000h + (y * 4h); where y = 0h to 7FFh">
    <bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Data read from RAM.RAM is wider than 32bit vbus. MMR reads are byte addresses into RAM where RAM Width is extended/zero padded to next pwr2." range="" rwaccess="R"/>
  </register>
  <register id="DMPAC_DOF_SRB_MEM5_RAM_Y" acronym="DMPAC_DOF_SRB_MEM5_RAM_Y" offset="0xC000" width="32" description="srb_mem5_ram diagnostic read only port, vbusp will stall until RAM is available for read Offset = 000CC000h + (y * 4h); where y = 0h to 7FFh">
    <bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Data read from RAM.RAM is wider than 32bit vbus. MMR reads are byte addresses into RAM where RAM Width is extended/zero padded to next pwr2." range="" rwaccess="R"/>
  </register>
  <register id="DMPAC_DOF_SRB_MEM6_RAM_Y" acronym="DMPAC_DOF_SRB_MEM6_RAM_Y" offset="0xE000" width="32" description="srb_mem6_ram diagnostic read only port, vbusp will stall until RAM is available for read Offset = 000CE000h + (y * 4h); where y = 0h to 7FFh">
    <bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Data read from RAM.RAM is wider than 32bit vbus. MMR reads are byte addresses into RAM where RAM Width is extended/zero padded to next pwr2." range="" rwaccess="R"/>
  </register>
  <register id="DMPAC_DOF_SRB_MEM7_RAM_Y" acronym="DMPAC_DOF_SRB_MEM7_RAM_Y" offset="0x10000" width="32" description="srb_mem7_ram diagnostic read only port, vbusp will stall until RAM is available for read Offset = 000D0000h + (y * 4h); where y = 0h to 7FFh">
    <bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Data read from RAM.RAM is wider than 32bit vbus. MMR reads are byte addresses into RAM where RAM Width is extended/zero padded to next pwr2." range="" rwaccess="R"/>
  </register>
  <register id="DMPAC_DOF_SRB_MEM8_RAM_Y" acronym="DMPAC_DOF_SRB_MEM8_RAM_Y" offset="0x12000" width="32" description="srb_mem8_ram diagnostic read only port, vbusp will stall until RAM is available for read Offset = 000D2000h + (y * 4h); where y = 0h to 7FFh">
    <bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Data read from RAM.RAM is wider than 32bit vbus. MMR reads are byte addresses into RAM where RAM Width is extended/zero padded to next pwr2." range="" rwaccess="R"/>
  </register>
  <register id="DMPAC_DOF_SRB_MEM9_RAM_Y" acronym="DMPAC_DOF_SRB_MEM9_RAM_Y" offset="0x14000" width="32" description="srb_mem9_ram diagnostic read only port, vbusp will stall until RAM is available for read Offset = 000D4000h + (y * 4h); where y = 0h to 7FFh">
    <bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Data read from RAM.RAM is wider than 32bit vbus. MMR reads are byte addresses into RAM where RAM Width is extended/zero padded to next pwr2." range="" rwaccess="R"/>
  </register>
  <register id="DMPAC_DOF_SRB_MEM10_RAM_Y" acronym="DMPAC_DOF_SRB_MEM10_RAM_Y" offset="0x16000" width="32" description="srb_mem10_ram diagnostic read only port, vbusp will stall until RAM is available for read Offset = 000D6000h + (y * 4h); where y = 0h to 7FFh">
    <bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Data read from RAM.RAM is wider than 32bit vbus. MMR reads are byte addresses into RAM where RAM Width is extended/zero padded to next pwr2." range="" rwaccess="R"/>
  </register>
  <register id="DMPAC_DOF_SRB_MEM11_RAM_Y" acronym="DMPAC_DOF_SRB_MEM11_RAM_Y" offset="0x18000" width="32" description="srb_mem11_ram diagnostic read only port, vbusp will stall until RAM is available for read Offset = 000D8000h + (y * 4h); where y = 0h to 7FFh">
    <bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Data read from RAM.RAM is wider than 32bit vbus. MMR reads are byte addresses into RAM where RAM Width is extended/zero padded to next pwr2." range="" rwaccess="R"/>
  </register>
  <register id="DMPAC_DOF_SRB_MEM12_RAM_Y" acronym="DMPAC_DOF_SRB_MEM12_RAM_Y" offset="0x1A000" width="32" description="srb_mem12_ram diagnostic read only port, vbusp will stall until RAM is available for read Offset = 000DA000h + (y * 4h); where y = 0h to 7FFh">
    <bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Data read from RAM.RAM is wider than 32bit vbus. MMR reads are byte addresses into RAM where RAM Width is extended/zero padded to next pwr2." range="" rwaccess="R"/>
  </register>
  <register id="DMPAC_DOF_SRB_MEM13_RAM_Y" acronym="DMPAC_DOF_SRB_MEM13_RAM_Y" offset="0x1C000" width="32" description="srb_mem13_ram diagnostic read only port, vbusp will stall until RAM is available for read Offset = 000DC000h + (y * 4h); where y = 0h to 7FFh">
    <bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Data read from RAM.RAM is wider than 32bit vbus. MMR reads are byte addresses into RAM where RAM Width is extended/zero padded to next pwr2." range="" rwaccess="R"/>
  </register>
  <register id="DMPAC_DOF_SRB_MEM14_RAM_Y" acronym="DMPAC_DOF_SRB_MEM14_RAM_Y" offset="0x1E000" width="32" description="srb_mem14_ram diagnostic read only port, vbusp will stall until RAM is available for read Offset = 000DE000h + (y * 4h); where y = 0h to 7FFh">
    <bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Data read from RAM.RAM is wider than 32bit vbus. MMR reads are byte addresses into RAM where RAM Width is extended/zero padded to next pwr2." range="" rwaccess="R"/>
  </register>
  <register id="DMPAC_DOF_SRB_MEM15_RAM_Y" acronym="DMPAC_DOF_SRB_MEM15_RAM_Y" offset="0x20000" width="32" description="srb_mem15_ram diagnostic read only port, vbusp will stall until RAM is available for read Offset = 000E0000h + (y * 4h); where y = 0h to 7FFh">
    <bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Data read from RAM.RAM is wider than 32bit vbus. MMR reads are byte addresses into RAM where RAM Width is extended/zero padded to next pwr2." range="" rwaccess="R"/>
  </register>
  <register id="DMPAC_DOF_CSRAMGRD_RAM_y" acronym="DMPAC_DOF_CSRAMGRD_RAM_y" offset="0x22000" width="32" description="csRamGrd_ram diagnostic read only port, vbusp will stall until RAM is available for read Offset = 000E2000h + (y * 4h); where y = 0h to 7FFh">
    <bitfield id="RSVD" width="12" begin="31" end="20" resetval="0x0" description="Always read as 0.Writes have no effect." range="" rwaccess="R"/>
    <bitfield id="DATA" width="20" begin="19" end="0" resetval="0x0" description="Data read from RAM" range="" rwaccess="R"/>
  </register>
  <register id="DMPAC_DOF_CSRAMIIR_RAM_y" acronym="DMPAC_DOF_CSRAMIIR_RAM_y" offset="0x24000" width="32" description="csRamIir_ram diagnostic read only port, vbusp will stall until RAM is available for read Offset = 000E4000h + (y * 4h); where y = 0h to FFFh">
    <bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Data read from RAM.RAM is wider than 32bit vbus. MMR reads are byte addresses into RAM where RAM Width is extended/zero padded to next pwr2." range="" rwaccess="R"/>
  </register>
  <register id="DMPAC_DOF_MFRAM0_RAM_y" acronym="DMPAC_DOF_MFRAM0_RAM_y" offset="0x28000" width="32" description="mfRam0_ram diagnostic read only port, vbusp will stall until RAM is available for read Offset = 000E8000h + (y * 4h); where y = 0h to FFFh">
    <bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Data read from RAM.RAM is wider than 32bit vbus. MMR reads are byte addresses into RAM where RAM Width is extended/zero padded to next pwr2." range="" rwaccess="R"/>
  </register>
  <register id="DMPAC_DOF_MFRAM1_RAM_y" acronym="DMPAC_DOF_MFRAM1_RAM_y" offset="0x2C000" width="32" description="mfRam1_ram diagnostic read only port, vbusp will stall until RAM is available for read Offset = 000EC000h + (y * 4h); where y = 0h to FFFh">
    <bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Data read from RAM.RAM is wider than 32bit vbus. MMR reads are byte addresses into RAM where RAM Width is extended/zero padded to next pwr2." range="" rwaccess="R"/>
  </register>
</module>
