#-----------------------------------------------------------
# xsim v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Aug 16 12:16:16 2022
# Process ID: 761724
# Current directory: /home/vey/Desktop/EES_Sobel/hls_sobel/solution1/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/image_filter/xsim_script.tcl}
# Log file: /home/vey/Desktop/EES_Sobel/hls_sobel/solution1/sim/verilog/xsim.log
# Journal file: /home/vey/Desktop/EES_Sobel/hls_sobel/solution1/sim/verilog/xsim.jou
#-----------------------------------------------------------
source xsim.dir/image_filter/xsim_script.tcl
# xsim {image_filter} -autoloadwcfg -tclbatch {image_filter.tcl}
Vivado Simulator 2017.4
Time resolution is 1 ps
source image_filter.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "9266615000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 9266655 ns : File "/home/vey/Desktop/EES_Sobel/hls_sobel/solution1/sim/verilog/image_filter.autotb.v" Line 480
run: Time (s): cpu = 00:00:00.02 ; elapsed = 00:01:42 . Memory (MB): peak = 1125.668 ; gain = 0.000 ; free physical = 156 ; free virtual = 4776
## quit
INFO: [Common 17-206] Exiting xsim at Tue Aug 16 12:18:10 2022...
