<BaliSimProject version="1.3" path="busController/test" stage="0" language="-1" name="busControllerTestbench" simType="ModelSim">
    <Source worklib="work" path="busController/source/busSequencer.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="busController/source/busController.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="instructionPhaseDecoder/source/instructionPhaseDecoder.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="busController/test/busControllerTests.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="constants.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <SimLib value="pmi_work ovi_machxo3l"/>
    <GlbInc value=""/>
    <Macro value=""/>
    <TopModule instance="" language="VERILOG" name="busControllerTests"/>
</BaliSimProject>
